// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "11/02/2025 17:58:15"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_level (
	CLOCK_50,
	OV7670_PCLK,
	OV7670_XCLK,
	OV7670_VSYNC,
	OV7670_HREF,
	OV7670_DATA,
	OV7670_SIOC,
	OV7670_SIOD,
	OV7670_PWDN,
	OV7670_RESET,
	VGA_HS,
	VGA_VS,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_CLK,
	LEDR,
	KEY,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	CLOCK_50;
input 	OV7670_PCLK;
output 	OV7670_XCLK;
input 	OV7670_VSYNC;
input 	OV7670_HREF;
input 	[7:0] OV7670_DATA;
output 	OV7670_SIOC;
inout 	OV7670_SIOD;
output 	OV7670_PWDN;
output 	OV7670_RESET;
output 	VGA_HS;
output 	VGA_VS;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	VGA_CLK;
output 	[17:0] LEDR;
input 	[3:0] KEY;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// OV7670_XCLK	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OV7670_SIOC	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OV7670_PWDN	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OV7670_RESET	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OV7670_SIOD	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OV7670_PCLK	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OV7670_VSYNC	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OV7670_HREF	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OV7670_DATA[0]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OV7670_DATA[1]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OV7670_DATA[2]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OV7670_DATA[3]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OV7670_DATA[4]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OV7670_DATA[5]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OV7670_DATA[6]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OV7670_DATA[7]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Camera_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[3]~input_o ;
wire \OV7670_SIOD~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLOCK_50~input_o ;
wire \U0|altpll_component|auto_generated|wire_pll1_fbout ;
wire \U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \U1|Inst_i2c_sender|busy_sr[0]~34_combout ;
wire \U1|Inst_i2c_sender|Add0~0_combout ;
wire \U1|Inst_i2c_sender|Add0~1 ;
wire \U1|Inst_i2c_sender|Add0~3 ;
wire \U1|Inst_i2c_sender|Add0~4_combout ;
wire \U1|Inst_i2c_sender|divider[2]~10_combout ;
wire \U1|Inst_i2c_sender|Add0~5 ;
wire \U1|Inst_i2c_sender|Add0~6_combout ;
wire \U1|Inst_i2c_sender|divider[3]~9_combout ;
wire \U1|Inst_i2c_sender|Add0~7 ;
wire \U1|Inst_i2c_sender|Add0~8_combout ;
wire \U1|Inst_i2c_sender|divider[4]~8_combout ;
wire \U1|Inst_i2c_sender|Add0~9 ;
wire \U1|Inst_i2c_sender|Add0~10_combout ;
wire \U1|Inst_i2c_sender|divider[5]~7_combout ;
wire \U1|Inst_i2c_sender|Add0~11 ;
wire \U1|Inst_i2c_sender|Add0~12_combout ;
wire \U1|Inst_i2c_sender|divider[6]~5_combout ;
wire \U1|Inst_i2c_sender|Equal3~0_combout ;
wire \U1|delay_counter[0]~64_combout ;
wire \U1|delay_counter[1]~26_combout ;
wire \U1|delay_counter[1]~27 ;
wire \U1|delay_counter[2]~28_combout ;
wire \U1|delay_counter[2]~29 ;
wire \U1|delay_counter[3]~30_combout ;
wire \U1|delay_counter[3]~31 ;
wire \U1|delay_counter[4]~32_combout ;
wire \U1|delay_counter[4]~33 ;
wire \U1|delay_counter[5]~34_combout ;
wire \U1|delay_counter[5]~35 ;
wire \U1|delay_counter[6]~36_combout ;
wire \U1|delay_counter[6]~37 ;
wire \U1|delay_counter[7]~38_combout ;
wire \U1|delay_counter[7]~39 ;
wire \U1|delay_counter[8]~40_combout ;
wire \U1|delay_counter[8]~41 ;
wire \U1|delay_counter[9]~42_combout ;
wire \U1|delay_counter[9]~43 ;
wire \U1|delay_counter[10]~44_combout ;
wire \U1|delay_counter[10]~45 ;
wire \U1|delay_counter[11]~46_combout ;
wire \U1|delay_counter[11]~47 ;
wire \U1|delay_counter[12]~48_combout ;
wire \U1|delay_counter[12]~49 ;
wire \U1|delay_counter[13]~50_combout ;
wire \U1|delay_counter[13]~51 ;
wire \U1|delay_counter[14]~52_combout ;
wire \U1|delay_counter[14]~53 ;
wire \U1|delay_counter[15]~54_combout ;
wire \U1|delay_counter[15]~55 ;
wire \U1|delay_counter[16]~56_combout ;
wire \U1|delay_counter[16]~57 ;
wire \U1|delay_counter[17]~58_combout ;
wire \U1|delay_counter[17]~59 ;
wire \U1|delay_counter[18]~60_combout ;
wire \U1|delay_counter[18]~61 ;
wire \U1|delay_counter[19]~62_combout ;
wire \U1|delay_counter[19]~63 ;
wire \U1|delay_counter[20]~65_combout ;
wire \U1|delay_counter[20]~66 ;
wire \U1|delay_counter[21]~67_combout ;
wire \U1|delay_counter[22]~24_combout ;
wire \U1|LessThan0~0_combout ;
wire \U1|LessThan0~1_combout ;
wire \U1|LessThan0~2_combout ;
wire \U1|LessThan0~3_combout ;
wire \U1|LessThan0~4_combout ;
wire \U1|delay_counter[22]~22_combout ;
wire \U1|delay_counter[22]~23_combout ;
wire \U1|delay_counter[21]~68 ;
wire \U1|delay_counter[22]~69_combout ;
wire \U1|delay_counter[22]~25_combout ;
wire \U1|delay_done~0_combout ;
wire \U1|delay_done~q ;
wire \U1|Inst_i2c_sender|taken~q ;
wire \U1|Inst_ov7670_registers|address[0]~8_combout ;
wire \KEY[2]~input_o ;
wire \U1|Inst_ov7670_registers|address[0]~9 ;
wire \U1|Inst_ov7670_registers|address[1]~10_combout ;
wire \U1|Inst_ov7670_registers|address[1]~11 ;
wire \U1|Inst_ov7670_registers|address[2]~12_combout ;
wire \U1|Inst_ov7670_registers|address[2]~13 ;
wire \U1|Inst_ov7670_registers|address[3]~14_combout ;
wire \U1|Inst_ov7670_registers|address[3]~15 ;
wire \U1|Inst_ov7670_registers|address[4]~16_combout ;
wire \U1|Inst_ov7670_registers|WideOr16~2_combout ;
wire \U1|Inst_ov7670_registers|address[4]~17 ;
wire \U1|Inst_ov7670_registers|address[5]~18_combout ;
wire \U1|Inst_ov7670_registers|address[5]~19 ;
wire \U1|Inst_ov7670_registers|address[6]~20_combout ;
wire \U1|Inst_ov7670_registers|address[6]~21 ;
wire \U1|Inst_ov7670_registers|address[7]~22_combout ;
wire \U1|Inst_ov7670_registers|WideOr16~3_combout ;
wire \U1|Inst_ov7670_registers|sreg.1111111111111111~q ;
wire \U1|Inst_i2c_sender|data_sr~0_combout ;
wire \U1|Inst_i2c_sender|divider[1]~4_combout ;
wire \U1|Inst_i2c_sender|Add0~2_combout ;
wire \U1|Inst_i2c_sender|divider[1]~11_combout ;
wire \U1|Inst_i2c_sender|Equal4~0_combout ;
wire \U1|Inst_i2c_sender|divider[5]~12_combout ;
wire \U1|Inst_i2c_sender|Add0~13 ;
wire \U1|Inst_i2c_sender|Add0~14_combout ;
wire \U1|Inst_i2c_sender|divider[7]~6_combout ;
wire \U1|Inst_i2c_sender|Equal4~1_combout ;
wire \U1|Inst_i2c_sender|divider~13_combout ;
wire \U1|Inst_i2c_sender|Add0~16_combout ;
wire \U1|Inst_i2c_sender|Equal3~1_combout ;
wire \U1|Inst_i2c_sender|data_sr~1_combout ;
wire \U1|Inst_i2c_sender|busy_sr~33_combout ;
wire \U1|Inst_i2c_sender|busy_sr~4_combout ;
wire \U1|Inst_i2c_sender|busy_sr~2_combout ;
wire \U1|Inst_i2c_sender|busy_sr~31_combout ;
wire \U1|Inst_i2c_sender|busy_sr~28_combout ;
wire \U1|Inst_i2c_sender|busy_sr~25_combout ;
wire \U1|Inst_i2c_sender|busy_sr~22_combout ;
wire \U1|Inst_i2c_sender|busy_sr~19_combout ;
wire \U1|Inst_i2c_sender|busy_sr~16_combout ;
wire \U1|Inst_i2c_sender|busy_sr~13_combout ;
wire \U1|Inst_i2c_sender|busy_sr~10_combout ;
wire \U1|Inst_i2c_sender|busy_sr~8_combout ;
wire \U1|Inst_i2c_sender|busy_sr~32_combout ;
wire \U1|Inst_i2c_sender|busy_sr~29_combout ;
wire \U1|Inst_i2c_sender|busy_sr~26_combout ;
wire \U1|Inst_i2c_sender|busy_sr~23_combout ;
wire \U1|Inst_i2c_sender|busy_sr~20_combout ;
wire \U1|Inst_i2c_sender|busy_sr~17_combout ;
wire \U1|Inst_i2c_sender|busy_sr~14_combout ;
wire \U1|Inst_i2c_sender|busy_sr~11_combout ;
wire \U1|Inst_i2c_sender|busy_sr~9_combout ;
wire \U1|Inst_i2c_sender|busy_sr~30_combout ;
wire \U1|Inst_i2c_sender|busy_sr~27_combout ;
wire \U1|Inst_i2c_sender|busy_sr~24_combout ;
wire \U1|Inst_i2c_sender|busy_sr~21_combout ;
wire \U1|Inst_i2c_sender|busy_sr~18_combout ;
wire \U1|Inst_i2c_sender|busy_sr~15_combout ;
wire \U1|Inst_i2c_sender|busy_sr~12_combout ;
wire \U1|Inst_i2c_sender|busy_sr~7_combout ;
wire \U1|Inst_i2c_sender|busy_sr~3_combout ;
wire \U1|Inst_i2c_sender|busy_sr~5_combout ;
wire \U1|Inst_i2c_sender|Equal4~2_combout ;
wire \U1|Inst_i2c_sender|busy_sr[31]~6_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~48_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~67_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~69_combout ;
wire \U1|Inst_ov7670_registers|sreg.1011001000001110~q ;
wire \U1|Inst_ov7670_registers|Decoder0~68_combout ;
wire \U1|Inst_ov7670_registers|sreg.1011000100001100~q ;
wire \U1|Inst_ov7670_registers|Decoder0~51_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~103_combout ;
wire \U1|Inst_ov7670_registers|sreg.1011000010000100~q ;
wire \U1|Inst_ov7670_registers|Decoder0~56_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~58_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~66_combout ;
wire \U1|Inst_ov7670_registers|sreg.1000110101001111~q ;
wire \U1|Inst_ov7670_registers|WideOr0~3_combout ;
wire \U1|Inst_ov7670_registers|WideOr0~4_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~55_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~57_combout ;
wire \U1|Inst_ov7670_registers|sreg.1010001000000010~q ;
wire \U1|Inst_ov7670_registers|Decoder0~59_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~100_combout ;
wire \U1|Inst_ov7670_registers|sreg.1000111000000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~53_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~99_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~54_combout ;
wire \U1|Inst_ov7670_registers|sreg.1000110000000010~q ;
wire \U1|Inst_ov7670_registers|Decoder0~60_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~61_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~101_combout ;
wire \U1|Inst_ov7670_registers|sreg.1000111100000000~q ;
wire \U1|Inst_ov7670_registers|WideOr0~1_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~49_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~50_combout ;
wire \U1|Inst_ov7670_registers|sreg.1011001110000010~q ;
wire \U1|Inst_ov7670_registers|Decoder0~52_combout ;
wire \U1|Inst_ov7670_registers|sreg.1011100000001010~q ;
wire \U1|Inst_ov7670_registers|WideOr0~0_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~63_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~65_combout ;
wire \U1|Inst_ov7670_registers|sreg.1001011000000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~62_combout ;
wire \U1|Inst_ov7670_registers|sreg.1001000000000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~64_combout ;
wire \U1|Inst_ov7670_registers|sreg.1001000100000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~102_combout ;
wire \U1|Inst_ov7670_registers|sreg.1001101000000000~q ;
wire \U1|Inst_ov7670_registers|WideOr0~2_combout ;
wire \U1|Inst_ov7670_registers|WideOr0~combout ;
wire \U1|Inst_i2c_sender|data_sr[19]~feeder_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~73_combout ;
wire \U1|Inst_ov7670_registers|sreg.0101001000010111~q ;
wire \U1|Inst_ov7670_registers|Decoder0~76_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~107_combout ;
wire \U1|Inst_ov7670_registers|sreg.0110101101001010~q ;
wire \U1|Inst_ov7670_registers|Decoder0~74_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~75_combout ;
wire \U1|Inst_ov7670_registers|sreg.0101010001000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~106_combout ;
wire \U1|Inst_ov7670_registers|sreg.0101000100001100~q ;
wire \U1|Inst_ov7670_registers|WideOr1~1_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~108_combout ;
wire \U1|Inst_ov7670_registers|sreg.0111010000010000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~72_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~79_combout ;
wire \U1|Inst_ov7670_registers|sreg.0100000000010000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~80_combout ;
wire \U1|Inst_ov7670_registers|sreg.0101000000110100~q ;
wire \U1|Inst_ov7670_registers|Decoder0~81_combout ;
wire \U1|Inst_ov7670_registers|sreg.0101100000011110~q ;
wire \U1|Inst_ov7670_registers|WideOr1~3_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~70_combout ;
wire \U1|Inst_ov7670_registers|sreg.0100111101000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~105_combout ;
wire \U1|Inst_ov7670_registers|sreg.0101001100101001~q ;
wire \U1|Inst_ov7670_registers|Decoder0~104_combout ;
wire \U1|Inst_ov7670_registers|sreg.0100110101000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~71_combout ;
wire \U1|Inst_ov7670_registers|sreg.0100111000100000~q ;
wire \U1|Inst_ov7670_registers|WideOr1~0_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~78_combout ;
wire \U1|Inst_ov7670_registers|sreg.0111000100000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~77_combout ;
wire \U1|Inst_ov7670_registers|sreg.0110100100000000~q ;
wire \U1|Inst_ov7670_registers|WideOr1~2_combout ;
wire \U1|Inst_ov7670_registers|WideOr1~4_combout ;
wire \U1|Inst_i2c_sender|data_sr[18]~feeder_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~88_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011001100001011~q ;
wire \U1|Inst_ov7670_registers|Decoder0~114_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011001010100100~q ;
wire \U1|Inst_ov7670_registers|WideOr2~6_combout ;
wire \U1|Inst_ov7670_registers|WideOr2~7_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~111_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011011100011101~q ;
wire \U1|Inst_ov7670_registers|WideOr2~1_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~82_combout ;
wire \U1|Inst_ov7670_registers|sreg.0010001010010001~q ;
wire \U1|Inst_ov7670_registers|Decoder0~110_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011010100001011~q ;
wire \U1|Inst_ov7670_registers|Decoder0~109_combout ;
wire \U1|Inst_ov7670_registers|sreg.0010000100000010~q ;
wire \U1|Inst_ov7670_registers|WideOr2~0_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~83_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011100001110001~q ;
wire \U1|Inst_ov7670_registers|Decoder0~112_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011110001111000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~84_combout ;
wire \U1|Inst_ov7670_registers|sreg.0010100100000111~q ;
wire \U1|Inst_ov7670_registers|WideOr2~2_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~86_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011100100101010~q ;
wire \U1|Inst_ov7670_registers|Decoder0~85_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011101000000100~q ;
wire \U1|Inst_ov7670_registers|WideOr2~3_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~113_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011110111000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~87_combout ;
wire \U1|Inst_ov7670_registers|sreg.0011111000000000~q ;
wire \U1|Inst_ov7670_registers|WideOr2~4_combout ;
wire \U1|Inst_ov7670_registers|WideOr2~5_combout ;
wire \U1|Inst_ov7670_registers|WideOr2~combout ;
wire \U1|Inst_i2c_sender|data_sr[17]~feeder_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~89_combout ;
wire \U1|Inst_ov7670_registers|sreg.0000010000000000~q ;
wire \U1|Inst_ov7670_registers|Decoder0~116_combout ;
wire \U1|Inst_ov7670_registers|sreg.0000111101001011~q ;
wire \U1|Inst_ov7670_registers|Decoder0~115_combout ;
wire \U1|Inst_ov7670_registers|sreg.0000111001100001~q ;
wire \U1|Inst_ov7670_registers|WideOr3~2_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~91_combout ;
wire \U1|Inst_ov7670_registers|sreg.0000110000000000~q ;
wire \U1|Inst_ov7670_registers|WideOr3~3_combout ;
wire \U1|Inst_ov7670_registers|WideOr3~4_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~90_combout ;
wire \U1|Inst_ov7670_registers|sreg.0000001100001010~q ;
wire \U1|Inst_ov7670_registers|WideOr3~0_combout ;
wire \U1|Inst_ov7670_registers|WideOr3~1_combout ;
wire \U1|Inst_ov7670_registers|WideOr3~combout ;
wire \U1|Inst_i2c_sender|data_sr[16]~feeder_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~118_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001111000110111~q ;
wire \U1|Inst_ov7670_registers|WideOr4~1_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~117_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001100100000011~q ;
wire \U1|Inst_ov7670_registers|Decoder0~93_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001101001111011~q ;
wire \U1|Inst_ov7670_registers|Decoder0~92_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001100001100001~q ;
wire \U1|Inst_ov7670_registers|WideOr4~0_combout ;
wire \U1|Inst_ov7670_registers|WideOr4~combout ;
wire \U1|Inst_i2c_sender|data_sr[15]~feeder_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~96_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001011100010001~q ;
wire \U1|Inst_ov7670_registers|WideOr6~0_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~94_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001010001001000~q ;
wire \U1|Inst_ov7670_registers|WideOr5~0_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~95_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001011000000010~q ;
wire \U1|Inst_ov7670_registers|WideOr5~1_combout ;
wire \U1|Inst_ov7670_registers|WideOr5~2_combout ;
wire \U1|Inst_ov7670_registers|WideOr5~combout ;
wire \U1|Inst_ov7670_registers|WideOr6~3_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~97_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001001000000100~q ;
wire \U1|Inst_ov7670_registers|WideOr6~2_combout ;
wire \U1|Inst_ov7670_registers|WideOr6~4_combout ;
wire \U1|Inst_ov7670_registers|WideOr6~1_combout ;
wire \U1|Inst_ov7670_registers|sreg~78_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001001010000000~q ;
wire \U1|Inst_ov7670_registers|WideOr6~5_combout ;
wire \U1|Inst_ov7670_registers|WideOr6~6_combout ;
wire \U1|Inst_i2c_sender|data_sr[13]~feeder_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~98_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001000101000000~q ;
wire \U1|Inst_ov7670_registers|WideOr7~6_combout ;
wire \U1|Inst_ov7670_registers|WideOr7~4_combout ;
wire \U1|Inst_ov7670_registers|WideOr15~0_combout ;
wire \U1|Inst_ov7670_registers|WideOr7~3_combout ;
wire \U1|Inst_ov7670_registers|WideOr7~5_combout ;
wire \U1|Inst_ov7670_registers|Decoder0~119_combout ;
wire \U1|Inst_ov7670_registers|sreg.0001000100000000~q ;
wire \U1|Inst_ov7670_registers|WideOr7~0_combout ;
wire \U1|Inst_ov7670_registers|WideOr7~1_combout ;
wire \U1|Inst_ov7670_registers|WideOr7~2_combout ;
wire \U1|Inst_ov7670_registers|WideOr7~combout ;
wire \U1|Inst_ov7670_registers|WideOr8~0_combout ;
wire \U1|Inst_ov7670_registers|WideOr8~combout ;
wire \U1|Inst_i2c_sender|data_sr[10]~feeder_combout ;
wire \U1|Inst_ov7670_registers|WideOr9~2_combout ;
wire \U1|Inst_ov7670_registers|WideOr9~3_combout ;
wire \U1|Inst_ov7670_registers|WideOr9~0_combout ;
wire \U1|Inst_ov7670_registers|WideOr9~1_combout ;
wire \U1|Inst_ov7670_registers|WideOr9~combout ;
wire \U1|Inst_i2c_sender|data_sr[9]~feeder_combout ;
wire \U1|Inst_ov7670_registers|WideOr10~0_combout ;
wire \U1|Inst_ov7670_registers|WideOr10~1_combout ;
wire \U1|Inst_ov7670_registers|WideOr10~2_combout ;
wire \U1|Inst_i2c_sender|data_sr[8]~feeder_combout ;
wire \U1|Inst_ov7670_registers|WideOr11~0_combout ;
wire \U1|Inst_i2c_sender|data_sr[7]~feeder_combout ;
wire \U1|Inst_ov7670_registers|WideOr12~0_combout ;
wire \U1|Inst_ov7670_registers|WideOr12~1_combout ;
wire \U1|Inst_ov7670_registers|WideOr12~combout ;
wire \U1|Inst_ov7670_registers|WideOr13~0_combout ;
wire \U1|Inst_ov7670_registers|WideOr13~1_combout ;
wire \U1|Inst_ov7670_registers|WideOr13~combout ;
wire \U1|Inst_ov7670_registers|WideOr14~0_combout ;
wire \U1|Inst_ov7670_registers|WideOr14~combout ;
wire \U1|Inst_i2c_sender|data_sr[4]~feeder_combout ;
wire \U1|Inst_ov7670_registers|WideOr15~1_combout ;
wire \U1|Inst_ov7670_registers|WideOr15~2_combout ;
wire \U1|Inst_ov7670_registers|WideOr15~combout ;
wire \U1|Inst_i2c_sender|data_sr[1]~feeder_combout ;
wire \U1|Inst_i2c_sender|data_sr~15_combout ;
wire \U1|Inst_i2c_sender|data_sr~14_combout ;
wire \U1|Inst_i2c_sender|data_sr~13_combout ;
wire \U1|Inst_i2c_sender|data_sr~12_combout ;
wire \U1|Inst_i2c_sender|data_sr~11_combout ;
wire \U1|Inst_i2c_sender|data_sr~10_combout ;
wire \U1|Inst_i2c_sender|data_sr~9_combout ;
wire \U1|Inst_i2c_sender|data_sr~8_combout ;
wire \U1|Inst_i2c_sender|data_sr~7_combout ;
wire \U1|Inst_i2c_sender|data_sr~6_combout ;
wire \U1|Inst_i2c_sender|data_sr~5_combout ;
wire \U1|Inst_i2c_sender|data_sr~4_combout ;
wire \U1|Inst_i2c_sender|data_sr~3_combout ;
wire \U1|Inst_i2c_sender|data_sr~2_combout ;
wire \U1|Inst_i2c_sender|always0~0_combout ;
wire \U1|Inst_i2c_sender|always0~1_combout ;
wire \U1|Inst_i2c_sender|Selector0~1_combout ;
wire \U1|Inst_i2c_sender|Selector0~0_combout ;
wire \U1|Inst_i2c_sender|Selector0~2_combout ;
wire \U1|Inst_i2c_sender|Selector0~3_combout ;
wire \U1|Inst_i2c_sender|Selector0~4_combout ;
wire \U1|Inst_i2c_sender|sioc~feeder_combout ;
wire \U1|Inst_i2c_sender|sioc~q ;
wire \U4|Add0~0_combout ;
wire \U4|Add0~1 ;
wire \U4|Add0~2_combout ;
wire \U4|Add0~3 ;
wire \U4|Add0~4_combout ;
wire \U4|Add0~5 ;
wire \U4|Add0~6_combout ;
wire \U4|Add0~7 ;
wire \U4|Add0~8_combout ;
wire \U4|Add0~9 ;
wire \U4|Add0~10_combout ;
wire \U4|pixel_count~0_combout ;
wire \U4|Add0~11 ;
wire \U4|Add0~12_combout ;
wire \U4|Add0~13 ;
wire \U4|Add0~14_combout ;
wire \U4|Add0~15 ;
wire \U4|Add0~16_combout ;
wire \U4|pixel_count~1_combout ;
wire \U4|Add0~17 ;
wire \U4|Add0~19 ;
wire \U4|Add0~20_combout ;
wire \U4|Add0~21 ;
wire \U4|Add0~22_combout ;
wire \U4|Add0~23 ;
wire \U4|Add0~24_combout ;
wire \U4|Add0~25 ;
wire \U4|Add0~26_combout ;
wire \U4|VGA_BLANK_N~1_combout ;
wire \U4|Add0~27 ;
wire \U4|Add0~28_combout ;
wire \U4|Add0~29 ;
wire \U4|Add0~30_combout ;
wire \U4|Add0~31 ;
wire \U4|Add0~32_combout ;
wire \U4|Add0~33 ;
wire \U4|Add0~34_combout ;
wire \U4|VGA_BLANK_N~2_combout ;
wire \U4|Add0~35 ;
wire \U4|Add0~36_combout ;
wire \U4|Add0~37 ;
wire \U4|Add0~38_combout ;
wire \U4|Add0~39 ;
wire \U4|Add0~40_combout ;
wire \U4|VGA_BLANK_N~3_combout ;
wire \U4|VGA_BLANK_N~4_combout ;
wire \U4|Equal2~0_combout ;
wire \U4|Equal2~1_combout ;
wire \U4|LessThan3~1_combout ;
wire \U4|Equal4~0_combout ;
wire \U4|Add0~18_combout ;
wire \U4|pixel_count~2_combout ;
wire \U4|Equal3~0_combout ;
wire \U4|Equal3~1_combout ;
wire \U4|LessThan2~1_combout ;
wire \U4|Equal2~2_combout ;
wire \U4|Selector1~0_combout ;
wire \U4|Selector1~1_combout ;
wire \U4|Selector0~0_combout ;
wire \U4|Selector0~1_combout ;
wire \U4|Equal7~0_combout ;
wire \U4|line_count[10]~0_combout ;
wire \U4|Add1~0_combout ;
wire \U4|line_count[0]~13_combout ;
wire \U4|Add1~1 ;
wire \U4|Add1~3 ;
wire \U4|Add1~4_combout ;
wire \U4|line_count[2]~6_combout ;
wire \U4|Add1~5 ;
wire \U4|Add1~6_combout ;
wire \U4|line_count[3]~9_combout ;
wire \U4|Add1~7 ;
wire \U4|Add1~8_combout ;
wire \U4|line_count[4]~12_combout ;
wire \U4|Add1~9 ;
wire \U4|Add1~10_combout ;
wire \U4|line_count[5]~7_combout ;
wire \U4|Add1~11 ;
wire \U4|Add1~12_combout ;
wire \U4|line_count[6]~5_combout ;
wire \U4|Add1~13 ;
wire \U4|Add1~14_combout ;
wire \U4|line_count[7]~4_combout ;
wire \U4|Add1~15 ;
wire \U4|Add1~16_combout ;
wire \U4|line_count[8]~3_combout ;
wire \U4|Add1~17 ;
wire \U4|Add1~18_combout ;
wire \U4|line_count[9]~2_combout ;
wire \U4|Equal0~2_combout ;
wire \U4|Equal0~1_combout ;
wire \U4|Add1~19 ;
wire \U4|Add1~20_combout ;
wire \U4|line_count[10]~10_combout ;
wire \U4|Add1~21 ;
wire \U4|Add1~22_combout ;
wire \U4|line_count[11]~11_combout ;
wire \U4|Equal0~0_combout ;
wire \U4|Equal0~3_combout ;
wire \U4|line_count[9]~1_combout ;
wire \U4|Add1~2_combout ;
wire \U4|line_count[1]~8_combout ;
wire \U4|vsync~1_combout ;
wire \U4|vsync~0_combout ;
wire \U4|vsync~2_combout ;
wire \U5|y_count[0]~9_combout ;
wire \U5|LessThan1~1_combout ;
wire \U5|LessThan1~0_combout ;
wire \U5|LessThan1~2_combout ;
wire \U4|LessThan4~1_combout ;
wire \U4|LessThan4~0_combout ;
wire \U4|VGA_BLANK_N~7_combout ;
wire \U4|LessThan3~0_combout ;
wire \U4|LessThan2~0_combout ;
wire \U4|VGA_BLANK_N~0_combout ;
wire \U4|VGA_BLANK_N~5_combout ;
wire \U4|VGA_BLANK_N~6_combout ;
wire \U4|VGA_BLANK_N~8_combout ;
wire \U5|x_count[0]~10_combout ;
wire \U5|x_count[0]~11 ;
wire \U5|x_count[1]~12_combout ;
wire \U5|x_count[1]~13 ;
wire \U5|x_count[2]~14_combout ;
wire \U5|x_count[2]~15 ;
wire \U5|x_count[3]~16_combout ;
wire \U5|x_count[3]~17 ;
wire \U5|x_count[4]~18_combout ;
wire \U5|x_count[4]~19 ;
wire \U5|x_count[5]~20_combout ;
wire \U5|x_count[5]~21 ;
wire \U5|x_count[6]~22_combout ;
wire \U5|LessThan0~0_combout ;
wire \U5|LessThan0~1_combout ;
wire \U5|x_count[6]~23 ;
wire \U5|x_count[7]~24_combout ;
wire \U5|x_count[7]~25 ;
wire \U5|x_count[8]~26_combout ;
wire \U5|x_count[8]~27 ;
wire \U5|x_count[9]~28_combout ;
wire \U5|LessThan0~2_combout ;
wire \U5|y_count[8]~13_combout ;
wire \U5|y_count[0]~10 ;
wire \U5|y_count[1]~11_combout ;
wire \U5|y_count[1]~12 ;
wire \U5|y_count[2]~14_combout ;
wire \U5|y_count[2]~15 ;
wire \U5|y_count[3]~16_combout ;
wire \U5|y_count[3]~17 ;
wire \U5|y_count[4]~18_combout ;
wire \U5|y_count[4]~19 ;
wire \U5|y_count[5]~20_combout ;
wire \U5|y_count[5]~21 ;
wire \U5|y_count[6]~22_combout ;
wire \U5|y_count[6]~23 ;
wire \U5|y_count[7]~24_combout ;
wire \U5|y_count[7]~25 ;
wire \U5|y_count[8]~26_combout ;
wire \U5|always1~1_combout ;
wire \U5|always1~2_combout ;
wire \overlay_inst|roi_border~0_combout ;
wire \overlay_inst|roi_border~1_combout ;
wire \U4|r[3]~0_combout ;
wire \U4|r[3]~1_combout ;
wire \U4|r[3]~2_combout ;
wire \U5|always1~0_combout ;
wire \overlay_inst|roi_border~3_combout ;
wire \overlay_inst|roi_border~2_combout ;
wire \overlay_inst|roi_border~4_combout ;
wire \U4|r[3]~3_combout ;
wire \U4|r[3]~4_combout ;
wire \U4|r[3]~5_combout ;
wire \U4|r[3]~6_combout ;
wire \OV7670_PCLK~input_o ;
wire \DUT1|address[0]~17_combout ;
wire \OV7670_HREF~input_o ;
wire \DUT1|href_last~q ;
wire \OV7670_VSYNC~input_o ;
wire \DUT1|y_downscaler~0_combout ;
wire \DUT1|pixel_phase~0_combout ;
wire \DUT1|y_downscaler~q ;
wire \DUT1|pixel_phase~1_combout ;
wire \DUT1|pixel_phase~q ;
wire \DUT1|pixel_ready~0_combout ;
wire \DUT1|pixel_ready~q ;
wire \DUT1|x_downscaler~0_combout ;
wire \DUT1|x_downscaler~q ;
wire \DUT1|we~0_combout ;
wire \DUT1|address[6]~51_combout ;
wire \DUT1|address[0]~18 ;
wire \DUT1|address[1]~19_combout ;
wire \DUT1|address[1]~20 ;
wire \DUT1|address[2]~21_combout ;
wire \DUT1|address[2]~22 ;
wire \DUT1|address[3]~23_combout ;
wire \DUT1|address[3]~24 ;
wire \DUT1|address[4]~25_combout ;
wire \DUT1|address[4]~26 ;
wire \DUT1|address[5]~27_combout ;
wire \DUT1|address[5]~28 ;
wire \DUT1|address[6]~29_combout ;
wire \DUT1|address[6]~30 ;
wire \DUT1|address[7]~31_combout ;
wire \DUT1|address[7]~32 ;
wire \DUT1|address[8]~33_combout ;
wire \DUT1|address[8]~34 ;
wire \DUT1|address[9]~35_combout ;
wire \DUT1|address[9]~36 ;
wire \DUT1|address[10]~37_combout ;
wire \DUT1|address[10]~38 ;
wire \DUT1|address[11]~39_combout ;
wire \DUT1|address[11]~40 ;
wire \DUT1|address[12]~41_combout ;
wire \DUT1|address[12]~42 ;
wire \DUT1|address[13]~43_combout ;
wire \DUT1|address[13]~44 ;
wire \DUT1|address[14]~45_combout ;
wire \DUT1|address[14]~46 ;
wire \DUT1|address[15]~47_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3]~0_combout ;
wire \DUT1|address[15]~48 ;
wire \DUT1|address[16]~49_combout ;
wire \U3|Add2~1 ;
wire \U3|Add2~3 ;
wire \U3|Add2~5 ;
wire \U3|Add2~7 ;
wire \U3|Add2~9 ;
wire \U3|Add2~11 ;
wire \U3|Add2~13 ;
wire \U3|Add2~14_combout ;
wire \U3|Add2~12_combout ;
wire \U3|Add2~10_combout ;
wire \U3|Add2~8_combout ;
wire \U3|Add2~6_combout ;
wire \U3|Add2~4_combout ;
wire \U3|Add2~2_combout ;
wire \U3|Add2~0_combout ;
wire \U3|rdaddress[6]~12 ;
wire \U3|rdaddress[7]~14 ;
wire \U3|rdaddress[8]~16 ;
wire \U3|rdaddress[9]~18 ;
wire \U3|rdaddress[10]~20 ;
wire \U3|rdaddress[11]~22 ;
wire \U3|rdaddress[12]~24 ;
wire \U3|rdaddress[13]~26 ;
wire \U3|rdaddress[14]~28 ;
wire \U3|rdaddress[15]~29_combout ;
wire \U3|rdaddress[14]~27_combout ;
wire \U3|rdaddress[13]~25_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ;
wire \OV7670_DATA[0]~input_o ;
wire \DUT1|red[0]~feeder_combout ;
wire \DUT1|red[0]~0_combout ;
wire \U3|rdaddress[0]~feeder_combout ;
wire \U3|rdaddress[1]~feeder_combout ;
wire \U3|rdaddress[3]~feeder_combout ;
wire \U3|rdaddress[4]~feeder_combout ;
wire \U3|rdaddress[6]~11_combout ;
wire \U3|rdaddress[7]~13_combout ;
wire \U3|rdaddress[8]~15_combout ;
wire \U3|rdaddress[9]~17_combout ;
wire \U3|rdaddress[10]~19_combout ;
wire \U3|rdaddress[11]~21_combout ;
wire \U3|rdaddress[12]~23_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout ;
wire \U3|data_out[8]~7_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout ;
wire \U3|data_out[8]~8_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~1_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \U3|data_out[8]~4_combout ;
wire \U3|data_out[8]~5_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout ;
wire \U3|data_out[8]~2_combout ;
wire \U3|data_out[8]~3_combout ;
wire \U3|Add2~15 ;
wire \U3|Add2~16_combout ;
wire \U3|rdaddress[15]~30 ;
wire \U3|rdaddress[16]~31_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout ;
wire \U3|data_out[8]~6_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \U3|data_out[8]~0_combout ;
wire \U3|data_out[8]~1_combout ;
wire \U3|data_out[8]~9_combout ;
wire \U4|r[0]~7_combout ;
wire \OV7670_DATA[1]~input_o ;
wire \DUT1|red[1]~feeder_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \U3|data_out[9]~14_combout ;
wire \U3|data_out[9]~15_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \U3|data_out[9]~12_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \U3|data_out[9]~13_combout ;
wire \U3|data_out[9]~16_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout ;
wire \U3|data_out[9]~17_combout ;
wire \U3|data_out[9]~18_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \U3|data_out[9]~10_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout ;
wire \U3|data_out[9]~11_combout ;
wire \U3|data_out[9]~19_combout ;
wire \U4|r[1]~8_combout ;
wire \OV7670_DATA[2]~input_o ;
wire \DUT1|red[2]~feeder_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \U3|data_out[10]~24_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \U3|data_out[10]~25_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \U3|data_out[10]~22_combout ;
wire \U3|data_out[10]~23_combout ;
wire \U3|data_out[10]~26_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout ;
wire \U3|data_out[10]~20_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout ;
wire \U3|data_out[10]~21_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout ;
wire \U3|data_out[10]~27_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout ;
wire \U3|data_out[10]~28_combout ;
wire \U3|data_out[10]~29_combout ;
wire \U4|r[2]~9_combout ;
wire \OV7670_DATA[3]~input_o ;
wire \DUT1|red[3]~feeder_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout ;
wire \U3|data_out[11]~37_combout ;
wire \U3|data_out[11]~38_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \U3|data_out[11]~34_combout ;
wire \U3|data_out[11]~35_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout ;
wire \U3|data_out[11]~32_combout ;
wire \U3|data_out[11]~33_combout ;
wire \U3|data_out[11]~36_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \U3|data_out[11]~30_combout ;
wire \U3|data_out[11]~31_combout ;
wire \U3|data_out[11]~39_combout ;
wire \U4|r[3]~10_combout ;
wire \OV7670_DATA[4]~input_o ;
wire \DUT1|green[0]~feeder_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout ;
wire \U3|data_out[4]~47_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout ;
wire \U3|data_out[4]~48_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \U3|data_out[4]~40_combout ;
wire \U3|data_out[4]~41_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \U3|data_out[4]~44_combout ;
wire \U3|data_out[4]~45_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout ;
wire \U3|data_out[4]~42_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout ;
wire \U3|data_out[4]~43_combout ;
wire \U3|data_out[4]~46_combout ;
wire \U3|data_out[4]~49_combout ;
wire \U4|g[0]~0_combout ;
wire \OV7670_DATA[5]~input_o ;
wire \DUT1|green[1]~feeder_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \U3|data_out[5]~50_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout ;
wire \U3|data_out[5]~51_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout ;
wire \U3|data_out[5]~57_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout ;
wire \U3|data_out[5]~58_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \U3|data_out[5]~54_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout ;
wire \U3|data_out[5]~55_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \U3|data_out[5]~52_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout ;
wire \U3|data_out[5]~53_combout ;
wire \U3|data_out[5]~56_combout ;
wire \U3|data_out[5]~59_combout ;
wire \U4|g[1]~1_combout ;
wire \OV7670_DATA[6]~input_o ;
wire \DUT1|green[2]~feeder_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout ;
wire \U3|data_out[6]~67_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout ;
wire \U3|data_out[6]~68_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \U3|data_out[6]~64_combout ;
wire \U3|data_out[6]~65_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \U3|data_out[6]~62_combout ;
wire \U3|data_out[6]~63_combout ;
wire \U3|data_out[6]~66_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout ;
wire \U3|data_out[6]~60_combout ;
wire \U3|data_out[6]~61_combout ;
wire \U3|data_out[6]~69_combout ;
wire \U4|g[2]~2_combout ;
wire \OV7670_DATA[7]~input_o ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \U3|data_out[7]~70_combout ;
wire \U3|data_out[7]~71_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout ;
wire \U3|data_out[7]~74_combout ;
wire \U3|data_out[7]~75_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout ;
wire \U3|data_out[7]~72_combout ;
wire \U3|data_out[7]~73_combout ;
wire \U3|data_out[7]~76_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout ;
wire \U3|data_out[7]~77_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout ;
wire \U3|data_out[7]~78_combout ;
wire \U3|data_out[7]~79_combout ;
wire \U4|g[3]~3_combout ;
wire \DUT1|blue[0]~feeder_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout ;
wire \U3|data_out[0]~82_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout ;
wire \U3|data_out[0]~83_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \U3|data_out[0]~84_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \U3|data_out[0]~85_combout ;
wire \U3|data_out[0]~86_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \U3|data_out[0]~80_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \U3|data_out[0]~81_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout ;
wire \U3|data_out[0]~87_combout ;
wire \U3|data_out[0]~88_combout ;
wire \U3|data_out[0]~89_combout ;
wire \U4|b[0]~0_combout ;
wire \DUT1|blue[1]~feeder_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout ;
wire \U3|data_out[1]~97_combout ;
wire \U3|data_out[1]~98_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \U3|data_out[1]~90_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout ;
wire \U3|data_out[1]~91_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \U3|data_out[1]~94_combout ;
wire \U3|data_out[1]~95_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout ;
wire \U3|data_out[1]~92_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout ;
wire \U3|data_out[1]~93_combout ;
wire \U3|data_out[1]~96_combout ;
wire \U3|data_out[1]~99_combout ;
wire \U4|b[1]~1_combout ;
wire \DUT1|blue[2]~feeder_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout ;
wire \U3|data_out[2]~107_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout ;
wire \U3|data_out[2]~108_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \U3|data_out[2]~104_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \U3|data_out[2]~105_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \U3|data_out[2]~102_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \U3|data_out[2]~103_combout ;
wire \U3|data_out[2]~106_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout ;
wire \U3|data_out[2]~100_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout ;
wire \U3|data_out[2]~101_combout ;
wire \U3|data_out[2]~109_combout ;
wire \U4|b[2]~2_combout ;
wire \DUT1|blue[3]~feeder_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \U3|data_out[3]~117_combout ;
wire \U3|data_out[3]~118_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout ;
wire \U3|data_out[3]~114_combout ;
wire \U3|data_out[3]~115_combout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout ;
wire \U3|data_out[3]~112_combout ;
wire \U3|data_out[3]~113_combout ;
wire \U3|data_out[3]~116_combout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout ;
wire \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \U3|data_out[3]~110_combout ;
wire \U3|data_out[3]~111_combout ;
wire \U3|data_out[3]~119_combout ;
wire \U4|b[3]~3_combout ;
wire \U5|center_blue[3]~feeder_combout ;
wire \U5|always1~4_combout ;
wire \U5|always1~5_combout ;
wire \U5|always1~3_combout ;
wire \U5|always1~6_combout ;
wire \U5|center_blue[0]~feeder_combout ;
wire \U5|hsv_converter|always0~0_combout ;
wire \U5|center_green[2]~feeder_combout ;
wire \U5|hsv_converter|always0~1_combout ;
wire \U5|hsv_converter|LessThan2~0_combout ;
wire \U5|hsv_converter|LessThan2~1_combout ;
wire \U5|center_pixel[11]~feeder_combout ;
wire \U5|hsv_converter|LessThan2~2_combout ;
wire \U5|hsv_converter|always0~2_combout ;
wire \U5|hsv_converter|max_val[7]~0_combout ;
wire \U5|hsv_converter|LessThan4~0_combout ;
wire \U5|hsv_converter|LessThan4~1_combout ;
wire \U5|hsv_converter|LessThan4~2_combout ;
wire \U5|hsv_converter|always0~3_combout ;
wire \U5|hsv_converter|always0~4_combout ;
wire \U5|hsv_converter|always0~5_combout ;
wire \U5|hsv_converter|max_val[6]~1_combout ;
wire \U5|hsv_converter|max_val[4]~3_combout ;
wire \U5|hsv_converter|max_val[5]~2_combout ;
wire \U5|detector|LessThan9~0_combout ;
wire \u_drive_flags|y_d1[6]~feeder_combout ;
wire \u_drive_flags|y_d1[5]~feeder_combout ;
wire \u_drive_flags|y_d2[5]~feeder_combout ;
wire \u_drive_flags|y_d1[7]~feeder_combout ;
wire \u_drive_flags|y_d2[4]~feeder_combout ;
wire \u_drive_flags|sof~5_combout ;
wire \u_drive_flags|sof~6_combout ;
wire \u_drive_flags|center_black_seen~1_combout ;
wire \u_drive_flags|u_hsv|always0~3_combout ;
wire \u_drive_flags|u_hsv|always0~4_combout ;
wire \u_drive_flags|u_hsv|always0~0_combout ;
wire \u_drive_flags|u_hsv|always0~1_combout ;
wire \u_drive_flags|u_hsv|always0~2_combout ;
wire \u_drive_flags|u_hsv|always0~5_combout ;
wire \u_drive_flags|u_hsv|max_val[7]~0_combout ;
wire \u_drive_flags|u_hsv|always0~9_combout ;
wire \u_drive_flags|u_hsv|always0~10_combout ;
wire \u_drive_flags|u_hsv|always0~6_combout ;
wire \u_drive_flags|u_hsv|always0~7_combout ;
wire \u_drive_flags|u_hsv|always0~8_combout ;
wire \u_drive_flags|u_hsv|always0~11_combout ;
wire \u_drive_flags|u_hsv|v_out[7]~feeder_combout ;
wire \u_drive_flags|u_hsv|max_val[6]~1_combout ;
wire \u_drive_flags|u_hsv|max_val[5]~2_combout ;
wire \u_drive_flags|u_hsv|v_out[5]~feeder_combout ;
wire \u_drive_flags|u_hsv|max_val[4]~3_combout ;
wire \u_drive_flags|center_black_seen~0_combout ;
wire \u_drive_flags|center_black_seen~2_combout ;
wire \u_drive_flags|x_d1[9]~feeder_combout ;
wire \u_drive_flags|vld_d1~q ;
wire \u_drive_flags|u_hsv|valid_d2~feeder_combout ;
wire \u_drive_flags|u_hsv|valid_d2~q ;
wire \u_drive_flags|sof~3_combout ;
wire \u_drive_flags|x_d1[2]~feeder_combout ;
wire \u_drive_flags|x_d2[2]~feeder_combout ;
wire \u_drive_flags|x_d1[1]~feeder_combout ;
wire \u_drive_flags|y_d1[8]~feeder_combout ;
wire \u_drive_flags|x_d1[0]~feeder_combout ;
wire \u_drive_flags|x_d2[0]~feeder_combout ;
wire \u_drive_flags|sof~1_combout ;
wire \u_drive_flags|x_d1[7]~feeder_combout ;
wire \u_drive_flags|x_d2[7]~feeder_combout ;
wire \u_drive_flags|x_d1[5]~feeder_combout ;
wire \u_drive_flags|x_d2[5]~feeder_combout ;
wire \u_drive_flags|x_d1[4]~feeder_combout ;
wire \u_drive_flags|x_d2[4]~feeder_combout ;
wire \u_drive_flags|sof~2_combout ;
wire \u_drive_flags|y_d1[3]~feeder_combout ;
wire \u_drive_flags|y_d2[3]~feeder_combout ;
wire \u_drive_flags|y_d1[0]~feeder_combout ;
wire \u_drive_flags|y_d2[2]~feeder_combout ;
wire \u_drive_flags|sof~0_combout ;
wire \u_drive_flags|sof~4_combout ;
wire \u_drive_flags|center_black_seen~3_combout ;
wire \u_drive_flags|center_black_seen~q ;
wire \u_drive_flags|centered~0_combout ;
wire \u_drive_flags|centered~q ;
wire \u_display|Equal0~2_combout ;
wire \u_display|count[2]~3_combout ;
wire \u_display|count~2_combout ;
wire \u_display|count~0_combout ;
wire \u_display|count~1_combout ;
wire \u_display|Equal2~0_combout ;
wire \u_display|Selector0~8_combout ;
wire \u_display|Equal3~0_combout ;
wire \U5|hsv_converter|always0~6_combout ;
wire \U5|hsv_converter|always0~7_combout ;
wire \U5|hsv_converter|always0~8_combout ;
wire \U5|hsv_converter|min_val[0]~0_combout ;
wire \U5|hsv_converter|always0~9_combout ;
wire \U5|hsv_converter|always0~10_combout ;
wire \U5|hsv_converter|always0~11_combout ;
wire \U5|hsv_converter|delta[0]~8_combout ;
wire \U5|hsv_converter|min_val[5]~1_combout ;
wire \U5|hsv_converter|delta[0]~9 ;
wire \U5|hsv_converter|delta[1]~10_combout ;
wire \U5|hsv_converter|min_val[6]~2_combout ;
wire \U5|hsv_converter|delta[1]~11 ;
wire \U5|hsv_converter|delta[2]~12_combout ;
wire \U5|hsv_converter|min_val[7]~3_combout ;
wire \U5|hsv_converter|delta[2]~13 ;
wire \U5|hsv_converter|delta[3]~15 ;
wire \U5|hsv_converter|delta[4]~17 ;
wire \U5|hsv_converter|delta[5]~19 ;
wire \U5|hsv_converter|delta[6]~21 ;
wire \U5|hsv_converter|delta[7]~22_combout ;
wire \U5|hsv_converter|delta[4]~16_combout ;
wire \U5|hsv_converter|delta[6]~20_combout ;
wire \U5|hsv_converter|delta[5]~18_combout ;
wire \U5|hsv_converter|Equal0~0_combout ;
wire \U5|hsv_converter|delta[3]~14_combout ;
wire \U5|hsv_converter|delta[3]~feeder_combout ;
wire \U5|hsv_converter|Equal0~1_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout ;
wire \U5|hsv_converter|Equal0~3_combout ;
wire \U5|hsv_converter|Equal0~2_combout ;
wire \U5|hsv_converter|g8_d[7]~feeder_combout ;
wire \U5|hsv_converter|r8_d[7]~feeder_combout ;
wire \U5|hsv_converter|r8_d[5]~feeder_combout ;
wire \U5|hsv_converter|r8_d[4]~feeder_combout ;
wire \U5|hsv_converter|Add9~1 ;
wire \U5|hsv_converter|Add9~3 ;
wire \U5|hsv_converter|Add9~5 ;
wire \U5|hsv_converter|Add9~7 ;
wire \U5|hsv_converter|Add9~9 ;
wire \U5|hsv_converter|Add9~11 ;
wire \U5|hsv_converter|Add9~13 ;
wire \U5|hsv_converter|Add9~15 ;
wire \U5|hsv_converter|Add9~16_combout ;
wire \U5|hsv_converter|Add9~14_combout ;
wire \U5|hsv_converter|Add9~12_combout ;
wire \U5|hsv_converter|Add9~10_combout ;
wire \U5|hsv_converter|Add9~8_combout ;
wire \U5|hsv_converter|Add9~6_combout ;
wire \U5|hsv_converter|Add9~4_combout ;
wire \U5|hsv_converter|Add9~2_combout ;
wire \U5|hsv_converter|Add9~0_combout ;
wire \U5|hsv_converter|Add10~1_cout ;
wire \U5|hsv_converter|Add10~3 ;
wire \U5|hsv_converter|Add10~5 ;
wire \U5|hsv_converter|Add10~7 ;
wire \U5|hsv_converter|Add10~9 ;
wire \U5|hsv_converter|Add10~11 ;
wire \U5|hsv_converter|Add10~13 ;
wire \U5|hsv_converter|Add10~15 ;
wire \U5|hsv_converter|Add10~17 ;
wire \U5|hsv_converter|Add10~18_combout ;
wire \U5|hsv_converter|Add10~16_combout ;
wire \U5|hsv_converter|Add10~14_combout ;
wire \U5|hsv_converter|Add10~12_combout ;
wire \U5|hsv_converter|Add10~10_combout ;
wire \U5|hsv_converter|Add10~8_combout ;
wire \U5|hsv_converter|Add11~1 ;
wire \U5|hsv_converter|Add11~3 ;
wire \U5|hsv_converter|Add11~5 ;
wire \U5|hsv_converter|Add11~7 ;
wire \U5|hsv_converter|Add11~9 ;
wire \U5|hsv_converter|Add11~11 ;
wire \U5|hsv_converter|Add11~13 ;
wire \U5|hsv_converter|Add11~15 ;
wire \U5|hsv_converter|Add11~16_combout ;
wire \U5|hsv_converter|Add11~17 ;
wire \U5|hsv_converter|Add11~18_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~16_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~107_combout ;
wire \U5|hsv_converter|Add11~14_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~115_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~116_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[19]~18_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[20]~17_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[18]~19_combout ;
wire \U5|hsv_converter|Add11~12_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[29]~21_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[28]~22_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[27]~23_combout ;
wire \U5|hsv_converter|Add11~10_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~20_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[39]~25_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[38]~26_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[37]~27_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[36]~28_combout ;
wire \U5|hsv_converter|Add11~8_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[40]~24_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[49]~30_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~29_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[48]~31_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[46]~33_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[45]~34_combout ;
wire \U5|hsv_converter|Add11~6_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[59]~36_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~37_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[57]~38_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~39_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[55]~40_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[54]~41_combout ;
wire \U5|hsv_converter|Add11~4_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~35_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~15 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[70]~43_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[70]~42_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[69]~44_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[68]~45_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~46_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[66]~47_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~48_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[64]~49_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[63]~50_combout ;
wire \U5|hsv_converter|Add11~2_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~17_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[79]~108_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[79]~51_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[78]~52_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[77]~53_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~54_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[75]~55_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~56_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[73]~57_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[72]~58_combout ;
wire \U5|hsv_converter|Add11~0_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~17_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[88]~109_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[88]~59_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[87]~60_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[86]~61_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~62_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[84]~63_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~64_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[82]~65_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[81]~66_combout ;
wire \U5|hsv_converter|Add10~6_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~17_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[97]~67_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[97]~110_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[96]~68_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[95]~69_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~70_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[93]~71_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~72_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[91]~73_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[90]~74_combout ;
wire \U5|hsv_converter|Add10~4_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~17_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ;
wire \U5|hsv_converter|Add12~1 ;
wire \U5|hsv_converter|Add12~3 ;
wire \U5|hsv_converter|Add12~4_combout ;
wire \U5|hsv_converter|max_channel.00~q ;
wire \U5|hsv_converter|max_channel_d.00~q ;
wire \U5|hsv_converter|max_channel~5_combout ;
wire \U5|hsv_converter|max_channel.10~q ;
wire \U5|hsv_converter|max_channel_d.10~feeder_combout ;
wire \U5|hsv_converter|max_channel_d.10~q ;
wire \U5|hsv_converter|b8_d[5]~feeder_combout ;
wire \U5|hsv_converter|b8_d[4]~feeder_combout ;
wire \U5|hsv_converter|Add1~1 ;
wire \U5|hsv_converter|Add1~3 ;
wire \U5|hsv_converter|Add1~5 ;
wire \U5|hsv_converter|Add1~7 ;
wire \U5|hsv_converter|Add1~9 ;
wire \U5|hsv_converter|Add1~11 ;
wire \U5|hsv_converter|Add1~13 ;
wire \U5|hsv_converter|Add1~15 ;
wire \U5|hsv_converter|Add1~16_combout ;
wire \U5|hsv_converter|Add1~14_combout ;
wire \U5|hsv_converter|Add1~12_combout ;
wire \U5|hsv_converter|Add1~10_combout ;
wire \U5|hsv_converter|Add1~8_combout ;
wire \U5|hsv_converter|Add1~6_combout ;
wire \U5|hsv_converter|Add1~4_combout ;
wire \U5|hsv_converter|Add1~2_combout ;
wire \U5|hsv_converter|Add1~0_combout ;
wire \U5|hsv_converter|Add2~1_cout ;
wire \U5|hsv_converter|Add2~3 ;
wire \U5|hsv_converter|Add2~5 ;
wire \U5|hsv_converter|Add2~7 ;
wire \U5|hsv_converter|Add2~9 ;
wire \U5|hsv_converter|Add2~11 ;
wire \U5|hsv_converter|Add2~13 ;
wire \U5|hsv_converter|Add2~15 ;
wire \U5|hsv_converter|Add2~17 ;
wire \U5|hsv_converter|Add2~18_combout ;
wire \U5|hsv_converter|Add2~16_combout ;
wire \U5|hsv_converter|Add2~14_combout ;
wire \U5|hsv_converter|Add2~12_combout ;
wire \U5|hsv_converter|Add2~10_combout ;
wire \U5|hsv_converter|Add2~8_combout ;
wire \U5|hsv_converter|Add3~1 ;
wire \U5|hsv_converter|Add3~3 ;
wire \U5|hsv_converter|Add3~5 ;
wire \U5|hsv_converter|Add3~7 ;
wire \U5|hsv_converter|Add3~9 ;
wire \U5|hsv_converter|Add3~11 ;
wire \U5|hsv_converter|Add3~13 ;
wire \U5|hsv_converter|Add3~15 ;
wire \U5|hsv_converter|Add3~17 ;
wire \U5|hsv_converter|Add3~18_combout ;
wire \U5|hsv_converter|h_out[3]~12_combout ;
wire \U5|hsv_converter|Add5~1 ;
wire \U5|hsv_converter|Add5~3 ;
wire \U5|hsv_converter|Add5~5 ;
wire \U5|hsv_converter|Add5~7 ;
wire \U5|hsv_converter|Add5~9 ;
wire \U5|hsv_converter|Add5~11 ;
wire \U5|hsv_converter|Add5~13 ;
wire \U5|hsv_converter|Add5~15 ;
wire \U5|hsv_converter|Add5~16_combout ;
wire \U5|hsv_converter|Add5~14_combout ;
wire \U5|hsv_converter|Add5~12_combout ;
wire \U5|hsv_converter|Add5~10_combout ;
wire \U5|hsv_converter|Add5~8_combout ;
wire \U5|hsv_converter|Add5~6_combout ;
wire \U5|hsv_converter|Add5~4_combout ;
wire \U5|hsv_converter|Add5~2_combout ;
wire \U5|hsv_converter|Add5~0_combout ;
wire \U5|hsv_converter|Add6~1_cout ;
wire \U5|hsv_converter|Add6~3 ;
wire \U5|hsv_converter|Add6~5 ;
wire \U5|hsv_converter|Add6~7 ;
wire \U5|hsv_converter|Add6~9 ;
wire \U5|hsv_converter|Add6~11 ;
wire \U5|hsv_converter|Add6~13 ;
wire \U5|hsv_converter|Add6~15 ;
wire \U5|hsv_converter|Add6~17 ;
wire \U5|hsv_converter|Add6~18_combout ;
wire \U5|hsv_converter|Add6~16_combout ;
wire \U5|hsv_converter|Add6~14_combout ;
wire \U5|hsv_converter|Add6~12_combout ;
wire \U5|hsv_converter|Add6~10_combout ;
wire \U5|hsv_converter|Add6~8_combout ;
wire \U5|hsv_converter|Add7~1 ;
wire \U5|hsv_converter|Add7~3 ;
wire \U5|hsv_converter|Add7~5 ;
wire \U5|hsv_converter|Add7~7 ;
wire \U5|hsv_converter|Add7~9 ;
wire \U5|hsv_converter|Add7~11 ;
wire \U5|hsv_converter|Add7~13 ;
wire \U5|hsv_converter|Add7~15 ;
wire \U5|hsv_converter|Add7~16_combout ;
wire \U5|hsv_converter|Add7~17 ;
wire \U5|hsv_converter|Add7~18_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~16_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~107_combout ;
wire \U5|hsv_converter|Add7~14_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~115_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~116_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[19]~18_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[18]~19_combout ;
wire \U5|hsv_converter|Add7~12_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[20]~17_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~21_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[28]~22_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~23_combout ;
wire \U5|hsv_converter|Add7~10_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~20_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[39]~25_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[38]~26_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[37]~27_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[36]~28_combout ;
wire \U5|hsv_converter|Add7~8_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[40]~24_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[49]~30_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[48]~31_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[46]~33_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~34_combout ;
wire \U5|hsv_converter|Add7~6_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~29_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[59]~36_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~37_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[57]~38_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~39_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[55]~40_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[54]~41_combout ;
wire \U5|hsv_converter|Add7~4_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~35_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~15 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[70]~43_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[70]~42_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[69]~44_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[68]~45_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~46_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[66]~47_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~48_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[64]~49_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[63]~50_combout ;
wire \U5|hsv_converter|Add7~2_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~17_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[79]~108_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[79]~51_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[78]~52_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[77]~53_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~54_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[75]~55_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~56_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[73]~57_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[72]~58_combout ;
wire \U5|hsv_converter|Add7~0_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~17_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[88]~109_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[88]~59_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[87]~60_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[86]~61_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~62_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[84]~63_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~64_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[82]~65_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[81]~66_combout ;
wire \U5|hsv_converter|Add6~6_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~17_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[97]~110_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[97]~67_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[96]~68_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[95]~69_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~70_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[93]~71_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~72_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[91]~73_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[90]~74_combout ;
wire \U5|hsv_converter|Add6~4_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~17_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[106]~75_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[106]~111_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[105]~76_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[104]~77_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~78_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[102]~79_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~80_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[100]~81_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[99]~82_combout ;
wire \U5|hsv_converter|Add6~2_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~17_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ;
wire \U5|hsv_converter|Add8~1 ;
wire \U5|hsv_converter|Add8~3 ;
wire \U5|hsv_converter|Add8~5 ;
wire \U5|hsv_converter|Add8~6_combout ;
wire \U5|hsv_converter|Add3~16_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~14_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~15_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~16_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~17_combout ;
wire \U5|hsv_converter|Add3~14_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[20]~18_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[19]~19_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[18]~20_combout ;
wire \U5|hsv_converter|Add3~12_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~21_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[29]~22_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[28]~23_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[27]~24_combout ;
wire \U5|hsv_converter|Add3~10_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[40]~25_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[39]~26_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[38]~27_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[37]~28_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[36]~29_combout ;
wire \U5|hsv_converter|Add3~8_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~30_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[49]~31_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[48]~32_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[47]~33_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[46]~34_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[45]~35_combout ;
wire \U5|hsv_converter|Add3~6_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[59]~37_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~36_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~38_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[57]~39_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~40_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[55]~41_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[54]~42_combout ;
wire \U5|hsv_converter|Add3~4_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[70]~44_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[70]~43_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[69]~45_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[68]~46_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~47_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[66]~48_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~49_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[64]~50_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[63]~51_combout ;
wire \U5|hsv_converter|Add3~2_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[79]~108_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[79]~52_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[78]~53_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[77]~54_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~55_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[75]~56_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~57_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[73]~58_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[72]~59_combout ;
wire \U5|hsv_converter|Add3~0_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ;
wire \U5|hsv_converter|h_out~17_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[88]~60_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[88]~109_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[87]~61_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[86]~62_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~63_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[84]~64_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~65_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[82]~66_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[81]~67_combout ;
wire \U5|hsv_converter|Add2~6_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[97]~110_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[97]~68_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[96]~69_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[95]~70_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~71_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[93]~72_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~73_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[91]~74_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[90]~75_combout ;
wire \U5|hsv_converter|Add2~4_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[106]~76_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[106]~111_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[105]~77_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[104]~78_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~79_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[102]~80_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~81_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[100]~82_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[99]~83_combout ;
wire \U5|hsv_converter|Add2~2_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ;
wire \U5|hsv_converter|Add4~1 ;
wire \U5|hsv_converter|Add4~3 ;
wire \U5|hsv_converter|Add4~5 ;
wire \U5|hsv_converter|Add4~6_combout ;
wire \U5|hsv_converter|h_out~18_combout ;
wire \U5|hsv_converter|h_out~33_combout ;
wire \U5|hsv_converter|Add8~4_combout ;
wire \U5|hsv_converter|Add4~4_combout ;
wire \U5|hsv_converter|h_out~19_combout ;
wire \U5|hsv_converter|Add12~2_combout ;
wire \U5|hsv_converter|h_out~20_combout ;
wire \U5|hsv_converter|h_out~34_combout ;
wire \U5|hsv_converter|Equal0~4_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~78_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[102]~79_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~80_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[100]~81_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[99]~82_combout ;
wire \U5|hsv_converter|Add10~2_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[106]~111_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[106]~75_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[105]~76_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[104]~77_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~17_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~85_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[112]~86_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~87_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[110]~88_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~89_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[108]~90_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[115]~112_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[115]~83_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[114]~84_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[123]~92_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[122]~93_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[121]~94_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[120]~95_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[119]~96_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[118]~97_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[117]~98_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~3 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~5 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~7 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~9 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~11 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~13 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~14_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[124]~113_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[124]~91_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~15 ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~17_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[133]~99_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[133]~114_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~12_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[132]~100_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~10_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[131]~101_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~8_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[130]~102_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~6_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[129]~103_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~4_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[128]~104_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~2_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[127]~105_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[126]~106_combout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~3_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~5_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~7_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~9_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~11_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~13_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~15_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~17_cout ;
wire \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~18_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[115]~84_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[115]~112_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[114]~85_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~86_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[112]~87_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~88_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[110]~89_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~90_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[108]~91_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[124]~113_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[124]~92_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[123]~93_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[122]~94_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[121]~95_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[120]~96_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[119]~97_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[118]~98_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[117]~99_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~3 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~5 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~7 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~9 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~11 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~13 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~15 ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~17_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[133]~114_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~14_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[133]~100_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~12_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[132]~101_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~10_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[131]~102_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~8_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[130]~103_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~6_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[129]~104_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~4_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[128]~105_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~2_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[127]~106_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[126]~107_combout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~3_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~5_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~7_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~9_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~11_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~13_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~15_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~17_cout ;
wire \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~18_combout ;
wire \U5|hsv_converter|max_channel~6_combout ;
wire \U5|hsv_converter|max_channel.01~q ;
wire \U5|hsv_converter|max_channel_d.01~q ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~85_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[112]~86_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~87_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[110]~88_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~89_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[108]~90_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[115]~112_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[115]~83_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[114]~84_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[124]~113_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[124]~91_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[123]~92_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[122]~93_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[121]~94_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[120]~95_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[119]~96_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[118]~97_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[117]~98_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~3 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~5 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~7 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~9 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~11 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~13 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~15 ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~17_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[133]~114_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~14_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[133]~99_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~12_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[132]~100_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~10_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[131]~101_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~8_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[130]~102_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~6_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[129]~103_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~4_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[128]~104_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~2_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[127]~105_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[126]~106_combout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~3_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~5_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~7_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~9_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~11_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~13_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~15_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~17_cout ;
wire \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~18_combout ;
wire \U5|hsv_converter|h_out~29_combout ;
wire \U5|hsv_converter|h_out~30_combout ;
wire \u_display|temp_value~10_combout ;
wire \U5|hsv_converter|h_out~27_combout ;
wire \U5|hsv_converter|h_out~28_combout ;
wire \u_display|temp_value~9_combout ;
wire \u_display|Equal0~1_combout ;
wire \U5|hsv_converter|h_out~25_combout ;
wire \U5|hsv_converter|h_out~26_combout ;
wire \u_display|temp_value~8_combout ;
wire \U5|hsv_converter|Add4~0_combout ;
wire \U5|hsv_converter|h_out~23_combout ;
wire \U5|hsv_converter|Add8~0_combout ;
wire \U5|hsv_converter|h_out~24_combout ;
wire \U5|hsv_converter|h_out~36_combout ;
wire \u_display|temp_value~7_combout ;
wire \U5|hsv_converter|Add12~0_combout ;
wire \U5|hsv_converter|Add4~2_combout ;
wire \U5|hsv_converter|Add8~2_combout ;
wire \U5|hsv_converter|h_out~21_combout ;
wire \U5|hsv_converter|h_out~22_combout ;
wire \U5|hsv_converter|h_out~35_combout ;
wire \u_display|temp_value~6_combout ;
wire \u_display|temp_value~5_combout ;
wire \u_display|temp_value~4_combout ;
wire \U5|hsv_converter|Add12~5 ;
wire \U5|hsv_converter|Add12~6_combout ;
wire \U5|hsv_converter|Add4~7 ;
wire \U5|hsv_converter|Add4~8_combout ;
wire \U5|hsv_converter|h_out~15_combout ;
wire \U5|hsv_converter|Add8~7 ;
wire \U5|hsv_converter|Add8~8_combout ;
wire \U5|hsv_converter|h_out~16_combout ;
wire \U5|hsv_converter|h_out~32_combout ;
wire \u_display|temp_value~3_combout ;
wire \U5|hsv_converter|Add12~7 ;
wire \U5|hsv_converter|Add12~8_combout ;
wire \U5|hsv_converter|Add8~9 ;
wire \U5|hsv_converter|Add8~10_combout ;
wire \U5|hsv_converter|h_out~13_combout ;
wire \U5|hsv_converter|Add4~9 ;
wire \U5|hsv_converter|Add4~10_combout ;
wire \U5|hsv_converter|h_out~14_combout ;
wire \U5|hsv_converter|h_out~31_combout ;
wire \u_display|temp_value~2_combout ;
wire \u_display|temp_value~1_combout ;
wire \u_display|temp_value~0_combout ;
wire \u_display|bcd0[0]~4_combout ;
wire \u_display|bcd0[0]~11_combout ;
wire \u_display|bcd0[0]~5_combout ;
wire \u_display|bcd0[1]~6_combout ;
wire \u_display|bcd0[1]~7_combout ;
wire \u_display|bcd0[2]~8_combout ;
wire \u_display|bcd0[2]~9_combout ;
wire \u_display|LessThan0~0_combout ;
wire \u_display|bcd0[3]~10_combout ;
wire \u_display|bcd0[3]~12_combout ;
wire \u_display|Equal0~0_combout ;
wire \u_display|u_digit0|WideOr6~0_combout ;
wire \u_display|u_digit0|WideOr5~0_combout ;
wire \u_display|u_digit0|WideOr4~0_combout ;
wire \u_display|u_digit0|WideOr3~0_combout ;
wire \u_display|u_digit0|WideOr2~0_combout ;
wire \u_display|u_digit0|WideOr1~0_combout ;
wire \u_display|u_digit0|WideOr0~0_combout ;
wire \u_display|bcd1[0]~4_combout ;
wire \u_display|bcd1[2]~11_combout ;
wire \u_display|bcd1[0]~5_combout ;
wire \u_display|bcd1[1]~6_combout ;
wire \u_display|bcd1[1]~7_combout ;
wire \u_display|bcd1[2]~8_combout ;
wire \u_display|bcd1[2]~9_combout ;
wire \u_display|LessThan1~0_combout ;
wire \u_display|bcd1[3]~10_combout ;
wire \u_display|bcd1[3]~12_combout ;
wire \u_display|u_digit1|WideOr6~0_combout ;
wire \u_display|u_digit1|WideOr5~0_combout ;
wire \u_display|u_digit1|WideOr4~0_combout ;
wire \u_display|u_digit1|WideOr3~0_combout ;
wire \u_display|u_digit1|WideOr2~0_combout ;
wire \u_display|u_digit1|WideOr1~0_combout ;
wire \u_display|u_digit1|WideOr0~0_combout ;
wire \u_display|bcd2[0]~4_combout ;
wire \u_display|bcd2[1]~6_combout ;
wire \u_display|bcd2[1]~7_combout ;
wire \u_display|bcd2[2]~8_combout ;
wire \u_display|bcd2[2]~9_combout ;
wire \u_display|LessThan2~0_combout ;
wire \u_display|bcd2[3]~10_combout ;
wire \u_display|bcd2[3]~12_combout ;
wire \u_display|bcd2[2]~11_combout ;
wire \u_display|bcd2[0]~5_combout ;
wire \u_display|u_digit2|WideOr6~0_combout ;
wire \u_display|u_digit2|WideOr5~0_combout ;
wire \u_display|u_digit2|WideOr4~0_combout ;
wire \u_display|u_digit2|WideOr3~0_combout ;
wire \u_display|u_digit2|WideOr2~0_combout ;
wire \u_display|u_digit2|WideOr1~0_combout ;
wire \u_display|u_digit2|WideOr0~0_combout ;
wire \u_display|bcd3[0]~4_combout ;
wire \u_display|bcd3[0]~5_combout ;
wire \u_display|bcd3[1]~6_combout ;
wire \u_display|bcd3[1]~7_combout ;
wire \u_display|bcd3[2]~8_combout ;
wire \u_display|bcd3[2]~9_combout ;
wire \u_display|LessThan3~0_combout ;
wire \u_display|bcd3[0]~11_combout ;
wire \u_display|bcd3[3]~10_combout ;
wire \u_display|bcd3[3]~12_combout ;
wire \u_display|digit3[3]~feeder_combout ;
wire \u_display|digit3[2]~feeder_combout ;
wire \u_display|digit3[1]~feeder_combout ;
wire \u_display|digit3[0]~feeder_combout ;
wire \u_display|u_digit3|WideOr6~0_combout ;
wire \u_display|u_digit3|WideOr5~0_combout ;
wire \u_display|u_digit3|WideOr4~0_combout ;
wire \u_display|u_digit3|WideOr3~0_combout ;
wire \u_display|u_digit3|WideOr2~0_combout ;
wire \u_display|u_digit3|WideOr1~0_combout ;
wire \u_display|u_digit3|WideOr0~0_combout ;
wire [3:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w ;
wire [7:0] \U5|hsv_converter|max_val ;
wire [3:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w ;
wire [16:0] \DUT1|address ;
wire [9:0] \U5|x_count ;
wire [3:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w ;
wire [4:0] \U0|altpll_component|auto_generated|wire_pll1_clk ;
wire [7:0] \u_drive_flags|u_hsv|v_out ;
wire [3:0] \u_display|bcd0 ;
wire [8:0] \U5|y_count ;
wire [3:0] \u_display|digit2 ;
wire [16:0] \U3|rdaddress ;
wire [7:0] \U5|hsv_converter|g8_d ;
wire [22:0] \U1|delay_counter ;
wire [7:0] \U1|Inst_ov7670_registers|address ;
wire [3:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w ;
wire [7:0] \U5|hsv_converter|v_out ;
wire [7:0] \u_drive_flags|u_hsv|max_val ;
wire [7:0] \U5|hsv_converter|delta ;
wire [3:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w ;
wire [7:0] \U5|hsv_converter|min_val ;
wire [11:0] \U4|line_count ;
wire [31:0] \U1|Inst_i2c_sender|data_sr ;
wire [3:0] \DUT1|blue ;
wire [31:0] \U4|state ;
wire [2:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b ;
wire [7:0] \U1|Inst_i2c_sender|divider ;
wire [20:0] \U4|pixel_count ;
wire [8:0] \u_drive_flags|y_d1 ;
wire [3:0] \u_display|digit0 ;
wire [8:0] \u_drive_flags|y_d2 ;
wire [3:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w ;
wire [3:0] \u_display|digit1 ;
wire [3:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w ;
wire [3:0] \u_display|digit3 ;
wire [31:0] \U1|Inst_i2c_sender|busy_sr ;
wire [3:0] \DUT1|red ;
wire [2:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b ;
wire [3:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w ;
wire [3:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w ;
wire [3:0] \U5|center_blue ;
wire [3:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w ;
wire [3:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w ;
wire [3:0] \U5|center_green ;
wire [3:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w ;
wire [8:0] \U5|hsv_converter|h_out ;
wire [3:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w ;
wire [7:0] \U5|hsv_converter|r8_d ;
wire [3:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w ;
wire [3:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w ;
wire [3:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w ;
wire [3:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w ;
wire [3:0] \DUT1|green ;
wire [31:0] \u_display|current_state ;
wire [9:0] \u_drive_flags|x_d2 ;
wire [3:0] \u_display|bcd1 ;
wire [3:0] \u_display|bcd2 ;
wire [3:0] \u_display|bcd3 ;
wire [11:0] \U5|center_pixel ;
wire [3:0] \u_display|count ;
wire [9:0] \u_drive_flags|x_d1 ;
wire [10:0] \u_display|temp_value ;
wire [7:0] \U5|hsv_converter|b8_d ;

wire [4:0] \U0|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;

assign \U0|altpll_component|auto_generated|wire_pll1_clk [0] = \U0|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \U0|altpll_component|auto_generated|wire_pll1_clk [1] = \U0|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \U0|altpll_component|auto_generated|wire_pll1_clk [2] = \U0|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \U0|altpll_component|auto_generated|wire_pll1_clk [3] = \U0|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \U0|altpll_component|auto_generated|wire_pll1_clk [4] = \U0|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \OV7670_XCLK~output (
	.i(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OV7670_XCLK),
	.obar());
// synopsys translate_off
defparam \OV7670_XCLK~output .bus_hold = "false";
defparam \OV7670_XCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \OV7670_SIOC~output (
	.i(\U1|Inst_i2c_sender|sioc~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OV7670_SIOC),
	.obar());
// synopsys translate_off
defparam \OV7670_SIOC~output .bus_hold = "false";
defparam \OV7670_SIOC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \OV7670_PWDN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OV7670_PWDN),
	.obar());
// synopsys translate_off
defparam \OV7670_PWDN~output .bus_hold = "false";
defparam \OV7670_PWDN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \OV7670_RESET~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OV7670_RESET),
	.obar());
// synopsys translate_off
defparam \OV7670_RESET~output .bus_hold = "false";
defparam \OV7670_RESET~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\U4|Equal7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\U4|vsync~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\U4|r[0]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\U4|r[1]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\U4|r[2]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\U4|r[3]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\U4|r[0]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\U4|r[1]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\U4|r[2]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\U4|r[3]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\U4|g[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\U4|g[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\U4|g[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\U4|g[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\U4|g[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\U4|g[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\U4|g[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\U4|g[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\U4|b[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\U4|b[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\U4|b[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\U4|b[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\U4|b[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\U4|b[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\U4|b[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\U4|b[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\U4|VGA_BLANK_N~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(!\U5|detector|LessThan9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(\u_drive_flags|centered~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[16]),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[17]),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\u_display|u_digit0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\u_display|u_digit0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\u_display|u_digit0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\u_display|u_digit0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\u_display|u_digit0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\u_display|u_digit0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\u_display|u_digit0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\u_display|u_digit1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\u_display|u_digit1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\u_display|u_digit1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\u_display|u_digit1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\u_display|u_digit1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\u_display|u_digit1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\u_display|u_digit1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\u_display|u_digit2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\u_display|u_digit2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\u_display|u_digit2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\u_display|u_digit2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\u_display|u_digit2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\u_display|u_digit2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(!\u_display|u_digit2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\u_display|u_digit3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\u_display|u_digit3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\u_display|u_digit3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\u_display|u_digit3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\u_display|u_digit3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\u_display|u_digit3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(!\u_display|u_digit3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \OV7670_SIOD~output (
	.i(\U1|Inst_i2c_sender|data_sr [31]),
	.oe(\U1|Inst_i2c_sender|always0~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OV7670_SIOD),
	.obar());
// synopsys translate_off
defparam \OV7670_SIOD~output .bus_hold = "false";
defparam \OV7670_SIOD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \U0|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\U0|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\U0|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\U0|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \U0|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \U0|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \U0|altpll_component|auto_generated|pll1 .c0_high = 12;
defparam \U0|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \U0|altpll_component|auto_generated|pll1 .c0_low = 12;
defparam \U0|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \U0|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \U0|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \U0|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \U0|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \U0|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \U0|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \U0|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \U0|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \U0|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \U0|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \U0|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \U0|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \U0|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \U0|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \U0|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \U0|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \U0|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \U0|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \U0|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \U0|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \U0|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \U0|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \U0|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \U0|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \U0|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \U0|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \U0|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \U0|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \U0|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \U0|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \U0|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \U0|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \U0|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \U0|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \U0|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \U0|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \U0|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \U0|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \U0|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \U0|altpll_component|auto_generated|pll1 .m = 12;
defparam \U0|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \U0|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \U0|altpll_component|auto_generated|pll1 .n = 1;
defparam \U0|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \U0|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \U0|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \U0|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \U0|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \U0|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \U0|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \U0|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \U0|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \U0|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \U0|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \U0|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \U0|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \U0|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\U0|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X91_Y4_N30
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr[0]~34 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr[0]~34_combout  = !\U1|Inst_i2c_sender|busy_sr [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[0]~34 .lut_mask = 16'h00FF;
defparam \U1|Inst_i2c_sender|busy_sr[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y8_N0
cycloneive_lcell_comb \U1|Inst_i2c_sender|Add0~0 (
// Equation(s):
// \U1|Inst_i2c_sender|Add0~0_combout  = \U1|Inst_i2c_sender|divider [0] $ (GND)
// \U1|Inst_i2c_sender|Add0~1  = CARRY(!\U1|Inst_i2c_sender|divider [0])

	.dataa(gnd),
	.datab(\U1|Inst_i2c_sender|divider [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|Add0~0_combout ),
	.cout(\U1|Inst_i2c_sender|Add0~1 ));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Add0~0 .lut_mask = 16'hCC33;
defparam \U1|Inst_i2c_sender|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y8_N2
cycloneive_lcell_comb \U1|Inst_i2c_sender|Add0~2 (
// Equation(s):
// \U1|Inst_i2c_sender|Add0~2_combout  = (\U1|Inst_i2c_sender|divider [1] & (!\U1|Inst_i2c_sender|Add0~1 )) # (!\U1|Inst_i2c_sender|divider [1] & ((\U1|Inst_i2c_sender|Add0~1 ) # (GND)))
// \U1|Inst_i2c_sender|Add0~3  = CARRY((!\U1|Inst_i2c_sender|Add0~1 ) # (!\U1|Inst_i2c_sender|divider [1]))

	.dataa(gnd),
	.datab(\U1|Inst_i2c_sender|divider [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Inst_i2c_sender|Add0~1 ),
	.combout(\U1|Inst_i2c_sender|Add0~2_combout ),
	.cout(\U1|Inst_i2c_sender|Add0~3 ));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Add0~2 .lut_mask = 16'h3C3F;
defparam \U1|Inst_i2c_sender|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y8_N4
cycloneive_lcell_comb \U1|Inst_i2c_sender|Add0~4 (
// Equation(s):
// \U1|Inst_i2c_sender|Add0~4_combout  = (\U1|Inst_i2c_sender|divider [2] & (\U1|Inst_i2c_sender|Add0~3  $ (GND))) # (!\U1|Inst_i2c_sender|divider [2] & (!\U1|Inst_i2c_sender|Add0~3  & VCC))
// \U1|Inst_i2c_sender|Add0~5  = CARRY((\U1|Inst_i2c_sender|divider [2] & !\U1|Inst_i2c_sender|Add0~3 ))

	.dataa(gnd),
	.datab(\U1|Inst_i2c_sender|divider [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Inst_i2c_sender|Add0~3 ),
	.combout(\U1|Inst_i2c_sender|Add0~4_combout ),
	.cout(\U1|Inst_i2c_sender|Add0~5 ));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Add0~4 .lut_mask = 16'hC30C;
defparam \U1|Inst_i2c_sender|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y8_N18
cycloneive_lcell_comb \U1|Inst_i2c_sender|divider[2]~10 (
// Equation(s):
// \U1|Inst_i2c_sender|divider[2]~10_combout  = (\U1|Inst_i2c_sender|divider[5]~12_combout  & ((\U1|Inst_i2c_sender|Add0~4_combout ) # ((\U1|Inst_i2c_sender|divider [2] & \U1|Inst_i2c_sender|divider[1]~4_combout )))) # 
// (!\U1|Inst_i2c_sender|divider[5]~12_combout  & (((\U1|Inst_i2c_sender|divider [2] & \U1|Inst_i2c_sender|divider[1]~4_combout ))))

	.dataa(\U1|Inst_i2c_sender|divider[5]~12_combout ),
	.datab(\U1|Inst_i2c_sender|Add0~4_combout ),
	.datac(\U1|Inst_i2c_sender|divider [2]),
	.datad(\U1|Inst_i2c_sender|divider[1]~4_combout ),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|divider[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[2]~10 .lut_mask = 16'hF888;
defparam \U1|Inst_i2c_sender|divider[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y8_N19
dffeas \U1|Inst_i2c_sender|divider[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|divider[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|divider [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[2] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|divider[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y8_N6
cycloneive_lcell_comb \U1|Inst_i2c_sender|Add0~6 (
// Equation(s):
// \U1|Inst_i2c_sender|Add0~6_combout  = (\U1|Inst_i2c_sender|divider [3] & (!\U1|Inst_i2c_sender|Add0~5 )) # (!\U1|Inst_i2c_sender|divider [3] & ((\U1|Inst_i2c_sender|Add0~5 ) # (GND)))
// \U1|Inst_i2c_sender|Add0~7  = CARRY((!\U1|Inst_i2c_sender|Add0~5 ) # (!\U1|Inst_i2c_sender|divider [3]))

	.dataa(gnd),
	.datab(\U1|Inst_i2c_sender|divider [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Inst_i2c_sender|Add0~5 ),
	.combout(\U1|Inst_i2c_sender|Add0~6_combout ),
	.cout(\U1|Inst_i2c_sender|Add0~7 ));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Add0~6 .lut_mask = 16'h3C3F;
defparam \U1|Inst_i2c_sender|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y8_N28
cycloneive_lcell_comb \U1|Inst_i2c_sender|divider[3]~9 (
// Equation(s):
// \U1|Inst_i2c_sender|divider[3]~9_combout  = (\U1|Inst_i2c_sender|divider[5]~12_combout  & ((\U1|Inst_i2c_sender|Add0~6_combout ) # ((\U1|Inst_i2c_sender|divider[1]~4_combout  & \U1|Inst_i2c_sender|divider [3])))) # 
// (!\U1|Inst_i2c_sender|divider[5]~12_combout  & (\U1|Inst_i2c_sender|divider[1]~4_combout  & (\U1|Inst_i2c_sender|divider [3])))

	.dataa(\U1|Inst_i2c_sender|divider[5]~12_combout ),
	.datab(\U1|Inst_i2c_sender|divider[1]~4_combout ),
	.datac(\U1|Inst_i2c_sender|divider [3]),
	.datad(\U1|Inst_i2c_sender|Add0~6_combout ),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|divider[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[3]~9 .lut_mask = 16'hEAC0;
defparam \U1|Inst_i2c_sender|divider[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y8_N29
dffeas \U1|Inst_i2c_sender|divider[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|divider[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|divider [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[3] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|divider[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y8_N8
cycloneive_lcell_comb \U1|Inst_i2c_sender|Add0~8 (
// Equation(s):
// \U1|Inst_i2c_sender|Add0~8_combout  = (\U1|Inst_i2c_sender|divider [4] & (\U1|Inst_i2c_sender|Add0~7  $ (GND))) # (!\U1|Inst_i2c_sender|divider [4] & (!\U1|Inst_i2c_sender|Add0~7  & VCC))
// \U1|Inst_i2c_sender|Add0~9  = CARRY((\U1|Inst_i2c_sender|divider [4] & !\U1|Inst_i2c_sender|Add0~7 ))

	.dataa(\U1|Inst_i2c_sender|divider [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Inst_i2c_sender|Add0~7 ),
	.combout(\U1|Inst_i2c_sender|Add0~8_combout ),
	.cout(\U1|Inst_i2c_sender|Add0~9 ));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Add0~8 .lut_mask = 16'hA50A;
defparam \U1|Inst_i2c_sender|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y8_N22
cycloneive_lcell_comb \U1|Inst_i2c_sender|divider[4]~8 (
// Equation(s):
// \U1|Inst_i2c_sender|divider[4]~8_combout  = (\U1|Inst_i2c_sender|divider[5]~12_combout  & ((\U1|Inst_i2c_sender|Add0~8_combout ) # ((\U1|Inst_i2c_sender|divider [4] & \U1|Inst_i2c_sender|divider[1]~4_combout )))) # 
// (!\U1|Inst_i2c_sender|divider[5]~12_combout  & (((\U1|Inst_i2c_sender|divider [4] & \U1|Inst_i2c_sender|divider[1]~4_combout ))))

	.dataa(\U1|Inst_i2c_sender|divider[5]~12_combout ),
	.datab(\U1|Inst_i2c_sender|Add0~8_combout ),
	.datac(\U1|Inst_i2c_sender|divider [4]),
	.datad(\U1|Inst_i2c_sender|divider[1]~4_combout ),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|divider[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[4]~8 .lut_mask = 16'hF888;
defparam \U1|Inst_i2c_sender|divider[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y8_N23
dffeas \U1|Inst_i2c_sender|divider[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|divider[4]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|divider [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[4] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|divider[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y8_N10
cycloneive_lcell_comb \U1|Inst_i2c_sender|Add0~10 (
// Equation(s):
// \U1|Inst_i2c_sender|Add0~10_combout  = (\U1|Inst_i2c_sender|divider [5] & (!\U1|Inst_i2c_sender|Add0~9 )) # (!\U1|Inst_i2c_sender|divider [5] & ((\U1|Inst_i2c_sender|Add0~9 ) # (GND)))
// \U1|Inst_i2c_sender|Add0~11  = CARRY((!\U1|Inst_i2c_sender|Add0~9 ) # (!\U1|Inst_i2c_sender|divider [5]))

	.dataa(gnd),
	.datab(\U1|Inst_i2c_sender|divider [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Inst_i2c_sender|Add0~9 ),
	.combout(\U1|Inst_i2c_sender|Add0~10_combout ),
	.cout(\U1|Inst_i2c_sender|Add0~11 ));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Add0~10 .lut_mask = 16'h3C3F;
defparam \U1|Inst_i2c_sender|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y8_N16
cycloneive_lcell_comb \U1|Inst_i2c_sender|divider[5]~7 (
// Equation(s):
// \U1|Inst_i2c_sender|divider[5]~7_combout  = (\U1|Inst_i2c_sender|divider[5]~12_combout  & ((\U1|Inst_i2c_sender|Add0~10_combout ) # ((\U1|Inst_i2c_sender|divider[1]~4_combout  & \U1|Inst_i2c_sender|divider [5])))) # 
// (!\U1|Inst_i2c_sender|divider[5]~12_combout  & (\U1|Inst_i2c_sender|divider[1]~4_combout  & (\U1|Inst_i2c_sender|divider [5])))

	.dataa(\U1|Inst_i2c_sender|divider[5]~12_combout ),
	.datab(\U1|Inst_i2c_sender|divider[1]~4_combout ),
	.datac(\U1|Inst_i2c_sender|divider [5]),
	.datad(\U1|Inst_i2c_sender|Add0~10_combout ),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|divider[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[5]~7 .lut_mask = 16'hEAC0;
defparam \U1|Inst_i2c_sender|divider[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y8_N17
dffeas \U1|Inst_i2c_sender|divider[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|divider[5]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|divider [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[5] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|divider[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y8_N12
cycloneive_lcell_comb \U1|Inst_i2c_sender|Add0~12 (
// Equation(s):
// \U1|Inst_i2c_sender|Add0~12_combout  = (\U1|Inst_i2c_sender|divider [6] & (\U1|Inst_i2c_sender|Add0~11  $ (GND))) # (!\U1|Inst_i2c_sender|divider [6] & (!\U1|Inst_i2c_sender|Add0~11  & VCC))
// \U1|Inst_i2c_sender|Add0~13  = CARRY((\U1|Inst_i2c_sender|divider [6] & !\U1|Inst_i2c_sender|Add0~11 ))

	.dataa(gnd),
	.datab(\U1|Inst_i2c_sender|divider [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Inst_i2c_sender|Add0~11 ),
	.combout(\U1|Inst_i2c_sender|Add0~12_combout ),
	.cout(\U1|Inst_i2c_sender|Add0~13 ));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Add0~12 .lut_mask = 16'hC30C;
defparam \U1|Inst_i2c_sender|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y8_N20
cycloneive_lcell_comb \U1|Inst_i2c_sender|divider[6]~5 (
// Equation(s):
// \U1|Inst_i2c_sender|divider[6]~5_combout  = (\U1|Inst_i2c_sender|divider[5]~12_combout  & ((\U1|Inst_i2c_sender|Add0~12_combout ) # ((\U1|Inst_i2c_sender|divider[1]~4_combout  & \U1|Inst_i2c_sender|divider [6])))) # 
// (!\U1|Inst_i2c_sender|divider[5]~12_combout  & (\U1|Inst_i2c_sender|divider[1]~4_combout  & (\U1|Inst_i2c_sender|divider [6])))

	.dataa(\U1|Inst_i2c_sender|divider[5]~12_combout ),
	.datab(\U1|Inst_i2c_sender|divider[1]~4_combout ),
	.datac(\U1|Inst_i2c_sender|divider [6]),
	.datad(\U1|Inst_i2c_sender|Add0~12_combout ),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|divider[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[6]~5 .lut_mask = 16'hEAC0;
defparam \U1|Inst_i2c_sender|divider[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y8_N21
dffeas \U1|Inst_i2c_sender|divider[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|divider[6]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|divider [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[6] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|divider[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N18
cycloneive_lcell_comb \U1|Inst_i2c_sender|Equal3~0 (
// Equation(s):
// \U1|Inst_i2c_sender|Equal3~0_combout  = (!\U1|Inst_i2c_sender|divider [7] & (!\U1|Inst_i2c_sender|divider [1] & (!\U1|Inst_i2c_sender|divider [6] & !\U1|Inst_i2c_sender|divider [2])))

	.dataa(\U1|Inst_i2c_sender|divider [7]),
	.datab(\U1|Inst_i2c_sender|divider [1]),
	.datac(\U1|Inst_i2c_sender|divider [6]),
	.datad(\U1|Inst_i2c_sender|divider [2]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Equal3~0 .lut_mask = 16'h0001;
defparam \U1|Inst_i2c_sender|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N0
cycloneive_lcell_comb \U1|delay_counter[0]~64 (
// Equation(s):
// \U1|delay_counter[0]~64_combout  = \U1|delay_counter [0] $ (\U1|delay_counter[22]~25_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|delay_counter [0]),
	.datad(\U1|delay_counter[22]~25_combout ),
	.cin(gnd),
	.combout(\U1|delay_counter[0]~64_combout ),
	.cout());
// synopsys translate_off
defparam \U1|delay_counter[0]~64 .lut_mask = 16'h0FF0;
defparam \U1|delay_counter[0]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y9_N1
dffeas \U1|delay_counter[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|delay_counter[0]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_counter[0] .is_wysiwyg = "true";
defparam \U1|delay_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N10
cycloneive_lcell_comb \U1|delay_counter[1]~26 (
// Equation(s):
// \U1|delay_counter[1]~26_combout  = (\U1|delay_counter [1] & (\U1|delay_counter [0] $ (VCC))) # (!\U1|delay_counter [1] & (\U1|delay_counter [0] & VCC))
// \U1|delay_counter[1]~27  = CARRY((\U1|delay_counter [1] & \U1|delay_counter [0]))

	.dataa(\U1|delay_counter [1]),
	.datab(\U1|delay_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|delay_counter[1]~26_combout ),
	.cout(\U1|delay_counter[1]~27 ));
// synopsys translate_off
defparam \U1|delay_counter[1]~26 .lut_mask = 16'h6688;
defparam \U1|delay_counter[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y9_N11
dffeas \U1|delay_counter[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|delay_counter[1]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_counter[22]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_counter[1] .is_wysiwyg = "true";
defparam \U1|delay_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N12
cycloneive_lcell_comb \U1|delay_counter[2]~28 (
// Equation(s):
// \U1|delay_counter[2]~28_combout  = (\U1|delay_counter [2] & (!\U1|delay_counter[1]~27 )) # (!\U1|delay_counter [2] & ((\U1|delay_counter[1]~27 ) # (GND)))
// \U1|delay_counter[2]~29  = CARRY((!\U1|delay_counter[1]~27 ) # (!\U1|delay_counter [2]))

	.dataa(\U1|delay_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|delay_counter[1]~27 ),
	.combout(\U1|delay_counter[2]~28_combout ),
	.cout(\U1|delay_counter[2]~29 ));
// synopsys translate_off
defparam \U1|delay_counter[2]~28 .lut_mask = 16'h5A5F;
defparam \U1|delay_counter[2]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y9_N13
dffeas \U1|delay_counter[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|delay_counter[2]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_counter[22]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_counter[2] .is_wysiwyg = "true";
defparam \U1|delay_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N14
cycloneive_lcell_comb \U1|delay_counter[3]~30 (
// Equation(s):
// \U1|delay_counter[3]~30_combout  = (\U1|delay_counter [3] & (\U1|delay_counter[2]~29  $ (GND))) # (!\U1|delay_counter [3] & (!\U1|delay_counter[2]~29  & VCC))
// \U1|delay_counter[3]~31  = CARRY((\U1|delay_counter [3] & !\U1|delay_counter[2]~29 ))

	.dataa(gnd),
	.datab(\U1|delay_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|delay_counter[2]~29 ),
	.combout(\U1|delay_counter[3]~30_combout ),
	.cout(\U1|delay_counter[3]~31 ));
// synopsys translate_off
defparam \U1|delay_counter[3]~30 .lut_mask = 16'hC30C;
defparam \U1|delay_counter[3]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y9_N15
dffeas \U1|delay_counter[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|delay_counter[3]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_counter[22]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_counter[3] .is_wysiwyg = "true";
defparam \U1|delay_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N16
cycloneive_lcell_comb \U1|delay_counter[4]~32 (
// Equation(s):
// \U1|delay_counter[4]~32_combout  = (\U1|delay_counter [4] & (!\U1|delay_counter[3]~31 )) # (!\U1|delay_counter [4] & ((\U1|delay_counter[3]~31 ) # (GND)))
// \U1|delay_counter[4]~33  = CARRY((!\U1|delay_counter[3]~31 ) # (!\U1|delay_counter [4]))

	.dataa(gnd),
	.datab(\U1|delay_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|delay_counter[3]~31 ),
	.combout(\U1|delay_counter[4]~32_combout ),
	.cout(\U1|delay_counter[4]~33 ));
// synopsys translate_off
defparam \U1|delay_counter[4]~32 .lut_mask = 16'h3C3F;
defparam \U1|delay_counter[4]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y9_N17
dffeas \U1|delay_counter[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|delay_counter[4]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_counter[22]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_counter[4] .is_wysiwyg = "true";
defparam \U1|delay_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N18
cycloneive_lcell_comb \U1|delay_counter[5]~34 (
// Equation(s):
// \U1|delay_counter[5]~34_combout  = (\U1|delay_counter [5] & (\U1|delay_counter[4]~33  $ (GND))) # (!\U1|delay_counter [5] & (!\U1|delay_counter[4]~33  & VCC))
// \U1|delay_counter[5]~35  = CARRY((\U1|delay_counter [5] & !\U1|delay_counter[4]~33 ))

	.dataa(gnd),
	.datab(\U1|delay_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|delay_counter[4]~33 ),
	.combout(\U1|delay_counter[5]~34_combout ),
	.cout(\U1|delay_counter[5]~35 ));
// synopsys translate_off
defparam \U1|delay_counter[5]~34 .lut_mask = 16'hC30C;
defparam \U1|delay_counter[5]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y9_N19
dffeas \U1|delay_counter[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|delay_counter[5]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_counter[22]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_counter[5] .is_wysiwyg = "true";
defparam \U1|delay_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N20
cycloneive_lcell_comb \U1|delay_counter[6]~36 (
// Equation(s):
// \U1|delay_counter[6]~36_combout  = (\U1|delay_counter [6] & (!\U1|delay_counter[5]~35 )) # (!\U1|delay_counter [6] & ((\U1|delay_counter[5]~35 ) # (GND)))
// \U1|delay_counter[6]~37  = CARRY((!\U1|delay_counter[5]~35 ) # (!\U1|delay_counter [6]))

	.dataa(gnd),
	.datab(\U1|delay_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|delay_counter[5]~35 ),
	.combout(\U1|delay_counter[6]~36_combout ),
	.cout(\U1|delay_counter[6]~37 ));
// synopsys translate_off
defparam \U1|delay_counter[6]~36 .lut_mask = 16'h3C3F;
defparam \U1|delay_counter[6]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y9_N21
dffeas \U1|delay_counter[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|delay_counter[6]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_counter[22]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_counter[6] .is_wysiwyg = "true";
defparam \U1|delay_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N22
cycloneive_lcell_comb \U1|delay_counter[7]~38 (
// Equation(s):
// \U1|delay_counter[7]~38_combout  = (\U1|delay_counter [7] & (\U1|delay_counter[6]~37  $ (GND))) # (!\U1|delay_counter [7] & (!\U1|delay_counter[6]~37  & VCC))
// \U1|delay_counter[7]~39  = CARRY((\U1|delay_counter [7] & !\U1|delay_counter[6]~37 ))

	.dataa(\U1|delay_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|delay_counter[6]~37 ),
	.combout(\U1|delay_counter[7]~38_combout ),
	.cout(\U1|delay_counter[7]~39 ));
// synopsys translate_off
defparam \U1|delay_counter[7]~38 .lut_mask = 16'hA50A;
defparam \U1|delay_counter[7]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y9_N23
dffeas \U1|delay_counter[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|delay_counter[7]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_counter[22]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_counter[7] .is_wysiwyg = "true";
defparam \U1|delay_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N24
cycloneive_lcell_comb \U1|delay_counter[8]~40 (
// Equation(s):
// \U1|delay_counter[8]~40_combout  = (\U1|delay_counter [8] & (!\U1|delay_counter[7]~39 )) # (!\U1|delay_counter [8] & ((\U1|delay_counter[7]~39 ) # (GND)))
// \U1|delay_counter[8]~41  = CARRY((!\U1|delay_counter[7]~39 ) # (!\U1|delay_counter [8]))

	.dataa(gnd),
	.datab(\U1|delay_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|delay_counter[7]~39 ),
	.combout(\U1|delay_counter[8]~40_combout ),
	.cout(\U1|delay_counter[8]~41 ));
// synopsys translate_off
defparam \U1|delay_counter[8]~40 .lut_mask = 16'h3C3F;
defparam \U1|delay_counter[8]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y9_N25
dffeas \U1|delay_counter[8] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|delay_counter[8]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_counter[22]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_counter[8] .is_wysiwyg = "true";
defparam \U1|delay_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N26
cycloneive_lcell_comb \U1|delay_counter[9]~42 (
// Equation(s):
// \U1|delay_counter[9]~42_combout  = (\U1|delay_counter [9] & (\U1|delay_counter[8]~41  $ (GND))) # (!\U1|delay_counter [9] & (!\U1|delay_counter[8]~41  & VCC))
// \U1|delay_counter[9]~43  = CARRY((\U1|delay_counter [9] & !\U1|delay_counter[8]~41 ))

	.dataa(\U1|delay_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|delay_counter[8]~41 ),
	.combout(\U1|delay_counter[9]~42_combout ),
	.cout(\U1|delay_counter[9]~43 ));
// synopsys translate_off
defparam \U1|delay_counter[9]~42 .lut_mask = 16'hA50A;
defparam \U1|delay_counter[9]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y9_N27
dffeas \U1|delay_counter[9] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|delay_counter[9]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_counter[22]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_counter[9] .is_wysiwyg = "true";
defparam \U1|delay_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N28
cycloneive_lcell_comb \U1|delay_counter[10]~44 (
// Equation(s):
// \U1|delay_counter[10]~44_combout  = (\U1|delay_counter [10] & (!\U1|delay_counter[9]~43 )) # (!\U1|delay_counter [10] & ((\U1|delay_counter[9]~43 ) # (GND)))
// \U1|delay_counter[10]~45  = CARRY((!\U1|delay_counter[9]~43 ) # (!\U1|delay_counter [10]))

	.dataa(gnd),
	.datab(\U1|delay_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|delay_counter[9]~43 ),
	.combout(\U1|delay_counter[10]~44_combout ),
	.cout(\U1|delay_counter[10]~45 ));
// synopsys translate_off
defparam \U1|delay_counter[10]~44 .lut_mask = 16'h3C3F;
defparam \U1|delay_counter[10]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y9_N29
dffeas \U1|delay_counter[10] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|delay_counter[10]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_counter[22]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_counter[10] .is_wysiwyg = "true";
defparam \U1|delay_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N30
cycloneive_lcell_comb \U1|delay_counter[11]~46 (
// Equation(s):
// \U1|delay_counter[11]~46_combout  = (\U1|delay_counter [11] & (\U1|delay_counter[10]~45  $ (GND))) # (!\U1|delay_counter [11] & (!\U1|delay_counter[10]~45  & VCC))
// \U1|delay_counter[11]~47  = CARRY((\U1|delay_counter [11] & !\U1|delay_counter[10]~45 ))

	.dataa(\U1|delay_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|delay_counter[10]~45 ),
	.combout(\U1|delay_counter[11]~46_combout ),
	.cout(\U1|delay_counter[11]~47 ));
// synopsys translate_off
defparam \U1|delay_counter[11]~46 .lut_mask = 16'hA50A;
defparam \U1|delay_counter[11]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y9_N31
dffeas \U1|delay_counter[11] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|delay_counter[11]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_counter[22]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_counter[11] .is_wysiwyg = "true";
defparam \U1|delay_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N0
cycloneive_lcell_comb \U1|delay_counter[12]~48 (
// Equation(s):
// \U1|delay_counter[12]~48_combout  = (\U1|delay_counter [12] & (!\U1|delay_counter[11]~47 )) # (!\U1|delay_counter [12] & ((\U1|delay_counter[11]~47 ) # (GND)))
// \U1|delay_counter[12]~49  = CARRY((!\U1|delay_counter[11]~47 ) # (!\U1|delay_counter [12]))

	.dataa(gnd),
	.datab(\U1|delay_counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|delay_counter[11]~47 ),
	.combout(\U1|delay_counter[12]~48_combout ),
	.cout(\U1|delay_counter[12]~49 ));
// synopsys translate_off
defparam \U1|delay_counter[12]~48 .lut_mask = 16'h3C3F;
defparam \U1|delay_counter[12]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y8_N1
dffeas \U1|delay_counter[12] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|delay_counter[12]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_counter[22]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_counter[12] .is_wysiwyg = "true";
defparam \U1|delay_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N2
cycloneive_lcell_comb \U1|delay_counter[13]~50 (
// Equation(s):
// \U1|delay_counter[13]~50_combout  = (\U1|delay_counter [13] & (\U1|delay_counter[12]~49  $ (GND))) # (!\U1|delay_counter [13] & (!\U1|delay_counter[12]~49  & VCC))
// \U1|delay_counter[13]~51  = CARRY((\U1|delay_counter [13] & !\U1|delay_counter[12]~49 ))

	.dataa(gnd),
	.datab(\U1|delay_counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|delay_counter[12]~49 ),
	.combout(\U1|delay_counter[13]~50_combout ),
	.cout(\U1|delay_counter[13]~51 ));
// synopsys translate_off
defparam \U1|delay_counter[13]~50 .lut_mask = 16'hC30C;
defparam \U1|delay_counter[13]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y8_N3
dffeas \U1|delay_counter[13] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|delay_counter[13]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_counter[22]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_counter[13] .is_wysiwyg = "true";
defparam \U1|delay_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N4
cycloneive_lcell_comb \U1|delay_counter[14]~52 (
// Equation(s):
// \U1|delay_counter[14]~52_combout  = (\U1|delay_counter [14] & (!\U1|delay_counter[13]~51 )) # (!\U1|delay_counter [14] & ((\U1|delay_counter[13]~51 ) # (GND)))
// \U1|delay_counter[14]~53  = CARRY((!\U1|delay_counter[13]~51 ) # (!\U1|delay_counter [14]))

	.dataa(gnd),
	.datab(\U1|delay_counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|delay_counter[13]~51 ),
	.combout(\U1|delay_counter[14]~52_combout ),
	.cout(\U1|delay_counter[14]~53 ));
// synopsys translate_off
defparam \U1|delay_counter[14]~52 .lut_mask = 16'h3C3F;
defparam \U1|delay_counter[14]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y8_N5
dffeas \U1|delay_counter[14] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|delay_counter[14]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_counter[22]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_counter[14] .is_wysiwyg = "true";
defparam \U1|delay_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N6
cycloneive_lcell_comb \U1|delay_counter[15]~54 (
// Equation(s):
// \U1|delay_counter[15]~54_combout  = (\U1|delay_counter [15] & (\U1|delay_counter[14]~53  $ (GND))) # (!\U1|delay_counter [15] & (!\U1|delay_counter[14]~53  & VCC))
// \U1|delay_counter[15]~55  = CARRY((\U1|delay_counter [15] & !\U1|delay_counter[14]~53 ))

	.dataa(\U1|delay_counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|delay_counter[14]~53 ),
	.combout(\U1|delay_counter[15]~54_combout ),
	.cout(\U1|delay_counter[15]~55 ));
// synopsys translate_off
defparam \U1|delay_counter[15]~54 .lut_mask = 16'hA50A;
defparam \U1|delay_counter[15]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y8_N7
dffeas \U1|delay_counter[15] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|delay_counter[15]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_counter[22]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_counter[15] .is_wysiwyg = "true";
defparam \U1|delay_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N8
cycloneive_lcell_comb \U1|delay_counter[16]~56 (
// Equation(s):
// \U1|delay_counter[16]~56_combout  = (\U1|delay_counter [16] & (!\U1|delay_counter[15]~55 )) # (!\U1|delay_counter [16] & ((\U1|delay_counter[15]~55 ) # (GND)))
// \U1|delay_counter[16]~57  = CARRY((!\U1|delay_counter[15]~55 ) # (!\U1|delay_counter [16]))

	.dataa(gnd),
	.datab(\U1|delay_counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|delay_counter[15]~55 ),
	.combout(\U1|delay_counter[16]~56_combout ),
	.cout(\U1|delay_counter[16]~57 ));
// synopsys translate_off
defparam \U1|delay_counter[16]~56 .lut_mask = 16'h3C3F;
defparam \U1|delay_counter[16]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y8_N9
dffeas \U1|delay_counter[16] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|delay_counter[16]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_counter[22]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_counter[16] .is_wysiwyg = "true";
defparam \U1|delay_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N10
cycloneive_lcell_comb \U1|delay_counter[17]~58 (
// Equation(s):
// \U1|delay_counter[17]~58_combout  = (\U1|delay_counter [17] & (\U1|delay_counter[16]~57  $ (GND))) # (!\U1|delay_counter [17] & (!\U1|delay_counter[16]~57  & VCC))
// \U1|delay_counter[17]~59  = CARRY((\U1|delay_counter [17] & !\U1|delay_counter[16]~57 ))

	.dataa(\U1|delay_counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|delay_counter[16]~57 ),
	.combout(\U1|delay_counter[17]~58_combout ),
	.cout(\U1|delay_counter[17]~59 ));
// synopsys translate_off
defparam \U1|delay_counter[17]~58 .lut_mask = 16'hA50A;
defparam \U1|delay_counter[17]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y8_N11
dffeas \U1|delay_counter[17] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|delay_counter[17]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_counter[22]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_counter[17] .is_wysiwyg = "true";
defparam \U1|delay_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N12
cycloneive_lcell_comb \U1|delay_counter[18]~60 (
// Equation(s):
// \U1|delay_counter[18]~60_combout  = (\U1|delay_counter [18] & (!\U1|delay_counter[17]~59 )) # (!\U1|delay_counter [18] & ((\U1|delay_counter[17]~59 ) # (GND)))
// \U1|delay_counter[18]~61  = CARRY((!\U1|delay_counter[17]~59 ) # (!\U1|delay_counter [18]))

	.dataa(\U1|delay_counter [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|delay_counter[17]~59 ),
	.combout(\U1|delay_counter[18]~60_combout ),
	.cout(\U1|delay_counter[18]~61 ));
// synopsys translate_off
defparam \U1|delay_counter[18]~60 .lut_mask = 16'h5A5F;
defparam \U1|delay_counter[18]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y8_N13
dffeas \U1|delay_counter[18] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|delay_counter[18]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_counter[22]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_counter[18] .is_wysiwyg = "true";
defparam \U1|delay_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N14
cycloneive_lcell_comb \U1|delay_counter[19]~62 (
// Equation(s):
// \U1|delay_counter[19]~62_combout  = (\U1|delay_counter [19] & (\U1|delay_counter[18]~61  $ (GND))) # (!\U1|delay_counter [19] & (!\U1|delay_counter[18]~61  & VCC))
// \U1|delay_counter[19]~63  = CARRY((\U1|delay_counter [19] & !\U1|delay_counter[18]~61 ))

	.dataa(gnd),
	.datab(\U1|delay_counter [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|delay_counter[18]~61 ),
	.combout(\U1|delay_counter[19]~62_combout ),
	.cout(\U1|delay_counter[19]~63 ));
// synopsys translate_off
defparam \U1|delay_counter[19]~62 .lut_mask = 16'hC30C;
defparam \U1|delay_counter[19]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y8_N15
dffeas \U1|delay_counter[19] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|delay_counter[19]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_counter[22]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_counter[19] .is_wysiwyg = "true";
defparam \U1|delay_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N16
cycloneive_lcell_comb \U1|delay_counter[20]~65 (
// Equation(s):
// \U1|delay_counter[20]~65_combout  = (\U1|delay_counter [20] & (!\U1|delay_counter[19]~63 )) # (!\U1|delay_counter [20] & ((\U1|delay_counter[19]~63 ) # (GND)))
// \U1|delay_counter[20]~66  = CARRY((!\U1|delay_counter[19]~63 ) # (!\U1|delay_counter [20]))

	.dataa(gnd),
	.datab(\U1|delay_counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|delay_counter[19]~63 ),
	.combout(\U1|delay_counter[20]~65_combout ),
	.cout(\U1|delay_counter[20]~66 ));
// synopsys translate_off
defparam \U1|delay_counter[20]~65 .lut_mask = 16'h3C3F;
defparam \U1|delay_counter[20]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y8_N17
dffeas \U1|delay_counter[20] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|delay_counter[20]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_counter[22]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_counter[20] .is_wysiwyg = "true";
defparam \U1|delay_counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N18
cycloneive_lcell_comb \U1|delay_counter[21]~67 (
// Equation(s):
// \U1|delay_counter[21]~67_combout  = (\U1|delay_counter [21] & (\U1|delay_counter[20]~66  $ (GND))) # (!\U1|delay_counter [21] & (!\U1|delay_counter[20]~66  & VCC))
// \U1|delay_counter[21]~68  = CARRY((\U1|delay_counter [21] & !\U1|delay_counter[20]~66 ))

	.dataa(gnd),
	.datab(\U1|delay_counter [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|delay_counter[20]~66 ),
	.combout(\U1|delay_counter[21]~67_combout ),
	.cout(\U1|delay_counter[21]~68 ));
// synopsys translate_off
defparam \U1|delay_counter[21]~67 .lut_mask = 16'hC30C;
defparam \U1|delay_counter[21]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y8_N19
dffeas \U1|delay_counter[21] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|delay_counter[21]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_counter[22]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_counter[21] .is_wysiwyg = "true";
defparam \U1|delay_counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N28
cycloneive_lcell_comb \U1|delay_counter[22]~24 (
// Equation(s):
// \U1|delay_counter[22]~24_combout  = (!\U1|delay_counter [21] & !\U1|delay_counter [20])

	.dataa(gnd),
	.datab(\U1|delay_counter [21]),
	.datac(gnd),
	.datad(\U1|delay_counter [20]),
	.cin(gnd),
	.combout(\U1|delay_counter[22]~24_combout ),
	.cout());
// synopsys translate_off
defparam \U1|delay_counter[22]~24 .lut_mask = 16'h0033;
defparam \U1|delay_counter[22]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N2
cycloneive_lcell_comb \U1|LessThan0~0 (
// Equation(s):
// \U1|LessThan0~0_combout  = (((!\U1|delay_counter [1]) # (!\U1|delay_counter [3])) # (!\U1|delay_counter [0])) # (!\U1|delay_counter [2])

	.dataa(\U1|delay_counter [2]),
	.datab(\U1|delay_counter [0]),
	.datac(\U1|delay_counter [3]),
	.datad(\U1|delay_counter [1]),
	.cin(gnd),
	.combout(\U1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \U1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N4
cycloneive_lcell_comb \U1|LessThan0~1 (
// Equation(s):
// \U1|LessThan0~1_combout  = (!\U1|delay_counter [4]) # (!\U1|delay_counter [5])

	.dataa(gnd),
	.datab(\U1|delay_counter [5]),
	.datac(gnd),
	.datad(\U1|delay_counter [4]),
	.cin(gnd),
	.combout(\U1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|LessThan0~1 .lut_mask = 16'h33FF;
defparam \U1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N6
cycloneive_lcell_comb \U1|LessThan0~2 (
// Equation(s):
// \U1|LessThan0~2_combout  = (!\U1|delay_counter [7] & (!\U1|delay_counter [6] & ((\U1|LessThan0~0_combout ) # (\U1|LessThan0~1_combout ))))

	.dataa(\U1|delay_counter [7]),
	.datab(\U1|LessThan0~0_combout ),
	.datac(\U1|LessThan0~1_combout ),
	.datad(\U1|delay_counter [6]),
	.cin(gnd),
	.combout(\U1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|LessThan0~2 .lut_mask = 16'h0054;
defparam \U1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N8
cycloneive_lcell_comb \U1|LessThan0~3 (
// Equation(s):
// \U1|LessThan0~3_combout  = (!\U1|delay_counter [10] & ((\U1|LessThan0~2_combout ) # ((!\U1|delay_counter [9]) # (!\U1|delay_counter [8]))))

	.dataa(\U1|LessThan0~2_combout ),
	.datab(\U1|delay_counter [8]),
	.datac(\U1|delay_counter [9]),
	.datad(\U1|delay_counter [10]),
	.cin(gnd),
	.combout(\U1|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|LessThan0~3 .lut_mask = 16'h00BF;
defparam \U1|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N22
cycloneive_lcell_comb \U1|LessThan0~4 (
// Equation(s):
// \U1|LessThan0~4_combout  = (!\U1|delay_counter [13] & (!\U1|delay_counter [12] & ((\U1|LessThan0~3_combout ) # (!\U1|delay_counter [11]))))

	.dataa(\U1|LessThan0~3_combout ),
	.datab(\U1|delay_counter [13]),
	.datac(\U1|delay_counter [11]),
	.datad(\U1|delay_counter [12]),
	.cin(gnd),
	.combout(\U1|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|LessThan0~4 .lut_mask = 16'h0023;
defparam \U1|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N24
cycloneive_lcell_comb \U1|delay_counter[22]~22 (
// Equation(s):
// \U1|delay_counter[22]~22_combout  = (\U1|delay_counter [17]) # ((\U1|delay_counter [15]) # ((\U1|delay_counter [14] & !\U1|LessThan0~4_combout )))

	.dataa(\U1|delay_counter [17]),
	.datab(\U1|delay_counter [14]),
	.datac(\U1|LessThan0~4_combout ),
	.datad(\U1|delay_counter [15]),
	.cin(gnd),
	.combout(\U1|delay_counter[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U1|delay_counter[22]~22 .lut_mask = 16'hFFAE;
defparam \U1|delay_counter[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N26
cycloneive_lcell_comb \U1|delay_counter[22]~23 (
// Equation(s):
// \U1|delay_counter[22]~23_combout  = (((!\U1|delay_counter [16] & !\U1|delay_counter[22]~22_combout )) # (!\U1|delay_counter [19])) # (!\U1|delay_counter [18])

	.dataa(\U1|delay_counter [18]),
	.datab(\U1|delay_counter [19]),
	.datac(\U1|delay_counter [16]),
	.datad(\U1|delay_counter[22]~22_combout ),
	.cin(gnd),
	.combout(\U1|delay_counter[22]~23_combout ),
	.cout());
// synopsys translate_off
defparam \U1|delay_counter[22]~23 .lut_mask = 16'h777F;
defparam \U1|delay_counter[22]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N20
cycloneive_lcell_comb \U1|delay_counter[22]~69 (
// Equation(s):
// \U1|delay_counter[22]~69_combout  = \U1|delay_counter [22] $ (\U1|delay_counter[21]~68 )

	.dataa(gnd),
	.datab(\U1|delay_counter [22]),
	.datac(gnd),
	.datad(gnd),
	.cin(\U1|delay_counter[21]~68 ),
	.combout(\U1|delay_counter[22]~69_combout ),
	.cout());
// synopsys translate_off
defparam \U1|delay_counter[22]~69 .lut_mask = 16'h3C3C;
defparam \U1|delay_counter[22]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y8_N21
dffeas \U1|delay_counter[22] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|delay_counter[22]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_counter[22]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_counter[22] .is_wysiwyg = "true";
defparam \U1|delay_counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N30
cycloneive_lcell_comb \U1|delay_counter[22]~25 (
// Equation(s):
// \U1|delay_counter[22]~25_combout  = (!\U1|delay_done~q  & (((\U1|delay_counter[22]~24_combout  & \U1|delay_counter[22]~23_combout )) # (!\U1|delay_counter [22])))

	.dataa(\U1|delay_done~q ),
	.datab(\U1|delay_counter[22]~24_combout ),
	.datac(\U1|delay_counter[22]~23_combout ),
	.datad(\U1|delay_counter [22]),
	.cin(gnd),
	.combout(\U1|delay_counter[22]~25_combout ),
	.cout());
// synopsys translate_off
defparam \U1|delay_counter[22]~25 .lut_mask = 16'h4055;
defparam \U1|delay_counter[22]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N26
cycloneive_lcell_comb \U1|delay_done~0 (
// Equation(s):
// \U1|delay_done~0_combout  = !\U1|delay_counter[22]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|delay_counter[22]~25_combout ),
	.cin(gnd),
	.combout(\U1|delay_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|delay_done~0 .lut_mask = 16'h00FF;
defparam \U1|delay_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y8_N27
dffeas \U1|delay_done (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|delay_done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_done .is_wysiwyg = "true";
defparam \U1|delay_done .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y8_N29
dffeas \U1|Inst_i2c_sender|taken (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|Inst_i2c_sender|data_sr~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|Inst_i2c_sender|busy_sr [31]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|taken~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|taken .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|taken .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y11_N14
cycloneive_lcell_comb \U1|Inst_ov7670_registers|address[0]~8 (
// Equation(s):
// \U1|Inst_ov7670_registers|address[0]~8_combout  = (\U1|Inst_i2c_sender|taken~q  & (\U1|Inst_ov7670_registers|address [0] $ (VCC))) # (!\U1|Inst_i2c_sender|taken~q  & (\U1|Inst_ov7670_registers|address [0] & VCC))
// \U1|Inst_ov7670_registers|address[0]~9  = CARRY((\U1|Inst_i2c_sender|taken~q  & \U1|Inst_ov7670_registers|address [0]))

	.dataa(\U1|Inst_i2c_sender|taken~q ),
	.datab(\U1|Inst_ov7670_registers|address [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|address[0]~8_combout ),
	.cout(\U1|Inst_ov7670_registers|address[0]~9 ));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[0]~8 .lut_mask = 16'h6688;
defparam \U1|Inst_ov7670_registers|address[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X95_Y11_N15
dffeas \U1|Inst_ov7670_registers|address[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|address[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[0] .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y11_N16
cycloneive_lcell_comb \U1|Inst_ov7670_registers|address[1]~10 (
// Equation(s):
// \U1|Inst_ov7670_registers|address[1]~10_combout  = (\U1|Inst_ov7670_registers|address [1] & (!\U1|Inst_ov7670_registers|address[0]~9 )) # (!\U1|Inst_ov7670_registers|address [1] & ((\U1|Inst_ov7670_registers|address[0]~9 ) # (GND)))
// \U1|Inst_ov7670_registers|address[1]~11  = CARRY((!\U1|Inst_ov7670_registers|address[0]~9 ) # (!\U1|Inst_ov7670_registers|address [1]))

	.dataa(gnd),
	.datab(\U1|Inst_ov7670_registers|address [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Inst_ov7670_registers|address[0]~9 ),
	.combout(\U1|Inst_ov7670_registers|address[1]~10_combout ),
	.cout(\U1|Inst_ov7670_registers|address[1]~11 ));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[1]~10 .lut_mask = 16'h3C3F;
defparam \U1|Inst_ov7670_registers|address[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y11_N17
dffeas \U1|Inst_ov7670_registers|address[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|address[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[1] .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y11_N18
cycloneive_lcell_comb \U1|Inst_ov7670_registers|address[2]~12 (
// Equation(s):
// \U1|Inst_ov7670_registers|address[2]~12_combout  = (\U1|Inst_ov7670_registers|address [2] & (\U1|Inst_ov7670_registers|address[1]~11  $ (GND))) # (!\U1|Inst_ov7670_registers|address [2] & (!\U1|Inst_ov7670_registers|address[1]~11  & VCC))
// \U1|Inst_ov7670_registers|address[2]~13  = CARRY((\U1|Inst_ov7670_registers|address [2] & !\U1|Inst_ov7670_registers|address[1]~11 ))

	.dataa(gnd),
	.datab(\U1|Inst_ov7670_registers|address [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Inst_ov7670_registers|address[1]~11 ),
	.combout(\U1|Inst_ov7670_registers|address[2]~12_combout ),
	.cout(\U1|Inst_ov7670_registers|address[2]~13 ));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[2]~12 .lut_mask = 16'hC30C;
defparam \U1|Inst_ov7670_registers|address[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y11_N19
dffeas \U1|Inst_ov7670_registers|address[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|address[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[2] .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y11_N20
cycloneive_lcell_comb \U1|Inst_ov7670_registers|address[3]~14 (
// Equation(s):
// \U1|Inst_ov7670_registers|address[3]~14_combout  = (\U1|Inst_ov7670_registers|address [3] & (!\U1|Inst_ov7670_registers|address[2]~13 )) # (!\U1|Inst_ov7670_registers|address [3] & ((\U1|Inst_ov7670_registers|address[2]~13 ) # (GND)))
// \U1|Inst_ov7670_registers|address[3]~15  = CARRY((!\U1|Inst_ov7670_registers|address[2]~13 ) # (!\U1|Inst_ov7670_registers|address [3]))

	.dataa(gnd),
	.datab(\U1|Inst_ov7670_registers|address [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Inst_ov7670_registers|address[2]~13 ),
	.combout(\U1|Inst_ov7670_registers|address[3]~14_combout ),
	.cout(\U1|Inst_ov7670_registers|address[3]~15 ));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[3]~14 .lut_mask = 16'h3C3F;
defparam \U1|Inst_ov7670_registers|address[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y11_N21
dffeas \U1|Inst_ov7670_registers|address[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|address[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[3] .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y11_N22
cycloneive_lcell_comb \U1|Inst_ov7670_registers|address[4]~16 (
// Equation(s):
// \U1|Inst_ov7670_registers|address[4]~16_combout  = (\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|address[3]~15  $ (GND))) # (!\U1|Inst_ov7670_registers|address [4] & (!\U1|Inst_ov7670_registers|address[3]~15  & VCC))
// \U1|Inst_ov7670_registers|address[4]~17  = CARRY((\U1|Inst_ov7670_registers|address [4] & !\U1|Inst_ov7670_registers|address[3]~15 ))

	.dataa(\U1|Inst_ov7670_registers|address [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Inst_ov7670_registers|address[3]~15 ),
	.combout(\U1|Inst_ov7670_registers|address[4]~16_combout ),
	.cout(\U1|Inst_ov7670_registers|address[4]~17 ));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[4]~16 .lut_mask = 16'hA50A;
defparam \U1|Inst_ov7670_registers|address[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y11_N23
dffeas \U1|Inst_ov7670_registers|address[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|address[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[4] .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y11_N6
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr16~2 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr16~2_combout  = (\U1|Inst_ov7670_registers|address [3] & (\U1|Inst_ov7670_registers|address [4] & ((\U1|Inst_ov7670_registers|address [2]) # (\U1|Inst_ov7670_registers|address [1]))))

	.dataa(\U1|Inst_ov7670_registers|address [2]),
	.datab(\U1|Inst_ov7670_registers|address [3]),
	.datac(\U1|Inst_ov7670_registers|address [4]),
	.datad(\U1|Inst_ov7670_registers|address [1]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr16~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr16~2 .lut_mask = 16'hC080;
defparam \U1|Inst_ov7670_registers|WideOr16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y11_N24
cycloneive_lcell_comb \U1|Inst_ov7670_registers|address[5]~18 (
// Equation(s):
// \U1|Inst_ov7670_registers|address[5]~18_combout  = (\U1|Inst_ov7670_registers|address [5] & (!\U1|Inst_ov7670_registers|address[4]~17 )) # (!\U1|Inst_ov7670_registers|address [5] & ((\U1|Inst_ov7670_registers|address[4]~17 ) # (GND)))
// \U1|Inst_ov7670_registers|address[5]~19  = CARRY((!\U1|Inst_ov7670_registers|address[4]~17 ) # (!\U1|Inst_ov7670_registers|address [5]))

	.dataa(gnd),
	.datab(\U1|Inst_ov7670_registers|address [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Inst_ov7670_registers|address[4]~17 ),
	.combout(\U1|Inst_ov7670_registers|address[5]~18_combout ),
	.cout(\U1|Inst_ov7670_registers|address[5]~19 ));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[5]~18 .lut_mask = 16'h3C3F;
defparam \U1|Inst_ov7670_registers|address[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y11_N25
dffeas \U1|Inst_ov7670_registers|address[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|address[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[5] .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y11_N26
cycloneive_lcell_comb \U1|Inst_ov7670_registers|address[6]~20 (
// Equation(s):
// \U1|Inst_ov7670_registers|address[6]~20_combout  = (\U1|Inst_ov7670_registers|address [6] & (\U1|Inst_ov7670_registers|address[5]~19  $ (GND))) # (!\U1|Inst_ov7670_registers|address [6] & (!\U1|Inst_ov7670_registers|address[5]~19  & VCC))
// \U1|Inst_ov7670_registers|address[6]~21  = CARRY((\U1|Inst_ov7670_registers|address [6] & !\U1|Inst_ov7670_registers|address[5]~19 ))

	.dataa(\U1|Inst_ov7670_registers|address [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Inst_ov7670_registers|address[5]~19 ),
	.combout(\U1|Inst_ov7670_registers|address[6]~20_combout ),
	.cout(\U1|Inst_ov7670_registers|address[6]~21 ));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[6]~20 .lut_mask = 16'hA50A;
defparam \U1|Inst_ov7670_registers|address[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y11_N27
dffeas \U1|Inst_ov7670_registers|address[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|address[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[6] .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y11_N28
cycloneive_lcell_comb \U1|Inst_ov7670_registers|address[7]~22 (
// Equation(s):
// \U1|Inst_ov7670_registers|address[7]~22_combout  = \U1|Inst_ov7670_registers|address [7] $ (\U1|Inst_ov7670_registers|address[6]~21 )

	.dataa(gnd),
	.datab(\U1|Inst_ov7670_registers|address [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\U1|Inst_ov7670_registers|address[6]~21 ),
	.combout(\U1|Inst_ov7670_registers|address[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[7]~22 .lut_mask = 16'h3C3C;
defparam \U1|Inst_ov7670_registers|address[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y11_N29
dffeas \U1|Inst_ov7670_registers|address[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|address[7]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|address[7] .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y11_N8
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr16~3 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr16~3_combout  = (\U1|Inst_ov7670_registers|address [7]) # ((\U1|Inst_ov7670_registers|address [6]) # ((\U1|Inst_ov7670_registers|WideOr16~2_combout  & \U1|Inst_ov7670_registers|address [5])))

	.dataa(\U1|Inst_ov7670_registers|WideOr16~2_combout ),
	.datab(\U1|Inst_ov7670_registers|address [7]),
	.datac(\U1|Inst_ov7670_registers|address [6]),
	.datad(\U1|Inst_ov7670_registers|address [5]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr16~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr16~3 .lut_mask = 16'hFEFC;
defparam \U1|Inst_ov7670_registers|WideOr16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y11_N9
dffeas \U1|Inst_ov7670_registers|sreg.1111111111111111 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr16~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1111111111111111 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1111111111111111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N4
cycloneive_lcell_comb \U1|Inst_i2c_sender|data_sr~0 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~0_combout  = (\U1|delay_done~q  & !\U1|Inst_ov7670_registers|sreg.1111111111111111~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|delay_done~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~0 .lut_mask = 16'h00F0;
defparam \U1|Inst_i2c_sender|data_sr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N22
cycloneive_lcell_comb \U1|Inst_i2c_sender|divider[1]~4 (
// Equation(s):
// \U1|Inst_i2c_sender|divider[1]~4_combout  = (!\U1|Inst_i2c_sender|busy_sr [31] & (((\U1|Inst_i2c_sender|Equal3~1_combout  & \U1|Inst_i2c_sender|Equal3~0_combout )) # (!\U1|Inst_i2c_sender|data_sr~0_combout )))

	.dataa(\U1|Inst_i2c_sender|Equal3~1_combout ),
	.datab(\U1|Inst_i2c_sender|Equal3~0_combout ),
	.datac(\U1|Inst_i2c_sender|data_sr~0_combout ),
	.datad(\U1|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|divider[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[1]~4 .lut_mask = 16'h008F;
defparam \U1|Inst_i2c_sender|divider[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y8_N24
cycloneive_lcell_comb \U1|Inst_i2c_sender|divider[1]~11 (
// Equation(s):
// \U1|Inst_i2c_sender|divider[1]~11_combout  = (\U1|Inst_i2c_sender|divider[5]~12_combout  & ((\U1|Inst_i2c_sender|Add0~2_combout ) # ((\U1|Inst_i2c_sender|divider[1]~4_combout  & \U1|Inst_i2c_sender|divider [1])))) # 
// (!\U1|Inst_i2c_sender|divider[5]~12_combout  & (\U1|Inst_i2c_sender|divider[1]~4_combout  & (\U1|Inst_i2c_sender|divider [1])))

	.dataa(\U1|Inst_i2c_sender|divider[5]~12_combout ),
	.datab(\U1|Inst_i2c_sender|divider[1]~4_combout ),
	.datac(\U1|Inst_i2c_sender|divider [1]),
	.datad(\U1|Inst_i2c_sender|Add0~2_combout ),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|divider[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[1]~11 .lut_mask = 16'hEAC0;
defparam \U1|Inst_i2c_sender|divider[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y8_N25
dffeas \U1|Inst_i2c_sender|divider[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|divider[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|divider [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[1] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|divider[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N0
cycloneive_lcell_comb \U1|Inst_i2c_sender|Equal4~0 (
// Equation(s):
// \U1|Inst_i2c_sender|Equal4~0_combout  = (!\U1|Inst_i2c_sender|divider [0] & (\U1|Inst_i2c_sender|divider [1] & (\U1|Inst_i2c_sender|divider [2] & \U1|Inst_i2c_sender|divider [3])))

	.dataa(\U1|Inst_i2c_sender|divider [0]),
	.datab(\U1|Inst_i2c_sender|divider [1]),
	.datac(\U1|Inst_i2c_sender|divider [2]),
	.datad(\U1|Inst_i2c_sender|divider [3]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Equal4~0 .lut_mask = 16'h4000;
defparam \U1|Inst_i2c_sender|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N14
cycloneive_lcell_comb \U1|Inst_i2c_sender|divider[5]~12 (
// Equation(s):
// \U1|Inst_i2c_sender|divider[5]~12_combout  = (!\U1|Inst_i2c_sender|divider[1]~4_combout  & (((!\U1|Inst_i2c_sender|busy_sr [31]) # (!\U1|Inst_i2c_sender|Equal4~0_combout )) # (!\U1|Inst_i2c_sender|Equal4~1_combout )))

	.dataa(\U1|Inst_i2c_sender|Equal4~1_combout ),
	.datab(\U1|Inst_i2c_sender|Equal4~0_combout ),
	.datac(\U1|Inst_i2c_sender|divider[1]~4_combout ),
	.datad(\U1|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|divider[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[5]~12 .lut_mask = 16'h070F;
defparam \U1|Inst_i2c_sender|divider[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y8_N14
cycloneive_lcell_comb \U1|Inst_i2c_sender|Add0~14 (
// Equation(s):
// \U1|Inst_i2c_sender|Add0~14_combout  = \U1|Inst_i2c_sender|divider [7] $ (\U1|Inst_i2c_sender|Add0~13 )

	.dataa(\U1|Inst_i2c_sender|divider [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U1|Inst_i2c_sender|Add0~13 ),
	.combout(\U1|Inst_i2c_sender|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Add0~14 .lut_mask = 16'h5A5A;
defparam \U1|Inst_i2c_sender|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y8_N30
cycloneive_lcell_comb \U1|Inst_i2c_sender|divider[7]~6 (
// Equation(s):
// \U1|Inst_i2c_sender|divider[7]~6_combout  = (\U1|Inst_i2c_sender|divider[5]~12_combout  & ((\U1|Inst_i2c_sender|Add0~14_combout ) # ((\U1|Inst_i2c_sender|divider [7] & \U1|Inst_i2c_sender|divider[1]~4_combout )))) # 
// (!\U1|Inst_i2c_sender|divider[5]~12_combout  & (((\U1|Inst_i2c_sender|divider [7] & \U1|Inst_i2c_sender|divider[1]~4_combout ))))

	.dataa(\U1|Inst_i2c_sender|divider[5]~12_combout ),
	.datab(\U1|Inst_i2c_sender|Add0~14_combout ),
	.datac(\U1|Inst_i2c_sender|divider [7]),
	.datad(\U1|Inst_i2c_sender|divider[1]~4_combout ),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|divider[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[7]~6 .lut_mask = 16'hF888;
defparam \U1|Inst_i2c_sender|divider[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y8_N31
dffeas \U1|Inst_i2c_sender|divider[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|divider[7]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|divider [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[7] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|divider[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N30
cycloneive_lcell_comb \U1|Inst_i2c_sender|Equal4~1 (
// Equation(s):
// \U1|Inst_i2c_sender|Equal4~1_combout  = (\U1|Inst_i2c_sender|divider [7] & (\U1|Inst_i2c_sender|divider [6] & (\U1|Inst_i2c_sender|divider [5] & \U1|Inst_i2c_sender|divider [4])))

	.dataa(\U1|Inst_i2c_sender|divider [7]),
	.datab(\U1|Inst_i2c_sender|divider [6]),
	.datac(\U1|Inst_i2c_sender|divider [5]),
	.datad(\U1|Inst_i2c_sender|divider [4]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Equal4~1 .lut_mask = 16'h8000;
defparam \U1|Inst_i2c_sender|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N2
cycloneive_lcell_comb \U1|Inst_i2c_sender|divider~13 (
// Equation(s):
// \U1|Inst_i2c_sender|divider~13_combout  = (\U1|Inst_i2c_sender|divider[1]~4_combout ) # ((\U1|Inst_i2c_sender|Equal4~1_combout  & (\U1|Inst_i2c_sender|Equal4~0_combout  & \U1|Inst_i2c_sender|busy_sr [31])))

	.dataa(\U1|Inst_i2c_sender|Equal4~1_combout ),
	.datab(\U1|Inst_i2c_sender|Equal4~0_combout ),
	.datac(\U1|Inst_i2c_sender|divider[1]~4_combout ),
	.datad(\U1|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|divider~13_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider~13 .lut_mask = 16'hF8F0;
defparam \U1|Inst_i2c_sender|divider~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N6
cycloneive_lcell_comb \U1|Inst_i2c_sender|Add0~16 (
// Equation(s):
// \U1|Inst_i2c_sender|Add0~16_combout  = (\U1|Inst_i2c_sender|divider~13_combout  & ((\U1|Inst_i2c_sender|busy_sr [31]) # ((\U1|Inst_i2c_sender|divider [0])))) # (!\U1|Inst_i2c_sender|divider~13_combout  & (((!\U1|Inst_i2c_sender|Add0~0_combout ))))

	.dataa(\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(\U1|Inst_i2c_sender|Add0~0_combout ),
	.datac(\U1|Inst_i2c_sender|divider [0]),
	.datad(\U1|Inst_i2c_sender|divider~13_combout ),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Add0~16 .lut_mask = 16'hFA33;
defparam \U1|Inst_i2c_sender|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y8_N7
dffeas \U1|Inst_i2c_sender|divider[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|divider [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|divider[0] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|divider[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N12
cycloneive_lcell_comb \U1|Inst_i2c_sender|Equal3~1 (
// Equation(s):
// \U1|Inst_i2c_sender|Equal3~1_combout  = (\U1|Inst_i2c_sender|divider [0] & (!\U1|Inst_i2c_sender|divider [4] & (!\U1|Inst_i2c_sender|divider [5] & !\U1|Inst_i2c_sender|divider [3])))

	.dataa(\U1|Inst_i2c_sender|divider [0]),
	.datab(\U1|Inst_i2c_sender|divider [4]),
	.datac(\U1|Inst_i2c_sender|divider [5]),
	.datad(\U1|Inst_i2c_sender|divider [3]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Equal3~1 .lut_mask = 16'h0002;
defparam \U1|Inst_i2c_sender|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N8
cycloneive_lcell_comb \U1|Inst_i2c_sender|data_sr~1 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~1_combout  = (\U1|Inst_i2c_sender|Equal3~1_combout  & (\U1|Inst_i2c_sender|Equal3~0_combout  & (\U1|delay_done~q  & !\U1|Inst_ov7670_registers|sreg.1111111111111111~q )))

	.dataa(\U1|Inst_i2c_sender|Equal3~1_combout ),
	.datab(\U1|Inst_i2c_sender|Equal3~0_combout ),
	.datac(\U1|delay_done~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~1 .lut_mask = 16'h0080;
defparam \U1|Inst_i2c_sender|data_sr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N20
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr~33 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~33_combout  = (\U1|Inst_i2c_sender|busy_sr [31] & (((\U1|Inst_i2c_sender|Equal4~1_combout  & \U1|Inst_i2c_sender|Equal4~0_combout )))) # (!\U1|Inst_i2c_sender|busy_sr [31] & (\U1|Inst_i2c_sender|data_sr~1_combout ))

	.dataa(\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(\U1|Inst_i2c_sender|data_sr~1_combout ),
	.datac(\U1|Inst_i2c_sender|Equal4~1_combout ),
	.datad(\U1|Inst_i2c_sender|Equal4~0_combout ),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~33 .lut_mask = 16'hE444;
defparam \U1|Inst_i2c_sender|busy_sr~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y4_N31
dffeas \U1|Inst_i2c_sender|busy_sr[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr[0]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[0] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y4_N22
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr~4 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~4_combout  = (\U1|Inst_i2c_sender|busy_sr [0]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|Inst_i2c_sender|busy_sr [0]),
	.datad(\U1|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~4 .lut_mask = 16'hF0FF;
defparam \U1|Inst_i2c_sender|busy_sr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y4_N23
dffeas \U1|Inst_i2c_sender|busy_sr[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[1] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y4_N14
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr~2 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~2_combout  = (\U1|Inst_i2c_sender|busy_sr [1]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|Inst_i2c_sender|busy_sr [1]),
	.datad(\U1|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~2 .lut_mask = 16'hF0FF;
defparam \U1|Inst_i2c_sender|busy_sr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y4_N15
dffeas \U1|Inst_i2c_sender|busy_sr[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[2] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y4_N10
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr~31 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~31_combout  = (\U1|Inst_i2c_sender|busy_sr [2]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|Inst_i2c_sender|busy_sr [2]),
	.datad(\U1|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~31_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~31 .lut_mask = 16'hF0FF;
defparam \U1|Inst_i2c_sender|busy_sr~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y4_N11
dffeas \U1|Inst_i2c_sender|busy_sr[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[3] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y4_N8
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr~28 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~28_combout  = (\U1|Inst_i2c_sender|busy_sr [3]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(\U1|Inst_i2c_sender|busy_sr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~28_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~28 .lut_mask = 16'hAAFF;
defparam \U1|Inst_i2c_sender|busy_sr~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y4_N9
dffeas \U1|Inst_i2c_sender|busy_sr[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[4] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y4_N18
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr~25 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~25_combout  = (\U1|Inst_i2c_sender|busy_sr [4]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|Inst_i2c_sender|busy_sr [4]),
	.datad(\U1|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~25_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~25 .lut_mask = 16'hF0FF;
defparam \U1|Inst_i2c_sender|busy_sr~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y4_N19
dffeas \U1|Inst_i2c_sender|busy_sr[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[5] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N22
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr~22 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~22_combout  = (\U1|Inst_i2c_sender|busy_sr [5]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|Inst_i2c_sender|busy_sr [5]),
	.datad(\U1|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~22_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~22 .lut_mask = 16'hF0FF;
defparam \U1|Inst_i2c_sender|busy_sr~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y4_N23
dffeas \U1|Inst_i2c_sender|busy_sr[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[6] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N18
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr~19 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~19_combout  = (\U1|Inst_i2c_sender|busy_sr [6]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(\U1|Inst_i2c_sender|busy_sr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~19_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~19 .lut_mask = 16'hAAFF;
defparam \U1|Inst_i2c_sender|busy_sr~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y4_N19
dffeas \U1|Inst_i2c_sender|busy_sr[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[7] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N30
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr~16 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~16_combout  = (\U1|Inst_i2c_sender|busy_sr [7]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(\U1|Inst_i2c_sender|busy_sr [7]),
	.datac(gnd),
	.datad(\U1|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~16_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~16 .lut_mask = 16'hCCFF;
defparam \U1|Inst_i2c_sender|busy_sr~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y4_N31
dffeas \U1|Inst_i2c_sender|busy_sr[8] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[8] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N2
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr~13 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~13_combout  = (\U1|Inst_i2c_sender|busy_sr [8]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(\U1|Inst_i2c_sender|busy_sr [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~13_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~13 .lut_mask = 16'hAAFF;
defparam \U1|Inst_i2c_sender|busy_sr~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y4_N3
dffeas \U1|Inst_i2c_sender|busy_sr[9] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[9] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N28
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr~10 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~10_combout  = (\U1|Inst_i2c_sender|busy_sr [9]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(\U1|Inst_i2c_sender|busy_sr [9]),
	.datac(gnd),
	.datad(\U1|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~10_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~10 .lut_mask = 16'hCCFF;
defparam \U1|Inst_i2c_sender|busy_sr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y4_N29
dffeas \U1|Inst_i2c_sender|busy_sr[10] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[10] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N4
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr~8 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~8_combout  = (\U1|Inst_i2c_sender|busy_sr [10]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(\U1|Inst_i2c_sender|busy_sr [10]),
	.datac(gnd),
	.datad(\U1|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~8 .lut_mask = 16'hCCFF;
defparam \U1|Inst_i2c_sender|busy_sr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y4_N5
dffeas \U1|Inst_i2c_sender|busy_sr[11] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[11] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N6
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr~32 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~32_combout  = (\U1|Inst_i2c_sender|busy_sr [11]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(\U1|Inst_i2c_sender|busy_sr [11]),
	.datac(gnd),
	.datad(\U1|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~32_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~32 .lut_mask = 16'hCCFF;
defparam \U1|Inst_i2c_sender|busy_sr~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y4_N7
dffeas \U1|Inst_i2c_sender|busy_sr[12] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[12] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N24
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr~29 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~29_combout  = (\U1|Inst_i2c_sender|busy_sr [12]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(\U1|Inst_i2c_sender|busy_sr [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~29_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~29 .lut_mask = 16'hAAFF;
defparam \U1|Inst_i2c_sender|busy_sr~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y4_N25
dffeas \U1|Inst_i2c_sender|busy_sr[13] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[13] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N14
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr~26 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~26_combout  = (\U1|Inst_i2c_sender|busy_sr [13]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(\U1|Inst_i2c_sender|busy_sr [13]),
	.datac(gnd),
	.datad(\U1|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~26_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~26 .lut_mask = 16'hCCFF;
defparam \U1|Inst_i2c_sender|busy_sr~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y4_N15
dffeas \U1|Inst_i2c_sender|busy_sr[14] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[14] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N16
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr~23 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~23_combout  = (\U1|Inst_i2c_sender|busy_sr [14]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(\U1|Inst_i2c_sender|busy_sr [14]),
	.datac(gnd),
	.datad(\U1|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~23_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~23 .lut_mask = 16'hCCFF;
defparam \U1|Inst_i2c_sender|busy_sr~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y4_N17
dffeas \U1|Inst_i2c_sender|busy_sr[15] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[15] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N20
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr~20 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~20_combout  = (\U1|Inst_i2c_sender|busy_sr [15]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(\U1|Inst_i2c_sender|busy_sr [15]),
	.datac(gnd),
	.datad(\U1|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~20_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~20 .lut_mask = 16'hCCFF;
defparam \U1|Inst_i2c_sender|busy_sr~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y4_N21
dffeas \U1|Inst_i2c_sender|busy_sr[16] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[16] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N0
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr~17 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~17_combout  = (\U1|Inst_i2c_sender|busy_sr [16]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(\U1|Inst_i2c_sender|busy_sr [16]),
	.datac(gnd),
	.datad(\U1|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~17_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~17 .lut_mask = 16'hCCFF;
defparam \U1|Inst_i2c_sender|busy_sr~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y4_N1
dffeas \U1|Inst_i2c_sender|busy_sr[17] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[17] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N8
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr~14 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~14_combout  = (\U1|Inst_i2c_sender|busy_sr [17]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(\U1|Inst_i2c_sender|busy_sr [17]),
	.datac(gnd),
	.datad(\U1|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~14_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~14 .lut_mask = 16'hCCFF;
defparam \U1|Inst_i2c_sender|busy_sr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y4_N9
dffeas \U1|Inst_i2c_sender|busy_sr[18] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[18] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N26
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr~11 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~11_combout  = (\U1|Inst_i2c_sender|busy_sr [18]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(\U1|Inst_i2c_sender|busy_sr [18]),
	.datac(gnd),
	.datad(\U1|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~11_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~11 .lut_mask = 16'hCCFF;
defparam \U1|Inst_i2c_sender|busy_sr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y4_N27
dffeas \U1|Inst_i2c_sender|busy_sr[19] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[19] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N10
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr~9 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~9_combout  = (\U1|Inst_i2c_sender|busy_sr [19]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(\U1|Inst_i2c_sender|busy_sr [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~9 .lut_mask = 16'hAAFF;
defparam \U1|Inst_i2c_sender|busy_sr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y4_N11
dffeas \U1|Inst_i2c_sender|busy_sr[20] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[20] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N18
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr~30 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~30_combout  = (\U1|Inst_i2c_sender|busy_sr [20]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|Inst_i2c_sender|busy_sr [31]),
	.datad(\U1|Inst_i2c_sender|busy_sr [20]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~30_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~30 .lut_mask = 16'hFF0F;
defparam \U1|Inst_i2c_sender|busy_sr~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y4_N19
dffeas \U1|Inst_i2c_sender|busy_sr[21] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[21] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N12
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr~27 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~27_combout  = (\U1|Inst_i2c_sender|busy_sr [21]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(\U1|Inst_i2c_sender|busy_sr [21]),
	.datac(\U1|Inst_i2c_sender|busy_sr [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~27_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~27 .lut_mask = 16'hCFCF;
defparam \U1|Inst_i2c_sender|busy_sr~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y4_N13
dffeas \U1|Inst_i2c_sender|busy_sr[22] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[22] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N10
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr~24 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~24_combout  = (\U1|Inst_i2c_sender|busy_sr [22]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(\U1|Inst_i2c_sender|busy_sr [22]),
	.datab(gnd),
	.datac(\U1|Inst_i2c_sender|busy_sr [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~24_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~24 .lut_mask = 16'hAFAF;
defparam \U1|Inst_i2c_sender|busy_sr~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y4_N11
dffeas \U1|Inst_i2c_sender|busy_sr[23] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[23] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N28
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr~21 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~21_combout  = (\U1|Inst_i2c_sender|busy_sr [23]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(\U1|Inst_i2c_sender|busy_sr [23]),
	.datab(gnd),
	.datac(\U1|Inst_i2c_sender|busy_sr [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~21_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~21 .lut_mask = 16'hAFAF;
defparam \U1|Inst_i2c_sender|busy_sr~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y4_N29
dffeas \U1|Inst_i2c_sender|busy_sr[24] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[24] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N6
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr~18 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~18_combout  = (\U1|Inst_i2c_sender|busy_sr [24]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(\U1|Inst_i2c_sender|busy_sr [24]),
	.datac(\U1|Inst_i2c_sender|busy_sr [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~18_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~18 .lut_mask = 16'hCFCF;
defparam \U1|Inst_i2c_sender|busy_sr~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y4_N7
dffeas \U1|Inst_i2c_sender|busy_sr[25] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[25] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N4
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr~15 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~15_combout  = (\U1|Inst_i2c_sender|busy_sr [25]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(\U1|Inst_i2c_sender|busy_sr [25]),
	.datab(gnd),
	.datac(\U1|Inst_i2c_sender|busy_sr [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~15_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~15 .lut_mask = 16'hAFAF;
defparam \U1|Inst_i2c_sender|busy_sr~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y4_N5
dffeas \U1|Inst_i2c_sender|busy_sr[26] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[26] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y4_N4
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr~12 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~12_combout  = (\U1|Inst_i2c_sender|busy_sr [26]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|Inst_i2c_sender|busy_sr [26]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~12_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~12 .lut_mask = 16'hFF55;
defparam \U1|Inst_i2c_sender|busy_sr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y4_N5
dffeas \U1|Inst_i2c_sender|busy_sr[27] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[27] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y4_N16
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr~7 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~7_combout  = (\U1|Inst_i2c_sender|busy_sr [27]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|Inst_i2c_sender|busy_sr [27]),
	.datad(\U1|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~7 .lut_mask = 16'hF0FF;
defparam \U1|Inst_i2c_sender|busy_sr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y4_N17
dffeas \U1|Inst_i2c_sender|busy_sr[28] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[28] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y4_N12
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr~3 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~3_combout  = (\U1|Inst_i2c_sender|busy_sr [28]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(\U1|Inst_i2c_sender|busy_sr [28]),
	.datac(gnd),
	.datad(\U1|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~3 .lut_mask = 16'hCCFF;
defparam \U1|Inst_i2c_sender|busy_sr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y4_N13
dffeas \U1|Inst_i2c_sender|busy_sr[29] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[29] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y4_N28
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr~5 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr~5_combout  = (\U1|Inst_i2c_sender|busy_sr [29]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(\U1|Inst_i2c_sender|busy_sr [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr~5 .lut_mask = 16'hAAFF;
defparam \U1|Inst_i2c_sender|busy_sr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y4_N29
dffeas \U1|Inst_i2c_sender|busy_sr[30] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[30] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N24
cycloneive_lcell_comb \U1|Inst_i2c_sender|Equal4~2 (
// Equation(s):
// \U1|Inst_i2c_sender|Equal4~2_combout  = (\U1|Inst_i2c_sender|Equal4~1_combout  & \U1|Inst_i2c_sender|Equal4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|Inst_i2c_sender|Equal4~1_combout ),
	.datad(\U1|Inst_i2c_sender|Equal4~0_combout ),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Equal4~2 .lut_mask = 16'hF000;
defparam \U1|Inst_i2c_sender|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N10
cycloneive_lcell_comb \U1|Inst_i2c_sender|busy_sr[31]~6 (
// Equation(s):
// \U1|Inst_i2c_sender|busy_sr[31]~6_combout  = (\U1|Inst_i2c_sender|busy_sr [31] & ((\U1|Inst_i2c_sender|busy_sr [30]) # ((!\U1|Inst_i2c_sender|Equal4~2_combout )))) # (!\U1|Inst_i2c_sender|busy_sr [31] & (((\U1|Inst_i2c_sender|data_sr~1_combout ))))

	.dataa(\U1|Inst_i2c_sender|busy_sr [30]),
	.datab(\U1|Inst_i2c_sender|data_sr~1_combout ),
	.datac(\U1|Inst_i2c_sender|busy_sr [31]),
	.datad(\U1|Inst_i2c_sender|Equal4~2_combout ),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|busy_sr[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[31]~6 .lut_mask = 16'hACFC;
defparam \U1|Inst_i2c_sender|busy_sr[31]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y8_N11
dffeas \U1|Inst_i2c_sender|busy_sr[31] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|busy_sr[31]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|busy_sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|busy_sr[31] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|busy_sr[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y11_N12
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~48 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~48_combout  = (!\U1|Inst_ov7670_registers|address [6] & !\U1|Inst_ov7670_registers|address [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|Inst_ov7670_registers|address [6]),
	.datad(\U1|Inst_ov7670_registers|address [7]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~48_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~48 .lut_mask = 16'h000F;
defparam \U1|Inst_ov7670_registers|Decoder0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y11_N6
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~67 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~67_combout  = (\U1|Inst_ov7670_registers|address [2] & (!\U1|Inst_ov7670_registers|address [3] & (!\U1|Inst_ov7670_registers|address [1] & \U1|Inst_ov7670_registers|Decoder0~48_combout )))

	.dataa(\U1|Inst_ov7670_registers|address [2]),
	.datab(\U1|Inst_ov7670_registers|address [3]),
	.datac(\U1|Inst_ov7670_registers|address [1]),
	.datad(\U1|Inst_ov7670_registers|Decoder0~48_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~67_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~67 .lut_mask = 16'h0200;
defparam \U1|Inst_ov7670_registers|Decoder0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y11_N30
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~69 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~69_combout  = (\U1|Inst_ov7670_registers|Decoder0~67_combout  & (\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|address [0] & \U1|Inst_ov7670_registers|address [5])))

	.dataa(\U1|Inst_ov7670_registers|Decoder0~67_combout ),
	.datab(\U1|Inst_ov7670_registers|address [4]),
	.datac(\U1|Inst_ov7670_registers|address [0]),
	.datad(\U1|Inst_ov7670_registers|address [5]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~69_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~69 .lut_mask = 16'h8000;
defparam \U1|Inst_ov7670_registers|Decoder0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y11_N31
dffeas \U1|Inst_ov7670_registers|sreg.1011001000001110 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1011001000001110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1011001000001110 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1011001000001110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y11_N16
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~68 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~68_combout  = (\U1|Inst_ov7670_registers|Decoder0~67_combout  & (\U1|Inst_ov7670_registers|address [4] & (!\U1|Inst_ov7670_registers|address [0] & \U1|Inst_ov7670_registers|address [5])))

	.dataa(\U1|Inst_ov7670_registers|Decoder0~67_combout ),
	.datab(\U1|Inst_ov7670_registers|address [4]),
	.datac(\U1|Inst_ov7670_registers|address [0]),
	.datad(\U1|Inst_ov7670_registers|address [5]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~68_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~68 .lut_mask = 16'h0800;
defparam \U1|Inst_ov7670_registers|Decoder0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y11_N17
dffeas \U1|Inst_ov7670_registers|sreg.1011000100001100 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1011000100001100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1011000100001100 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1011000100001100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y11_N30
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~51 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~51_combout  = (\U1|Inst_ov7670_registers|Decoder0~48_combout  & (!\U1|Inst_ov7670_registers|address [3] & (\U1|Inst_ov7670_registers|address [0] & \U1|Inst_ov7670_registers|address [1])))

	.dataa(\U1|Inst_ov7670_registers|Decoder0~48_combout ),
	.datab(\U1|Inst_ov7670_registers|address [3]),
	.datac(\U1|Inst_ov7670_registers|address [0]),
	.datad(\U1|Inst_ov7670_registers|address [1]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~51_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~51 .lut_mask = 16'h2000;
defparam \U1|Inst_ov7670_registers|Decoder0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y10_N18
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~103 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~103_combout  = (\U1|Inst_ov7670_registers|Decoder0~51_combout  & (!\U1|Inst_ov7670_registers|address [2] & (\U1|Inst_ov7670_registers|address [5] & \U1|Inst_ov7670_registers|address [4])))

	.dataa(\U1|Inst_ov7670_registers|Decoder0~51_combout ),
	.datab(\U1|Inst_ov7670_registers|address [2]),
	.datac(\U1|Inst_ov7670_registers|address [5]),
	.datad(\U1|Inst_ov7670_registers|address [4]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~103_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~103 .lut_mask = 16'h2000;
defparam \U1|Inst_ov7670_registers|Decoder0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y10_N19
dffeas \U1|Inst_ov7670_registers|sreg.1011000010000100 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1011000010000100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1011000010000100 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1011000010000100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y11_N4
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~56 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~56_combout  = (!\U1|Inst_ov7670_registers|address [1] & (\U1|Inst_ov7670_registers|address [3] & (!\U1|Inst_ov7670_registers|address [6] & !\U1|Inst_ov7670_registers|address [7])))

	.dataa(\U1|Inst_ov7670_registers|address [1]),
	.datab(\U1|Inst_ov7670_registers|address [3]),
	.datac(\U1|Inst_ov7670_registers|address [6]),
	.datad(\U1|Inst_ov7670_registers|address [7]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~56_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~56 .lut_mask = 16'h0004;
defparam \U1|Inst_ov7670_registers|Decoder0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y11_N26
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~58 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~58_combout  = (!\U1|Inst_ov7670_registers|address [4] & \U1|Inst_ov7670_registers|address [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|Inst_ov7670_registers|address [4]),
	.datad(\U1|Inst_ov7670_registers|address [5]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~58_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~58 .lut_mask = 16'h0F00;
defparam \U1|Inst_ov7670_registers|Decoder0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y11_N8
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~66 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~66_combout  = (\U1|Inst_ov7670_registers|Decoder0~56_combout  & (!\U1|Inst_ov7670_registers|address [0] & (\U1|Inst_ov7670_registers|Decoder0~58_combout  & \U1|Inst_ov7670_registers|address [2])))

	.dataa(\U1|Inst_ov7670_registers|Decoder0~56_combout ),
	.datab(\U1|Inst_ov7670_registers|address [0]),
	.datac(\U1|Inst_ov7670_registers|Decoder0~58_combout ),
	.datad(\U1|Inst_ov7670_registers|address [2]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~66_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~66 .lut_mask = 16'h2000;
defparam \U1|Inst_ov7670_registers|Decoder0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y11_N9
dffeas \U1|Inst_ov7670_registers|sreg.1000110101001111 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1000110101001111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1000110101001111 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1000110101001111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y10_N20
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr0~3 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr0~3_combout  = (!\U1|Inst_ov7670_registers|sreg.1111111111111111~q  & (!\U1|Inst_ov7670_registers|sreg.1011000100001100~q  & (!\U1|Inst_ov7670_registers|sreg.1011000010000100~q  & 
// !\U1|Inst_ov7670_registers|sreg.1000110101001111~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.1011000100001100~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.1011000010000100~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.1000110101001111~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr0~3 .lut_mask = 16'h0001;
defparam \U1|Inst_ov7670_registers|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y10_N10
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr0~4 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr0~4_combout  = (!\U1|Inst_ov7670_registers|sreg.1011001000001110~q  & \U1|Inst_ov7670_registers|WideOr0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|Inst_ov7670_registers|sreg.1011001000001110~q ),
	.datad(\U1|Inst_ov7670_registers|WideOr0~3_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr0~4 .lut_mask = 16'h0F00;
defparam \U1|Inst_ov7670_registers|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y10_N24
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~55 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~55_combout  = (\U1|Inst_ov7670_registers|address [4] & (!\U1|Inst_ov7670_registers|address [2] & \U1|Inst_ov7670_registers|address [5]))

	.dataa(gnd),
	.datab(\U1|Inst_ov7670_registers|address [4]),
	.datac(\U1|Inst_ov7670_registers|address [2]),
	.datad(\U1|Inst_ov7670_registers|address [5]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~55_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~55 .lut_mask = 16'h0C00;
defparam \U1|Inst_ov7670_registers|Decoder0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y10_N16
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~57 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~57_combout  = (\U1|Inst_ov7670_registers|address [0] & (\U1|Inst_ov7670_registers|Decoder0~55_combout  & \U1|Inst_ov7670_registers|Decoder0~56_combout ))

	.dataa(\U1|Inst_ov7670_registers|address [0]),
	.datab(\U1|Inst_ov7670_registers|Decoder0~55_combout ),
	.datac(gnd),
	.datad(\U1|Inst_ov7670_registers|Decoder0~56_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~57_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~57 .lut_mask = 16'h8800;
defparam \U1|Inst_ov7670_registers|Decoder0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y10_N17
dffeas \U1|Inst_ov7670_registers|sreg.1010001000000010 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1010001000000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1010001000000010 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1010001000000010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y11_N4
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~59 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~59_combout  = (\U1|Inst_ov7670_registers|address [0] & \U1|Inst_ov7670_registers|address [2])

	.dataa(gnd),
	.datab(\U1|Inst_ov7670_registers|address [0]),
	.datac(\U1|Inst_ov7670_registers|address [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~59_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~59 .lut_mask = 16'hC0C0;
defparam \U1|Inst_ov7670_registers|Decoder0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y10_N8
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~100 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~100_combout  = (!\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|Decoder0~59_combout  & (\U1|Inst_ov7670_registers|Decoder0~56_combout  & \U1|Inst_ov7670_registers|address [5])))

	.dataa(\U1|Inst_ov7670_registers|address [4]),
	.datab(\U1|Inst_ov7670_registers|Decoder0~59_combout ),
	.datac(\U1|Inst_ov7670_registers|Decoder0~56_combout ),
	.datad(\U1|Inst_ov7670_registers|address [5]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~100_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~100 .lut_mask = 16'h4000;
defparam \U1|Inst_ov7670_registers|Decoder0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y10_N9
dffeas \U1|Inst_ov7670_registers|sreg.1000111000000000 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1000111000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1000111000000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1000111000000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y11_N18
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~53 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~53_combout  = (!\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|address [1] & !\U1|Inst_ov7670_registers|address [5]))

	.dataa(gnd),
	.datab(\U1|Inst_ov7670_registers|address [4]),
	.datac(\U1|Inst_ov7670_registers|address [1]),
	.datad(\U1|Inst_ov7670_registers|address [5]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~53_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~53 .lut_mask = 16'h0030;
defparam \U1|Inst_ov7670_registers|Decoder0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y11_N0
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~99 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~99_combout  = (\U1|Inst_ov7670_registers|Decoder0~53_combout  & (!\U1|Inst_ov7670_registers|address [3] & (!\U1|Inst_ov7670_registers|address [6] & !\U1|Inst_ov7670_registers|address [7])))

	.dataa(\U1|Inst_ov7670_registers|Decoder0~53_combout ),
	.datab(\U1|Inst_ov7670_registers|address [3]),
	.datac(\U1|Inst_ov7670_registers|address [6]),
	.datad(\U1|Inst_ov7670_registers|address [7]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~99_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~99 .lut_mask = 16'h0002;
defparam \U1|Inst_ov7670_registers|Decoder0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y9_N4
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~54 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~54_combout  = (\U1|Inst_ov7670_registers|address [2] & (\U1|Inst_ov7670_registers|Decoder0~99_combout  & !\U1|Inst_ov7670_registers|address [0]))

	.dataa(\U1|Inst_ov7670_registers|address [2]),
	.datab(\U1|Inst_ov7670_registers|Decoder0~99_combout ),
	.datac(\U1|Inst_ov7670_registers|address [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~54_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~54 .lut_mask = 16'h0808;
defparam \U1|Inst_ov7670_registers|Decoder0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y9_N5
dffeas \U1|Inst_ov7670_registers|sreg.1000110000000010 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1000110000000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1000110000000010 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1000110000000010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y11_N22
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~60 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~60_combout  = (!\U1|Inst_ov7670_registers|address [7] & (!\U1|Inst_ov7670_registers|address [6] & \U1|Inst_ov7670_registers|address [3]))

	.dataa(gnd),
	.datab(\U1|Inst_ov7670_registers|address [7]),
	.datac(\U1|Inst_ov7670_registers|address [6]),
	.datad(\U1|Inst_ov7670_registers|address [3]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~60_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~60 .lut_mask = 16'h0300;
defparam \U1|Inst_ov7670_registers|Decoder0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y11_N0
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~61 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~61_combout  = (\U1|Inst_ov7670_registers|Decoder0~60_combout  & (!\U1|Inst_ov7670_registers|address [0] & \U1|Inst_ov7670_registers|address [2]))

	.dataa(\U1|Inst_ov7670_registers|Decoder0~60_combout ),
	.datab(\U1|Inst_ov7670_registers|address [0]),
	.datac(\U1|Inst_ov7670_registers|address [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~61_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~61 .lut_mask = 16'h2020;
defparam \U1|Inst_ov7670_registers|Decoder0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y11_N24
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~101 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~101_combout  = (!\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|address [5] & (\U1|Inst_ov7670_registers|address [1] & \U1|Inst_ov7670_registers|Decoder0~61_combout )))

	.dataa(\U1|Inst_ov7670_registers|address [4]),
	.datab(\U1|Inst_ov7670_registers|address [5]),
	.datac(\U1|Inst_ov7670_registers|address [1]),
	.datad(\U1|Inst_ov7670_registers|Decoder0~61_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~101_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~101 .lut_mask = 16'h4000;
defparam \U1|Inst_ov7670_registers|Decoder0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y11_N25
dffeas \U1|Inst_ov7670_registers|sreg.1000111100000000 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1000111100000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1000111100000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1000111100000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y10_N18
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr0~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr0~1_combout  = (\U1|Inst_ov7670_registers|sreg.1010001000000010~q ) # ((\U1|Inst_ov7670_registers|sreg.1000111000000000~q ) # ((\U1|Inst_ov7670_registers|sreg.1000110000000010~q ) # 
// (\U1|Inst_ov7670_registers|sreg.1000111100000000~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.1010001000000010~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.1000111000000000~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.1000110000000010~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.1000111100000000~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \U1|Inst_ov7670_registers|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y11_N28
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~49 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~49_combout  = (\U1|Inst_ov7670_registers|Decoder0~48_combout  & (!\U1|Inst_ov7670_registers|address [0] & (\U1|Inst_ov7670_registers|address [1] & !\U1|Inst_ov7670_registers|address [3])))

	.dataa(\U1|Inst_ov7670_registers|Decoder0~48_combout ),
	.datab(\U1|Inst_ov7670_registers|address [0]),
	.datac(\U1|Inst_ov7670_registers|address [1]),
	.datad(\U1|Inst_ov7670_registers|address [3]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~49_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~49 .lut_mask = 16'h0020;
defparam \U1|Inst_ov7670_registers|Decoder0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y10_N20
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~50 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~50_combout  = (\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|address [5] & (\U1|Inst_ov7670_registers|address [2] & \U1|Inst_ov7670_registers|Decoder0~49_combout )))

	.dataa(\U1|Inst_ov7670_registers|address [4]),
	.datab(\U1|Inst_ov7670_registers|address [5]),
	.datac(\U1|Inst_ov7670_registers|address [2]),
	.datad(\U1|Inst_ov7670_registers|Decoder0~49_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~50_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~50 .lut_mask = 16'h8000;
defparam \U1|Inst_ov7670_registers|Decoder0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y10_N21
dffeas \U1|Inst_ov7670_registers|sreg.1011001110000010 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1011001110000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1011001110000010 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1011001110000010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y10_N26
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~52 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~52_combout  = (\U1|Inst_ov7670_registers|Decoder0~51_combout  & (\U1|Inst_ov7670_registers|address [2] & (\U1|Inst_ov7670_registers|address [5] & \U1|Inst_ov7670_registers|address [4])))

	.dataa(\U1|Inst_ov7670_registers|Decoder0~51_combout ),
	.datab(\U1|Inst_ov7670_registers|address [2]),
	.datac(\U1|Inst_ov7670_registers|address [5]),
	.datad(\U1|Inst_ov7670_registers|address [4]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~52_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~52 .lut_mask = 16'h8000;
defparam \U1|Inst_ov7670_registers|Decoder0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y10_N27
dffeas \U1|Inst_ov7670_registers|sreg.1011100000001010 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1011100000001010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1011100000001010 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1011100000001010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y10_N4
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr0~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr0~0_combout  = (\U1|Inst_ov7670_registers|sreg.1011001110000010~q ) # (\U1|Inst_ov7670_registers|sreg.1011100000001010~q )

	.dataa(\U1|Inst_ov7670_registers|sreg.1011001110000010~q ),
	.datab(gnd),
	.datac(\U1|Inst_ov7670_registers|sreg.1011100000001010~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr0~0 .lut_mask = 16'hFAFA;
defparam \U1|Inst_ov7670_registers|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y11_N2
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~63 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~63_combout  = (!\U1|Inst_ov7670_registers|address [1] & (!\U1|Inst_ov7670_registers|address [3] & (!\U1|Inst_ov7670_registers|address [6] & !\U1|Inst_ov7670_registers|address [7])))

	.dataa(\U1|Inst_ov7670_registers|address [1]),
	.datab(\U1|Inst_ov7670_registers|address [3]),
	.datac(\U1|Inst_ov7670_registers|address [6]),
	.datad(\U1|Inst_ov7670_registers|address [7]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~63_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~63 .lut_mask = 16'h0001;
defparam \U1|Inst_ov7670_registers|Decoder0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y10_N12
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~65 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~65_combout  = (\U1|Inst_ov7670_registers|address [0] & (\U1|Inst_ov7670_registers|Decoder0~63_combout  & \U1|Inst_ov7670_registers|Decoder0~55_combout ))

	.dataa(\U1|Inst_ov7670_registers|address [0]),
	.datab(gnd),
	.datac(\U1|Inst_ov7670_registers|Decoder0~63_combout ),
	.datad(\U1|Inst_ov7670_registers|Decoder0~55_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~65_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~65 .lut_mask = 16'hA000;
defparam \U1|Inst_ov7670_registers|Decoder0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y10_N13
dffeas \U1|Inst_ov7670_registers|sreg.1001011000000000 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1001011000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1001011000000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1001011000000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y11_N26
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~62 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~62_combout  = (\U1|Inst_ov7670_registers|Decoder0~60_combout  & (\U1|Inst_ov7670_registers|Decoder0~59_combout  & (\U1|Inst_ov7670_registers|address [1] & \U1|Inst_ov7670_registers|Decoder0~58_combout )))

	.dataa(\U1|Inst_ov7670_registers|Decoder0~60_combout ),
	.datab(\U1|Inst_ov7670_registers|Decoder0~59_combout ),
	.datac(\U1|Inst_ov7670_registers|address [1]),
	.datad(\U1|Inst_ov7670_registers|Decoder0~58_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~62_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~62 .lut_mask = 16'h8000;
defparam \U1|Inst_ov7670_registers|Decoder0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y11_N27
dffeas \U1|Inst_ov7670_registers|sreg.1001000000000000 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1001000000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1001000000000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1001000000000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y10_N22
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~64 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~64_combout  = (!\U1|Inst_ov7670_registers|address [0] & (\U1|Inst_ov7670_registers|Decoder0~63_combout  & \U1|Inst_ov7670_registers|Decoder0~55_combout ))

	.dataa(\U1|Inst_ov7670_registers|address [0]),
	.datab(gnd),
	.datac(\U1|Inst_ov7670_registers|Decoder0~63_combout ),
	.datad(\U1|Inst_ov7670_registers|Decoder0~55_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~64_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~64 .lut_mask = 16'h5000;
defparam \U1|Inst_ov7670_registers|Decoder0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y10_N23
dffeas \U1|Inst_ov7670_registers|sreg.1001000100000000 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1001000100000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1001000100000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1001000100000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y10_N28
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~102 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~102_combout  = (\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|address [5] & (!\U1|Inst_ov7670_registers|address [2] & \U1|Inst_ov7670_registers|Decoder0~49_combout )))

	.dataa(\U1|Inst_ov7670_registers|address [4]),
	.datab(\U1|Inst_ov7670_registers|address [5]),
	.datac(\U1|Inst_ov7670_registers|address [2]),
	.datad(\U1|Inst_ov7670_registers|Decoder0~49_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~102_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~102 .lut_mask = 16'h0800;
defparam \U1|Inst_ov7670_registers|Decoder0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y10_N29
dffeas \U1|Inst_ov7670_registers|sreg.1001101000000000 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.1001101000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.1001101000000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.1001101000000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y10_N18
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr0~2 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr0~2_combout  = (\U1|Inst_ov7670_registers|sreg.1001011000000000~q ) # ((\U1|Inst_ov7670_registers|sreg.1001000000000000~q ) # ((\U1|Inst_ov7670_registers|sreg.1001000100000000~q ) # 
// (\U1|Inst_ov7670_registers|sreg.1001101000000000~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.1001011000000000~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.1001000000000000~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.1001000100000000~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.1001101000000000~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr0~2 .lut_mask = 16'hFFFE;
defparam \U1|Inst_ov7670_registers|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y10_N12
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr0~combout  = ((\U1|Inst_ov7670_registers|WideOr0~1_combout ) # ((\U1|Inst_ov7670_registers|WideOr0~0_combout ) # (\U1|Inst_ov7670_registers|WideOr0~2_combout ))) # (!\U1|Inst_ov7670_registers|WideOr0~4_combout )

	.dataa(\U1|Inst_ov7670_registers|WideOr0~4_combout ),
	.datab(\U1|Inst_ov7670_registers|WideOr0~1_combout ),
	.datac(\U1|Inst_ov7670_registers|WideOr0~0_combout ),
	.datad(\U1|Inst_ov7670_registers|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr0 .lut_mask = 16'hFFFD;
defparam \U1|Inst_ov7670_registers|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y9_N18
cycloneive_lcell_comb \U1|Inst_i2c_sender|data_sr[19]~feeder (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr[19]~feeder_combout  = \U1|Inst_ov7670_registers|WideOr0~combout 

	.dataa(\U1|Inst_ov7670_registers|WideOr0~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[19]~feeder .lut_mask = 16'hAAAA;
defparam \U1|Inst_i2c_sender|data_sr[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y9_N12
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~73 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~73_combout  = (\U1|Inst_ov7670_registers|address [2] & (!\U1|Inst_ov7670_registers|address [0] & (\U1|Inst_ov7670_registers|Decoder0~60_combout  & \U1|Inst_ov7670_registers|Decoder0~53_combout )))

	.dataa(\U1|Inst_ov7670_registers|address [2]),
	.datab(\U1|Inst_ov7670_registers|address [0]),
	.datac(\U1|Inst_ov7670_registers|Decoder0~60_combout ),
	.datad(\U1|Inst_ov7670_registers|Decoder0~53_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~73_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~73 .lut_mask = 16'h2000;
defparam \U1|Inst_ov7670_registers|Decoder0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y9_N13
dffeas \U1|Inst_ov7670_registers|sreg.0101001000010111 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0101001000010111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0101001000010111 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0101001000010111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y11_N12
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~76 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~76_combout  = (\U1|Inst_ov7670_registers|address [1] & (\U1|Inst_ov7670_registers|Decoder0~60_combout  & !\U1|Inst_ov7670_registers|address [2]))

	.dataa(\U1|Inst_ov7670_registers|address [1]),
	.datab(gnd),
	.datac(\U1|Inst_ov7670_registers|Decoder0~60_combout ),
	.datad(\U1|Inst_ov7670_registers|address [2]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~76_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~76 .lut_mask = 16'h00A0;
defparam \U1|Inst_ov7670_registers|Decoder0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y10_N24
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~107 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~107_combout  = (!\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|Decoder0~76_combout  & (!\U1|Inst_ov7670_registers|address [0] & \U1|Inst_ov7670_registers|address [5])))

	.dataa(\U1|Inst_ov7670_registers|address [4]),
	.datab(\U1|Inst_ov7670_registers|Decoder0~76_combout ),
	.datac(\U1|Inst_ov7670_registers|address [0]),
	.datad(\U1|Inst_ov7670_registers|address [5]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~107_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~107 .lut_mask = 16'h0400;
defparam \U1|Inst_ov7670_registers|Decoder0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y10_N25
dffeas \U1|Inst_ov7670_registers|sreg.0110101101001010 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0110101101001010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0110101101001010 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0110101101001010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y11_N12
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~74 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~74_combout  = (\U1|Inst_ov7670_registers|address [4] & !\U1|Inst_ov7670_registers|address [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|Inst_ov7670_registers|address [4]),
	.datad(\U1|Inst_ov7670_registers|address [5]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~74_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~74 .lut_mask = 16'h00F0;
defparam \U1|Inst_ov7670_registers|Decoder0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y11_N30
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~75 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~75_combout  = (!\U1|Inst_ov7670_registers|address [2] & (!\U1|Inst_ov7670_registers|address [0] & (\U1|Inst_ov7670_registers|Decoder0~63_combout  & \U1|Inst_ov7670_registers|Decoder0~74_combout )))

	.dataa(\U1|Inst_ov7670_registers|address [2]),
	.datab(\U1|Inst_ov7670_registers|address [0]),
	.datac(\U1|Inst_ov7670_registers|Decoder0~63_combout ),
	.datad(\U1|Inst_ov7670_registers|Decoder0~74_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~75_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~75 .lut_mask = 16'h1000;
defparam \U1|Inst_ov7670_registers|Decoder0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y11_N31
dffeas \U1|Inst_ov7670_registers|sreg.0101010001000000 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0101010001000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0101010001000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0101010001000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y10_N18
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~106 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~106_combout  = (!\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|Decoder0~59_combout  & (\U1|Inst_ov7670_registers|Decoder0~56_combout  & !\U1|Inst_ov7670_registers|address [5])))

	.dataa(\U1|Inst_ov7670_registers|address [4]),
	.datab(\U1|Inst_ov7670_registers|Decoder0~59_combout ),
	.datac(\U1|Inst_ov7670_registers|Decoder0~56_combout ),
	.datad(\U1|Inst_ov7670_registers|address [5]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~106_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~106 .lut_mask = 16'h0040;
defparam \U1|Inst_ov7670_registers|Decoder0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y10_N19
dffeas \U1|Inst_ov7670_registers|sreg.0101000100001100 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0101000100001100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0101000100001100 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0101000100001100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y10_N6
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr1~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr1~1_combout  = (\U1|Inst_ov7670_registers|sreg.0101001000010111~q ) # ((\U1|Inst_ov7670_registers|sreg.0110101101001010~q ) # ((\U1|Inst_ov7670_registers|sreg.0101010001000000~q ) # 
// (\U1|Inst_ov7670_registers|sreg.0101000100001100~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.0101001000010111~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.0110101101001010~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.0101010001000000~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0101000100001100~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr1~1 .lut_mask = 16'hFFFE;
defparam \U1|Inst_ov7670_registers|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y10_N4
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~108 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~108_combout  = (!\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|Decoder0~76_combout  & (\U1|Inst_ov7670_registers|address [0] & \U1|Inst_ov7670_registers|address [5])))

	.dataa(\U1|Inst_ov7670_registers|address [4]),
	.datab(\U1|Inst_ov7670_registers|Decoder0~76_combout ),
	.datac(\U1|Inst_ov7670_registers|address [0]),
	.datad(\U1|Inst_ov7670_registers|address [5]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~108_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~108 .lut_mask = 16'h4000;
defparam \U1|Inst_ov7670_registers|Decoder0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y10_N5
dffeas \U1|Inst_ov7670_registers|sreg.0111010000010000 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0111010000010000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0111010000010000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0111010000010000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y10_N14
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~72 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~72_combout  = (!\U1|Inst_ov7670_registers|address [4] & !\U1|Inst_ov7670_registers|address [5])

	.dataa(\U1|Inst_ov7670_registers|address [4]),
	.datab(gnd),
	.datac(\U1|Inst_ov7670_registers|address [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~72_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~72 .lut_mask = 16'h0505;
defparam \U1|Inst_ov7670_registers|Decoder0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y10_N4
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~79 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~79_combout  = (\U1|Inst_ov7670_registers|Decoder0~72_combout  & (!\U1|Inst_ov7670_registers|address [2] & (!\U1|Inst_ov7670_registers|address [0] & \U1|Inst_ov7670_registers|Decoder0~56_combout )))

	.dataa(\U1|Inst_ov7670_registers|Decoder0~72_combout ),
	.datab(\U1|Inst_ov7670_registers|address [2]),
	.datac(\U1|Inst_ov7670_registers|address [0]),
	.datad(\U1|Inst_ov7670_registers|Decoder0~56_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~79_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~79 .lut_mask = 16'h0200;
defparam \U1|Inst_ov7670_registers|Decoder0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y10_N5
dffeas \U1|Inst_ov7670_registers|sreg.0100000000010000 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0100000000010000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0100000000010000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0100000000010000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y10_N10
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~80 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~80_combout  = (\U1|Inst_ov7670_registers|Decoder0~72_combout  & (\U1|Inst_ov7670_registers|address [2] & (!\U1|Inst_ov7670_registers|address [0] & \U1|Inst_ov7670_registers|Decoder0~56_combout )))

	.dataa(\U1|Inst_ov7670_registers|Decoder0~72_combout ),
	.datab(\U1|Inst_ov7670_registers|address [2]),
	.datac(\U1|Inst_ov7670_registers|address [0]),
	.datad(\U1|Inst_ov7670_registers|Decoder0~56_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~80_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~80 .lut_mask = 16'h0800;
defparam \U1|Inst_ov7670_registers|Decoder0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y10_N11
dffeas \U1|Inst_ov7670_registers|sreg.0101000000110100 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0101000000110100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0101000000110100 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0101000000110100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y11_N6
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~81 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~81_combout  = (!\U1|Inst_ov7670_registers|address [2] & (\U1|Inst_ov7670_registers|address [0] & (\U1|Inst_ov7670_registers|Decoder0~63_combout  & \U1|Inst_ov7670_registers|Decoder0~74_combout )))

	.dataa(\U1|Inst_ov7670_registers|address [2]),
	.datab(\U1|Inst_ov7670_registers|address [0]),
	.datac(\U1|Inst_ov7670_registers|Decoder0~63_combout ),
	.datad(\U1|Inst_ov7670_registers|Decoder0~74_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~81_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~81 .lut_mask = 16'h4000;
defparam \U1|Inst_ov7670_registers|Decoder0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y11_N7
dffeas \U1|Inst_ov7670_registers|sreg.0101100000011110 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0101100000011110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0101100000011110 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0101100000011110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y10_N24
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr1~3 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr1~3_combout  = (!\U1|Inst_ov7670_registers|sreg.0111010000010000~q  & (!\U1|Inst_ov7670_registers|sreg.0100000000010000~q  & (!\U1|Inst_ov7670_registers|sreg.0101000000110100~q  & 
// !\U1|Inst_ov7670_registers|sreg.0101100000011110~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.0111010000010000~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.0100000000010000~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.0101000000110100~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0101100000011110~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr1~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr1~3 .lut_mask = 16'h0001;
defparam \U1|Inst_ov7670_registers|WideOr1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y9_N26
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~70 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~70_combout  = (!\U1|Inst_ov7670_registers|address [2] & (\U1|Inst_ov7670_registers|address [0] & (\U1|Inst_ov7670_registers|Decoder0~60_combout  & \U1|Inst_ov7670_registers|Decoder0~53_combout )))

	.dataa(\U1|Inst_ov7670_registers|address [2]),
	.datab(\U1|Inst_ov7670_registers|address [0]),
	.datac(\U1|Inst_ov7670_registers|Decoder0~60_combout ),
	.datad(\U1|Inst_ov7670_registers|Decoder0~53_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~70_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~70 .lut_mask = 16'h4000;
defparam \U1|Inst_ov7670_registers|Decoder0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y9_N27
dffeas \U1|Inst_ov7670_registers|sreg.0100111101000000 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0100111101000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0100111101000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0100111101000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y9_N20
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~105 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~105_combout  = (\U1|Inst_ov7670_registers|address [2] & (\U1|Inst_ov7670_registers|address [0] & (\U1|Inst_ov7670_registers|Decoder0~60_combout  & \U1|Inst_ov7670_registers|Decoder0~53_combout )))

	.dataa(\U1|Inst_ov7670_registers|address [2]),
	.datab(\U1|Inst_ov7670_registers|address [0]),
	.datac(\U1|Inst_ov7670_registers|Decoder0~60_combout ),
	.datad(\U1|Inst_ov7670_registers|Decoder0~53_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~105_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~105 .lut_mask = 16'h8000;
defparam \U1|Inst_ov7670_registers|Decoder0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y9_N21
dffeas \U1|Inst_ov7670_registers|sreg.0101001100101001 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0101001100101001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0101001100101001 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0101001100101001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y10_N12
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~104 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~104_combout  = (\U1|Inst_ov7670_registers|Decoder0~51_combout  & (\U1|Inst_ov7670_registers|address [2] & (\U1|Inst_ov7670_registers|address [5] & !\U1|Inst_ov7670_registers|address [4])))

	.dataa(\U1|Inst_ov7670_registers|Decoder0~51_combout ),
	.datab(\U1|Inst_ov7670_registers|address [2]),
	.datac(\U1|Inst_ov7670_registers|address [5]),
	.datad(\U1|Inst_ov7670_registers|address [4]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~104_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~104 .lut_mask = 16'h0080;
defparam \U1|Inst_ov7670_registers|Decoder0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y10_N13
dffeas \U1|Inst_ov7670_registers|sreg.0100110101000000 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0100110101000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0100110101000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0100110101000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y11_N28
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~71 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~71_combout  = (\U1|Inst_ov7670_registers|Decoder0~56_combout  & (!\U1|Inst_ov7670_registers|address [0] & (\U1|Inst_ov7670_registers|Decoder0~58_combout  & !\U1|Inst_ov7670_registers|address [2])))

	.dataa(\U1|Inst_ov7670_registers|Decoder0~56_combout ),
	.datab(\U1|Inst_ov7670_registers|address [0]),
	.datac(\U1|Inst_ov7670_registers|Decoder0~58_combout ),
	.datad(\U1|Inst_ov7670_registers|address [2]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~71_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~71 .lut_mask = 16'h0020;
defparam \U1|Inst_ov7670_registers|Decoder0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y11_N29
dffeas \U1|Inst_ov7670_registers|sreg.0100111000100000 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0100111000100000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0100111000100000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0100111000100000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y9_N10
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr1~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr1~0_combout  = (\U1|Inst_ov7670_registers|sreg.0100111101000000~q ) # ((\U1|Inst_ov7670_registers|sreg.0101001100101001~q ) # ((\U1|Inst_ov7670_registers|sreg.0100110101000000~q ) # 
// (\U1|Inst_ov7670_registers|sreg.0100111000100000~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.0100111101000000~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.0101001100101001~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.0100110101000000~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0100111000100000~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr1~0 .lut_mask = 16'hFFFE;
defparam \U1|Inst_ov7670_registers|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y10_N26
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~78 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~78_combout  = (!\U1|Inst_ov7670_registers|address [0] & (\U1|Inst_ov7670_registers|Decoder0~55_combout  & \U1|Inst_ov7670_registers|Decoder0~56_combout ))

	.dataa(\U1|Inst_ov7670_registers|address [0]),
	.datab(\U1|Inst_ov7670_registers|Decoder0~55_combout ),
	.datac(gnd),
	.datad(\U1|Inst_ov7670_registers|Decoder0~56_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~78_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~78 .lut_mask = 16'h4400;
defparam \U1|Inst_ov7670_registers|Decoder0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y10_N27
dffeas \U1|Inst_ov7670_registers|sreg.0111000100000000 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0111000100000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0111000100000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0111000100000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y11_N20
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~77 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~77_combout  = (\U1|Inst_ov7670_registers|Decoder0~56_combout  & (\U1|Inst_ov7670_registers|address [0] & (\U1|Inst_ov7670_registers|Decoder0~58_combout  & !\U1|Inst_ov7670_registers|address [2])))

	.dataa(\U1|Inst_ov7670_registers|Decoder0~56_combout ),
	.datab(\U1|Inst_ov7670_registers|address [0]),
	.datac(\U1|Inst_ov7670_registers|Decoder0~58_combout ),
	.datad(\U1|Inst_ov7670_registers|address [2]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~77_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~77 .lut_mask = 16'h0080;
defparam \U1|Inst_ov7670_registers|Decoder0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y11_N21
dffeas \U1|Inst_ov7670_registers|sreg.0110100100000000 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0110100100000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0110100100000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0110100100000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y10_N2
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr1~2 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr1~2_combout  = (\U1|Inst_ov7670_registers|sreg.0111000100000000~q ) # ((\U1|Inst_ov7670_registers|sreg.0110100100000000~q ) # (\U1|Inst_ov7670_registers|sreg.1111111111111111~q ))

	.dataa(\U1|Inst_ov7670_registers|sreg.0111000100000000~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.0110100100000000~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr1~2 .lut_mask = 16'hFEFE;
defparam \U1|Inst_ov7670_registers|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y10_N22
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr1~4 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr1~4_combout  = (\U1|Inst_ov7670_registers|WideOr1~1_combout ) # (((\U1|Inst_ov7670_registers|WideOr1~0_combout ) # (\U1|Inst_ov7670_registers|WideOr1~2_combout )) # (!\U1|Inst_ov7670_registers|WideOr1~3_combout ))

	.dataa(\U1|Inst_ov7670_registers|WideOr1~1_combout ),
	.datab(\U1|Inst_ov7670_registers|WideOr1~3_combout ),
	.datac(\U1|Inst_ov7670_registers|WideOr1~0_combout ),
	.datad(\U1|Inst_ov7670_registers|WideOr1~2_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr1~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr1~4 .lut_mask = 16'hFFFB;
defparam \U1|Inst_ov7670_registers|WideOr1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y9_N22
cycloneive_lcell_comb \U1|Inst_i2c_sender|data_sr[18]~feeder (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr[18]~feeder_combout  = \U1|Inst_ov7670_registers|WideOr1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|Inst_ov7670_registers|WideOr1~4_combout ),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[18]~feeder .lut_mask = 16'hFF00;
defparam \U1|Inst_i2c_sender|data_sr[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y11_N18
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~88 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~88_combout  = (\U1|Inst_ov7670_registers|Decoder0~58_combout  & (\U1|Inst_ov7670_registers|address [0] & (\U1|Inst_ov7670_registers|Decoder0~63_combout  & !\U1|Inst_ov7670_registers|address [2])))

	.dataa(\U1|Inst_ov7670_registers|Decoder0~58_combout ),
	.datab(\U1|Inst_ov7670_registers|address [0]),
	.datac(\U1|Inst_ov7670_registers|Decoder0~63_combout ),
	.datad(\U1|Inst_ov7670_registers|address [2]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~88_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~88 .lut_mask = 16'h0080;
defparam \U1|Inst_ov7670_registers|Decoder0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y11_N19
dffeas \U1|Inst_ov7670_registers|sreg.0011001100001011 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011001100001011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011001100001011 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011001100001011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y10_N8
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~114 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~114_combout  = (\U1|Inst_ov7670_registers|address [4] & (!\U1|Inst_ov7670_registers|address [5] & (\U1|Inst_ov7670_registers|address [2] & \U1|Inst_ov7670_registers|Decoder0~49_combout )))

	.dataa(\U1|Inst_ov7670_registers|address [4]),
	.datab(\U1|Inst_ov7670_registers|address [5]),
	.datac(\U1|Inst_ov7670_registers|address [2]),
	.datad(\U1|Inst_ov7670_registers|Decoder0~49_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~114_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~114 .lut_mask = 16'h2000;
defparam \U1|Inst_ov7670_registers|Decoder0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y10_N9
dffeas \U1|Inst_ov7670_registers|sreg.0011001010100100 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011001010100100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011001010100100 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011001010100100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y10_N14
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr2~6 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr2~6_combout  = (!\U1|Inst_ov7670_registers|sreg.1011001110000010~q  & (!\U1|Inst_ov7670_registers|sreg.0011001100001011~q  & (!\U1|Inst_ov7670_registers|sreg.1010001000000010~q  & 
// !\U1|Inst_ov7670_registers|sreg.0011001010100100~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.1011001110000010~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.0011001100001011~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.1010001000000010~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0011001010100100~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr2~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr2~6 .lut_mask = 16'h0001;
defparam \U1|Inst_ov7670_registers|WideOr2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y10_N26
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr2~7 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr2~7_combout  = (!\U1|Inst_ov7670_registers|sreg.1011001000001110~q  & \U1|Inst_ov7670_registers|WideOr2~6_combout )

	.dataa(\U1|Inst_ov7670_registers|sreg.1011001000001110~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|Inst_ov7670_registers|WideOr2~6_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr2~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr2~7 .lut_mask = 16'h5500;
defparam \U1|Inst_ov7670_registers|WideOr2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y10_N0
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~111 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~111_combout  = (\U1|Inst_ov7670_registers|Decoder0~51_combout  & (!\U1|Inst_ov7670_registers|address [2] & (!\U1|Inst_ov7670_registers|address [4] & \U1|Inst_ov7670_registers|address [5])))

	.dataa(\U1|Inst_ov7670_registers|Decoder0~51_combout ),
	.datab(\U1|Inst_ov7670_registers|address [2]),
	.datac(\U1|Inst_ov7670_registers|address [4]),
	.datad(\U1|Inst_ov7670_registers|address [5]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~111_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~111 .lut_mask = 16'h0200;
defparam \U1|Inst_ov7670_registers|Decoder0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y10_N1
dffeas \U1|Inst_ov7670_registers|sreg.0011011100011101 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011011100011101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011011100011101 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011011100011101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y10_N8
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr2~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr2~1_combout  = (\U1|Inst_ov7670_registers|sreg.1011000100001100~q ) # ((\U1|Inst_ov7670_registers|sreg.0011011100011101~q ) # ((\U1|Inst_ov7670_registers|sreg.1011000010000100~q ) # 
// (\U1|Inst_ov7670_registers|sreg.0111000100000000~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.1011000100001100~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.0011011100011101~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.1011000010000100~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0111000100000000~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr2~1 .lut_mask = 16'hFFFE;
defparam \U1|Inst_ov7670_registers|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y11_N8
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~82 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~82_combout  = (\U1|Inst_ov7670_registers|Decoder0~60_combout  & (\U1|Inst_ov7670_registers|Decoder0~74_combout  & (\U1|Inst_ov7670_registers|address [1] & \U1|Inst_ov7670_registers|Decoder0~59_combout )))

	.dataa(\U1|Inst_ov7670_registers|Decoder0~60_combout ),
	.datab(\U1|Inst_ov7670_registers|Decoder0~74_combout ),
	.datac(\U1|Inst_ov7670_registers|address [1]),
	.datad(\U1|Inst_ov7670_registers|Decoder0~59_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~82_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~82 .lut_mask = 16'h8000;
defparam \U1|Inst_ov7670_registers|Decoder0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y11_N9
dffeas \U1|Inst_ov7670_registers|sreg.0010001010010001 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0010001010010001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0010001010010001 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0010001010010001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y10_N4
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~110 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~110_combout  = (!\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|address [5] & (!\U1|Inst_ov7670_registers|address [2] & \U1|Inst_ov7670_registers|Decoder0~49_combout )))

	.dataa(\U1|Inst_ov7670_registers|address [4]),
	.datab(\U1|Inst_ov7670_registers|address [5]),
	.datac(\U1|Inst_ov7670_registers|address [2]),
	.datad(\U1|Inst_ov7670_registers|Decoder0~49_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~110_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~110 .lut_mask = 16'h0400;
defparam \U1|Inst_ov7670_registers|Decoder0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y10_N5
dffeas \U1|Inst_ov7670_registers|sreg.0011010100001011 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011010100001011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011010100001011 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011010100001011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y11_N14
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~109 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~109_combout  = (\U1|Inst_ov7670_registers|address [4] & (!\U1|Inst_ov7670_registers|address [5] & (\U1|Inst_ov7670_registers|address [1] & \U1|Inst_ov7670_registers|Decoder0~61_combout )))

	.dataa(\U1|Inst_ov7670_registers|address [4]),
	.datab(\U1|Inst_ov7670_registers|address [5]),
	.datac(\U1|Inst_ov7670_registers|address [1]),
	.datad(\U1|Inst_ov7670_registers|Decoder0~61_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~109_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~109 .lut_mask = 16'h2000;
defparam \U1|Inst_ov7670_registers|Decoder0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y11_N15
dffeas \U1|Inst_ov7670_registers|sreg.0010000100000010 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0010000100000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0010000100000010 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0010000100000010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y10_N30
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr2~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr2~0_combout  = (\U1|Inst_ov7670_registers|sreg.0010001010010001~q ) # ((\U1|Inst_ov7670_registers|sreg.0011010100001011~q ) # ((\U1|Inst_ov7670_registers|sreg.0111010000010000~q ) # 
// (\U1|Inst_ov7670_registers|sreg.0010000100000010~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.0010001010010001~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.0011010100001011~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.0111010000010000~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0010000100000010~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr2~0 .lut_mask = 16'hFFFE;
defparam \U1|Inst_ov7670_registers|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y11_N2
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~83 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~83_combout  = (\U1|Inst_ov7670_registers|Decoder0~63_combout  & (!\U1|Inst_ov7670_registers|address [0] & (\U1|Inst_ov7670_registers|address [2] & \U1|Inst_ov7670_registers|Decoder0~58_combout )))

	.dataa(\U1|Inst_ov7670_registers|Decoder0~63_combout ),
	.datab(\U1|Inst_ov7670_registers|address [0]),
	.datac(\U1|Inst_ov7670_registers|address [2]),
	.datad(\U1|Inst_ov7670_registers|Decoder0~58_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~83_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~83 .lut_mask = 16'h2000;
defparam \U1|Inst_ov7670_registers|Decoder0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y11_N3
dffeas \U1|Inst_ov7670_registers|sreg.0011100001110001 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011100001110001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011100001110001 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011100001110001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y10_N28
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~112 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~112_combout  = (!\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|address [2] & (\U1|Inst_ov7670_registers|Decoder0~49_combout  & \U1|Inst_ov7670_registers|address [5])))

	.dataa(\U1|Inst_ov7670_registers|address [4]),
	.datab(\U1|Inst_ov7670_registers|address [2]),
	.datac(\U1|Inst_ov7670_registers|Decoder0~49_combout ),
	.datad(\U1|Inst_ov7670_registers|address [5]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~112_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~112 .lut_mask = 16'h4000;
defparam \U1|Inst_ov7670_registers|Decoder0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y10_N29
dffeas \U1|Inst_ov7670_registers|sreg.0011110001111000 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011110001111000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011110001111000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011110001111000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y11_N10
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~84 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~84_combout  = (\U1|Inst_ov7670_registers|Decoder0~58_combout  & (!\U1|Inst_ov7670_registers|address [0] & (\U1|Inst_ov7670_registers|Decoder0~63_combout  & !\U1|Inst_ov7670_registers|address [2])))

	.dataa(\U1|Inst_ov7670_registers|Decoder0~58_combout ),
	.datab(\U1|Inst_ov7670_registers|address [0]),
	.datac(\U1|Inst_ov7670_registers|Decoder0~63_combout ),
	.datad(\U1|Inst_ov7670_registers|address [2]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~84_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~84 .lut_mask = 16'h0020;
defparam \U1|Inst_ov7670_registers|Decoder0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y11_N11
dffeas \U1|Inst_ov7670_registers|sreg.0010100100000111 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0010100100000111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0010100100000111 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0010100100000111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y9_N2
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr2~2 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr2~2_combout  = (!\U1|Inst_ov7670_registers|sreg.0110100100000000~q  & (!\U1|Inst_ov7670_registers|sreg.0011100001110001~q  & (!\U1|Inst_ov7670_registers|sreg.0011110001111000~q  & 
// !\U1|Inst_ov7670_registers|sreg.0010100100000111~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.0110100100000000~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.0011100001110001~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.0011110001111000~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0010100100000111~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr2~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr2~2 .lut_mask = 16'h0001;
defparam \U1|Inst_ov7670_registers|WideOr2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y11_N4
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~86 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~86_combout  = (\U1|Inst_ov7670_registers|Decoder0~58_combout  & (\U1|Inst_ov7670_registers|address [0] & (\U1|Inst_ov7670_registers|Decoder0~63_combout  & \U1|Inst_ov7670_registers|address [2])))

	.dataa(\U1|Inst_ov7670_registers|Decoder0~58_combout ),
	.datab(\U1|Inst_ov7670_registers|address [0]),
	.datac(\U1|Inst_ov7670_registers|Decoder0~63_combout ),
	.datad(\U1|Inst_ov7670_registers|address [2]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~86_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~86 .lut_mask = 16'h8000;
defparam \U1|Inst_ov7670_registers|Decoder0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y11_N5
dffeas \U1|Inst_ov7670_registers|sreg.0011100100101010 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011100100101010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011100100101010 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011100100101010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y10_N6
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~85 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~85_combout  = (\U1|Inst_ov7670_registers|Decoder0~56_combout  & (!\U1|Inst_ov7670_registers|address [2] & (\U1|Inst_ov7670_registers|Decoder0~72_combout  & \U1|Inst_ov7670_registers|address [0])))

	.dataa(\U1|Inst_ov7670_registers|Decoder0~56_combout ),
	.datab(\U1|Inst_ov7670_registers|address [2]),
	.datac(\U1|Inst_ov7670_registers|Decoder0~72_combout ),
	.datad(\U1|Inst_ov7670_registers|address [0]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~85_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~85 .lut_mask = 16'h2000;
defparam \U1|Inst_ov7670_registers|Decoder0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y10_N7
dffeas \U1|Inst_ov7670_registers|sreg.0011101000000100 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011101000000100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011101000000100 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011101000000100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y9_N24
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr2~3 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr2~3_combout  = (!\U1|Inst_ov7670_registers|sreg.1111111111111111~q  & (!\U1|Inst_ov7670_registers|sreg.0110101101001010~q  & (!\U1|Inst_ov7670_registers|sreg.0011100100101010~q  & 
// !\U1|Inst_ov7670_registers|sreg.0011101000000100~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.0110101101001010~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.0011100100101010~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0011101000000100~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr2~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr2~3 .lut_mask = 16'h0001;
defparam \U1|Inst_ov7670_registers|WideOr2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y10_N16
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~113 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~113_combout  = (\U1|Inst_ov7670_registers|address [4] & (!\U1|Inst_ov7670_registers|address [5] & (!\U1|Inst_ov7670_registers|address [2] & \U1|Inst_ov7670_registers|Decoder0~49_combout )))

	.dataa(\U1|Inst_ov7670_registers|address [4]),
	.datab(\U1|Inst_ov7670_registers|address [5]),
	.datac(\U1|Inst_ov7670_registers|address [2]),
	.datad(\U1|Inst_ov7670_registers|Decoder0~49_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~113_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~113 .lut_mask = 16'h0200;
defparam \U1|Inst_ov7670_registers|Decoder0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y10_N17
dffeas \U1|Inst_ov7670_registers|sreg.0011110111000000 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011110111000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011110111000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011110111000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y10_N2
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~87 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~87_combout  = (\U1|Inst_ov7670_registers|Decoder0~63_combout  & (\U1|Inst_ov7670_registers|address [2] & (\U1|Inst_ov7670_registers|address [0] & \U1|Inst_ov7670_registers|Decoder0~72_combout )))

	.dataa(\U1|Inst_ov7670_registers|Decoder0~63_combout ),
	.datab(\U1|Inst_ov7670_registers|address [2]),
	.datac(\U1|Inst_ov7670_registers|address [0]),
	.datad(\U1|Inst_ov7670_registers|Decoder0~72_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~87_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~87 .lut_mask = 16'h8000;
defparam \U1|Inst_ov7670_registers|Decoder0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y10_N3
dffeas \U1|Inst_ov7670_registers|sreg.0011111000000000 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0011111000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0011111000000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0011111000000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y10_N30
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr2~4 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr2~4_combout  = (!\U1|Inst_ov7670_registers|sreg.0011110111000000~q  & (!\U1|Inst_ov7670_registers|sreg.1011100000001010~q  & !\U1|Inst_ov7670_registers|sreg.0011111000000000~q ))

	.dataa(gnd),
	.datab(\U1|Inst_ov7670_registers|sreg.0011110111000000~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.1011100000001010~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0011111000000000~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr2~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr2~4 .lut_mask = 16'h0003;
defparam \U1|Inst_ov7670_registers|WideOr2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y9_N20
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr2~5 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr2~5_combout  = (\U1|Inst_ov7670_registers|WideOr2~2_combout  & (\U1|Inst_ov7670_registers|WideOr2~3_combout  & \U1|Inst_ov7670_registers|WideOr2~4_combout ))

	.dataa(\U1|Inst_ov7670_registers|WideOr2~2_combout ),
	.datab(gnd),
	.datac(\U1|Inst_ov7670_registers|WideOr2~3_combout ),
	.datad(\U1|Inst_ov7670_registers|WideOr2~4_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr2~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr2~5 .lut_mask = 16'hA000;
defparam \U1|Inst_ov7670_registers|WideOr2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y9_N12
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr2 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr2~combout  = ((\U1|Inst_ov7670_registers|WideOr2~1_combout ) # ((\U1|Inst_ov7670_registers|WideOr2~0_combout ) # (!\U1|Inst_ov7670_registers|WideOr2~5_combout ))) # (!\U1|Inst_ov7670_registers|WideOr2~7_combout )

	.dataa(\U1|Inst_ov7670_registers|WideOr2~7_combout ),
	.datab(\U1|Inst_ov7670_registers|WideOr2~1_combout ),
	.datac(\U1|Inst_ov7670_registers|WideOr2~0_combout ),
	.datad(\U1|Inst_ov7670_registers|WideOr2~5_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr2 .lut_mask = 16'hFDFF;
defparam \U1|Inst_ov7670_registers|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y9_N4
cycloneive_lcell_comb \U1|Inst_i2c_sender|data_sr[17]~feeder (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr[17]~feeder_combout  = \U1|Inst_ov7670_registers|WideOr2~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|Inst_ov7670_registers|WideOr2~combout ),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[17]~feeder .lut_mask = 16'hFF00;
defparam \U1|Inst_i2c_sender|data_sr[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y11_N20
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~89 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~89_combout  = (\U1|Inst_ov7670_registers|Decoder0~48_combout  & (!\U1|Inst_ov7670_registers|address [3] & (\U1|Inst_ov7670_registers|Decoder0~59_combout  & \U1|Inst_ov7670_registers|Decoder0~53_combout )))

	.dataa(\U1|Inst_ov7670_registers|Decoder0~48_combout ),
	.datab(\U1|Inst_ov7670_registers|address [3]),
	.datac(\U1|Inst_ov7670_registers|Decoder0~59_combout ),
	.datad(\U1|Inst_ov7670_registers|Decoder0~53_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~89_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~89 .lut_mask = 16'h2000;
defparam \U1|Inst_ov7670_registers|Decoder0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y11_N21
dffeas \U1|Inst_ov7670_registers|sreg.0000010000000000 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0000010000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0000010000000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0000010000000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y10_N10
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~116 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~116_combout  = (\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|Decoder0~76_combout  & (\U1|Inst_ov7670_registers|address [0] & !\U1|Inst_ov7670_registers|address [5])))

	.dataa(\U1|Inst_ov7670_registers|address [4]),
	.datab(\U1|Inst_ov7670_registers|Decoder0~76_combout ),
	.datac(\U1|Inst_ov7670_registers|address [0]),
	.datad(\U1|Inst_ov7670_registers|address [5]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~116_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~116 .lut_mask = 16'h0080;
defparam \U1|Inst_ov7670_registers|Decoder0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y10_N11
dffeas \U1|Inst_ov7670_registers|sreg.0000111101001011 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0000111101001011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0000111101001011 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0000111101001011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y10_N16
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~115 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~115_combout  = (\U1|Inst_ov7670_registers|address [4] & (\U1|Inst_ov7670_registers|Decoder0~76_combout  & (!\U1|Inst_ov7670_registers|address [0] & !\U1|Inst_ov7670_registers|address [5])))

	.dataa(\U1|Inst_ov7670_registers|address [4]),
	.datab(\U1|Inst_ov7670_registers|Decoder0~76_combout ),
	.datac(\U1|Inst_ov7670_registers|address [0]),
	.datad(\U1|Inst_ov7670_registers|address [5]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~115_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~115 .lut_mask = 16'h0008;
defparam \U1|Inst_ov7670_registers|Decoder0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y10_N17
dffeas \U1|Inst_ov7670_registers|sreg.0000111001100001 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0000111001100001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0000111001100001 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0000111001100001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y10_N0
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr3~2 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr3~2_combout  = (!\U1|Inst_ov7670_registers|sreg.0000111101001011~q  & (!\U1|Inst_ov7670_registers|sreg.1000111000000000~q  & (!\U1|Inst_ov7670_registers|sreg.1000111100000000~q  & 
// !\U1|Inst_ov7670_registers|sreg.0000111001100001~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.0000111101001011~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.1000111000000000~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.1000111100000000~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0000111001100001~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr3~2 .lut_mask = 16'h0001;
defparam \U1|Inst_ov7670_registers|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y10_N22
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~91 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~91_combout  = (\U1|Inst_ov7670_registers|Decoder0~63_combout  & (\U1|Inst_ov7670_registers|Decoder0~72_combout  & (\U1|Inst_ov7670_registers|address [2] & !\U1|Inst_ov7670_registers|address [0])))

	.dataa(\U1|Inst_ov7670_registers|Decoder0~63_combout ),
	.datab(\U1|Inst_ov7670_registers|Decoder0~72_combout ),
	.datac(\U1|Inst_ov7670_registers|address [2]),
	.datad(\U1|Inst_ov7670_registers|address [0]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~91_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~91 .lut_mask = 16'h0080;
defparam \U1|Inst_ov7670_registers|Decoder0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y10_N23
dffeas \U1|Inst_ov7670_registers|sreg.0000110000000000 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0000110000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0000110000000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0000110000000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y9_N22
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr3~3 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr3~3_combout  = (!\U1|Inst_ov7670_registers|sreg.0100110101000000~q  & (!\U1|Inst_ov7670_registers|sreg.1000110000000010~q  & (!\U1|Inst_ov7670_registers|sreg.0000110000000000~q  & 
// !\U1|Inst_ov7670_registers|sreg.1000110101001111~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.0100110101000000~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.1000110000000010~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.0000110000000000~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.1000110101001111~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr3~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr3~3 .lut_mask = 16'h0001;
defparam \U1|Inst_ov7670_registers|WideOr3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y9_N24
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr3~4 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr3~4_combout  = (\U1|Inst_ov7670_registers|WideOr3~2_combout  & (\U1|Inst_ov7670_registers|WideOr3~3_combout  & (!\U1|Inst_ov7670_registers|sreg.0100111101000000~q  & !\U1|Inst_ov7670_registers|sreg.0100111000100000~q )))

	.dataa(\U1|Inst_ov7670_registers|WideOr3~2_combout ),
	.datab(\U1|Inst_ov7670_registers|WideOr3~3_combout ),
	.datac(\U1|Inst_ov7670_registers|sreg.0100111101000000~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0100111000100000~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr3~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr3~4 .lut_mask = 16'h0008;
defparam \U1|Inst_ov7670_registers|WideOr3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y11_N16
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~90 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~90_combout  = (((\U1|Inst_ov7670_registers|address [2]) # (!\U1|Inst_ov7670_registers|Decoder0~74_combout )) # (!\U1|Inst_ov7670_registers|address [0])) # (!\U1|Inst_ov7670_registers|Decoder0~56_combout )

	.dataa(\U1|Inst_ov7670_registers|Decoder0~56_combout ),
	.datab(\U1|Inst_ov7670_registers|address [0]),
	.datac(\U1|Inst_ov7670_registers|address [2]),
	.datad(\U1|Inst_ov7670_registers|Decoder0~74_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~90_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~90 .lut_mask = 16'hF7FF;
defparam \U1|Inst_ov7670_registers|Decoder0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y11_N17
dffeas \U1|Inst_ov7670_registers|sreg.0000001100001010 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0000001100001010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0000001100001010 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0000001100001010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y9_N22
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr3~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr3~0_combout  = (\U1|Inst_ov7670_registers|sreg.0010001010010001~q ) # ((\U1|Inst_ov7670_registers|sreg.0010000100000010~q ) # ((\U1|Inst_ov7670_registers|sreg.0110101101001010~q ) # 
// (!\U1|Inst_ov7670_registers|sreg.0000001100001010~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.0010001010010001~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.0010000100000010~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.0110101101001010~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0000001100001010~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr3~0 .lut_mask = 16'hFEFF;
defparam \U1|Inst_ov7670_registers|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y10_N16
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr3~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr3~1_combout  = (\U1|Inst_ov7670_registers|sreg.1010001000000010~q ) # ((\U1|Inst_ov7670_registers|sreg.0110100100000000~q ) # ((\U1|Inst_ov7670_registers|sreg.0100000000010000~q ) # 
// (\U1|Inst_ov7670_registers|sreg.0010100100000111~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.1010001000000010~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.0110100100000000~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.0100000000010000~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0010100100000111~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr3~1 .lut_mask = 16'hFFFE;
defparam \U1|Inst_ov7670_registers|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y9_N6
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr3 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr3~combout  = (!\U1|Inst_ov7670_registers|sreg.0000010000000000~q  & (\U1|Inst_ov7670_registers|WideOr3~4_combout  & (!\U1|Inst_ov7670_registers|WideOr3~0_combout  & !\U1|Inst_ov7670_registers|WideOr3~1_combout )))

	.dataa(\U1|Inst_ov7670_registers|sreg.0000010000000000~q ),
	.datab(\U1|Inst_ov7670_registers|WideOr3~4_combout ),
	.datac(\U1|Inst_ov7670_registers|WideOr3~0_combout ),
	.datad(\U1|Inst_ov7670_registers|WideOr3~1_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr3 .lut_mask = 16'h0004;
defparam \U1|Inst_ov7670_registers|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y9_N26
cycloneive_lcell_comb \U1|Inst_i2c_sender|data_sr[16]~feeder (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr[16]~feeder_combout  = \U1|Inst_ov7670_registers|WideOr3~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|Inst_ov7670_registers|WideOr3~combout ),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[16]~feeder .lut_mask = 16'hFF00;
defparam \U1|Inst_i2c_sender|data_sr[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y11_N14
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~118 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~118_combout  = (\U1|Inst_ov7670_registers|Decoder0~56_combout  & (\U1|Inst_ov7670_registers|address [2] & (\U1|Inst_ov7670_registers|address [0] & \U1|Inst_ov7670_registers|Decoder0~74_combout )))

	.dataa(\U1|Inst_ov7670_registers|Decoder0~56_combout ),
	.datab(\U1|Inst_ov7670_registers|address [2]),
	.datac(\U1|Inst_ov7670_registers|address [0]),
	.datad(\U1|Inst_ov7670_registers|Decoder0~74_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~118_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~118 .lut_mask = 16'h8000;
defparam \U1|Inst_ov7670_registers|Decoder0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y11_N15
dffeas \U1|Inst_ov7670_registers|sreg.0001111000110111 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001111000110111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001111000110111 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001111000110111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y9_N14
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr4~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr4~1_combout  = (\U1|Inst_ov7670_registers|sreg.1001101000000000~q ) # (\U1|Inst_ov7670_registers|sreg.0001111000110111~q )

	.dataa(gnd),
	.datab(\U1|Inst_ov7670_registers|sreg.1001101000000000~q ),
	.datac(gnd),
	.datad(\U1|Inst_ov7670_registers|sreg.0001111000110111~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr4~1 .lut_mask = 16'hFFCC;
defparam \U1|Inst_ov7670_registers|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y10_N28
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~117 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~117_combout  = (\U1|Inst_ov7670_registers|Decoder0~51_combout  & (\U1|Inst_ov7670_registers|address [2] & (\U1|Inst_ov7670_registers|address [4] & !\U1|Inst_ov7670_registers|address [5])))

	.dataa(\U1|Inst_ov7670_registers|Decoder0~51_combout ),
	.datab(\U1|Inst_ov7670_registers|address [2]),
	.datac(\U1|Inst_ov7670_registers|address [4]),
	.datad(\U1|Inst_ov7670_registers|address [5]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~117_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~117 .lut_mask = 16'h0080;
defparam \U1|Inst_ov7670_registers|Decoder0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y10_N29
dffeas \U1|Inst_ov7670_registers|sreg.0001100100000011 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001100100000011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001100100000011 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001100100000011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y11_N0
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~93 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~93_combout  = (\U1|Inst_ov7670_registers|Decoder0~56_combout  & (!\U1|Inst_ov7670_registers|address [2] & (!\U1|Inst_ov7670_registers|address [0] & \U1|Inst_ov7670_registers|Decoder0~74_combout )))

	.dataa(\U1|Inst_ov7670_registers|Decoder0~56_combout ),
	.datab(\U1|Inst_ov7670_registers|address [2]),
	.datac(\U1|Inst_ov7670_registers|address [0]),
	.datad(\U1|Inst_ov7670_registers|Decoder0~74_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~93_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~93 .lut_mask = 16'h0200;
defparam \U1|Inst_ov7670_registers|Decoder0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y11_N1
dffeas \U1|Inst_ov7670_registers|sreg.0001101001111011 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001101001111011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001101001111011 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001101001111011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y11_N22
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~92 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~92_combout  = (\U1|Inst_ov7670_registers|address [2] & (\U1|Inst_ov7670_registers|address [0] & (\U1|Inst_ov7670_registers|Decoder0~63_combout  & \U1|Inst_ov7670_registers|Decoder0~74_combout )))

	.dataa(\U1|Inst_ov7670_registers|address [2]),
	.datab(\U1|Inst_ov7670_registers|address [0]),
	.datac(\U1|Inst_ov7670_registers|Decoder0~63_combout ),
	.datad(\U1|Inst_ov7670_registers|Decoder0~74_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~92_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~92 .lut_mask = 16'h8000;
defparam \U1|Inst_ov7670_registers|Decoder0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y11_N23
dffeas \U1|Inst_ov7670_registers|sreg.0001100001100001 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001100001100001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001100001100001 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001100001100001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y9_N12
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr4~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr4~0_combout  = (\U1|Inst_ov7670_registers|sreg.0001100100000011~q ) # ((\U1|Inst_ov7670_registers|sreg.0001101001111011~q ) # ((\U1|Inst_ov7670_registers|sreg.0101100000011110~q ) # 
// (\U1|Inst_ov7670_registers|sreg.0001100001100001~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.0001100100000011~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.0001101001111011~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.0101100000011110~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0001100001100001~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr4~0 .lut_mask = 16'hFFFE;
defparam \U1|Inst_ov7670_registers|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y9_N16
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr4 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr4~combout  = (\U1|Inst_ov7670_registers|WideOr4~1_combout ) # (((\U1|Inst_ov7670_registers|WideOr4~0_combout ) # (!\U1|Inst_ov7670_registers|WideOr3~4_combout )) # (!\U1|Inst_ov7670_registers|WideOr2~5_combout ))

	.dataa(\U1|Inst_ov7670_registers|WideOr4~1_combout ),
	.datab(\U1|Inst_ov7670_registers|WideOr2~5_combout ),
	.datac(\U1|Inst_ov7670_registers|WideOr4~0_combout ),
	.datad(\U1|Inst_ov7670_registers|WideOr3~4_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr4 .lut_mask = 16'hFBFF;
defparam \U1|Inst_ov7670_registers|WideOr4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y9_N28
cycloneive_lcell_comb \U1|Inst_i2c_sender|data_sr[15]~feeder (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr[15]~feeder_combout  = \U1|Inst_ov7670_registers|WideOr4~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|Inst_ov7670_registers|WideOr4~combout ),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[15]~feeder .lut_mask = 16'hFF00;
defparam \U1|Inst_i2c_sender|data_sr[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y11_N2
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~96 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~96_combout  = (\U1|Inst_ov7670_registers|address [2] & (!\U1|Inst_ov7670_registers|address [0] & (\U1|Inst_ov7670_registers|Decoder0~63_combout  & \U1|Inst_ov7670_registers|Decoder0~74_combout )))

	.dataa(\U1|Inst_ov7670_registers|address [2]),
	.datab(\U1|Inst_ov7670_registers|address [0]),
	.datac(\U1|Inst_ov7670_registers|Decoder0~63_combout ),
	.datad(\U1|Inst_ov7670_registers|Decoder0~74_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~96_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~96 .lut_mask = 16'h2000;
defparam \U1|Inst_ov7670_registers|Decoder0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y11_N3
dffeas \U1|Inst_ov7670_registers|sreg.0001011100010001 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001011100010001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001011100010001 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001011100010001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y9_N6
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr6~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr6~0_combout  = (!\U1|Inst_ov7670_registers|sreg.1111111111111111~q  & (!\U1|Inst_ov7670_registers|sreg.0011011100011101~q  & (!\U1|Inst_ov7670_registers|sreg.0001011100010001~q  & 
// !\U1|Inst_ov7670_registers|sreg.0001111000110111~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.0011011100011101~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.0001011100010001~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0001111000110111~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr6~0 .lut_mask = 16'h0001;
defparam \U1|Inst_ov7670_registers|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y9_N0
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~94 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~94_combout  = (!\U1|Inst_ov7670_registers|address [2] & (!\U1|Inst_ov7670_registers|address [0] & (\U1|Inst_ov7670_registers|Decoder0~60_combout  & \U1|Inst_ov7670_registers|Decoder0~53_combout )))

	.dataa(\U1|Inst_ov7670_registers|address [2]),
	.datab(\U1|Inst_ov7670_registers|address [0]),
	.datac(\U1|Inst_ov7670_registers|Decoder0~60_combout ),
	.datad(\U1|Inst_ov7670_registers|Decoder0~53_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~94_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~94 .lut_mask = 16'h1000;
defparam \U1|Inst_ov7670_registers|Decoder0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y9_N1
dffeas \U1|Inst_ov7670_registers|sreg.0001010001001000 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001010001001000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001010001001000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001010001001000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y10_N2
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr5~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr5~0_combout  = (\U1|Inst_ov7670_registers|sreg.0001010001001000~q ) # ((\U1|Inst_ov7670_registers|sreg.0011010100001011~q ) # ((\U1|Inst_ov7670_registers|sreg.0111010000010000~q ) # 
// (\U1|Inst_ov7670_registers|sreg.0011110001111000~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.0001010001001000~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.0011010100001011~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.0111010000010000~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0011110001111000~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr5~0 .lut_mask = 16'hFFFE;
defparam \U1|Inst_ov7670_registers|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y11_N24
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~95 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~95_combout  = (\U1|Inst_ov7670_registers|Decoder0~56_combout  & (!\U1|Inst_ov7670_registers|address [0] & (\U1|Inst_ov7670_registers|address [2] & \U1|Inst_ov7670_registers|Decoder0~74_combout )))

	.dataa(\U1|Inst_ov7670_registers|Decoder0~56_combout ),
	.datab(\U1|Inst_ov7670_registers|address [0]),
	.datac(\U1|Inst_ov7670_registers|address [2]),
	.datad(\U1|Inst_ov7670_registers|Decoder0~74_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~95_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~95 .lut_mask = 16'h2000;
defparam \U1|Inst_ov7670_registers|Decoder0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y11_N25
dffeas \U1|Inst_ov7670_registers|sreg.0001011000000010 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001011000000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001011000000010 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001011000000010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y10_N14
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr5~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr5~1_combout  = (\U1|Inst_ov7670_registers|sreg.1001011000000000~q ) # ((\U1|Inst_ov7670_registers|sreg.0001011000000010~q ) # ((\U1|Inst_ov7670_registers|sreg.0011110111000000~q ) # 
// (\U1|Inst_ov7670_registers|sreg.0011111000000000~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.1001011000000000~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.0001011000000010~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.0011110111000000~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0011111000000000~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr5~1 .lut_mask = 16'hFFFE;
defparam \U1|Inst_ov7670_registers|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y10_N12
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr5~2 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr5~2_combout  = ((\U1|Inst_ov7670_registers|WideOr5~0_combout ) # ((\U1|Inst_ov7670_registers|sreg.0101010001000000~q ) # (\U1|Inst_ov7670_registers|WideOr5~1_combout ))) # (!\U1|Inst_ov7670_registers|WideOr6~0_combout )

	.dataa(\U1|Inst_ov7670_registers|WideOr6~0_combout ),
	.datab(\U1|Inst_ov7670_registers|WideOr5~0_combout ),
	.datac(\U1|Inst_ov7670_registers|sreg.0101010001000000~q ),
	.datad(\U1|Inst_ov7670_registers|WideOr5~1_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr5~2 .lut_mask = 16'hFFFD;
defparam \U1|Inst_ov7670_registers|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y9_N24
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr5 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr5~combout  = (\U1|Inst_ov7670_registers|sreg.0000010000000000~q ) # ((\U1|Inst_ov7670_registers|WideOr5~2_combout ) # (!\U1|Inst_ov7670_registers|WideOr3~4_combout ))

	.dataa(\U1|Inst_ov7670_registers|sreg.0000010000000000~q ),
	.datab(\U1|Inst_ov7670_registers|WideOr3~4_combout ),
	.datac(gnd),
	.datad(\U1|Inst_ov7670_registers|WideOr5~2_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr5~combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr5 .lut_mask = 16'hFFBB;
defparam \U1|Inst_ov7670_registers|WideOr5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y9_N10
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr6~3 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr6~3_combout  = (\U1|Inst_ov7670_registers|WideOr6~0_combout  & (!\U1|Inst_ov7670_registers|sreg.0010001010010001~q  & (!\U1|Inst_ov7670_registers|sreg.0101001000010111~q  & !\U1|Inst_ov7670_registers|sreg.0001101001111011~q 
// )))

	.dataa(\U1|Inst_ov7670_registers|WideOr6~0_combout ),
	.datab(\U1|Inst_ov7670_registers|sreg.0010001010010001~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.0101001000010111~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0001101001111011~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr6~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr6~3 .lut_mask = 16'h0002;
defparam \U1|Inst_ov7670_registers|WideOr6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y9_N28
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~97 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~97_combout  = (!\U1|Inst_ov7670_registers|address [2] & (\U1|Inst_ov7670_registers|Decoder0~99_combout  & !\U1|Inst_ov7670_registers|address [0]))

	.dataa(\U1|Inst_ov7670_registers|address [2]),
	.datab(\U1|Inst_ov7670_registers|Decoder0~99_combout ),
	.datac(\U1|Inst_ov7670_registers|address [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~97_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~97 .lut_mask = 16'h0404;
defparam \U1|Inst_ov7670_registers|Decoder0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y9_N29
dffeas \U1|Inst_ov7670_registers|sreg.0001001000000100 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001001000000100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001001000000100 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001001000000100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y9_N20
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr6~2 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr6~2_combout  = (\U1|Inst_ov7670_registers|sreg.0001001000000100~q ) # ((\U1|Inst_ov7670_registers|sreg.0011101000000100~q ) # ((\U1|Inst_ov7670_registers|sreg.0110101101001010~q ) # 
// (!\U1|Inst_ov7670_registers|sreg.0000001100001010~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.0001001000000100~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.0011101000000100~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.0110101101001010~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0000001100001010~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr6~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr6~2 .lut_mask = 16'hFEFF;
defparam \U1|Inst_ov7670_registers|WideOr6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y9_N6
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr6~4 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr6~4_combout  = (\U1|Inst_ov7670_registers|sreg.0101001100101001~q ) # ((\U1|Inst_ov7670_registers|WideOr6~2_combout ) # (!\U1|Inst_ov7670_registers|WideOr6~3_combout ))

	.dataa(gnd),
	.datab(\U1|Inst_ov7670_registers|sreg.0101001100101001~q ),
	.datac(\U1|Inst_ov7670_registers|WideOr6~3_combout ),
	.datad(\U1|Inst_ov7670_registers|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr6~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr6~4 .lut_mask = 16'hFFCF;
defparam \U1|Inst_ov7670_registers|WideOr6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y9_N2
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr6~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr6~1_combout  = (((\U1|Inst_ov7670_registers|sreg.0100111101000000~q ) # (\U1|Inst_ov7670_registers|sreg.0100111000100000~q )) # (!\U1|Inst_ov7670_registers|WideOr2~7_combout )) # 
// (!\U1|Inst_ov7670_registers|WideOr3~2_combout )

	.dataa(\U1|Inst_ov7670_registers|WideOr3~2_combout ),
	.datab(\U1|Inst_ov7670_registers|WideOr2~7_combout ),
	.datac(\U1|Inst_ov7670_registers|sreg.0100111101000000~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0100111000100000~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr6~1 .lut_mask = 16'hFFF7;
defparam \U1|Inst_ov7670_registers|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y10_N20
cycloneive_lcell_comb \U1|Inst_ov7670_registers|sreg~78 (
// Equation(s):
// \U1|Inst_ov7670_registers|sreg~78_combout  = (\U1|Inst_ov7670_registers|Decoder0~63_combout  & (!\U1|Inst_ov7670_registers|address [2] & (!\U1|Inst_ov7670_registers|address [4] & !\U1|Inst_ov7670_registers|address [5])))

	.dataa(\U1|Inst_ov7670_registers|Decoder0~63_combout ),
	.datab(\U1|Inst_ov7670_registers|address [2]),
	.datac(\U1|Inst_ov7670_registers|address [4]),
	.datad(\U1|Inst_ov7670_registers|address [5]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|sreg~78_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg~78 .lut_mask = 16'h0002;
defparam \U1|Inst_ov7670_registers|sreg~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y10_N21
dffeas \U1|Inst_ov7670_registers|sreg.0001001010000000 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|sreg~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001001010000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001001010000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001001010000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y10_N6
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr6~5 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr6~5_combout  = (\U1|Inst_ov7670_registers|sreg.1001011000000000~q ) # ((\U1|Inst_ov7670_registers|sreg.0001011000000010~q ) # ((\U1|Inst_ov7670_registers|sreg.0001001010000000~q ) # 
// (\U1|Inst_ov7670_registers|sreg.0011111000000000~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.1001011000000000~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.0001011000000010~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.0001001010000000~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0011111000000000~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr6~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr6~5 .lut_mask = 16'hFFFE;
defparam \U1|Inst_ov7670_registers|WideOr6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y9_N8
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr6~6 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr6~6_combout  = (\U1|Inst_ov7670_registers|WideOr6~4_combout ) # ((\U1|Inst_ov7670_registers|WideOr6~1_combout ) # ((\U1|Inst_ov7670_registers|WideOr6~5_combout ) # (\U1|Inst_ov7670_registers|sreg.1001101000000000~q )))

	.dataa(\U1|Inst_ov7670_registers|WideOr6~4_combout ),
	.datab(\U1|Inst_ov7670_registers|WideOr6~1_combout ),
	.datac(\U1|Inst_ov7670_registers|WideOr6~5_combout ),
	.datad(\U1|Inst_ov7670_registers|sreg.1001101000000000~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr6~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr6~6 .lut_mask = 16'hFFFE;
defparam \U1|Inst_ov7670_registers|WideOr6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y9_N14
cycloneive_lcell_comb \U1|Inst_i2c_sender|data_sr[13]~feeder (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr[13]~feeder_combout  = \U1|Inst_ov7670_registers|WideOr6~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|Inst_ov7670_registers|WideOr6~6_combout ),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[13]~feeder .lut_mask = 16'hFF00;
defparam \U1|Inst_i2c_sender|data_sr[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y9_N30
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~98 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~98_combout  = (!\U1|Inst_ov7670_registers|address [2] & (\U1|Inst_ov7670_registers|Decoder0~99_combout  & \U1|Inst_ov7670_registers|address [0]))

	.dataa(\U1|Inst_ov7670_registers|address [2]),
	.datab(\U1|Inst_ov7670_registers|Decoder0~99_combout ),
	.datac(\U1|Inst_ov7670_registers|address [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~98_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~98 .lut_mask = 16'h4040;
defparam \U1|Inst_ov7670_registers|Decoder0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y9_N31
dffeas \U1|Inst_ov7670_registers|sreg.0001000101000000 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001000101000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001000101000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001000101000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y9_N16
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr7~6 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr7~6_combout  = (!\U1|Inst_ov7670_registers|sreg.0001000101000000~q  & (!\U1|Inst_ov7670_registers|sreg.0100110101000000~q  & (!\U1|Inst_ov7670_registers|sreg.0100111101000000~q  & 
// !\U1|Inst_ov7670_registers|sreg.0011110111000000~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.0001000101000000~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.0100110101000000~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.0100111101000000~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0011110111000000~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr7~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr7~6 .lut_mask = 16'h0001;
defparam \U1|Inst_ov7670_registers|WideOr7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y9_N26
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr7~4 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr7~4_combout  = (!\U1|Inst_ov7670_registers|sreg.0001100100000011~q  & (!\U1|Inst_ov7670_registers|sreg.1011001110000010~q  & (!\U1|Inst_ov7670_registers|sreg.0010000100000010~q  & 
// !\U1|Inst_ov7670_registers|sreg.0010100100000111~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.0001100100000011~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.1011001110000010~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.0010000100000010~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0010100100000111~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr7~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr7~4 .lut_mask = 16'h0001;
defparam \U1|Inst_ov7670_registers|WideOr7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y10_N14
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr15~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr15~0_combout  = (!\U1|Inst_ov7670_registers|sreg.0000111101001011~q  & (!\U1|Inst_ov7670_registers|sreg.0011001100001011~q  & (!\U1|Inst_ov7670_registers|sreg.0011010100001011~q  & 
// !\U1|Inst_ov7670_registers|sreg.1000110101001111~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.0000111101001011~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.0011001100001011~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.0011010100001011~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.1000110101001111~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr15~0 .lut_mask = 16'h0001;
defparam \U1|Inst_ov7670_registers|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y9_N2
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr7~3 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr7~3_combout  = (!\U1|Inst_ov7670_registers|sreg.1111111111111111~q  & (!\U1|Inst_ov7670_registers|sreg.0011100100101010~q  & (!\U1|Inst_ov7670_registers|sreg.0110101101001010~q  & 
// \U1|Inst_ov7670_registers|sreg.0000001100001010~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.0011100100101010~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.0110101101001010~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0000001100001010~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr7~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr7~3 .lut_mask = 16'h0100;
defparam \U1|Inst_ov7670_registers|WideOr7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y9_N20
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr7~5 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr7~5_combout  = (\U1|Inst_ov7670_registers|WideOr7~4_combout  & (\U1|Inst_ov7670_registers|WideOr15~0_combout  & \U1|Inst_ov7670_registers|WideOr7~3_combout ))

	.dataa(\U1|Inst_ov7670_registers|WideOr7~4_combout ),
	.datab(\U1|Inst_ov7670_registers|WideOr15~0_combout ),
	.datac(gnd),
	.datad(\U1|Inst_ov7670_registers|WideOr7~3_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr7~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr7~5 .lut_mask = 16'h8800;
defparam \U1|Inst_ov7670_registers|WideOr7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y10_N8
cycloneive_lcell_comb \U1|Inst_ov7670_registers|Decoder0~119 (
// Equation(s):
// \U1|Inst_ov7670_registers|Decoder0~119_combout  = (\U1|Inst_ov7670_registers|Decoder0~51_combout  & (!\U1|Inst_ov7670_registers|address [2] & (\U1|Inst_ov7670_registers|address [4] & !\U1|Inst_ov7670_registers|address [5])))

	.dataa(\U1|Inst_ov7670_registers|Decoder0~51_combout ),
	.datab(\U1|Inst_ov7670_registers|address [2]),
	.datac(\U1|Inst_ov7670_registers|address [4]),
	.datad(\U1|Inst_ov7670_registers|address [5]),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|Decoder0~119_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|Decoder0~119 .lut_mask = 16'h0020;
defparam \U1|Inst_ov7670_registers|Decoder0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y10_N9
dffeas \U1|Inst_ov7670_registers|sreg.0001000100000000 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|Decoder0~119_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_ov7670_registers|sreg.0001000100000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|sreg.0001000100000000 .is_wysiwyg = "true";
defparam \U1|Inst_ov7670_registers|sreg.0001000100000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y10_N26
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr7~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr7~0_combout  = (\U1|Inst_ov7670_registers|sreg.0001000100000000~q ) # ((\U1|Inst_ov7670_registers|sreg.0001011100010001~q ) # ((\U1|Inst_ov7670_registers|sreg.0110100100000000~q ) # 
// (\U1|Inst_ov7670_registers|sreg.0111000100000000~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.0001000100000000~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.0001011100010001~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.0110100100000000~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0111000100000000~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr7~0 .lut_mask = 16'hFFFE;
defparam \U1|Inst_ov7670_registers|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y9_N0
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr7~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr7~1_combout  = (!\U1|Inst_ov7670_registers|sreg.1011000100001100~q  & (!\U1|Inst_ov7670_registers|sreg.0011011100011101~q  & (!\U1|Inst_ov7670_registers|sreg.0101001100101001~q  & 
// !\U1|Inst_ov7670_registers|sreg.0101000100001100~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.1011000100001100~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.0011011100011101~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.0101001100101001~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0101000100001100~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr7~1 .lut_mask = 16'h0001;
defparam \U1|Inst_ov7670_registers|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y10_N28
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr7~2 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr7~2_combout  = (\U1|Inst_ov7670_registers|sreg.1000111100000000~q ) # ((\U1|Inst_ov7670_registers|sreg.1001000100000000~q ) # ((\U1|Inst_ov7670_registers|WideOr7~0_combout ) # (!\U1|Inst_ov7670_registers|WideOr7~1_combout 
// )))

	.dataa(\U1|Inst_ov7670_registers|sreg.1000111100000000~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.1001000100000000~q ),
	.datac(\U1|Inst_ov7670_registers|WideOr7~0_combout ),
	.datad(\U1|Inst_ov7670_registers|WideOr7~1_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr7~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr7~2 .lut_mask = 16'hFEFF;
defparam \U1|Inst_ov7670_registers|WideOr7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y9_N10
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr7 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr7~combout  = ((\U1|Inst_ov7670_registers|WideOr7~2_combout ) # (!\U1|Inst_ov7670_registers|WideOr7~5_combout )) # (!\U1|Inst_ov7670_registers|WideOr7~6_combout )

	.dataa(\U1|Inst_ov7670_registers|WideOr7~6_combout ),
	.datab(\U1|Inst_ov7670_registers|WideOr7~5_combout ),
	.datac(gnd),
	.datad(\U1|Inst_ov7670_registers|WideOr7~2_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr7 .lut_mask = 16'hFF77;
defparam \U1|Inst_ov7670_registers|WideOr7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y10_N6
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr8~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr8~0_combout  = (\U1|Inst_ov7670_registers|sreg.1111111111111111~q ) # ((\U1|Inst_ov7670_registers|sreg.1011001110000010~q ) # ((\U1|Inst_ov7670_registers|sreg.1011000010000100~q ) # 
// (\U1|Inst_ov7670_registers|sreg.0011001010100100~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.1011001110000010~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.1011000010000100~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0011001010100100~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr8~0 .lut_mask = 16'hFFFE;
defparam \U1|Inst_ov7670_registers|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y10_N30
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr8 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr8~combout  = (\U1|Inst_ov7670_registers|sreg.0011110111000000~q ) # ((\U1|Inst_ov7670_registers|sreg.0010001010010001~q ) # ((\U1|Inst_ov7670_registers|sreg.0001001010000000~q ) # 
// (\U1|Inst_ov7670_registers|WideOr8~0_combout )))

	.dataa(\U1|Inst_ov7670_registers|sreg.0011110111000000~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.0010001010010001~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.0001001010000000~q ),
	.datad(\U1|Inst_ov7670_registers|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr8~combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr8 .lut_mask = 16'hFFFE;
defparam \U1|Inst_ov7670_registers|WideOr8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y9_N8
cycloneive_lcell_comb \U1|Inst_i2c_sender|data_sr[10]~feeder (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr[10]~feeder_combout  = \U1|Inst_ov7670_registers|WideOr8~combout 

	.dataa(\U1|Inst_ov7670_registers|WideOr8~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[10]~feeder .lut_mask = 16'hAAAA;
defparam \U1|Inst_i2c_sender|data_sr[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y9_N28
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr9~2 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr9~2_combout  = (!\U1|Inst_ov7670_registers|sreg.0011110001111000~q  & (!\U1|Inst_ov7670_registers|sreg.0001100001100001~q  & (!\U1|Inst_ov7670_registers|sreg.0011100001110001~q  & 
// !\U1|Inst_ov7670_registers|sreg.0001101001111011~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.0011110001111000~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.0001100001100001~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.0011100001110001~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0001101001111011~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr9~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr9~2 .lut_mask = 16'h0001;
defparam \U1|Inst_ov7670_registers|WideOr9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y9_N16
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr9~3 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr9~3_combout  = (!\U1|Inst_ov7670_registers|sreg.1111111111111111~q  & \U1|Inst_ov7670_registers|WideOr9~2_combout )

	.dataa(\U1|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|Inst_ov7670_registers|WideOr9~2_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr9~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr9~3 .lut_mask = 16'h5500;
defparam \U1|Inst_ov7670_registers|WideOr9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y9_N18
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr9~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr9~0_combout  = (\U1|Inst_ov7670_registers|sreg.0001010001001000~q ) # (\U1|Inst_ov7670_registers|sreg.1000110101001111~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|Inst_ov7670_registers|sreg.0001010001001000~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.1000110101001111~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr9~0 .lut_mask = 16'hFFF0;
defparam \U1|Inst_ov7670_registers|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y10_N20
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr9~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr9~1_combout  = (\U1|Inst_ov7670_registers|sreg.0000111101001011~q ) # ((\U1|Inst_ov7670_registers|sreg.0110101101001010~q ) # ((\U1|Inst_ov7670_registers|sreg.0101010001000000~q ) # 
// (\U1|Inst_ov7670_registers|sreg.0000111001100001~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.0000111101001011~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.0110101101001010~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.0101010001000000~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0000111001100001~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr9~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr9~1 .lut_mask = 16'hFFFE;
defparam \U1|Inst_ov7670_registers|WideOr9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y9_N12
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr9 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr9~combout  = ((\U1|Inst_ov7670_registers|WideOr9~0_combout ) # ((\U1|Inst_ov7670_registers|WideOr9~1_combout ) # (!\U1|Inst_ov7670_registers|WideOr7~6_combout ))) # (!\U1|Inst_ov7670_registers|WideOr9~3_combout )

	.dataa(\U1|Inst_ov7670_registers|WideOr9~3_combout ),
	.datab(\U1|Inst_ov7670_registers|WideOr9~0_combout ),
	.datac(\U1|Inst_ov7670_registers|WideOr7~6_combout ),
	.datad(\U1|Inst_ov7670_registers|WideOr9~1_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr9~combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr9 .lut_mask = 16'hFFDF;
defparam \U1|Inst_ov7670_registers|WideOr9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y9_N6
cycloneive_lcell_comb \U1|Inst_i2c_sender|data_sr[9]~feeder (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr[9]~feeder_combout  = \U1|Inst_ov7670_registers|WideOr9~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|Inst_ov7670_registers|WideOr9~combout ),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[9]~feeder .lut_mask = 16'hFF00;
defparam \U1|Inst_i2c_sender|data_sr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y9_N16
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr10~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr10~0_combout  = (\U1|Inst_ov7670_registers|sreg.0011100100101010~q ) # ((\U1|Inst_ov7670_registers|sreg.0101001100101001~q ) # (\U1|Inst_ov7670_registers|sreg.0100111000100000~q ))

	.dataa(gnd),
	.datab(\U1|Inst_ov7670_registers|sreg.0011100100101010~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.0101001100101001~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0100111000100000~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr10~0 .lut_mask = 16'hFFFC;
defparam \U1|Inst_ov7670_registers|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y10_N0
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr10~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr10~1_combout  = (!\U1|Inst_ov7670_registers|sreg.0001111000110111~q  & (!\U1|Inst_ov7670_registers|sreg.0101000000110100~q  & !\U1|Inst_ov7670_registers|sreg.0011001010100100~q ))

	.dataa(gnd),
	.datab(\U1|Inst_ov7670_registers|sreg.0001111000110111~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.0101000000110100~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0011001010100100~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr10~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr10~1 .lut_mask = 16'h0003;
defparam \U1|Inst_ov7670_registers|WideOr10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y9_N28
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr10~2 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr10~2_combout  = ((\U1|Inst_ov7670_registers|WideOr10~0_combout ) # ((\U1|Inst_ov7670_registers|sreg.0000111001100001~q ) # (!\U1|Inst_ov7670_registers|WideOr10~1_combout ))) # (!\U1|Inst_ov7670_registers|WideOr9~3_combout )

	.dataa(\U1|Inst_ov7670_registers|WideOr9~3_combout ),
	.datab(\U1|Inst_ov7670_registers|WideOr10~0_combout ),
	.datac(\U1|Inst_ov7670_registers|sreg.0000111001100001~q ),
	.datad(\U1|Inst_ov7670_registers|WideOr10~1_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr10~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr10~2 .lut_mask = 16'hFDFF;
defparam \U1|Inst_ov7670_registers|WideOr10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y9_N4
cycloneive_lcell_comb \U1|Inst_i2c_sender|data_sr[8]~feeder (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr[8]~feeder_combout  = \U1|Inst_ov7670_registers|WideOr10~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|Inst_ov7670_registers|WideOr10~2_combout ),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[8]~feeder .lut_mask = 16'hFF00;
defparam \U1|Inst_i2c_sender|data_sr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y9_N8
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr11~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr11~0_combout  = ((\U1|Inst_ov7670_registers|sreg.0011100001110001~q ) # ((\U1|Inst_ov7670_registers|sreg.0011110001111000~q ) # (!\U1|Inst_ov7670_registers|WideOr1~3_combout ))) # 
// (!\U1|Inst_ov7670_registers|WideOr6~3_combout )

	.dataa(\U1|Inst_ov7670_registers|WideOr6~3_combout ),
	.datab(\U1|Inst_ov7670_registers|sreg.0011100001110001~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.0011110001111000~q ),
	.datad(\U1|Inst_ov7670_registers|WideOr1~3_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr11~0 .lut_mask = 16'hFDFF;
defparam \U1|Inst_ov7670_registers|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y9_N30
cycloneive_lcell_comb \U1|Inst_i2c_sender|data_sr[7]~feeder (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr[7]~feeder_combout  = \U1|Inst_ov7670_registers|WideOr11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|Inst_ov7670_registers|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[7]~feeder .lut_mask = 16'hFF00;
defparam \U1|Inst_i2c_sender|data_sr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y10_N22
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr12~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr12~0_combout  = (!\U1|Inst_ov7670_registers|sreg.1011100000001010~q  & (!\U1|Inst_ov7670_registers|sreg.0001101001111011~q  & (!\U1|Inst_ov7670_registers|sreg.0101100000011110~q  & 
// !\U1|Inst_ov7670_registers|sreg.1011001000001110~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.1011100000001010~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.0001101001111011~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.0101100000011110~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.1011001000001110~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr12~0 .lut_mask = 16'h0001;
defparam \U1|Inst_ov7670_registers|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y9_N14
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr12~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr12~1_combout  = (((!\U1|Inst_ov7670_registers|WideOr7~3_combout ) # (!\U1|Inst_ov7670_registers|WideOr7~1_combout )) # (!\U1|Inst_ov7670_registers|WideOr15~0_combout )) # (!\U1|Inst_ov7670_registers|WideOr12~0_combout )

	.dataa(\U1|Inst_ov7670_registers|WideOr12~0_combout ),
	.datab(\U1|Inst_ov7670_registers|WideOr15~0_combout ),
	.datac(\U1|Inst_ov7670_registers|WideOr7~1_combout ),
	.datad(\U1|Inst_ov7670_registers|WideOr7~3_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr12~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr12~1 .lut_mask = 16'h7FFF;
defparam \U1|Inst_ov7670_registers|WideOr12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y9_N14
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr12 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr12~combout  = (\U1|Inst_ov7670_registers|sreg.0001010001001000~q ) # ((\U1|Inst_ov7670_registers|sreg.0011110001111000~q ) # (\U1|Inst_ov7670_registers|WideOr12~1_combout ))

	.dataa(\U1|Inst_ov7670_registers|sreg.0001010001001000~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.0011110001111000~q ),
	.datac(gnd),
	.datad(\U1|Inst_ov7670_registers|WideOr12~1_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr12~combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr12 .lut_mask = 16'hFFEE;
defparam \U1|Inst_ov7670_registers|WideOr12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y9_N26
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr13~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr13~0_combout  = (\U1|Inst_ov7670_registers|sreg.0001001000000100~q ) # ((\U1|Inst_ov7670_registers|sreg.0011101000000100~q ) # ((\U1|Inst_ov7670_registers|sreg.0101001000010111~q ) # 
// (\U1|Inst_ov7670_registers|sreg.0101000100001100~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.0001001000000100~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.0011101000000100~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.0101001000010111~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0101000100001100~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr13~0 .lut_mask = 16'hFFFE;
defparam \U1|Inst_ov7670_registers|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y9_N10
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr13~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr13~1_combout  = (\U1|Inst_ov7670_registers|WideOr13~0_combout ) # (((\U1|Inst_ov7670_registers|sreg.0010100100000111~q ) # (!\U1|Inst_ov7670_registers|WideOr10~1_combout )) # (!\U1|Inst_ov7670_registers|WideOr0~4_combout ))

	.dataa(\U1|Inst_ov7670_registers|WideOr13~0_combout ),
	.datab(\U1|Inst_ov7670_registers|WideOr0~4_combout ),
	.datac(\U1|Inst_ov7670_registers|sreg.0010100100000111~q ),
	.datad(\U1|Inst_ov7670_registers|WideOr10~1_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr13~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr13~1 .lut_mask = 16'hFBFF;
defparam \U1|Inst_ov7670_registers|WideOr13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y9_N8
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr13 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr13~combout  = (\U1|Inst_ov7670_registers|WideOr13~1_combout ) # ((\U1|Inst_ov7670_registers|sreg.0011011100011101~q ) # (\U1|Inst_ov7670_registers|sreg.0101100000011110~q ))

	.dataa(\U1|Inst_ov7670_registers|WideOr13~1_combout ),
	.datab(\U1|Inst_ov7670_registers|sreg.0011011100011101~q ),
	.datac(gnd),
	.datad(\U1|Inst_ov7670_registers|sreg.0101100000011110~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr13~combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr13 .lut_mask = 16'hFFEE;
defparam \U1|Inst_ov7670_registers|WideOr13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y10_N30
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr14~0 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr14~0_combout  = (\U1|Inst_ov7670_registers|sreg.1010001000000010~q ) # ((\U1|Inst_ov7670_registers|sreg.0001011000000010~q ) # ((\U1|Inst_ov7670_registers|sreg.1000110000000010~q ) # 
// (\U1|Inst_ov7670_registers|sreg.0001111000110111~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.1010001000000010~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.0001011000000010~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.1000110000000010~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0001111000110111~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr14~0 .lut_mask = 16'hFFFE;
defparam \U1|Inst_ov7670_registers|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y9_N24
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr14 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr14~combout  = (\U1|Inst_ov7670_registers|WideOr14~0_combout ) # (((\U1|Inst_ov7670_registers|sreg.0101001000010111~q ) # (!\U1|Inst_ov7670_registers|WideOr12~0_combout )) # (!\U1|Inst_ov7670_registers|WideOr7~5_combout ))

	.dataa(\U1|Inst_ov7670_registers|WideOr14~0_combout ),
	.datab(\U1|Inst_ov7670_registers|WideOr7~5_combout ),
	.datac(\U1|Inst_ov7670_registers|sreg.0101001000010111~q ),
	.datad(\U1|Inst_ov7670_registers|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr14~combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr14 .lut_mask = 16'hFBFF;
defparam \U1|Inst_ov7670_registers|WideOr14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y9_N0
cycloneive_lcell_comb \U1|Inst_i2c_sender|data_sr[4]~feeder (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr[4]~feeder_combout  = \U1|Inst_ov7670_registers|WideOr14~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|Inst_ov7670_registers|WideOr14~combout ),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[4]~feeder .lut_mask = 16'hFF00;
defparam \U1|Inst_i2c_sender|data_sr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y9_N18
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr15~1 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr15~1_combout  = (\U1|Inst_ov7670_registers|sreg.0101001100101001~q ) # ((!\U1|Inst_ov7670_registers|WideOr15~0_combout ) # (!\U1|Inst_ov7670_registers|WideOr6~3_combout ))

	.dataa(gnd),
	.datab(\U1|Inst_ov7670_registers|sreg.0101001100101001~q ),
	.datac(\U1|Inst_ov7670_registers|WideOr6~3_combout ),
	.datad(\U1|Inst_ov7670_registers|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr15~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr15~1 .lut_mask = 16'hCFFF;
defparam \U1|Inst_ov7670_registers|WideOr15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y9_N18
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr15~2 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr15~2_combout  = (\U1|Inst_ov7670_registers|sreg.0000111001100001~q ) # ((\U1|Inst_ov7670_registers|sreg.0010100100000111~q ) # ((\U1|Inst_ov7670_registers|sreg.0001100100000011~q ) # 
// (\U1|Inst_ov7670_registers|sreg.0001100001100001~q )))

	.dataa(\U1|Inst_ov7670_registers|sreg.0000111001100001~q ),
	.datab(\U1|Inst_ov7670_registers|sreg.0010100100000111~q ),
	.datac(\U1|Inst_ov7670_registers|sreg.0001100100000011~q ),
	.datad(\U1|Inst_ov7670_registers|sreg.0001100001100001~q ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr15~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr15~2 .lut_mask = 16'hFFFE;
defparam \U1|Inst_ov7670_registers|WideOr15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y9_N30
cycloneive_lcell_comb \U1|Inst_ov7670_registers|WideOr15 (
// Equation(s):
// \U1|Inst_ov7670_registers|WideOr15~combout  = (\U1|Inst_ov7670_registers|WideOr15~1_combout ) # ((\U1|Inst_ov7670_registers|sreg.0011100001110001~q ) # (\U1|Inst_ov7670_registers|WideOr15~2_combout ))

	.dataa(\U1|Inst_ov7670_registers|WideOr15~1_combout ),
	.datab(\U1|Inst_ov7670_registers|sreg.0011100001110001~q ),
	.datac(gnd),
	.datad(\U1|Inst_ov7670_registers|WideOr15~2_combout ),
	.cin(gnd),
	.combout(\U1|Inst_ov7670_registers|WideOr15~combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_ov7670_registers|WideOr15 .lut_mask = 16'hFFEE;
defparam \U1|Inst_ov7670_registers|WideOr15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y9_N22
cycloneive_lcell_comb \U1|Inst_i2c_sender|data_sr[1]~feeder (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr[1]~feeder_combout  = \U1|Inst_i2c_sender|busy_sr [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[1]~feeder .lut_mask = 16'hFF00;
defparam \U1|Inst_i2c_sender|data_sr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y9_N23
dffeas \U1|Inst_i2c_sender|data_sr[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[1] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y9_N4
cycloneive_lcell_comb \U1|Inst_i2c_sender|data_sr~15 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~15_combout  = (\U1|Inst_i2c_sender|busy_sr [31] & \U1|Inst_i2c_sender|data_sr [1])

	.dataa(\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(\U1|Inst_i2c_sender|data_sr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~15_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~15 .lut_mask = 16'hA0A0;
defparam \U1|Inst_i2c_sender|data_sr~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y9_N5
dffeas \U1|Inst_i2c_sender|data_sr[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[2] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y9_N31
dffeas \U1|Inst_i2c_sender|data_sr[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr15~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[3] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y9_N1
dffeas \U1|Inst_i2c_sender|data_sr[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr[4]~feeder_combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[4] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y9_N9
dffeas \U1|Inst_i2c_sender|data_sr[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr13~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[5] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y9_N15
dffeas \U1|Inst_i2c_sender|data_sr[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr12~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[6] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y9_N31
dffeas \U1|Inst_i2c_sender|data_sr[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr[7]~feeder_combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[7] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y9_N5
dffeas \U1|Inst_i2c_sender|data_sr[8] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr[8]~feeder_combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[8] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y9_N7
dffeas \U1|Inst_i2c_sender|data_sr[9] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr[9]~feeder_combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[9] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y9_N9
dffeas \U1|Inst_i2c_sender|data_sr[10] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr[10]~feeder_combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[10] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y9_N30
cycloneive_lcell_comb \U1|Inst_i2c_sender|data_sr~14 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~14_combout  = (\U1|Inst_i2c_sender|data_sr [10] & \U1|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|Inst_i2c_sender|data_sr [10]),
	.datad(\U1|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~14_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~14 .lut_mask = 16'hF000;
defparam \U1|Inst_i2c_sender|data_sr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y9_N31
dffeas \U1|Inst_i2c_sender|data_sr[11] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[11] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y9_N11
dffeas \U1|Inst_i2c_sender|data_sr[12] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr7~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[12] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y9_N15
dffeas \U1|Inst_i2c_sender|data_sr[13] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr[13]~feeder_combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[13] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y9_N25
dffeas \U1|Inst_i2c_sender|data_sr[14] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_ov7670_registers|WideOr5~combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[14] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y9_N29
dffeas \U1|Inst_i2c_sender|data_sr[15] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr[15]~feeder_combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[15] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y9_N27
dffeas \U1|Inst_i2c_sender|data_sr[16] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr[16]~feeder_combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[16] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y9_N5
dffeas \U1|Inst_i2c_sender|data_sr[17] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr[17]~feeder_combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[17] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y9_N23
dffeas \U1|Inst_i2c_sender|data_sr[18] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr[18]~feeder_combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[18] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y9_N19
dffeas \U1|Inst_i2c_sender|data_sr[19] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr[19]~feeder_combout ),
	.asdata(\U1|Inst_i2c_sender|data_sr [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[19] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y8_N14
cycloneive_lcell_comb \U1|Inst_i2c_sender|data_sr~13 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~13_combout  = (\U1|Inst_i2c_sender|busy_sr [31] & \U1|Inst_i2c_sender|data_sr [19])

	.dataa(\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|Inst_i2c_sender|data_sr [19]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~13_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~13 .lut_mask = 16'hAA00;
defparam \U1|Inst_i2c_sender|data_sr~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y8_N15
dffeas \U1|Inst_i2c_sender|data_sr[20] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[20] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y8_N24
cycloneive_lcell_comb \U1|Inst_i2c_sender|data_sr~12 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~12_combout  = (\U1|Inst_i2c_sender|busy_sr [31] & \U1|Inst_i2c_sender|data_sr [20])

	.dataa(\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(\U1|Inst_i2c_sender|data_sr [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~12_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~12 .lut_mask = 16'hA0A0;
defparam \U1|Inst_i2c_sender|data_sr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y8_N25
dffeas \U1|Inst_i2c_sender|data_sr[21] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[21] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y8_N26
cycloneive_lcell_comb \U1|Inst_i2c_sender|data_sr~11 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~11_combout  = (\U1|Inst_i2c_sender|data_sr [21]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(\U1|Inst_i2c_sender|data_sr [21]),
	.datac(\U1|Inst_i2c_sender|busy_sr [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~11_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~11 .lut_mask = 16'hCFCF;
defparam \U1|Inst_i2c_sender|data_sr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y8_N27
dffeas \U1|Inst_i2c_sender|data_sr[22] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[22] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y8_N28
cycloneive_lcell_comb \U1|Inst_i2c_sender|data_sr~10 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~10_combout  = (\U1|Inst_i2c_sender|busy_sr [31] & \U1|Inst_i2c_sender|data_sr [22])

	.dataa(\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(\U1|Inst_i2c_sender|data_sr [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~10_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~10 .lut_mask = 16'hA0A0;
defparam \U1|Inst_i2c_sender|data_sr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y8_N29
dffeas \U1|Inst_i2c_sender|data_sr[23] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[23] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y8_N22
cycloneive_lcell_comb \U1|Inst_i2c_sender|data_sr~9 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~9_combout  = (\U1|Inst_i2c_sender|busy_sr [31] & \U1|Inst_i2c_sender|data_sr [23])

	.dataa(\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|Inst_i2c_sender|data_sr [23]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~9 .lut_mask = 16'hAA00;
defparam \U1|Inst_i2c_sender|data_sr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y8_N23
dffeas \U1|Inst_i2c_sender|data_sr[24] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[24] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y8_N16
cycloneive_lcell_comb \U1|Inst_i2c_sender|data_sr~8 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~8_combout  = (\U1|Inst_i2c_sender|busy_sr [31] & \U1|Inst_i2c_sender|data_sr [24])

	.dataa(\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(\U1|Inst_i2c_sender|data_sr [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~8 .lut_mask = 16'hA0A0;
defparam \U1|Inst_i2c_sender|data_sr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y8_N17
dffeas \U1|Inst_i2c_sender|data_sr[25] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[25] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y8_N10
cycloneive_lcell_comb \U1|Inst_i2c_sender|data_sr~7 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~7_combout  = (\U1|Inst_i2c_sender|busy_sr [31] & \U1|Inst_i2c_sender|data_sr [25])

	.dataa(\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(\U1|Inst_i2c_sender|data_sr [25]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~7 .lut_mask = 16'h8888;
defparam \U1|Inst_i2c_sender|data_sr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y8_N11
dffeas \U1|Inst_i2c_sender|data_sr[26] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[26] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y8_N4
cycloneive_lcell_comb \U1|Inst_i2c_sender|data_sr~6 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~6_combout  = (\U1|Inst_i2c_sender|data_sr [26]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(\U1|Inst_i2c_sender|data_sr [26]),
	.datab(gnd),
	.datac(\U1|Inst_i2c_sender|busy_sr [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~6 .lut_mask = 16'hAFAF;
defparam \U1|Inst_i2c_sender|data_sr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y8_N5
dffeas \U1|Inst_i2c_sender|data_sr[27] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[27] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y8_N30
cycloneive_lcell_comb \U1|Inst_i2c_sender|data_sr~5 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~5_combout  = (\U1|Inst_i2c_sender|busy_sr [31] & \U1|Inst_i2c_sender|data_sr [27])

	.dataa(\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(\U1|Inst_i2c_sender|data_sr [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~5 .lut_mask = 16'hA0A0;
defparam \U1|Inst_i2c_sender|data_sr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y8_N31
dffeas \U1|Inst_i2c_sender|data_sr[28] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[28] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y8_N8
cycloneive_lcell_comb \U1|Inst_i2c_sender|data_sr~4 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~4_combout  = (\U1|Inst_i2c_sender|busy_sr [31] & \U1|Inst_i2c_sender|data_sr [28])

	.dataa(\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(\U1|Inst_i2c_sender|data_sr [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~4 .lut_mask = 16'hA0A0;
defparam \U1|Inst_i2c_sender|data_sr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y8_N9
dffeas \U1|Inst_i2c_sender|data_sr[29] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[29] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y8_N6
cycloneive_lcell_comb \U1|Inst_i2c_sender|data_sr~3 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~3_combout  = (\U1|Inst_i2c_sender|busy_sr [31] & \U1|Inst_i2c_sender|data_sr [29])

	.dataa(\U1|Inst_i2c_sender|busy_sr [31]),
	.datab(gnd),
	.datac(\U1|Inst_i2c_sender|data_sr [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~3 .lut_mask = 16'hA0A0;
defparam \U1|Inst_i2c_sender|data_sr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y8_N7
dffeas \U1|Inst_i2c_sender|data_sr[30] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[30] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y8_N20
cycloneive_lcell_comb \U1|Inst_i2c_sender|data_sr~2 (
// Equation(s):
// \U1|Inst_i2c_sender|data_sr~2_combout  = (\U1|Inst_i2c_sender|data_sr [30]) # (!\U1|Inst_i2c_sender|busy_sr [31])

	.dataa(\U1|Inst_i2c_sender|data_sr [30]),
	.datab(gnd),
	.datac(\U1|Inst_i2c_sender|busy_sr [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|data_sr~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr~2 .lut_mask = 16'hAFAF;
defparam \U1|Inst_i2c_sender|data_sr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y8_N21
dffeas \U1|Inst_i2c_sender|data_sr[31] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|data_sr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|data_sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|data_sr[31] .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|data_sr[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y4_N12
cycloneive_lcell_comb \U1|Inst_i2c_sender|always0~0 (
// Equation(s):
// \U1|Inst_i2c_sender|always0~0_combout  = (\U1|Inst_i2c_sender|busy_sr [20] & (((\U1|Inst_i2c_sender|busy_sr [11] & !\U1|Inst_i2c_sender|busy_sr [10])) # (!\U1|Inst_i2c_sender|busy_sr [19]))) # (!\U1|Inst_i2c_sender|busy_sr [20] & 
// (\U1|Inst_i2c_sender|busy_sr [11] & ((!\U1|Inst_i2c_sender|busy_sr [10]))))

	.dataa(\U1|Inst_i2c_sender|busy_sr [20]),
	.datab(\U1|Inst_i2c_sender|busy_sr [11]),
	.datac(\U1|Inst_i2c_sender|busy_sr [19]),
	.datad(\U1|Inst_i2c_sender|busy_sr [10]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|always0~0 .lut_mask = 16'h0ACE;
defparam \U1|Inst_i2c_sender|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y4_N26
cycloneive_lcell_comb \U1|Inst_i2c_sender|always0~1 (
// Equation(s):
// \U1|Inst_i2c_sender|always0~1_combout  = (!\U1|Inst_i2c_sender|always0~0_combout  & ((\U1|Inst_i2c_sender|busy_sr [28]) # (!\U1|Inst_i2c_sender|busy_sr [29])))

	.dataa(\U1|Inst_i2c_sender|busy_sr [29]),
	.datab(\U1|Inst_i2c_sender|busy_sr [28]),
	.datac(gnd),
	.datad(\U1|Inst_i2c_sender|always0~0_combout ),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|always0~1 .lut_mask = 16'h00DD;
defparam \U1|Inst_i2c_sender|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y4_N2
cycloneive_lcell_comb \U1|Inst_i2c_sender|Selector0~1 (
// Equation(s):
// \U1|Inst_i2c_sender|Selector0~1_combout  = (\U1|Inst_i2c_sender|busy_sr [30] & (\U1|Inst_i2c_sender|busy_sr [31] & ((\U1|Inst_i2c_sender|busy_sr [1]) # (!\U1|Inst_i2c_sender|busy_sr [0]))))

	.dataa(\U1|Inst_i2c_sender|busy_sr [0]),
	.datab(\U1|Inst_i2c_sender|busy_sr [30]),
	.datac(\U1|Inst_i2c_sender|busy_sr [1]),
	.datad(\U1|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Selector0~1 .lut_mask = 16'hC400;
defparam \U1|Inst_i2c_sender|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y4_N0
cycloneive_lcell_comb \U1|Inst_i2c_sender|Selector0~0 (
// Equation(s):
// \U1|Inst_i2c_sender|Selector0~0_combout  = (\U1|Inst_i2c_sender|busy_sr [0]) # ((\U1|Inst_i2c_sender|busy_sr [1]) # ((\U1|Inst_i2c_sender|busy_sr [30] & !\U1|Inst_i2c_sender|busy_sr [31])))

	.dataa(\U1|Inst_i2c_sender|busy_sr [0]),
	.datab(\U1|Inst_i2c_sender|busy_sr [30]),
	.datac(\U1|Inst_i2c_sender|busy_sr [1]),
	.datad(\U1|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Selector0~0 .lut_mask = 16'hFAFE;
defparam \U1|Inst_i2c_sender|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y4_N24
cycloneive_lcell_comb \U1|Inst_i2c_sender|Selector0~2 (
// Equation(s):
// \U1|Inst_i2c_sender|Selector0~2_combout  = (\U1|Inst_i2c_sender|busy_sr [29] & (((!\U1|Inst_i2c_sender|Selector0~0_combout ) # (!\U1|Inst_i2c_sender|busy_sr [2])) # (!\U1|Inst_i2c_sender|Selector0~1_combout ))) # (!\U1|Inst_i2c_sender|busy_sr [29] & 
// (((\U1|Inst_i2c_sender|busy_sr [2]) # (\U1|Inst_i2c_sender|Selector0~0_combout ))))

	.dataa(\U1|Inst_i2c_sender|busy_sr [29]),
	.datab(\U1|Inst_i2c_sender|Selector0~1_combout ),
	.datac(\U1|Inst_i2c_sender|busy_sr [2]),
	.datad(\U1|Inst_i2c_sender|Selector0~0_combout ),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Selector0~2 .lut_mask = 16'h7FFA;
defparam \U1|Inst_i2c_sender|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y4_N6
cycloneive_lcell_comb \U1|Inst_i2c_sender|Selector0~3 (
// Equation(s):
// \U1|Inst_i2c_sender|Selector0~3_combout  = (\U1|Inst_i2c_sender|Selector0~1_combout  & (!\U1|Inst_i2c_sender|Selector0~0_combout  & (\U1|Inst_i2c_sender|busy_sr [29] $ (!\U1|Inst_i2c_sender|busy_sr [2]))))

	.dataa(\U1|Inst_i2c_sender|busy_sr [29]),
	.datab(\U1|Inst_i2c_sender|Selector0~1_combout ),
	.datac(\U1|Inst_i2c_sender|busy_sr [2]),
	.datad(\U1|Inst_i2c_sender|Selector0~0_combout ),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Selector0~3 .lut_mask = 16'h0084;
defparam \U1|Inst_i2c_sender|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N16
cycloneive_lcell_comb \U1|Inst_i2c_sender|Selector0~4 (
// Equation(s):
// \U1|Inst_i2c_sender|Selector0~4_combout  = (\U1|Inst_i2c_sender|Selector0~2_combout  & (!\U1|Inst_i2c_sender|Selector0~3_combout  & (\U1|Inst_i2c_sender|divider [6] $ (\U1|Inst_i2c_sender|divider [7])))) # (!\U1|Inst_i2c_sender|Selector0~2_combout  & 
// ((\U1|Inst_i2c_sender|divider [6]) # ((\U1|Inst_i2c_sender|divider [7]) # (!\U1|Inst_i2c_sender|Selector0~3_combout ))))

	.dataa(\U1|Inst_i2c_sender|divider [6]),
	.datab(\U1|Inst_i2c_sender|Selector0~2_combout ),
	.datac(\U1|Inst_i2c_sender|divider [7]),
	.datad(\U1|Inst_i2c_sender|Selector0~3_combout ),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|Selector0~4 .lut_mask = 16'h327B;
defparam \U1|Inst_i2c_sender|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y4_N20
cycloneive_lcell_comb \U1|Inst_i2c_sender|sioc~feeder (
// Equation(s):
// \U1|Inst_i2c_sender|sioc~feeder_combout  = \U1|Inst_i2c_sender|Selector0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|Inst_i2c_sender|Selector0~4_combout ),
	.cin(gnd),
	.combout(\U1|Inst_i2c_sender|sioc~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Inst_i2c_sender|sioc~feeder .lut_mask = 16'hFF00;
defparam \U1|Inst_i2c_sender|sioc~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y4_N21
dffeas \U1|Inst_i2c_sender|sioc (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|Inst_i2c_sender|sioc~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\U1|Inst_i2c_sender|busy_sr [31]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Inst_i2c_sender|sioc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Inst_i2c_sender|sioc .is_wysiwyg = "true";
defparam \U1|Inst_i2c_sender|sioc .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N12
cycloneive_lcell_comb \U4|Add0~0 (
// Equation(s):
// \U4|Add0~0_combout  = \U4|pixel_count [0] $ (VCC)
// \U4|Add0~1  = CARRY(\U4|pixel_count [0])

	.dataa(gnd),
	.datab(\U4|pixel_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U4|Add0~0_combout ),
	.cout(\U4|Add0~1 ));
// synopsys translate_off
defparam \U4|Add0~0 .lut_mask = 16'h33CC;
defparam \U4|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N13
dffeas \U4|pixel_count[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[0] .is_wysiwyg = "true";
defparam \U4|pixel_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N14
cycloneive_lcell_comb \U4|Add0~2 (
// Equation(s):
// \U4|Add0~2_combout  = (\U4|pixel_count [1] & (!\U4|Add0~1 )) # (!\U4|pixel_count [1] & ((\U4|Add0~1 ) # (GND)))
// \U4|Add0~3  = CARRY((!\U4|Add0~1 ) # (!\U4|pixel_count [1]))

	.dataa(gnd),
	.datab(\U4|pixel_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U4|Add0~1 ),
	.combout(\U4|Add0~2_combout ),
	.cout(\U4|Add0~3 ));
// synopsys translate_off
defparam \U4|Add0~2 .lut_mask = 16'h3C3F;
defparam \U4|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y30_N15
dffeas \U4|pixel_count[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[1] .is_wysiwyg = "true";
defparam \U4|pixel_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N16
cycloneive_lcell_comb \U4|Add0~4 (
// Equation(s):
// \U4|Add0~4_combout  = (\U4|pixel_count [2] & (\U4|Add0~3  $ (GND))) # (!\U4|pixel_count [2] & (!\U4|Add0~3  & VCC))
// \U4|Add0~5  = CARRY((\U4|pixel_count [2] & !\U4|Add0~3 ))

	.dataa(gnd),
	.datab(\U4|pixel_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U4|Add0~3 ),
	.combout(\U4|Add0~4_combout ),
	.cout(\U4|Add0~5 ));
// synopsys translate_off
defparam \U4|Add0~4 .lut_mask = 16'hC30C;
defparam \U4|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y30_N17
dffeas \U4|pixel_count[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[2] .is_wysiwyg = "true";
defparam \U4|pixel_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N18
cycloneive_lcell_comb \U4|Add0~6 (
// Equation(s):
// \U4|Add0~6_combout  = (\U4|pixel_count [3] & (!\U4|Add0~5 )) # (!\U4|pixel_count [3] & ((\U4|Add0~5 ) # (GND)))
// \U4|Add0~7  = CARRY((!\U4|Add0~5 ) # (!\U4|pixel_count [3]))

	.dataa(gnd),
	.datab(\U4|pixel_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U4|Add0~5 ),
	.combout(\U4|Add0~6_combout ),
	.cout(\U4|Add0~7 ));
// synopsys translate_off
defparam \U4|Add0~6 .lut_mask = 16'h3C3F;
defparam \U4|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y30_N19
dffeas \U4|pixel_count[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[3] .is_wysiwyg = "true";
defparam \U4|pixel_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N20
cycloneive_lcell_comb \U4|Add0~8 (
// Equation(s):
// \U4|Add0~8_combout  = (\U4|pixel_count [4] & (\U4|Add0~7  $ (GND))) # (!\U4|pixel_count [4] & (!\U4|Add0~7  & VCC))
// \U4|Add0~9  = CARRY((\U4|pixel_count [4] & !\U4|Add0~7 ))

	.dataa(\U4|pixel_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U4|Add0~7 ),
	.combout(\U4|Add0~8_combout ),
	.cout(\U4|Add0~9 ));
// synopsys translate_off
defparam \U4|Add0~8 .lut_mask = 16'hA50A;
defparam \U4|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y30_N21
dffeas \U4|pixel_count[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[4] .is_wysiwyg = "true";
defparam \U4|pixel_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N22
cycloneive_lcell_comb \U4|Add0~10 (
// Equation(s):
// \U4|Add0~10_combout  = (\U4|pixel_count [5] & (!\U4|Add0~9 )) # (!\U4|pixel_count [5] & ((\U4|Add0~9 ) # (GND)))
// \U4|Add0~11  = CARRY((!\U4|Add0~9 ) # (!\U4|pixel_count [5]))

	.dataa(gnd),
	.datab(\U4|pixel_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U4|Add0~9 ),
	.combout(\U4|Add0~10_combout ),
	.cout(\U4|Add0~11 ));
// synopsys translate_off
defparam \U4|Add0~10 .lut_mask = 16'h3C3F;
defparam \U4|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N4
cycloneive_lcell_comb \U4|pixel_count~0 (
// Equation(s):
// \U4|pixel_count~0_combout  = (\U4|Add0~10_combout  & ((!\U4|Equal4~0_combout ) # (!\U4|pixel_count [4])))

	.dataa(\U4|pixel_count [4]),
	.datab(\U4|Equal4~0_combout ),
	.datac(\U4|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U4|pixel_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \U4|pixel_count~0 .lut_mask = 16'h7070;
defparam \U4|pixel_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N5
dffeas \U4|pixel_count[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|pixel_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[5] .is_wysiwyg = "true";
defparam \U4|pixel_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N24
cycloneive_lcell_comb \U4|Add0~12 (
// Equation(s):
// \U4|Add0~12_combout  = (\U4|pixel_count [6] & (\U4|Add0~11  $ (GND))) # (!\U4|pixel_count [6] & (!\U4|Add0~11  & VCC))
// \U4|Add0~13  = CARRY((\U4|pixel_count [6] & !\U4|Add0~11 ))

	.dataa(gnd),
	.datab(\U4|pixel_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U4|Add0~11 ),
	.combout(\U4|Add0~12_combout ),
	.cout(\U4|Add0~13 ));
// synopsys translate_off
defparam \U4|Add0~12 .lut_mask = 16'hC30C;
defparam \U4|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y30_N25
dffeas \U4|pixel_count[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[6] .is_wysiwyg = "true";
defparam \U4|pixel_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N26
cycloneive_lcell_comb \U4|Add0~14 (
// Equation(s):
// \U4|Add0~14_combout  = (\U4|pixel_count [7] & (!\U4|Add0~13 )) # (!\U4|pixel_count [7] & ((\U4|Add0~13 ) # (GND)))
// \U4|Add0~15  = CARRY((!\U4|Add0~13 ) # (!\U4|pixel_count [7]))

	.dataa(\U4|pixel_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U4|Add0~13 ),
	.combout(\U4|Add0~14_combout ),
	.cout(\U4|Add0~15 ));
// synopsys translate_off
defparam \U4|Add0~14 .lut_mask = 16'h5A5F;
defparam \U4|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y30_N27
dffeas \U4|pixel_count[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[7] .is_wysiwyg = "true";
defparam \U4|pixel_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N28
cycloneive_lcell_comb \U4|Add0~16 (
// Equation(s):
// \U4|Add0~16_combout  = (\U4|pixel_count [8] & (\U4|Add0~15  $ (GND))) # (!\U4|pixel_count [8] & (!\U4|Add0~15  & VCC))
// \U4|Add0~17  = CARRY((\U4|pixel_count [8] & !\U4|Add0~15 ))

	.dataa(gnd),
	.datab(\U4|pixel_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U4|Add0~15 ),
	.combout(\U4|Add0~16_combout ),
	.cout(\U4|Add0~17 ));
// synopsys translate_off
defparam \U4|Add0~16 .lut_mask = 16'hC30C;
defparam \U4|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N8
cycloneive_lcell_comb \U4|pixel_count~1 (
// Equation(s):
// \U4|pixel_count~1_combout  = (\U4|Add0~16_combout  & ((!\U4|pixel_count [4]) # (!\U4|Equal4~0_combout )))

	.dataa(gnd),
	.datab(\U4|Equal4~0_combout ),
	.datac(\U4|pixel_count [4]),
	.datad(\U4|Add0~16_combout ),
	.cin(gnd),
	.combout(\U4|pixel_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \U4|pixel_count~1 .lut_mask = 16'h3F00;
defparam \U4|pixel_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N9
dffeas \U4|pixel_count[8] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|pixel_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[8] .is_wysiwyg = "true";
defparam \U4|pixel_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N30
cycloneive_lcell_comb \U4|Add0~18 (
// Equation(s):
// \U4|Add0~18_combout  = (\U4|pixel_count [9] & (!\U4|Add0~17 )) # (!\U4|pixel_count [9] & ((\U4|Add0~17 ) # (GND)))
// \U4|Add0~19  = CARRY((!\U4|Add0~17 ) # (!\U4|pixel_count [9]))

	.dataa(\U4|pixel_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U4|Add0~17 ),
	.combout(\U4|Add0~18_combout ),
	.cout(\U4|Add0~19 ));
// synopsys translate_off
defparam \U4|Add0~18 .lut_mask = 16'h5A5F;
defparam \U4|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N0
cycloneive_lcell_comb \U4|Add0~20 (
// Equation(s):
// \U4|Add0~20_combout  = (\U4|pixel_count [10] & (\U4|Add0~19  $ (GND))) # (!\U4|pixel_count [10] & (!\U4|Add0~19  & VCC))
// \U4|Add0~21  = CARRY((\U4|pixel_count [10] & !\U4|Add0~19 ))

	.dataa(gnd),
	.datab(\U4|pixel_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U4|Add0~19 ),
	.combout(\U4|Add0~20_combout ),
	.cout(\U4|Add0~21 ));
// synopsys translate_off
defparam \U4|Add0~20 .lut_mask = 16'hC30C;
defparam \U4|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N1
dffeas \U4|pixel_count[10] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[10] .is_wysiwyg = "true";
defparam \U4|pixel_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N2
cycloneive_lcell_comb \U4|Add0~22 (
// Equation(s):
// \U4|Add0~22_combout  = (\U4|pixel_count [11] & (!\U4|Add0~21 )) # (!\U4|pixel_count [11] & ((\U4|Add0~21 ) # (GND)))
// \U4|Add0~23  = CARRY((!\U4|Add0~21 ) # (!\U4|pixel_count [11]))

	.dataa(gnd),
	.datab(\U4|pixel_count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U4|Add0~21 ),
	.combout(\U4|Add0~22_combout ),
	.cout(\U4|Add0~23 ));
// synopsys translate_off
defparam \U4|Add0~22 .lut_mask = 16'h3C3F;
defparam \U4|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N3
dffeas \U4|pixel_count[11] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[11] .is_wysiwyg = "true";
defparam \U4|pixel_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N4
cycloneive_lcell_comb \U4|Add0~24 (
// Equation(s):
// \U4|Add0~24_combout  = (\U4|pixel_count [12] & (\U4|Add0~23  $ (GND))) # (!\U4|pixel_count [12] & (!\U4|Add0~23  & VCC))
// \U4|Add0~25  = CARRY((\U4|pixel_count [12] & !\U4|Add0~23 ))

	.dataa(gnd),
	.datab(\U4|pixel_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U4|Add0~23 ),
	.combout(\U4|Add0~24_combout ),
	.cout(\U4|Add0~25 ));
// synopsys translate_off
defparam \U4|Add0~24 .lut_mask = 16'hC30C;
defparam \U4|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N5
dffeas \U4|pixel_count[12] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[12] .is_wysiwyg = "true";
defparam \U4|pixel_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N6
cycloneive_lcell_comb \U4|Add0~26 (
// Equation(s):
// \U4|Add0~26_combout  = (\U4|pixel_count [13] & (!\U4|Add0~25 )) # (!\U4|pixel_count [13] & ((\U4|Add0~25 ) # (GND)))
// \U4|Add0~27  = CARRY((!\U4|Add0~25 ) # (!\U4|pixel_count [13]))

	.dataa(\U4|pixel_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U4|Add0~25 ),
	.combout(\U4|Add0~26_combout ),
	.cout(\U4|Add0~27 ));
// synopsys translate_off
defparam \U4|Add0~26 .lut_mask = 16'h5A5F;
defparam \U4|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N7
dffeas \U4|pixel_count[13] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[13] .is_wysiwyg = "true";
defparam \U4|pixel_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N26
cycloneive_lcell_comb \U4|VGA_BLANK_N~1 (
// Equation(s):
// \U4|VGA_BLANK_N~1_combout  = (!\U4|pixel_count [13] & (!\U4|pixel_count [11] & (!\U4|pixel_count [12] & !\U4|pixel_count [10])))

	.dataa(\U4|pixel_count [13]),
	.datab(\U4|pixel_count [11]),
	.datac(\U4|pixel_count [12]),
	.datad(\U4|pixel_count [10]),
	.cin(gnd),
	.combout(\U4|VGA_BLANK_N~1_combout ),
	.cout());
// synopsys translate_off
defparam \U4|VGA_BLANK_N~1 .lut_mask = 16'h0001;
defparam \U4|VGA_BLANK_N~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N8
cycloneive_lcell_comb \U4|Add0~28 (
// Equation(s):
// \U4|Add0~28_combout  = (\U4|pixel_count [14] & (\U4|Add0~27  $ (GND))) # (!\U4|pixel_count [14] & (!\U4|Add0~27  & VCC))
// \U4|Add0~29  = CARRY((\U4|pixel_count [14] & !\U4|Add0~27 ))

	.dataa(gnd),
	.datab(\U4|pixel_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U4|Add0~27 ),
	.combout(\U4|Add0~28_combout ),
	.cout(\U4|Add0~29 ));
// synopsys translate_off
defparam \U4|Add0~28 .lut_mask = 16'hC30C;
defparam \U4|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N9
dffeas \U4|pixel_count[14] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[14] .is_wysiwyg = "true";
defparam \U4|pixel_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N10
cycloneive_lcell_comb \U4|Add0~30 (
// Equation(s):
// \U4|Add0~30_combout  = (\U4|pixel_count [15] & (!\U4|Add0~29 )) # (!\U4|pixel_count [15] & ((\U4|Add0~29 ) # (GND)))
// \U4|Add0~31  = CARRY((!\U4|Add0~29 ) # (!\U4|pixel_count [15]))

	.dataa(\U4|pixel_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U4|Add0~29 ),
	.combout(\U4|Add0~30_combout ),
	.cout(\U4|Add0~31 ));
// synopsys translate_off
defparam \U4|Add0~30 .lut_mask = 16'h5A5F;
defparam \U4|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N11
dffeas \U4|pixel_count[15] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[15] .is_wysiwyg = "true";
defparam \U4|pixel_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N12
cycloneive_lcell_comb \U4|Add0~32 (
// Equation(s):
// \U4|Add0~32_combout  = (\U4|pixel_count [16] & (\U4|Add0~31  $ (GND))) # (!\U4|pixel_count [16] & (!\U4|Add0~31  & VCC))
// \U4|Add0~33  = CARRY((\U4|pixel_count [16] & !\U4|Add0~31 ))

	.dataa(\U4|pixel_count [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U4|Add0~31 ),
	.combout(\U4|Add0~32_combout ),
	.cout(\U4|Add0~33 ));
// synopsys translate_off
defparam \U4|Add0~32 .lut_mask = 16'hA50A;
defparam \U4|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N13
dffeas \U4|pixel_count[16] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[16] .is_wysiwyg = "true";
defparam \U4|pixel_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N14
cycloneive_lcell_comb \U4|Add0~34 (
// Equation(s):
// \U4|Add0~34_combout  = (\U4|pixel_count [17] & (!\U4|Add0~33 )) # (!\U4|pixel_count [17] & ((\U4|Add0~33 ) # (GND)))
// \U4|Add0~35  = CARRY((!\U4|Add0~33 ) # (!\U4|pixel_count [17]))

	.dataa(gnd),
	.datab(\U4|pixel_count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U4|Add0~33 ),
	.combout(\U4|Add0~34_combout ),
	.cout(\U4|Add0~35 ));
// synopsys translate_off
defparam \U4|Add0~34 .lut_mask = 16'h3C3F;
defparam \U4|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N15
dffeas \U4|pixel_count[17] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[17] .is_wysiwyg = "true";
defparam \U4|pixel_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N28
cycloneive_lcell_comb \U4|VGA_BLANK_N~2 (
// Equation(s):
// \U4|VGA_BLANK_N~2_combout  = (!\U4|pixel_count [16] & (!\U4|pixel_count [17] & (!\U4|pixel_count [14] & !\U4|pixel_count [15])))

	.dataa(\U4|pixel_count [16]),
	.datab(\U4|pixel_count [17]),
	.datac(\U4|pixel_count [14]),
	.datad(\U4|pixel_count [15]),
	.cin(gnd),
	.combout(\U4|VGA_BLANK_N~2_combout ),
	.cout());
// synopsys translate_off
defparam \U4|VGA_BLANK_N~2 .lut_mask = 16'h0001;
defparam \U4|VGA_BLANK_N~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N16
cycloneive_lcell_comb \U4|Add0~36 (
// Equation(s):
// \U4|Add0~36_combout  = (\U4|pixel_count [18] & (\U4|Add0~35  $ (GND))) # (!\U4|pixel_count [18] & (!\U4|Add0~35  & VCC))
// \U4|Add0~37  = CARRY((\U4|pixel_count [18] & !\U4|Add0~35 ))

	.dataa(gnd),
	.datab(\U4|pixel_count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U4|Add0~35 ),
	.combout(\U4|Add0~36_combout ),
	.cout(\U4|Add0~37 ));
// synopsys translate_off
defparam \U4|Add0~36 .lut_mask = 16'hC30C;
defparam \U4|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N17
dffeas \U4|pixel_count[18] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[18] .is_wysiwyg = "true";
defparam \U4|pixel_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N18
cycloneive_lcell_comb \U4|Add0~38 (
// Equation(s):
// \U4|Add0~38_combout  = (\U4|pixel_count [19] & (!\U4|Add0~37 )) # (!\U4|pixel_count [19] & ((\U4|Add0~37 ) # (GND)))
// \U4|Add0~39  = CARRY((!\U4|Add0~37 ) # (!\U4|pixel_count [19]))

	.dataa(gnd),
	.datab(\U4|pixel_count [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U4|Add0~37 ),
	.combout(\U4|Add0~38_combout ),
	.cout(\U4|Add0~39 ));
// synopsys translate_off
defparam \U4|Add0~38 .lut_mask = 16'h3C3F;
defparam \U4|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N19
dffeas \U4|pixel_count[19] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[19] .is_wysiwyg = "true";
defparam \U4|pixel_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N20
cycloneive_lcell_comb \U4|Add0~40 (
// Equation(s):
// \U4|Add0~40_combout  = \U4|pixel_count [20] $ (!\U4|Add0~39 )

	.dataa(gnd),
	.datab(\U4|pixel_count [20]),
	.datac(gnd),
	.datad(gnd),
	.cin(\U4|Add0~39 ),
	.combout(\U4|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \U4|Add0~40 .lut_mask = 16'hC3C3;
defparam \U4|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N21
dffeas \U4|pixel_count[20] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[20] .is_wysiwyg = "true";
defparam \U4|pixel_count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N22
cycloneive_lcell_comb \U4|VGA_BLANK_N~3 (
// Equation(s):
// \U4|VGA_BLANK_N~3_combout  = (!\U4|pixel_count [19] & (!\U4|pixel_count [20] & !\U4|pixel_count [18]))

	.dataa(gnd),
	.datab(\U4|pixel_count [19]),
	.datac(\U4|pixel_count [20]),
	.datad(\U4|pixel_count [18]),
	.cin(gnd),
	.combout(\U4|VGA_BLANK_N~3_combout ),
	.cout());
// synopsys translate_off
defparam \U4|VGA_BLANK_N~3 .lut_mask = 16'h0003;
defparam \U4|VGA_BLANK_N~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N24
cycloneive_lcell_comb \U4|VGA_BLANK_N~4 (
// Equation(s):
// \U4|VGA_BLANK_N~4_combout  = (\U4|VGA_BLANK_N~1_combout  & (\U4|VGA_BLANK_N~2_combout  & \U4|VGA_BLANK_N~3_combout ))

	.dataa(\U4|VGA_BLANK_N~1_combout ),
	.datab(\U4|VGA_BLANK_N~2_combout ),
	.datac(\U4|VGA_BLANK_N~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U4|VGA_BLANK_N~4_combout ),
	.cout());
// synopsys translate_off
defparam \U4|VGA_BLANK_N~4 .lut_mask = 16'h8080;
defparam \U4|VGA_BLANK_N~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N0
cycloneive_lcell_comb \U4|Equal2~0 (
// Equation(s):
// \U4|Equal2~0_combout  = (\U4|pixel_count [0] & (\U4|pixel_count [3] & (\U4|pixel_count [1] & \U4|pixel_count [2])))

	.dataa(\U4|pixel_count [0]),
	.datab(\U4|pixel_count [3]),
	.datac(\U4|pixel_count [1]),
	.datad(\U4|pixel_count [2]),
	.cin(gnd),
	.combout(\U4|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U4|Equal2~0 .lut_mask = 16'h8000;
defparam \U4|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N10
cycloneive_lcell_comb \U4|Equal2~1 (
// Equation(s):
// \U4|Equal2~1_combout  = (\U4|VGA_BLANK_N~4_combout  & (\U4|Equal2~0_combout  & !\U4|pixel_count [5]))

	.dataa(\U4|VGA_BLANK_N~4_combout ),
	.datab(\U4|Equal2~0_combout ),
	.datac(\U4|pixel_count [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U4|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \U4|Equal2~1 .lut_mask = 16'h0808;
defparam \U4|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N18
cycloneive_lcell_comb \U4|LessThan3~1 (
// Equation(s):
// \U4|LessThan3~1_combout  = (\U4|pixel_count [9] & \U4|pixel_count [8])

	.dataa(\U4|pixel_count [9]),
	.datab(gnd),
	.datac(\U4|pixel_count [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U4|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \U4|LessThan3~1 .lut_mask = 16'hA0A0;
defparam \U4|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N24
cycloneive_lcell_comb \U4|Equal4~0 (
// Equation(s):
// \U4|Equal4~0_combout  = (!\U4|pixel_count [6] & (!\U4|pixel_count [7] & (\U4|Equal2~1_combout  & \U4|LessThan3~1_combout )))

	.dataa(\U4|pixel_count [6]),
	.datab(\U4|pixel_count [7]),
	.datac(\U4|Equal2~1_combout ),
	.datad(\U4|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\U4|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U4|Equal4~0 .lut_mask = 16'h1000;
defparam \U4|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N6
cycloneive_lcell_comb \U4|pixel_count~2 (
// Equation(s):
// \U4|pixel_count~2_combout  = (\U4|Add0~18_combout  & ((!\U4|Equal4~0_combout ) # (!\U4|pixel_count [4])))

	.dataa(\U4|pixel_count [4]),
	.datab(\U4|Equal4~0_combout ),
	.datac(\U4|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U4|pixel_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \U4|pixel_count~2 .lut_mask = 16'h7070;
defparam \U4|pixel_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N7
dffeas \U4|pixel_count[9] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|pixel_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|pixel_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|pixel_count[9] .is_wysiwyg = "true";
defparam \U4|pixel_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N12
cycloneive_lcell_comb \U4|Equal3~0 (
// Equation(s):
// \U4|Equal3~0_combout  = (!\U4|pixel_count [9] & (!\U4|pixel_count [8] & (!\U4|pixel_count [4] & !\U4|pixel_count [6])))

	.dataa(\U4|pixel_count [9]),
	.datab(\U4|pixel_count [8]),
	.datac(\U4|pixel_count [4]),
	.datad(\U4|pixel_count [6]),
	.cin(gnd),
	.combout(\U4|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U4|Equal3~0 .lut_mask = 16'h0001;
defparam \U4|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N22
cycloneive_lcell_comb \U4|Equal3~1 (
// Equation(s):
// \U4|Equal3~1_combout  = (\U4|Equal3~0_combout  & (\U4|Equal2~1_combout  & \U4|pixel_count [7]))

	.dataa(\U4|Equal3~0_combout ),
	.datab(gnd),
	.datac(\U4|Equal2~1_combout ),
	.datad(\U4|pixel_count [7]),
	.cin(gnd),
	.combout(\U4|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \U4|Equal3~1 .lut_mask = 16'hA000;
defparam \U4|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N10
cycloneive_lcell_comb \U4|LessThan2~1 (
// Equation(s):
// \U4|LessThan2~1_combout  = (!\U4|pixel_count [9] & (!\U4|pixel_count [8] & !\U4|pixel_count [7]))

	.dataa(\U4|pixel_count [9]),
	.datab(gnd),
	.datac(\U4|pixel_count [8]),
	.datad(\U4|pixel_count [7]),
	.cin(gnd),
	.combout(\U4|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \U4|LessThan2~1 .lut_mask = 16'h0005;
defparam \U4|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N0
cycloneive_lcell_comb \U4|Equal2~2 (
// Equation(s):
// \U4|Equal2~2_combout  = (\U4|LessThan2~1_combout  & (\U4|Equal2~1_combout  & (\U4|pixel_count [4] & \U4|pixel_count [6])))

	.dataa(\U4|LessThan2~1_combout ),
	.datab(\U4|Equal2~1_combout ),
	.datac(\U4|pixel_count [4]),
	.datad(\U4|pixel_count [6]),
	.cin(gnd),
	.combout(\U4|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \U4|Equal2~2 .lut_mask = 16'h8000;
defparam \U4|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N30
cycloneive_lcell_comb \U4|Selector1~0 (
// Equation(s):
// \U4|Selector1~0_combout  = (\U4|state [0] & (((\U4|state [1])) # (!\U4|Equal3~1_combout ))) # (!\U4|state [0] & (((!\U4|state [1] & \U4|Equal2~2_combout ))))

	.dataa(\U4|Equal3~1_combout ),
	.datab(\U4|state [0]),
	.datac(\U4|state [1]),
	.datad(\U4|Equal2~2_combout ),
	.cin(gnd),
	.combout(\U4|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U4|Selector1~0 .lut_mask = 16'hC7C4;
defparam \U4|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N28
cycloneive_lcell_comb \U4|Selector1~1 (
// Equation(s):
// \U4|Selector1~1_combout  = (\U4|Equal4~0_combout  & ((\U4|state [1] & ((!\U4|pixel_count [4]))) # (!\U4|state [1] & (\U4|Selector1~0_combout )))) # (!\U4|Equal4~0_combout  & (\U4|Selector1~0_combout ))

	.dataa(\U4|Selector1~0_combout ),
	.datab(\U4|Equal4~0_combout ),
	.datac(\U4|pixel_count [4]),
	.datad(\U4|state [1]),
	.cin(gnd),
	.combout(\U4|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U4|Selector1~1 .lut_mask = 16'h2EAA;
defparam \U4|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N29
dffeas \U4|state[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|state[0] .is_wysiwyg = "true";
defparam \U4|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N16
cycloneive_lcell_comb \U4|Selector0~0 (
// Equation(s):
// \U4|Selector0~0_combout  = (\U4|state [1] & (((!\U4|state [0]) # (!\U4|pixel_count [4])) # (!\U4|Equal4~0_combout )))

	.dataa(\U4|state [1]),
	.datab(\U4|Equal4~0_combout ),
	.datac(\U4|pixel_count [4]),
	.datad(\U4|state [0]),
	.cin(gnd),
	.combout(\U4|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U4|Selector0~0 .lut_mask = 16'h2AAA;
defparam \U4|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N2
cycloneive_lcell_comb \U4|Selector0~1 (
// Equation(s):
// \U4|Selector0~1_combout  = (\U4|Selector0~0_combout ) # ((\U4|Equal3~1_combout  & (!\U4|state [1] & \U4|state [0])))

	.dataa(\U4|Equal3~1_combout ),
	.datab(\U4|Selector0~0_combout ),
	.datac(\U4|state [1]),
	.datad(\U4|state [0]),
	.cin(gnd),
	.combout(\U4|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U4|Selector0~1 .lut_mask = 16'hCECC;
defparam \U4|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N3
dffeas \U4|state[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|state[1] .is_wysiwyg = "true";
defparam \U4|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N4
cycloneive_lcell_comb \U4|Equal7~0 (
// Equation(s):
// \U4|Equal7~0_combout  = (\U4|state [1]) # (\U4|state [0])

	.dataa(gnd),
	.datab(\U4|state [1]),
	.datac(gnd),
	.datad(\U4|state [0]),
	.cin(gnd),
	.combout(\U4|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \U4|Equal7~0 .lut_mask = 16'hFFCC;
defparam \U4|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N6
cycloneive_lcell_comb \U4|line_count[10]~0 (
// Equation(s):
// \U4|line_count[10]~0_combout  = (!\U4|Equal0~3_combout  & ((!\U4|Equal4~0_combout ) # (!\U4|pixel_count [4])))

	.dataa(\U4|Equal0~3_combout ),
	.datab(gnd),
	.datac(\U4|pixel_count [4]),
	.datad(\U4|Equal4~0_combout ),
	.cin(gnd),
	.combout(\U4|line_count[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U4|line_count[10]~0 .lut_mask = 16'h0555;
defparam \U4|line_count[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N8
cycloneive_lcell_comb \U4|Add1~0 (
// Equation(s):
// \U4|Add1~0_combout  = \U4|line_count [0] $ (VCC)
// \U4|Add1~1  = CARRY(\U4|line_count [0])

	.dataa(gnd),
	.datab(\U4|line_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U4|Add1~0_combout ),
	.cout(\U4|Add1~1 ));
// synopsys translate_off
defparam \U4|Add1~0 .lut_mask = 16'h33CC;
defparam \U4|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N18
cycloneive_lcell_comb \U4|line_count[0]~13 (
// Equation(s):
// \U4|line_count[0]~13_combout  = (\U4|line_count[9]~1_combout  & (\U4|line_count[10]~0_combout  & (\U4|line_count [0]))) # (!\U4|line_count[9]~1_combout  & ((\U4|Add1~0_combout ) # ((\U4|line_count[10]~0_combout  & \U4|line_count [0]))))

	.dataa(\U4|line_count[9]~1_combout ),
	.datab(\U4|line_count[10]~0_combout ),
	.datac(\U4|line_count [0]),
	.datad(\U4|Add1~0_combout ),
	.cin(gnd),
	.combout(\U4|line_count[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \U4|line_count[0]~13 .lut_mask = 16'hD5C0;
defparam \U4|line_count[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N19
dffeas \U4|line_count[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|line_count[0]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[0] .is_wysiwyg = "true";
defparam \U4|line_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N10
cycloneive_lcell_comb \U4|Add1~2 (
// Equation(s):
// \U4|Add1~2_combout  = (\U4|line_count [1] & (!\U4|Add1~1 )) # (!\U4|line_count [1] & ((\U4|Add1~1 ) # (GND)))
// \U4|Add1~3  = CARRY((!\U4|Add1~1 ) # (!\U4|line_count [1]))

	.dataa(\U4|line_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U4|Add1~1 ),
	.combout(\U4|Add1~2_combout ),
	.cout(\U4|Add1~3 ));
// synopsys translate_off
defparam \U4|Add1~2 .lut_mask = 16'h5A5F;
defparam \U4|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N12
cycloneive_lcell_comb \U4|Add1~4 (
// Equation(s):
// \U4|Add1~4_combout  = (\U4|line_count [2] & (\U4|Add1~3  $ (GND))) # (!\U4|line_count [2] & (!\U4|Add1~3  & VCC))
// \U4|Add1~5  = CARRY((\U4|line_count [2] & !\U4|Add1~3 ))

	.dataa(\U4|line_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U4|Add1~3 ),
	.combout(\U4|Add1~4_combout ),
	.cout(\U4|Add1~5 ));
// synopsys translate_off
defparam \U4|Add1~4 .lut_mask = 16'hA50A;
defparam \U4|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N0
cycloneive_lcell_comb \U4|line_count[2]~6 (
// Equation(s):
// \U4|line_count[2]~6_combout  = (\U4|line_count[9]~1_combout  & (\U4|line_count[10]~0_combout  & (\U4|line_count [2]))) # (!\U4|line_count[9]~1_combout  & ((\U4|Add1~4_combout ) # ((\U4|line_count[10]~0_combout  & \U4|line_count [2]))))

	.dataa(\U4|line_count[9]~1_combout ),
	.datab(\U4|line_count[10]~0_combout ),
	.datac(\U4|line_count [2]),
	.datad(\U4|Add1~4_combout ),
	.cin(gnd),
	.combout(\U4|line_count[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U4|line_count[2]~6 .lut_mask = 16'hD5C0;
defparam \U4|line_count[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N1
dffeas \U4|line_count[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|line_count[2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[2] .is_wysiwyg = "true";
defparam \U4|line_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N14
cycloneive_lcell_comb \U4|Add1~6 (
// Equation(s):
// \U4|Add1~6_combout  = (\U4|line_count [3] & (!\U4|Add1~5 )) # (!\U4|line_count [3] & ((\U4|Add1~5 ) # (GND)))
// \U4|Add1~7  = CARRY((!\U4|Add1~5 ) # (!\U4|line_count [3]))

	.dataa(\U4|line_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U4|Add1~5 ),
	.combout(\U4|Add1~6_combout ),
	.cout(\U4|Add1~7 ));
// synopsys translate_off
defparam \U4|Add1~6 .lut_mask = 16'h5A5F;
defparam \U4|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N16
cycloneive_lcell_comb \U4|line_count[3]~9 (
// Equation(s):
// \U4|line_count[3]~9_combout  = (\U4|line_count[9]~1_combout  & (\U4|line_count[10]~0_combout  & (\U4|line_count [3]))) # (!\U4|line_count[9]~1_combout  & ((\U4|Add1~6_combout ) # ((\U4|line_count[10]~0_combout  & \U4|line_count [3]))))

	.dataa(\U4|line_count[9]~1_combout ),
	.datab(\U4|line_count[10]~0_combout ),
	.datac(\U4|line_count [3]),
	.datad(\U4|Add1~6_combout ),
	.cin(gnd),
	.combout(\U4|line_count[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U4|line_count[3]~9 .lut_mask = 16'hD5C0;
defparam \U4|line_count[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N17
dffeas \U4|line_count[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|line_count[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[3] .is_wysiwyg = "true";
defparam \U4|line_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N16
cycloneive_lcell_comb \U4|Add1~8 (
// Equation(s):
// \U4|Add1~8_combout  = (\U4|line_count [4] & (\U4|Add1~7  $ (GND))) # (!\U4|line_count [4] & (!\U4|Add1~7  & VCC))
// \U4|Add1~9  = CARRY((\U4|line_count [4] & !\U4|Add1~7 ))

	.dataa(gnd),
	.datab(\U4|line_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U4|Add1~7 ),
	.combout(\U4|Add1~8_combout ),
	.cout(\U4|Add1~9 ));
// synopsys translate_off
defparam \U4|Add1~8 .lut_mask = 16'hC30C;
defparam \U4|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N22
cycloneive_lcell_comb \U4|line_count[4]~12 (
// Equation(s):
// \U4|line_count[4]~12_combout  = (\U4|line_count[9]~1_combout  & (\U4|line_count[10]~0_combout  & (\U4|line_count [4]))) # (!\U4|line_count[9]~1_combout  & ((\U4|Add1~8_combout ) # ((\U4|line_count[10]~0_combout  & \U4|line_count [4]))))

	.dataa(\U4|line_count[9]~1_combout ),
	.datab(\U4|line_count[10]~0_combout ),
	.datac(\U4|line_count [4]),
	.datad(\U4|Add1~8_combout ),
	.cin(gnd),
	.combout(\U4|line_count[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \U4|line_count[4]~12 .lut_mask = 16'hD5C0;
defparam \U4|line_count[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N23
dffeas \U4|line_count[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|line_count[4]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[4] .is_wysiwyg = "true";
defparam \U4|line_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N18
cycloneive_lcell_comb \U4|Add1~10 (
// Equation(s):
// \U4|Add1~10_combout  = (\U4|line_count [5] & (!\U4|Add1~9 )) # (!\U4|line_count [5] & ((\U4|Add1~9 ) # (GND)))
// \U4|Add1~11  = CARRY((!\U4|Add1~9 ) # (!\U4|line_count [5]))

	.dataa(\U4|line_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U4|Add1~9 ),
	.combout(\U4|Add1~10_combout ),
	.cout(\U4|Add1~11 ));
// synopsys translate_off
defparam \U4|Add1~10 .lut_mask = 16'h5A5F;
defparam \U4|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N26
cycloneive_lcell_comb \U4|line_count[5]~7 (
// Equation(s):
// \U4|line_count[5]~7_combout  = (\U4|line_count[9]~1_combout  & (\U4|line_count[10]~0_combout  & (\U4|line_count [5]))) # (!\U4|line_count[9]~1_combout  & ((\U4|Add1~10_combout ) # ((\U4|line_count[10]~0_combout  & \U4|line_count [5]))))

	.dataa(\U4|line_count[9]~1_combout ),
	.datab(\U4|line_count[10]~0_combout ),
	.datac(\U4|line_count [5]),
	.datad(\U4|Add1~10_combout ),
	.cin(gnd),
	.combout(\U4|line_count[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U4|line_count[5]~7 .lut_mask = 16'hD5C0;
defparam \U4|line_count[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N27
dffeas \U4|line_count[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|line_count[5]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[5] .is_wysiwyg = "true";
defparam \U4|line_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N20
cycloneive_lcell_comb \U4|Add1~12 (
// Equation(s):
// \U4|Add1~12_combout  = (\U4|line_count [6] & (\U4|Add1~11  $ (GND))) # (!\U4|line_count [6] & (!\U4|Add1~11  & VCC))
// \U4|Add1~13  = CARRY((\U4|line_count [6] & !\U4|Add1~11 ))

	.dataa(gnd),
	.datab(\U4|line_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U4|Add1~11 ),
	.combout(\U4|Add1~12_combout ),
	.cout(\U4|Add1~13 ));
// synopsys translate_off
defparam \U4|Add1~12 .lut_mask = 16'hC30C;
defparam \U4|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N4
cycloneive_lcell_comb \U4|line_count[6]~5 (
// Equation(s):
// \U4|line_count[6]~5_combout  = (\U4|line_count[9]~1_combout  & (\U4|line_count[10]~0_combout  & (\U4|line_count [6]))) # (!\U4|line_count[9]~1_combout  & ((\U4|Add1~12_combout ) # ((\U4|line_count[10]~0_combout  & \U4|line_count [6]))))

	.dataa(\U4|line_count[9]~1_combout ),
	.datab(\U4|line_count[10]~0_combout ),
	.datac(\U4|line_count [6]),
	.datad(\U4|Add1~12_combout ),
	.cin(gnd),
	.combout(\U4|line_count[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U4|line_count[6]~5 .lut_mask = 16'hD5C0;
defparam \U4|line_count[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N5
dffeas \U4|line_count[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|line_count[6]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[6] .is_wysiwyg = "true";
defparam \U4|line_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N22
cycloneive_lcell_comb \U4|Add1~14 (
// Equation(s):
// \U4|Add1~14_combout  = (\U4|line_count [7] & (!\U4|Add1~13 )) # (!\U4|line_count [7] & ((\U4|Add1~13 ) # (GND)))
// \U4|Add1~15  = CARRY((!\U4|Add1~13 ) # (!\U4|line_count [7]))

	.dataa(gnd),
	.datab(\U4|line_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U4|Add1~13 ),
	.combout(\U4|Add1~14_combout ),
	.cout(\U4|Add1~15 ));
// synopsys translate_off
defparam \U4|Add1~14 .lut_mask = 16'h3C3F;
defparam \U4|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N20
cycloneive_lcell_comb \U4|line_count[7]~4 (
// Equation(s):
// \U4|line_count[7]~4_combout  = (\U4|line_count[9]~1_combout  & (\U4|line_count[10]~0_combout  & (\U4|line_count [7]))) # (!\U4|line_count[9]~1_combout  & ((\U4|Add1~14_combout ) # ((\U4|line_count[10]~0_combout  & \U4|line_count [7]))))

	.dataa(\U4|line_count[9]~1_combout ),
	.datab(\U4|line_count[10]~0_combout ),
	.datac(\U4|line_count [7]),
	.datad(\U4|Add1~14_combout ),
	.cin(gnd),
	.combout(\U4|line_count[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U4|line_count[7]~4 .lut_mask = 16'hD5C0;
defparam \U4|line_count[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N21
dffeas \U4|line_count[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|line_count[7]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[7] .is_wysiwyg = "true";
defparam \U4|line_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N24
cycloneive_lcell_comb \U4|Add1~16 (
// Equation(s):
// \U4|Add1~16_combout  = (\U4|line_count [8] & (\U4|Add1~15  $ (GND))) # (!\U4|line_count [8] & (!\U4|Add1~15  & VCC))
// \U4|Add1~17  = CARRY((\U4|line_count [8] & !\U4|Add1~15 ))

	.dataa(\U4|line_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U4|Add1~15 ),
	.combout(\U4|Add1~16_combout ),
	.cout(\U4|Add1~17 ));
// synopsys translate_off
defparam \U4|Add1~16 .lut_mask = 16'hA50A;
defparam \U4|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N14
cycloneive_lcell_comb \U4|line_count[8]~3 (
// Equation(s):
// \U4|line_count[8]~3_combout  = (\U4|line_count[9]~1_combout  & (\U4|line_count[10]~0_combout  & (\U4|line_count [8]))) # (!\U4|line_count[9]~1_combout  & ((\U4|Add1~16_combout ) # ((\U4|line_count[10]~0_combout  & \U4|line_count [8]))))

	.dataa(\U4|line_count[9]~1_combout ),
	.datab(\U4|line_count[10]~0_combout ),
	.datac(\U4|line_count [8]),
	.datad(\U4|Add1~16_combout ),
	.cin(gnd),
	.combout(\U4|line_count[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U4|line_count[8]~3 .lut_mask = 16'hD5C0;
defparam \U4|line_count[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N15
dffeas \U4|line_count[8] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|line_count[8]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[8] .is_wysiwyg = "true";
defparam \U4|line_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N26
cycloneive_lcell_comb \U4|Add1~18 (
// Equation(s):
// \U4|Add1~18_combout  = (\U4|line_count [9] & (!\U4|Add1~17 )) # (!\U4|line_count [9] & ((\U4|Add1~17 ) # (GND)))
// \U4|Add1~19  = CARRY((!\U4|Add1~17 ) # (!\U4|line_count [9]))

	.dataa(gnd),
	.datab(\U4|line_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U4|Add1~17 ),
	.combout(\U4|Add1~18_combout ),
	.cout(\U4|Add1~19 ));
// synopsys translate_off
defparam \U4|Add1~18 .lut_mask = 16'h3C3F;
defparam \U4|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N4
cycloneive_lcell_comb \U4|line_count[9]~2 (
// Equation(s):
// \U4|line_count[9]~2_combout  = (\U4|line_count[9]~1_combout  & (\U4|line_count[10]~0_combout  & (\U4|line_count [9]))) # (!\U4|line_count[9]~1_combout  & ((\U4|Add1~18_combout ) # ((\U4|line_count[10]~0_combout  & \U4|line_count [9]))))

	.dataa(\U4|line_count[9]~1_combout ),
	.datab(\U4|line_count[10]~0_combout ),
	.datac(\U4|line_count [9]),
	.datad(\U4|Add1~18_combout ),
	.cin(gnd),
	.combout(\U4|line_count[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U4|line_count[9]~2 .lut_mask = 16'hD5C0;
defparam \U4|line_count[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N5
dffeas \U4|line_count[9] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|line_count[9]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[9] .is_wysiwyg = "true";
defparam \U4|line_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N2
cycloneive_lcell_comb \U4|Equal0~2 (
// Equation(s):
// \U4|Equal0~2_combout  = (!\U4|line_count [1] & (\U4|line_count [2] & (\U4|line_count [9] & !\U4|line_count [0])))

	.dataa(\U4|line_count [1]),
	.datab(\U4|line_count [2]),
	.datac(\U4|line_count [9]),
	.datad(\U4|line_count [0]),
	.cin(gnd),
	.combout(\U4|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U4|Equal0~2 .lut_mask = 16'h0040;
defparam \U4|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N24
cycloneive_lcell_comb \U4|Equal0~1 (
// Equation(s):
// \U4|Equal0~1_combout  = (!\U4|line_count [5] & (!\U4|line_count [7] & (!\U4|line_count [8] & !\U4|line_count [6])))

	.dataa(\U4|line_count [5]),
	.datab(\U4|line_count [7]),
	.datac(\U4|line_count [8]),
	.datad(\U4|line_count [6]),
	.cin(gnd),
	.combout(\U4|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U4|Equal0~1 .lut_mask = 16'h0001;
defparam \U4|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N28
cycloneive_lcell_comb \U4|Add1~20 (
// Equation(s):
// \U4|Add1~20_combout  = (\U4|line_count [10] & (\U4|Add1~19  $ (GND))) # (!\U4|line_count [10] & (!\U4|Add1~19  & VCC))
// \U4|Add1~21  = CARRY((\U4|line_count [10] & !\U4|Add1~19 ))

	.dataa(\U4|line_count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U4|Add1~19 ),
	.combout(\U4|Add1~20_combout ),
	.cout(\U4|Add1~21 ));
// synopsys translate_off
defparam \U4|Add1~20 .lut_mask = 16'hA50A;
defparam \U4|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N6
cycloneive_lcell_comb \U4|line_count[10]~10 (
// Equation(s):
// \U4|line_count[10]~10_combout  = (\U4|line_count[9]~1_combout  & (\U4|line_count[10]~0_combout  & (\U4|line_count [10]))) # (!\U4|line_count[9]~1_combout  & ((\U4|Add1~20_combout ) # ((\U4|line_count[10]~0_combout  & \U4|line_count [10]))))

	.dataa(\U4|line_count[9]~1_combout ),
	.datab(\U4|line_count[10]~0_combout ),
	.datac(\U4|line_count [10]),
	.datad(\U4|Add1~20_combout ),
	.cin(gnd),
	.combout(\U4|line_count[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U4|line_count[10]~10 .lut_mask = 16'hD5C0;
defparam \U4|line_count[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N7
dffeas \U4|line_count[10] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|line_count[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[10] .is_wysiwyg = "true";
defparam \U4|line_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N30
cycloneive_lcell_comb \U4|Add1~22 (
// Equation(s):
// \U4|Add1~22_combout  = \U4|Add1~21  $ (\U4|line_count [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U4|line_count [11]),
	.cin(\U4|Add1~21 ),
	.combout(\U4|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \U4|Add1~22 .lut_mask = 16'h0FF0;
defparam \U4|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N0
cycloneive_lcell_comb \U4|line_count[11]~11 (
// Equation(s):
// \U4|line_count[11]~11_combout  = (\U4|line_count[9]~1_combout  & (\U4|line_count[10]~0_combout  & (\U4|line_count [11]))) # (!\U4|line_count[9]~1_combout  & ((\U4|Add1~22_combout ) # ((\U4|line_count[10]~0_combout  & \U4|line_count [11]))))

	.dataa(\U4|line_count[9]~1_combout ),
	.datab(\U4|line_count[10]~0_combout ),
	.datac(\U4|line_count [11]),
	.datad(\U4|Add1~22_combout ),
	.cin(gnd),
	.combout(\U4|line_count[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \U4|line_count[11]~11 .lut_mask = 16'hD5C0;
defparam \U4|line_count[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N1
dffeas \U4|line_count[11] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|line_count[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[11] .is_wysiwyg = "true";
defparam \U4|line_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N2
cycloneive_lcell_comb \U4|Equal0~0 (
// Equation(s):
// \U4|Equal0~0_combout  = (!\U4|line_count [10] & (!\U4|line_count [4] & (\U4|line_count [3] & !\U4|line_count [11])))

	.dataa(\U4|line_count [10]),
	.datab(\U4|line_count [4]),
	.datac(\U4|line_count [3]),
	.datad(\U4|line_count [11]),
	.cin(gnd),
	.combout(\U4|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U4|Equal0~0 .lut_mask = 16'h0010;
defparam \U4|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N28
cycloneive_lcell_comb \U4|Equal0~3 (
// Equation(s):
// \U4|Equal0~3_combout  = (\U4|Equal0~2_combout  & (\U4|Equal0~1_combout  & \U4|Equal0~0_combout ))

	.dataa(\U4|Equal0~2_combout ),
	.datab(\U4|Equal0~1_combout ),
	.datac(\U4|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U4|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U4|Equal0~3 .lut_mask = 16'h8080;
defparam \U4|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N20
cycloneive_lcell_comb \U4|line_count[9]~1 (
// Equation(s):
// \U4|line_count[9]~1_combout  = (\U4|Equal0~3_combout ) # ((!\U4|Equal4~0_combout ) # (!\U4|pixel_count [4]))

	.dataa(\U4|Equal0~3_combout ),
	.datab(gnd),
	.datac(\U4|pixel_count [4]),
	.datad(\U4|Equal4~0_combout ),
	.cin(gnd),
	.combout(\U4|line_count[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U4|line_count[9]~1 .lut_mask = 16'hAFFF;
defparam \U4|line_count[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N12
cycloneive_lcell_comb \U4|line_count[1]~8 (
// Equation(s):
// \U4|line_count[1]~8_combout  = (\U4|line_count[9]~1_combout  & (\U4|line_count[10]~0_combout  & (\U4|line_count [1]))) # (!\U4|line_count[9]~1_combout  & ((\U4|Add1~2_combout ) # ((\U4|line_count[10]~0_combout  & \U4|line_count [1]))))

	.dataa(\U4|line_count[9]~1_combout ),
	.datab(\U4|line_count[10]~0_combout ),
	.datac(\U4|line_count [1]),
	.datad(\U4|Add1~2_combout ),
	.cin(gnd),
	.combout(\U4|line_count[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U4|line_count[1]~8 .lut_mask = 16'hD5C0;
defparam \U4|line_count[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N13
dffeas \U4|line_count[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U4|line_count[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|line_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|line_count[1] .is_wysiwyg = "true";
defparam \U4|line_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N6
cycloneive_lcell_comb \U4|vsync~1 (
// Equation(s):
// \U4|vsync~1_combout  = ((\U4|line_count [2]) # (!\U4|line_count [5])) # (!\U4|line_count [1])

	.dataa(\U4|line_count [1]),
	.datab(gnd),
	.datac(\U4|line_count [5]),
	.datad(\U4|line_count [2]),
	.cin(gnd),
	.combout(\U4|vsync~1_combout ),
	.cout());
// synopsys translate_off
defparam \U4|vsync~1 .lut_mask = 16'hFF5F;
defparam \U4|vsync~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N30
cycloneive_lcell_comb \U4|vsync~0 (
// Equation(s):
// \U4|vsync~0_combout  = (((\U4|line_count [9]) # (!\U4|line_count [7])) # (!\U4|line_count [8])) # (!\U4|line_count [6])

	.dataa(\U4|line_count [6]),
	.datab(\U4|line_count [8]),
	.datac(\U4|line_count [9]),
	.datad(\U4|line_count [7]),
	.cin(gnd),
	.combout(\U4|vsync~0_combout ),
	.cout());
// synopsys translate_off
defparam \U4|vsync~0 .lut_mask = 16'hF7FF;
defparam \U4|vsync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N24
cycloneive_lcell_comb \U4|vsync~2 (
// Equation(s):
// \U4|vsync~2_combout  = (\U4|vsync~1_combout ) # ((\U4|vsync~0_combout ) # (!\U4|Equal0~0_combout ))

	.dataa(\U4|vsync~1_combout ),
	.datab(\U4|Equal0~0_combout ),
	.datac(\U4|vsync~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U4|vsync~2_combout ),
	.cout());
// synopsys translate_off
defparam \U4|vsync~2 .lut_mask = 16'hFBFB;
defparam \U4|vsync~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N6
cycloneive_lcell_comb \U5|y_count[0]~9 (
// Equation(s):
// \U5|y_count[0]~9_combout  = \U5|y_count [0] $ (VCC)
// \U5|y_count[0]~10  = CARRY(\U5|y_count [0])

	.dataa(\U5|y_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|y_count[0]~9_combout ),
	.cout(\U5|y_count[0]~10 ));
// synopsys translate_off
defparam \U5|y_count[0]~9 .lut_mask = 16'h55AA;
defparam \U5|y_count[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N30
cycloneive_lcell_comb \U5|LessThan1~1 (
// Equation(s):
// \U5|LessThan1~1_combout  = (((!\U5|y_count [3]) # (!\U5|y_count [4])) # (!\U5|y_count [1])) # (!\U5|y_count [0])

	.dataa(\U5|y_count [0]),
	.datab(\U5|y_count [1]),
	.datac(\U5|y_count [4]),
	.datad(\U5|y_count [3]),
	.cin(gnd),
	.combout(\U5|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U5|LessThan1~1 .lut_mask = 16'h7FFF;
defparam \U5|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N24
cycloneive_lcell_comb \U5|LessThan1~0 (
// Equation(s):
// \U5|LessThan1~0_combout  = ((!\U5|y_count [6]) # (!\U5|y_count [8])) # (!\U5|y_count [7])

	.dataa(gnd),
	.datab(\U5|y_count [7]),
	.datac(\U5|y_count [8]),
	.datad(\U5|y_count [6]),
	.cin(gnd),
	.combout(\U5|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U5|LessThan1~0 .lut_mask = 16'h3FFF;
defparam \U5|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N4
cycloneive_lcell_comb \U5|LessThan1~2 (
// Equation(s):
// \U5|LessThan1~2_combout  = (!\U5|LessThan1~0_combout  & ((\U5|y_count [5]) # ((\U5|y_count [2] & !\U5|LessThan1~1_combout ))))

	.dataa(\U5|y_count [2]),
	.datab(\U5|y_count [5]),
	.datac(\U5|LessThan1~1_combout ),
	.datad(\U5|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\U5|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \U5|LessThan1~2 .lut_mask = 16'h00CE;
defparam \U5|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N10
cycloneive_lcell_comb \U4|LessThan4~1 (
// Equation(s):
// \U4|LessThan4~1_combout  = (!\U4|line_count [6] & (!\U4|line_count [8] & (!\U4|line_count [9] & !\U4|line_count [7])))

	.dataa(\U4|line_count [6]),
	.datab(\U4|line_count [8]),
	.datac(\U4|line_count [9]),
	.datad(\U4|line_count [7]),
	.cin(gnd),
	.combout(\U4|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \U4|LessThan4~1 .lut_mask = 16'h0001;
defparam \U4|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N8
cycloneive_lcell_comb \U4|LessThan4~0 (
// Equation(s):
// \U4|LessThan4~0_combout  = (!\U4|line_count [4] & (!\U4|line_count [3] & ((!\U4|line_count [0]) # (!\U4|line_count [1]))))

	.dataa(\U4|line_count [1]),
	.datab(\U4|line_count [0]),
	.datac(\U4|line_count [4]),
	.datad(\U4|line_count [3]),
	.cin(gnd),
	.combout(\U4|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U4|LessThan4~0 .lut_mask = 16'h0007;
defparam \U4|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N28
cycloneive_lcell_comb \U4|VGA_BLANK_N~7 (
// Equation(s):
// \U4|VGA_BLANK_N~7_combout  = (!\U4|line_count [2] & (\U4|LessThan4~0_combout  & (\U4|LessThan4~1_combout  $ (\U4|Equal0~1_combout ))))

	.dataa(\U4|LessThan4~1_combout ),
	.datab(\U4|line_count [2]),
	.datac(\U4|LessThan4~0_combout ),
	.datad(\U4|Equal0~1_combout ),
	.cin(gnd),
	.combout(\U4|VGA_BLANK_N~7_combout ),
	.cout());
// synopsys translate_off
defparam \U4|VGA_BLANK_N~7 .lut_mask = 16'h1020;
defparam \U4|VGA_BLANK_N~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N14
cycloneive_lcell_comb \U4|LessThan3~0 (
// Equation(s):
// \U4|LessThan3~0_combout  = (\U4|pixel_count [7]) # ((\U4|pixel_count [4]) # (\U4|pixel_count [6]))

	.dataa(gnd),
	.datab(\U4|pixel_count [7]),
	.datac(\U4|pixel_count [4]),
	.datad(\U4|pixel_count [6]),
	.cin(gnd),
	.combout(\U4|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U4|LessThan3~0 .lut_mask = 16'hFFFC;
defparam \U4|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N2
cycloneive_lcell_comb \U4|LessThan2~0 (
// Equation(s):
// \U4|LessThan2~0_combout  = (!\U4|pixel_count [5] & (((!\U4|pixel_count [2]) # (!\U4|pixel_count [1])) # (!\U4|pixel_count [3])))

	.dataa(\U4|pixel_count [5]),
	.datab(\U4|pixel_count [3]),
	.datac(\U4|pixel_count [1]),
	.datad(\U4|pixel_count [2]),
	.cin(gnd),
	.combout(\U4|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U4|LessThan2~0 .lut_mask = 16'h1555;
defparam \U4|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N8
cycloneive_lcell_comb \U4|VGA_BLANK_N~0 (
// Equation(s):
// \U4|VGA_BLANK_N~0_combout  = (\U4|LessThan2~0_combout  & (!\U4|Equal3~0_combout  & ((!\U4|LessThan3~0_combout ) # (!\U4|LessThan3~1_combout )))) # (!\U4|LessThan2~0_combout  & (((!\U4|LessThan3~1_combout ))))

	.dataa(\U4|Equal3~0_combout ),
	.datab(\U4|LessThan3~1_combout ),
	.datac(\U4|LessThan3~0_combout ),
	.datad(\U4|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\U4|VGA_BLANK_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \U4|VGA_BLANK_N~0 .lut_mask = 16'h1533;
defparam \U4|VGA_BLANK_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N28
cycloneive_lcell_comb \U4|VGA_BLANK_N~5 (
// Equation(s):
// \U4|VGA_BLANK_N~5_combout  = (\U4|LessThan2~1_combout ) # ((\U4|line_count [10]) # (\U4|line_count [11]))

	.dataa(gnd),
	.datab(\U4|LessThan2~1_combout ),
	.datac(\U4|line_count [10]),
	.datad(\U4|line_count [11]),
	.cin(gnd),
	.combout(\U4|VGA_BLANK_N~5_combout ),
	.cout());
// synopsys translate_off
defparam \U4|VGA_BLANK_N~5 .lut_mask = 16'hFFFC;
defparam \U4|VGA_BLANK_N~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N2
cycloneive_lcell_comb \U4|VGA_BLANK_N~6 (
// Equation(s):
// \U4|VGA_BLANK_N~6_combout  = (\U4|VGA_BLANK_N~0_combout  & (\U4|VGA_BLANK_N~4_combout  & !\U4|VGA_BLANK_N~5_combout ))

	.dataa(gnd),
	.datab(\U4|VGA_BLANK_N~0_combout ),
	.datac(\U4|VGA_BLANK_N~4_combout ),
	.datad(\U4|VGA_BLANK_N~5_combout ),
	.cin(gnd),
	.combout(\U4|VGA_BLANK_N~6_combout ),
	.cout());
// synopsys translate_off
defparam \U4|VGA_BLANK_N~6 .lut_mask = 16'h00C0;
defparam \U4|VGA_BLANK_N~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N22
cycloneive_lcell_comb \U4|VGA_BLANK_N~8 (
// Equation(s):
// \U4|VGA_BLANK_N~8_combout  = (\U4|VGA_BLANK_N~6_combout  & ((\U4|line_count [9] & (\U4|VGA_BLANK_N~7_combout  & \U4|Equal0~1_combout )) # (!\U4|line_count [9] & (!\U4|VGA_BLANK_N~7_combout  & !\U4|Equal0~1_combout ))))

	.dataa(\U4|line_count [9]),
	.datab(\U4|VGA_BLANK_N~7_combout ),
	.datac(\U4|VGA_BLANK_N~6_combout ),
	.datad(\U4|Equal0~1_combout ),
	.cin(gnd),
	.combout(\U4|VGA_BLANK_N~8_combout ),
	.cout());
// synopsys translate_off
defparam \U4|VGA_BLANK_N~8 .lut_mask = 16'h8010;
defparam \U4|VGA_BLANK_N~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N8
cycloneive_lcell_comb \U5|x_count[0]~10 (
// Equation(s):
// \U5|x_count[0]~10_combout  = \U5|x_count [0] $ (VCC)
// \U5|x_count[0]~11  = CARRY(\U5|x_count [0])

	.dataa(gnd),
	.datab(\U5|x_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|x_count[0]~10_combout ),
	.cout(\U5|x_count[0]~11 ));
// synopsys translate_off
defparam \U5|x_count[0]~10 .lut_mask = 16'h33CC;
defparam \U5|x_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y21_N9
dffeas \U5|x_count[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|x_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[0] .is_wysiwyg = "true";
defparam \U5|x_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N10
cycloneive_lcell_comb \U5|x_count[1]~12 (
// Equation(s):
// \U5|x_count[1]~12_combout  = (\U5|x_count [1] & (!\U5|x_count[0]~11 )) # (!\U5|x_count [1] & ((\U5|x_count[0]~11 ) # (GND)))
// \U5|x_count[1]~13  = CARRY((!\U5|x_count[0]~11 ) # (!\U5|x_count [1]))

	.dataa(\U5|x_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|x_count[0]~11 ),
	.combout(\U5|x_count[1]~12_combout ),
	.cout(\U5|x_count[1]~13 ));
// synopsys translate_off
defparam \U5|x_count[1]~12 .lut_mask = 16'h5A5F;
defparam \U5|x_count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y21_N11
dffeas \U5|x_count[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|x_count[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[1] .is_wysiwyg = "true";
defparam \U5|x_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N12
cycloneive_lcell_comb \U5|x_count[2]~14 (
// Equation(s):
// \U5|x_count[2]~14_combout  = (\U5|x_count [2] & (\U5|x_count[1]~13  $ (GND))) # (!\U5|x_count [2] & (!\U5|x_count[1]~13  & VCC))
// \U5|x_count[2]~15  = CARRY((\U5|x_count [2] & !\U5|x_count[1]~13 ))

	.dataa(\U5|x_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|x_count[1]~13 ),
	.combout(\U5|x_count[2]~14_combout ),
	.cout(\U5|x_count[2]~15 ));
// synopsys translate_off
defparam \U5|x_count[2]~14 .lut_mask = 16'hA50A;
defparam \U5|x_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y21_N13
dffeas \U5|x_count[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|x_count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[2] .is_wysiwyg = "true";
defparam \U5|x_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N14
cycloneive_lcell_comb \U5|x_count[3]~16 (
// Equation(s):
// \U5|x_count[3]~16_combout  = (\U5|x_count [3] & (!\U5|x_count[2]~15 )) # (!\U5|x_count [3] & ((\U5|x_count[2]~15 ) # (GND)))
// \U5|x_count[3]~17  = CARRY((!\U5|x_count[2]~15 ) # (!\U5|x_count [3]))

	.dataa(gnd),
	.datab(\U5|x_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|x_count[2]~15 ),
	.combout(\U5|x_count[3]~16_combout ),
	.cout(\U5|x_count[3]~17 ));
// synopsys translate_off
defparam \U5|x_count[3]~16 .lut_mask = 16'h3C3F;
defparam \U5|x_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y21_N15
dffeas \U5|x_count[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|x_count[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[3] .is_wysiwyg = "true";
defparam \U5|x_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N16
cycloneive_lcell_comb \U5|x_count[4]~18 (
// Equation(s):
// \U5|x_count[4]~18_combout  = (\U5|x_count [4] & (\U5|x_count[3]~17  $ (GND))) # (!\U5|x_count [4] & (!\U5|x_count[3]~17  & VCC))
// \U5|x_count[4]~19  = CARRY((\U5|x_count [4] & !\U5|x_count[3]~17 ))

	.dataa(\U5|x_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|x_count[3]~17 ),
	.combout(\U5|x_count[4]~18_combout ),
	.cout(\U5|x_count[4]~19 ));
// synopsys translate_off
defparam \U5|x_count[4]~18 .lut_mask = 16'hA50A;
defparam \U5|x_count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y21_N17
dffeas \U5|x_count[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|x_count[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[4] .is_wysiwyg = "true";
defparam \U5|x_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N18
cycloneive_lcell_comb \U5|x_count[5]~20 (
// Equation(s):
// \U5|x_count[5]~20_combout  = (\U5|x_count [5] & (!\U5|x_count[4]~19 )) # (!\U5|x_count [5] & ((\U5|x_count[4]~19 ) # (GND)))
// \U5|x_count[5]~21  = CARRY((!\U5|x_count[4]~19 ) # (!\U5|x_count [5]))

	.dataa(gnd),
	.datab(\U5|x_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|x_count[4]~19 ),
	.combout(\U5|x_count[5]~20_combout ),
	.cout(\U5|x_count[5]~21 ));
// synopsys translate_off
defparam \U5|x_count[5]~20 .lut_mask = 16'h3C3F;
defparam \U5|x_count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y21_N19
dffeas \U5|x_count[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|x_count[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[5] .is_wysiwyg = "true";
defparam \U5|x_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N20
cycloneive_lcell_comb \U5|x_count[6]~22 (
// Equation(s):
// \U5|x_count[6]~22_combout  = (\U5|x_count [6] & (\U5|x_count[5]~21  $ (GND))) # (!\U5|x_count [6] & (!\U5|x_count[5]~21  & VCC))
// \U5|x_count[6]~23  = CARRY((\U5|x_count [6] & !\U5|x_count[5]~21 ))

	.dataa(gnd),
	.datab(\U5|x_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|x_count[5]~21 ),
	.combout(\U5|x_count[6]~22_combout ),
	.cout(\U5|x_count[6]~23 ));
// synopsys translate_off
defparam \U5|x_count[6]~22 .lut_mask = 16'hC30C;
defparam \U5|x_count[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y21_N21
dffeas \U5|x_count[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|x_count[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[6] .is_wysiwyg = "true";
defparam \U5|x_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N30
cycloneive_lcell_comb \U5|LessThan0~0 (
// Equation(s):
// \U5|LessThan0~0_combout  = (((!\U5|x_count [6]) # (!\U5|x_count [3])) # (!\U5|x_count [0])) # (!\U5|x_count [1])

	.dataa(\U5|x_count [1]),
	.datab(\U5|x_count [0]),
	.datac(\U5|x_count [3]),
	.datad(\U5|x_count [6]),
	.cin(gnd),
	.combout(\U5|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U5|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \U5|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N10
cycloneive_lcell_comb \U5|LessThan0~1 (
// Equation(s):
// \U5|LessThan0~1_combout  = (\U5|LessThan0~0_combout ) # (((!\U5|x_count [4]) # (!\U5|x_count [2])) # (!\U5|x_count [5]))

	.dataa(\U5|LessThan0~0_combout ),
	.datab(\U5|x_count [5]),
	.datac(\U5|x_count [2]),
	.datad(\U5|x_count [4]),
	.cin(gnd),
	.combout(\U5|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U5|LessThan0~1 .lut_mask = 16'hBFFF;
defparam \U5|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N22
cycloneive_lcell_comb \U5|x_count[7]~24 (
// Equation(s):
// \U5|x_count[7]~24_combout  = (\U5|x_count [7] & (!\U5|x_count[6]~23 )) # (!\U5|x_count [7] & ((\U5|x_count[6]~23 ) # (GND)))
// \U5|x_count[7]~25  = CARRY((!\U5|x_count[6]~23 ) # (!\U5|x_count [7]))

	.dataa(\U5|x_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|x_count[6]~23 ),
	.combout(\U5|x_count[7]~24_combout ),
	.cout(\U5|x_count[7]~25 ));
// synopsys translate_off
defparam \U5|x_count[7]~24 .lut_mask = 16'h5A5F;
defparam \U5|x_count[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y21_N23
dffeas \U5|x_count[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|x_count[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[7] .is_wysiwyg = "true";
defparam \U5|x_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N24
cycloneive_lcell_comb \U5|x_count[8]~26 (
// Equation(s):
// \U5|x_count[8]~26_combout  = (\U5|x_count [8] & (\U5|x_count[7]~25  $ (GND))) # (!\U5|x_count [8] & (!\U5|x_count[7]~25  & VCC))
// \U5|x_count[8]~27  = CARRY((\U5|x_count [8] & !\U5|x_count[7]~25 ))

	.dataa(gnd),
	.datab(\U5|x_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|x_count[7]~25 ),
	.combout(\U5|x_count[8]~26_combout ),
	.cout(\U5|x_count[8]~27 ));
// synopsys translate_off
defparam \U5|x_count[8]~26 .lut_mask = 16'hC30C;
defparam \U5|x_count[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y21_N25
dffeas \U5|x_count[8] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|x_count[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[8] .is_wysiwyg = "true";
defparam \U5|x_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N26
cycloneive_lcell_comb \U5|x_count[9]~28 (
// Equation(s):
// \U5|x_count[9]~28_combout  = \U5|x_count [9] $ (\U5|x_count[8]~27 )

	.dataa(\U5|x_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|x_count[8]~27 ),
	.combout(\U5|x_count[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \U5|x_count[9]~28 .lut_mask = 16'h5A5A;
defparam \U5|x_count[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y21_N27
dffeas \U5|x_count[9] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|x_count[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|x_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|x_count[9] .is_wysiwyg = "true";
defparam \U5|x_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N26
cycloneive_lcell_comb \U5|LessThan0~2 (
// Equation(s):
// \U5|LessThan0~2_combout  = (\U5|x_count [9] & (((\U5|x_count [8]) # (\U5|x_count [7])) # (!\U5|LessThan0~1_combout )))

	.dataa(\U5|LessThan0~1_combout ),
	.datab(\U5|x_count [8]),
	.datac(\U5|x_count [9]),
	.datad(\U5|x_count [7]),
	.cin(gnd),
	.combout(\U5|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U5|LessThan0~2 .lut_mask = 16'hF0D0;
defparam \U5|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N0
cycloneive_lcell_comb \U5|y_count[8]~13 (
// Equation(s):
// \U5|y_count[8]~13_combout  = (\U4|VGA_BLANK_N~8_combout  & \U5|LessThan0~2_combout )

	.dataa(\U4|VGA_BLANK_N~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\U5|y_count[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \U5|y_count[8]~13 .lut_mask = 16'hAA00;
defparam \U5|y_count[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y22_N7
dffeas \U5|y_count[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|y_count[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\U5|y_count[8]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|y_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|y_count[0] .is_wysiwyg = "true";
defparam \U5|y_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N8
cycloneive_lcell_comb \U5|y_count[1]~11 (
// Equation(s):
// \U5|y_count[1]~11_combout  = (\U5|y_count [1] & (!\U5|y_count[0]~10 )) # (!\U5|y_count [1] & ((\U5|y_count[0]~10 ) # (GND)))
// \U5|y_count[1]~12  = CARRY((!\U5|y_count[0]~10 ) # (!\U5|y_count [1]))

	.dataa(gnd),
	.datab(\U5|y_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|y_count[0]~10 ),
	.combout(\U5|y_count[1]~11_combout ),
	.cout(\U5|y_count[1]~12 ));
// synopsys translate_off
defparam \U5|y_count[1]~11 .lut_mask = 16'h3C3F;
defparam \U5|y_count[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y22_N9
dffeas \U5|y_count[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|y_count[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\U5|y_count[8]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|y_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|y_count[1] .is_wysiwyg = "true";
defparam \U5|y_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N10
cycloneive_lcell_comb \U5|y_count[2]~14 (
// Equation(s):
// \U5|y_count[2]~14_combout  = (\U5|y_count [2] & (\U5|y_count[1]~12  $ (GND))) # (!\U5|y_count [2] & (!\U5|y_count[1]~12  & VCC))
// \U5|y_count[2]~15  = CARRY((\U5|y_count [2] & !\U5|y_count[1]~12 ))

	.dataa(\U5|y_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|y_count[1]~12 ),
	.combout(\U5|y_count[2]~14_combout ),
	.cout(\U5|y_count[2]~15 ));
// synopsys translate_off
defparam \U5|y_count[2]~14 .lut_mask = 16'hA50A;
defparam \U5|y_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y22_N11
dffeas \U5|y_count[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|y_count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\U5|y_count[8]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|y_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|y_count[2] .is_wysiwyg = "true";
defparam \U5|y_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N12
cycloneive_lcell_comb \U5|y_count[3]~16 (
// Equation(s):
// \U5|y_count[3]~16_combout  = (\U5|y_count [3] & (!\U5|y_count[2]~15 )) # (!\U5|y_count [3] & ((\U5|y_count[2]~15 ) # (GND)))
// \U5|y_count[3]~17  = CARRY((!\U5|y_count[2]~15 ) # (!\U5|y_count [3]))

	.dataa(\U5|y_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|y_count[2]~15 ),
	.combout(\U5|y_count[3]~16_combout ),
	.cout(\U5|y_count[3]~17 ));
// synopsys translate_off
defparam \U5|y_count[3]~16 .lut_mask = 16'h5A5F;
defparam \U5|y_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y22_N13
dffeas \U5|y_count[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|y_count[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\U5|y_count[8]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|y_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|y_count[3] .is_wysiwyg = "true";
defparam \U5|y_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N14
cycloneive_lcell_comb \U5|y_count[4]~18 (
// Equation(s):
// \U5|y_count[4]~18_combout  = (\U5|y_count [4] & (\U5|y_count[3]~17  $ (GND))) # (!\U5|y_count [4] & (!\U5|y_count[3]~17  & VCC))
// \U5|y_count[4]~19  = CARRY((\U5|y_count [4] & !\U5|y_count[3]~17 ))

	.dataa(gnd),
	.datab(\U5|y_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|y_count[3]~17 ),
	.combout(\U5|y_count[4]~18_combout ),
	.cout(\U5|y_count[4]~19 ));
// synopsys translate_off
defparam \U5|y_count[4]~18 .lut_mask = 16'hC30C;
defparam \U5|y_count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y22_N15
dffeas \U5|y_count[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|y_count[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\U5|y_count[8]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|y_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|y_count[4] .is_wysiwyg = "true";
defparam \U5|y_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N16
cycloneive_lcell_comb \U5|y_count[5]~20 (
// Equation(s):
// \U5|y_count[5]~20_combout  = (\U5|y_count [5] & (!\U5|y_count[4]~19 )) # (!\U5|y_count [5] & ((\U5|y_count[4]~19 ) # (GND)))
// \U5|y_count[5]~21  = CARRY((!\U5|y_count[4]~19 ) # (!\U5|y_count [5]))

	.dataa(gnd),
	.datab(\U5|y_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|y_count[4]~19 ),
	.combout(\U5|y_count[5]~20_combout ),
	.cout(\U5|y_count[5]~21 ));
// synopsys translate_off
defparam \U5|y_count[5]~20 .lut_mask = 16'h3C3F;
defparam \U5|y_count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y22_N17
dffeas \U5|y_count[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|y_count[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\U5|y_count[8]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|y_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|y_count[5] .is_wysiwyg = "true";
defparam \U5|y_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N18
cycloneive_lcell_comb \U5|y_count[6]~22 (
// Equation(s):
// \U5|y_count[6]~22_combout  = (\U5|y_count [6] & (\U5|y_count[5]~21  $ (GND))) # (!\U5|y_count [6] & (!\U5|y_count[5]~21  & VCC))
// \U5|y_count[6]~23  = CARRY((\U5|y_count [6] & !\U5|y_count[5]~21 ))

	.dataa(gnd),
	.datab(\U5|y_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|y_count[5]~21 ),
	.combout(\U5|y_count[6]~22_combout ),
	.cout(\U5|y_count[6]~23 ));
// synopsys translate_off
defparam \U5|y_count[6]~22 .lut_mask = 16'hC30C;
defparam \U5|y_count[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y22_N19
dffeas \U5|y_count[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|y_count[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\U5|y_count[8]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|y_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|y_count[6] .is_wysiwyg = "true";
defparam \U5|y_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N20
cycloneive_lcell_comb \U5|y_count[7]~24 (
// Equation(s):
// \U5|y_count[7]~24_combout  = (\U5|y_count [7] & (!\U5|y_count[6]~23 )) # (!\U5|y_count [7] & ((\U5|y_count[6]~23 ) # (GND)))
// \U5|y_count[7]~25  = CARRY((!\U5|y_count[6]~23 ) # (!\U5|y_count [7]))

	.dataa(gnd),
	.datab(\U5|y_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|y_count[6]~23 ),
	.combout(\U5|y_count[7]~24_combout ),
	.cout(\U5|y_count[7]~25 ));
// synopsys translate_off
defparam \U5|y_count[7]~24 .lut_mask = 16'h3C3F;
defparam \U5|y_count[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y22_N21
dffeas \U5|y_count[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|y_count[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\U5|y_count[8]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|y_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|y_count[7] .is_wysiwyg = "true";
defparam \U5|y_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N22
cycloneive_lcell_comb \U5|y_count[8]~26 (
// Equation(s):
// \U5|y_count[8]~26_combout  = \U5|y_count [8] $ (!\U5|y_count[7]~25 )

	.dataa(\U5|y_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|y_count[7]~25 ),
	.combout(\U5|y_count[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \U5|y_count[8]~26 .lut_mask = 16'hA5A5;
defparam \U5|y_count[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y22_N23
dffeas \U5|y_count[8] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|y_count[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U5|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\U5|y_count[8]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|y_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|y_count[8] .is_wysiwyg = "true";
defparam \U5|y_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N26
cycloneive_lcell_comb \U5|always1~1 (
// Equation(s):
// \U5|always1~1_combout  = (\U5|y_count [7] & (!\U5|x_count [7] & (\U5|x_count [8] & \U5|y_count [6])))

	.dataa(\U5|y_count [7]),
	.datab(\U5|x_count [7]),
	.datac(\U5|x_count [8]),
	.datad(\U5|y_count [6]),
	.cin(gnd),
	.combout(\U5|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U5|always1~1 .lut_mask = 16'h2000;
defparam \U5|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N28
cycloneive_lcell_comb \U5|always1~2 (
// Equation(s):
// \U5|always1~2_combout  = (!\U5|y_count [8] & (\U5|always1~1_combout  & (!\U5|x_count [9] & \U5|y_count [5])))

	.dataa(\U5|y_count [8]),
	.datab(\U5|always1~1_combout ),
	.datac(\U5|x_count [9]),
	.datad(\U5|y_count [5]),
	.cin(gnd),
	.combout(\U5|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \U5|always1~2 .lut_mask = 16'h0400;
defparam \U5|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N0
cycloneive_lcell_comb \overlay_inst|roi_border~0 (
// Equation(s):
// \overlay_inst|roi_border~0_combout  = (\U5|y_count [2] & ((\U5|y_count [4]) # (\U5|y_count [3]))) # (!\U5|y_count [2] & (\U5|y_count [4] & \U5|y_count [3]))

	.dataa(\U5|y_count [2]),
	.datab(\U5|y_count [4]),
	.datac(gnd),
	.datad(\U5|y_count [3]),
	.cin(gnd),
	.combout(\overlay_inst|roi_border~0_combout ),
	.cout());
// synopsys translate_off
defparam \overlay_inst|roi_border~0 .lut_mask = 16'hEE88;
defparam \overlay_inst|roi_border~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N24
cycloneive_lcell_comb \overlay_inst|roi_border~1 (
// Equation(s):
// \overlay_inst|roi_border~1_combout  = (\overlay_inst|roi_border~0_combout  & (!\U5|y_count [2] & (\U5|y_count [1] $ (\U5|y_count [0])))) # (!\overlay_inst|roi_border~0_combout  & (\U5|y_count [1] & ((\U5|y_count [2]))))

	.dataa(\U5|y_count [1]),
	.datab(\overlay_inst|roi_border~0_combout ),
	.datac(\U5|y_count [0]),
	.datad(\U5|y_count [2]),
	.cin(gnd),
	.combout(\overlay_inst|roi_border~1_combout ),
	.cout());
// synopsys translate_off
defparam \overlay_inst|roi_border~1 .lut_mask = 16'h2248;
defparam \overlay_inst|roi_border~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N28
cycloneive_lcell_comb \U4|r[3]~0 (
// Equation(s):
// \U4|r[3]~0_combout  = (\U5|x_count [2] & (((\U5|x_count [1]) # (!\U5|x_count [4])))) # (!\U5|x_count [2] & (\U5|x_count [0] & (!\U5|x_count [4] & \U5|x_count [1])))

	.dataa(\U5|x_count [2]),
	.datab(\U5|x_count [0]),
	.datac(\U5|x_count [4]),
	.datad(\U5|x_count [1]),
	.cin(gnd),
	.combout(\U4|r[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U4|r[3]~0 .lut_mask = 16'hAE0A;
defparam \U4|r[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N28
cycloneive_lcell_comb \U4|r[3]~1 (
// Equation(s):
// \U4|r[3]~1_combout  = (\U5|x_count [6] & (!\U5|x_count [5] & ((!\U5|x_count [3]) # (!\U4|r[3]~0_combout )))) # (!\U5|x_count [6] & (\U5|x_count [5] & ((\U4|r[3]~0_combout ) # (\U5|x_count [3]))))

	.dataa(\U5|x_count [6]),
	.datab(\U4|r[3]~0_combout ),
	.datac(\U5|x_count [5]),
	.datad(\U5|x_count [3]),
	.cin(gnd),
	.combout(\U4|r[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U4|r[3]~1 .lut_mask = 16'h524A;
defparam \U4|r[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N2
cycloneive_lcell_comb \U4|r[3]~2 (
// Equation(s):
// \U4|r[3]~2_combout  = (\overlay_inst|roi_border~1_combout  & (\U4|r[3]~1_combout  & (\U5|x_count [4] $ (!\U5|x_count [5]))))

	.dataa(\U5|x_count [4]),
	.datab(\overlay_inst|roi_border~1_combout ),
	.datac(\U5|x_count [5]),
	.datad(\U4|r[3]~1_combout ),
	.cin(gnd),
	.combout(\U4|r[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U4|r[3]~2 .lut_mask = 16'h8400;
defparam \U4|r[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N6
cycloneive_lcell_comb \U5|always1~0 (
// Equation(s):
// \U5|always1~0_combout  = (!\U5|x_count [2] & (!\U5|x_count [0] & !\U5|x_count [1]))

	.dataa(\U5|x_count [2]),
	.datab(gnd),
	.datac(\U5|x_count [0]),
	.datad(\U5|x_count [1]),
	.cin(gnd),
	.combout(\U5|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U5|always1~0 .lut_mask = 16'h0005;
defparam \U5|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N2
cycloneive_lcell_comb \overlay_inst|roi_border~3 (
// Equation(s):
// \overlay_inst|roi_border~3_combout  = (\U5|x_count [4] & ((\U5|x_count [3]) # ((\U5|x_count [5] & \U5|x_count [2])))) # (!\U5|x_count [4] & (\U5|x_count [3] & ((\U5|x_count [5]) # (\U5|x_count [2]))))

	.dataa(\U5|x_count [4]),
	.datab(\U5|x_count [5]),
	.datac(\U5|x_count [3]),
	.datad(\U5|x_count [2]),
	.cin(gnd),
	.combout(\overlay_inst|roi_border~3_combout ),
	.cout());
// synopsys translate_off
defparam \overlay_inst|roi_border~3 .lut_mask = 16'hF8E0;
defparam \overlay_inst|roi_border~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N0
cycloneive_lcell_comb \overlay_inst|roi_border~2 (
// Equation(s):
// \overlay_inst|roi_border~2_combout  = (\U5|x_count [6] & (!\U5|x_count [5] & ((!\U5|x_count [0]) # (!\U5|x_count [1])))) # (!\U5|x_count [6] & (\U5|x_count [1] & ((\U5|x_count [5]))))

	.dataa(\U5|x_count [1]),
	.datab(\U5|x_count [6]),
	.datac(\U5|x_count [0]),
	.datad(\U5|x_count [5]),
	.cin(gnd),
	.combout(\overlay_inst|roi_border~2_combout ),
	.cout());
// synopsys translate_off
defparam \overlay_inst|roi_border~2 .lut_mask = 16'h224C;
defparam \overlay_inst|roi_border~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N4
cycloneive_lcell_comb \overlay_inst|roi_border~4 (
// Equation(s):
// \overlay_inst|roi_border~4_combout  = (\overlay_inst|roi_border~2_combout  & ((\overlay_inst|roi_border~3_combout  & ((!\U5|x_count [3]))) # (!\overlay_inst|roi_border~3_combout  & (!\U5|always1~0_combout  & \U5|x_count [3]))))

	.dataa(\U5|always1~0_combout ),
	.datab(\overlay_inst|roi_border~3_combout ),
	.datac(\U5|x_count [3]),
	.datad(\overlay_inst|roi_border~2_combout ),
	.cin(gnd),
	.combout(\overlay_inst|roi_border~4_combout ),
	.cout());
// synopsys translate_off
defparam \overlay_inst|roi_border~4 .lut_mask = 16'h1C00;
defparam \overlay_inst|roi_border~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N0
cycloneive_lcell_comb \U4|r[3]~3 (
// Equation(s):
// \U4|r[3]~3_combout  = (\U5|y_count [1] & ((\U5|y_count [0]) # (!\U5|y_count [4])))

	.dataa(gnd),
	.datab(\U5|y_count [1]),
	.datac(\U5|y_count [4]),
	.datad(\U5|y_count [0]),
	.cin(gnd),
	.combout(\U4|r[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U4|r[3]~3 .lut_mask = 16'hCC0C;
defparam \U4|r[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N26
cycloneive_lcell_comb \U4|r[3]~4 (
// Equation(s):
// \U4|r[3]~4_combout  = (\U5|y_count [4] & (((!\U5|y_count [2] & !\U4|r[3]~3_combout )) # (!\U5|y_count [3]))) # (!\U5|y_count [4] & ((\U5|y_count [3]) # ((\U5|y_count [2] & \U4|r[3]~3_combout ))))

	.dataa(\U5|y_count [2]),
	.datab(\U4|r[3]~3_combout ),
	.datac(\U5|y_count [4]),
	.datad(\U5|y_count [3]),
	.cin(gnd),
	.combout(\U4|r[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U4|r[3]~4 .lut_mask = 16'h1FF8;
defparam \U4|r[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N8
cycloneive_lcell_comb \U4|r[3]~5 (
// Equation(s):
// \U4|r[3]~5_combout  = (\U4|r[3]~2_combout ) # ((\overlay_inst|roi_border~4_combout  & \U4|r[3]~4_combout ))

	.dataa(\U4|r[3]~2_combout ),
	.datab(\overlay_inst|roi_border~4_combout ),
	.datac(gnd),
	.datad(\U4|r[3]~4_combout ),
	.cin(gnd),
	.combout(\U4|r[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U4|r[3]~5 .lut_mask = 16'hEEAA;
defparam \U4|r[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N20
cycloneive_lcell_comb \U4|r[3]~6 (
// Equation(s):
// \U4|r[3]~6_combout  = (\U4|state [0]) # (((\U5|always1~2_combout  & \U4|r[3]~5_combout )) # (!\U4|state [1]))

	.dataa(\U5|always1~2_combout ),
	.datab(\U4|r[3]~5_combout ),
	.datac(\U4|state [0]),
	.datad(\U4|state [1]),
	.cin(gnd),
	.combout(\U4|r[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U4|r[3]~6 .lut_mask = 16'hF8FF;
defparam \U4|r[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N8
cycloneive_io_ibuf \OV7670_PCLK~input (
	.i(OV7670_PCLK),
	.ibar(gnd),
	.o(\OV7670_PCLK~input_o ));
// synopsys translate_off
defparam \OV7670_PCLK~input .bus_hold = "false";
defparam \OV7670_PCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N16
cycloneive_lcell_comb \DUT1|address[0]~17 (
// Equation(s):
// \DUT1|address[0]~17_combout  = \DUT1|address [0] $ (VCC)
// \DUT1|address[0]~18  = CARRY(\DUT1|address [0])

	.dataa(gnd),
	.datab(\DUT1|address [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DUT1|address[0]~17_combout ),
	.cout(\DUT1|address[0]~18 ));
// synopsys translate_off
defparam \DUT1|address[0]~17 .lut_mask = 16'h33CC;
defparam \DUT1|address[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N22
cycloneive_io_ibuf \OV7670_HREF~input (
	.i(OV7670_HREF),
	.ibar(gnd),
	.o(\OV7670_HREF~input_o ));
// synopsys translate_off
defparam \OV7670_HREF~input .bus_hold = "false";
defparam \OV7670_HREF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X89_Y2_N3
dffeas \DUT1|href_last (
	.clk(\OV7670_PCLK~input_o ),
	.d(gnd),
	.asdata(\OV7670_HREF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|href_last~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|href_last .is_wysiwyg = "true";
defparam \DUT1|href_last .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N22
cycloneive_io_ibuf \OV7670_VSYNC~input (
	.i(OV7670_VSYNC),
	.ibar(gnd),
	.o(\OV7670_VSYNC~input_o ));
// synopsys translate_off
defparam \OV7670_VSYNC~input .bus_hold = "false";
defparam \OV7670_VSYNC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X89_Y2_N12
cycloneive_lcell_comb \DUT1|y_downscaler~0 (
// Equation(s):
// \DUT1|y_downscaler~0_combout  = (!\OV7670_VSYNC~input_o  & (\OV7670_HREF~input_o  $ (\DUT1|href_last~q  $ (\DUT1|y_downscaler~q ))))

	.dataa(\OV7670_HREF~input_o ),
	.datab(\DUT1|href_last~q ),
	.datac(\DUT1|y_downscaler~q ),
	.datad(\OV7670_VSYNC~input_o ),
	.cin(gnd),
	.combout(\DUT1|y_downscaler~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT1|y_downscaler~0 .lut_mask = 16'h0096;
defparam \DUT1|y_downscaler~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y2_N28
cycloneive_lcell_comb \DUT1|pixel_phase~0 (
// Equation(s):
// \DUT1|pixel_phase~0_combout  = (\OV7670_HREF~input_o ) # (\OV7670_VSYNC~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\OV7670_HREF~input_o ),
	.datad(\OV7670_VSYNC~input_o ),
	.cin(gnd),
	.combout(\DUT1|pixel_phase~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT1|pixel_phase~0 .lut_mask = 16'hFFF0;
defparam \DUT1|pixel_phase~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y2_N13
dffeas \DUT1|y_downscaler (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|y_downscaler~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|pixel_phase~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|y_downscaler~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|y_downscaler .is_wysiwyg = "true";
defparam \DUT1|y_downscaler .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y2_N22
cycloneive_lcell_comb \DUT1|pixel_phase~1 (
// Equation(s):
// \DUT1|pixel_phase~1_combout  = (!\DUT1|pixel_phase~q  & !\OV7670_VSYNC~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DUT1|pixel_phase~q ),
	.datad(\OV7670_VSYNC~input_o ),
	.cin(gnd),
	.combout(\DUT1|pixel_phase~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT1|pixel_phase~1 .lut_mask = 16'h000F;
defparam \DUT1|pixel_phase~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y2_N23
dffeas \DUT1|pixel_phase (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|pixel_phase~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|pixel_phase~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|pixel_phase~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|pixel_phase .is_wysiwyg = "true";
defparam \DUT1|pixel_phase .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y2_N8
cycloneive_lcell_comb \DUT1|pixel_ready~0 (
// Equation(s):
// \DUT1|pixel_ready~0_combout  = (\OV7670_HREF~input_o  & (\DUT1|pixel_phase~q  & !\OV7670_VSYNC~input_o ))

	.dataa(\OV7670_HREF~input_o ),
	.datab(gnd),
	.datac(\DUT1|pixel_phase~q ),
	.datad(\OV7670_VSYNC~input_o ),
	.cin(gnd),
	.combout(\DUT1|pixel_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT1|pixel_ready~0 .lut_mask = 16'h00A0;
defparam \DUT1|pixel_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y2_N9
dffeas \DUT1|pixel_ready (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|pixel_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|pixel_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|pixel_ready .is_wysiwyg = "true";
defparam \DUT1|pixel_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y2_N18
cycloneive_lcell_comb \DUT1|x_downscaler~0 (
// Equation(s):
// \DUT1|x_downscaler~0_combout  = (!\OV7670_VSYNC~input_o  & (\DUT1|x_downscaler~q  $ (((\OV7670_HREF~input_o  & \DUT1|pixel_phase~q )))))

	.dataa(\OV7670_HREF~input_o ),
	.datab(\DUT1|pixel_phase~q ),
	.datac(\DUT1|x_downscaler~q ),
	.datad(\OV7670_VSYNC~input_o ),
	.cin(gnd),
	.combout(\DUT1|x_downscaler~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT1|x_downscaler~0 .lut_mask = 16'h0078;
defparam \DUT1|x_downscaler~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y2_N19
dffeas \DUT1|x_downscaler (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|x_downscaler~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|x_downscaler~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|x_downscaler .is_wysiwyg = "true";
defparam \DUT1|x_downscaler .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y2_N30
cycloneive_lcell_comb \DUT1|we~0 (
// Equation(s):
// \DUT1|we~0_combout  = ((!\DUT1|x_downscaler~q ) # (!\DUT1|pixel_ready~q )) # (!\DUT1|y_downscaler~q )

	.dataa(\DUT1|y_downscaler~q ),
	.datab(gnd),
	.datac(\DUT1|pixel_ready~q ),
	.datad(\DUT1|x_downscaler~q ),
	.cin(gnd),
	.combout(\DUT1|we~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT1|we~0 .lut_mask = 16'h5FFF;
defparam \DUT1|we~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y2_N0
cycloneive_lcell_comb \DUT1|address[6]~51 (
// Equation(s):
// \DUT1|address[6]~51_combout  = (\OV7670_VSYNC~input_o ) # ((\DUT1|y_downscaler~q  & (\DUT1|x_downscaler~q  & \DUT1|pixel_ready~q )))

	.dataa(\DUT1|y_downscaler~q ),
	.datab(\DUT1|x_downscaler~q ),
	.datac(\DUT1|pixel_ready~q ),
	.datad(\OV7670_VSYNC~input_o ),
	.cin(gnd),
	.combout(\DUT1|address[6]~51_combout ),
	.cout());
// synopsys translate_off
defparam \DUT1|address[6]~51 .lut_mask = 16'hFF80;
defparam \DUT1|address[6]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y10_N17
dffeas \DUT1|address[0] (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|address[0]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~0_combout ),
	.sload(gnd),
	.ena(\DUT1|address[6]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[0] .is_wysiwyg = "true";
defparam \DUT1|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N18
cycloneive_lcell_comb \DUT1|address[1]~19 (
// Equation(s):
// \DUT1|address[1]~19_combout  = (\DUT1|address [1] & (!\DUT1|address[0]~18 )) # (!\DUT1|address [1] & ((\DUT1|address[0]~18 ) # (GND)))
// \DUT1|address[1]~20  = CARRY((!\DUT1|address[0]~18 ) # (!\DUT1|address [1]))

	.dataa(gnd),
	.datab(\DUT1|address [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUT1|address[0]~18 ),
	.combout(\DUT1|address[1]~19_combout ),
	.cout(\DUT1|address[1]~20 ));
// synopsys translate_off
defparam \DUT1|address[1]~19 .lut_mask = 16'h3C3F;
defparam \DUT1|address[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y10_N19
dffeas \DUT1|address[1] (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|address[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~0_combout ),
	.sload(gnd),
	.ena(\DUT1|address[6]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[1] .is_wysiwyg = "true";
defparam \DUT1|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N20
cycloneive_lcell_comb \DUT1|address[2]~21 (
// Equation(s):
// \DUT1|address[2]~21_combout  = (\DUT1|address [2] & (\DUT1|address[1]~20  $ (GND))) # (!\DUT1|address [2] & (!\DUT1|address[1]~20  & VCC))
// \DUT1|address[2]~22  = CARRY((\DUT1|address [2] & !\DUT1|address[1]~20 ))

	.dataa(gnd),
	.datab(\DUT1|address [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUT1|address[1]~20 ),
	.combout(\DUT1|address[2]~21_combout ),
	.cout(\DUT1|address[2]~22 ));
// synopsys translate_off
defparam \DUT1|address[2]~21 .lut_mask = 16'hC30C;
defparam \DUT1|address[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y10_N21
dffeas \DUT1|address[2] (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|address[2]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~0_combout ),
	.sload(gnd),
	.ena(\DUT1|address[6]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[2] .is_wysiwyg = "true";
defparam \DUT1|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N22
cycloneive_lcell_comb \DUT1|address[3]~23 (
// Equation(s):
// \DUT1|address[3]~23_combout  = (\DUT1|address [3] & (!\DUT1|address[2]~22 )) # (!\DUT1|address [3] & ((\DUT1|address[2]~22 ) # (GND)))
// \DUT1|address[3]~24  = CARRY((!\DUT1|address[2]~22 ) # (!\DUT1|address [3]))

	.dataa(\DUT1|address [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUT1|address[2]~22 ),
	.combout(\DUT1|address[3]~23_combout ),
	.cout(\DUT1|address[3]~24 ));
// synopsys translate_off
defparam \DUT1|address[3]~23 .lut_mask = 16'h5A5F;
defparam \DUT1|address[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y10_N23
dffeas \DUT1|address[3] (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|address[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~0_combout ),
	.sload(gnd),
	.ena(\DUT1|address[6]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[3] .is_wysiwyg = "true";
defparam \DUT1|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N24
cycloneive_lcell_comb \DUT1|address[4]~25 (
// Equation(s):
// \DUT1|address[4]~25_combout  = (\DUT1|address [4] & (\DUT1|address[3]~24  $ (GND))) # (!\DUT1|address [4] & (!\DUT1|address[3]~24  & VCC))
// \DUT1|address[4]~26  = CARRY((\DUT1|address [4] & !\DUT1|address[3]~24 ))

	.dataa(gnd),
	.datab(\DUT1|address [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUT1|address[3]~24 ),
	.combout(\DUT1|address[4]~25_combout ),
	.cout(\DUT1|address[4]~26 ));
// synopsys translate_off
defparam \DUT1|address[4]~25 .lut_mask = 16'hC30C;
defparam \DUT1|address[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y10_N25
dffeas \DUT1|address[4] (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|address[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~0_combout ),
	.sload(gnd),
	.ena(\DUT1|address[6]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[4] .is_wysiwyg = "true";
defparam \DUT1|address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N26
cycloneive_lcell_comb \DUT1|address[5]~27 (
// Equation(s):
// \DUT1|address[5]~27_combout  = (\DUT1|address [5] & (!\DUT1|address[4]~26 )) # (!\DUT1|address [5] & ((\DUT1|address[4]~26 ) # (GND)))
// \DUT1|address[5]~28  = CARRY((!\DUT1|address[4]~26 ) # (!\DUT1|address [5]))

	.dataa(\DUT1|address [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUT1|address[4]~26 ),
	.combout(\DUT1|address[5]~27_combout ),
	.cout(\DUT1|address[5]~28 ));
// synopsys translate_off
defparam \DUT1|address[5]~27 .lut_mask = 16'h5A5F;
defparam \DUT1|address[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y10_N27
dffeas \DUT1|address[5] (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|address[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~0_combout ),
	.sload(gnd),
	.ena(\DUT1|address[6]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[5] .is_wysiwyg = "true";
defparam \DUT1|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N28
cycloneive_lcell_comb \DUT1|address[6]~29 (
// Equation(s):
// \DUT1|address[6]~29_combout  = (\DUT1|address [6] & (\DUT1|address[5]~28  $ (GND))) # (!\DUT1|address [6] & (!\DUT1|address[5]~28  & VCC))
// \DUT1|address[6]~30  = CARRY((\DUT1|address [6] & !\DUT1|address[5]~28 ))

	.dataa(gnd),
	.datab(\DUT1|address [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUT1|address[5]~28 ),
	.combout(\DUT1|address[6]~29_combout ),
	.cout(\DUT1|address[6]~30 ));
// synopsys translate_off
defparam \DUT1|address[6]~29 .lut_mask = 16'hC30C;
defparam \DUT1|address[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y10_N29
dffeas \DUT1|address[6] (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|address[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~0_combout ),
	.sload(gnd),
	.ena(\DUT1|address[6]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[6] .is_wysiwyg = "true";
defparam \DUT1|address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N30
cycloneive_lcell_comb \DUT1|address[7]~31 (
// Equation(s):
// \DUT1|address[7]~31_combout  = (\DUT1|address [7] & (!\DUT1|address[6]~30 )) # (!\DUT1|address [7] & ((\DUT1|address[6]~30 ) # (GND)))
// \DUT1|address[7]~32  = CARRY((!\DUT1|address[6]~30 ) # (!\DUT1|address [7]))

	.dataa(\DUT1|address [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUT1|address[6]~30 ),
	.combout(\DUT1|address[7]~31_combout ),
	.cout(\DUT1|address[7]~32 ));
// synopsys translate_off
defparam \DUT1|address[7]~31 .lut_mask = 16'h5A5F;
defparam \DUT1|address[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y10_N31
dffeas \DUT1|address[7] (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|address[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~0_combout ),
	.sload(gnd),
	.ena(\DUT1|address[6]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[7] .is_wysiwyg = "true";
defparam \DUT1|address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N0
cycloneive_lcell_comb \DUT1|address[8]~33 (
// Equation(s):
// \DUT1|address[8]~33_combout  = (\DUT1|address [8] & (\DUT1|address[7]~32  $ (GND))) # (!\DUT1|address [8] & (!\DUT1|address[7]~32  & VCC))
// \DUT1|address[8]~34  = CARRY((\DUT1|address [8] & !\DUT1|address[7]~32 ))

	.dataa(gnd),
	.datab(\DUT1|address [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUT1|address[7]~32 ),
	.combout(\DUT1|address[8]~33_combout ),
	.cout(\DUT1|address[8]~34 ));
// synopsys translate_off
defparam \DUT1|address[8]~33 .lut_mask = 16'hC30C;
defparam \DUT1|address[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y9_N1
dffeas \DUT1|address[8] (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|address[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~0_combout ),
	.sload(gnd),
	.ena(\DUT1|address[6]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[8] .is_wysiwyg = "true";
defparam \DUT1|address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N2
cycloneive_lcell_comb \DUT1|address[9]~35 (
// Equation(s):
// \DUT1|address[9]~35_combout  = (\DUT1|address [9] & (!\DUT1|address[8]~34 )) # (!\DUT1|address [9] & ((\DUT1|address[8]~34 ) # (GND)))
// \DUT1|address[9]~36  = CARRY((!\DUT1|address[8]~34 ) # (!\DUT1|address [9]))

	.dataa(gnd),
	.datab(\DUT1|address [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUT1|address[8]~34 ),
	.combout(\DUT1|address[9]~35_combout ),
	.cout(\DUT1|address[9]~36 ));
// synopsys translate_off
defparam \DUT1|address[9]~35 .lut_mask = 16'h3C3F;
defparam \DUT1|address[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y9_N3
dffeas \DUT1|address[9] (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|address[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~0_combout ),
	.sload(gnd),
	.ena(\DUT1|address[6]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[9] .is_wysiwyg = "true";
defparam \DUT1|address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N4
cycloneive_lcell_comb \DUT1|address[10]~37 (
// Equation(s):
// \DUT1|address[10]~37_combout  = (\DUT1|address [10] & (\DUT1|address[9]~36  $ (GND))) # (!\DUT1|address [10] & (!\DUT1|address[9]~36  & VCC))
// \DUT1|address[10]~38  = CARRY((\DUT1|address [10] & !\DUT1|address[9]~36 ))

	.dataa(gnd),
	.datab(\DUT1|address [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUT1|address[9]~36 ),
	.combout(\DUT1|address[10]~37_combout ),
	.cout(\DUT1|address[10]~38 ));
// synopsys translate_off
defparam \DUT1|address[10]~37 .lut_mask = 16'hC30C;
defparam \DUT1|address[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y9_N5
dffeas \DUT1|address[10] (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|address[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~0_combout ),
	.sload(gnd),
	.ena(\DUT1|address[6]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[10] .is_wysiwyg = "true";
defparam \DUT1|address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N6
cycloneive_lcell_comb \DUT1|address[11]~39 (
// Equation(s):
// \DUT1|address[11]~39_combout  = (\DUT1|address [11] & (!\DUT1|address[10]~38 )) # (!\DUT1|address [11] & ((\DUT1|address[10]~38 ) # (GND)))
// \DUT1|address[11]~40  = CARRY((!\DUT1|address[10]~38 ) # (!\DUT1|address [11]))

	.dataa(\DUT1|address [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUT1|address[10]~38 ),
	.combout(\DUT1|address[11]~39_combout ),
	.cout(\DUT1|address[11]~40 ));
// synopsys translate_off
defparam \DUT1|address[11]~39 .lut_mask = 16'h5A5F;
defparam \DUT1|address[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y9_N7
dffeas \DUT1|address[11] (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|address[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~0_combout ),
	.sload(gnd),
	.ena(\DUT1|address[6]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[11] .is_wysiwyg = "true";
defparam \DUT1|address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N8
cycloneive_lcell_comb \DUT1|address[12]~41 (
// Equation(s):
// \DUT1|address[12]~41_combout  = (\DUT1|address [12] & (\DUT1|address[11]~40  $ (GND))) # (!\DUT1|address [12] & (!\DUT1|address[11]~40  & VCC))
// \DUT1|address[12]~42  = CARRY((\DUT1|address [12] & !\DUT1|address[11]~40 ))

	.dataa(gnd),
	.datab(\DUT1|address [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUT1|address[11]~40 ),
	.combout(\DUT1|address[12]~41_combout ),
	.cout(\DUT1|address[12]~42 ));
// synopsys translate_off
defparam \DUT1|address[12]~41 .lut_mask = 16'hC30C;
defparam \DUT1|address[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y9_N9
dffeas \DUT1|address[12] (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|address[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~0_combout ),
	.sload(gnd),
	.ena(\DUT1|address[6]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[12] .is_wysiwyg = "true";
defparam \DUT1|address[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N10
cycloneive_lcell_comb \DUT1|address[13]~43 (
// Equation(s):
// \DUT1|address[13]~43_combout  = (\DUT1|address [13] & (!\DUT1|address[12]~42 )) # (!\DUT1|address [13] & ((\DUT1|address[12]~42 ) # (GND)))
// \DUT1|address[13]~44  = CARRY((!\DUT1|address[12]~42 ) # (!\DUT1|address [13]))

	.dataa(\DUT1|address [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUT1|address[12]~42 ),
	.combout(\DUT1|address[13]~43_combout ),
	.cout(\DUT1|address[13]~44 ));
// synopsys translate_off
defparam \DUT1|address[13]~43 .lut_mask = 16'h5A5F;
defparam \DUT1|address[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y9_N11
dffeas \DUT1|address[13] (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|address[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~0_combout ),
	.sload(gnd),
	.ena(\DUT1|address[6]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[13] .is_wysiwyg = "true";
defparam \DUT1|address[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N12
cycloneive_lcell_comb \DUT1|address[14]~45 (
// Equation(s):
// \DUT1|address[14]~45_combout  = (\DUT1|address [14] & (\DUT1|address[13]~44  $ (GND))) # (!\DUT1|address [14] & (!\DUT1|address[13]~44  & VCC))
// \DUT1|address[14]~46  = CARRY((\DUT1|address [14] & !\DUT1|address[13]~44 ))

	.dataa(\DUT1|address [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUT1|address[13]~44 ),
	.combout(\DUT1|address[14]~45_combout ),
	.cout(\DUT1|address[14]~46 ));
// synopsys translate_off
defparam \DUT1|address[14]~45 .lut_mask = 16'hA50A;
defparam \DUT1|address[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y9_N13
dffeas \DUT1|address[14] (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|address[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~0_combout ),
	.sload(gnd),
	.ena(\DUT1|address[6]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[14] .is_wysiwyg = "true";
defparam \DUT1|address[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N14
cycloneive_lcell_comb \DUT1|address[15]~47 (
// Equation(s):
// \DUT1|address[15]~47_combout  = (\DUT1|address [15] & (!\DUT1|address[14]~46 )) # (!\DUT1|address [15] & ((\DUT1|address[14]~46 ) # (GND)))
// \DUT1|address[15]~48  = CARRY((!\DUT1|address[14]~46 ) # (!\DUT1|address [15]))

	.dataa(gnd),
	.datab(\DUT1|address [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUT1|address[14]~46 ),
	.combout(\DUT1|address[15]~47_combout ),
	.cout(\DUT1|address[15]~48 ));
// synopsys translate_off
defparam \DUT1|address[15]~47 .lut_mask = 16'h3C3F;
defparam \DUT1|address[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y9_N15
dffeas \DUT1|address[15] (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|address[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~0_combout ),
	.sload(gnd),
	.ena(\DUT1|address[6]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[15] .is_wysiwyg = "true";
defparam \DUT1|address[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N22
cycloneive_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3]~0 (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3]~0_combout  = (!\DUT1|address [14] & \DUT1|address [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DUT1|address [14]),
	.datad(\DUT1|address [15]),
	.cin(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3]~0 .lut_mask = 16'h0F00;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N16
cycloneive_lcell_comb \DUT1|address[16]~49 (
// Equation(s):
// \DUT1|address[16]~49_combout  = \DUT1|address [16] $ (!\DUT1|address[15]~48 )

	.dataa(gnd),
	.datab(\DUT1|address [16]),
	.datac(gnd),
	.datad(gnd),
	.cin(\DUT1|address[15]~48 ),
	.combout(\DUT1|address[16]~49_combout ),
	.cout());
// synopsys translate_off
defparam \DUT1|address[16]~49 .lut_mask = 16'hC3C3;
defparam \DUT1|address[16]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y9_N17
dffeas \DUT1|address[16] (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|address[16]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DUT1|we~0_combout ),
	.sload(gnd),
	.ena(\DUT1|address[6]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|address [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|address[16] .is_wysiwyg = "true";
defparam \DUT1|address[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N16
cycloneive_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w[3] (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3] = (\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3]~0_combout  & (!\DUT1|we~0_combout  & (!\DUT1|address [13] & \DUT1|address [16])))

	.dataa(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3]~0_combout ),
	.datab(\DUT1|we~0_combout ),
	.datac(\DUT1|address [13]),
	.datad(\DUT1|address [16]),
	.cin(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w[3] .lut_mask = 16'h0200;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N6
cycloneive_lcell_comb \U3|Add2~0 (
// Equation(s):
// \U3|Add2~0_combout  = (\U5|y_count [1] & (\U5|y_count [3] $ (VCC))) # (!\U5|y_count [1] & (\U5|y_count [3] & VCC))
// \U3|Add2~1  = CARRY((\U5|y_count [1] & \U5|y_count [3]))

	.dataa(\U5|y_count [1]),
	.datab(\U5|y_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U3|Add2~0_combout ),
	.cout(\U3|Add2~1 ));
// synopsys translate_off
defparam \U3|Add2~0 .lut_mask = 16'h6688;
defparam \U3|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N8
cycloneive_lcell_comb \U3|Add2~2 (
// Equation(s):
// \U3|Add2~2_combout  = (\U5|y_count [2] & ((\U5|y_count [4] & (\U3|Add2~1  & VCC)) # (!\U5|y_count [4] & (!\U3|Add2~1 )))) # (!\U5|y_count [2] & ((\U5|y_count [4] & (!\U3|Add2~1 )) # (!\U5|y_count [4] & ((\U3|Add2~1 ) # (GND)))))
// \U3|Add2~3  = CARRY((\U5|y_count [2] & (!\U5|y_count [4] & !\U3|Add2~1 )) # (!\U5|y_count [2] & ((!\U3|Add2~1 ) # (!\U5|y_count [4]))))

	.dataa(\U5|y_count [2]),
	.datab(\U5|y_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Add2~1 ),
	.combout(\U3|Add2~2_combout ),
	.cout(\U3|Add2~3 ));
// synopsys translate_off
defparam \U3|Add2~2 .lut_mask = 16'h9617;
defparam \U3|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N10
cycloneive_lcell_comb \U3|Add2~4 (
// Equation(s):
// \U3|Add2~4_combout  = ((\U5|y_count [5] $ (\U5|y_count [3] $ (!\U3|Add2~3 )))) # (GND)
// \U3|Add2~5  = CARRY((\U5|y_count [5] & ((\U5|y_count [3]) # (!\U3|Add2~3 ))) # (!\U5|y_count [5] & (\U5|y_count [3] & !\U3|Add2~3 )))

	.dataa(\U5|y_count [5]),
	.datab(\U5|y_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Add2~3 ),
	.combout(\U3|Add2~4_combout ),
	.cout(\U3|Add2~5 ));
// synopsys translate_off
defparam \U3|Add2~4 .lut_mask = 16'h698E;
defparam \U3|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N12
cycloneive_lcell_comb \U3|Add2~6 (
// Equation(s):
// \U3|Add2~6_combout  = (\U5|y_count [6] & ((\U5|y_count [4] & (\U3|Add2~5  & VCC)) # (!\U5|y_count [4] & (!\U3|Add2~5 )))) # (!\U5|y_count [6] & ((\U5|y_count [4] & (!\U3|Add2~5 )) # (!\U5|y_count [4] & ((\U3|Add2~5 ) # (GND)))))
// \U3|Add2~7  = CARRY((\U5|y_count [6] & (!\U5|y_count [4] & !\U3|Add2~5 )) # (!\U5|y_count [6] & ((!\U3|Add2~5 ) # (!\U5|y_count [4]))))

	.dataa(\U5|y_count [6]),
	.datab(\U5|y_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Add2~5 ),
	.combout(\U3|Add2~6_combout ),
	.cout(\U3|Add2~7 ));
// synopsys translate_off
defparam \U3|Add2~6 .lut_mask = 16'h9617;
defparam \U3|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N14
cycloneive_lcell_comb \U3|Add2~8 (
// Equation(s):
// \U3|Add2~8_combout  = ((\U5|y_count [7] $ (\U5|y_count [5] $ (!\U3|Add2~7 )))) # (GND)
// \U3|Add2~9  = CARRY((\U5|y_count [7] & ((\U5|y_count [5]) # (!\U3|Add2~7 ))) # (!\U5|y_count [7] & (\U5|y_count [5] & !\U3|Add2~7 )))

	.dataa(\U5|y_count [7]),
	.datab(\U5|y_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Add2~7 ),
	.combout(\U3|Add2~8_combout ),
	.cout(\U3|Add2~9 ));
// synopsys translate_off
defparam \U3|Add2~8 .lut_mask = 16'h698E;
defparam \U3|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N16
cycloneive_lcell_comb \U3|Add2~10 (
// Equation(s):
// \U3|Add2~10_combout  = (\U5|y_count [6] & ((\U5|y_count [8] & (\U3|Add2~9  & VCC)) # (!\U5|y_count [8] & (!\U3|Add2~9 )))) # (!\U5|y_count [6] & ((\U5|y_count [8] & (!\U3|Add2~9 )) # (!\U5|y_count [8] & ((\U3|Add2~9 ) # (GND)))))
// \U3|Add2~11  = CARRY((\U5|y_count [6] & (!\U5|y_count [8] & !\U3|Add2~9 )) # (!\U5|y_count [6] & ((!\U3|Add2~9 ) # (!\U5|y_count [8]))))

	.dataa(\U5|y_count [6]),
	.datab(\U5|y_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Add2~9 ),
	.combout(\U3|Add2~10_combout ),
	.cout(\U3|Add2~11 ));
// synopsys translate_off
defparam \U3|Add2~10 .lut_mask = 16'h9617;
defparam \U3|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N18
cycloneive_lcell_comb \U3|Add2~12 (
// Equation(s):
// \U3|Add2~12_combout  = (\U5|y_count [7] & (\U3|Add2~11  $ (GND))) # (!\U5|y_count [7] & (!\U3|Add2~11  & VCC))
// \U3|Add2~13  = CARRY((\U5|y_count [7] & !\U3|Add2~11 ))

	.dataa(\U5|y_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Add2~11 ),
	.combout(\U3|Add2~12_combout ),
	.cout(\U3|Add2~13 ));
// synopsys translate_off
defparam \U3|Add2~12 .lut_mask = 16'hA50A;
defparam \U3|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N20
cycloneive_lcell_comb \U3|Add2~14 (
// Equation(s):
// \U3|Add2~14_combout  = (\U5|y_count [8] & (!\U3|Add2~13 )) # (!\U5|y_count [8] & ((\U3|Add2~13 ) # (GND)))
// \U3|Add2~15  = CARRY((!\U3|Add2~13 ) # (!\U5|y_count [8]))

	.dataa(gnd),
	.datab(\U5|y_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Add2~13 ),
	.combout(\U3|Add2~14_combout ),
	.cout(\U3|Add2~15 ));
// synopsys translate_off
defparam \U3|Add2~14 .lut_mask = 16'h3C3F;
defparam \U3|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N4
cycloneive_lcell_comb \U3|rdaddress[6]~11 (
// Equation(s):
// \U3|rdaddress[6]~11_combout  = (\U5|y_count [1] & (\U5|x_count [7] $ (VCC))) # (!\U5|y_count [1] & (\U5|x_count [7] & VCC))
// \U3|rdaddress[6]~12  = CARRY((\U5|y_count [1] & \U5|x_count [7]))

	.dataa(\U5|y_count [1]),
	.datab(\U5|x_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U3|rdaddress[6]~11_combout ),
	.cout(\U3|rdaddress[6]~12 ));
// synopsys translate_off
defparam \U3|rdaddress[6]~11 .lut_mask = 16'h6688;
defparam \U3|rdaddress[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N6
cycloneive_lcell_comb \U3|rdaddress[7]~13 (
// Equation(s):
// \U3|rdaddress[7]~13_combout  = (\U5|y_count [2] & ((\U5|x_count [8] & (\U3|rdaddress[6]~12  & VCC)) # (!\U5|x_count [8] & (!\U3|rdaddress[6]~12 )))) # (!\U5|y_count [2] & ((\U5|x_count [8] & (!\U3|rdaddress[6]~12 )) # (!\U5|x_count [8] & 
// ((\U3|rdaddress[6]~12 ) # (GND)))))
// \U3|rdaddress[7]~14  = CARRY((\U5|y_count [2] & (!\U5|x_count [8] & !\U3|rdaddress[6]~12 )) # (!\U5|y_count [2] & ((!\U3|rdaddress[6]~12 ) # (!\U5|x_count [8]))))

	.dataa(\U5|y_count [2]),
	.datab(\U5|x_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|rdaddress[6]~12 ),
	.combout(\U3|rdaddress[7]~13_combout ),
	.cout(\U3|rdaddress[7]~14 ));
// synopsys translate_off
defparam \U3|rdaddress[7]~13 .lut_mask = 16'h9617;
defparam \U3|rdaddress[7]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N8
cycloneive_lcell_comb \U3|rdaddress[8]~15 (
// Equation(s):
// \U3|rdaddress[8]~15_combout  = ((\U5|x_count [9] $ (\U3|Add2~0_combout  $ (!\U3|rdaddress[7]~14 )))) # (GND)
// \U3|rdaddress[8]~16  = CARRY((\U5|x_count [9] & ((\U3|Add2~0_combout ) # (!\U3|rdaddress[7]~14 ))) # (!\U5|x_count [9] & (\U3|Add2~0_combout  & !\U3|rdaddress[7]~14 )))

	.dataa(\U5|x_count [9]),
	.datab(\U3|Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|rdaddress[7]~14 ),
	.combout(\U3|rdaddress[8]~15_combout ),
	.cout(\U3|rdaddress[8]~16 ));
// synopsys translate_off
defparam \U3|rdaddress[8]~15 .lut_mask = 16'h698E;
defparam \U3|rdaddress[8]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N10
cycloneive_lcell_comb \U3|rdaddress[9]~17 (
// Equation(s):
// \U3|rdaddress[9]~17_combout  = (\U3|Add2~2_combout  & (!\U3|rdaddress[8]~16 )) # (!\U3|Add2~2_combout  & ((\U3|rdaddress[8]~16 ) # (GND)))
// \U3|rdaddress[9]~18  = CARRY((!\U3|rdaddress[8]~16 ) # (!\U3|Add2~2_combout ))

	.dataa(gnd),
	.datab(\U3|Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|rdaddress[8]~16 ),
	.combout(\U3|rdaddress[9]~17_combout ),
	.cout(\U3|rdaddress[9]~18 ));
// synopsys translate_off
defparam \U3|rdaddress[9]~17 .lut_mask = 16'h3C3F;
defparam \U3|rdaddress[9]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N12
cycloneive_lcell_comb \U3|rdaddress[10]~19 (
// Equation(s):
// \U3|rdaddress[10]~19_combout  = (\U3|Add2~4_combout  & (\U3|rdaddress[9]~18  $ (GND))) # (!\U3|Add2~4_combout  & (!\U3|rdaddress[9]~18  & VCC))
// \U3|rdaddress[10]~20  = CARRY((\U3|Add2~4_combout  & !\U3|rdaddress[9]~18 ))

	.dataa(gnd),
	.datab(\U3|Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|rdaddress[9]~18 ),
	.combout(\U3|rdaddress[10]~19_combout ),
	.cout(\U3|rdaddress[10]~20 ));
// synopsys translate_off
defparam \U3|rdaddress[10]~19 .lut_mask = 16'hC30C;
defparam \U3|rdaddress[10]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N14
cycloneive_lcell_comb \U3|rdaddress[11]~21 (
// Equation(s):
// \U3|rdaddress[11]~21_combout  = (\U3|Add2~6_combout  & (!\U3|rdaddress[10]~20 )) # (!\U3|Add2~6_combout  & ((\U3|rdaddress[10]~20 ) # (GND)))
// \U3|rdaddress[11]~22  = CARRY((!\U3|rdaddress[10]~20 ) # (!\U3|Add2~6_combout ))

	.dataa(gnd),
	.datab(\U3|Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|rdaddress[10]~20 ),
	.combout(\U3|rdaddress[11]~21_combout ),
	.cout(\U3|rdaddress[11]~22 ));
// synopsys translate_off
defparam \U3|rdaddress[11]~21 .lut_mask = 16'h3C3F;
defparam \U3|rdaddress[11]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N16
cycloneive_lcell_comb \U3|rdaddress[12]~23 (
// Equation(s):
// \U3|rdaddress[12]~23_combout  = (\U3|Add2~8_combout  & (\U3|rdaddress[11]~22  $ (GND))) # (!\U3|Add2~8_combout  & (!\U3|rdaddress[11]~22  & VCC))
// \U3|rdaddress[12]~24  = CARRY((\U3|Add2~8_combout  & !\U3|rdaddress[11]~22 ))

	.dataa(gnd),
	.datab(\U3|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|rdaddress[11]~22 ),
	.combout(\U3|rdaddress[12]~23_combout ),
	.cout(\U3|rdaddress[12]~24 ));
// synopsys translate_off
defparam \U3|rdaddress[12]~23 .lut_mask = 16'hC30C;
defparam \U3|rdaddress[12]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N18
cycloneive_lcell_comb \U3|rdaddress[13]~25 (
// Equation(s):
// \U3|rdaddress[13]~25_combout  = (\U3|Add2~10_combout  & (!\U3|rdaddress[12]~24 )) # (!\U3|Add2~10_combout  & ((\U3|rdaddress[12]~24 ) # (GND)))
// \U3|rdaddress[13]~26  = CARRY((!\U3|rdaddress[12]~24 ) # (!\U3|Add2~10_combout ))

	.dataa(gnd),
	.datab(\U3|Add2~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|rdaddress[12]~24 ),
	.combout(\U3|rdaddress[13]~25_combout ),
	.cout(\U3|rdaddress[13]~26 ));
// synopsys translate_off
defparam \U3|rdaddress[13]~25 .lut_mask = 16'h3C3F;
defparam \U3|rdaddress[13]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N20
cycloneive_lcell_comb \U3|rdaddress[14]~27 (
// Equation(s):
// \U3|rdaddress[14]~27_combout  = (\U3|Add2~12_combout  & (\U3|rdaddress[13]~26  $ (GND))) # (!\U3|Add2~12_combout  & (!\U3|rdaddress[13]~26  & VCC))
// \U3|rdaddress[14]~28  = CARRY((\U3|Add2~12_combout  & !\U3|rdaddress[13]~26 ))

	.dataa(gnd),
	.datab(\U3|Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|rdaddress[13]~26 ),
	.combout(\U3|rdaddress[14]~27_combout ),
	.cout(\U3|rdaddress[14]~28 ));
// synopsys translate_off
defparam \U3|rdaddress[14]~27 .lut_mask = 16'hC30C;
defparam \U3|rdaddress[14]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N22
cycloneive_lcell_comb \U3|rdaddress[15]~29 (
// Equation(s):
// \U3|rdaddress[15]~29_combout  = (\U3|Add2~14_combout  & (!\U3|rdaddress[14]~28 )) # (!\U3|Add2~14_combout  & ((\U3|rdaddress[14]~28 ) # (GND)))
// \U3|rdaddress[15]~30  = CARRY((!\U3|rdaddress[14]~28 ) # (!\U3|Add2~14_combout ))

	.dataa(\U3|Add2~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|rdaddress[14]~28 ),
	.combout(\U3|rdaddress[15]~29_combout ),
	.cout(\U3|rdaddress[15]~30 ));
// synopsys translate_off
defparam \U3|rdaddress[15]~29 .lut_mask = 16'h5A5F;
defparam \U3|rdaddress[15]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y21_N23
dffeas \U3|rdaddress[15] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|rdaddress[15]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[15] .is_wysiwyg = "true";
defparam \U3|rdaddress[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y21_N21
dffeas \U3|rdaddress[14] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|rdaddress[14]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[14] .is_wysiwyg = "true";
defparam \U3|rdaddress[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y21_N19
dffeas \U3|rdaddress[13] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|rdaddress[13]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[13] .is_wysiwyg = "true";
defparam \U3|rdaddress[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N30
cycloneive_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0 (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout  = (\U3|rdaddress [15] & (!\U3|rdaddress [14] & !\U3|rdaddress [13]))

	.dataa(\U3|rdaddress [15]),
	.datab(gnd),
	.datac(\U3|rdaddress [14]),
	.datad(\U3|rdaddress [13]),
	.cin(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0 .lut_mask = 16'h000A;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N1
cycloneive_io_ibuf \OV7670_DATA[0]~input (
	.i(OV7670_DATA[0]),
	.ibar(gnd),
	.o(\OV7670_DATA[0]~input_o ));
// synopsys translate_off
defparam \OV7670_DATA[0]~input .bus_hold = "false";
defparam \OV7670_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X88_Y2_N12
cycloneive_lcell_comb \DUT1|red[0]~feeder (
// Equation(s):
// \DUT1|red[0]~feeder_combout  = \OV7670_DATA[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OV7670_DATA[0]~input_o ),
	.cin(gnd),
	.combout(\DUT1|red[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DUT1|red[0]~feeder .lut_mask = 16'hFF00;
defparam \DUT1|red[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y2_N20
cycloneive_lcell_comb \DUT1|red[0]~0 (
// Equation(s):
// \DUT1|red[0]~0_combout  = (\OV7670_HREF~input_o  & (!\DUT1|pixel_phase~q  & !\OV7670_VSYNC~input_o ))

	.dataa(\OV7670_HREF~input_o ),
	.datab(gnd),
	.datac(\DUT1|pixel_phase~q ),
	.datad(\OV7670_VSYNC~input_o ),
	.cin(gnd),
	.combout(\DUT1|red[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT1|red[0]~0 .lut_mask = 16'h000A;
defparam \DUT1|red[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y2_N13
dffeas \DUT1|red[0] (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|red[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|red[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|red [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|red[0] .is_wysiwyg = "true";
defparam \DUT1|red[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N20
cycloneive_lcell_comb \U3|rdaddress[0]~feeder (
// Equation(s):
// \U3|rdaddress[0]~feeder_combout  = \U5|x_count [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|x_count [1]),
	.cin(gnd),
	.combout(\U3|rdaddress[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|rdaddress[0]~feeder .lut_mask = 16'hFF00;
defparam \U3|rdaddress[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y22_N21
dffeas \U3|rdaddress[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|rdaddress[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[0] .is_wysiwyg = "true";
defparam \U3|rdaddress[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N2
cycloneive_lcell_comb \U3|rdaddress[1]~feeder (
// Equation(s):
// \U3|rdaddress[1]~feeder_combout  = \U5|x_count [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|x_count [2]),
	.cin(gnd),
	.combout(\U3|rdaddress[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|rdaddress[1]~feeder .lut_mask = 16'hFF00;
defparam \U3|rdaddress[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y22_N3
dffeas \U3|rdaddress[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|rdaddress[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[1] .is_wysiwyg = "true";
defparam \U3|rdaddress[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y21_N17
dffeas \U3|rdaddress[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|x_count [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U4|VGA_BLANK_N~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[2] .is_wysiwyg = "true";
defparam \U3|rdaddress[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N14
cycloneive_lcell_comb \U3|rdaddress[3]~feeder (
// Equation(s):
// \U3|rdaddress[3]~feeder_combout  = \U5|x_count [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|x_count [4]),
	.cin(gnd),
	.combout(\U3|rdaddress[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|rdaddress[3]~feeder .lut_mask = 16'hFF00;
defparam \U3|rdaddress[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y21_N15
dffeas \U3|rdaddress[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|rdaddress[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[3] .is_wysiwyg = "true";
defparam \U3|rdaddress[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N20
cycloneive_lcell_comb \U3|rdaddress[4]~feeder (
// Equation(s):
// \U3|rdaddress[4]~feeder_combout  = \U5|x_count [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|x_count [5]),
	.cin(gnd),
	.combout(\U3|rdaddress[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|rdaddress[4]~feeder .lut_mask = 16'hFF00;
defparam \U3|rdaddress[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y21_N21
dffeas \U3|rdaddress[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|rdaddress[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[4] .is_wysiwyg = "true";
defparam \U3|rdaddress[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y21_N31
dffeas \U3|rdaddress[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|x_count [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U4|VGA_BLANK_N~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[5] .is_wysiwyg = "true";
defparam \U3|rdaddress[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y21_N5
dffeas \U3|rdaddress[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|rdaddress[6]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[6] .is_wysiwyg = "true";
defparam \U3|rdaddress[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y21_N7
dffeas \U3|rdaddress[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|rdaddress[7]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[7] .is_wysiwyg = "true";
defparam \U3|rdaddress[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y21_N9
dffeas \U3|rdaddress[8] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|rdaddress[8]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[8] .is_wysiwyg = "true";
defparam \U3|rdaddress[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y21_N11
dffeas \U3|rdaddress[9] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|rdaddress[9]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[9] .is_wysiwyg = "true";
defparam \U3|rdaddress[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y21_N13
dffeas \U3|rdaddress[10] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|rdaddress[10]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[10] .is_wysiwyg = "true";
defparam \U3|rdaddress[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y21_N15
dffeas \U3|rdaddress[11] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|rdaddress[11]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[11] .is_wysiwyg = "true";
defparam \U3|rdaddress[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y21_N17
dffeas \U3|rdaddress[12] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|rdaddress[12]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[12] .is_wysiwyg = "true";
defparam \U3|rdaddress[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X69_Y22_N19
dffeas \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|rdaddress [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N4
cycloneive_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder .lut_mask = 16'hFF00;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y22_N5
dffeas \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y24_N11
dffeas \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|rdaddress [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N16
cycloneive_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y24_N17
dffeas \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N10
cycloneive_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w[3] (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3] = (\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3]~0_combout  & (!\DUT1|we~0_combout  & (\DUT1|address [13] & \DUT1|address [16])))

	.dataa(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3]~0_combout ),
	.datab(\DUT1|we~0_combout ),
	.datac(\DUT1|address [13]),
	.datad(\DUT1|address [16]),
	.cin(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w[3] .lut_mask = 16'h2000;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N28
cycloneive_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0 (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout  = (\U3|rdaddress [15] & (!\U3|rdaddress [14] & \U3|rdaddress [13]))

	.dataa(\U3|rdaddress [15]),
	.datab(gnd),
	.datac(\U3|rdaddress [14]),
	.datad(\U3|rdaddress [13]),
	.cin(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0 .lut_mask = 16'h0A00;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y9_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N28
cycloneive_lcell_comb \U3|data_out[8]~7 (
// Equation(s):
// \U3|data_out[8]~7_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout ))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[8]~7 .lut_mask = 16'hF2C2;
defparam \U3|data_out[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N6
cycloneive_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0 (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout  = (\DUT1|address [14] & \DUT1|address [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DUT1|address [14]),
	.datad(\DUT1|address [15]),
	.cin(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0 .lut_mask = 16'hF000;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N0
cycloneive_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3] (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3] = (\DUT1|address [16] & (!\DUT1|we~0_combout  & (!\DUT1|address [13] & \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout )))

	.dataa(\DUT1|address [16]),
	.datab(\DUT1|we~0_combout ),
	.datac(\DUT1|address [13]),
	.datad(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout ),
	.cin(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3] .lut_mask = 16'h0200;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N6
cycloneive_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0 (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout  = (\U3|rdaddress [15] & (\U3|rdaddress [14] & !\U3|rdaddress [13]))

	.dataa(\U3|rdaddress [15]),
	.datab(gnd),
	.datac(\U3|rdaddress [14]),
	.datad(\U3|rdaddress [13]),
	.cin(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0 .lut_mask = 16'h00A0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N26
cycloneive_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3] (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3] = (\DUT1|address [16] & (!\DUT1|we~0_combout  & (\DUT1|address [13] & \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout )))

	.dataa(\DUT1|address [16]),
	.datab(\DUT1|we~0_combout ),
	.datac(\DUT1|address [13]),
	.datad(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout ),
	.cin(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3] .lut_mask = 16'h2000;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N16
cycloneive_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0 (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout  = (\U3|rdaddress [15] & (\U3|rdaddress [14] & \U3|rdaddress [13]))

	.dataa(\U3|rdaddress [15]),
	.datab(gnd),
	.datac(\U3|rdaddress [14]),
	.datad(\U3|rdaddress [13]),
	.cin(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0 .lut_mask = 16'hA000;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y37_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N26
cycloneive_lcell_comb \U3|data_out[8]~8 (
// Equation(s):
// \U3|data_out[8]~8_combout  = (\U3|data_out[8]~7_combout  & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout )) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]))) # 
// (!\U3|data_out[8]~7_combout  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout )))

	.dataa(\U3|data_out[8]~7_combout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout ),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[8]~8 .lut_mask = 16'hEA62;
defparam \U3|data_out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N28
cycloneive_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0 (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout  = (!\DUT1|address [16] & (!\DUT1|we~0_combout  & \DUT1|address [13]))

	.dataa(gnd),
	.datab(\DUT1|address [16]),
	.datac(\DUT1|we~0_combout ),
	.datad(\DUT1|address [13]),
	.cin(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0 .lut_mask = 16'h0300;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N24
cycloneive_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w[3] (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3] = (\DUT1|address [14] & (!\DUT1|address [15] & \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ))

	.dataa(\DUT1|address [14]),
	.datab(gnd),
	.datac(\DUT1|address [15]),
	.datad(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ),
	.cin(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w[3] .lut_mask = 16'h0A00;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N24
cycloneive_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0 (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout  = (!\U3|rdaddress [15] & (\U3|rdaddress [14] & \U3|rdaddress [13]))

	.dataa(\U3|rdaddress [15]),
	.datab(gnd),
	.datac(\U3|rdaddress [14]),
	.datad(\U3|rdaddress [13]),
	.cin(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0 .lut_mask = 16'h5000;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y41_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N30
cycloneive_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w[3] (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3] = (!\DUT1|address [14] & (!\DUT1|address [15] & \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ))

	.dataa(\DUT1|address [14]),
	.datab(gnd),
	.datac(\DUT1|address [15]),
	.datad(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ),
	.cin(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w[3] .lut_mask = 16'h0500;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N22
cycloneive_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0 (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout  = (!\U3|rdaddress [15] & (!\U3|rdaddress [14] & \U3|rdaddress [13]))

	.dataa(\U3|rdaddress [15]),
	.datab(gnd),
	.datac(\U3|rdaddress [14]),
	.datad(\U3|rdaddress [13]),
	.cin(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0 .lut_mask = 16'h0500;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y24_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N2
cycloneive_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~1 (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~1_combout  = (!\DUT1|we~0_combout  & (!\DUT1|address [13] & !\DUT1|address [16]))

	.dataa(gnd),
	.datab(\DUT1|we~0_combout ),
	.datac(\DUT1|address [13]),
	.datad(\DUT1|address [16]),
	.cin(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~1 .lut_mask = 16'h0003;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N8
cycloneive_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w[3] (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3] = (!\DUT1|address [15] & (\DUT1|address [14] & \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~1_combout ))

	.dataa(\DUT1|address [15]),
	.datab(gnd),
	.datac(\DUT1|address [14]),
	.datad(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~1_combout ),
	.cin(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w[3] .lut_mask = 16'h5000;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N0
cycloneive_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0 (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout  = (!\U3|rdaddress [15] & (\U3|rdaddress [14] & !\U3|rdaddress [13]))

	.dataa(\U3|rdaddress [15]),
	.datab(gnd),
	.datac(\U3|rdaddress [14]),
	.datad(\U3|rdaddress [13]),
	.cin(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0 .lut_mask = 16'h0050;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y31_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N18
cycloneive_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w[3] (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3] = (!\DUT1|address [15] & (!\DUT1|address [14] & \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~1_combout ))

	.dataa(\DUT1|address [15]),
	.datab(gnd),
	.datac(\DUT1|address [14]),
	.datad(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~1_combout ),
	.cin(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w[3] .lut_mask = 16'h0500;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N30
cycloneive_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w[3] (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3] = (!\U3|rdaddress [15] & (!\U3|rdaddress [14] & !\U3|rdaddress [13]))

	.dataa(\U3|rdaddress [15]),
	.datab(\U3|rdaddress [14]),
	.datac(gnd),
	.datad(\U3|rdaddress [13]),
	.cin(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w[3] .lut_mask = 16'h0011;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y4_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N18
cycloneive_lcell_comb \U3|data_out[8]~4 (
// Equation(s):
// \U3|data_out[8]~4_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout 
// )) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout )))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.datad(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[8]~4 .lut_mask = 16'hD9C8;
defparam \U3|data_out[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N20
cycloneive_lcell_comb \U3|data_out[8]~5 (
// Equation(s):
// \U3|data_out[8]~5_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|data_out[8]~4_combout  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout )) # 
// (!\U3|data_out[8]~4_combout  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout ))))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|data_out[8]~4_combout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout ),
	.datac(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.datad(\U3|data_out[8]~4_combout ),
	.cin(gnd),
	.combout(\U3|data_out[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[8]~5 .lut_mask = 16'hDDA0;
defparam \U3|data_out[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N28
cycloneive_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3] (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3] = (!\DUT1|address [16] & (!\DUT1|we~0_combout  & (\DUT1|address [13] & \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout )))

	.dataa(\DUT1|address [16]),
	.datab(\DUT1|we~0_combout ),
	.datac(\DUT1|address [13]),
	.datad(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout ),
	.cin(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3] .lut_mask = 16'h1000;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y32_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N12
cycloneive_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3] (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3] = (!\DUT1|address [16] & (!\DUT1|we~0_combout  & (!\DUT1|address [13] & \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout )))

	.dataa(\DUT1|address [16]),
	.datab(\DUT1|we~0_combout ),
	.datac(\DUT1|address [13]),
	.datad(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout ),
	.cin(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3] .lut_mask = 16'h0100;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N30
cycloneive_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3] (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3] = (\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3]~0_combout  & (!\DUT1|we~0_combout  & (!\DUT1|address [13] & !\DUT1|address [16])))

	.dataa(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3]~0_combout ),
	.datab(\DUT1|we~0_combout ),
	.datac(\DUT1|address [13]),
	.datad(\DUT1|address [16]),
	.cin(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3] .lut_mask = 16'h0002;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y5_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N4
cycloneive_lcell_comb \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w[3] (
// Equation(s):
// \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3] = (\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3]~0_combout  & (!\DUT1|we~0_combout  & (\DUT1|address [13] & !\DUT1|address [16])))

	.dataa(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3]~0_combout ),
	.datab(\DUT1|we~0_combout ),
	.datac(\DUT1|address [13]),
	.datad(\DUT1|address [16]),
	.cin(gnd),
	.combout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w[3] .lut_mask = 16'h0020;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y33_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N4
cycloneive_lcell_comb \U3|data_out[8]~2 (
// Equation(s):
// \U3|data_out[8]~2_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout )))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [1] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout )))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout ),
	.datad(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[8]~2 .lut_mask = 16'hBA98;
defparam \U3|data_out[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N18
cycloneive_lcell_comb \U3|data_out[8]~3 (
// Equation(s):
// \U3|data_out[8]~3_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\U3|data_out[8]~2_combout  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout )) # 
// (!\U3|data_out[8]~2_combout  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout ))))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\U3|data_out[8]~2_combout ))))

	.dataa(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout ),
	.datad(\U3|data_out[8]~2_combout ),
	.cin(gnd),
	.combout(\U3|data_out[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[8]~3 .lut_mask = 16'hBBC0;
defparam \U3|data_out[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N22
cycloneive_lcell_comb \U3|Add2~16 (
// Equation(s):
// \U3|Add2~16_combout  = !\U3|Add2~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U3|Add2~15 ),
	.combout(\U3|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add2~16 .lut_mask = 16'h0F0F;
defparam \U3|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N24
cycloneive_lcell_comb \U3|rdaddress[16]~31 (
// Equation(s):
// \U3|rdaddress[16]~31_combout  = \U3|rdaddress[15]~30  $ (!\U3|Add2~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|Add2~16_combout ),
	.cin(\U3|rdaddress[15]~30 ),
	.combout(\U3|rdaddress[16]~31_combout ),
	.cout());
// synopsys translate_off
defparam \U3|rdaddress[16]~31 .lut_mask = 16'hF00F;
defparam \U3|rdaddress[16]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y21_N25
dffeas \U3|rdaddress[16] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|rdaddress[16]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4|VGA_BLANK_N~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|rdaddress [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|rdaddress[16] .is_wysiwyg = "true";
defparam \U3|rdaddress[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N26
cycloneive_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]~feeder (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout  = \U3|rdaddress [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|rdaddress [15]),
	.cin(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]~feeder .lut_mask = 16'hFF00;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y22_N27
dffeas \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N8
cycloneive_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout  = \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder .lut_mask = 16'hFF00;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N9
dffeas \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N20
cycloneive_lcell_comb \U3|data_out[8]~6 (
// Equation(s):
// \U3|data_out[8]~6_combout  = (\U3|rdaddress [16] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (!\U3|rdaddress [16] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\U3|data_out[8]~3_combout ))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (\U3|data_out[8]~5_combout ))))

	.dataa(\U3|data_out[8]~5_combout ),
	.datab(\U3|data_out[8]~3_combout ),
	.datac(\U3|rdaddress [16]),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\U3|data_out[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[8]~6 .lut_mask = 16'hFC0A;
defparam \U3|data_out[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N18
cycloneive_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0 (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout  = (\DUT1|address [16] & (!\DUT1|we~0_combout  & \DUT1|address [13]))

	.dataa(gnd),
	.datab(\DUT1|address [16]),
	.datac(\DUT1|we~0_combout ),
	.datad(\DUT1|address [13]),
	.cin(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0 .lut_mask = 16'h0C00;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N20
cycloneive_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w[3] (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3] = (!\DUT1|address [14] & (!\DUT1|address [15] & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ))

	.dataa(\DUT1|address [14]),
	.datab(gnd),
	.datac(\DUT1|address [15]),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ),
	.cin(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w[3] .lut_mask = 16'h0500;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y4_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N26
cycloneive_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w[3] (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3] = (\DUT1|address [14] & (!\DUT1|address [15] & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ))

	.dataa(\DUT1|address [14]),
	.datab(gnd),
	.datac(\DUT1|address [15]),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ),
	.cin(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w[3] .lut_mask = 16'h0A00;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y10_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N24
cycloneive_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0 (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout  = (!\DUT1|we~0_combout  & (!\DUT1|address [13] & \DUT1|address [16]))

	.dataa(gnd),
	.datab(\DUT1|we~0_combout ),
	.datac(\DUT1|address [13]),
	.datad(\DUT1|address [16]),
	.cin(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0 .lut_mask = 16'h0300;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N20
cycloneive_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w[3] (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3] = (!\DUT1|address [15] & (!\DUT1|address [14] & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout ))

	.dataa(\DUT1|address [15]),
	.datab(gnd),
	.datac(\DUT1|address [14]),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout ),
	.cin(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w[3] .lut_mask = 16'h0500;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y17_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N14
cycloneive_lcell_comb \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3] (
// Equation(s):
// \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3] = (!\DUT1|address [15] & (\DUT1|address [14] & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout ))

	.dataa(\DUT1|address [15]),
	.datab(gnd),
	.datac(\DUT1|address [14]),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout ),
	.cin(gnd),
	.combout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.cout());
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3] .lut_mask = 16'h5000;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 8;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N12
cycloneive_lcell_comb \U3|data_out[8]~0 (
// Equation(s):
// \U3|data_out[8]~0_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout ))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[8]~0 .lut_mask = 16'hDC98;
defparam \U3|data_out[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N26
cycloneive_lcell_comb \U3|data_out[8]~1 (
// Equation(s):
// \U3|data_out[8]~1_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|data_out[8]~0_combout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout ))) # 
// (!\U3|data_out[8]~0_combout  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout )))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|data_out[8]~0_combout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout ),
	.datad(\U3|data_out[8]~0_combout ),
	.cin(gnd),
	.combout(\U3|data_out[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[8]~1 .lut_mask = 16'hF588;
defparam \U3|data_out[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N0
cycloneive_lcell_comb \U3|data_out[8]~9 (
// Equation(s):
// \U3|data_out[8]~9_combout  = (\U3|data_out[8]~6_combout  & ((\U3|data_out[8]~8_combout ) # ((!\U3|rdaddress [16])))) # (!\U3|data_out[8]~6_combout  & (((\U3|rdaddress [16] & \U3|data_out[8]~1_combout ))))

	.dataa(\U3|data_out[8]~8_combout ),
	.datab(\U3|data_out[8]~6_combout ),
	.datac(\U3|rdaddress [16]),
	.datad(\U3|data_out[8]~1_combout ),
	.cin(gnd),
	.combout(\U3|data_out[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[8]~9 .lut_mask = 16'hBC8C;
defparam \U3|data_out[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N6
cycloneive_lcell_comb \U4|r[0]~7 (
// Equation(s):
// \U4|r[0]~7_combout  = (\U4|r[3]~6_combout  & (!\U4|state [0] & (\U4|state [1]))) # (!\U4|r[3]~6_combout  & (((\U3|data_out[8]~9_combout ))))

	.dataa(\U4|state [0]),
	.datab(\U4|r[3]~6_combout ),
	.datac(\U4|state [1]),
	.datad(\U3|data_out[8]~9_combout ),
	.cin(gnd),
	.combout(\U4|r[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U4|r[0]~7 .lut_mask = 16'h7340;
defparam \U4|r[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cycloneive_io_ibuf \OV7670_DATA[1]~input (
	.i(OV7670_DATA[1]),
	.ibar(gnd),
	.o(\OV7670_DATA[1]~input_o ));
// synopsys translate_off
defparam \OV7670_DATA[1]~input .bus_hold = "false";
defparam \OV7670_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X88_Y2_N6
cycloneive_lcell_comb \DUT1|red[1]~feeder (
// Equation(s):
// \DUT1|red[1]~feeder_combout  = \OV7670_DATA[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OV7670_DATA[1]~input_o ),
	.cin(gnd),
	.combout(\DUT1|red[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DUT1|red[1]~feeder .lut_mask = 16'hFF00;
defparam \DUT1|red[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y2_N7
dffeas \DUT1|red[1] (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|red[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|red[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|red [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|red[1] .is_wysiwyg = "true";
defparam \DUT1|red[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y6_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N6
cycloneive_lcell_comb \U3|data_out[9]~14 (
// Equation(s):
// \U3|data_out[9]~14_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|rdaddress [16])))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout ))) # (!\U3|rdaddress [16] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout ))))

	.dataa(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\U3|rdaddress [16]),
	.cin(gnd),
	.combout(\U3|data_out[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[9]~14 .lut_mask = 16'hFC0A;
defparam \U3|data_out[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N12
cycloneive_lcell_comb \U3|data_out[9]~15 (
// Equation(s):
// \U3|data_out[9]~15_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|data_out[9]~14_combout  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout )) # 
// (!\U3|data_out[9]~14_combout  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout ))))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|data_out[9]~14_combout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout ),
	.datab(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout ),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\U3|data_out[9]~14_combout ),
	.cin(gnd),
	.combout(\U3|data_out[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[9]~15 .lut_mask = 16'hAFC0;
defparam \U3|data_out[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N14
cycloneive_lcell_comb \U3|data_out[9]~12 (
// Equation(s):
// \U3|data_out[9]~12_combout  = (\U3|rdaddress [16] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (!\U3|rdaddress [16] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout )) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout )))))

	.dataa(\U3|rdaddress [16]),
	.datab(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout ),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[9]~12 .lut_mask = 16'hE5E0;
defparam \U3|data_out[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N20
cycloneive_lcell_comb \U3|data_out[9]~13 (
// Equation(s):
// \U3|data_out[9]~13_combout  = (\U3|rdaddress [16] & ((\U3|data_out[9]~12_combout  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout )) # (!\U3|data_out[9]~12_combout  & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout ))))) # (!\U3|rdaddress [16] & (\U3|data_out[9]~12_combout ))

	.dataa(\U3|rdaddress [16]),
	.datab(\U3|data_out[9]~12_combout ),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout ),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[9]~13 .lut_mask = 16'hE6C4;
defparam \U3|data_out[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N30
cycloneive_lcell_comb \U3|data_out[9]~16 (
// Equation(s):
// \U3|data_out[9]~16_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\U3|data_out[9]~13_combout ))) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (\U3|data_out[9]~15_combout ))))

	.dataa(\U3|data_out[9]~15_combout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\U3|data_out[9]~13_combout ),
	.cin(gnd),
	.combout(\U3|data_out[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[9]~16 .lut_mask = 16'hF2C2;
defparam \U3|data_out[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y11_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N4
cycloneive_lcell_comb \U3|data_out[9]~17 (
// Equation(s):
// \U3|data_out[9]~17_combout  = (\U3|rdaddress [16] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])) # (!\U3|rdaddress [16] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout ))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout ))))

	.dataa(\U3|rdaddress [16]),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout ),
	.datad(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[9]~17 .lut_mask = 16'hDC98;
defparam \U3|data_out[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N26
cycloneive_lcell_comb \U3|data_out[9]~18 (
// Equation(s):
// \U3|data_out[9]~18_combout  = (\U3|data_out[9]~17_combout  & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout ) # (!\U3|rdaddress [16])))) # (!\U3|data_out[9]~17_combout  & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ((\U3|rdaddress [16]))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout ),
	.datac(\U3|data_out[9]~17_combout ),
	.datad(\U3|rdaddress [16]),
	.cin(gnd),
	.combout(\U3|data_out[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[9]~18 .lut_mask = 16'hCAF0;
defparam \U3|data_out[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y6_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N22
cycloneive_lcell_comb \U3|data_out[9]~10 (
// Equation(s):
// \U3|data_out[9]~10_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|rdaddress [16])))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|rdaddress [16] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout )) # (!\U3|rdaddress [16] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout )))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datad(\U3|rdaddress [16]),
	.cin(gnd),
	.combout(\U3|data_out[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[9]~10 .lut_mask = 16'hEE30;
defparam \U3|data_out[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y11_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 9;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N24
cycloneive_lcell_comb \U3|data_out[9]~11 (
// Equation(s):
// \U3|data_out[9]~11_combout  = (\U3|data_out[9]~10_combout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout ) # ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (!\U3|data_out[9]~10_combout  & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout ))))

	.dataa(\U3|data_out[9]~10_combout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout ),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[9]~11 .lut_mask = 16'hDA8A;
defparam \U3|data_out[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N0
cycloneive_lcell_comb \U3|data_out[9]~19 (
// Equation(s):
// \U3|data_out[9]~19_combout  = (\U3|data_out[9]~16_combout  & (((\U3|data_out[9]~18_combout )) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]))) # (!\U3|data_out[9]~16_combout  & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|data_out[9]~11_combout ))))

	.dataa(\U3|data_out[9]~16_combout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\U3|data_out[9]~18_combout ),
	.datad(\U3|data_out[9]~11_combout ),
	.cin(gnd),
	.combout(\U3|data_out[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[9]~19 .lut_mask = 16'hE6A2;
defparam \U3|data_out[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N16
cycloneive_lcell_comb \U4|r[1]~8 (
// Equation(s):
// \U4|r[1]~8_combout  = (\U4|r[3]~6_combout  & (!\U4|state [0] & (\U4|state [1]))) # (!\U4|r[3]~6_combout  & (((\U3|data_out[9]~19_combout ))))

	.dataa(\U4|state [0]),
	.datab(\U4|r[3]~6_combout ),
	.datac(\U4|state [1]),
	.datad(\U3|data_out[9]~19_combout ),
	.cin(gnd),
	.combout(\U4|r[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U4|r[1]~8 .lut_mask = 16'h7340;
defparam \U4|r[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N8
cycloneive_io_ibuf \OV7670_DATA[2]~input (
	.i(OV7670_DATA[2]),
	.ibar(gnd),
	.o(\OV7670_DATA[2]~input_o ));
// synopsys translate_off
defparam \OV7670_DATA[2]~input .bus_hold = "false";
defparam \OV7670_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X88_Y2_N4
cycloneive_lcell_comb \DUT1|red[2]~feeder (
// Equation(s):
// \DUT1|red[2]~feeder_combout  = \OV7670_DATA[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OV7670_DATA[2]~input_o ),
	.cin(gnd),
	.combout(\DUT1|red[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DUT1|red[2]~feeder .lut_mask = 16'hFF00;
defparam \DUT1|red[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y2_N5
dffeas \DUT1|red[2] (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|red[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|red[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|red [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|red[2] .is_wysiwyg = "true";
defparam \DUT1|red[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y14_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N12
cycloneive_lcell_comb \U3|data_out[10]~24 (
// Equation(s):
// \U3|data_out[10]~24_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout ) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.datac(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\U3|data_out[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[10]~24 .lut_mask = 16'hAAE4;
defparam \U3|data_out[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y14_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y26_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N30
cycloneive_lcell_comb \U3|data_out[10]~25 (
// Equation(s):
// \U3|data_out[10]~25_combout  = (\U3|data_out[10]~24_combout  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout ) # ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\U3|data_out[10]~24_combout  & (((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout  & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\U3|data_out[10]~24_combout ),
	.datab(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout ),
	.datac(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\U3|data_out[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[10]~25 .lut_mask = 16'hD8AA;
defparam \U3|data_out[10]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y18_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y2_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y2_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N28
cycloneive_lcell_comb \U3|data_out[10]~22 (
// Equation(s):
// \U3|data_out[10]~22_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout ) # 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [1] & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[10]~22 .lut_mask = 16'hCBC8;
defparam \U3|data_out[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N10
cycloneive_lcell_comb \U3|data_out[10]~23 (
// Equation(s):
// \U3|data_out[10]~23_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\U3|data_out[10]~22_combout  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout )) # 
// (!\U3|data_out[10]~22_combout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout ))))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\U3|data_out[10]~22_combout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.datad(\U3|data_out[10]~22_combout ),
	.cin(gnd),
	.combout(\U3|data_out[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[10]~23 .lut_mask = 16'hBBC0;
defparam \U3|data_out[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N16
cycloneive_lcell_comb \U3|data_out[10]~26 (
// Equation(s):
// \U3|data_out[10]~26_combout  = (\U3|rdaddress [16] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((\U3|data_out[10]~23_combout )))) # (!\U3|rdaddress [16] & 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (\U3|data_out[10]~25_combout )))

	.dataa(\U3|rdaddress [16]),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\U3|data_out[10]~25_combout ),
	.datad(\U3|data_out[10]~23_combout ),
	.cin(gnd),
	.combout(\U3|data_out[10]~26_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[10]~26 .lut_mask = 16'hBA98;
defparam \U3|data_out[10]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y38_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N4
cycloneive_lcell_comb \U3|data_out[10]~20 (
// Equation(s):
// \U3|data_out[10]~20_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout )))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0])))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout ),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[10]~20 .lut_mask = 16'hAEA4;
defparam \U3|data_out[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N18
cycloneive_lcell_comb \U3|data_out[10]~21 (
// Equation(s):
// \U3|data_out[10]~21_combout  = (\U3|data_out[10]~20_combout  & (((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout )) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]))) # 
// (!\U3|data_out[10]~20_combout  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout ))))

	.dataa(\U3|data_out[10]~20_combout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout ),
	.datad(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[10]~21 .lut_mask = 16'hE6A2;
defparam \U3|data_out[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y42_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N10
cycloneive_lcell_comb \U3|data_out[10]~27 (
// Equation(s):
// \U3|data_out[10]~27_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout )) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout )))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout ),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\U3|data_out[10]~27_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[10]~27 .lut_mask = 16'hFA0C;
defparam \U3|data_out[10]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y15_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 10;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N28
cycloneive_lcell_comb \U3|data_out[10]~28 (
// Equation(s):
// \U3|data_out[10]~28_combout  = (\U3|data_out[10]~27_combout  & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout ) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\U3|data_out[10]~27_combout  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0])))

	.dataa(\U3|data_out[10]~27_combout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout ),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[10]~28_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[10]~28 .lut_mask = 16'hEA4A;
defparam \U3|data_out[10]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N2
cycloneive_lcell_comb \U3|data_out[10]~29 (
// Equation(s):
// \U3|data_out[10]~29_combout  = (\U3|data_out[10]~26_combout  & (((\U3|data_out[10]~28_combout ) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (!\U3|data_out[10]~26_combout  & (\U3|data_out[10]~21_combout  & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])))

	.dataa(\U3|data_out[10]~26_combout ),
	.datab(\U3|data_out[10]~21_combout ),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\U3|data_out[10]~28_combout ),
	.cin(gnd),
	.combout(\U3|data_out[10]~29_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[10]~29 .lut_mask = 16'hEA4A;
defparam \U3|data_out[10]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N14
cycloneive_lcell_comb \U4|r[2]~9 (
// Equation(s):
// \U4|r[2]~9_combout  = (\U4|r[3]~6_combout  & (((!\U4|state [0] & \U4|state [1])))) # (!\U4|r[3]~6_combout  & (\U3|data_out[10]~29_combout ))

	.dataa(\U3|data_out[10]~29_combout ),
	.datab(\U4|r[3]~6_combout ),
	.datac(\U4|state [0]),
	.datad(\U4|state [1]),
	.cin(gnd),
	.combout(\U4|r[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U4|r[2]~9 .lut_mask = 16'h2E22;
defparam \U4|r[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N1
cycloneive_io_ibuf \OV7670_DATA[3]~input (
	.i(OV7670_DATA[3]),
	.ibar(gnd),
	.o(\OV7670_DATA[3]~input_o ));
// synopsys translate_off
defparam \OV7670_DATA[3]~input .bus_hold = "false";
defparam \OV7670_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X88_Y2_N22
cycloneive_lcell_comb \DUT1|red[3]~feeder (
// Equation(s):
// \DUT1|red[3]~feeder_combout  = \OV7670_DATA[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OV7670_DATA[3]~input_o ),
	.cin(gnd),
	.combout(\DUT1|red[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DUT1|red[3]~feeder .lut_mask = 16'hFF00;
defparam \DUT1|red[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y2_N23
dffeas \DUT1|red[3] (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|red[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|red[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|red [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|red[3] .is_wysiwyg = "true";
defparam \DUT1|red[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y16_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y16_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y3_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N0
cycloneive_lcell_comb \U3|data_out[11]~37 (
// Equation(s):
// \U3|data_out[11]~37_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|rdaddress [16])))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout ))) # (!\U3|rdaddress [16] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout ))))

	.dataa(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\U3|rdaddress [16]),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[11]~37_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[11]~37 .lut_mask = 16'hF2C2;
defparam \U3|data_out[11]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N6
cycloneive_lcell_comb \U3|data_out[11]~38 (
// Equation(s):
// \U3|data_out[11]~38_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|data_out[11]~37_combout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout ))) # 
// (!\U3|data_out[11]~37_combout  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout )))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|data_out[11]~37_combout ))))

	.dataa(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout ),
	.datad(\U3|data_out[11]~37_combout ),
	.cin(gnd),
	.combout(\U3|data_out[11]~38_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[11]~38 .lut_mask = 16'hF388;
defparam \U3|data_out[11]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y2_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y2_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y16_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N14
cycloneive_lcell_comb \U3|data_out[11]~34 (
// Equation(s):
// \U3|data_out[11]~34_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout ) # ((\U3|rdaddress [16])))) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\U3|rdaddress [16] & \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout ),
	.datac(\U3|rdaddress [16]),
	.datad(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[11]~34 .lut_mask = 16'hADA8;
defparam \U3|data_out[11]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N8
cycloneive_lcell_comb \U3|data_out[11]~35 (
// Equation(s):
// \U3|data_out[11]~35_combout  = (\U3|rdaddress [16] & ((\U3|data_out[11]~34_combout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout ))) # (!\U3|data_out[11]~34_combout  & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout )))) # (!\U3|rdaddress [16] & (((\U3|data_out[11]~34_combout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.datab(\U3|rdaddress [16]),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout ),
	.datad(\U3|data_out[11]~34_combout ),
	.cin(gnd),
	.combout(\U3|data_out[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[11]~35 .lut_mask = 16'hF388;
defparam \U3|data_out[11]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y5_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y12_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y8_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y43_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N20
cycloneive_lcell_comb \U3|data_out[11]~32 (
// Equation(s):
// \U3|data_out[11]~32_combout  = (\U3|rdaddress [16] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (!\U3|rdaddress [16] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout ))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout ))))

	.dataa(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.datab(\U3|rdaddress [16]),
	.datac(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout ),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\U3|data_out[11]~32_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[11]~32 .lut_mask = 16'hFC22;
defparam \U3|data_out[11]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N26
cycloneive_lcell_comb \U3|data_out[11]~33 (
// Equation(s):
// \U3|data_out[11]~33_combout  = (\U3|rdaddress [16] & ((\U3|data_out[11]~32_combout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout ))) # (!\U3|data_out[11]~32_combout  & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout )))) # (!\U3|rdaddress [16] & (((\U3|data_out[11]~32_combout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout ),
	.datac(\U3|rdaddress [16]),
	.datad(\U3|data_out[11]~32_combout ),
	.cin(gnd),
	.combout(\U3|data_out[11]~33_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[11]~33 .lut_mask = 16'hCFA0;
defparam \U3|data_out[11]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N14
cycloneive_lcell_comb \U3|data_out[11]~36 (
// Equation(s):
// \U3|data_out[11]~36_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|data_out[11]~33_combout ))) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|data_out[11]~35_combout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\U3|data_out[11]~35_combout ),
	.datac(\U3|data_out[11]~33_combout ),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\U3|data_out[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[11]~36 .lut_mask = 16'hFA44;
defparam \U3|data_out[11]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y47_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|red [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 11;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N16
cycloneive_lcell_comb \U3|data_out[11]~30 (
// Equation(s):
// \U3|data_out[11]~30_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|rdaddress [16])))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout ))) # (!\U3|rdaddress [16] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout ))))

	.dataa(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\U3|rdaddress [16]),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[11]~30_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[11]~30 .lut_mask = 16'hF2C2;
defparam \U3|data_out[11]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N18
cycloneive_lcell_comb \U3|data_out[11]~31 (
// Equation(s):
// \U3|data_out[11]~31_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|data_out[11]~30_combout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout ))) # 
// (!\U3|data_out[11]~30_combout  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout )))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|data_out[11]~30_combout ))))

	.dataa(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout ),
	.datad(\U3|data_out[11]~30_combout ),
	.cin(gnd),
	.combout(\U3|data_out[11]~31_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[11]~31 .lut_mask = 16'hF388;
defparam \U3|data_out[11]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N4
cycloneive_lcell_comb \U3|data_out[11]~39 (
// Equation(s):
// \U3|data_out[11]~39_combout  = (\U3|data_out[11]~36_combout  & ((\U3|data_out[11]~38_combout ) # ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\U3|data_out[11]~36_combout  & 
// (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & \U3|data_out[11]~31_combout ))))

	.dataa(\U3|data_out[11]~38_combout ),
	.datab(\U3|data_out[11]~36_combout ),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\U3|data_out[11]~31_combout ),
	.cin(gnd),
	.combout(\U3|data_out[11]~39_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[11]~39 .lut_mask = 16'hBC8C;
defparam \U3|data_out[11]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N28
cycloneive_lcell_comb \U4|r[3]~10 (
// Equation(s):
// \U4|r[3]~10_combout  = (\U4|r[3]~6_combout  & (\U4|state [1] & (!\U4|state [0]))) # (!\U4|r[3]~6_combout  & (((\U3|data_out[11]~39_combout ))))

	.dataa(\U4|state [1]),
	.datab(\U4|r[3]~6_combout ),
	.datac(\U4|state [0]),
	.datad(\U3|data_out[11]~39_combout ),
	.cin(gnd),
	.combout(\U4|r[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U4|r[3]~10 .lut_mask = 16'h3B08;
defparam \U4|r[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N1
cycloneive_io_ibuf \OV7670_DATA[4]~input (
	.i(OV7670_DATA[4]),
	.ibar(gnd),
	.o(\OV7670_DATA[4]~input_o ));
// synopsys translate_off
defparam \OV7670_DATA[4]~input .bus_hold = "false";
defparam \OV7670_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X88_Y2_N28
cycloneive_lcell_comb \DUT1|green[0]~feeder (
// Equation(s):
// \DUT1|green[0]~feeder_combout  = \OV7670_DATA[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OV7670_DATA[4]~input_o ),
	.cin(gnd),
	.combout(\DUT1|green[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DUT1|green[0]~feeder .lut_mask = 16'hFF00;
defparam \DUT1|green[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y2_N29
dffeas \DUT1|green[0] (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|green[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|pixel_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|green [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|green[0] .is_wysiwyg = "true";
defparam \DUT1|green[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y10_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N12
cycloneive_lcell_comb \U3|data_out[4]~47 (
// Equation(s):
// \U3|data_out[4]~47_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout )) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout )))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout ),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\U3|data_out[4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[4]~47 .lut_mask = 16'hEE30;
defparam \U3|data_out[4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y30_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y44_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N14
cycloneive_lcell_comb \U3|data_out[4]~48 (
// Equation(s):
// \U3|data_out[4]~48_combout  = (\U3|data_out[4]~47_combout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout ) # ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\U3|data_out[4]~47_combout  & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout ))))

	.dataa(\U3|data_out[4]~47_combout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout ),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[4]~48_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[4]~48 .lut_mask = 16'hDA8A;
defparam \U3|data_out[4]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y15_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y6_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y19_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N0
cycloneive_lcell_comb \U3|data_out[4]~40 (
// Equation(s):
// \U3|data_out[4]~40_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout ) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\U3|data_out[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[4]~40 .lut_mask = 16'hF0CA;
defparam \U3|data_out[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N18
cycloneive_lcell_comb \U3|data_out[4]~41 (
// Equation(s):
// \U3|data_out[4]~41_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|data_out[4]~40_combout  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout )) # 
// (!\U3|data_out[4]~40_combout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout ))))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|data_out[4]~40_combout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.datad(\U3|data_out[4]~40_combout ),
	.cin(gnd),
	.combout(\U3|data_out[4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[4]~41 .lut_mask = 16'hBBC0;
defparam \U3|data_out[4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y11_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y6_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N10
cycloneive_lcell_comb \U3|data_out[4]~44 (
// Equation(s):
// \U3|data_out[4]~44_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout ) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout 
//  & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datab(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\U3|data_out[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[4]~44 .lut_mask = 16'hF0CA;
defparam \U3|data_out[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N12
cycloneive_lcell_comb \U3|data_out[4]~45 (
// Equation(s):
// \U3|data_out[4]~45_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|data_out[4]~44_combout  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout )) # 
// (!\U3|data_out[4]~44_combout  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout ))))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|data_out[4]~44_combout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout ),
	.datac(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.datad(\U3|data_out[4]~44_combout ),
	.cin(gnd),
	.combout(\U3|data_out[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[4]~45 .lut_mask = 16'hDDA0;
defparam \U3|data_out[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N30
cycloneive_lcell_comb \U3|data_out[4]~42 (
// Equation(s):
// \U3|data_out[4]~42_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout 
// ))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout ))))

	.dataa(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout ),
	.datab(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout ),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\U3|data_out[4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[4]~42 .lut_mask = 16'hFC0A;
defparam \U3|data_out[4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y40_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 4;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N16
cycloneive_lcell_comb \U3|data_out[4]~43 (
// Equation(s):
// \U3|data_out[4]~43_combout  = (\U3|data_out[4]~42_combout  & (((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout )) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]))) # 
// (!\U3|data_out[4]~42_combout  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout )))

	.dataa(\U3|data_out[4]~42_combout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout ),
	.datad(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[4]~43_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[4]~43 .lut_mask = 16'hEA62;
defparam \U3|data_out[4]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N6
cycloneive_lcell_comb \U3|data_out[4]~46 (
// Equation(s):
// \U3|data_out[4]~46_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|rdaddress [16]) # (\U3|data_out[4]~43_combout )))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b 
// [2] & (\U3|data_out[4]~45_combout  & (!\U3|rdaddress [16])))

	.dataa(\U3|data_out[4]~45_combout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\U3|rdaddress [16]),
	.datad(\U3|data_out[4]~43_combout ),
	.cin(gnd),
	.combout(\U3|data_out[4]~46_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[4]~46 .lut_mask = 16'hCEC2;
defparam \U3|data_out[4]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N20
cycloneive_lcell_comb \U3|data_out[4]~49 (
// Equation(s):
// \U3|data_out[4]~49_combout  = (\U3|rdaddress [16] & ((\U3|data_out[4]~46_combout  & (\U3|data_out[4]~48_combout )) # (!\U3|data_out[4]~46_combout  & ((\U3|data_out[4]~41_combout ))))) # (!\U3|rdaddress [16] & (((\U3|data_out[4]~46_combout ))))

	.dataa(\U3|data_out[4]~48_combout ),
	.datab(\U3|data_out[4]~41_combout ),
	.datac(\U3|rdaddress [16]),
	.datad(\U3|data_out[4]~46_combout ),
	.cin(gnd),
	.combout(\U3|data_out[4]~49_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[4]~49 .lut_mask = 16'hAFC0;
defparam \U3|data_out[4]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N2
cycloneive_lcell_comb \U4|g[0]~0 (
// Equation(s):
// \U4|g[0]~0_combout  = (\U4|r[3]~6_combout  & (((!\U4|state [0] & \U4|state [1])))) # (!\U4|r[3]~6_combout  & (\U3|data_out[4]~49_combout ))

	.dataa(\U3|data_out[4]~49_combout ),
	.datab(\U4|r[3]~6_combout ),
	.datac(\U4|state [0]),
	.datad(\U4|state [1]),
	.cin(gnd),
	.combout(\U4|g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U4|g[0]~0 .lut_mask = 16'h2E22;
defparam \U4|g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X109_Y0_N1
cycloneive_io_ibuf \OV7670_DATA[5]~input (
	.i(OV7670_DATA[5]),
	.ibar(gnd),
	.o(\OV7670_DATA[5]~input_o ));
// synopsys translate_off
defparam \OV7670_DATA[5]~input .bus_hold = "false";
defparam \OV7670_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X108_Y2_N28
cycloneive_lcell_comb \DUT1|green[1]~feeder (
// Equation(s):
// \DUT1|green[1]~feeder_combout  = \OV7670_DATA[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\OV7670_DATA[5]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DUT1|green[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DUT1|green[1]~feeder .lut_mask = 16'hF0F0;
defparam \DUT1|green[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y2_N29
dffeas \DUT1|green[1] (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|green[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|pixel_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|green [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|green[1] .is_wysiwyg = "true";
defparam \DUT1|green[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y10_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y8_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N4
cycloneive_lcell_comb \U3|data_out[5]~50 (
// Equation(s):
// \U3|data_out[5]~50_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|rdaddress [16])))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|rdaddress [16] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout )) # (!\U3|rdaddress [16] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout )))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\U3|rdaddress [16]),
	.datad(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[5]~50_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[5]~50 .lut_mask = 16'hE3E0;
defparam \U3|data_out[5]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N22
cycloneive_lcell_comb \U3|data_out[5]~51 (
// Equation(s):
// \U3|data_out[5]~51_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|data_out[5]~50_combout  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout )) # 
// (!\U3|data_out[5]~50_combout  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout ))))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|data_out[5]~50_combout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\U3|data_out[5]~50_combout ),
	.datad(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[5]~51_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[5]~51 .lut_mask = 16'hBCB0;
defparam \U3|data_out[5]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y39_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N26
cycloneive_lcell_comb \U3|data_out[5]~57 (
// Equation(s):
// \U3|data_out[5]~57_combout  = (\U3|rdaddress [16] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])) # (!\U3|rdaddress [16] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout ))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout ))))

	.dataa(\U3|rdaddress [16]),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout ),
	.datad(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[5]~57_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[5]~57 .lut_mask = 16'hDC98;
defparam \U3|data_out[5]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y25_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y27_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N8
cycloneive_lcell_comb \U3|data_out[5]~58 (
// Equation(s):
// \U3|data_out[5]~58_combout  = (\U3|data_out[5]~57_combout  & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout ) # (!\U3|rdaddress [16])))) # (!\U3|data_out[5]~57_combout  & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout  & (\U3|rdaddress [16])))

	.dataa(\U3|data_out[5]~57_combout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout ),
	.datac(\U3|rdaddress [16]),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[5]~58_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[5]~58 .lut_mask = 16'hEA4A;
defparam \U3|data_out[5]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y19_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y11_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N28
cycloneive_lcell_comb \U3|data_out[5]~54 (
// Equation(s):
// \U3|data_out[5]~54_combout  = (\U3|rdaddress [16] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout ) # ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (!\U3|rdaddress [16] & 
// (((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datab(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datac(\U3|rdaddress [16]),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\U3|data_out[5]~54_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[5]~54 .lut_mask = 16'hF0AC;
defparam \U3|data_out[5]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N10
cycloneive_lcell_comb \U3|data_out[5]~55 (
// Equation(s):
// \U3|data_out[5]~55_combout  = (\U3|data_out[5]~54_combout  & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout ) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (!\U3|data_out[5]~54_combout  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]))))

	.dataa(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout ),
	.datab(\U3|data_out[5]~54_combout ),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout ),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\U3|data_out[5]~55_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[5]~55 .lut_mask = 16'hE2CC;
defparam \U3|data_out[5]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y46_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N16
cycloneive_lcell_comb \U3|data_out[5]~52 (
// Equation(s):
// \U3|data_out[5]~52_combout  = (\U3|rdaddress [16] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])) # (!\U3|rdaddress [16] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout )) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout )))))

	.dataa(\U3|rdaddress [16]),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout ),
	.datad(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[5]~52_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[5]~52 .lut_mask = 16'hD9C8;
defparam \U3|data_out[5]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 5;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N2
cycloneive_lcell_comb \U3|data_out[5]~53 (
// Equation(s):
// \U3|data_out[5]~53_combout  = (\U3|rdaddress [16] & ((\U3|data_out[5]~52_combout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout ))) # (!\U3|data_out[5]~52_combout  & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout )))) # (!\U3|rdaddress [16] & (\U3|data_out[5]~52_combout ))

	.dataa(\U3|rdaddress [16]),
	.datab(\U3|data_out[5]~52_combout ),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[5]~53_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[5]~53 .lut_mask = 16'hEC64;
defparam \U3|data_out[5]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N20
cycloneive_lcell_comb \U3|data_out[5]~56 (
// Equation(s):
// \U3|data_out[5]~56_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\U3|data_out[5]~53_combout ))) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (\U3|data_out[5]~55_combout ))))

	.dataa(\U3|data_out[5]~55_combout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\U3|data_out[5]~53_combout ),
	.cin(gnd),
	.combout(\U3|data_out[5]~56_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[5]~56 .lut_mask = 16'hF2C2;
defparam \U3|data_out[5]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N30
cycloneive_lcell_comb \U3|data_out[5]~59 (
// Equation(s):
// \U3|data_out[5]~59_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|data_out[5]~56_combout  & ((\U3|data_out[5]~58_combout ))) # (!\U3|data_out[5]~56_combout  & (\U3|data_out[5]~51_combout )))) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|data_out[5]~56_combout ))))

	.dataa(\U3|data_out[5]~51_combout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\U3|data_out[5]~58_combout ),
	.datad(\U3|data_out[5]~56_combout ),
	.cin(gnd),
	.combout(\U3|data_out[5]~59_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[5]~59 .lut_mask = 16'hF388;
defparam \U3|data_out[5]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N8
cycloneive_lcell_comb \U4|g[1]~1 (
// Equation(s):
// \U4|g[1]~1_combout  = (\U4|r[3]~6_combout  & (!\U4|state [0] & (\U4|state [1]))) # (!\U4|r[3]~6_combout  & (((\U3|data_out[5]~59_combout ))))

	.dataa(\U4|state [0]),
	.datab(\U4|r[3]~6_combout ),
	.datac(\U4|state [1]),
	.datad(\U3|data_out[5]~59_combout ),
	.cin(gnd),
	.combout(\U4|g[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U4|g[1]~1 .lut_mask = 16'h7340;
defparam \U4|g[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N8
cycloneive_io_ibuf \OV7670_DATA[6]~input (
	.i(OV7670_DATA[6]),
	.ibar(gnd),
	.o(\OV7670_DATA[6]~input_o ));
// synopsys translate_off
defparam \OV7670_DATA[6]~input .bus_hold = "false";
defparam \OV7670_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X103_Y2_N12
cycloneive_lcell_comb \DUT1|green[2]~feeder (
// Equation(s):
// \DUT1|green[2]~feeder_combout  = \OV7670_DATA[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OV7670_DATA[6]~input_o ),
	.cin(gnd),
	.combout(\DUT1|green[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DUT1|green[2]~feeder .lut_mask = 16'hFF00;
defparam \DUT1|green[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y2_N13
dffeas \DUT1|green[2] (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|green[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|pixel_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|green [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|green[2] .is_wysiwyg = "true";
defparam \DUT1|green[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y10_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y48_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N24
cycloneive_lcell_comb \U3|data_out[6]~67 (
// Equation(s):
// \U3|data_out[6]~67_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout ))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout ),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout ),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\U3|data_out[6]~67_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[6]~67 .lut_mask = 16'hFA44;
defparam \U3|data_out[6]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y35_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N10
cycloneive_lcell_comb \U3|data_out[6]~68 (
// Equation(s):
// \U3|data_out[6]~68_combout  = (\U3|data_out[6]~67_combout  & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout ) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\U3|data_out[6]~67_combout  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0])))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout ),
	.datab(\U3|data_out[6]~67_combout ),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[6]~68_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[6]~68 .lut_mask = 16'hEC2C;
defparam \U3|data_out[6]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y13_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y4_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y9_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N10
cycloneive_lcell_comb \U3|data_out[6]~64 (
// Equation(s):
// \U3|data_out[6]~64_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout 
// ))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datac(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\U3|data_out[6]~64_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[6]~64 .lut_mask = 16'hFA44;
defparam \U3|data_out[6]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N12
cycloneive_lcell_comb \U3|data_out[6]~65 (
// Equation(s):
// \U3|data_out[6]~65_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\U3|data_out[6]~64_combout  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout )) # 
// (!\U3|data_out[6]~64_combout  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout ))))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\U3|data_out[6]~64_combout ))))

	.dataa(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout ),
	.datab(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\U3|data_out[6]~64_combout ),
	.cin(gnd),
	.combout(\U3|data_out[6]~65_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[6]~65 .lut_mask = 16'hAFC0;
defparam \U3|data_out[6]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y4_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y3_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N2
cycloneive_lcell_comb \U3|data_out[6]~62 (
// Equation(s):
// \U3|data_out[6]~62_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout )) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout )))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\U3|data_out[6]~62_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[6]~62 .lut_mask = 16'hFA0C;
defparam \U3|data_out[6]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N28
cycloneive_lcell_comb \U3|data_out[6]~63 (
// Equation(s):
// \U3|data_out[6]~63_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\U3|data_out[6]~62_combout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout ))) # 
// (!\U3|data_out[6]~62_combout  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout )))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\U3|data_out[6]~62_combout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout ),
	.datad(\U3|data_out[6]~62_combout ),
	.cin(gnd),
	.combout(\U3|data_out[6]~63_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[6]~63 .lut_mask = 16'hF588;
defparam \U3|data_out[6]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N22
cycloneive_lcell_comb \U3|data_out[6]~66 (
// Equation(s):
// \U3|data_out[6]~66_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|rdaddress [16])))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|rdaddress [16] & 
// ((\U3|data_out[6]~63_combout ))) # (!\U3|rdaddress [16] & (\U3|data_out[6]~65_combout ))))

	.dataa(\U3|data_out[6]~65_combout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\U3|rdaddress [16]),
	.datad(\U3|data_out[6]~63_combout ),
	.cin(gnd),
	.combout(\U3|data_out[6]~66_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[6]~66 .lut_mask = 16'hF2C2;
defparam \U3|data_out[6]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y34_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y14_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y49_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N28
cycloneive_lcell_comb \U3|data_out[6]~60 (
// Equation(s):
// \U3|data_out[6]~60_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout 
// )) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout )))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout ),
	.datac(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout ),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\U3|data_out[6]~60_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[6]~60 .lut_mask = 16'hEE50;
defparam \U3|data_out[6]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N18
cycloneive_lcell_comb \U3|data_out[6]~61 (
// Equation(s):
// \U3|data_out[6]~61_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|data_out[6]~60_combout  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout )) # 
// (!\U3|data_out[6]~60_combout  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout ))))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|data_out[6]~60_combout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout ),
	.datac(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout ),
	.datad(\U3|data_out[6]~60_combout ),
	.cin(gnd),
	.combout(\U3|data_out[6]~61_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[6]~61 .lut_mask = 16'hDDA0;
defparam \U3|data_out[6]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N0
cycloneive_lcell_comb \U3|data_out[6]~69 (
// Equation(s):
// \U3|data_out[6]~69_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|data_out[6]~66_combout  & (\U3|data_out[6]~68_combout )) # (!\U3|data_out[6]~66_combout  & ((\U3|data_out[6]~61_combout ))))) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|data_out[6]~66_combout ))))

	.dataa(\U3|data_out[6]~68_combout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\U3|data_out[6]~66_combout ),
	.datad(\U3|data_out[6]~61_combout ),
	.cin(gnd),
	.combout(\U3|data_out[6]~69_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[6]~69 .lut_mask = 16'hBCB0;
defparam \U3|data_out[6]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N22
cycloneive_lcell_comb \U4|g[2]~2 (
// Equation(s):
// \U4|g[2]~2_combout  = (\U4|r[3]~6_combout  & (!\U4|state [0] & (\U4|state [1]))) # (!\U4|r[3]~6_combout  & (((\U3|data_out[6]~69_combout ))))

	.dataa(\U4|state [0]),
	.datab(\U4|r[3]~6_combout ),
	.datac(\U4|state [1]),
	.datad(\U3|data_out[6]~69_combout ),
	.cin(gnd),
	.combout(\U4|g[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U4|g[2]~2 .lut_mask = 16'h7340;
defparam \U4|g[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X87_Y0_N22
cycloneive_io_ibuf \OV7670_DATA[7]~input (
	.i(OV7670_DATA[7]),
	.ibar(gnd),
	.o(\OV7670_DATA[7]~input_o ));
// synopsys translate_off
defparam \OV7670_DATA[7]~input .bus_hold = "false";
defparam \OV7670_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X88_Y2_N27
dffeas \DUT1|green[3] (
	.clk(\OV7670_PCLK~input_o ),
	.d(gnd),
	.asdata(\OV7670_DATA[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DUT1|pixel_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|green [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|green[3] .is_wysiwyg = "true";
defparam \DUT1|green[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y23_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y21_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N24
cycloneive_lcell_comb \U3|data_out[7]~70 (
// Equation(s):
// \U3|data_out[7]~70_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|rdaddress [16])))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout ))) # (!\U3|rdaddress [16] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.datac(\U3|rdaddress [16]),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[7]~70_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[7]~70 .lut_mask = 16'hF4A4;
defparam \U3|data_out[7]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N6
cycloneive_lcell_comb \U3|data_out[7]~71 (
// Equation(s):
// \U3|data_out[7]~71_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|data_out[7]~70_combout  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout )) # 
// (!\U3|data_out[7]~70_combout  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout ))))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|data_out[7]~70_combout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout ),
	.datac(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout ),
	.datad(\U3|data_out[7]~70_combout ),
	.cin(gnd),
	.combout(\U3|data_out[7]~71_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[7]~71 .lut_mask = 16'hDDA0;
defparam \U3|data_out[7]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y3_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y5_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N16
cycloneive_lcell_comb \U3|data_out[7]~74 (
// Equation(s):
// \U3|data_out[7]~74_combout  = (\U3|rdaddress [16] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (!\U3|rdaddress [16] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout ))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout ))))

	.dataa(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datab(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout ),
	.datac(\U3|rdaddress [16]),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\U3|data_out[7]~74_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[7]~74 .lut_mask = 16'hFC0A;
defparam \U3|data_out[7]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N26
cycloneive_lcell_comb \U3|data_out[7]~75 (
// Equation(s):
// \U3|data_out[7]~75_combout  = (\U3|rdaddress [16] & ((\U3|data_out[7]~74_combout  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout )) # (!\U3|data_out[7]~74_combout  & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout ))))) # (!\U3|rdaddress [16] & (((\U3|data_out[7]~74_combout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout ),
	.datab(\U3|rdaddress [16]),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datad(\U3|data_out[7]~74_combout ),
	.cin(gnd),
	.combout(\U3|data_out[7]~75_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[7]~75 .lut_mask = 16'hBBC0;
defparam \U3|data_out[7]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y3_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y13_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y7_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N24
cycloneive_lcell_comb \U3|data_out[7]~72 (
// Equation(s):
// \U3|data_out[7]~72_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|rdaddress [16]) # (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout )))) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & (!\U3|rdaddress [16])))

	.dataa(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\U3|rdaddress [16]),
	.datad(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[7]~72_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[7]~72 .lut_mask = 16'hCEC2;
defparam \U3|data_out[7]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N22
cycloneive_lcell_comb \U3|data_out[7]~73 (
// Equation(s):
// \U3|data_out[7]~73_combout  = (\U3|rdaddress [16] & ((\U3|data_out[7]~72_combout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout ))) # (!\U3|data_out[7]~72_combout  & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout )))) # (!\U3|rdaddress [16] & (((\U3|data_out[7]~72_combout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout ),
	.datac(\U3|rdaddress [16]),
	.datad(\U3|data_out[7]~72_combout ),
	.cin(gnd),
	.combout(\U3|data_out[7]~73_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[7]~73 .lut_mask = 16'hCFA0;
defparam \U3|data_out[7]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N4
cycloneive_lcell_comb \U3|data_out[7]~76 (
// Equation(s):
// \U3|data_out[7]~76_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|data_out[7]~73_combout ) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|data_out[7]~75_combout  & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\U3|data_out[7]~75_combout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\U3|data_out[7]~73_combout ),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\U3|data_out[7]~76_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[7]~76 .lut_mask = 16'hCCE2;
defparam \U3|data_out[7]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y13_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y11_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y12_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N0
cycloneive_lcell_comb \U3|data_out[7]~77 (
// Equation(s):
// \U3|data_out[7]~77_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|rdaddress [16])))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|rdaddress [16] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout )) # (!\U3|rdaddress [16] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout )))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\U3|rdaddress [16]),
	.datad(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[7]~77_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[7]~77 .lut_mask = 16'hE3E0;
defparam \U3|data_out[7]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y20_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|green [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 7;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N24
cycloneive_lcell_comb \U3|data_out[7]~78 (
// Equation(s):
// \U3|data_out[7]~78_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|data_out[7]~77_combout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout ))) # 
// (!\U3|data_out[7]~77_combout  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout )))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|data_out[7]~77_combout ))))

	.dataa(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\U3|data_out[7]~77_combout ),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[7]~78_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[7]~78 .lut_mask = 16'hF838;
defparam \U3|data_out[7]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N4
cycloneive_lcell_comb \U3|data_out[7]~79 (
// Equation(s):
// \U3|data_out[7]~79_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\U3|data_out[7]~76_combout  & ((\U3|data_out[7]~78_combout ))) # (!\U3|data_out[7]~76_combout  & (\U3|data_out[7]~71_combout )))) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\U3|data_out[7]~76_combout ))))

	.dataa(\U3|data_out[7]~71_combout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\U3|data_out[7]~76_combout ),
	.datad(\U3|data_out[7]~78_combout ),
	.cin(gnd),
	.combout(\U3|data_out[7]~79_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[7]~79 .lut_mask = 16'hF838;
defparam \U3|data_out[7]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N24
cycloneive_lcell_comb \U4|g[3]~3 (
// Equation(s):
// \U4|g[3]~3_combout  = (\U4|r[3]~6_combout  & (\U4|state [1] & ((!\U4|state [0])))) # (!\U4|r[3]~6_combout  & (((\U3|data_out[7]~79_combout ))))

	.dataa(\U4|state [1]),
	.datab(\U3|data_out[7]~79_combout ),
	.datac(\U4|state [0]),
	.datad(\U4|r[3]~6_combout ),
	.cin(gnd),
	.combout(\U4|g[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U4|g[3]~3 .lut_mask = 16'h0ACC;
defparam \U4|g[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y2_N24
cycloneive_lcell_comb \DUT1|blue[0]~feeder (
// Equation(s):
// \DUT1|blue[0]~feeder_combout  = \OV7670_DATA[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OV7670_DATA[0]~input_o ),
	.cin(gnd),
	.combout(\DUT1|blue[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DUT1|blue[0]~feeder .lut_mask = 16'hFF00;
defparam \DUT1|blue[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y2_N25
dffeas \DUT1|blue[0] (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|blue[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|pixel_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|blue [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|blue[0] .is_wysiwyg = "true";
defparam \DUT1|blue[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y18_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N26
cycloneive_lcell_comb \U3|data_out[0]~82 (
// Equation(s):
// \U3|data_out[0]~82_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout 
// )) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout )))))

	.dataa(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout ),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\U3|data_out[0]~82_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[0]~82 .lut_mask = 16'hEE30;
defparam \U3|data_out[0]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y9_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N8
cycloneive_lcell_comb \U3|data_out[0]~83 (
// Equation(s):
// \U3|data_out[0]~83_combout  = (\U3|data_out[0]~82_combout  & (((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout )) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]))) # 
// (!\U3|data_out[0]~82_combout  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout ))))

	.dataa(\U3|data_out[0]~82_combout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout ),
	.datad(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[0]~83_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[0]~83 .lut_mask = 16'hE6A2;
defparam \U3|data_out[0]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y13_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y7_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N22
cycloneive_lcell_comb \U3|data_out[0]~84 (
// Equation(s):
// \U3|data_out[0]~84_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout 
// )) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.datad(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[0]~84_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[0]~84 .lut_mask = 16'hD9C8;
defparam \U3|data_out[0]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y10_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N12
cycloneive_lcell_comb \U3|data_out[0]~85 (
// Equation(s):
// \U3|data_out[0]~85_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|data_out[0]~84_combout  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout )) # 
// (!\U3|data_out[0]~84_combout  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout ))))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|data_out[0]~84_combout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.datac(\U3|data_out[0]~84_combout ),
	.datad(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[0]~85_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[0]~85 .lut_mask = 16'hDAD0;
defparam \U3|data_out[0]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N6
cycloneive_lcell_comb \U3|data_out[0]~86 (
// Equation(s):
// \U3|data_out[0]~86_combout  = (\U3|rdaddress [16] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])) # (!\U3|rdaddress [16] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\U3|data_out[0]~83_combout )) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|data_out[0]~85_combout )))))

	.dataa(\U3|rdaddress [16]),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\U3|data_out[0]~83_combout ),
	.datad(\U3|data_out[0]~85_combout ),
	.cin(gnd),
	.combout(\U3|data_out[0]~86_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[0]~86 .lut_mask = 16'hD9C8;
defparam \U3|data_out[0]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y3_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y1_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y17_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N30
cycloneive_lcell_comb \U3|data_out[0]~80 (
// Equation(s):
// \U3|data_out[0]~80_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout ))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[0]~80_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[0]~80 .lut_mask = 16'hDC98;
defparam \U3|data_out[0]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y5_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N28
cycloneive_lcell_comb \U3|data_out[0]~81 (
// Equation(s):
// \U3|data_out[0]~81_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|data_out[0]~80_combout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout ))) # 
// (!\U3|data_out[0]~80_combout  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout )))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|data_out[0]~80_combout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.datac(\U3|data_out[0]~80_combout ),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[0]~81_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[0]~81 .lut_mask = 16'hF858;
defparam \U3|data_out[0]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y12_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [0]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N16
cycloneive_lcell_comb \U3|data_out[0]~87 (
// Equation(s):
// \U3|data_out[0]~87_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout ))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout ),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\U3|data_out[0]~87_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[0]~87 .lut_mask = 16'hFC22;
defparam \U3|data_out[0]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N10
cycloneive_lcell_comb \U3|data_out[0]~88 (
// Equation(s):
// \U3|data_out[0]~88_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\U3|data_out[0]~87_combout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout ))) # 
// (!\U3|data_out[0]~87_combout  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout )))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\U3|data_out[0]~87_combout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout ),
	.datad(\U3|data_out[0]~87_combout ),
	.cin(gnd),
	.combout(\U3|data_out[0]~88_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[0]~88 .lut_mask = 16'hF388;
defparam \U3|data_out[0]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N4
cycloneive_lcell_comb \U3|data_out[0]~89 (
// Equation(s):
// \U3|data_out[0]~89_combout  = (\U3|data_out[0]~86_combout  & (((\U3|data_out[0]~88_combout ) # (!\U3|rdaddress [16])))) # (!\U3|data_out[0]~86_combout  & (\U3|data_out[0]~81_combout  & (\U3|rdaddress [16])))

	.dataa(\U3|data_out[0]~86_combout ),
	.datab(\U3|data_out[0]~81_combout ),
	.datac(\U3|rdaddress [16]),
	.datad(\U3|data_out[0]~88_combout ),
	.cin(gnd),
	.combout(\U3|data_out[0]~89_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[0]~89 .lut_mask = 16'hEA4A;
defparam \U3|data_out[0]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N30
cycloneive_lcell_comb \U4|b[0]~0 (
// Equation(s):
// \U4|b[0]~0_combout  = (\U4|r[3]~6_combout  & (!\U4|state [0] & (\U4|state [1]))) # (!\U4|r[3]~6_combout  & (((\U3|data_out[0]~89_combout ))))

	.dataa(\U4|state [0]),
	.datab(\U4|r[3]~6_combout ),
	.datac(\U4|state [1]),
	.datad(\U3|data_out[0]~89_combout ),
	.cin(gnd),
	.combout(\U4|b[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U4|b[0]~0 .lut_mask = 16'h7340;
defparam \U4|b[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y2_N10
cycloneive_lcell_comb \DUT1|blue[1]~feeder (
// Equation(s):
// \DUT1|blue[1]~feeder_combout  = \OV7670_DATA[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OV7670_DATA[1]~input_o ),
	.cin(gnd),
	.combout(\DUT1|blue[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DUT1|blue[1]~feeder .lut_mask = 16'hFF00;
defparam \DUT1|blue[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y2_N11
dffeas \DUT1|blue[1] (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|blue[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|pixel_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|blue [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|blue[1] .is_wysiwyg = "true";
defparam \DUT1|blue[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y7_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y12_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N2
cycloneive_lcell_comb \U3|data_out[1]~97 (
// Equation(s):
// \U3|data_out[1]~97_combout  = (\U3|rdaddress [16] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (!\U3|rdaddress [16] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout ))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout ))))

	.dataa(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.datab(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout ),
	.datac(\U3|rdaddress [16]),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\U3|data_out[1]~97_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[1]~97 .lut_mask = 16'hFC0A;
defparam \U3|data_out[1]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N24
cycloneive_lcell_comb \U3|data_out[1]~98 (
// Equation(s):
// \U3|data_out[1]~98_combout  = (\U3|rdaddress [16] & ((\U3|data_out[1]~97_combout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout ))) # (!\U3|data_out[1]~97_combout  & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout )))) # (!\U3|rdaddress [16] & (((\U3|data_out[1]~97_combout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout ),
	.datac(\U3|rdaddress [16]),
	.datad(\U3|data_out[1]~97_combout ),
	.cin(gnd),
	.combout(\U3|data_out[1]~98_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[1]~98 .lut_mask = 16'hCFA0;
defparam \U3|data_out[1]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y9_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y13_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y1_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N24
cycloneive_lcell_comb \U3|data_out[1]~90 (
// Equation(s):
// \U3|data_out[1]~90_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|rdaddress [16])))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|rdaddress [16] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout ))) # (!\U3|rdaddress [16] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datad(\U3|rdaddress [16]),
	.cin(gnd),
	.combout(\U3|data_out[1]~90_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[1]~90 .lut_mask = 16'hFA44;
defparam \U3|data_out[1]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N10
cycloneive_lcell_comb \U3|data_out[1]~91 (
// Equation(s):
// \U3|data_out[1]~91_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|data_out[1]~90_combout  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout )) # 
// (!\U3|data_out[1]~90_combout  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout ))))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|data_out[1]~90_combout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout ),
	.datac(\U3|data_out[1]~90_combout ),
	.datad(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[1]~91_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[1]~91 .lut_mask = 16'hDAD0;
defparam \U3|data_out[1]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y1_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y12_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y4_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N14
cycloneive_lcell_comb \U3|data_out[1]~94 (
// Equation(s):
// \U3|data_out[1]~94_combout  = (\U3|rdaddress [16] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout ) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (!\U3|rdaddress [16] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout  & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]))))

	.dataa(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datab(\U3|rdaddress [16]),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\U3|data_out[1]~94_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[1]~94 .lut_mask = 16'hCCE2;
defparam \U3|data_out[1]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N22
cycloneive_lcell_comb \U3|data_out[1]~95 (
// Equation(s):
// \U3|data_out[1]~95_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|data_out[1]~94_combout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout ))) # 
// (!\U3|data_out[1]~94_combout  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout )))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|data_out[1]~94_combout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout ),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout ),
	.datad(\U3|data_out[1]~94_combout ),
	.cin(gnd),
	.combout(\U3|data_out[1]~95_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[1]~95 .lut_mask = 16'hF588;
defparam \U3|data_out[1]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N12
cycloneive_lcell_comb \U3|data_out[1]~92 (
// Equation(s):
// \U3|data_out[1]~92_combout  = (\U3|rdaddress [16] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (!\U3|rdaddress [16] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout ))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout ))))

	.dataa(\U3|rdaddress [16]),
	.datab(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[1]~92_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[1]~92 .lut_mask = 16'hF4A4;
defparam \U3|data_out[1]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y45_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [1]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N18
cycloneive_lcell_comb \U3|data_out[1]~93 (
// Equation(s):
// \U3|data_out[1]~93_combout  = (\U3|data_out[1]~92_combout  & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout ) # (!\U3|rdaddress [16])))) # (!\U3|data_out[1]~92_combout  & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & (\U3|rdaddress [16])))

	.dataa(\U3|data_out[1]~92_combout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.datac(\U3|rdaddress [16]),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[1]~93_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[1]~93 .lut_mask = 16'hEA4A;
defparam \U3|data_out[1]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N20
cycloneive_lcell_comb \U3|data_out[1]~96 (
// Equation(s):
// \U3|data_out[1]~96_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\U3|data_out[1]~93_combout ))) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (\U3|data_out[1]~95_combout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\U3|data_out[1]~95_combout ),
	.datad(\U3|data_out[1]~93_combout ),
	.cin(gnd),
	.combout(\U3|data_out[1]~96_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[1]~96 .lut_mask = 16'hDC98;
defparam \U3|data_out[1]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N14
cycloneive_lcell_comb \U3|data_out[1]~99 (
// Equation(s):
// \U3|data_out[1]~99_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|data_out[1]~96_combout  & (\U3|data_out[1]~98_combout )) # (!\U3|data_out[1]~96_combout  & ((\U3|data_out[1]~91_combout ))))) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|data_out[1]~96_combout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\U3|data_out[1]~98_combout ),
	.datac(\U3|data_out[1]~91_combout ),
	.datad(\U3|data_out[1]~96_combout ),
	.cin(gnd),
	.combout(\U3|data_out[1]~99_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[1]~99 .lut_mask = 16'hDDA0;
defparam \U3|data_out[1]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N0
cycloneive_lcell_comb \U4|b[1]~1 (
// Equation(s):
// \U4|b[1]~1_combout  = (\U4|r[3]~6_combout  & (!\U4|state [0] & ((\U4|state [1])))) # (!\U4|r[3]~6_combout  & (((\U3|data_out[1]~99_combout ))))

	.dataa(\U4|state [0]),
	.datab(\U3|data_out[1]~99_combout ),
	.datac(\U4|state [1]),
	.datad(\U4|r[3]~6_combout ),
	.cin(gnd),
	.combout(\U4|b[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U4|b[1]~1 .lut_mask = 16'h50CC;
defparam \U4|b[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y2_N8
cycloneive_lcell_comb \DUT1|blue[2]~feeder (
// Equation(s):
// \DUT1|blue[2]~feeder_combout  = \OV7670_DATA[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OV7670_DATA[2]~input_o ),
	.cin(gnd),
	.combout(\DUT1|blue[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DUT1|blue[2]~feeder .lut_mask = 16'hFF00;
defparam \DUT1|blue[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y2_N9
dffeas \DUT1|blue[2] (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|blue[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|pixel_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|blue [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|blue[2] .is_wysiwyg = "true";
defparam \DUT1|blue[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N24
cycloneive_lcell_comb \U3|data_out[2]~107 (
// Equation(s):
// \U3|data_out[2]~107_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout ) # 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & !\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout ),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\U3|data_out[2]~107_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[2]~107 .lut_mask = 16'hF0AC;
defparam \U3|data_out[2]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N26
cycloneive_lcell_comb \U3|data_out[2]~108 (
// Equation(s):
// \U3|data_out[2]~108_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|data_out[2]~107_combout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout ))) # 
// (!\U3|data_out[2]~107_combout  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout )))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|data_out[2]~107_combout ))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\U3|data_out[2]~107_combout ),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout ),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[2]~108_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[2]~108 .lut_mask = 16'hEC64;
defparam \U3|data_out[2]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y22_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y6_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y7_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N24
cycloneive_lcell_comb \U3|data_out[2]~104 (
// Equation(s):
// \U3|data_out[2]~104_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout 
// ))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout ))))

	.dataa(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datab(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\U3|data_out[2]~104_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[2]~104 .lut_mask = 16'hFC0A;
defparam \U3|data_out[2]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y29_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N22
cycloneive_lcell_comb \U3|data_out[2]~105 (
// Equation(s):
// \U3|data_out[2]~105_combout  = (\U3|data_out[2]~104_combout  & (((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout ) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\U3|data_out[2]~104_combout  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1])))

	.dataa(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.datab(\U3|data_out[2]~104_combout ),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[2]~105_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[2]~105 .lut_mask = 16'hEC2C;
defparam \U3|data_out[2]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y8_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y7_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N24
cycloneive_lcell_comb \U3|data_out[2]~102 (
// Equation(s):
// \U3|data_out[2]~102_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout )) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout )))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\U3|data_out[2]~102_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[2]~102 .lut_mask = 16'hEE30;
defparam \U3|data_out[2]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y5_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y28_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N2
cycloneive_lcell_comb \U3|data_out[2]~103 (
// Equation(s):
// \U3|data_out[2]~103_combout  = (\U3|data_out[2]~102_combout  & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout )) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]))) # 
// (!\U3|data_out[2]~102_combout  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout ))))

	.dataa(\U3|data_out[2]~102_combout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[2]~103_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[2]~103 .lut_mask = 16'hE6A2;
defparam \U3|data_out[2]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N12
cycloneive_lcell_comb \U3|data_out[2]~106 (
// Equation(s):
// \U3|data_out[2]~106_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|rdaddress [16])))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|rdaddress [16] & 
// ((\U3|data_out[2]~103_combout ))) # (!\U3|rdaddress [16] & (\U3|data_out[2]~105_combout ))))

	.dataa(\U3|data_out[2]~105_combout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\U3|rdaddress [16]),
	.datad(\U3|data_out[2]~103_combout ),
	.cin(gnd),
	.combout(\U3|data_out[2]~106_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[2]~106 .lut_mask = 16'hF2C2;
defparam \U3|data_out[2]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N28
cycloneive_lcell_comb \U3|data_out[2]~100 (
// Equation(s):
// \U3|data_out[2]~100_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout ) # 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout ),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\U3|data_out[2]~100_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[2]~100 .lut_mask = 16'hCCE2;
defparam \U3|data_out[2]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y36_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [2]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 2;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N18
cycloneive_lcell_comb \U3|data_out[2]~101 (
// Equation(s):
// \U3|data_out[2]~101_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|data_out[2]~100_combout  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout ))) # 
// (!\U3|data_out[2]~100_combout  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout )))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\U3|data_out[2]~100_combout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout ),
	.datac(\U3|data_out[2]~100_combout ),
	.datad(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[2]~101_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[2]~101 .lut_mask = 16'hF858;
defparam \U3|data_out[2]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N4
cycloneive_lcell_comb \U3|data_out[2]~109 (
// Equation(s):
// \U3|data_out[2]~109_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|data_out[2]~106_combout  & (\U3|data_out[2]~108_combout )) # (!\U3|data_out[2]~106_combout  & ((\U3|data_out[2]~101_combout ))))) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|data_out[2]~106_combout ))))

	.dataa(\U3|data_out[2]~108_combout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\U3|data_out[2]~106_combout ),
	.datad(\U3|data_out[2]~101_combout ),
	.cin(gnd),
	.combout(\U3|data_out[2]~109_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[2]~109 .lut_mask = 16'hBCB0;
defparam \U3|data_out[2]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N26
cycloneive_lcell_comb \U4|b[2]~2 (
// Equation(s):
// \U4|b[2]~2_combout  = (\U4|r[3]~6_combout  & (!\U4|state [0] & (\U4|state [1]))) # (!\U4|r[3]~6_combout  & (((\U3|data_out[2]~109_combout ))))

	.dataa(\U4|state [0]),
	.datab(\U4|r[3]~6_combout ),
	.datac(\U4|state [1]),
	.datad(\U3|data_out[2]~109_combout ),
	.cin(gnd),
	.combout(\U4|b[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U4|b[2]~2 .lut_mask = 16'h7340;
defparam \U4|b[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y2_N30
cycloneive_lcell_comb \DUT1|blue[3]~feeder (
// Equation(s):
// \DUT1|blue[3]~feeder_combout  = \OV7670_DATA[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OV7670_DATA[3]~input_o ),
	.cin(gnd),
	.combout(\DUT1|blue[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DUT1|blue[3]~feeder .lut_mask = 16'hFF00;
defparam \DUT1|blue[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y2_N31
dffeas \DUT1|blue[3] (
	.clk(\OV7670_PCLK~input_o ),
	.d(\DUT1|blue[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DUT1|pixel_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUT1|blue [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DUT1|blue[3] .is_wysiwyg = "true";
defparam \DUT1|blue[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y9_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y15_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y8_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N2
cycloneive_lcell_comb \U3|data_out[3]~117 (
// Equation(s):
// \U3|data_out[3]~117_combout  = (\U3|rdaddress [16] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout ) # (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (!\U3|rdaddress [16] 
// & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout  & ((!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]))))

	.dataa(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.datac(\U3|rdaddress [16]),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\U3|data_out[3]~117_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[3]~117 .lut_mask = 16'hF0CA;
defparam \U3|data_out[3]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N12
cycloneive_lcell_comb \U3|data_out[3]~118 (
// Equation(s):
// \U3|data_out[3]~118_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|data_out[3]~117_combout  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout )) # 
// (!\U3|data_out[3]~117_combout  & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout ))))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|data_out[3]~117_combout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout ),
	.datad(\U3|data_out[3]~117_combout ),
	.cin(gnd),
	.combout(\U3|data_out[3]~118_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[3]~118 .lut_mask = 16'hBBC0;
defparam \U3|data_out[3]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y1_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y17_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y2_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N20
cycloneive_lcell_comb \U3|data_out[3]~114 (
// Equation(s):
// \U3|data_out[3]~114_combout  = (\U3|rdaddress [16] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (!\U3|rdaddress [16] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout ))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout ))))

	.dataa(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datab(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout ),
	.datac(\U3|rdaddress [16]),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\U3|data_out[3]~114_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[3]~114 .lut_mask = 16'hFC0A;
defparam \U3|data_out[3]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N10
cycloneive_lcell_comb \U3|data_out[3]~115 (
// Equation(s):
// \U3|data_out[3]~115_combout  = (\U3|rdaddress [16] & ((\U3|data_out[3]~114_combout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout ))) # (!\U3|data_out[3]~114_combout  & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout )))) # (!\U3|rdaddress [16] & (((\U3|data_out[3]~114_combout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datab(\U3|rdaddress [16]),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout ),
	.datad(\U3|data_out[3]~114_combout ),
	.cin(gnd),
	.combout(\U3|data_out[3]~115_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[3]~115 .lut_mask = 16'hF388;
defparam \U3|data_out[3]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y1_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y8_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N0
cycloneive_lcell_comb \U3|data_out[3]~112 (
// Equation(s):
// \U3|data_out[3]~112_combout  = (\U3|rdaddress [16] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (!\U3|rdaddress [16] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout ))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout ))))

	.dataa(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.datab(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout ),
	.datac(\U3|rdaddress [16]),
	.datad(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\U3|data_out[3]~112_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[3]~112 .lut_mask = 16'hFC0A;
defparam \U3|data_out[3]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N6
cycloneive_lcell_comb \U3|data_out[3]~113 (
// Equation(s):
// \U3|data_out[3]~113_combout  = (\U3|rdaddress [16] & ((\U3|data_out[3]~112_combout  & (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout )) # (!\U3|data_out[3]~112_combout  & 
// ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout ))))) # (!\U3|rdaddress [16] & (((\U3|data_out[3]~112_combout ))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.datac(\U3|rdaddress [16]),
	.datad(\U3|data_out[3]~112_combout ),
	.cin(gnd),
	.combout(\U3|data_out[3]~113_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[3]~113 .lut_mask = 16'hAFC0;
defparam \U3|data_out[3]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N8
cycloneive_lcell_comb \U3|data_out[3]~116 (
// Equation(s):
// \U3|data_out[3]~116_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\U3|data_out[3]~113_combout ))) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0] & (\U3|data_out[3]~115_combout ))))

	.dataa(\U3|data_out[3]~115_combout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\U3|data_out[3]~113_combout ),
	.cin(gnd),
	.combout(\U3|data_out[3]~116_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[3]~116 .lut_mask = 16'hF2C2;
defparam \U3|data_out[3]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\OV7670_PCLK~input_o ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\U3|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\U3|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUT1|blue [3]}),
	.portaaddr({\DUT1|address [12],\DUT1|address [11],\DUT1|address [10],\DUT1|address [9],\DUT1|address [8],\DUT1|address [7],\DUT1|address [6],\DUT1|address [5],\DUT1|address [4],\DUT1|address [3],\DUT1|address [2],\DUT1|address [1],\DUT1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U3|rdaddress [12],\U3|rdaddress [11],\U3|rdaddress [10],\U3|rdaddress [9],\U3|rdaddress [8],\U3|rdaddress [7],\U3|rdaddress [6],\U3|rdaddress [5],\U3|rdaddress [4],\U3|rdaddress [3],\U3|rdaddress [2],\U3|rdaddress [1],\U3|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_qrj1:auto_generated|ALTSYNCRAM";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 12;
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N28
cycloneive_lcell_comb \U3|data_out[3]~110 (
// Equation(s):
// \U3|data_out[3]~110_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|rdaddress [16])))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|rdaddress [16] & 
// (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout )) # (!\U3|rdaddress [16] & ((\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout )))))

	.dataa(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\U3|rdaddress [16]),
	.datad(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.cin(gnd),
	.combout(\U3|data_out[3]~110_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[3]~110 .lut_mask = 16'hE3E0;
defparam \U3|data_out[3]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N18
cycloneive_lcell_comb \U3|data_out[3]~111 (
// Equation(s):
// \U3|data_out[3]~111_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\U3|data_out[3]~110_combout  & ((\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout ))) # 
// (!\U3|data_out[3]~110_combout  & (\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout )))) # (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\U3|data_out[3]~110_combout ))))

	.dataa(\U3|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout ),
	.datad(\U3|data_out[3]~110_combout ),
	.cin(gnd),
	.combout(\U3|data_out[3]~111_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[3]~111 .lut_mask = 16'hF388;
defparam \U3|data_out[3]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N30
cycloneive_lcell_comb \U3|data_out[3]~119 (
// Equation(s):
// \U3|data_out[3]~119_combout  = (\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\U3|data_out[3]~116_combout  & (\U3|data_out[3]~118_combout )) # (!\U3|data_out[3]~116_combout  & ((\U3|data_out[3]~111_combout ))))) # 
// (!\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\U3|data_out[3]~116_combout ))))

	.dataa(\U3|data_out[3]~118_combout ),
	.datab(\U3|Inst_buffer_bottom|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\U3|data_out[3]~116_combout ),
	.datad(\U3|data_out[3]~111_combout ),
	.cin(gnd),
	.combout(\U3|data_out[3]~119_combout ),
	.cout());
// synopsys translate_off
defparam \U3|data_out[3]~119 .lut_mask = 16'hBCB0;
defparam \U3|data_out[3]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N12
cycloneive_lcell_comb \U4|b[3]~3 (
// Equation(s):
// \U4|b[3]~3_combout  = (\U4|r[3]~6_combout  & (\U4|state [1] & (!\U4|state [0]))) # (!\U4|r[3]~6_combout  & (((\U3|data_out[3]~119_combout ))))

	.dataa(\U4|state [1]),
	.datab(\U4|r[3]~6_combout ),
	.datac(\U4|state [0]),
	.datad(\U3|data_out[3]~119_combout ),
	.cin(gnd),
	.combout(\U4|b[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U4|b[3]~3 .lut_mask = 16'h3B08;
defparam \U4|b[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N20
cycloneive_lcell_comb \U5|center_blue[3]~feeder (
// Equation(s):
// \U5|center_blue[3]~feeder_combout  = \U3|data_out[3]~119_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|data_out[3]~119_combout ),
	.cin(gnd),
	.combout(\U5|center_blue[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U5|center_blue[3]~feeder .lut_mask = 16'hFF00;
defparam \U5|center_blue[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N4
cycloneive_lcell_comb \U5|always1~4 (
// Equation(s):
// \U5|always1~4_combout  = (!\U5|x_count [5] & (!\U5|y_count [0] & (!\U5|y_count [1] & !\U5|x_count [4])))

	.dataa(\U5|x_count [5]),
	.datab(\U5|y_count [0]),
	.datac(\U5|y_count [1]),
	.datad(\U5|x_count [4]),
	.cin(gnd),
	.combout(\U5|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \U5|always1~4 .lut_mask = 16'h0001;
defparam \U5|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N2
cycloneive_lcell_comb \U5|always1~5 (
// Equation(s):
// \U5|always1~5_combout  = (\U5|always1~0_combout  & (\U5|always1~2_combout  & (!\U5|y_count [2] & \U5|always1~4_combout )))

	.dataa(\U5|always1~0_combout ),
	.datab(\U5|always1~2_combout ),
	.datac(\U5|y_count [2]),
	.datad(\U5|always1~4_combout ),
	.cin(gnd),
	.combout(\U5|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \U5|always1~5 .lut_mask = 16'h0800;
defparam \U5|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N30
cycloneive_lcell_comb \U5|always1~3 (
// Equation(s):
// \U5|always1~3_combout  = (!\U5|x_count [3] & (\U5|y_count [4] & (\U5|x_count [6] & !\U5|y_count [3])))

	.dataa(\U5|x_count [3]),
	.datab(\U5|y_count [4]),
	.datac(\U5|x_count [6]),
	.datad(\U5|y_count [3]),
	.cin(gnd),
	.combout(\U5|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \U5|always1~3 .lut_mask = 16'h0040;
defparam \U5|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N26
cycloneive_lcell_comb \U5|always1~6 (
// Equation(s):
// \U5|always1~6_combout  = (\U5|always1~5_combout  & (\U4|VGA_BLANK_N~8_combout  & \U5|always1~3_combout ))

	.dataa(gnd),
	.datab(\U5|always1~5_combout ),
	.datac(\U4|VGA_BLANK_N~8_combout ),
	.datad(\U5|always1~3_combout ),
	.cin(gnd),
	.combout(\U5|always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \U5|always1~6 .lut_mask = 16'hC000;
defparam \U5|always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y23_N21
dffeas \U5|center_blue[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|center_blue[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|center_blue [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|center_blue[3] .is_wysiwyg = "true";
defparam \U5|center_blue[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y21_N23
dffeas \U5|center_blue[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|data_out[1]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U5|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|center_blue [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|center_blue[1] .is_wysiwyg = "true";
defparam \U5|center_blue[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y23_N15
dffeas \U5|center_green[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|data_out[4]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U5|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|center_green [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|center_green[0] .is_wysiwyg = "true";
defparam \U5|center_green[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y23_N17
dffeas \U5|center_green[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|data_out[5]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U5|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|center_green [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|center_green[1] .is_wysiwyg = "true";
defparam \U5|center_green[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N4
cycloneive_lcell_comb \U5|center_blue[0]~feeder (
// Equation(s):
// \U5|center_blue[0]~feeder_combout  = \U3|data_out[0]~89_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|data_out[0]~89_combout ),
	.cin(gnd),
	.combout(\U5|center_blue[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U5|center_blue[0]~feeder .lut_mask = 16'hFF00;
defparam \U5|center_blue[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y24_N5
dffeas \U5|center_blue[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|center_blue[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|center_blue [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|center_blue[0] .is_wysiwyg = "true";
defparam \U5|center_blue[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N12
cycloneive_lcell_comb \U5|hsv_converter|always0~0 (
// Equation(s):
// \U5|hsv_converter|always0~0_combout  = (\U5|center_blue [1] & (((!\U5|center_green [0] & \U5|center_blue [0])) # (!\U5|center_green [1]))) # (!\U5|center_blue [1] & (!\U5|center_green [0] & (!\U5|center_green [1] & \U5|center_blue [0])))

	.dataa(\U5|center_blue [1]),
	.datab(\U5|center_green [0]),
	.datac(\U5|center_green [1]),
	.datad(\U5|center_blue [0]),
	.cin(gnd),
	.combout(\U5|hsv_converter|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|always0~0 .lut_mask = 16'h2B0A;
defparam \U5|hsv_converter|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N18
cycloneive_lcell_comb \U5|center_green[2]~feeder (
// Equation(s):
// \U5|center_green[2]~feeder_combout  = \U3|data_out[6]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|data_out[6]~69_combout ),
	.cin(gnd),
	.combout(\U5|center_green[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U5|center_green[2]~feeder .lut_mask = 16'hFF00;
defparam \U5|center_green[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y24_N19
dffeas \U5|center_green[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|center_green[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|center_green [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|center_green[2] .is_wysiwyg = "true";
defparam \U5|center_green[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y24_N23
dffeas \U5|center_blue[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|data_out[2]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U5|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|center_blue [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|center_blue[2] .is_wysiwyg = "true";
defparam \U5|center_blue[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N18
cycloneive_lcell_comb \U5|hsv_converter|always0~1 (
// Equation(s):
// \U5|hsv_converter|always0~1_combout  = (\U5|hsv_converter|always0~0_combout  & ((\U5|center_blue [2]) # (!\U5|center_green [2]))) # (!\U5|hsv_converter|always0~0_combout  & (!\U5|center_green [2] & \U5|center_blue [2]))

	.dataa(\U5|hsv_converter|always0~0_combout ),
	.datab(gnd),
	.datac(\U5|center_green [2]),
	.datad(\U5|center_blue [2]),
	.cin(gnd),
	.combout(\U5|hsv_converter|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|always0~1 .lut_mask = 16'hAF0A;
defparam \U5|hsv_converter|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N11
dffeas \U5|center_pixel[8] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|data_out[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U5|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|center_pixel [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|center_pixel[8] .is_wysiwyg = "true";
defparam \U5|center_pixel[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y22_N1
dffeas \U5|center_pixel[9] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|data_out[9]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|center_pixel [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|center_pixel[9] .is_wysiwyg = "true";
defparam \U5|center_pixel[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N0
cycloneive_lcell_comb \U5|hsv_converter|LessThan2~0 (
// Equation(s):
// \U5|hsv_converter|LessThan2~0_combout  = (\U5|center_green [1] & (\U5|center_pixel [8] & (!\U5|center_green [0] & \U5|center_pixel [9]))) # (!\U5|center_green [1] & ((\U5|center_pixel [9]) # ((\U5|center_pixel [8] & !\U5|center_green [0]))))

	.dataa(\U5|center_pixel [8]),
	.datab(\U5|center_green [0]),
	.datac(\U5|center_green [1]),
	.datad(\U5|center_pixel [9]),
	.cin(gnd),
	.combout(\U5|hsv_converter|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|LessThan2~0 .lut_mask = 16'h2F02;
defparam \U5|hsv_converter|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N3
dffeas \U5|center_pixel[10] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|data_out[10]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|center_pixel [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|center_pixel[10] .is_wysiwyg = "true";
defparam \U5|center_pixel[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N28
cycloneive_lcell_comb \U5|hsv_converter|LessThan2~1 (
// Equation(s):
// \U5|hsv_converter|LessThan2~1_combout  = (\U5|center_green [2] & (\U5|hsv_converter|LessThan2~0_combout  & \U5|center_pixel [10])) # (!\U5|center_green [2] & ((\U5|hsv_converter|LessThan2~0_combout ) # (\U5|center_pixel [10])))

	.dataa(\U5|center_green [2]),
	.datab(\U5|hsv_converter|LessThan2~0_combout ),
	.datac(\U5|center_pixel [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U5|hsv_converter|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|LessThan2~1 .lut_mask = 16'hD4D4;
defparam \U5|hsv_converter|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N4
cycloneive_lcell_comb \U5|center_pixel[11]~feeder (
// Equation(s):
// \U5|center_pixel[11]~feeder_combout  = \U3|data_out[11]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|data_out[11]~39_combout ),
	.cin(gnd),
	.combout(\U5|center_pixel[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U5|center_pixel[11]~feeder .lut_mask = 16'hFF00;
defparam \U5|center_pixel[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y23_N5
dffeas \U5|center_pixel[11] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|center_pixel[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|center_pixel [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|center_pixel[11] .is_wysiwyg = "true";
defparam \U5|center_pixel[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y24_N25
dffeas \U5|center_green[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|data_out[7]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U5|always1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|center_green [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|center_green[3] .is_wysiwyg = "true";
defparam \U5|center_green[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N14
cycloneive_lcell_comb \U5|hsv_converter|LessThan2~2 (
// Equation(s):
// \U5|hsv_converter|LessThan2~2_combout  = (\U5|hsv_converter|LessThan2~1_combout  & ((\U5|center_pixel [11]) # (!\U5|center_green [3]))) # (!\U5|hsv_converter|LessThan2~1_combout  & (\U5|center_pixel [11] & !\U5|center_green [3]))

	.dataa(gnd),
	.datab(\U5|hsv_converter|LessThan2~1_combout ),
	.datac(\U5|center_pixel [11]),
	.datad(\U5|center_green [3]),
	.cin(gnd),
	.combout(\U5|hsv_converter|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|LessThan2~2 .lut_mask = 16'hC0FC;
defparam \U5|hsv_converter|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N24
cycloneive_lcell_comb \U5|hsv_converter|always0~2 (
// Equation(s):
// \U5|hsv_converter|always0~2_combout  = (\U5|hsv_converter|LessThan2~2_combout ) # ((\U5|center_blue [3] & ((\U5|hsv_converter|always0~1_combout ) # (!\U5|center_green [3]))) # (!\U5|center_blue [3] & (\U5|hsv_converter|always0~1_combout  & 
// !\U5|center_green [3])))

	.dataa(\U5|center_blue [3]),
	.datab(\U5|hsv_converter|always0~1_combout ),
	.datac(\U5|hsv_converter|LessThan2~2_combout ),
	.datad(\U5|center_green [3]),
	.cin(gnd),
	.combout(\U5|hsv_converter|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|always0~2 .lut_mask = 16'hF8FE;
defparam \U5|hsv_converter|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N0
cycloneive_lcell_comb \U5|hsv_converter|max_val[7]~0 (
// Equation(s):
// \U5|hsv_converter|max_val[7]~0_combout  = (\U5|hsv_converter|always0~2_combout  & (\U5|center_blue [3])) # (!\U5|hsv_converter|always0~2_combout  & ((\U5|center_green [3])))

	.dataa(\U5|center_blue [3]),
	.datab(\U5|hsv_converter|always0~2_combout ),
	.datac(gnd),
	.datad(\U5|center_green [3]),
	.cin(gnd),
	.combout(\U5|hsv_converter|max_val[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|max_val[7]~0 .lut_mask = 16'hBB88;
defparam \U5|hsv_converter|max_val[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N30
cycloneive_lcell_comb \U5|hsv_converter|LessThan4~0 (
// Equation(s):
// \U5|hsv_converter|LessThan4~0_combout  = (\U5|center_pixel [9] & (!\U5|center_pixel [8] & (\U5|center_green [0] & \U5|center_green [1]))) # (!\U5|center_pixel [9] & ((\U5|center_green [1]) # ((!\U5|center_pixel [8] & \U5|center_green [0]))))

	.dataa(\U5|center_pixel [8]),
	.datab(\U5|center_pixel [9]),
	.datac(\U5|center_green [0]),
	.datad(\U5|center_green [1]),
	.cin(gnd),
	.combout(\U5|hsv_converter|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|LessThan4~0 .lut_mask = 16'h7310;
defparam \U5|hsv_converter|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N26
cycloneive_lcell_comb \U5|hsv_converter|LessThan4~1 (
// Equation(s):
// \U5|hsv_converter|LessThan4~1_combout  = (\U5|center_green [2] & ((\U5|hsv_converter|LessThan4~0_combout ) # (!\U5|center_pixel [10]))) # (!\U5|center_green [2] & (!\U5|center_pixel [10] & \U5|hsv_converter|LessThan4~0_combout ))

	.dataa(\U5|center_green [2]),
	.datab(\U5|center_pixel [10]),
	.datac(gnd),
	.datad(\U5|hsv_converter|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|LessThan4~1 .lut_mask = 16'hBB22;
defparam \U5|hsv_converter|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N28
cycloneive_lcell_comb \U5|hsv_converter|LessThan4~2 (
// Equation(s):
// \U5|hsv_converter|LessThan4~2_combout  = (\U5|hsv_converter|LessThan4~1_combout  & ((\U5|center_green [3]) # (!\U5|center_pixel [11]))) # (!\U5|hsv_converter|LessThan4~1_combout  & (\U5|center_green [3] & !\U5|center_pixel [11]))

	.dataa(gnd),
	.datab(\U5|hsv_converter|LessThan4~1_combout ),
	.datac(\U5|center_green [3]),
	.datad(\U5|center_pixel [11]),
	.cin(gnd),
	.combout(\U5|hsv_converter|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|LessThan4~2 .lut_mask = 16'hC0FC;
defparam \U5|hsv_converter|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N18
cycloneive_lcell_comb \U5|hsv_converter|always0~3 (
// Equation(s):
// \U5|hsv_converter|always0~3_combout  = (\U5|center_blue [1] & (((!\U5|center_pixel [8] & \U5|center_blue [0])) # (!\U5|center_pixel [9]))) # (!\U5|center_blue [1] & (!\U5|center_pixel [8] & (!\U5|center_pixel [9] & \U5|center_blue [0])))

	.dataa(\U5|center_blue [1]),
	.datab(\U5|center_pixel [8]),
	.datac(\U5|center_pixel [9]),
	.datad(\U5|center_blue [0]),
	.cin(gnd),
	.combout(\U5|hsv_converter|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|always0~3 .lut_mask = 16'h2B0A;
defparam \U5|hsv_converter|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N8
cycloneive_lcell_comb \U5|hsv_converter|always0~4 (
// Equation(s):
// \U5|hsv_converter|always0~4_combout  = (\U5|center_blue [2] & ((\U5|hsv_converter|always0~3_combout ) # (!\U5|center_pixel [10]))) # (!\U5|center_blue [2] & (!\U5|center_pixel [10] & \U5|hsv_converter|always0~3_combout ))

	.dataa(\U5|center_blue [2]),
	.datab(gnd),
	.datac(\U5|center_pixel [10]),
	.datad(\U5|hsv_converter|always0~3_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|always0~4 .lut_mask = 16'hAF0A;
defparam \U5|hsv_converter|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N14
cycloneive_lcell_comb \U5|hsv_converter|always0~5 (
// Equation(s):
// \U5|hsv_converter|always0~5_combout  = (\U5|hsv_converter|LessThan4~2_combout ) # ((\U5|center_blue [3] & ((\U5|hsv_converter|always0~4_combout ) # (!\U5|center_pixel [11]))) # (!\U5|center_blue [3] & (\U5|hsv_converter|always0~4_combout  & 
// !\U5|center_pixel [11])))

	.dataa(\U5|center_blue [3]),
	.datab(\U5|hsv_converter|LessThan4~2_combout ),
	.datac(\U5|hsv_converter|always0~4_combout ),
	.datad(\U5|center_pixel [11]),
	.cin(gnd),
	.combout(\U5|hsv_converter|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|always0~5 .lut_mask = 16'hECFE;
defparam \U5|hsv_converter|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N1
dffeas \U5|hsv_converter|max_val[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|hsv_converter|max_val[7]~0_combout ),
	.asdata(\U5|center_pixel [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\U5|hsv_converter|always0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|max_val [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|max_val[7] .is_wysiwyg = "true";
defparam \U5|hsv_converter|max_val[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y25_N23
dffeas \U5|hsv_converter|v_out[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|hsv_converter|max_val [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|v_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|v_out[7] .is_wysiwyg = "true";
defparam \U5|hsv_converter|v_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N22
cycloneive_lcell_comb \U5|hsv_converter|max_val[6]~1 (
// Equation(s):
// \U5|hsv_converter|max_val[6]~1_combout  = (\U5|hsv_converter|always0~2_combout  & ((\U5|center_blue [2]))) # (!\U5|hsv_converter|always0~2_combout  & (\U5|center_green [2]))

	.dataa(\U5|center_green [2]),
	.datab(\U5|hsv_converter|always0~2_combout ),
	.datac(gnd),
	.datad(\U5|center_blue [2]),
	.cin(gnd),
	.combout(\U5|hsv_converter|max_val[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|max_val[6]~1 .lut_mask = 16'hEE22;
defparam \U5|hsv_converter|max_val[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N23
dffeas \U5|hsv_converter|max_val[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|hsv_converter|max_val[6]~1_combout ),
	.asdata(\U5|center_pixel [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\U5|hsv_converter|always0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|max_val [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|max_val[6] .is_wysiwyg = "true";
defparam \U5|hsv_converter|max_val[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y25_N21
dffeas \U5|hsv_converter|v_out[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|hsv_converter|max_val [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|v_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|v_out[6] .is_wysiwyg = "true";
defparam \U5|hsv_converter|v_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N10
cycloneive_lcell_comb \U5|hsv_converter|max_val[4]~3 (
// Equation(s):
// \U5|hsv_converter|max_val[4]~3_combout  = (\U5|hsv_converter|always0~2_combout  & (\U5|center_blue [0])) # (!\U5|hsv_converter|always0~2_combout  & ((\U5|center_green [0])))

	.dataa(\U5|center_blue [0]),
	.datab(\U5|center_green [0]),
	.datac(gnd),
	.datad(\U5|hsv_converter|always0~2_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|max_val[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|max_val[4]~3 .lut_mask = 16'hAACC;
defparam \U5|hsv_converter|max_val[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N11
dffeas \U5|hsv_converter|max_val[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|hsv_converter|max_val[4]~3_combout ),
	.asdata(\U5|center_pixel [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\U5|hsv_converter|always0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|max_val [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|max_val[4] .is_wysiwyg = "true";
defparam \U5|hsv_converter|max_val[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y25_N15
dffeas \U5|hsv_converter|v_out[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|hsv_converter|max_val [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|v_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|v_out[4] .is_wysiwyg = "true";
defparam \U5|hsv_converter|v_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N4
cycloneive_lcell_comb \U5|hsv_converter|max_val[5]~2 (
// Equation(s):
// \U5|hsv_converter|max_val[5]~2_combout  = (\U5|hsv_converter|always0~2_combout  & (\U5|center_blue [1])) # (!\U5|hsv_converter|always0~2_combout  & ((\U5|center_green [1])))

	.dataa(\U5|center_blue [1]),
	.datab(\U5|center_green [1]),
	.datac(gnd),
	.datad(\U5|hsv_converter|always0~2_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|max_val[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|max_val[5]~2 .lut_mask = 16'hAACC;
defparam \U5|hsv_converter|max_val[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N5
dffeas \U5|hsv_converter|max_val[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|hsv_converter|max_val[5]~2_combout ),
	.asdata(\U5|center_pixel [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\U5|hsv_converter|always0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|max_val [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|max_val[5] .is_wysiwyg = "true";
defparam \U5|hsv_converter|max_val[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y25_N27
dffeas \U5|hsv_converter|v_out[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|hsv_converter|max_val [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|v_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|v_out[5] .is_wysiwyg = "true";
defparam \U5|hsv_converter|v_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N14
cycloneive_lcell_comb \U5|detector|LessThan9~0 (
// Equation(s):
// \U5|detector|LessThan9~0_combout  = (\U5|hsv_converter|v_out [7]) # ((\U5|hsv_converter|v_out [6]) # ((\U5|hsv_converter|v_out [4] & \U5|hsv_converter|v_out [5])))

	.dataa(\U5|hsv_converter|v_out [7]),
	.datab(\U5|hsv_converter|v_out [6]),
	.datac(\U5|hsv_converter|v_out [4]),
	.datad(\U5|hsv_converter|v_out [5]),
	.cin(gnd),
	.combout(\U5|detector|LessThan9~0_combout ),
	.cout());
// synopsys translate_off
defparam \U5|detector|LessThan9~0 .lut_mask = 16'hFEEE;
defparam \U5|detector|LessThan9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y21_N1
dffeas \u_drive_flags|x_d1[8] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|x_count [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|x_d1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|x_d1[8] .is_wysiwyg = "true";
defparam \u_drive_flags|x_d1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y23_N7
dffeas \u_drive_flags|x_d2[8] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_drive_flags|x_d1 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|x_d2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|x_d2[8] .is_wysiwyg = "true";
defparam \u_drive_flags|x_d2[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y21_N31
dffeas \u_drive_flags|x_d1[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|x_count [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|x_d1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|x_d1[6] .is_wysiwyg = "true";
defparam \u_drive_flags|x_d1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y23_N25
dffeas \u_drive_flags|x_d2[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_drive_flags|x_d1 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|x_d2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|x_d2[6] .is_wysiwyg = "true";
defparam \u_drive_flags|x_d2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N8
cycloneive_lcell_comb \u_drive_flags|y_d1[6]~feeder (
// Equation(s):
// \u_drive_flags|y_d1[6]~feeder_combout  = \U5|y_count [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|y_count [6]),
	.cin(gnd),
	.combout(\u_drive_flags|y_d1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|y_d1[6]~feeder .lut_mask = 16'hFF00;
defparam \u_drive_flags|y_d1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y23_N9
dffeas \u_drive_flags|y_d1[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_drive_flags|y_d1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|y_d1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|y_d1[6] .is_wysiwyg = "true";
defparam \u_drive_flags|y_d1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y23_N21
dffeas \u_drive_flags|y_d2[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_drive_flags|y_d1 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|y_d2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|y_d2[6] .is_wysiwyg = "true";
defparam \u_drive_flags|y_d2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N30
cycloneive_lcell_comb \u_drive_flags|y_d1[5]~feeder (
// Equation(s):
// \u_drive_flags|y_d1[5]~feeder_combout  = \U5|y_count [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|y_count [5]),
	.cin(gnd),
	.combout(\u_drive_flags|y_d1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|y_d1[5]~feeder .lut_mask = 16'hFF00;
defparam \u_drive_flags|y_d1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y23_N31
dffeas \u_drive_flags|y_d1[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_drive_flags|y_d1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|y_d1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|y_d1[5] .is_wysiwyg = "true";
defparam \u_drive_flags|y_d1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N10
cycloneive_lcell_comb \u_drive_flags|y_d2[5]~feeder (
// Equation(s):
// \u_drive_flags|y_d2[5]~feeder_combout  = \u_drive_flags|y_d1 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_drive_flags|y_d1 [5]),
	.cin(gnd),
	.combout(\u_drive_flags|y_d2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|y_d2[5]~feeder .lut_mask = 16'hFF00;
defparam \u_drive_flags|y_d2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y23_N11
dffeas \u_drive_flags|y_d2[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_drive_flags|y_d2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|y_d2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|y_d2[5] .is_wysiwyg = "true";
defparam \u_drive_flags|y_d2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N14
cycloneive_lcell_comb \u_drive_flags|y_d1[7]~feeder (
// Equation(s):
// \u_drive_flags|y_d1[7]~feeder_combout  = \U5|y_count [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|y_count [7]),
	.cin(gnd),
	.combout(\u_drive_flags|y_d1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|y_d1[7]~feeder .lut_mask = 16'hFF00;
defparam \u_drive_flags|y_d1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y23_N15
dffeas \u_drive_flags|y_d1[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_drive_flags|y_d1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|y_d1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|y_d1[7] .is_wysiwyg = "true";
defparam \u_drive_flags|y_d1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y23_N27
dffeas \u_drive_flags|y_d2[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_drive_flags|y_d1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|y_d2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|y_d2[7] .is_wysiwyg = "true";
defparam \u_drive_flags|y_d2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y23_N29
dffeas \u_drive_flags|y_d1[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|y_count [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|y_d1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|y_d1[4] .is_wysiwyg = "true";
defparam \u_drive_flags|y_d1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N16
cycloneive_lcell_comb \u_drive_flags|y_d2[4]~feeder (
// Equation(s):
// \u_drive_flags|y_d2[4]~feeder_combout  = \u_drive_flags|y_d1 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_drive_flags|y_d1 [4]),
	.cin(gnd),
	.combout(\u_drive_flags|y_d2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|y_d2[4]~feeder .lut_mask = 16'hFF00;
defparam \u_drive_flags|y_d2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y23_N17
dffeas \u_drive_flags|y_d2[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_drive_flags|y_d2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|y_d2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|y_d2[4] .is_wysiwyg = "true";
defparam \u_drive_flags|y_d2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N26
cycloneive_lcell_comb \u_drive_flags|sof~5 (
// Equation(s):
// \u_drive_flags|sof~5_combout  = (!\u_drive_flags|y_d2 [6] & (!\u_drive_flags|y_d2 [5] & (!\u_drive_flags|y_d2 [7] & !\u_drive_flags|y_d2 [4])))

	.dataa(\u_drive_flags|y_d2 [6]),
	.datab(\u_drive_flags|y_d2 [5]),
	.datac(\u_drive_flags|y_d2 [7]),
	.datad(\u_drive_flags|y_d2 [4]),
	.cin(gnd),
	.combout(\u_drive_flags|sof~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|sof~5 .lut_mask = 16'h0001;
defparam \u_drive_flags|sof~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N24
cycloneive_lcell_comb \u_drive_flags|sof~6 (
// Equation(s):
// \u_drive_flags|sof~6_combout  = (!\u_drive_flags|x_d2 [8] & (!\u_drive_flags|x_d2 [6] & \u_drive_flags|sof~5_combout ))

	.dataa(\u_drive_flags|x_d2 [8]),
	.datab(gnd),
	.datac(\u_drive_flags|x_d2 [6]),
	.datad(\u_drive_flags|sof~5_combout ),
	.cin(gnd),
	.combout(\u_drive_flags|sof~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|sof~6 .lut_mask = 16'h0500;
defparam \u_drive_flags|sof~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N6
cycloneive_lcell_comb \u_drive_flags|center_black_seen~1 (
// Equation(s):
// \u_drive_flags|center_black_seen~1_combout  = (\u_drive_flags|y_d2 [7] & (\u_drive_flags|y_d2 [6] & (\u_drive_flags|x_d2 [8] & \u_drive_flags|x_d2 [6])))

	.dataa(\u_drive_flags|y_d2 [7]),
	.datab(\u_drive_flags|y_d2 [6]),
	.datac(\u_drive_flags|x_d2 [8]),
	.datad(\u_drive_flags|x_d2 [6]),
	.cin(gnd),
	.combout(\u_drive_flags|center_black_seen~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|center_black_seen~1 .lut_mask = 16'h8000;
defparam \u_drive_flags|center_black_seen~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N14
cycloneive_lcell_comb \u_drive_flags|u_hsv|always0~3 (
// Equation(s):
// \u_drive_flags|u_hsv|always0~3_combout  = (\U3|data_out[5]~59_combout  & (\U3|data_out[0]~89_combout  & (!\U3|data_out[4]~49_combout  & \U3|data_out[1]~99_combout ))) # (!\U3|data_out[5]~59_combout  & ((\U3|data_out[1]~99_combout ) # 
// ((\U3|data_out[0]~89_combout  & !\U3|data_out[4]~49_combout ))))

	.dataa(\U3|data_out[0]~89_combout ),
	.datab(\U3|data_out[4]~49_combout ),
	.datac(\U3|data_out[5]~59_combout ),
	.datad(\U3|data_out[1]~99_combout ),
	.cin(gnd),
	.combout(\u_drive_flags|u_hsv|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|u_hsv|always0~3 .lut_mask = 16'h2F02;
defparam \u_drive_flags|u_hsv|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N12
cycloneive_lcell_comb \u_drive_flags|u_hsv|always0~4 (
// Equation(s):
// \u_drive_flags|u_hsv|always0~4_combout  = (\U3|data_out[2]~109_combout  & ((\u_drive_flags|u_hsv|always0~3_combout ) # (!\U3|data_out[6]~69_combout ))) # (!\U3|data_out[2]~109_combout  & (\u_drive_flags|u_hsv|always0~3_combout  & 
// !\U3|data_out[6]~69_combout ))

	.dataa(gnd),
	.datab(\U3|data_out[2]~109_combout ),
	.datac(\u_drive_flags|u_hsv|always0~3_combout ),
	.datad(\U3|data_out[6]~69_combout ),
	.cin(gnd),
	.combout(\u_drive_flags|u_hsv|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|u_hsv|always0~4 .lut_mask = 16'hC0FC;
defparam \u_drive_flags|u_hsv|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N0
cycloneive_lcell_comb \u_drive_flags|u_hsv|always0~0 (
// Equation(s):
// \u_drive_flags|u_hsv|always0~0_combout  = (\U3|data_out[9]~19_combout  & (((!\U3|data_out[4]~49_combout  & \U3|data_out[8]~9_combout )) # (!\U3|data_out[5]~59_combout ))) # (!\U3|data_out[9]~19_combout  & (!\U3|data_out[4]~49_combout  & 
// (!\U3|data_out[5]~59_combout  & \U3|data_out[8]~9_combout )))

	.dataa(\U3|data_out[9]~19_combout ),
	.datab(\U3|data_out[4]~49_combout ),
	.datac(\U3|data_out[5]~59_combout ),
	.datad(\U3|data_out[8]~9_combout ),
	.cin(gnd),
	.combout(\u_drive_flags|u_hsv|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|u_hsv|always0~0 .lut_mask = 16'h2B0A;
defparam \u_drive_flags|u_hsv|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N10
cycloneive_lcell_comb \u_drive_flags|u_hsv|always0~1 (
// Equation(s):
// \u_drive_flags|u_hsv|always0~1_combout  = (\u_drive_flags|u_hsv|always0~0_combout  & ((\U3|data_out[10]~29_combout ) # (!\U3|data_out[6]~69_combout ))) # (!\u_drive_flags|u_hsv|always0~0_combout  & (\U3|data_out[10]~29_combout  & 
// !\U3|data_out[6]~69_combout ))

	.dataa(gnd),
	.datab(\u_drive_flags|u_hsv|always0~0_combout ),
	.datac(\U3|data_out[10]~29_combout ),
	.datad(\U3|data_out[6]~69_combout ),
	.cin(gnd),
	.combout(\u_drive_flags|u_hsv|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|u_hsv|always0~1 .lut_mask = 16'hC0FC;
defparam \u_drive_flags|u_hsv|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N28
cycloneive_lcell_comb \u_drive_flags|u_hsv|always0~2 (
// Equation(s):
// \u_drive_flags|u_hsv|always0~2_combout  = (\U3|data_out[11]~39_combout  & (((\u_drive_flags|u_hsv|always0~1_combout )) # (!\U3|data_out[7]~79_combout ))) # (!\U3|data_out[11]~39_combout  & (!\U3|data_out[7]~79_combout  & ((\U3|data_out[3]~119_combout ) # 
// (\u_drive_flags|u_hsv|always0~1_combout ))))

	.dataa(\U3|data_out[11]~39_combout ),
	.datab(\U3|data_out[7]~79_combout ),
	.datac(\U3|data_out[3]~119_combout ),
	.datad(\u_drive_flags|u_hsv|always0~1_combout ),
	.cin(gnd),
	.combout(\u_drive_flags|u_hsv|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|u_hsv|always0~2 .lut_mask = 16'hBB32;
defparam \u_drive_flags|u_hsv|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N30
cycloneive_lcell_comb \u_drive_flags|u_hsv|always0~5 (
// Equation(s):
// \u_drive_flags|u_hsv|always0~5_combout  = (\u_drive_flags|u_hsv|always0~2_combout ) # ((\u_drive_flags|u_hsv|always0~4_combout  & (\U3|data_out[7]~79_combout  $ (!\U3|data_out[3]~119_combout ))))

	.dataa(\u_drive_flags|u_hsv|always0~4_combout ),
	.datab(\U3|data_out[7]~79_combout ),
	.datac(\U3|data_out[3]~119_combout ),
	.datad(\u_drive_flags|u_hsv|always0~2_combout ),
	.cin(gnd),
	.combout(\u_drive_flags|u_hsv|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|u_hsv|always0~5 .lut_mask = 16'hFF82;
defparam \u_drive_flags|u_hsv|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N8
cycloneive_lcell_comb \u_drive_flags|u_hsv|max_val[7]~0 (
// Equation(s):
// \u_drive_flags|u_hsv|max_val[7]~0_combout  = (\u_drive_flags|u_hsv|always0~5_combout  & (\U3|data_out[3]~119_combout )) # (!\u_drive_flags|u_hsv|always0~5_combout  & ((\U3|data_out[7]~79_combout )))

	.dataa(\U3|data_out[3]~119_combout ),
	.datab(\U3|data_out[7]~79_combout ),
	.datac(gnd),
	.datad(\u_drive_flags|u_hsv|always0~5_combout ),
	.cin(gnd),
	.combout(\u_drive_flags|u_hsv|max_val[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|u_hsv|max_val[7]~0 .lut_mask = 16'hAACC;
defparam \u_drive_flags|u_hsv|max_val[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N22
cycloneive_lcell_comb \u_drive_flags|u_hsv|always0~9 (
// Equation(s):
// \u_drive_flags|u_hsv|always0~9_combout  = (\U3|data_out[1]~99_combout  & (((\U3|data_out[0]~89_combout  & !\U3|data_out[8]~9_combout )) # (!\U3|data_out[9]~19_combout ))) # (!\U3|data_out[1]~99_combout  & (\U3|data_out[0]~89_combout  & 
// (!\U3|data_out[9]~19_combout  & !\U3|data_out[8]~9_combout )))

	.dataa(\U3|data_out[0]~89_combout ),
	.datab(\U3|data_out[1]~99_combout ),
	.datac(\U3|data_out[9]~19_combout ),
	.datad(\U3|data_out[8]~9_combout ),
	.cin(gnd),
	.combout(\u_drive_flags|u_hsv|always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|u_hsv|always0~9 .lut_mask = 16'h0C8E;
defparam \u_drive_flags|u_hsv|always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N20
cycloneive_lcell_comb \u_drive_flags|u_hsv|always0~10 (
// Equation(s):
// \u_drive_flags|u_hsv|always0~10_combout  = (\u_drive_flags|u_hsv|always0~9_combout  & ((\U3|data_out[2]~109_combout ) # (!\U3|data_out[10]~29_combout ))) # (!\u_drive_flags|u_hsv|always0~9_combout  & (!\U3|data_out[10]~29_combout  & 
// \U3|data_out[2]~109_combout ))

	.dataa(\u_drive_flags|u_hsv|always0~9_combout ),
	.datab(gnd),
	.datac(\U3|data_out[10]~29_combout ),
	.datad(\U3|data_out[2]~109_combout ),
	.cin(gnd),
	.combout(\u_drive_flags|u_hsv|always0~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|u_hsv|always0~10 .lut_mask = 16'hAF0A;
defparam \u_drive_flags|u_hsv|always0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N16
cycloneive_lcell_comb \u_drive_flags|u_hsv|always0~6 (
// Equation(s):
// \u_drive_flags|u_hsv|always0~6_combout  = (\U3|data_out[9]~19_combout  & (\U3|data_out[4]~49_combout  & (\U3|data_out[5]~59_combout  & !\U3|data_out[8]~9_combout ))) # (!\U3|data_out[9]~19_combout  & ((\U3|data_out[5]~59_combout ) # 
// ((\U3|data_out[4]~49_combout  & !\U3|data_out[8]~9_combout ))))

	.dataa(\U3|data_out[9]~19_combout ),
	.datab(\U3|data_out[4]~49_combout ),
	.datac(\U3|data_out[5]~59_combout ),
	.datad(\U3|data_out[8]~9_combout ),
	.cin(gnd),
	.combout(\u_drive_flags|u_hsv|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|u_hsv|always0~6 .lut_mask = 16'h50D4;
defparam \u_drive_flags|u_hsv|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N18
cycloneive_lcell_comb \u_drive_flags|u_hsv|always0~7 (
// Equation(s):
// \u_drive_flags|u_hsv|always0~7_combout  = (\u_drive_flags|u_hsv|always0~6_combout  & ((\U3|data_out[6]~69_combout ) # (!\U3|data_out[10]~29_combout ))) # (!\u_drive_flags|u_hsv|always0~6_combout  & (!\U3|data_out[10]~29_combout  & 
// \U3|data_out[6]~69_combout ))

	.dataa(gnd),
	.datab(\u_drive_flags|u_hsv|always0~6_combout ),
	.datac(\U3|data_out[10]~29_combout ),
	.datad(\U3|data_out[6]~69_combout ),
	.cin(gnd),
	.combout(\u_drive_flags|u_hsv|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|u_hsv|always0~7 .lut_mask = 16'hCF0C;
defparam \u_drive_flags|u_hsv|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N4
cycloneive_lcell_comb \u_drive_flags|u_hsv|always0~8 (
// Equation(s):
// \u_drive_flags|u_hsv|always0~8_combout  = (\U3|data_out[11]~39_combout  & (\U3|data_out[7]~79_combout  & ((\u_drive_flags|u_hsv|always0~7_combout )))) # (!\U3|data_out[11]~39_combout  & ((\U3|data_out[7]~79_combout ) # ((\U3|data_out[3]~119_combout ) # 
// (\u_drive_flags|u_hsv|always0~7_combout ))))

	.dataa(\U3|data_out[11]~39_combout ),
	.datab(\U3|data_out[7]~79_combout ),
	.datac(\U3|data_out[3]~119_combout ),
	.datad(\u_drive_flags|u_hsv|always0~7_combout ),
	.cin(gnd),
	.combout(\u_drive_flags|u_hsv|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|u_hsv|always0~8 .lut_mask = 16'hDD54;
defparam \u_drive_flags|u_hsv|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N2
cycloneive_lcell_comb \u_drive_flags|u_hsv|always0~11 (
// Equation(s):
// \u_drive_flags|u_hsv|always0~11_combout  = (!\u_drive_flags|u_hsv|always0~8_combout  & ((\U3|data_out[3]~119_combout  $ (\U3|data_out[11]~39_combout )) # (!\u_drive_flags|u_hsv|always0~10_combout )))

	.dataa(\U3|data_out[3]~119_combout ),
	.datab(\u_drive_flags|u_hsv|always0~10_combout ),
	.datac(\u_drive_flags|u_hsv|always0~8_combout ),
	.datad(\U3|data_out[11]~39_combout ),
	.cin(gnd),
	.combout(\u_drive_flags|u_hsv|always0~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|u_hsv|always0~11 .lut_mask = 16'h070B;
defparam \u_drive_flags|u_hsv|always0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y23_N9
dffeas \u_drive_flags|u_hsv|max_val[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_drive_flags|u_hsv|max_val[7]~0_combout ),
	.asdata(\U3|data_out[11]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_drive_flags|u_hsv|always0~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|u_hsv|max_val [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|u_hsv|max_val[7] .is_wysiwyg = "true";
defparam \u_drive_flags|u_hsv|max_val[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N4
cycloneive_lcell_comb \u_drive_flags|u_hsv|v_out[7]~feeder (
// Equation(s):
// \u_drive_flags|u_hsv|v_out[7]~feeder_combout  = \u_drive_flags|u_hsv|max_val [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_drive_flags|u_hsv|max_val [7]),
	.cin(gnd),
	.combout(\u_drive_flags|u_hsv|v_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|u_hsv|v_out[7]~feeder .lut_mask = 16'hFF00;
defparam \u_drive_flags|u_hsv|v_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y23_N5
dffeas \u_drive_flags|u_hsv|v_out[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_drive_flags|u_hsv|v_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|u_hsv|v_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|u_hsv|v_out[7] .is_wysiwyg = "true";
defparam \u_drive_flags|u_hsv|v_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N26
cycloneive_lcell_comb \u_drive_flags|u_hsv|max_val[6]~1 (
// Equation(s):
// \u_drive_flags|u_hsv|max_val[6]~1_combout  = (\u_drive_flags|u_hsv|always0~5_combout  & (\U3|data_out[2]~109_combout )) # (!\u_drive_flags|u_hsv|always0~5_combout  & ((\U3|data_out[6]~69_combout )))

	.dataa(\u_drive_flags|u_hsv|always0~5_combout ),
	.datab(\U3|data_out[2]~109_combout ),
	.datac(gnd),
	.datad(\U3|data_out[6]~69_combout ),
	.cin(gnd),
	.combout(\u_drive_flags|u_hsv|max_val[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|u_hsv|max_val[6]~1 .lut_mask = 16'hDD88;
defparam \u_drive_flags|u_hsv|max_val[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y23_N27
dffeas \u_drive_flags|u_hsv|max_val[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_drive_flags|u_hsv|max_val[6]~1_combout ),
	.asdata(\U3|data_out[10]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_drive_flags|u_hsv|always0~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|u_hsv|max_val [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|u_hsv|max_val[6] .is_wysiwyg = "true";
defparam \u_drive_flags|u_hsv|max_val[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y23_N23
dffeas \u_drive_flags|u_hsv|v_out[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_drive_flags|u_hsv|max_val [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|u_hsv|v_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|u_hsv|v_out[6] .is_wysiwyg = "true";
defparam \u_drive_flags|u_hsv|v_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N24
cycloneive_lcell_comb \u_drive_flags|u_hsv|max_val[5]~2 (
// Equation(s):
// \u_drive_flags|u_hsv|max_val[5]~2_combout  = (\u_drive_flags|u_hsv|always0~5_combout  & ((\U3|data_out[1]~99_combout ))) # (!\u_drive_flags|u_hsv|always0~5_combout  & (\U3|data_out[5]~59_combout ))

	.dataa(\u_drive_flags|u_hsv|always0~5_combout ),
	.datab(\U3|data_out[5]~59_combout ),
	.datac(gnd),
	.datad(\U3|data_out[1]~99_combout ),
	.cin(gnd),
	.combout(\u_drive_flags|u_hsv|max_val[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|u_hsv|max_val[5]~2 .lut_mask = 16'hEE44;
defparam \u_drive_flags|u_hsv|max_val[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y23_N25
dffeas \u_drive_flags|u_hsv|max_val[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_drive_flags|u_hsv|max_val[5]~2_combout ),
	.asdata(\U3|data_out[9]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_drive_flags|u_hsv|always0~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|u_hsv|max_val [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|u_hsv|max_val[5] .is_wysiwyg = "true";
defparam \u_drive_flags|u_hsv|max_val[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N12
cycloneive_lcell_comb \u_drive_flags|u_hsv|v_out[5]~feeder (
// Equation(s):
// \u_drive_flags|u_hsv|v_out[5]~feeder_combout  = \u_drive_flags|u_hsv|max_val [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_drive_flags|u_hsv|max_val [5]),
	.cin(gnd),
	.combout(\u_drive_flags|u_hsv|v_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|u_hsv|v_out[5]~feeder .lut_mask = 16'hFF00;
defparam \u_drive_flags|u_hsv|v_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y23_N13
dffeas \u_drive_flags|u_hsv|v_out[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_drive_flags|u_hsv|v_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|u_hsv|v_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|u_hsv|v_out[5] .is_wysiwyg = "true";
defparam \u_drive_flags|u_hsv|v_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N6
cycloneive_lcell_comb \u_drive_flags|u_hsv|max_val[4]~3 (
// Equation(s):
// \u_drive_flags|u_hsv|max_val[4]~3_combout  = (\u_drive_flags|u_hsv|always0~5_combout  & ((\U3|data_out[0]~89_combout ))) # (!\u_drive_flags|u_hsv|always0~5_combout  & (\U3|data_out[4]~49_combout ))

	.dataa(\u_drive_flags|u_hsv|always0~5_combout ),
	.datab(\U3|data_out[4]~49_combout ),
	.datac(gnd),
	.datad(\U3|data_out[0]~89_combout ),
	.cin(gnd),
	.combout(\u_drive_flags|u_hsv|max_val[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|u_hsv|max_val[4]~3 .lut_mask = 16'hEE44;
defparam \u_drive_flags|u_hsv|max_val[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y23_N7
dffeas \u_drive_flags|u_hsv|max_val[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_drive_flags|u_hsv|max_val[4]~3_combout ),
	.asdata(\U3|data_out[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_drive_flags|u_hsv|always0~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|u_hsv|max_val [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|u_hsv|max_val[4] .is_wysiwyg = "true";
defparam \u_drive_flags|u_hsv|max_val[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y23_N19
dffeas \u_drive_flags|u_hsv|v_out[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_drive_flags|u_hsv|max_val [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|u_hsv|v_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|u_hsv|v_out[4] .is_wysiwyg = "true";
defparam \u_drive_flags|u_hsv|v_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N18
cycloneive_lcell_comb \u_drive_flags|center_black_seen~0 (
// Equation(s):
// \u_drive_flags|center_black_seen~0_combout  = (\u_drive_flags|y_d2 [5] & (\u_drive_flags|y_d2 [4] & ((!\u_drive_flags|u_hsv|v_out [4]) # (!\u_drive_flags|u_hsv|v_out [5]))))

	.dataa(\u_drive_flags|u_hsv|v_out [5]),
	.datab(\u_drive_flags|y_d2 [5]),
	.datac(\u_drive_flags|u_hsv|v_out [4]),
	.datad(\u_drive_flags|y_d2 [4]),
	.cin(gnd),
	.combout(\u_drive_flags|center_black_seen~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|center_black_seen~0 .lut_mask = 16'h4C00;
defparam \u_drive_flags|center_black_seen~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N22
cycloneive_lcell_comb \u_drive_flags|center_black_seen~2 (
// Equation(s):
// \u_drive_flags|center_black_seen~2_combout  = (\u_drive_flags|center_black_seen~1_combout  & (!\u_drive_flags|u_hsv|v_out [7] & (!\u_drive_flags|u_hsv|v_out [6] & \u_drive_flags|center_black_seen~0_combout )))

	.dataa(\u_drive_flags|center_black_seen~1_combout ),
	.datab(\u_drive_flags|u_hsv|v_out [7]),
	.datac(\u_drive_flags|u_hsv|v_out [6]),
	.datad(\u_drive_flags|center_black_seen~0_combout ),
	.cin(gnd),
	.combout(\u_drive_flags|center_black_seen~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|center_black_seen~2 .lut_mask = 16'h0200;
defparam \u_drive_flags|center_black_seen~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N0
cycloneive_lcell_comb \u_drive_flags|x_d1[9]~feeder (
// Equation(s):
// \u_drive_flags|x_d1[9]~feeder_combout  = \U5|x_count [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|x_count [9]),
	.cin(gnd),
	.combout(\u_drive_flags|x_d1[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|x_d1[9]~feeder .lut_mask = 16'hFF00;
defparam \u_drive_flags|x_d1[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y21_N1
dffeas \u_drive_flags|x_d1[9] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_drive_flags|x_d1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|x_d1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|x_d1[9] .is_wysiwyg = "true";
defparam \u_drive_flags|x_d1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N11
dffeas \u_drive_flags|x_d2[9] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_drive_flags|x_d1 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|x_d2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|x_d2[9] .is_wysiwyg = "true";
defparam \u_drive_flags|x_d2[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N31
dffeas \u_drive_flags|vld_d1 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U4|VGA_BLANK_N~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|vld_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|vld_d1 .is_wysiwyg = "true";
defparam \u_drive_flags|vld_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N30
cycloneive_lcell_comb \u_drive_flags|u_hsv|valid_d2~feeder (
// Equation(s):
// \u_drive_flags|u_hsv|valid_d2~feeder_combout  = \u_drive_flags|vld_d1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_drive_flags|vld_d1~q ),
	.cin(gnd),
	.combout(\u_drive_flags|u_hsv|valid_d2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|u_hsv|valid_d2~feeder .lut_mask = 16'hFF00;
defparam \u_drive_flags|u_hsv|valid_d2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N31
dffeas \u_drive_flags|u_hsv|valid_d2 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_drive_flags|u_hsv|valid_d2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|u_hsv|valid_d2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|u_hsv|valid_d2 .is_wysiwyg = "true";
defparam \u_drive_flags|u_hsv|valid_d2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N10
cycloneive_lcell_comb \u_drive_flags|sof~3 (
// Equation(s):
// \u_drive_flags|sof~3_combout  = (!\u_drive_flags|x_d2 [9] & \u_drive_flags|u_hsv|valid_d2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_drive_flags|x_d2 [9]),
	.datad(\u_drive_flags|u_hsv|valid_d2~q ),
	.cin(gnd),
	.combout(\u_drive_flags|sof~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|sof~3 .lut_mask = 16'h0F00;
defparam \u_drive_flags|sof~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N12
cycloneive_lcell_comb \u_drive_flags|x_d1[2]~feeder (
// Equation(s):
// \u_drive_flags|x_d1[2]~feeder_combout  = \U5|x_count [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|x_count [2]),
	.cin(gnd),
	.combout(\u_drive_flags|x_d1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|x_d1[2]~feeder .lut_mask = 16'hFF00;
defparam \u_drive_flags|x_d1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y22_N13
dffeas \u_drive_flags|x_d1[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_drive_flags|x_d1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|x_d1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|x_d1[2] .is_wysiwyg = "true";
defparam \u_drive_flags|x_d1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N10
cycloneive_lcell_comb \u_drive_flags|x_d2[2]~feeder (
// Equation(s):
// \u_drive_flags|x_d2[2]~feeder_combout  = \u_drive_flags|x_d1 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_drive_flags|x_d1 [2]),
	.cin(gnd),
	.combout(\u_drive_flags|x_d2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|x_d2[2]~feeder .lut_mask = 16'hFF00;
defparam \u_drive_flags|x_d2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y22_N11
dffeas \u_drive_flags|x_d2[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_drive_flags|x_d2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|x_d2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|x_d2[2] .is_wysiwyg = "true";
defparam \u_drive_flags|x_d2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N22
cycloneive_lcell_comb \u_drive_flags|x_d1[1]~feeder (
// Equation(s):
// \u_drive_flags|x_d1[1]~feeder_combout  = \U5|x_count [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|x_count [1]),
	.cin(gnd),
	.combout(\u_drive_flags|x_d1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|x_d1[1]~feeder .lut_mask = 16'hFF00;
defparam \u_drive_flags|x_d1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y22_N23
dffeas \u_drive_flags|x_d1[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_drive_flags|x_d1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|x_d1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|x_d1[1] .is_wysiwyg = "true";
defparam \u_drive_flags|x_d1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y22_N5
dffeas \u_drive_flags|x_d2[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_drive_flags|x_d1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|x_d2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|x_d2[1] .is_wysiwyg = "true";
defparam \u_drive_flags|x_d2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N2
cycloneive_lcell_comb \u_drive_flags|y_d1[8]~feeder (
// Equation(s):
// \u_drive_flags|y_d1[8]~feeder_combout  = \U5|y_count [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|y_count [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_drive_flags|y_d1[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|y_d1[8]~feeder .lut_mask = 16'hF0F0;
defparam \u_drive_flags|y_d1[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y22_N3
dffeas \u_drive_flags|y_d1[8] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_drive_flags|y_d1[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|y_d1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|y_d1[8] .is_wysiwyg = "true";
defparam \u_drive_flags|y_d1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y22_N9
dffeas \u_drive_flags|y_d2[8] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_drive_flags|y_d1 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|y_d2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|y_d2[8] .is_wysiwyg = "true";
defparam \u_drive_flags|y_d2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N28
cycloneive_lcell_comb \u_drive_flags|x_d1[0]~feeder (
// Equation(s):
// \u_drive_flags|x_d1[0]~feeder_combout  = \U5|x_count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|x_count [0]),
	.cin(gnd),
	.combout(\u_drive_flags|x_d1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|x_d1[0]~feeder .lut_mask = 16'hFF00;
defparam \u_drive_flags|x_d1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y22_N29
dffeas \u_drive_flags|x_d1[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_drive_flags|x_d1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|x_d1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|x_d1[0] .is_wysiwyg = "true";
defparam \u_drive_flags|x_d1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N18
cycloneive_lcell_comb \u_drive_flags|x_d2[0]~feeder (
// Equation(s):
// \u_drive_flags|x_d2[0]~feeder_combout  = \u_drive_flags|x_d1 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_drive_flags|x_d1 [0]),
	.cin(gnd),
	.combout(\u_drive_flags|x_d2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|x_d2[0]~feeder .lut_mask = 16'hFF00;
defparam \u_drive_flags|x_d2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y22_N19
dffeas \u_drive_flags|x_d2[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_drive_flags|x_d2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|x_d2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|x_d2[0] .is_wysiwyg = "true";
defparam \u_drive_flags|x_d2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N8
cycloneive_lcell_comb \u_drive_flags|sof~1 (
// Equation(s):
// \u_drive_flags|sof~1_combout  = (!\u_drive_flags|x_d2 [2] & (!\u_drive_flags|x_d2 [1] & (!\u_drive_flags|y_d2 [8] & !\u_drive_flags|x_d2 [0])))

	.dataa(\u_drive_flags|x_d2 [2]),
	.datab(\u_drive_flags|x_d2 [1]),
	.datac(\u_drive_flags|y_d2 [8]),
	.datad(\u_drive_flags|x_d2 [0]),
	.cin(gnd),
	.combout(\u_drive_flags|sof~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|sof~1 .lut_mask = 16'h0001;
defparam \u_drive_flags|sof~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N6
cycloneive_lcell_comb \u_drive_flags|x_d1[7]~feeder (
// Equation(s):
// \u_drive_flags|x_d1[7]~feeder_combout  = \U5|x_count [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|x_count [7]),
	.cin(gnd),
	.combout(\u_drive_flags|x_d1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|x_d1[7]~feeder .lut_mask = 16'hFF00;
defparam \u_drive_flags|x_d1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y21_N7
dffeas \u_drive_flags|x_d1[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_drive_flags|x_d1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|x_d1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|x_d1[7] .is_wysiwyg = "true";
defparam \u_drive_flags|x_d1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N30
cycloneive_lcell_comb \u_drive_flags|x_d2[7]~feeder (
// Equation(s):
// \u_drive_flags|x_d2[7]~feeder_combout  = \u_drive_flags|x_d1 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_drive_flags|x_d1 [7]),
	.cin(gnd),
	.combout(\u_drive_flags|x_d2[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|x_d2[7]~feeder .lut_mask = 16'hFF00;
defparam \u_drive_flags|x_d2[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y21_N31
dffeas \u_drive_flags|x_d2[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_drive_flags|x_d2[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|x_d2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|x_d2[7] .is_wysiwyg = "true";
defparam \u_drive_flags|x_d2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N12
cycloneive_lcell_comb \u_drive_flags|x_d1[5]~feeder (
// Equation(s):
// \u_drive_flags|x_d1[5]~feeder_combout  = \U5|x_count [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|x_count [5]),
	.cin(gnd),
	.combout(\u_drive_flags|x_d1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|x_d1[5]~feeder .lut_mask = 16'hFF00;
defparam \u_drive_flags|x_d1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y21_N13
dffeas \u_drive_flags|x_d1[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_drive_flags|x_d1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|x_d1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|x_d1[5] .is_wysiwyg = "true";
defparam \u_drive_flags|x_d1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N28
cycloneive_lcell_comb \u_drive_flags|x_d2[5]~feeder (
// Equation(s):
// \u_drive_flags|x_d2[5]~feeder_combout  = \u_drive_flags|x_d1 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_drive_flags|x_d1 [5]),
	.cin(gnd),
	.combout(\u_drive_flags|x_d2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|x_d2[5]~feeder .lut_mask = 16'hFF00;
defparam \u_drive_flags|x_d2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y21_N29
dffeas \u_drive_flags|x_d2[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_drive_flags|x_d2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|x_d2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|x_d2[5] .is_wysiwyg = "true";
defparam \u_drive_flags|x_d2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y21_N5
dffeas \u_drive_flags|x_d1[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|x_count [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|x_d1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|x_d1[3] .is_wysiwyg = "true";
defparam \u_drive_flags|x_d1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y21_N25
dffeas \u_drive_flags|x_d2[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_drive_flags|x_d1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|x_d2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|x_d2[3] .is_wysiwyg = "true";
defparam \u_drive_flags|x_d2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N2
cycloneive_lcell_comb \u_drive_flags|x_d1[4]~feeder (
// Equation(s):
// \u_drive_flags|x_d1[4]~feeder_combout  = \U5|x_count [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|x_count [4]),
	.cin(gnd),
	.combout(\u_drive_flags|x_d1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|x_d1[4]~feeder .lut_mask = 16'hFF00;
defparam \u_drive_flags|x_d1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y21_N3
dffeas \u_drive_flags|x_d1[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_drive_flags|x_d1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|x_d1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|x_d1[4] .is_wysiwyg = "true";
defparam \u_drive_flags|x_d1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N18
cycloneive_lcell_comb \u_drive_flags|x_d2[4]~feeder (
// Equation(s):
// \u_drive_flags|x_d2[4]~feeder_combout  = \u_drive_flags|x_d1 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_drive_flags|x_d1 [4]),
	.cin(gnd),
	.combout(\u_drive_flags|x_d2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|x_d2[4]~feeder .lut_mask = 16'hFF00;
defparam \u_drive_flags|x_d2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y21_N19
dffeas \u_drive_flags|x_d2[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_drive_flags|x_d2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|x_d2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|x_d2[4] .is_wysiwyg = "true";
defparam \u_drive_flags|x_d2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N24
cycloneive_lcell_comb \u_drive_flags|sof~2 (
// Equation(s):
// \u_drive_flags|sof~2_combout  = (!\u_drive_flags|x_d2 [7] & (!\u_drive_flags|x_d2 [5] & (!\u_drive_flags|x_d2 [3] & !\u_drive_flags|x_d2 [4])))

	.dataa(\u_drive_flags|x_d2 [7]),
	.datab(\u_drive_flags|x_d2 [5]),
	.datac(\u_drive_flags|x_d2 [3]),
	.datad(\u_drive_flags|x_d2 [4]),
	.cin(gnd),
	.combout(\u_drive_flags|sof~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|sof~2 .lut_mask = 16'h0001;
defparam \u_drive_flags|sof~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y21_N5
dffeas \u_drive_flags|y_d1[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|y_count [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|y_d1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|y_d1[1] .is_wysiwyg = "true";
defparam \u_drive_flags|y_d1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y21_N17
dffeas \u_drive_flags|y_d2[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_drive_flags|y_d1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|y_d2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|y_d2[1] .is_wysiwyg = "true";
defparam \u_drive_flags|y_d2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N24
cycloneive_lcell_comb \u_drive_flags|y_d1[3]~feeder (
// Equation(s):
// \u_drive_flags|y_d1[3]~feeder_combout  = \U5|y_count [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|y_count [3]),
	.cin(gnd),
	.combout(\u_drive_flags|y_d1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|y_d1[3]~feeder .lut_mask = 16'hFF00;
defparam \u_drive_flags|y_d1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y25_N25
dffeas \u_drive_flags|y_d1[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_drive_flags|y_d1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|y_d1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|y_d1[3] .is_wysiwyg = "true";
defparam \u_drive_flags|y_d1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N4
cycloneive_lcell_comb \u_drive_flags|y_d2[3]~feeder (
// Equation(s):
// \u_drive_flags|y_d2[3]~feeder_combout  = \u_drive_flags|y_d1 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_drive_flags|y_d1 [3]),
	.cin(gnd),
	.combout(\u_drive_flags|y_d2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|y_d2[3]~feeder .lut_mask = 16'hFF00;
defparam \u_drive_flags|y_d2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y25_N5
dffeas \u_drive_flags|y_d2[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_drive_flags|y_d2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|y_d2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|y_d2[3] .is_wysiwyg = "true";
defparam \u_drive_flags|y_d2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N22
cycloneive_lcell_comb \u_drive_flags|y_d1[0]~feeder (
// Equation(s):
// \u_drive_flags|y_d1[0]~feeder_combout  = \U5|y_count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|y_count [0]),
	.cin(gnd),
	.combout(\u_drive_flags|y_d1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|y_d1[0]~feeder .lut_mask = 16'hFF00;
defparam \u_drive_flags|y_d1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y25_N23
dffeas \u_drive_flags|y_d1[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_drive_flags|y_d1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|y_d1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|y_d1[0] .is_wysiwyg = "true";
defparam \u_drive_flags|y_d1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N29
dffeas \u_drive_flags|y_d2[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_drive_flags|y_d1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|y_d2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|y_d2[0] .is_wysiwyg = "true";
defparam \u_drive_flags|y_d2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y21_N1
dffeas \u_drive_flags|y_d1[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|y_count [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|y_d1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|y_d1[2] .is_wysiwyg = "true";
defparam \u_drive_flags|y_d1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N2
cycloneive_lcell_comb \u_drive_flags|y_d2[2]~feeder (
// Equation(s):
// \u_drive_flags|y_d2[2]~feeder_combout  = \u_drive_flags|y_d1 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_drive_flags|y_d1 [2]),
	.cin(gnd),
	.combout(\u_drive_flags|y_d2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|y_d2[2]~feeder .lut_mask = 16'hFF00;
defparam \u_drive_flags|y_d2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y25_N3
dffeas \u_drive_flags|y_d2[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_drive_flags|y_d2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|y_d2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|y_d2[2] .is_wysiwyg = "true";
defparam \u_drive_flags|y_d2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N28
cycloneive_lcell_comb \u_drive_flags|sof~0 (
// Equation(s):
// \u_drive_flags|sof~0_combout  = (!\u_drive_flags|y_d2 [1] & (!\u_drive_flags|y_d2 [3] & (!\u_drive_flags|y_d2 [0] & !\u_drive_flags|y_d2 [2])))

	.dataa(\u_drive_flags|y_d2 [1]),
	.datab(\u_drive_flags|y_d2 [3]),
	.datac(\u_drive_flags|y_d2 [0]),
	.datad(\u_drive_flags|y_d2 [2]),
	.cin(gnd),
	.combout(\u_drive_flags|sof~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|sof~0 .lut_mask = 16'h0001;
defparam \u_drive_flags|sof~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N12
cycloneive_lcell_comb \u_drive_flags|sof~4 (
// Equation(s):
// \u_drive_flags|sof~4_combout  = (\u_drive_flags|sof~3_combout  & (\u_drive_flags|sof~1_combout  & (\u_drive_flags|sof~2_combout  & \u_drive_flags|sof~0_combout )))

	.dataa(\u_drive_flags|sof~3_combout ),
	.datab(\u_drive_flags|sof~1_combout ),
	.datac(\u_drive_flags|sof~2_combout ),
	.datad(\u_drive_flags|sof~0_combout ),
	.cin(gnd),
	.combout(\u_drive_flags|sof~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|sof~4 .lut_mask = 16'h8000;
defparam \u_drive_flags|sof~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N18
cycloneive_lcell_comb \u_drive_flags|center_black_seen~3 (
// Equation(s):
// \u_drive_flags|center_black_seen~3_combout  = (\u_drive_flags|sof~4_combout  & (!\u_drive_flags|sof~6_combout  & ((\u_drive_flags|center_black_seen~2_combout ) # (\u_drive_flags|center_black_seen~q )))) # (!\u_drive_flags|sof~4_combout  & 
// (((\u_drive_flags|center_black_seen~q ))))

	.dataa(\u_drive_flags|sof~6_combout ),
	.datab(\u_drive_flags|center_black_seen~2_combout ),
	.datac(\u_drive_flags|center_black_seen~q ),
	.datad(\u_drive_flags|sof~4_combout ),
	.cin(gnd),
	.combout(\u_drive_flags|center_black_seen~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|center_black_seen~3 .lut_mask = 16'h54F0;
defparam \u_drive_flags|center_black_seen~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y25_N19
dffeas \u_drive_flags|center_black_seen (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_drive_flags|center_black_seen~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|center_black_seen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|center_black_seen .is_wysiwyg = "true";
defparam \u_drive_flags|center_black_seen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N8
cycloneive_lcell_comb \u_drive_flags|centered~0 (
// Equation(s):
// \u_drive_flags|centered~0_combout  = (\u_drive_flags|sof~6_combout  & ((\u_drive_flags|sof~4_combout  & (\u_drive_flags|center_black_seen~q )) # (!\u_drive_flags|sof~4_combout  & ((\u_drive_flags|centered~q ))))) # (!\u_drive_flags|sof~6_combout  & 
// (((\u_drive_flags|centered~q ))))

	.dataa(\u_drive_flags|sof~6_combout ),
	.datab(\u_drive_flags|center_black_seen~q ),
	.datac(\u_drive_flags|centered~q ),
	.datad(\u_drive_flags|sof~4_combout ),
	.cin(gnd),
	.combout(\u_drive_flags|centered~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_drive_flags|centered~0 .lut_mask = 16'hD8F0;
defparam \u_drive_flags|centered~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y25_N9
dffeas \u_drive_flags|centered (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_drive_flags|centered~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_drive_flags|centered~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_drive_flags|centered .is_wysiwyg = "true";
defparam \u_drive_flags|centered .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N18
cycloneive_lcell_comb \u_display|Equal0~2 (
// Equation(s):
// \u_display|Equal0~2_combout  = (!\U4|pixel_count [0] & \u_display|current_state [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U4|pixel_count [0]),
	.datad(\u_display|current_state [1]),
	.cin(gnd),
	.combout(\u_display|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|Equal0~2 .lut_mask = 16'h0F00;
defparam \u_display|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N2
cycloneive_lcell_comb \u_display|count[2]~3 (
// Equation(s):
// \u_display|count[2]~3_combout  = \u_display|count [2] $ (((\u_display|count [0] & (\u_display|count [1] & \u_display|Equal0~2_combout ))))

	.dataa(\u_display|count [0]),
	.datab(\u_display|count [1]),
	.datac(\u_display|count [2]),
	.datad(\u_display|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u_display|count[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|count[2]~3 .lut_mask = 16'h78F0;
defparam \u_display|count[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y32_N3
dffeas \u_display|count[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|count[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|count[2] .is_wysiwyg = "true";
defparam \u_display|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N4
cycloneive_lcell_comb \u_display|count~2 (
// Equation(s):
// \u_display|count~2_combout  = (!\u_display|count [0] & (((\u_display|count [2]) # (!\u_display|count [1])) # (!\u_display|count [3])))

	.dataa(\u_display|count [3]),
	.datab(\u_display|count [1]),
	.datac(\u_display|count [0]),
	.datad(\u_display|count [2]),
	.cin(gnd),
	.combout(\u_display|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|count~2 .lut_mask = 16'h0F07;
defparam \u_display|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y32_N5
dffeas \u_display|count[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|count[0] .is_wysiwyg = "true";
defparam \u_display|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N28
cycloneive_lcell_comb \u_display|count~0 (
// Equation(s):
// \u_display|count~0_combout  = (\u_display|count [0] & (((!\u_display|count [1])))) # (!\u_display|count [0] & (\u_display|count [1] & ((\u_display|count [2]) # (!\u_display|count [3]))))

	.dataa(\u_display|count [3]),
	.datab(\u_display|count [0]),
	.datac(\u_display|count [1]),
	.datad(\u_display|count [2]),
	.cin(gnd),
	.combout(\u_display|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|count~0 .lut_mask = 16'h3C1C;
defparam \u_display|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y32_N29
dffeas \u_display|count[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|count[1] .is_wysiwyg = "true";
defparam \u_display|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N10
cycloneive_lcell_comb \u_display|count~1 (
// Equation(s):
// \u_display|count~1_combout  = (\u_display|count [1] & ((\u_display|count [2] & (\u_display|count [3] $ (\u_display|count [0]))) # (!\u_display|count [2] & (\u_display|count [3] & \u_display|count [0])))) # (!\u_display|count [1] & (((\u_display|count 
// [3]))))

	.dataa(\u_display|count [1]),
	.datab(\u_display|count [2]),
	.datac(\u_display|count [3]),
	.datad(\u_display|count [0]),
	.cin(gnd),
	.combout(\u_display|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|count~1 .lut_mask = 16'h78D0;
defparam \u_display|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y32_N11
dffeas \u_display|count[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|count[3] .is_wysiwyg = "true";
defparam \u_display|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N12
cycloneive_lcell_comb \u_display|Equal2~0 (
// Equation(s):
// \u_display|Equal2~0_combout  = (\u_display|count [3] & (\u_display|count [1] & (!\u_display|count [0] & !\u_display|count [2])))

	.dataa(\u_display|count [3]),
	.datab(\u_display|count [1]),
	.datac(\u_display|count [0]),
	.datad(\u_display|count [2]),
	.cin(gnd),
	.combout(\u_display|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|Equal2~0 .lut_mask = 16'h0008;
defparam \u_display|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N0
cycloneive_lcell_comb \u_display|Selector0~8 (
// Equation(s):
// \u_display|Selector0~8_combout  = (\U4|pixel_count [0] & (!\u_display|current_state [1])) # (!\U4|pixel_count [0] & (\u_display|current_state [1] & \u_display|Equal2~0_combout ))

	.dataa(gnd),
	.datab(\U4|pixel_count [0]),
	.datac(\u_display|current_state [1]),
	.datad(\u_display|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u_display|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|Selector0~8 .lut_mask = 16'h3C0C;
defparam \u_display|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y32_N1
dffeas \u_display|current_state[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|Selector0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|current_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|current_state[1] .is_wysiwyg = "true";
defparam \u_display|current_state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y32_N16
cycloneive_lcell_comb \u_display|Equal3~0 (
// Equation(s):
// \u_display|Equal3~0_combout  = (\U4|pixel_count [0]) # (\u_display|current_state [1])

	.dataa(gnd),
	.datab(\U4|pixel_count [0]),
	.datac(gnd),
	.datad(\u_display|current_state [1]),
	.cin(gnd),
	.combout(\u_display|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|Equal3~0 .lut_mask = 16'hFFCC;
defparam \u_display|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N16
cycloneive_lcell_comb \U5|hsv_converter|always0~6 (
// Equation(s):
// \U5|hsv_converter|always0~6_combout  = (\U5|center_blue [1] & (\U5|center_green [0] & (!\U5|center_blue [0] & \U5|center_green [1]))) # (!\U5|center_blue [1] & ((\U5|center_green [1]) # ((\U5|center_green [0] & !\U5|center_blue [0]))))

	.dataa(\U5|center_blue [1]),
	.datab(\U5|center_green [0]),
	.datac(\U5|center_blue [0]),
	.datad(\U5|center_green [1]),
	.cin(gnd),
	.combout(\U5|hsv_converter|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|always0~6 .lut_mask = 16'h5D04;
defparam \U5|hsv_converter|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N6
cycloneive_lcell_comb \U5|hsv_converter|always0~7 (
// Equation(s):
// \U5|hsv_converter|always0~7_combout  = (\U5|center_blue [2] & (\U5|center_green [2] & \U5|hsv_converter|always0~6_combout )) # (!\U5|center_blue [2] & ((\U5|center_green [2]) # (\U5|hsv_converter|always0~6_combout )))

	.dataa(\U5|center_blue [2]),
	.datab(gnd),
	.datac(\U5|center_green [2]),
	.datad(\U5|hsv_converter|always0~6_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|always0~7 .lut_mask = 16'hF550;
defparam \U5|hsv_converter|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N20
cycloneive_lcell_comb \U5|hsv_converter|always0~8 (
// Equation(s):
// \U5|hsv_converter|always0~8_combout  = (\U5|hsv_converter|LessThan4~2_combout ) # ((\U5|center_green [3] & ((\U5|hsv_converter|always0~7_combout ) # (!\U5|center_blue [3]))) # (!\U5|center_green [3] & (!\U5|center_blue [3] & 
// \U5|hsv_converter|always0~7_combout )))

	.dataa(\U5|center_green [3]),
	.datab(\U5|hsv_converter|LessThan4~2_combout ),
	.datac(\U5|center_blue [3]),
	.datad(\U5|hsv_converter|always0~7_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|always0~8 .lut_mask = 16'hEFCE;
defparam \U5|hsv_converter|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N0
cycloneive_lcell_comb \U5|hsv_converter|min_val[0]~0 (
// Equation(s):
// \U5|hsv_converter|min_val[0]~0_combout  = (\U5|hsv_converter|always0~8_combout  & (\U5|center_blue [0])) # (!\U5|hsv_converter|always0~8_combout  & ((\U5|center_green [0])))

	.dataa(\U5|center_blue [0]),
	.datab(\U5|center_green [0]),
	.datac(gnd),
	.datad(\U5|hsv_converter|always0~8_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|min_val[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|min_val[0]~0 .lut_mask = 16'hAACC;
defparam \U5|hsv_converter|min_val[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N30
cycloneive_lcell_comb \U5|hsv_converter|always0~9 (
// Equation(s):
// \U5|hsv_converter|always0~9_combout  = (\U5|center_blue [1] & (\U5|center_pixel [8] & (\U5|center_pixel [9] & !\U5|center_blue [0]))) # (!\U5|center_blue [1] & ((\U5|center_pixel [9]) # ((\U5|center_pixel [8] & !\U5|center_blue [0]))))

	.dataa(\U5|center_blue [1]),
	.datab(\U5|center_pixel [8]),
	.datac(\U5|center_pixel [9]),
	.datad(\U5|center_blue [0]),
	.cin(gnd),
	.combout(\U5|hsv_converter|always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|always0~9 .lut_mask = 16'h50D4;
defparam \U5|hsv_converter|always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N12
cycloneive_lcell_comb \U5|hsv_converter|always0~10 (
// Equation(s):
// \U5|hsv_converter|always0~10_combout  = (\U5|center_pixel [10] & ((\U5|hsv_converter|always0~9_combout ) # (!\U5|center_blue [2]))) # (!\U5|center_pixel [10] & (\U5|hsv_converter|always0~9_combout  & !\U5|center_blue [2]))

	.dataa(\U5|center_pixel [10]),
	.datab(gnd),
	.datac(\U5|hsv_converter|always0~9_combout ),
	.datad(\U5|center_blue [2]),
	.cin(gnd),
	.combout(\U5|hsv_converter|always0~10_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|always0~10 .lut_mask = 16'hA0FA;
defparam \U5|hsv_converter|always0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N2
cycloneive_lcell_comb \U5|hsv_converter|always0~11 (
// Equation(s):
// \U5|hsv_converter|always0~11_combout  = (!\U5|hsv_converter|LessThan2~2_combout  & ((\U5|center_blue [3] & ((!\U5|hsv_converter|always0~10_combout ) # (!\U5|center_pixel [11]))) # (!\U5|center_blue [3] & (!\U5|center_pixel [11] & 
// !\U5|hsv_converter|always0~10_combout ))))

	.dataa(\U5|center_blue [3]),
	.datab(\U5|center_pixel [11]),
	.datac(\U5|hsv_converter|LessThan2~2_combout ),
	.datad(\U5|hsv_converter|always0~10_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|always0~11_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|always0~11 .lut_mask = 16'h020B;
defparam \U5|hsv_converter|always0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N1
dffeas \U5|hsv_converter|min_val[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|hsv_converter|min_val[0]~0_combout ),
	.asdata(\U5|center_pixel [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U5|hsv_converter|always0~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|min_val [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|min_val[0] .is_wysiwyg = "true";
defparam \U5|hsv_converter|min_val[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N16
cycloneive_lcell_comb \U5|hsv_converter|delta[0]~8 (
// Equation(s):
// \U5|hsv_converter|delta[0]~8_combout  = (\U5|hsv_converter|min_val [0] & (\U5|hsv_converter|max_val [4] $ (VCC))) # (!\U5|hsv_converter|min_val [0] & ((\U5|hsv_converter|max_val [4]) # (GND)))
// \U5|hsv_converter|delta[0]~9  = CARRY((\U5|hsv_converter|max_val [4]) # (!\U5|hsv_converter|min_val [0]))

	.dataa(\U5|hsv_converter|min_val [0]),
	.datab(\U5|hsv_converter|max_val [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|delta[0]~8_combout ),
	.cout(\U5|hsv_converter|delta[0]~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|delta[0]~8 .lut_mask = 16'h66DD;
defparam \U5|hsv_converter|delta[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N13
dffeas \U5|hsv_converter|delta[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|hsv_converter|delta[0]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|delta [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|delta[0] .is_wysiwyg = "true";
defparam \U5|hsv_converter|delta[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N10
cycloneive_lcell_comb \U5|hsv_converter|min_val[5]~1 (
// Equation(s):
// \U5|hsv_converter|min_val[5]~1_combout  = (\U5|hsv_converter|always0~8_combout  & (\U5|center_blue [1])) # (!\U5|hsv_converter|always0~8_combout  & ((\U5|center_green [1])))

	.dataa(\U5|center_blue [1]),
	.datab(\U5|hsv_converter|always0~8_combout ),
	.datac(gnd),
	.datad(\U5|center_green [1]),
	.cin(gnd),
	.combout(\U5|hsv_converter|min_val[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|min_val[5]~1 .lut_mask = 16'hBB88;
defparam \U5|hsv_converter|min_val[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N11
dffeas \U5|hsv_converter|min_val[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|hsv_converter|min_val[5]~1_combout ),
	.asdata(\U5|center_pixel [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U5|hsv_converter|always0~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|min_val [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|min_val[5] .is_wysiwyg = "true";
defparam \U5|hsv_converter|min_val[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N18
cycloneive_lcell_comb \U5|hsv_converter|delta[1]~10 (
// Equation(s):
// \U5|hsv_converter|delta[1]~10_combout  = (\U5|hsv_converter|min_val [5] & ((\U5|hsv_converter|max_val [5] & (!\U5|hsv_converter|delta[0]~9 )) # (!\U5|hsv_converter|max_val [5] & ((\U5|hsv_converter|delta[0]~9 ) # (GND))))) # (!\U5|hsv_converter|min_val 
// [5] & ((\U5|hsv_converter|max_val [5] & (\U5|hsv_converter|delta[0]~9  & VCC)) # (!\U5|hsv_converter|max_val [5] & (!\U5|hsv_converter|delta[0]~9 ))))
// \U5|hsv_converter|delta[1]~11  = CARRY((\U5|hsv_converter|min_val [5] & ((!\U5|hsv_converter|delta[0]~9 ) # (!\U5|hsv_converter|max_val [5]))) # (!\U5|hsv_converter|min_val [5] & (!\U5|hsv_converter|max_val [5] & !\U5|hsv_converter|delta[0]~9 )))

	.dataa(\U5|hsv_converter|min_val [5]),
	.datab(\U5|hsv_converter|max_val [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|delta[0]~9 ),
	.combout(\U5|hsv_converter|delta[1]~10_combout ),
	.cout(\U5|hsv_converter|delta[1]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|delta[1]~10 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|delta[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y25_N19
dffeas \U5|hsv_converter|delta[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|hsv_converter|delta[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|delta [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|delta[1] .is_wysiwyg = "true";
defparam \U5|hsv_converter|delta[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N24
cycloneive_lcell_comb \U5|hsv_converter|min_val[6]~2 (
// Equation(s):
// \U5|hsv_converter|min_val[6]~2_combout  = (\U5|hsv_converter|always0~8_combout  & (\U5|center_blue [2])) # (!\U5|hsv_converter|always0~8_combout  & ((\U5|center_green [2])))

	.dataa(\U5|center_blue [2]),
	.datab(\U5|center_green [2]),
	.datac(gnd),
	.datad(\U5|hsv_converter|always0~8_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|min_val[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|min_val[6]~2 .lut_mask = 16'hAACC;
defparam \U5|hsv_converter|min_val[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N25
dffeas \U5|hsv_converter|min_val[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|hsv_converter|min_val[6]~2_combout ),
	.asdata(\U5|center_pixel [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U5|hsv_converter|always0~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|min_val [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|min_val[6] .is_wysiwyg = "true";
defparam \U5|hsv_converter|min_val[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N20
cycloneive_lcell_comb \U5|hsv_converter|delta[2]~12 (
// Equation(s):
// \U5|hsv_converter|delta[2]~12_combout  = ((\U5|hsv_converter|min_val [6] $ (\U5|hsv_converter|max_val [6] $ (\U5|hsv_converter|delta[1]~11 )))) # (GND)
// \U5|hsv_converter|delta[2]~13  = CARRY((\U5|hsv_converter|min_val [6] & (\U5|hsv_converter|max_val [6] & !\U5|hsv_converter|delta[1]~11 )) # (!\U5|hsv_converter|min_val [6] & ((\U5|hsv_converter|max_val [6]) # (!\U5|hsv_converter|delta[1]~11 ))))

	.dataa(\U5|hsv_converter|min_val [6]),
	.datab(\U5|hsv_converter|max_val [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|delta[1]~11 ),
	.combout(\U5|hsv_converter|delta[2]~12_combout ),
	.cout(\U5|hsv_converter|delta[2]~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|delta[2]~12 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|delta[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y25_N1
dffeas \U5|hsv_converter|delta[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|hsv_converter|delta[2]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|delta [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|delta[2] .is_wysiwyg = "true";
defparam \U5|hsv_converter|delta[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N22
cycloneive_lcell_comb \U5|hsv_converter|min_val[7]~3 (
// Equation(s):
// \U5|hsv_converter|min_val[7]~3_combout  = (\U5|hsv_converter|always0~8_combout  & (\U5|center_blue [3])) # (!\U5|hsv_converter|always0~8_combout  & ((\U5|center_green [3])))

	.dataa(\U5|center_blue [3]),
	.datab(\U5|hsv_converter|always0~8_combout ),
	.datac(gnd),
	.datad(\U5|center_green [3]),
	.cin(gnd),
	.combout(\U5|hsv_converter|min_val[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|min_val[7]~3 .lut_mask = 16'hBB88;
defparam \U5|hsv_converter|min_val[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N23
dffeas \U5|hsv_converter|min_val[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|hsv_converter|min_val[7]~3_combout ),
	.asdata(\U5|center_pixel [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U5|hsv_converter|always0~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|min_val [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|min_val[7] .is_wysiwyg = "true";
defparam \U5|hsv_converter|min_val[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N22
cycloneive_lcell_comb \U5|hsv_converter|delta[3]~14 (
// Equation(s):
// \U5|hsv_converter|delta[3]~14_combout  = (\U5|hsv_converter|max_val [7] & ((\U5|hsv_converter|min_val [7] & (!\U5|hsv_converter|delta[2]~13 )) # (!\U5|hsv_converter|min_val [7] & (\U5|hsv_converter|delta[2]~13  & VCC)))) # (!\U5|hsv_converter|max_val [7] 
// & ((\U5|hsv_converter|min_val [7] & ((\U5|hsv_converter|delta[2]~13 ) # (GND))) # (!\U5|hsv_converter|min_val [7] & (!\U5|hsv_converter|delta[2]~13 ))))
// \U5|hsv_converter|delta[3]~15  = CARRY((\U5|hsv_converter|max_val [7] & (\U5|hsv_converter|min_val [7] & !\U5|hsv_converter|delta[2]~13 )) # (!\U5|hsv_converter|max_val [7] & ((\U5|hsv_converter|min_val [7]) # (!\U5|hsv_converter|delta[2]~13 ))))

	.dataa(\U5|hsv_converter|max_val [7]),
	.datab(\U5|hsv_converter|min_val [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|delta[2]~13 ),
	.combout(\U5|hsv_converter|delta[3]~14_combout ),
	.cout(\U5|hsv_converter|delta[3]~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|delta[3]~14 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|delta[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N24
cycloneive_lcell_comb \U5|hsv_converter|delta[4]~16 (
// Equation(s):
// \U5|hsv_converter|delta[4]~16_combout  = ((\U5|hsv_converter|min_val [0] $ (\U5|hsv_converter|max_val [4] $ (\U5|hsv_converter|delta[3]~15 )))) # (GND)
// \U5|hsv_converter|delta[4]~17  = CARRY((\U5|hsv_converter|min_val [0] & (\U5|hsv_converter|max_val [4] & !\U5|hsv_converter|delta[3]~15 )) # (!\U5|hsv_converter|min_val [0] & ((\U5|hsv_converter|max_val [4]) # (!\U5|hsv_converter|delta[3]~15 ))))

	.dataa(\U5|hsv_converter|min_val [0]),
	.datab(\U5|hsv_converter|max_val [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|delta[3]~15 ),
	.combout(\U5|hsv_converter|delta[4]~16_combout ),
	.cout(\U5|hsv_converter|delta[4]~17 ));
// synopsys translate_off
defparam \U5|hsv_converter|delta[4]~16 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|delta[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N26
cycloneive_lcell_comb \U5|hsv_converter|delta[5]~18 (
// Equation(s):
// \U5|hsv_converter|delta[5]~18_combout  = (\U5|hsv_converter|min_val [5] & ((\U5|hsv_converter|max_val [5] & (!\U5|hsv_converter|delta[4]~17 )) # (!\U5|hsv_converter|max_val [5] & ((\U5|hsv_converter|delta[4]~17 ) # (GND))))) # (!\U5|hsv_converter|min_val 
// [5] & ((\U5|hsv_converter|max_val [5] & (\U5|hsv_converter|delta[4]~17  & VCC)) # (!\U5|hsv_converter|max_val [5] & (!\U5|hsv_converter|delta[4]~17 ))))
// \U5|hsv_converter|delta[5]~19  = CARRY((\U5|hsv_converter|min_val [5] & ((!\U5|hsv_converter|delta[4]~17 ) # (!\U5|hsv_converter|max_val [5]))) # (!\U5|hsv_converter|min_val [5] & (!\U5|hsv_converter|max_val [5] & !\U5|hsv_converter|delta[4]~17 )))

	.dataa(\U5|hsv_converter|min_val [5]),
	.datab(\U5|hsv_converter|max_val [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|delta[4]~17 ),
	.combout(\U5|hsv_converter|delta[5]~18_combout ),
	.cout(\U5|hsv_converter|delta[5]~19 ));
// synopsys translate_off
defparam \U5|hsv_converter|delta[5]~18 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|delta[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N28
cycloneive_lcell_comb \U5|hsv_converter|delta[6]~20 (
// Equation(s):
// \U5|hsv_converter|delta[6]~20_combout  = ((\U5|hsv_converter|min_val [6] $ (\U5|hsv_converter|max_val [6] $ (\U5|hsv_converter|delta[5]~19 )))) # (GND)
// \U5|hsv_converter|delta[6]~21  = CARRY((\U5|hsv_converter|min_val [6] & (\U5|hsv_converter|max_val [6] & !\U5|hsv_converter|delta[5]~19 )) # (!\U5|hsv_converter|min_val [6] & ((\U5|hsv_converter|max_val [6]) # (!\U5|hsv_converter|delta[5]~19 ))))

	.dataa(\U5|hsv_converter|min_val [6]),
	.datab(\U5|hsv_converter|max_val [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|delta[5]~19 ),
	.combout(\U5|hsv_converter|delta[6]~20_combout ),
	.cout(\U5|hsv_converter|delta[6]~21 ));
// synopsys translate_off
defparam \U5|hsv_converter|delta[6]~20 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|delta[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N30
cycloneive_lcell_comb \U5|hsv_converter|delta[7]~22 (
// Equation(s):
// \U5|hsv_converter|delta[7]~22_combout  = \U5|hsv_converter|max_val [7] $ (\U5|hsv_converter|delta[6]~21  $ (!\U5|hsv_converter|min_val [7]))

	.dataa(\U5|hsv_converter|max_val [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|hsv_converter|min_val [7]),
	.cin(\U5|hsv_converter|delta[6]~21 ),
	.combout(\U5|hsv_converter|delta[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|delta[7]~22 .lut_mask = 16'h5AA5;
defparam \U5|hsv_converter|delta[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y25_N11
dffeas \U5|hsv_converter|delta[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|hsv_converter|delta[7]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|delta [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|delta[7] .is_wysiwyg = "true";
defparam \U5|hsv_converter|delta[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y25_N9
dffeas \U5|hsv_converter|delta[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|hsv_converter|delta[4]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|delta [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|delta[4] .is_wysiwyg = "true";
defparam \U5|hsv_converter|delta[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y25_N5
dffeas \U5|hsv_converter|delta[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|hsv_converter|delta[6]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|delta [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|delta[6] .is_wysiwyg = "true";
defparam \U5|hsv_converter|delta[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y25_N7
dffeas \U5|hsv_converter|delta[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|hsv_converter|delta[5]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|delta [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|delta[5] .is_wysiwyg = "true";
defparam \U5|hsv_converter|delta[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N4
cycloneive_lcell_comb \U5|hsv_converter|Equal0~0 (
// Equation(s):
// \U5|hsv_converter|Equal0~0_combout  = (!\U5|hsv_converter|delta [7] & (!\U5|hsv_converter|delta [4] & (!\U5|hsv_converter|delta [6] & !\U5|hsv_converter|delta [5])))

	.dataa(\U5|hsv_converter|delta [7]),
	.datab(\U5|hsv_converter|delta [4]),
	.datac(\U5|hsv_converter|delta [6]),
	.datad(\U5|hsv_converter|delta [5]),
	.cin(gnd),
	.combout(\U5|hsv_converter|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Equal0~0 .lut_mask = 16'h0001;
defparam \U5|hsv_converter|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N2
cycloneive_lcell_comb \U5|hsv_converter|delta[3]~feeder (
// Equation(s):
// \U5|hsv_converter|delta[3]~feeder_combout  = \U5|hsv_converter|delta[3]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|hsv_converter|delta[3]~14_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|delta[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|delta[3]~feeder .lut_mask = 16'hFF00;
defparam \U5|hsv_converter|delta[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N3
dffeas \U5|hsv_converter|delta[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|hsv_converter|delta[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|delta [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|delta[3] .is_wysiwyg = "true";
defparam \U5|hsv_converter|delta[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N10
cycloneive_lcell_comb \U5|hsv_converter|Equal0~1 (
// Equation(s):
// \U5|hsv_converter|Equal0~1_combout  = (!\U5|hsv_converter|delta [2] & (\U5|hsv_converter|Equal0~0_combout  & !\U5|hsv_converter|delta [3]))

	.dataa(\U5|hsv_converter|delta [2]),
	.datab(\U5|hsv_converter|Equal0~0_combout ),
	.datac(gnd),
	.datad(\U5|hsv_converter|delta [3]),
	.cin(gnd),
	.combout(\U5|hsv_converter|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Equal0~1 .lut_mask = 16'h0044;
defparam \U5|hsv_converter|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N0
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  = (!\U5|hsv_converter|delta [6] & !\U5|hsv_converter|delta [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|hsv_converter|delta [6]),
	.datad(\U5|hsv_converter|delta [7]),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0 .lut_mask = 16'h000F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N12
cycloneive_lcell_comb \U5|hsv_converter|Equal0~3 (
// Equation(s):
// \U5|hsv_converter|Equal0~3_combout  = (!\U5|hsv_converter|delta [6] & (!\U5|hsv_converter|delta [7] & !\U5|hsv_converter|delta [5]))

	.dataa(\U5|hsv_converter|delta [6]),
	.datab(\U5|hsv_converter|delta [7]),
	.datac(gnd),
	.datad(\U5|hsv_converter|delta [5]),
	.cin(gnd),
	.combout(\U5|hsv_converter|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Equal0~3 .lut_mask = 16'h0011;
defparam \U5|hsv_converter|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N8
cycloneive_lcell_comb \U5|hsv_converter|Equal0~2 (
// Equation(s):
// \U5|hsv_converter|Equal0~2_combout  = (\U5|hsv_converter|Equal0~0_combout  & !\U5|hsv_converter|delta [3])

	.dataa(gnd),
	.datab(\U5|hsv_converter|Equal0~0_combout ),
	.datac(gnd),
	.datad(\U5|hsv_converter|delta [3]),
	.cin(gnd),
	.combout(\U5|hsv_converter|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Equal0~2 .lut_mask = 16'h00CC;
defparam \U5|hsv_converter|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N24
cycloneive_lcell_comb \U5|hsv_converter|g8_d[7]~feeder (
// Equation(s):
// \U5|hsv_converter|g8_d[7]~feeder_combout  = \U5|center_green [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|center_green [3]),
	.cin(gnd),
	.combout(\U5|hsv_converter|g8_d[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|g8_d[7]~feeder .lut_mask = 16'hFF00;
defparam \U5|hsv_converter|g8_d[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N25
dffeas \U5|hsv_converter|g8_d[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|hsv_converter|g8_d[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|g8_d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|g8_d[7] .is_wysiwyg = "true";
defparam \U5|hsv_converter|g8_d[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N28
cycloneive_lcell_comb \U5|hsv_converter|r8_d[7]~feeder (
// Equation(s):
// \U5|hsv_converter|r8_d[7]~feeder_combout  = \U5|center_pixel [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|center_pixel [11]),
	.cin(gnd),
	.combout(\U5|hsv_converter|r8_d[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|r8_d[7]~feeder .lut_mask = 16'hFF00;
defparam \U5|hsv_converter|r8_d[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N29
dffeas \U5|hsv_converter|r8_d[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|hsv_converter|r8_d[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|r8_d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|r8_d[7] .is_wysiwyg = "true";
defparam \U5|hsv_converter|r8_d[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y27_N3
dffeas \U5|hsv_converter|g8_d[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|center_green [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|g8_d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|g8_d[6] .is_wysiwyg = "true";
defparam \U5|hsv_converter|g8_d[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y27_N7
dffeas \U5|hsv_converter|r8_d[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|center_pixel [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|r8_d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|r8_d[6] .is_wysiwyg = "true";
defparam \U5|hsv_converter|r8_d[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N8
cycloneive_lcell_comb \U5|hsv_converter|r8_d[5]~feeder (
// Equation(s):
// \U5|hsv_converter|r8_d[5]~feeder_combout  = \U5|center_pixel [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|center_pixel [9]),
	.cin(gnd),
	.combout(\U5|hsv_converter|r8_d[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|r8_d[5]~feeder .lut_mask = 16'hFF00;
defparam \U5|hsv_converter|r8_d[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N9
dffeas \U5|hsv_converter|r8_d[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|hsv_converter|r8_d[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|r8_d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|r8_d[5] .is_wysiwyg = "true";
defparam \U5|hsv_converter|r8_d[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y27_N1
dffeas \U5|hsv_converter|g8_d[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|center_green [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|g8_d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|g8_d[5] .is_wysiwyg = "true";
defparam \U5|hsv_converter|g8_d[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y27_N31
dffeas \U5|hsv_converter|g8_d[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|center_green [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|g8_d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|g8_d[4] .is_wysiwyg = "true";
defparam \U5|hsv_converter|g8_d[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N0
cycloneive_lcell_comb \U5|hsv_converter|r8_d[4]~feeder (
// Equation(s):
// \U5|hsv_converter|r8_d[4]~feeder_combout  = \U5|center_pixel [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|center_pixel [8]),
	.cin(gnd),
	.combout(\U5|hsv_converter|r8_d[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|r8_d[4]~feeder .lut_mask = 16'hFF00;
defparam \U5|hsv_converter|r8_d[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N1
dffeas \U5|hsv_converter|r8_d[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|hsv_converter|r8_d[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|r8_d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|r8_d[4] .is_wysiwyg = "true";
defparam \U5|hsv_converter|r8_d[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N12
cycloneive_lcell_comb \U5|hsv_converter|Add9~0 (
// Equation(s):
// \U5|hsv_converter|Add9~0_combout  = (\U5|hsv_converter|g8_d [4] & (\U5|hsv_converter|r8_d [4] $ (VCC))) # (!\U5|hsv_converter|g8_d [4] & ((\U5|hsv_converter|r8_d [4]) # (GND)))
// \U5|hsv_converter|Add9~1  = CARRY((\U5|hsv_converter|r8_d [4]) # (!\U5|hsv_converter|g8_d [4]))

	.dataa(\U5|hsv_converter|g8_d [4]),
	.datab(\U5|hsv_converter|r8_d [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Add9~0_combout ),
	.cout(\U5|hsv_converter|Add9~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add9~0 .lut_mask = 16'h66DD;
defparam \U5|hsv_converter|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N14
cycloneive_lcell_comb \U5|hsv_converter|Add9~2 (
// Equation(s):
// \U5|hsv_converter|Add9~2_combout  = (\U5|hsv_converter|r8_d [5] & ((\U5|hsv_converter|g8_d [5] & (!\U5|hsv_converter|Add9~1 )) # (!\U5|hsv_converter|g8_d [5] & (\U5|hsv_converter|Add9~1  & VCC)))) # (!\U5|hsv_converter|r8_d [5] & ((\U5|hsv_converter|g8_d 
// [5] & ((\U5|hsv_converter|Add9~1 ) # (GND))) # (!\U5|hsv_converter|g8_d [5] & (!\U5|hsv_converter|Add9~1 ))))
// \U5|hsv_converter|Add9~3  = CARRY((\U5|hsv_converter|r8_d [5] & (\U5|hsv_converter|g8_d [5] & !\U5|hsv_converter|Add9~1 )) # (!\U5|hsv_converter|r8_d [5] & ((\U5|hsv_converter|g8_d [5]) # (!\U5|hsv_converter|Add9~1 ))))

	.dataa(\U5|hsv_converter|r8_d [5]),
	.datab(\U5|hsv_converter|g8_d [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add9~1 ),
	.combout(\U5|hsv_converter|Add9~2_combout ),
	.cout(\U5|hsv_converter|Add9~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add9~2 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N16
cycloneive_lcell_comb \U5|hsv_converter|Add9~4 (
// Equation(s):
// \U5|hsv_converter|Add9~4_combout  = ((\U5|hsv_converter|g8_d [6] $ (\U5|hsv_converter|r8_d [6] $ (\U5|hsv_converter|Add9~3 )))) # (GND)
// \U5|hsv_converter|Add9~5  = CARRY((\U5|hsv_converter|g8_d [6] & (\U5|hsv_converter|r8_d [6] & !\U5|hsv_converter|Add9~3 )) # (!\U5|hsv_converter|g8_d [6] & ((\U5|hsv_converter|r8_d [6]) # (!\U5|hsv_converter|Add9~3 ))))

	.dataa(\U5|hsv_converter|g8_d [6]),
	.datab(\U5|hsv_converter|r8_d [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add9~3 ),
	.combout(\U5|hsv_converter|Add9~4_combout ),
	.cout(\U5|hsv_converter|Add9~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add9~4 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N18
cycloneive_lcell_comb \U5|hsv_converter|Add9~6 (
// Equation(s):
// \U5|hsv_converter|Add9~6_combout  = (\U5|hsv_converter|g8_d [7] & ((\U5|hsv_converter|r8_d [7] & (!\U5|hsv_converter|Add9~5 )) # (!\U5|hsv_converter|r8_d [7] & ((\U5|hsv_converter|Add9~5 ) # (GND))))) # (!\U5|hsv_converter|g8_d [7] & 
// ((\U5|hsv_converter|r8_d [7] & (\U5|hsv_converter|Add9~5  & VCC)) # (!\U5|hsv_converter|r8_d [7] & (!\U5|hsv_converter|Add9~5 ))))
// \U5|hsv_converter|Add9~7  = CARRY((\U5|hsv_converter|g8_d [7] & ((!\U5|hsv_converter|Add9~5 ) # (!\U5|hsv_converter|r8_d [7]))) # (!\U5|hsv_converter|g8_d [7] & (!\U5|hsv_converter|r8_d [7] & !\U5|hsv_converter|Add9~5 )))

	.dataa(\U5|hsv_converter|g8_d [7]),
	.datab(\U5|hsv_converter|r8_d [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add9~5 ),
	.combout(\U5|hsv_converter|Add9~6_combout ),
	.cout(\U5|hsv_converter|Add9~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add9~6 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N20
cycloneive_lcell_comb \U5|hsv_converter|Add9~8 (
// Equation(s):
// \U5|hsv_converter|Add9~8_combout  = ((\U5|hsv_converter|g8_d [4] $ (\U5|hsv_converter|r8_d [4] $ (\U5|hsv_converter|Add9~7 )))) # (GND)
// \U5|hsv_converter|Add9~9  = CARRY((\U5|hsv_converter|g8_d [4] & (\U5|hsv_converter|r8_d [4] & !\U5|hsv_converter|Add9~7 )) # (!\U5|hsv_converter|g8_d [4] & ((\U5|hsv_converter|r8_d [4]) # (!\U5|hsv_converter|Add9~7 ))))

	.dataa(\U5|hsv_converter|g8_d [4]),
	.datab(\U5|hsv_converter|r8_d [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add9~7 ),
	.combout(\U5|hsv_converter|Add9~8_combout ),
	.cout(\U5|hsv_converter|Add9~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add9~8 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N22
cycloneive_lcell_comb \U5|hsv_converter|Add9~10 (
// Equation(s):
// \U5|hsv_converter|Add9~10_combout  = (\U5|hsv_converter|r8_d [5] & ((\U5|hsv_converter|g8_d [5] & (!\U5|hsv_converter|Add9~9 )) # (!\U5|hsv_converter|g8_d [5] & (\U5|hsv_converter|Add9~9  & VCC)))) # (!\U5|hsv_converter|r8_d [5] & ((\U5|hsv_converter|g8_d 
// [5] & ((\U5|hsv_converter|Add9~9 ) # (GND))) # (!\U5|hsv_converter|g8_d [5] & (!\U5|hsv_converter|Add9~9 ))))
// \U5|hsv_converter|Add9~11  = CARRY((\U5|hsv_converter|r8_d [5] & (\U5|hsv_converter|g8_d [5] & !\U5|hsv_converter|Add9~9 )) # (!\U5|hsv_converter|r8_d [5] & ((\U5|hsv_converter|g8_d [5]) # (!\U5|hsv_converter|Add9~9 ))))

	.dataa(\U5|hsv_converter|r8_d [5]),
	.datab(\U5|hsv_converter|g8_d [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add9~9 ),
	.combout(\U5|hsv_converter|Add9~10_combout ),
	.cout(\U5|hsv_converter|Add9~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add9~10 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N24
cycloneive_lcell_comb \U5|hsv_converter|Add9~12 (
// Equation(s):
// \U5|hsv_converter|Add9~12_combout  = ((\U5|hsv_converter|g8_d [6] $ (\U5|hsv_converter|r8_d [6] $ (\U5|hsv_converter|Add9~11 )))) # (GND)
// \U5|hsv_converter|Add9~13  = CARRY((\U5|hsv_converter|g8_d [6] & (\U5|hsv_converter|r8_d [6] & !\U5|hsv_converter|Add9~11 )) # (!\U5|hsv_converter|g8_d [6] & ((\U5|hsv_converter|r8_d [6]) # (!\U5|hsv_converter|Add9~11 ))))

	.dataa(\U5|hsv_converter|g8_d [6]),
	.datab(\U5|hsv_converter|r8_d [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add9~11 ),
	.combout(\U5|hsv_converter|Add9~12_combout ),
	.cout(\U5|hsv_converter|Add9~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add9~12 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Add9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N26
cycloneive_lcell_comb \U5|hsv_converter|Add9~14 (
// Equation(s):
// \U5|hsv_converter|Add9~14_combout  = (\U5|hsv_converter|g8_d [7] & ((\U5|hsv_converter|r8_d [7] & (!\U5|hsv_converter|Add9~13 )) # (!\U5|hsv_converter|r8_d [7] & ((\U5|hsv_converter|Add9~13 ) # (GND))))) # (!\U5|hsv_converter|g8_d [7] & 
// ((\U5|hsv_converter|r8_d [7] & (\U5|hsv_converter|Add9~13  & VCC)) # (!\U5|hsv_converter|r8_d [7] & (!\U5|hsv_converter|Add9~13 ))))
// \U5|hsv_converter|Add9~15  = CARRY((\U5|hsv_converter|g8_d [7] & ((!\U5|hsv_converter|Add9~13 ) # (!\U5|hsv_converter|r8_d [7]))) # (!\U5|hsv_converter|g8_d [7] & (!\U5|hsv_converter|r8_d [7] & !\U5|hsv_converter|Add9~13 )))

	.dataa(\U5|hsv_converter|g8_d [7]),
	.datab(\U5|hsv_converter|r8_d [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add9~13 ),
	.combout(\U5|hsv_converter|Add9~14_combout ),
	.cout(\U5|hsv_converter|Add9~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add9~14 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Add9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N28
cycloneive_lcell_comb \U5|hsv_converter|Add9~16 (
// Equation(s):
// \U5|hsv_converter|Add9~16_combout  = \U5|hsv_converter|Add9~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Add9~15 ),
	.combout(\U5|hsv_converter|Add9~16_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Add9~16 .lut_mask = 16'hF0F0;
defparam \U5|hsv_converter|Add9~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N6
cycloneive_lcell_comb \U5|hsv_converter|Add10~1 (
// Equation(s):
// \U5|hsv_converter|Add10~1_cout  = CARRY(!\U5|hsv_converter|Add9~0_combout )

	.dataa(gnd),
	.datab(\U5|hsv_converter|Add9~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U5|hsv_converter|Add10~1_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Add10~1 .lut_mask = 16'h0033;
defparam \U5|hsv_converter|Add10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N8
cycloneive_lcell_comb \U5|hsv_converter|Add10~2 (
// Equation(s):
// \U5|hsv_converter|Add10~2_combout  = (\U5|hsv_converter|Add9~2_combout  & ((\U5|hsv_converter|Add10~1_cout ) # (GND))) # (!\U5|hsv_converter|Add9~2_combout  & (!\U5|hsv_converter|Add10~1_cout ))
// \U5|hsv_converter|Add10~3  = CARRY((\U5|hsv_converter|Add9~2_combout ) # (!\U5|hsv_converter|Add10~1_cout ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Add9~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add10~1_cout ),
	.combout(\U5|hsv_converter|Add10~2_combout ),
	.cout(\U5|hsv_converter|Add10~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add10~2 .lut_mask = 16'hC3CF;
defparam \U5|hsv_converter|Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N10
cycloneive_lcell_comb \U5|hsv_converter|Add10~4 (
// Equation(s):
// \U5|hsv_converter|Add10~4_combout  = (\U5|hsv_converter|Add9~4_combout  & (!\U5|hsv_converter|Add10~3  & VCC)) # (!\U5|hsv_converter|Add9~4_combout  & (\U5|hsv_converter|Add10~3  $ (GND)))
// \U5|hsv_converter|Add10~5  = CARRY((!\U5|hsv_converter|Add9~4_combout  & !\U5|hsv_converter|Add10~3 ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Add9~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add10~3 ),
	.combout(\U5|hsv_converter|Add10~4_combout ),
	.cout(\U5|hsv_converter|Add10~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add10~4 .lut_mask = 16'h3C03;
defparam \U5|hsv_converter|Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N12
cycloneive_lcell_comb \U5|hsv_converter|Add10~6 (
// Equation(s):
// \U5|hsv_converter|Add10~6_combout  = (\U5|hsv_converter|Add9~6_combout  & ((\U5|hsv_converter|Add10~5 ) # (GND))) # (!\U5|hsv_converter|Add9~6_combout  & (!\U5|hsv_converter|Add10~5 ))
// \U5|hsv_converter|Add10~7  = CARRY((\U5|hsv_converter|Add9~6_combout ) # (!\U5|hsv_converter|Add10~5 ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Add9~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add10~5 ),
	.combout(\U5|hsv_converter|Add10~6_combout ),
	.cout(\U5|hsv_converter|Add10~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add10~6 .lut_mask = 16'hC3CF;
defparam \U5|hsv_converter|Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N14
cycloneive_lcell_comb \U5|hsv_converter|Add10~8 (
// Equation(s):
// \U5|hsv_converter|Add10~8_combout  = (\U5|hsv_converter|Add9~8_combout  & (!\U5|hsv_converter|Add10~7  & VCC)) # (!\U5|hsv_converter|Add9~8_combout  & (\U5|hsv_converter|Add10~7  $ (GND)))
// \U5|hsv_converter|Add10~9  = CARRY((!\U5|hsv_converter|Add9~8_combout  & !\U5|hsv_converter|Add10~7 ))

	.dataa(\U5|hsv_converter|Add9~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add10~7 ),
	.combout(\U5|hsv_converter|Add10~8_combout ),
	.cout(\U5|hsv_converter|Add10~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add10~8 .lut_mask = 16'h5A05;
defparam \U5|hsv_converter|Add10~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N16
cycloneive_lcell_comb \U5|hsv_converter|Add10~10 (
// Equation(s):
// \U5|hsv_converter|Add10~10_combout  = (\U5|hsv_converter|Add9~10_combout  & ((\U5|hsv_converter|Add10~9 ) # (GND))) # (!\U5|hsv_converter|Add9~10_combout  & (!\U5|hsv_converter|Add10~9 ))
// \U5|hsv_converter|Add10~11  = CARRY((\U5|hsv_converter|Add9~10_combout ) # (!\U5|hsv_converter|Add10~9 ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Add9~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add10~9 ),
	.combout(\U5|hsv_converter|Add10~10_combout ),
	.cout(\U5|hsv_converter|Add10~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add10~10 .lut_mask = 16'hC3CF;
defparam \U5|hsv_converter|Add10~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N18
cycloneive_lcell_comb \U5|hsv_converter|Add10~12 (
// Equation(s):
// \U5|hsv_converter|Add10~12_combout  = (\U5|hsv_converter|Add9~12_combout  & (!\U5|hsv_converter|Add10~11  & VCC)) # (!\U5|hsv_converter|Add9~12_combout  & (\U5|hsv_converter|Add10~11  $ (GND)))
// \U5|hsv_converter|Add10~13  = CARRY((!\U5|hsv_converter|Add9~12_combout  & !\U5|hsv_converter|Add10~11 ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Add9~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add10~11 ),
	.combout(\U5|hsv_converter|Add10~12_combout ),
	.cout(\U5|hsv_converter|Add10~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add10~12 .lut_mask = 16'h3C03;
defparam \U5|hsv_converter|Add10~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N20
cycloneive_lcell_comb \U5|hsv_converter|Add10~14 (
// Equation(s):
// \U5|hsv_converter|Add10~14_combout  = (\U5|hsv_converter|Add9~14_combout  & ((\U5|hsv_converter|Add10~13 ) # (GND))) # (!\U5|hsv_converter|Add9~14_combout  & (!\U5|hsv_converter|Add10~13 ))
// \U5|hsv_converter|Add10~15  = CARRY((\U5|hsv_converter|Add9~14_combout ) # (!\U5|hsv_converter|Add10~13 ))

	.dataa(\U5|hsv_converter|Add9~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add10~13 ),
	.combout(\U5|hsv_converter|Add10~14_combout ),
	.cout(\U5|hsv_converter|Add10~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add10~14 .lut_mask = 16'hA5AF;
defparam \U5|hsv_converter|Add10~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N22
cycloneive_lcell_comb \U5|hsv_converter|Add10~16 (
// Equation(s):
// \U5|hsv_converter|Add10~16_combout  = (\U5|hsv_converter|Add9~16_combout  & (!\U5|hsv_converter|Add10~15  & VCC)) # (!\U5|hsv_converter|Add9~16_combout  & (\U5|hsv_converter|Add10~15  $ (GND)))
// \U5|hsv_converter|Add10~17  = CARRY((!\U5|hsv_converter|Add9~16_combout  & !\U5|hsv_converter|Add10~15 ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Add9~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add10~15 ),
	.combout(\U5|hsv_converter|Add10~16_combout ),
	.cout(\U5|hsv_converter|Add10~17 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add10~16 .lut_mask = 16'h3C03;
defparam \U5|hsv_converter|Add10~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N24
cycloneive_lcell_comb \U5|hsv_converter|Add10~18 (
// Equation(s):
// \U5|hsv_converter|Add10~18_combout  = \U5|hsv_converter|Add10~17  $ (!\U5|hsv_converter|Add9~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|hsv_converter|Add9~16_combout ),
	.cin(\U5|hsv_converter|Add10~17 ),
	.combout(\U5|hsv_converter|Add10~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Add10~18 .lut_mask = 16'hF00F;
defparam \U5|hsv_converter|Add10~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N2
cycloneive_lcell_comb \U5|hsv_converter|Add11~0 (
// Equation(s):
// \U5|hsv_converter|Add11~0_combout  = (\U5|hsv_converter|Add9~0_combout  & (\U5|hsv_converter|Add10~8_combout  $ (VCC))) # (!\U5|hsv_converter|Add9~0_combout  & (\U5|hsv_converter|Add10~8_combout  & VCC))
// \U5|hsv_converter|Add11~1  = CARRY((\U5|hsv_converter|Add9~0_combout  & \U5|hsv_converter|Add10~8_combout ))

	.dataa(\U5|hsv_converter|Add9~0_combout ),
	.datab(\U5|hsv_converter|Add10~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Add11~0_combout ),
	.cout(\U5|hsv_converter|Add11~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add11~0 .lut_mask = 16'h6688;
defparam \U5|hsv_converter|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N4
cycloneive_lcell_comb \U5|hsv_converter|Add11~2 (
// Equation(s):
// \U5|hsv_converter|Add11~2_combout  = (\U5|hsv_converter|Add9~2_combout  & ((\U5|hsv_converter|Add10~10_combout  & (\U5|hsv_converter|Add11~1  & VCC)) # (!\U5|hsv_converter|Add10~10_combout  & (!\U5|hsv_converter|Add11~1 )))) # 
// (!\U5|hsv_converter|Add9~2_combout  & ((\U5|hsv_converter|Add10~10_combout  & (!\U5|hsv_converter|Add11~1 )) # (!\U5|hsv_converter|Add10~10_combout  & ((\U5|hsv_converter|Add11~1 ) # (GND)))))
// \U5|hsv_converter|Add11~3  = CARRY((\U5|hsv_converter|Add9~2_combout  & (!\U5|hsv_converter|Add10~10_combout  & !\U5|hsv_converter|Add11~1 )) # (!\U5|hsv_converter|Add9~2_combout  & ((!\U5|hsv_converter|Add11~1 ) # (!\U5|hsv_converter|Add10~10_combout 
// ))))

	.dataa(\U5|hsv_converter|Add9~2_combout ),
	.datab(\U5|hsv_converter|Add10~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add11~1 ),
	.combout(\U5|hsv_converter|Add11~2_combout ),
	.cout(\U5|hsv_converter|Add11~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add11~2 .lut_mask = 16'h9617;
defparam \U5|hsv_converter|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N6
cycloneive_lcell_comb \U5|hsv_converter|Add11~4 (
// Equation(s):
// \U5|hsv_converter|Add11~4_combout  = ((\U5|hsv_converter|Add9~4_combout  $ (\U5|hsv_converter|Add10~12_combout  $ (!\U5|hsv_converter|Add11~3 )))) # (GND)
// \U5|hsv_converter|Add11~5  = CARRY((\U5|hsv_converter|Add9~4_combout  & ((\U5|hsv_converter|Add10~12_combout ) # (!\U5|hsv_converter|Add11~3 ))) # (!\U5|hsv_converter|Add9~4_combout  & (\U5|hsv_converter|Add10~12_combout  & !\U5|hsv_converter|Add11~3 )))

	.dataa(\U5|hsv_converter|Add9~4_combout ),
	.datab(\U5|hsv_converter|Add10~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add11~3 ),
	.combout(\U5|hsv_converter|Add11~4_combout ),
	.cout(\U5|hsv_converter|Add11~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add11~4 .lut_mask = 16'h698E;
defparam \U5|hsv_converter|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N8
cycloneive_lcell_comb \U5|hsv_converter|Add11~6 (
// Equation(s):
// \U5|hsv_converter|Add11~6_combout  = (\U5|hsv_converter|Add10~14_combout  & ((\U5|hsv_converter|Add9~6_combout  & (\U5|hsv_converter|Add11~5  & VCC)) # (!\U5|hsv_converter|Add9~6_combout  & (!\U5|hsv_converter|Add11~5 )))) # 
// (!\U5|hsv_converter|Add10~14_combout  & ((\U5|hsv_converter|Add9~6_combout  & (!\U5|hsv_converter|Add11~5 )) # (!\U5|hsv_converter|Add9~6_combout  & ((\U5|hsv_converter|Add11~5 ) # (GND)))))
// \U5|hsv_converter|Add11~7  = CARRY((\U5|hsv_converter|Add10~14_combout  & (!\U5|hsv_converter|Add9~6_combout  & !\U5|hsv_converter|Add11~5 )) # (!\U5|hsv_converter|Add10~14_combout  & ((!\U5|hsv_converter|Add11~5 ) # (!\U5|hsv_converter|Add9~6_combout 
// ))))

	.dataa(\U5|hsv_converter|Add10~14_combout ),
	.datab(\U5|hsv_converter|Add9~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add11~5 ),
	.combout(\U5|hsv_converter|Add11~6_combout ),
	.cout(\U5|hsv_converter|Add11~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add11~6 .lut_mask = 16'h9617;
defparam \U5|hsv_converter|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N10
cycloneive_lcell_comb \U5|hsv_converter|Add11~8 (
// Equation(s):
// \U5|hsv_converter|Add11~8_combout  = ((\U5|hsv_converter|Add9~8_combout  $ (\U5|hsv_converter|Add10~16_combout  $ (!\U5|hsv_converter|Add11~7 )))) # (GND)
// \U5|hsv_converter|Add11~9  = CARRY((\U5|hsv_converter|Add9~8_combout  & ((\U5|hsv_converter|Add10~16_combout ) # (!\U5|hsv_converter|Add11~7 ))) # (!\U5|hsv_converter|Add9~8_combout  & (\U5|hsv_converter|Add10~16_combout  & !\U5|hsv_converter|Add11~7 )))

	.dataa(\U5|hsv_converter|Add9~8_combout ),
	.datab(\U5|hsv_converter|Add10~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add11~7 ),
	.combout(\U5|hsv_converter|Add11~8_combout ),
	.cout(\U5|hsv_converter|Add11~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add11~8 .lut_mask = 16'h698E;
defparam \U5|hsv_converter|Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N12
cycloneive_lcell_comb \U5|hsv_converter|Add11~10 (
// Equation(s):
// \U5|hsv_converter|Add11~10_combout  = (\U5|hsv_converter|Add9~10_combout  & ((\U5|hsv_converter|Add10~18_combout  & (\U5|hsv_converter|Add11~9  & VCC)) # (!\U5|hsv_converter|Add10~18_combout  & (!\U5|hsv_converter|Add11~9 )))) # 
// (!\U5|hsv_converter|Add9~10_combout  & ((\U5|hsv_converter|Add10~18_combout  & (!\U5|hsv_converter|Add11~9 )) # (!\U5|hsv_converter|Add10~18_combout  & ((\U5|hsv_converter|Add11~9 ) # (GND)))))
// \U5|hsv_converter|Add11~11  = CARRY((\U5|hsv_converter|Add9~10_combout  & (!\U5|hsv_converter|Add10~18_combout  & !\U5|hsv_converter|Add11~9 )) # (!\U5|hsv_converter|Add9~10_combout  & ((!\U5|hsv_converter|Add11~9 ) # (!\U5|hsv_converter|Add10~18_combout 
// ))))

	.dataa(\U5|hsv_converter|Add9~10_combout ),
	.datab(\U5|hsv_converter|Add10~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add11~9 ),
	.combout(\U5|hsv_converter|Add11~10_combout ),
	.cout(\U5|hsv_converter|Add11~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add11~10 .lut_mask = 16'h9617;
defparam \U5|hsv_converter|Add11~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N14
cycloneive_lcell_comb \U5|hsv_converter|Add11~12 (
// Equation(s):
// \U5|hsv_converter|Add11~12_combout  = ((\U5|hsv_converter|Add9~12_combout  $ (\U5|hsv_converter|Add10~18_combout  $ (!\U5|hsv_converter|Add11~11 )))) # (GND)
// \U5|hsv_converter|Add11~13  = CARRY((\U5|hsv_converter|Add9~12_combout  & ((\U5|hsv_converter|Add10~18_combout ) # (!\U5|hsv_converter|Add11~11 ))) # (!\U5|hsv_converter|Add9~12_combout  & (\U5|hsv_converter|Add10~18_combout  & !\U5|hsv_converter|Add11~11 
// )))

	.dataa(\U5|hsv_converter|Add9~12_combout ),
	.datab(\U5|hsv_converter|Add10~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add11~11 ),
	.combout(\U5|hsv_converter|Add11~12_combout ),
	.cout(\U5|hsv_converter|Add11~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add11~12 .lut_mask = 16'h698E;
defparam \U5|hsv_converter|Add11~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N16
cycloneive_lcell_comb \U5|hsv_converter|Add11~14 (
// Equation(s):
// \U5|hsv_converter|Add11~14_combout  = (\U5|hsv_converter|Add9~14_combout  & ((\U5|hsv_converter|Add10~18_combout  & (\U5|hsv_converter|Add11~13  & VCC)) # (!\U5|hsv_converter|Add10~18_combout  & (!\U5|hsv_converter|Add11~13 )))) # 
// (!\U5|hsv_converter|Add9~14_combout  & ((\U5|hsv_converter|Add10~18_combout  & (!\U5|hsv_converter|Add11~13 )) # (!\U5|hsv_converter|Add10~18_combout  & ((\U5|hsv_converter|Add11~13 ) # (GND)))))
// \U5|hsv_converter|Add11~15  = CARRY((\U5|hsv_converter|Add9~14_combout  & (!\U5|hsv_converter|Add10~18_combout  & !\U5|hsv_converter|Add11~13 )) # (!\U5|hsv_converter|Add9~14_combout  & ((!\U5|hsv_converter|Add11~13 ) # 
// (!\U5|hsv_converter|Add10~18_combout ))))

	.dataa(\U5|hsv_converter|Add9~14_combout ),
	.datab(\U5|hsv_converter|Add10~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add11~13 ),
	.combout(\U5|hsv_converter|Add11~14_combout ),
	.cout(\U5|hsv_converter|Add11~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add11~14 .lut_mask = 16'h9617;
defparam \U5|hsv_converter|Add11~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N18
cycloneive_lcell_comb \U5|hsv_converter|Add11~16 (
// Equation(s):
// \U5|hsv_converter|Add11~16_combout  = ((\U5|hsv_converter|Add9~16_combout  $ (\U5|hsv_converter|Add10~18_combout  $ (!\U5|hsv_converter|Add11~15 )))) # (GND)
// \U5|hsv_converter|Add11~17  = CARRY((\U5|hsv_converter|Add9~16_combout  & ((\U5|hsv_converter|Add10~18_combout ) # (!\U5|hsv_converter|Add11~15 ))) # (!\U5|hsv_converter|Add9~16_combout  & (\U5|hsv_converter|Add10~18_combout  & !\U5|hsv_converter|Add11~15 
// )))

	.dataa(\U5|hsv_converter|Add9~16_combout ),
	.datab(\U5|hsv_converter|Add10~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add11~15 ),
	.combout(\U5|hsv_converter|Add11~16_combout ),
	.cout(\U5|hsv_converter|Add11~17 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add11~16 .lut_mask = 16'h698E;
defparam \U5|hsv_converter|Add11~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N20
cycloneive_lcell_comb \U5|hsv_converter|Add11~18 (
// Equation(s):
// \U5|hsv_converter|Add11~18_combout  = \U5|hsv_converter|Add9~16_combout  $ (\U5|hsv_converter|Add11~17  $ (\U5|hsv_converter|Add10~18_combout ))

	.dataa(\U5|hsv_converter|Add9~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|hsv_converter|Add10~18_combout ),
	.cin(\U5|hsv_converter|Add11~17 ),
	.combout(\U5|hsv_converter|Add11~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Add11~18 .lut_mask = 16'hA55A;
defparam \U5|hsv_converter|Add11~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N28
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~16 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~16_combout  = ((\U5|hsv_converter|delta [1] & !\U5|hsv_converter|Add11~18_combout )) # (!\U5|hsv_converter|delta [0])

	.dataa(\U5|hsv_converter|delta [1]),
	.datab(gnd),
	.datac(\U5|hsv_converter|Add11~18_combout ),
	.datad(\U5|hsv_converter|delta [0]),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~16 .lut_mask = 16'h0AFF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N30
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~107 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~107_combout  = (\U5|hsv_converter|Add11~16_combout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~16_combout )) # (!\U5|hsv_converter|Equal0~1_combout ))) # 
// (!\U5|hsv_converter|Add11~16_combout  & (\U5|hsv_converter|Equal0~1_combout  & (!\U5|hsv_converter|delta [0] & !\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~16_combout )))

	.dataa(\U5|hsv_converter|Add11~16_combout ),
	.datab(\U5|hsv_converter|Equal0~1_combout ),
	.datac(\U5|hsv_converter|delta [0]),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~16_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~107_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~107 .lut_mask = 16'hAA26;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N22
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout  = (\U5|hsv_converter|delta [0] & (\U5|hsv_converter|Add11~14_combout  $ (VCC))) # (!\U5|hsv_converter|delta [0] & ((\U5|hsv_converter|Add11~14_combout ) # (GND)))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~1  = CARRY((\U5|hsv_converter|Add11~14_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|delta [0]),
	.datab(\U5|hsv_converter|Add11~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N24
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~107_combout  & ((\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~1 )) # (!\U5|hsv_converter|delta [1] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~1  & VCC)))) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~107_combout  & ((\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ) # (GND))) # (!\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~3  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~107_combout  & (\U5|hsv_converter|delta [1] & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~1 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~107_combout  & ((\U5|hsv_converter|delta [1]) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~107_combout ),
	.datab(\U5|hsv_converter|delta [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~2 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N0
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~115 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~115_combout  = ((\U5|hsv_converter|delta [1] & (\U5|hsv_converter|delta [0] & !\U5|hsv_converter|Add11~16_combout )) # (!\U5|hsv_converter|delta [1] & (!\U5|hsv_converter|delta [0]))) # 
// (!\U5|hsv_converter|Equal0~1_combout )

	.dataa(\U5|hsv_converter|delta [1]),
	.datab(\U5|hsv_converter|delta [0]),
	.datac(\U5|hsv_converter|Equal0~1_combout ),
	.datad(\U5|hsv_converter|Add11~16_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~115_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~115 .lut_mask = 16'h1F9F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N18
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~116 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~116_combout  = (\U5|hsv_converter|Add11~18_combout  & \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~115_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|hsv_converter|Add11~18_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~115_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~116_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~116 .lut_mask = 16'hF000;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N26
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout  = ((\U5|hsv_converter|delta [2] $ (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~116_combout  $ 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~5  = CARRY((\U5|hsv_converter|delta [2] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~116_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~3 )) # (!\U5|hsv_converter|delta [2] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~116_combout ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ))))

	.dataa(\U5|hsv_converter|delta [2]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~116_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~4 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N28
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  = !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~6 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N2
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[19]~18 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[19]~18_combout  = (\U5|hsv_converter|Equal0~2_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~107_combout ))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout )))) # (!\U5|hsv_converter|Equal0~2_combout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~107_combout ))))

	.dataa(\U5|hsv_converter|Equal0~2_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[9]~107_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[19]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[19]~18 .lut_mask = 16'hF0D8;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[19]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N16
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[20]~17 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[20]~17_combout  = (\U5|hsv_converter|Equal0~2_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~116_combout )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ))))) # (!\U5|hsv_converter|Equal0~2_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~116_combout ))

	.dataa(\U5|hsv_converter|Equal0~2_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[10]~116_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[20]~17_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[20]~17 .lut_mask = 16'hCCE4;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[20]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N4
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[18]~19 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[18]~19_combout  = (\U5|hsv_converter|Equal0~2_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & (\U5|hsv_converter|Add11~14_combout )) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ))))) # (!\U5|hsv_converter|Equal0~2_combout  & 
// (\U5|hsv_converter|Add11~14_combout ))

	.dataa(\U5|hsv_converter|Equal0~2_combout ),
	.datab(\U5|hsv_converter|Add11~14_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[18]~19_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[18]~19 .lut_mask = 16'hCCE4;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[18]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N6
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout  = (\U5|hsv_converter|Add11~12_combout  & ((GND) # (!\U5|hsv_converter|delta [0]))) # (!\U5|hsv_converter|Add11~12_combout  & (\U5|hsv_converter|delta [0] $ (GND)))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~1  = CARRY((\U5|hsv_converter|Add11~12_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|Add11~12_combout ),
	.datab(\U5|hsv_converter|delta [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N8
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout  = (\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[18]~19_combout  & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~1 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[18]~19_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[18]~19_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~1  & VCC)) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[18]~19_combout  & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~3  = CARRY((\U5|hsv_converter|delta [1] & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[18]~19_combout ))) # (!\U5|hsv_converter|delta [1] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[18]~19_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~1 )))

	.dataa(\U5|hsv_converter|delta [1]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[18]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~2 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N10
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout  = ((\U5|hsv_converter|delta [2] $ (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[19]~18_combout  $ 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~5  = CARRY((\U5|hsv_converter|delta [2] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[19]~18_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~3 )) # (!\U5|hsv_converter|delta [2] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[19]~18_combout ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ))))

	.dataa(\U5|hsv_converter|delta [2]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[19]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~4 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N12
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout  = (\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[20]~17_combout  & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~5 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[20]~17_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[20]~17_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~5  & VCC)) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[20]~17_combout  & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~7  = CARRY((\U5|hsv_converter|delta [3] & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[20]~17_combout ))) # (!\U5|hsv_converter|delta [3] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[20]~17_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~5 )))

	.dataa(\U5|hsv_converter|delta [3]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[20]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~6 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N14
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  = \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~8 .lut_mask = 16'hF0F0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N20
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[29]~21 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[29]~21_combout  = (\U5|hsv_converter|Equal0~0_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[19]~18_combout )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ))))) # (!\U5|hsv_converter|Equal0~0_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[19]~18_combout ))

	.dataa(\U5|hsv_converter|Equal0~0_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[19]~18_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[29]~21_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[29]~21 .lut_mask = 16'hCEC4;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[29]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N26
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[28]~22 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[28]~22_combout  = (\U5|hsv_converter|Equal0~0_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[18]~19_combout ))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout )))) # (!\U5|hsv_converter|Equal0~0_combout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[18]~19_combout ))))

	.dataa(\U5|hsv_converter|Equal0~0_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[18]~19_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[28]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[28]~22 .lut_mask = 16'hFD08;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[28]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N30
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[27]~23 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[27]~23_combout  = (\U5|hsv_converter|Equal0~0_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & (\U5|hsv_converter|Add11~12_combout )) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ))))) # (!\U5|hsv_converter|Equal0~0_combout  & 
// (\U5|hsv_converter|Add11~12_combout ))

	.dataa(\U5|hsv_converter|Add11~12_combout ),
	.datab(\U5|hsv_converter|Equal0~0_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[27]~23_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[27]~23 .lut_mask = 16'hAEA2;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[27]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N14
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout  = (\U5|hsv_converter|Add11~10_combout  & ((GND) # (!\U5|hsv_converter|delta [0]))) # (!\U5|hsv_converter|Add11~10_combout  & (\U5|hsv_converter|delta [0] $ (GND)))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~1  = CARRY((\U5|hsv_converter|Add11~10_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|Add11~10_combout ),
	.datab(\U5|hsv_converter|delta [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N16
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[27]~23_combout  & ((\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~1 )) # (!\U5|hsv_converter|delta [1] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~1  & VCC)))) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[27]~23_combout  & ((\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ) # (GND))) # (!\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~3  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[27]~23_combout  & (\U5|hsv_converter|delta [1] & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~1 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[27]~23_combout  & ((\U5|hsv_converter|delta [1]) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[27]~23_combout ),
	.datab(\U5|hsv_converter|delta [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~2 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N18
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout  = ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[28]~22_combout  $ (\U5|hsv_converter|delta [2] $ 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~5  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[28]~22_combout  & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ) 
// # (!\U5|hsv_converter|delta [2]))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[28]~22_combout  & (!\U5|hsv_converter|delta [2] & !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~3 )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[28]~22_combout ),
	.datab(\U5|hsv_converter|delta [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~4 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N20
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[29]~21_combout  & ((\U5|hsv_converter|delta [3] & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~5 )) # (!\U5|hsv_converter|delta [3] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~5  & VCC)))) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[29]~21_combout  & ((\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ) # (GND))) # (!\U5|hsv_converter|delta [3] & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~7  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[29]~21_combout  & (\U5|hsv_converter|delta [3] & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~5 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[29]~21_combout  & ((\U5|hsv_converter|delta [3]) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[29]~21_combout ),
	.datab(\U5|hsv_converter|delta [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~6 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N8
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~20 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~20_combout  = (\U5|hsv_converter|Equal0~0_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[20]~17_combout ))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout )))) # (!\U5|hsv_converter|Equal0~0_combout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[20]~17_combout ))))

	.dataa(\U5|hsv_converter|Equal0~0_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[20]~17_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~20_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~20 .lut_mask = 16'hFD08;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N22
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout  = ((\U5|hsv_converter|delta [4] $ (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~20_combout  $ 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~7 )))) # (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~9  = CARRY((\U5|hsv_converter|delta [4] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~20_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~7 )) # (!\U5|hsv_converter|delta [4] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~20_combout ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ))))

	.dataa(\U5|hsv_converter|delta [4]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~8 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N24
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~10 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  = !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~10 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N30
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[39]~25 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[39]~25_combout  = (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[29]~21_combout ))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout )))) # (!\U5|hsv_converter|Equal0~3_combout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[29]~21_combout ))))

	.dataa(\U5|hsv_converter|Equal0~3_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[29]~21_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[39]~25_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[39]~25 .lut_mask = 16'hF0D8;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[39]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N12
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[38]~26 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[38]~26_combout  = (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[28]~22_combout ))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout )))) # (!\U5|hsv_converter|Equal0~3_combout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[28]~22_combout ))))

	.dataa(\U5|hsv_converter|Equal0~3_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[28]~22_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[38]~26_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[38]~26 .lut_mask = 16'hF0D8;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[38]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N6
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[37]~27 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[37]~27_combout  = (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[27]~23_combout ))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout )))) # (!\U5|hsv_converter|Equal0~3_combout  & (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[27]~23_combout ))))

	.dataa(\U5|hsv_converter|Equal0~3_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[27]~23_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[37]~27_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[37]~27 .lut_mask = 16'hF0D8;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[37]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N28
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[36]~28 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[36]~28_combout  = (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & (\U5|hsv_converter|Add11~10_combout )) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ))))) # (!\U5|hsv_converter|Equal0~3_combout  & 
// (\U5|hsv_converter|Add11~10_combout ))

	.dataa(\U5|hsv_converter|Add11~10_combout ),
	.datab(\U5|hsv_converter|Equal0~3_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[36]~28_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[36]~28 .lut_mask = 16'hAAE2;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[36]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N4
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout  = (\U5|hsv_converter|delta [0] & (\U5|hsv_converter|Add11~8_combout  $ (VCC))) # (!\U5|hsv_converter|delta [0] & ((\U5|hsv_converter|Add11~8_combout ) # (GND)))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~1  = CARRY((\U5|hsv_converter|Add11~8_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|delta [0]),
	.datab(\U5|hsv_converter|Add11~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N6
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout  = (\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[36]~28_combout  & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~1 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[36]~28_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[36]~28_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~1  & VCC)) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[36]~28_combout  & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~3  = CARRY((\U5|hsv_converter|delta [1] & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[36]~28_combout ))) # (!\U5|hsv_converter|delta [1] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[36]~28_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~1 )))

	.dataa(\U5|hsv_converter|delta [1]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[36]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~2 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N8
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout  = ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[37]~27_combout  $ (\U5|hsv_converter|delta [2] $ 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~5  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[37]~27_combout  & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ) 
// # (!\U5|hsv_converter|delta [2]))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[37]~27_combout  & (!\U5|hsv_converter|delta [2] & !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~3 )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[37]~27_combout ),
	.datab(\U5|hsv_converter|delta [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~4 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N10
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout  = (\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[38]~26_combout  & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~5 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[38]~26_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[38]~26_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~5  & VCC)) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[38]~26_combout  & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~7  = CARRY((\U5|hsv_converter|delta [3] & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[38]~26_combout ))) # (!\U5|hsv_converter|delta [3] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[38]~26_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~5 )))

	.dataa(\U5|hsv_converter|delta [3]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[38]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~6 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N12
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout  = ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[39]~25_combout  $ (\U5|hsv_converter|delta [4] $ 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~7 )))) # (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~9  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[39]~25_combout  & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ) 
// # (!\U5|hsv_converter|delta [4]))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[39]~25_combout  & (!\U5|hsv_converter|delta [4] & !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~7 )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[39]~25_combout ),
	.datab(\U5|hsv_converter|delta [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~8 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N0
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[40]~24 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[40]~24_combout  = (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~20_combout )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ))))) # (!\U5|hsv_converter|Equal0~3_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~20_combout ))

	.dataa(\U5|hsv_converter|Equal0~3_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[30]~20_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[40]~24_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[40]~24 .lut_mask = 16'hCCE4;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[40]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N14
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~10 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout  = (\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[40]~24_combout  & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~9 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[40]~24_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[40]~24_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~9  & VCC)) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[40]~24_combout  & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~11  = CARRY((\U5|hsv_converter|delta [5] & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[40]~24_combout ))) # (!\U5|hsv_converter|delta [5] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[40]~24_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~9 )))

	.dataa(\U5|hsv_converter|delta [5]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[40]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~10 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N16
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~12 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  = \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~12 .lut_mask = 16'hF0F0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N22
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[49]~30 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[49]~30_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[39]~25_combout )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ))))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[39]~25_combout ))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[39]~25_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[49]~30_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[49]~30 .lut_mask = 16'hCCE4;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[49]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N28
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~29 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~29_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[40]~24_combout )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ))))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[40]~24_combout ))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[40]~24_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~29_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~29 .lut_mask = 16'hCCE4;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N20
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[48]~31 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[48]~31_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[38]~26_combout ))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout )))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & 
// (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[38]~26_combout ))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[38]~26_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[48]~31_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[48]~31 .lut_mask = 16'hCCAC;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[48]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N20
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[37]~27_combout )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ))))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[37]~27_combout ))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[37]~27_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32 .lut_mask = 16'hCCE4;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N22
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[46]~33 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[46]~33_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[36]~28_combout ))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout )))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & 
// (((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[36]~28_combout ))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[36]~28_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[46]~33_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[46]~33 .lut_mask = 16'hCCAC;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[46]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N30
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[45]~34 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[45]~34_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\U5|hsv_converter|Add11~8_combout )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ))))) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & (\U5|hsv_converter|Add11~8_combout ))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout ),
	.datab(\U5|hsv_converter|Add11~8_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[45]~34_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[45]~34 .lut_mask = 16'hCCE4;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[45]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N0
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout  = (\U5|hsv_converter|delta [0] & (\U5|hsv_converter|Add11~6_combout  $ (VCC))) # (!\U5|hsv_converter|delta [0] & ((\U5|hsv_converter|Add11~6_combout ) # (GND)))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~1  = CARRY((\U5|hsv_converter|Add11~6_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|delta [0]),
	.datab(\U5|hsv_converter|Add11~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N2
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[45]~34_combout  & ((\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~1 )) # (!\U5|hsv_converter|delta [1] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~1  & VCC)))) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[45]~34_combout  & ((\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ) # (GND))) # (!\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~3  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[45]~34_combout  & (\U5|hsv_converter|delta [1] & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~1 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[45]~34_combout  & ((\U5|hsv_converter|delta [1]) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[45]~34_combout ),
	.datab(\U5|hsv_converter|delta [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~2 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N4
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout  = ((\U5|hsv_converter|delta [2] $ (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[46]~33_combout  $ 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~5  = CARRY((\U5|hsv_converter|delta [2] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[46]~33_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~3 )) # (!\U5|hsv_converter|delta [2] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[46]~33_combout ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ))))

	.dataa(\U5|hsv_converter|delta [2]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[46]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~4 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N6
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout  = (\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32_combout  & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~5 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~5  & VCC)) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32_combout  & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~7  = CARRY((\U5|hsv_converter|delta [3] & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32_combout ))) # (!\U5|hsv_converter|delta [3] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~5 )))

	.dataa(\U5|hsv_converter|delta [3]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~6 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N8
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout  = ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[48]~31_combout  $ (\U5|hsv_converter|delta [4] $ 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~7 )))) # (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~9  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[48]~31_combout  & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ) 
// # (!\U5|hsv_converter|delta [4]))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[48]~31_combout  & (!\U5|hsv_converter|delta [4] & !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~7 )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[48]~31_combout ),
	.datab(\U5|hsv_converter|delta [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~8 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N10
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~10 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[49]~30_combout  & ((\U5|hsv_converter|delta [5] & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~9 )) # (!\U5|hsv_converter|delta [5] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~9  & VCC)))) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[49]~30_combout  & ((\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ) # (GND))) # (!\U5|hsv_converter|delta [5] & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~11  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[49]~30_combout  & (\U5|hsv_converter|delta [5] & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~9 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[49]~30_combout  & ((\U5|hsv_converter|delta [5]) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[49]~30_combout ),
	.datab(\U5|hsv_converter|delta [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~10 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N12
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~12 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout  = ((\U5|hsv_converter|delta [6] $ (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~29_combout  $ 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~11 )))) # (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~13  = CARRY((\U5|hsv_converter|delta [6] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~29_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~11 )) # (!\U5|hsv_converter|delta [6] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~29_combout ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ))))

	.dataa(\U5|hsv_converter|delta [6]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~12 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N14
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~14 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  = !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~14 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N24
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[59]~36 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[59]~36_combout  = (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[49]~30_combout )) # (!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[49]~30_combout )) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout )))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[49]~30_combout ),
	.datab(\U5|hsv_converter|delta [7]),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[59]~36_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[59]~36 .lut_mask = 16'hABA8;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[59]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N20
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~37 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~37_combout  = (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[48]~31_combout )) # (!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[48]~31_combout )) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout )))))

	.dataa(\U5|hsv_converter|delta [7]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[48]~31_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~37_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~37 .lut_mask = 16'hCDC8;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N30
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[57]~38 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[57]~38_combout  = (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32_combout )) # (!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32_combout )) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout )))))

	.dataa(\U5|hsv_converter|delta [7]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[47]~32_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[57]~38_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[57]~38 .lut_mask = 16'hCDC8;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[57]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N28
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~39 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~39_combout  = (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[46]~33_combout )) # (!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[46]~33_combout )) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout )))))

	.dataa(\U5|hsv_converter|delta [7]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[46]~33_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~39_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~39 .lut_mask = 16'hCDC8;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N16
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[55]~40 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[55]~40_combout  = (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[45]~34_combout )) # (!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[45]~34_combout )) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout )))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[45]~34_combout ),
	.datab(\U5|hsv_converter|delta [7]),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[55]~40_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[55]~40 .lut_mask = 16'hABA8;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[55]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N26
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[54]~41 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[54]~41_combout  = (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Add11~6_combout )) # (!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\U5|hsv_converter|Add11~6_combout )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout )))))

	.dataa(\U5|hsv_converter|Add11~6_combout ),
	.datab(\U5|hsv_converter|delta [7]),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[54]~41_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[54]~41 .lut_mask = 16'hABA8;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[54]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N2
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout  = (\U5|hsv_converter|delta [0] & (\U5|hsv_converter|Add11~4_combout  $ (VCC))) # (!\U5|hsv_converter|delta [0] & ((\U5|hsv_converter|Add11~4_combout ) # (GND)))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~1  = CARRY((\U5|hsv_converter|Add11~4_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|delta [0]),
	.datab(\U5|hsv_converter|Add11~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N4
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[54]~41_combout  & ((\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~1 )) # (!\U5|hsv_converter|delta [1] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~1  & VCC)))) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[54]~41_combout  & ((\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ) # (GND))) # (!\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~3  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[54]~41_combout  & (\U5|hsv_converter|delta [1] & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~1 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[54]~41_combout  & ((\U5|hsv_converter|delta [1]) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[54]~41_combout ),
	.datab(\U5|hsv_converter|delta [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N6
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout  = ((\U5|hsv_converter|delta [2] $ (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[55]~40_combout  $ 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~5  = CARRY((\U5|hsv_converter|delta [2] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[55]~40_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~3 )) # (!\U5|hsv_converter|delta [2] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[55]~40_combout ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ))))

	.dataa(\U5|hsv_converter|delta [2]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[55]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N8
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout  = (\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~39_combout  & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~5 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~39_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~39_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & VCC)) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~39_combout  & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~7  = CARRY((\U5|hsv_converter|delta [3] & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~39_combout ))) # (!\U5|hsv_converter|delta [3] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~39_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~5 )))

	.dataa(\U5|hsv_converter|delta [3]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N10
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout  = ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[57]~38_combout  $ (\U5|hsv_converter|delta [4] $ 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~7 )))) # (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~9  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[57]~38_combout  & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ) 
// # (!\U5|hsv_converter|delta [4]))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[57]~38_combout  & (!\U5|hsv_converter|delta [4] & !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~7 )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[57]~38_combout ),
	.datab(\U5|hsv_converter|delta [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~8 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N12
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~10 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  = (\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~37_combout  & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~9 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~37_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~37_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~9  & VCC)) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~37_combout  & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~11  = CARRY((\U5|hsv_converter|delta [5] & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~37_combout ))) # (!\U5|hsv_converter|delta [5] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~37_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~9 )))

	.dataa(\U5|hsv_converter|delta [5]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N14
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~12 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout  = ((\U5|hsv_converter|delta [6] $ (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[59]~36_combout  $ 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~11 )))) # (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~13  = CARRY((\U5|hsv_converter|delta [6] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[59]~36_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~11 )) # (!\U5|hsv_converter|delta [6] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[59]~36_combout ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ))))

	.dataa(\U5|hsv_converter|delta [6]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[59]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~12 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N18
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~35 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~35_combout  = (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~29_combout )) # (!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~29_combout )) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout )))))

	.dataa(\U5|hsv_converter|delta [7]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[50]~29_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~35_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~35 .lut_mask = 16'hCDC8;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N16
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~14 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout  = (\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~35_combout  & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~13 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~35_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ) 
// # (GND))))) # (!\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~35_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~13  & VCC)) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~35_combout  & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~15  = CARRY((\U5|hsv_converter|delta [7] & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~35_combout ))) # (!\U5|hsv_converter|delta [7] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~35_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~13 )))

	.dataa(\U5|hsv_converter|delta [7]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~14 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N18
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  = \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~15 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16 .lut_mask = 16'hF0F0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N26
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[70]~43 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[70]~43_combout  = (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout )

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datac(gnd),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[70]~43_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[70]~43 .lut_mask = 16'h3300;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[70]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N4
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[70]~42 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[70]~42_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~35_combout  & \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout )

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[60]~35_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[70]~42_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[70]~42 .lut_mask = 16'hAA00;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[70]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N10
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[69]~44 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[69]~44_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[59]~36_combout 
// ))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[59]~36_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[69]~44_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[69]~44 .lut_mask = 16'hF0AA;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[69]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N0
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[68]~45 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[68]~45_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~37_combout 
// ))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[58]~37_combout ),
	.datac(gnd),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[68]~45_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[68]~45 .lut_mask = 16'hCCAA;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[68]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N0
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~46 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~46_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[57]~38_combout 
// ))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[57]~38_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~46_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~46 .lut_mask = 16'hF0AA;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N30
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[66]~47 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[66]~47_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~39_combout )) 
// # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[56]~39_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[66]~47_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[66]~47 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[66]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N20
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~48 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~48_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[55]~40_combout )) 
// # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[55]~40_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~48_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~48 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N24
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[64]~49 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[64]~49_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[54]~41_combout )) 
// # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[54]~41_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[64]~49_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[64]~49 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[64]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N26
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[63]~50 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[63]~50_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\U5|hsv_converter|Add11~4_combout ))) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.datac(\U5|hsv_converter|Add11~4_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[63]~50_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[63]~50 .lut_mask = 16'hF0CC;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[63]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N12
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout  = (\U5|hsv_converter|delta [0] & (\U5|hsv_converter|Add11~2_combout  $ (VCC))) # (!\U5|hsv_converter|delta [0] & ((\U5|hsv_converter|Add11~2_combout ) # (GND)))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~1  = CARRY((\U5|hsv_converter|Add11~2_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|delta [0]),
	.datab(\U5|hsv_converter|Add11~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N14
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout  = (\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[63]~50_combout  & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~1 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[63]~50_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[63]~50_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~1  & VCC)) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[63]~50_combout  & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~3  = CARRY((\U5|hsv_converter|delta [1] & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[63]~50_combout ))) # (!\U5|hsv_converter|delta [1] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[63]~50_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~1 )))

	.dataa(\U5|hsv_converter|delta [1]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[63]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~2 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N16
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout  = ((\U5|hsv_converter|delta [2] $ (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[64]~49_combout  $ 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~5  = CARRY((\U5|hsv_converter|delta [2] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[64]~49_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~3 )) # (!\U5|hsv_converter|delta [2] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[64]~49_combout ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ))))

	.dataa(\U5|hsv_converter|delta [2]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[64]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~4 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N18
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout  = (\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~48_combout  & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~5 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~48_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~48_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~5  & VCC)) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~48_combout  & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~7  = CARRY((\U5|hsv_converter|delta [3] & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~48_combout ))) # (!\U5|hsv_converter|delta [3] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~48_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~5 )))

	.dataa(\U5|hsv_converter|delta [3]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~6 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N20
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout  = ((\U5|hsv_converter|delta [4] $ (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[66]~47_combout  $ 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~7 )))) # (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~9  = CARRY((\U5|hsv_converter|delta [4] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[66]~47_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~7 )) # (!\U5|hsv_converter|delta [4] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[66]~47_combout ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ))))

	.dataa(\U5|hsv_converter|delta [4]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[66]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~8 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N22
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~10 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout  = (\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~46_combout  & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~9 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~46_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~46_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~9  & VCC)) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~46_combout  & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~11  = CARRY((\U5|hsv_converter|delta [5] & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~46_combout ))) # (!\U5|hsv_converter|delta [5] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~46_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~9 )))

	.dataa(\U5|hsv_converter|delta [5]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~10 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N24
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~12 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout  = ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[68]~45_combout  $ (\U5|hsv_converter|delta [6] $ 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~11 )))) # (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~13  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[68]~45_combout  & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~11 
// ) # (!\U5|hsv_converter|delta [6]))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[68]~45_combout  & (!\U5|hsv_converter|delta [6] & !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~11 )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[68]~45_combout ),
	.datab(\U5|hsv_converter|delta [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~12 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N26
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~14 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[69]~44_combout  & ((\U5|hsv_converter|delta [7] & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~13 )) # (!\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~13  & VCC)))) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[69]~44_combout  & ((\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ) # (GND))) # (!\U5|hsv_converter|delta [7] & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~15  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[69]~44_combout  & (\U5|hsv_converter|delta [7] & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~13 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[69]~44_combout  & ((\U5|hsv_converter|delta [7]) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[69]~44_combout ),
	.datab(\U5|hsv_converter|delta [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~14 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N28
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~17 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~17_cout  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[70]~43_combout ) # 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[70]~42_combout ) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~15 )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[70]~43_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[70]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ),
	.combout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~17_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~17 .lut_mask = 16'h00EF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N30
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  = !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~17_cout ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N6
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[79]~108 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[79]~108_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[59]~36_combout ))) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[59]~36_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[79]~108_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[79]~108 .lut_mask = 16'hCA00;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[79]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N6
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[79]~51 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[79]~51_combout  = (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[79]~51_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[79]~51 .lut_mask = 16'h0F00;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[79]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N4
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[78]~52 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[78]~52_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[68]~45_combout )) 
// # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[68]~45_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[78]~52_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[78]~52 .lut_mask = 16'hF3C0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[78]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N8
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[77]~53 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[77]~53_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~46_combout 
// ))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[67]~46_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[77]~53_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[77]~53 .lut_mask = 16'hFA0A;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[77]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N10
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~54 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~54_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[66]~47_combout 
// ))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[66]~47_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~54_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~54 .lut_mask = 16'hF0CC;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N4
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[75]~55 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[75]~55_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~48_combout 
// ))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[65]~48_combout ),
	.datac(gnd),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[75]~55_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[75]~55 .lut_mask = 16'hCCAA;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[75]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N8
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~56 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~56_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[64]~49_combout )) 
// # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[64]~49_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~56_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~56 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N30
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[73]~57 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[73]~57_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[63]~50_combout )) 
// # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[63]~50_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[73]~57_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[73]~57 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[73]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N2
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[72]~58 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[72]~58_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U5|hsv_converter|Add11~2_combout )) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Add11~2_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[72]~58_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[72]~58 .lut_mask = 16'hCFC0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[72]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N12
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout  = (\U5|hsv_converter|Add11~0_combout  & ((GND) # (!\U5|hsv_converter|delta [0]))) # (!\U5|hsv_converter|Add11~0_combout  & (\U5|hsv_converter|delta [0] $ (GND)))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~1  = CARRY((\U5|hsv_converter|Add11~0_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|Add11~0_combout ),
	.datab(\U5|hsv_converter|delta [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N14
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[72]~58_combout  & ((\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~1 )) # (!\U5|hsv_converter|delta [1] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~1  & VCC)))) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[72]~58_combout  & ((\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ) # (GND))) # (!\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~3  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[72]~58_combout  & (\U5|hsv_converter|delta [1] & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~1 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[72]~58_combout  & ((\U5|hsv_converter|delta [1]) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[72]~58_combout ),
	.datab(\U5|hsv_converter|delta [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~2 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N16
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout  = ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[73]~57_combout  $ (\U5|hsv_converter|delta [2] $ 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~5  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[73]~57_combout  & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ) 
// # (!\U5|hsv_converter|delta [2]))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[73]~57_combout  & (!\U5|hsv_converter|delta [2] & !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~3 )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[73]~57_combout ),
	.datab(\U5|hsv_converter|delta [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~4 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N18
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout  = (\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~56_combout  & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~5 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~56_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~56_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~5  & VCC)) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~56_combout  & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~7  = CARRY((\U5|hsv_converter|delta [3] & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~56_combout ))) # (!\U5|hsv_converter|delta [3] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~56_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~5 )))

	.dataa(\U5|hsv_converter|delta [3]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~6 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N20
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout  = ((\U5|hsv_converter|delta [4] $ (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[75]~55_combout  $ 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~7 )))) # (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~9  = CARRY((\U5|hsv_converter|delta [4] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[75]~55_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~7 )) # (!\U5|hsv_converter|delta [4] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[75]~55_combout ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ))))

	.dataa(\U5|hsv_converter|delta [4]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[75]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~8 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N22
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~10 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~54_combout  & ((\U5|hsv_converter|delta [5] & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~9 )) # (!\U5|hsv_converter|delta [5] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~9  & VCC)))) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~54_combout  & ((\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ) # (GND))) # (!\U5|hsv_converter|delta [5] & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~11  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~54_combout  & (\U5|hsv_converter|delta [5] & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~9 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~54_combout  & ((\U5|hsv_converter|delta [5]) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~54_combout ),
	.datab(\U5|hsv_converter|delta [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~10 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N24
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~12 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout  = ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[77]~53_combout  $ (\U5|hsv_converter|delta [6] $ 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~11 )))) # (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~13  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[77]~53_combout  & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~11 
// ) # (!\U5|hsv_converter|delta [6]))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[77]~53_combout  & (!\U5|hsv_converter|delta [6] & !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~11 )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[77]~53_combout ),
	.datab(\U5|hsv_converter|delta [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~12 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N26
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~14 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout  = (\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[78]~52_combout  & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~13 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[78]~52_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ) 
// # (GND))))) # (!\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[78]~52_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~13  & VCC)) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[78]~52_combout  & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~15  = CARRY((\U5|hsv_converter|delta [7] & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[78]~52_combout ))) # (!\U5|hsv_converter|delta [7] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[78]~52_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~13 )))

	.dataa(\U5|hsv_converter|delta [7]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[78]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~14 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N28
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~17 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~17_cout  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[79]~108_combout ) # 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[79]~51_combout ) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~15 )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[79]~108_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[79]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ),
	.combout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~17_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~17 .lut_mask = 16'h00EF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N30
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  = !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~17_cout ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N26
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[88]~109 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[88]~109_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[68]~45_combout ))) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[68]~45_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[88]~109_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[88]~109 .lut_mask = 16'hE400;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[88]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N28
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[88]~59 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[88]~59_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[88]~59_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[88]~59 .lut_mask = 16'h00F0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[88]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N2
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[87]~60 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[87]~60_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[77]~53_combout )) 
// # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[77]~53_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[87]~60_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[87]~60 .lut_mask = 16'hCFC0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[87]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N2
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[86]~61 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[86]~61_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~54_combout 
// ))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[76]~54_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[86]~61_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[86]~61 .lut_mask = 16'hFA0A;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[86]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N4
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~62 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~62_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[75]~55_combout )) 
// # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[75]~55_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~62_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~62 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N0
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[84]~63 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[84]~63_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~56_combout )) 
// # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[74]~56_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[84]~63_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[84]~63 .lut_mask = 16'hCFC0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[84]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N28
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~64 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~64_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[73]~57_combout )) 
// # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[73]~57_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~64_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~64 .lut_mask = 16'hAFA0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N2
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[82]~65 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[82]~65_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[72]~58_combout )) 
// # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[72]~58_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[82]~65_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[82]~65 .lut_mask = 16'hAFA0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[82]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N8
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[81]~66 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[81]~66_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & (\U5|hsv_converter|Add11~0_combout )) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Add11~0_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[81]~66_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[81]~66 .lut_mask = 16'hCFC0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[81]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N6
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout  = (\U5|hsv_converter|Add10~6_combout  & ((GND) # (!\U5|hsv_converter|delta [0]))) # (!\U5|hsv_converter|Add10~6_combout  & (\U5|hsv_converter|delta [0] $ (GND)))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~1  = CARRY((\U5|hsv_converter|Add10~6_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|Add10~6_combout ),
	.datab(\U5|hsv_converter|delta [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N8
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout  = (\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[81]~66_combout  & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~1 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[81]~66_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ) 
// # (GND))))) # (!\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[81]~66_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~1  & VCC)) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[81]~66_combout  & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~3  = CARRY((\U5|hsv_converter|delta [1] & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[81]~66_combout ))) # (!\U5|hsv_converter|delta [1] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[81]~66_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~1 )))

	.dataa(\U5|hsv_converter|delta [1]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[81]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~2 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N10
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout  = ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[82]~65_combout  $ (\U5|hsv_converter|delta [2] $ 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~5  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[82]~65_combout  & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~3 
// ) # (!\U5|hsv_converter|delta [2]))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[82]~65_combout  & (!\U5|hsv_converter|delta [2] & !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~3 )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[82]~65_combout ),
	.datab(\U5|hsv_converter|delta [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~4 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N12
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout  = (\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~64_combout  & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~5 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~64_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ) 
// # (GND))))) # (!\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~64_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~5  & VCC)) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~64_combout  & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~7  = CARRY((\U5|hsv_converter|delta [3] & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~64_combout ))) # (!\U5|hsv_converter|delta [3] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~64_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~5 )))

	.dataa(\U5|hsv_converter|delta [3]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~6 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N14
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout  = ((\U5|hsv_converter|delta [4] $ (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[84]~63_combout  $ 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~7 )))) # (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~9  = CARRY((\U5|hsv_converter|delta [4] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[84]~63_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~7 )) # (!\U5|hsv_converter|delta [4] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[84]~63_combout ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ))))

	.dataa(\U5|hsv_converter|delta [4]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[84]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~8 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N16
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~10 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout  = (\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~62_combout  & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~9 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~62_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ) 
// # (GND))))) # (!\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~62_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~9  & VCC)) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~62_combout  & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~11  = CARRY((\U5|hsv_converter|delta [5] & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~62_combout ))) # (!\U5|hsv_converter|delta [5] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~62_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~9 )))

	.dataa(\U5|hsv_converter|delta [5]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~10 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N18
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~12 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout  = ((\U5|hsv_converter|delta [6] $ (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[86]~61_combout  $ 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~11 )))) # (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~13  = CARRY((\U5|hsv_converter|delta [6] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[86]~61_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~11 )) # (!\U5|hsv_converter|delta [6] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[86]~61_combout ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ))))

	.dataa(\U5|hsv_converter|delta [6]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[86]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~12 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N20
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~14 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout  = (\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[87]~60_combout  & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~13 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[87]~60_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~13 
// ) # (GND))))) # (!\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[87]~60_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~13  & VCC)) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[87]~60_combout  & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~15  = CARRY((\U5|hsv_converter|delta [7] & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[87]~60_combout ))) # (!\U5|hsv_converter|delta [7] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[87]~60_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~13 )))

	.dataa(\U5|hsv_converter|delta [7]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[87]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~14 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N22
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~17 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~17_cout  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[88]~109_combout ) # 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[88]~59_combout ) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~15 )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[88]~109_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[88]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ),
	.combout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~17_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~17 .lut_mask = 16'h00EF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N24
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  = !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~17_cout ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N30
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[97]~67 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[97]~67_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout )

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ),
	.datac(gnd),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[97]~67_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[97]~67 .lut_mask = 16'h00CC;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[97]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N26
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[97]~110 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[97]~110_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[77]~53_combout )) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout )))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[77]~53_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[97]~110_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[97]~110 .lut_mask = 16'hD800;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[97]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N0
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[96]~68 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[96]~68_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[86]~61_combout 
// ))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[86]~61_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[96]~68_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[96]~68 .lut_mask = 16'hF0CC;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[96]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N0
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[95]~69 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[95]~69_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~62_combout 
// ))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[85]~62_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[95]~69_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[95]~69 .lut_mask = 16'hF0CC;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[95]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N22
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~70 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~70_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[84]~63_combout 
// )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[84]~63_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~70_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~70 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N22
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[93]~71 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[93]~71_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~64_combout 
// ))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[83]~64_combout ),
	.datac(gnd),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[93]~71_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[93]~71 .lut_mask = 16'hCCAA;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[93]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N28
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~72 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~72_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[82]~65_combout 
// )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[82]~65_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~72_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~72 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N24
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[91]~73 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[91]~73_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[81]~66_combout 
// ))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[81]~66_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[91]~73_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[91]~73 .lut_mask = 16'hF0AA;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[91]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N10
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[90]~74 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[90]~74_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & (\U5|hsv_converter|Add10~6_combout )) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout )))

	.dataa(\U5|hsv_converter|Add10~6_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[90]~74_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[90]~74 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[90]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N2
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout  = (\U5|hsv_converter|delta [0] & (\U5|hsv_converter|Add10~4_combout  $ (VCC))) # (!\U5|hsv_converter|delta [0] & ((\U5|hsv_converter|Add10~4_combout ) # (GND)))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~1  = CARRY((\U5|hsv_converter|Add10~4_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|delta [0]),
	.datab(\U5|hsv_converter|Add10~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N4
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout  = (\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[90]~74_combout  & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~1 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[90]~74_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ) 
// # (GND))))) # (!\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[90]~74_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~1  & VCC)) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[90]~74_combout  & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~3  = CARRY((\U5|hsv_converter|delta [1] & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[90]~74_combout ))) # (!\U5|hsv_converter|delta [1] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[90]~74_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~1 )))

	.dataa(\U5|hsv_converter|delta [1]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[90]~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~2 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N6
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout  = ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[91]~73_combout  $ (\U5|hsv_converter|delta [2] $ 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~5  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[91]~73_combout  & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~3 
// ) # (!\U5|hsv_converter|delta [2]))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[91]~73_combout  & (!\U5|hsv_converter|delta [2] & !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~3 )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[91]~73_combout ),
	.datab(\U5|hsv_converter|delta [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~4 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N8
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout  = (\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~72_combout  & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~5 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~72_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ) 
// # (GND))))) # (!\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~72_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~5  & VCC)) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~72_combout  & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~7  = CARRY((\U5|hsv_converter|delta [3] & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~72_combout ))) # (!\U5|hsv_converter|delta [3] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~72_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~5 )))

	.dataa(\U5|hsv_converter|delta [3]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~6 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N10
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout  = ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[93]~71_combout  $ (\U5|hsv_converter|delta [4] $ 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~7 )))) # (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~9  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[93]~71_combout  & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~7 
// ) # (!\U5|hsv_converter|delta [4]))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[93]~71_combout  & (!\U5|hsv_converter|delta [4] & !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~7 )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[93]~71_combout ),
	.datab(\U5|hsv_converter|delta [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~8 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N12
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~10 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~70_combout  & ((\U5|hsv_converter|delta [5] & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~9 )) # (!\U5|hsv_converter|delta [5] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~9  & VCC)))) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~70_combout  & ((\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ) # (GND))) # (!\U5|hsv_converter|delta [5] & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~11  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~70_combout  & (\U5|hsv_converter|delta [5] & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~9 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~70_combout  & ((\U5|hsv_converter|delta [5]) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~70_combout ),
	.datab(\U5|hsv_converter|delta [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~10 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N14
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~12 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout  = ((\U5|hsv_converter|delta [6] $ (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[95]~69_combout  $ 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~11 )))) # (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~13  = CARRY((\U5|hsv_converter|delta [6] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[95]~69_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~11 )) # (!\U5|hsv_converter|delta [6] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[95]~69_combout ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ))))

	.dataa(\U5|hsv_converter|delta [6]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[95]~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~12 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N16
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~14 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout  = (\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[96]~68_combout  & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~13 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[96]~68_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~13 
// ) # (GND))))) # (!\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[96]~68_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~13  & VCC)) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[96]~68_combout  & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~15  = CARRY((\U5|hsv_converter|delta [7] & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[96]~68_combout ))) # (!\U5|hsv_converter|delta [7] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[96]~68_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~13 )))

	.dataa(\U5|hsv_converter|delta [7]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[96]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~14 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N18
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~17 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~17_cout  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[97]~67_combout ) # 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[97]~110_combout ) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~15 )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[97]~67_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[97]~110_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ),
	.combout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~17_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~17 .lut_mask = 16'h00EF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N20
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  = !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~17_cout ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N6
cycloneive_lcell_comb \U5|hsv_converter|Add12~0 (
// Equation(s):
// \U5|hsv_converter|Add12~0_combout  = \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  $ (GND)
// \U5|hsv_converter|Add12~1  = CARRY(!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout )

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Add12~0_combout ),
	.cout(\U5|hsv_converter|Add12~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add12~0 .lut_mask = 16'hCC33;
defparam \U5|hsv_converter|Add12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N8
cycloneive_lcell_comb \U5|hsv_converter|Add12~2 (
// Equation(s):
// \U5|hsv_converter|Add12~2_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & (!\U5|hsv_converter|Add12~1 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout 
//  & (\U5|hsv_converter|Add12~1  & VCC))
// \U5|hsv_converter|Add12~3  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & !\U5|hsv_converter|Add12~1 ))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add12~1 ),
	.combout(\U5|hsv_converter|Add12~2_combout ),
	.cout(\U5|hsv_converter|Add12~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add12~2 .lut_mask = 16'h5A0A;
defparam \U5|hsv_converter|Add12~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N10
cycloneive_lcell_comb \U5|hsv_converter|Add12~4 (
// Equation(s):
// \U5|hsv_converter|Add12~4_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & (\U5|hsv_converter|Add12~3  $ (GND))) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & ((GND) # (!\U5|hsv_converter|Add12~3 )))
// \U5|hsv_converter|Add12~5  = CARRY((!\U5|hsv_converter|Add12~3 ) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add12~3 ),
	.combout(\U5|hsv_converter|Add12~4_combout ),
	.cout(\U5|hsv_converter|Add12~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add12~4 .lut_mask = 16'hA55F;
defparam \U5|hsv_converter|Add12~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y32_N3
dffeas \U5|hsv_converter|max_channel.00 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|hsv_converter|always0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|max_channel.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|max_channel.00 .is_wysiwyg = "true";
defparam \U5|hsv_converter|max_channel.00 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N13
dffeas \U5|hsv_converter|max_channel_d.00 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|hsv_converter|max_channel.00~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|max_channel_d.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|max_channel_d.00 .is_wysiwyg = "true";
defparam \U5|hsv_converter|max_channel_d.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
cycloneive_lcell_comb \U5|hsv_converter|max_channel~5 (
// Equation(s):
// \U5|hsv_converter|max_channel~5_combout  = (\U5|hsv_converter|always0~2_combout  & \U5|hsv_converter|always0~5_combout )

	.dataa(gnd),
	.datab(\U5|hsv_converter|always0~2_combout ),
	.datac(gnd),
	.datad(\U5|hsv_converter|always0~5_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|max_channel~5_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|max_channel~5 .lut_mask = 16'hCC00;
defparam \U5|hsv_converter|max_channel~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N19
dffeas \U5|hsv_converter|max_channel.10 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|hsv_converter|max_channel~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|max_channel.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|max_channel.10 .is_wysiwyg = "true";
defparam \U5|hsv_converter|max_channel.10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneive_lcell_comb \U5|hsv_converter|max_channel_d.10~feeder (
// Equation(s):
// \U5|hsv_converter|max_channel_d.10~feeder_combout  = \U5|hsv_converter|max_channel.10~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|hsv_converter|max_channel.10~q ),
	.cin(gnd),
	.combout(\U5|hsv_converter|max_channel_d.10~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|max_channel_d.10~feeder .lut_mask = 16'hFF00;
defparam \U5|hsv_converter|max_channel_d.10~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N13
dffeas \U5|hsv_converter|max_channel_d.10 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|hsv_converter|max_channel_d.10~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|max_channel_d.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|max_channel_d.10 .is_wysiwyg = "true";
defparam \U5|hsv_converter|max_channel_d.10 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y27_N5
dffeas \U5|hsv_converter|b8_d[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|center_blue [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|b8_d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|b8_d[7] .is_wysiwyg = "true";
defparam \U5|hsv_converter|b8_d[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y27_N27
dffeas \U5|hsv_converter|b8_d[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|center_blue [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|b8_d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|b8_d[6] .is_wysiwyg = "true";
defparam \U5|hsv_converter|b8_d[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N30
cycloneive_lcell_comb \U5|hsv_converter|b8_d[5]~feeder (
// Equation(s):
// \U5|hsv_converter|b8_d[5]~feeder_combout  = \U5|center_blue [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|center_blue [1]),
	.cin(gnd),
	.combout(\U5|hsv_converter|b8_d[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|b8_d[5]~feeder .lut_mask = 16'hFF00;
defparam \U5|hsv_converter|b8_d[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N31
dffeas \U5|hsv_converter|b8_d[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|hsv_converter|b8_d[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|b8_d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|b8_d[5] .is_wysiwyg = "true";
defparam \U5|hsv_converter|b8_d[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N28
cycloneive_lcell_comb \U5|hsv_converter|b8_d[4]~feeder (
// Equation(s):
// \U5|hsv_converter|b8_d[4]~feeder_combout  = \U5|center_blue [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|center_blue [0]),
	.cin(gnd),
	.combout(\U5|hsv_converter|b8_d[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|b8_d[4]~feeder .lut_mask = 16'hFF00;
defparam \U5|hsv_converter|b8_d[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N29
dffeas \U5|hsv_converter|b8_d[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|hsv_converter|b8_d[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|b8_d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|b8_d[4] .is_wysiwyg = "true";
defparam \U5|hsv_converter|b8_d[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N4
cycloneive_lcell_comb \U5|hsv_converter|Add1~0 (
// Equation(s):
// \U5|hsv_converter|Add1~0_combout  = (\U5|hsv_converter|g8_d [4] & ((GND) # (!\U5|hsv_converter|b8_d [4]))) # (!\U5|hsv_converter|g8_d [4] & (\U5|hsv_converter|b8_d [4] $ (GND)))
// \U5|hsv_converter|Add1~1  = CARRY((\U5|hsv_converter|g8_d [4]) # (!\U5|hsv_converter|b8_d [4]))

	.dataa(\U5|hsv_converter|g8_d [4]),
	.datab(\U5|hsv_converter|b8_d [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Add1~0_combout ),
	.cout(\U5|hsv_converter|Add1~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add1~0 .lut_mask = 16'h66BB;
defparam \U5|hsv_converter|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N6
cycloneive_lcell_comb \U5|hsv_converter|Add1~2 (
// Equation(s):
// \U5|hsv_converter|Add1~2_combout  = (\U5|hsv_converter|b8_d [5] & ((\U5|hsv_converter|g8_d [5] & (!\U5|hsv_converter|Add1~1 )) # (!\U5|hsv_converter|g8_d [5] & ((\U5|hsv_converter|Add1~1 ) # (GND))))) # (!\U5|hsv_converter|b8_d [5] & 
// ((\U5|hsv_converter|g8_d [5] & (\U5|hsv_converter|Add1~1  & VCC)) # (!\U5|hsv_converter|g8_d [5] & (!\U5|hsv_converter|Add1~1 ))))
// \U5|hsv_converter|Add1~3  = CARRY((\U5|hsv_converter|b8_d [5] & ((!\U5|hsv_converter|Add1~1 ) # (!\U5|hsv_converter|g8_d [5]))) # (!\U5|hsv_converter|b8_d [5] & (!\U5|hsv_converter|g8_d [5] & !\U5|hsv_converter|Add1~1 )))

	.dataa(\U5|hsv_converter|b8_d [5]),
	.datab(\U5|hsv_converter|g8_d [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add1~1 ),
	.combout(\U5|hsv_converter|Add1~2_combout ),
	.cout(\U5|hsv_converter|Add1~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add1~2 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N8
cycloneive_lcell_comb \U5|hsv_converter|Add1~4 (
// Equation(s):
// \U5|hsv_converter|Add1~4_combout  = ((\U5|hsv_converter|b8_d [6] $ (\U5|hsv_converter|g8_d [6] $ (\U5|hsv_converter|Add1~3 )))) # (GND)
// \U5|hsv_converter|Add1~5  = CARRY((\U5|hsv_converter|b8_d [6] & (\U5|hsv_converter|g8_d [6] & !\U5|hsv_converter|Add1~3 )) # (!\U5|hsv_converter|b8_d [6] & ((\U5|hsv_converter|g8_d [6]) # (!\U5|hsv_converter|Add1~3 ))))

	.dataa(\U5|hsv_converter|b8_d [6]),
	.datab(\U5|hsv_converter|g8_d [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add1~3 ),
	.combout(\U5|hsv_converter|Add1~4_combout ),
	.cout(\U5|hsv_converter|Add1~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add1~4 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N10
cycloneive_lcell_comb \U5|hsv_converter|Add1~6 (
// Equation(s):
// \U5|hsv_converter|Add1~6_combout  = (\U5|hsv_converter|b8_d [7] & ((\U5|hsv_converter|g8_d [7] & (!\U5|hsv_converter|Add1~5 )) # (!\U5|hsv_converter|g8_d [7] & ((\U5|hsv_converter|Add1~5 ) # (GND))))) # (!\U5|hsv_converter|b8_d [7] & 
// ((\U5|hsv_converter|g8_d [7] & (\U5|hsv_converter|Add1~5  & VCC)) # (!\U5|hsv_converter|g8_d [7] & (!\U5|hsv_converter|Add1~5 ))))
// \U5|hsv_converter|Add1~7  = CARRY((\U5|hsv_converter|b8_d [7] & ((!\U5|hsv_converter|Add1~5 ) # (!\U5|hsv_converter|g8_d [7]))) # (!\U5|hsv_converter|b8_d [7] & (!\U5|hsv_converter|g8_d [7] & !\U5|hsv_converter|Add1~5 )))

	.dataa(\U5|hsv_converter|b8_d [7]),
	.datab(\U5|hsv_converter|g8_d [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add1~5 ),
	.combout(\U5|hsv_converter|Add1~6_combout ),
	.cout(\U5|hsv_converter|Add1~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add1~6 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N12
cycloneive_lcell_comb \U5|hsv_converter|Add1~8 (
// Equation(s):
// \U5|hsv_converter|Add1~8_combout  = ((\U5|hsv_converter|g8_d [4] $ (\U5|hsv_converter|b8_d [4] $ (\U5|hsv_converter|Add1~7 )))) # (GND)
// \U5|hsv_converter|Add1~9  = CARRY((\U5|hsv_converter|g8_d [4] & ((!\U5|hsv_converter|Add1~7 ) # (!\U5|hsv_converter|b8_d [4]))) # (!\U5|hsv_converter|g8_d [4] & (!\U5|hsv_converter|b8_d [4] & !\U5|hsv_converter|Add1~7 )))

	.dataa(\U5|hsv_converter|g8_d [4]),
	.datab(\U5|hsv_converter|b8_d [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add1~7 ),
	.combout(\U5|hsv_converter|Add1~8_combout ),
	.cout(\U5|hsv_converter|Add1~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add1~8 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N14
cycloneive_lcell_comb \U5|hsv_converter|Add1~10 (
// Equation(s):
// \U5|hsv_converter|Add1~10_combout  = (\U5|hsv_converter|b8_d [5] & ((\U5|hsv_converter|g8_d [5] & (!\U5|hsv_converter|Add1~9 )) # (!\U5|hsv_converter|g8_d [5] & ((\U5|hsv_converter|Add1~9 ) # (GND))))) # (!\U5|hsv_converter|b8_d [5] & 
// ((\U5|hsv_converter|g8_d [5] & (\U5|hsv_converter|Add1~9  & VCC)) # (!\U5|hsv_converter|g8_d [5] & (!\U5|hsv_converter|Add1~9 ))))
// \U5|hsv_converter|Add1~11  = CARRY((\U5|hsv_converter|b8_d [5] & ((!\U5|hsv_converter|Add1~9 ) # (!\U5|hsv_converter|g8_d [5]))) # (!\U5|hsv_converter|b8_d [5] & (!\U5|hsv_converter|g8_d [5] & !\U5|hsv_converter|Add1~9 )))

	.dataa(\U5|hsv_converter|b8_d [5]),
	.datab(\U5|hsv_converter|g8_d [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add1~9 ),
	.combout(\U5|hsv_converter|Add1~10_combout ),
	.cout(\U5|hsv_converter|Add1~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add1~10 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N16
cycloneive_lcell_comb \U5|hsv_converter|Add1~12 (
// Equation(s):
// \U5|hsv_converter|Add1~12_combout  = ((\U5|hsv_converter|b8_d [6] $ (\U5|hsv_converter|g8_d [6] $ (\U5|hsv_converter|Add1~11 )))) # (GND)
// \U5|hsv_converter|Add1~13  = CARRY((\U5|hsv_converter|b8_d [6] & (\U5|hsv_converter|g8_d [6] & !\U5|hsv_converter|Add1~11 )) # (!\U5|hsv_converter|b8_d [6] & ((\U5|hsv_converter|g8_d [6]) # (!\U5|hsv_converter|Add1~11 ))))

	.dataa(\U5|hsv_converter|b8_d [6]),
	.datab(\U5|hsv_converter|g8_d [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add1~11 ),
	.combout(\U5|hsv_converter|Add1~12_combout ),
	.cout(\U5|hsv_converter|Add1~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add1~12 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N18
cycloneive_lcell_comb \U5|hsv_converter|Add1~14 (
// Equation(s):
// \U5|hsv_converter|Add1~14_combout  = (\U5|hsv_converter|b8_d [7] & ((\U5|hsv_converter|g8_d [7] & (!\U5|hsv_converter|Add1~13 )) # (!\U5|hsv_converter|g8_d [7] & ((\U5|hsv_converter|Add1~13 ) # (GND))))) # (!\U5|hsv_converter|b8_d [7] & 
// ((\U5|hsv_converter|g8_d [7] & (\U5|hsv_converter|Add1~13  & VCC)) # (!\U5|hsv_converter|g8_d [7] & (!\U5|hsv_converter|Add1~13 ))))
// \U5|hsv_converter|Add1~15  = CARRY((\U5|hsv_converter|b8_d [7] & ((!\U5|hsv_converter|Add1~13 ) # (!\U5|hsv_converter|g8_d [7]))) # (!\U5|hsv_converter|b8_d [7] & (!\U5|hsv_converter|g8_d [7] & !\U5|hsv_converter|Add1~13 )))

	.dataa(\U5|hsv_converter|b8_d [7]),
	.datab(\U5|hsv_converter|g8_d [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add1~13 ),
	.combout(\U5|hsv_converter|Add1~14_combout ),
	.cout(\U5|hsv_converter|Add1~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add1~14 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N20
cycloneive_lcell_comb \U5|hsv_converter|Add1~16 (
// Equation(s):
// \U5|hsv_converter|Add1~16_combout  = \U5|hsv_converter|Add1~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Add1~15 ),
	.combout(\U5|hsv_converter|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Add1~16 .lut_mask = 16'hF0F0;
defparam \U5|hsv_converter|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N8
cycloneive_lcell_comb \U5|hsv_converter|Add2~1 (
// Equation(s):
// \U5|hsv_converter|Add2~1_cout  = CARRY(!\U5|hsv_converter|Add1~0_combout )

	.dataa(\U5|hsv_converter|Add1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U5|hsv_converter|Add2~1_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Add2~1 .lut_mask = 16'h0055;
defparam \U5|hsv_converter|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N10
cycloneive_lcell_comb \U5|hsv_converter|Add2~2 (
// Equation(s):
// \U5|hsv_converter|Add2~2_combout  = (\U5|hsv_converter|Add1~2_combout  & ((\U5|hsv_converter|Add2~1_cout ) # (GND))) # (!\U5|hsv_converter|Add1~2_combout  & (!\U5|hsv_converter|Add2~1_cout ))
// \U5|hsv_converter|Add2~3  = CARRY((\U5|hsv_converter|Add1~2_combout ) # (!\U5|hsv_converter|Add2~1_cout ))

	.dataa(\U5|hsv_converter|Add1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add2~1_cout ),
	.combout(\U5|hsv_converter|Add2~2_combout ),
	.cout(\U5|hsv_converter|Add2~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add2~2 .lut_mask = 16'hA5AF;
defparam \U5|hsv_converter|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N12
cycloneive_lcell_comb \U5|hsv_converter|Add2~4 (
// Equation(s):
// \U5|hsv_converter|Add2~4_combout  = (\U5|hsv_converter|Add1~4_combout  & (!\U5|hsv_converter|Add2~3  & VCC)) # (!\U5|hsv_converter|Add1~4_combout  & (\U5|hsv_converter|Add2~3  $ (GND)))
// \U5|hsv_converter|Add2~5  = CARRY((!\U5|hsv_converter|Add1~4_combout  & !\U5|hsv_converter|Add2~3 ))

	.dataa(\U5|hsv_converter|Add1~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add2~3 ),
	.combout(\U5|hsv_converter|Add2~4_combout ),
	.cout(\U5|hsv_converter|Add2~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add2~4 .lut_mask = 16'h5A05;
defparam \U5|hsv_converter|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N14
cycloneive_lcell_comb \U5|hsv_converter|Add2~6 (
// Equation(s):
// \U5|hsv_converter|Add2~6_combout  = (\U5|hsv_converter|Add1~6_combout  & ((\U5|hsv_converter|Add2~5 ) # (GND))) # (!\U5|hsv_converter|Add1~6_combout  & (!\U5|hsv_converter|Add2~5 ))
// \U5|hsv_converter|Add2~7  = CARRY((\U5|hsv_converter|Add1~6_combout ) # (!\U5|hsv_converter|Add2~5 ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add2~5 ),
	.combout(\U5|hsv_converter|Add2~6_combout ),
	.cout(\U5|hsv_converter|Add2~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add2~6 .lut_mask = 16'hC3CF;
defparam \U5|hsv_converter|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N16
cycloneive_lcell_comb \U5|hsv_converter|Add2~8 (
// Equation(s):
// \U5|hsv_converter|Add2~8_combout  = (\U5|hsv_converter|Add1~8_combout  & (!\U5|hsv_converter|Add2~7  & VCC)) # (!\U5|hsv_converter|Add1~8_combout  & (\U5|hsv_converter|Add2~7  $ (GND)))
// \U5|hsv_converter|Add2~9  = CARRY((!\U5|hsv_converter|Add1~8_combout  & !\U5|hsv_converter|Add2~7 ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Add1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add2~7 ),
	.combout(\U5|hsv_converter|Add2~8_combout ),
	.cout(\U5|hsv_converter|Add2~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add2~8 .lut_mask = 16'h3C03;
defparam \U5|hsv_converter|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N18
cycloneive_lcell_comb \U5|hsv_converter|Add2~10 (
// Equation(s):
// \U5|hsv_converter|Add2~10_combout  = (\U5|hsv_converter|Add1~10_combout  & ((\U5|hsv_converter|Add2~9 ) # (GND))) # (!\U5|hsv_converter|Add1~10_combout  & (!\U5|hsv_converter|Add2~9 ))
// \U5|hsv_converter|Add2~11  = CARRY((\U5|hsv_converter|Add1~10_combout ) # (!\U5|hsv_converter|Add2~9 ))

	.dataa(\U5|hsv_converter|Add1~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add2~9 ),
	.combout(\U5|hsv_converter|Add2~10_combout ),
	.cout(\U5|hsv_converter|Add2~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add2~10 .lut_mask = 16'hA5AF;
defparam \U5|hsv_converter|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N20
cycloneive_lcell_comb \U5|hsv_converter|Add2~12 (
// Equation(s):
// \U5|hsv_converter|Add2~12_combout  = (\U5|hsv_converter|Add1~12_combout  & (!\U5|hsv_converter|Add2~11  & VCC)) # (!\U5|hsv_converter|Add1~12_combout  & (\U5|hsv_converter|Add2~11  $ (GND)))
// \U5|hsv_converter|Add2~13  = CARRY((!\U5|hsv_converter|Add1~12_combout  & !\U5|hsv_converter|Add2~11 ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Add1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add2~11 ),
	.combout(\U5|hsv_converter|Add2~12_combout ),
	.cout(\U5|hsv_converter|Add2~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add2~12 .lut_mask = 16'h3C03;
defparam \U5|hsv_converter|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N22
cycloneive_lcell_comb \U5|hsv_converter|Add2~14 (
// Equation(s):
// \U5|hsv_converter|Add2~14_combout  = (\U5|hsv_converter|Add1~14_combout  & ((\U5|hsv_converter|Add2~13 ) # (GND))) # (!\U5|hsv_converter|Add1~14_combout  & (!\U5|hsv_converter|Add2~13 ))
// \U5|hsv_converter|Add2~15  = CARRY((\U5|hsv_converter|Add1~14_combout ) # (!\U5|hsv_converter|Add2~13 ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Add1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add2~13 ),
	.combout(\U5|hsv_converter|Add2~14_combout ),
	.cout(\U5|hsv_converter|Add2~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add2~14 .lut_mask = 16'hC3CF;
defparam \U5|hsv_converter|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N24
cycloneive_lcell_comb \U5|hsv_converter|Add2~16 (
// Equation(s):
// \U5|hsv_converter|Add2~16_combout  = (\U5|hsv_converter|Add1~16_combout  & (!\U5|hsv_converter|Add2~15  & VCC)) # (!\U5|hsv_converter|Add1~16_combout  & (\U5|hsv_converter|Add2~15  $ (GND)))
// \U5|hsv_converter|Add2~17  = CARRY((!\U5|hsv_converter|Add1~16_combout  & !\U5|hsv_converter|Add2~15 ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Add1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add2~15 ),
	.combout(\U5|hsv_converter|Add2~16_combout ),
	.cout(\U5|hsv_converter|Add2~17 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add2~16 .lut_mask = 16'h3C03;
defparam \U5|hsv_converter|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N26
cycloneive_lcell_comb \U5|hsv_converter|Add2~18 (
// Equation(s):
// \U5|hsv_converter|Add2~18_combout  = \U5|hsv_converter|Add2~17  $ (!\U5|hsv_converter|Add1~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|hsv_converter|Add1~16_combout ),
	.cin(\U5|hsv_converter|Add2~17 ),
	.combout(\U5|hsv_converter|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Add2~18 .lut_mask = 16'hF00F;
defparam \U5|hsv_converter|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N8
cycloneive_lcell_comb \U5|hsv_converter|Add3~0 (
// Equation(s):
// \U5|hsv_converter|Add3~0_combout  = (\U5|hsv_converter|Add2~8_combout  & (\U5|hsv_converter|Add1~0_combout  $ (VCC))) # (!\U5|hsv_converter|Add2~8_combout  & (\U5|hsv_converter|Add1~0_combout  & VCC))
// \U5|hsv_converter|Add3~1  = CARRY((\U5|hsv_converter|Add2~8_combout  & \U5|hsv_converter|Add1~0_combout ))

	.dataa(\U5|hsv_converter|Add2~8_combout ),
	.datab(\U5|hsv_converter|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Add3~0_combout ),
	.cout(\U5|hsv_converter|Add3~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add3~0 .lut_mask = 16'h6688;
defparam \U5|hsv_converter|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N10
cycloneive_lcell_comb \U5|hsv_converter|Add3~2 (
// Equation(s):
// \U5|hsv_converter|Add3~2_combout  = (\U5|hsv_converter|Add1~2_combout  & ((\U5|hsv_converter|Add2~10_combout  & (\U5|hsv_converter|Add3~1  & VCC)) # (!\U5|hsv_converter|Add2~10_combout  & (!\U5|hsv_converter|Add3~1 )))) # 
// (!\U5|hsv_converter|Add1~2_combout  & ((\U5|hsv_converter|Add2~10_combout  & (!\U5|hsv_converter|Add3~1 )) # (!\U5|hsv_converter|Add2~10_combout  & ((\U5|hsv_converter|Add3~1 ) # (GND)))))
// \U5|hsv_converter|Add3~3  = CARRY((\U5|hsv_converter|Add1~2_combout  & (!\U5|hsv_converter|Add2~10_combout  & !\U5|hsv_converter|Add3~1 )) # (!\U5|hsv_converter|Add1~2_combout  & ((!\U5|hsv_converter|Add3~1 ) # (!\U5|hsv_converter|Add2~10_combout ))))

	.dataa(\U5|hsv_converter|Add1~2_combout ),
	.datab(\U5|hsv_converter|Add2~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add3~1 ),
	.combout(\U5|hsv_converter|Add3~2_combout ),
	.cout(\U5|hsv_converter|Add3~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add3~2 .lut_mask = 16'h9617;
defparam \U5|hsv_converter|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N12
cycloneive_lcell_comb \U5|hsv_converter|Add3~4 (
// Equation(s):
// \U5|hsv_converter|Add3~4_combout  = ((\U5|hsv_converter|Add1~4_combout  $ (\U5|hsv_converter|Add2~12_combout  $ (!\U5|hsv_converter|Add3~3 )))) # (GND)
// \U5|hsv_converter|Add3~5  = CARRY((\U5|hsv_converter|Add1~4_combout  & ((\U5|hsv_converter|Add2~12_combout ) # (!\U5|hsv_converter|Add3~3 ))) # (!\U5|hsv_converter|Add1~4_combout  & (\U5|hsv_converter|Add2~12_combout  & !\U5|hsv_converter|Add3~3 )))

	.dataa(\U5|hsv_converter|Add1~4_combout ),
	.datab(\U5|hsv_converter|Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add3~3 ),
	.combout(\U5|hsv_converter|Add3~4_combout ),
	.cout(\U5|hsv_converter|Add3~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add3~4 .lut_mask = 16'h698E;
defparam \U5|hsv_converter|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N14
cycloneive_lcell_comb \U5|hsv_converter|Add3~6 (
// Equation(s):
// \U5|hsv_converter|Add3~6_combout  = (\U5|hsv_converter|Add1~6_combout  & ((\U5|hsv_converter|Add2~14_combout  & (\U5|hsv_converter|Add3~5  & VCC)) # (!\U5|hsv_converter|Add2~14_combout  & (!\U5|hsv_converter|Add3~5 )))) # 
// (!\U5|hsv_converter|Add1~6_combout  & ((\U5|hsv_converter|Add2~14_combout  & (!\U5|hsv_converter|Add3~5 )) # (!\U5|hsv_converter|Add2~14_combout  & ((\U5|hsv_converter|Add3~5 ) # (GND)))))
// \U5|hsv_converter|Add3~7  = CARRY((\U5|hsv_converter|Add1~6_combout  & (!\U5|hsv_converter|Add2~14_combout  & !\U5|hsv_converter|Add3~5 )) # (!\U5|hsv_converter|Add1~6_combout  & ((!\U5|hsv_converter|Add3~5 ) # (!\U5|hsv_converter|Add2~14_combout ))))

	.dataa(\U5|hsv_converter|Add1~6_combout ),
	.datab(\U5|hsv_converter|Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add3~5 ),
	.combout(\U5|hsv_converter|Add3~6_combout ),
	.cout(\U5|hsv_converter|Add3~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add3~6 .lut_mask = 16'h9617;
defparam \U5|hsv_converter|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N16
cycloneive_lcell_comb \U5|hsv_converter|Add3~8 (
// Equation(s):
// \U5|hsv_converter|Add3~8_combout  = ((\U5|hsv_converter|Add1~8_combout  $ (\U5|hsv_converter|Add2~16_combout  $ (!\U5|hsv_converter|Add3~7 )))) # (GND)
// \U5|hsv_converter|Add3~9  = CARRY((\U5|hsv_converter|Add1~8_combout  & ((\U5|hsv_converter|Add2~16_combout ) # (!\U5|hsv_converter|Add3~7 ))) # (!\U5|hsv_converter|Add1~8_combout  & (\U5|hsv_converter|Add2~16_combout  & !\U5|hsv_converter|Add3~7 )))

	.dataa(\U5|hsv_converter|Add1~8_combout ),
	.datab(\U5|hsv_converter|Add2~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add3~7 ),
	.combout(\U5|hsv_converter|Add3~8_combout ),
	.cout(\U5|hsv_converter|Add3~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add3~8 .lut_mask = 16'h698E;
defparam \U5|hsv_converter|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N18
cycloneive_lcell_comb \U5|hsv_converter|Add3~10 (
// Equation(s):
// \U5|hsv_converter|Add3~10_combout  = (\U5|hsv_converter|Add2~18_combout  & ((\U5|hsv_converter|Add1~10_combout  & (\U5|hsv_converter|Add3~9  & VCC)) # (!\U5|hsv_converter|Add1~10_combout  & (!\U5|hsv_converter|Add3~9 )))) # 
// (!\U5|hsv_converter|Add2~18_combout  & ((\U5|hsv_converter|Add1~10_combout  & (!\U5|hsv_converter|Add3~9 )) # (!\U5|hsv_converter|Add1~10_combout  & ((\U5|hsv_converter|Add3~9 ) # (GND)))))
// \U5|hsv_converter|Add3~11  = CARRY((\U5|hsv_converter|Add2~18_combout  & (!\U5|hsv_converter|Add1~10_combout  & !\U5|hsv_converter|Add3~9 )) # (!\U5|hsv_converter|Add2~18_combout  & ((!\U5|hsv_converter|Add3~9 ) # (!\U5|hsv_converter|Add1~10_combout ))))

	.dataa(\U5|hsv_converter|Add2~18_combout ),
	.datab(\U5|hsv_converter|Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add3~9 ),
	.combout(\U5|hsv_converter|Add3~10_combout ),
	.cout(\U5|hsv_converter|Add3~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add3~10 .lut_mask = 16'h9617;
defparam \U5|hsv_converter|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N20
cycloneive_lcell_comb \U5|hsv_converter|Add3~12 (
// Equation(s):
// \U5|hsv_converter|Add3~12_combout  = ((\U5|hsv_converter|Add2~18_combout  $ (\U5|hsv_converter|Add1~12_combout  $ (!\U5|hsv_converter|Add3~11 )))) # (GND)
// \U5|hsv_converter|Add3~13  = CARRY((\U5|hsv_converter|Add2~18_combout  & ((\U5|hsv_converter|Add1~12_combout ) # (!\U5|hsv_converter|Add3~11 ))) # (!\U5|hsv_converter|Add2~18_combout  & (\U5|hsv_converter|Add1~12_combout  & !\U5|hsv_converter|Add3~11 )))

	.dataa(\U5|hsv_converter|Add2~18_combout ),
	.datab(\U5|hsv_converter|Add1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add3~11 ),
	.combout(\U5|hsv_converter|Add3~12_combout ),
	.cout(\U5|hsv_converter|Add3~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add3~12 .lut_mask = 16'h698E;
defparam \U5|hsv_converter|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N22
cycloneive_lcell_comb \U5|hsv_converter|Add3~14 (
// Equation(s):
// \U5|hsv_converter|Add3~14_combout  = (\U5|hsv_converter|Add2~18_combout  & ((\U5|hsv_converter|Add1~14_combout  & (\U5|hsv_converter|Add3~13  & VCC)) # (!\U5|hsv_converter|Add1~14_combout  & (!\U5|hsv_converter|Add3~13 )))) # 
// (!\U5|hsv_converter|Add2~18_combout  & ((\U5|hsv_converter|Add1~14_combout  & (!\U5|hsv_converter|Add3~13 )) # (!\U5|hsv_converter|Add1~14_combout  & ((\U5|hsv_converter|Add3~13 ) # (GND)))))
// \U5|hsv_converter|Add3~15  = CARRY((\U5|hsv_converter|Add2~18_combout  & (!\U5|hsv_converter|Add1~14_combout  & !\U5|hsv_converter|Add3~13 )) # (!\U5|hsv_converter|Add2~18_combout  & ((!\U5|hsv_converter|Add3~13 ) # (!\U5|hsv_converter|Add1~14_combout 
// ))))

	.dataa(\U5|hsv_converter|Add2~18_combout ),
	.datab(\U5|hsv_converter|Add1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add3~13 ),
	.combout(\U5|hsv_converter|Add3~14_combout ),
	.cout(\U5|hsv_converter|Add3~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add3~14 .lut_mask = 16'h9617;
defparam \U5|hsv_converter|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N24
cycloneive_lcell_comb \U5|hsv_converter|Add3~16 (
// Equation(s):
// \U5|hsv_converter|Add3~16_combout  = ((\U5|hsv_converter|Add2~18_combout  $ (\U5|hsv_converter|Add1~16_combout  $ (!\U5|hsv_converter|Add3~15 )))) # (GND)
// \U5|hsv_converter|Add3~17  = CARRY((\U5|hsv_converter|Add2~18_combout  & ((\U5|hsv_converter|Add1~16_combout ) # (!\U5|hsv_converter|Add3~15 ))) # (!\U5|hsv_converter|Add2~18_combout  & (\U5|hsv_converter|Add1~16_combout  & !\U5|hsv_converter|Add3~15 )))

	.dataa(\U5|hsv_converter|Add2~18_combout ),
	.datab(\U5|hsv_converter|Add1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add3~15 ),
	.combout(\U5|hsv_converter|Add3~16_combout ),
	.cout(\U5|hsv_converter|Add3~17 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add3~16 .lut_mask = 16'h698E;
defparam \U5|hsv_converter|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N26
cycloneive_lcell_comb \U5|hsv_converter|Add3~18 (
// Equation(s):
// \U5|hsv_converter|Add3~18_combout  = \U5|hsv_converter|Add2~18_combout  $ (\U5|hsv_converter|Add3~17  $ (\U5|hsv_converter|Add1~16_combout ))

	.dataa(\U5|hsv_converter|Add2~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|hsv_converter|Add1~16_combout ),
	.cin(\U5|hsv_converter|Add3~17 ),
	.combout(\U5|hsv_converter|Add3~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Add3~18 .lut_mask = 16'hA55A;
defparam \U5|hsv_converter|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N14
cycloneive_lcell_comb \U5|hsv_converter|h_out[3]~12 (
// Equation(s):
// \U5|hsv_converter|h_out[3]~12_combout  = (\U5|hsv_converter|max_channel_d.00~q  & (\U5|hsv_converter|max_channel_d.10~q )) # (!\U5|hsv_converter|max_channel_d.00~q  & ((\U5|hsv_converter|Add3~18_combout )))

	.dataa(\U5|hsv_converter|max_channel_d.00~q ),
	.datab(gnd),
	.datac(\U5|hsv_converter|max_channel_d.10~q ),
	.datad(\U5|hsv_converter|Add3~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|h_out[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out[3]~12 .lut_mask = 16'hF5A0;
defparam \U5|hsv_converter|h_out[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N10
cycloneive_lcell_comb \U5|hsv_converter|Add5~0 (
// Equation(s):
// \U5|hsv_converter|Add5~0_combout  = (\U5|hsv_converter|b8_d [4] & ((GND) # (!\U5|hsv_converter|r8_d [4]))) # (!\U5|hsv_converter|b8_d [4] & (\U5|hsv_converter|r8_d [4] $ (GND)))
// \U5|hsv_converter|Add5~1  = CARRY((\U5|hsv_converter|b8_d [4]) # (!\U5|hsv_converter|r8_d [4]))

	.dataa(\U5|hsv_converter|b8_d [4]),
	.datab(\U5|hsv_converter|r8_d [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Add5~0_combout ),
	.cout(\U5|hsv_converter|Add5~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add5~0 .lut_mask = 16'h66BB;
defparam \U5|hsv_converter|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N12
cycloneive_lcell_comb \U5|hsv_converter|Add5~2 (
// Equation(s):
// \U5|hsv_converter|Add5~2_combout  = (\U5|hsv_converter|b8_d [5] & ((\U5|hsv_converter|r8_d [5] & (!\U5|hsv_converter|Add5~1 )) # (!\U5|hsv_converter|r8_d [5] & (\U5|hsv_converter|Add5~1  & VCC)))) # (!\U5|hsv_converter|b8_d [5] & ((\U5|hsv_converter|r8_d 
// [5] & ((\U5|hsv_converter|Add5~1 ) # (GND))) # (!\U5|hsv_converter|r8_d [5] & (!\U5|hsv_converter|Add5~1 ))))
// \U5|hsv_converter|Add5~3  = CARRY((\U5|hsv_converter|b8_d [5] & (\U5|hsv_converter|r8_d [5] & !\U5|hsv_converter|Add5~1 )) # (!\U5|hsv_converter|b8_d [5] & ((\U5|hsv_converter|r8_d [5]) # (!\U5|hsv_converter|Add5~1 ))))

	.dataa(\U5|hsv_converter|b8_d [5]),
	.datab(\U5|hsv_converter|r8_d [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add5~1 ),
	.combout(\U5|hsv_converter|Add5~2_combout ),
	.cout(\U5|hsv_converter|Add5~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add5~2 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N14
cycloneive_lcell_comb \U5|hsv_converter|Add5~4 (
// Equation(s):
// \U5|hsv_converter|Add5~4_combout  = ((\U5|hsv_converter|r8_d [6] $ (\U5|hsv_converter|b8_d [6] $ (\U5|hsv_converter|Add5~3 )))) # (GND)
// \U5|hsv_converter|Add5~5  = CARRY((\U5|hsv_converter|r8_d [6] & (\U5|hsv_converter|b8_d [6] & !\U5|hsv_converter|Add5~3 )) # (!\U5|hsv_converter|r8_d [6] & ((\U5|hsv_converter|b8_d [6]) # (!\U5|hsv_converter|Add5~3 ))))

	.dataa(\U5|hsv_converter|r8_d [6]),
	.datab(\U5|hsv_converter|b8_d [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add5~3 ),
	.combout(\U5|hsv_converter|Add5~4_combout ),
	.cout(\U5|hsv_converter|Add5~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add5~4 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N16
cycloneive_lcell_comb \U5|hsv_converter|Add5~6 (
// Equation(s):
// \U5|hsv_converter|Add5~6_combout  = (\U5|hsv_converter|b8_d [7] & ((\U5|hsv_converter|r8_d [7] & (!\U5|hsv_converter|Add5~5 )) # (!\U5|hsv_converter|r8_d [7] & (\U5|hsv_converter|Add5~5  & VCC)))) # (!\U5|hsv_converter|b8_d [7] & ((\U5|hsv_converter|r8_d 
// [7] & ((\U5|hsv_converter|Add5~5 ) # (GND))) # (!\U5|hsv_converter|r8_d [7] & (!\U5|hsv_converter|Add5~5 ))))
// \U5|hsv_converter|Add5~7  = CARRY((\U5|hsv_converter|b8_d [7] & (\U5|hsv_converter|r8_d [7] & !\U5|hsv_converter|Add5~5 )) # (!\U5|hsv_converter|b8_d [7] & ((\U5|hsv_converter|r8_d [7]) # (!\U5|hsv_converter|Add5~5 ))))

	.dataa(\U5|hsv_converter|b8_d [7]),
	.datab(\U5|hsv_converter|r8_d [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add5~5 ),
	.combout(\U5|hsv_converter|Add5~6_combout ),
	.cout(\U5|hsv_converter|Add5~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add5~6 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N18
cycloneive_lcell_comb \U5|hsv_converter|Add5~8 (
// Equation(s):
// \U5|hsv_converter|Add5~8_combout  = ((\U5|hsv_converter|b8_d [4] $ (\U5|hsv_converter|r8_d [4] $ (\U5|hsv_converter|Add5~7 )))) # (GND)
// \U5|hsv_converter|Add5~9  = CARRY((\U5|hsv_converter|b8_d [4] & ((!\U5|hsv_converter|Add5~7 ) # (!\U5|hsv_converter|r8_d [4]))) # (!\U5|hsv_converter|b8_d [4] & (!\U5|hsv_converter|r8_d [4] & !\U5|hsv_converter|Add5~7 )))

	.dataa(\U5|hsv_converter|b8_d [4]),
	.datab(\U5|hsv_converter|r8_d [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add5~7 ),
	.combout(\U5|hsv_converter|Add5~8_combout ),
	.cout(\U5|hsv_converter|Add5~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add5~8 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N20
cycloneive_lcell_comb \U5|hsv_converter|Add5~10 (
// Equation(s):
// \U5|hsv_converter|Add5~10_combout  = (\U5|hsv_converter|b8_d [5] & ((\U5|hsv_converter|r8_d [5] & (!\U5|hsv_converter|Add5~9 )) # (!\U5|hsv_converter|r8_d [5] & (\U5|hsv_converter|Add5~9  & VCC)))) # (!\U5|hsv_converter|b8_d [5] & ((\U5|hsv_converter|r8_d 
// [5] & ((\U5|hsv_converter|Add5~9 ) # (GND))) # (!\U5|hsv_converter|r8_d [5] & (!\U5|hsv_converter|Add5~9 ))))
// \U5|hsv_converter|Add5~11  = CARRY((\U5|hsv_converter|b8_d [5] & (\U5|hsv_converter|r8_d [5] & !\U5|hsv_converter|Add5~9 )) # (!\U5|hsv_converter|b8_d [5] & ((\U5|hsv_converter|r8_d [5]) # (!\U5|hsv_converter|Add5~9 ))))

	.dataa(\U5|hsv_converter|b8_d [5]),
	.datab(\U5|hsv_converter|r8_d [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add5~9 ),
	.combout(\U5|hsv_converter|Add5~10_combout ),
	.cout(\U5|hsv_converter|Add5~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add5~10 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N22
cycloneive_lcell_comb \U5|hsv_converter|Add5~12 (
// Equation(s):
// \U5|hsv_converter|Add5~12_combout  = ((\U5|hsv_converter|r8_d [6] $ (\U5|hsv_converter|b8_d [6] $ (\U5|hsv_converter|Add5~11 )))) # (GND)
// \U5|hsv_converter|Add5~13  = CARRY((\U5|hsv_converter|r8_d [6] & (\U5|hsv_converter|b8_d [6] & !\U5|hsv_converter|Add5~11 )) # (!\U5|hsv_converter|r8_d [6] & ((\U5|hsv_converter|b8_d [6]) # (!\U5|hsv_converter|Add5~11 ))))

	.dataa(\U5|hsv_converter|r8_d [6]),
	.datab(\U5|hsv_converter|b8_d [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add5~11 ),
	.combout(\U5|hsv_converter|Add5~12_combout ),
	.cout(\U5|hsv_converter|Add5~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add5~12 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N24
cycloneive_lcell_comb \U5|hsv_converter|Add5~14 (
// Equation(s):
// \U5|hsv_converter|Add5~14_combout  = (\U5|hsv_converter|b8_d [7] & ((\U5|hsv_converter|r8_d [7] & (!\U5|hsv_converter|Add5~13 )) # (!\U5|hsv_converter|r8_d [7] & (\U5|hsv_converter|Add5~13  & VCC)))) # (!\U5|hsv_converter|b8_d [7] & 
// ((\U5|hsv_converter|r8_d [7] & ((\U5|hsv_converter|Add5~13 ) # (GND))) # (!\U5|hsv_converter|r8_d [7] & (!\U5|hsv_converter|Add5~13 ))))
// \U5|hsv_converter|Add5~15  = CARRY((\U5|hsv_converter|b8_d [7] & (\U5|hsv_converter|r8_d [7] & !\U5|hsv_converter|Add5~13 )) # (!\U5|hsv_converter|b8_d [7] & ((\U5|hsv_converter|r8_d [7]) # (!\U5|hsv_converter|Add5~13 ))))

	.dataa(\U5|hsv_converter|b8_d [7]),
	.datab(\U5|hsv_converter|r8_d [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add5~13 ),
	.combout(\U5|hsv_converter|Add5~14_combout ),
	.cout(\U5|hsv_converter|Add5~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add5~14 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N26
cycloneive_lcell_comb \U5|hsv_converter|Add5~16 (
// Equation(s):
// \U5|hsv_converter|Add5~16_combout  = \U5|hsv_converter|Add5~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Add5~15 ),
	.combout(\U5|hsv_converter|Add5~16_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Add5~16 .lut_mask = 16'hF0F0;
defparam \U5|hsv_converter|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N4
cycloneive_lcell_comb \U5|hsv_converter|Add6~1 (
// Equation(s):
// \U5|hsv_converter|Add6~1_cout  = CARRY(!\U5|hsv_converter|Add5~0_combout )

	.dataa(\U5|hsv_converter|Add5~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U5|hsv_converter|Add6~1_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Add6~1 .lut_mask = 16'h0055;
defparam \U5|hsv_converter|Add6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N6
cycloneive_lcell_comb \U5|hsv_converter|Add6~2 (
// Equation(s):
// \U5|hsv_converter|Add6~2_combout  = (\U5|hsv_converter|Add5~2_combout  & ((\U5|hsv_converter|Add6~1_cout ) # (GND))) # (!\U5|hsv_converter|Add5~2_combout  & (!\U5|hsv_converter|Add6~1_cout ))
// \U5|hsv_converter|Add6~3  = CARRY((\U5|hsv_converter|Add5~2_combout ) # (!\U5|hsv_converter|Add6~1_cout ))

	.dataa(\U5|hsv_converter|Add5~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add6~1_cout ),
	.combout(\U5|hsv_converter|Add6~2_combout ),
	.cout(\U5|hsv_converter|Add6~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add6~2 .lut_mask = 16'hA5AF;
defparam \U5|hsv_converter|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N8
cycloneive_lcell_comb \U5|hsv_converter|Add6~4 (
// Equation(s):
// \U5|hsv_converter|Add6~4_combout  = (\U5|hsv_converter|Add5~4_combout  & (!\U5|hsv_converter|Add6~3  & VCC)) # (!\U5|hsv_converter|Add5~4_combout  & (\U5|hsv_converter|Add6~3  $ (GND)))
// \U5|hsv_converter|Add6~5  = CARRY((!\U5|hsv_converter|Add5~4_combout  & !\U5|hsv_converter|Add6~3 ))

	.dataa(\U5|hsv_converter|Add5~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add6~3 ),
	.combout(\U5|hsv_converter|Add6~4_combout ),
	.cout(\U5|hsv_converter|Add6~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add6~4 .lut_mask = 16'h5A05;
defparam \U5|hsv_converter|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N10
cycloneive_lcell_comb \U5|hsv_converter|Add6~6 (
// Equation(s):
// \U5|hsv_converter|Add6~6_combout  = (\U5|hsv_converter|Add5~6_combout  & ((\U5|hsv_converter|Add6~5 ) # (GND))) # (!\U5|hsv_converter|Add5~6_combout  & (!\U5|hsv_converter|Add6~5 ))
// \U5|hsv_converter|Add6~7  = CARRY((\U5|hsv_converter|Add5~6_combout ) # (!\U5|hsv_converter|Add6~5 ))

	.dataa(\U5|hsv_converter|Add5~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add6~5 ),
	.combout(\U5|hsv_converter|Add6~6_combout ),
	.cout(\U5|hsv_converter|Add6~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add6~6 .lut_mask = 16'hA5AF;
defparam \U5|hsv_converter|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N12
cycloneive_lcell_comb \U5|hsv_converter|Add6~8 (
// Equation(s):
// \U5|hsv_converter|Add6~8_combout  = (\U5|hsv_converter|Add5~8_combout  & (!\U5|hsv_converter|Add6~7  & VCC)) # (!\U5|hsv_converter|Add5~8_combout  & (\U5|hsv_converter|Add6~7  $ (GND)))
// \U5|hsv_converter|Add6~9  = CARRY((!\U5|hsv_converter|Add5~8_combout  & !\U5|hsv_converter|Add6~7 ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Add5~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add6~7 ),
	.combout(\U5|hsv_converter|Add6~8_combout ),
	.cout(\U5|hsv_converter|Add6~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add6~8 .lut_mask = 16'h3C03;
defparam \U5|hsv_converter|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N14
cycloneive_lcell_comb \U5|hsv_converter|Add6~10 (
// Equation(s):
// \U5|hsv_converter|Add6~10_combout  = (\U5|hsv_converter|Add5~10_combout  & ((\U5|hsv_converter|Add6~9 ) # (GND))) # (!\U5|hsv_converter|Add5~10_combout  & (!\U5|hsv_converter|Add6~9 ))
// \U5|hsv_converter|Add6~11  = CARRY((\U5|hsv_converter|Add5~10_combout ) # (!\U5|hsv_converter|Add6~9 ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Add5~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add6~9 ),
	.combout(\U5|hsv_converter|Add6~10_combout ),
	.cout(\U5|hsv_converter|Add6~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add6~10 .lut_mask = 16'hC3CF;
defparam \U5|hsv_converter|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N16
cycloneive_lcell_comb \U5|hsv_converter|Add6~12 (
// Equation(s):
// \U5|hsv_converter|Add6~12_combout  = (\U5|hsv_converter|Add5~12_combout  & (!\U5|hsv_converter|Add6~11  & VCC)) # (!\U5|hsv_converter|Add5~12_combout  & (\U5|hsv_converter|Add6~11  $ (GND)))
// \U5|hsv_converter|Add6~13  = CARRY((!\U5|hsv_converter|Add5~12_combout  & !\U5|hsv_converter|Add6~11 ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Add5~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add6~11 ),
	.combout(\U5|hsv_converter|Add6~12_combout ),
	.cout(\U5|hsv_converter|Add6~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add6~12 .lut_mask = 16'h3C03;
defparam \U5|hsv_converter|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N18
cycloneive_lcell_comb \U5|hsv_converter|Add6~14 (
// Equation(s):
// \U5|hsv_converter|Add6~14_combout  = (\U5|hsv_converter|Add5~14_combout  & ((\U5|hsv_converter|Add6~13 ) # (GND))) # (!\U5|hsv_converter|Add5~14_combout  & (!\U5|hsv_converter|Add6~13 ))
// \U5|hsv_converter|Add6~15  = CARRY((\U5|hsv_converter|Add5~14_combout ) # (!\U5|hsv_converter|Add6~13 ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Add5~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add6~13 ),
	.combout(\U5|hsv_converter|Add6~14_combout ),
	.cout(\U5|hsv_converter|Add6~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add6~14 .lut_mask = 16'hC3CF;
defparam \U5|hsv_converter|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N20
cycloneive_lcell_comb \U5|hsv_converter|Add6~16 (
// Equation(s):
// \U5|hsv_converter|Add6~16_combout  = (\U5|hsv_converter|Add5~16_combout  & (!\U5|hsv_converter|Add6~15  & VCC)) # (!\U5|hsv_converter|Add5~16_combout  & (\U5|hsv_converter|Add6~15  $ (GND)))
// \U5|hsv_converter|Add6~17  = CARRY((!\U5|hsv_converter|Add5~16_combout  & !\U5|hsv_converter|Add6~15 ))

	.dataa(\U5|hsv_converter|Add5~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add6~15 ),
	.combout(\U5|hsv_converter|Add6~16_combout ),
	.cout(\U5|hsv_converter|Add6~17 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add6~16 .lut_mask = 16'h5A05;
defparam \U5|hsv_converter|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N22
cycloneive_lcell_comb \U5|hsv_converter|Add6~18 (
// Equation(s):
// \U5|hsv_converter|Add6~18_combout  = \U5|hsv_converter|Add5~16_combout  $ (!\U5|hsv_converter|Add6~17 )

	.dataa(\U5|hsv_converter|Add5~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Add6~17 ),
	.combout(\U5|hsv_converter|Add6~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Add6~18 .lut_mask = 16'hA5A5;
defparam \U5|hsv_converter|Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N0
cycloneive_lcell_comb \U5|hsv_converter|Add7~0 (
// Equation(s):
// \U5|hsv_converter|Add7~0_combout  = (\U5|hsv_converter|Add5~0_combout  & (\U5|hsv_converter|Add6~8_combout  $ (VCC))) # (!\U5|hsv_converter|Add5~0_combout  & (\U5|hsv_converter|Add6~8_combout  & VCC))
// \U5|hsv_converter|Add7~1  = CARRY((\U5|hsv_converter|Add5~0_combout  & \U5|hsv_converter|Add6~8_combout ))

	.dataa(\U5|hsv_converter|Add5~0_combout ),
	.datab(\U5|hsv_converter|Add6~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Add7~0_combout ),
	.cout(\U5|hsv_converter|Add7~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add7~0 .lut_mask = 16'h6688;
defparam \U5|hsv_converter|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N2
cycloneive_lcell_comb \U5|hsv_converter|Add7~2 (
// Equation(s):
// \U5|hsv_converter|Add7~2_combout  = (\U5|hsv_converter|Add5~2_combout  & ((\U5|hsv_converter|Add6~10_combout  & (\U5|hsv_converter|Add7~1  & VCC)) # (!\U5|hsv_converter|Add6~10_combout  & (!\U5|hsv_converter|Add7~1 )))) # 
// (!\U5|hsv_converter|Add5~2_combout  & ((\U5|hsv_converter|Add6~10_combout  & (!\U5|hsv_converter|Add7~1 )) # (!\U5|hsv_converter|Add6~10_combout  & ((\U5|hsv_converter|Add7~1 ) # (GND)))))
// \U5|hsv_converter|Add7~3  = CARRY((\U5|hsv_converter|Add5~2_combout  & (!\U5|hsv_converter|Add6~10_combout  & !\U5|hsv_converter|Add7~1 )) # (!\U5|hsv_converter|Add5~2_combout  & ((!\U5|hsv_converter|Add7~1 ) # (!\U5|hsv_converter|Add6~10_combout ))))

	.dataa(\U5|hsv_converter|Add5~2_combout ),
	.datab(\U5|hsv_converter|Add6~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add7~1 ),
	.combout(\U5|hsv_converter|Add7~2_combout ),
	.cout(\U5|hsv_converter|Add7~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add7~2 .lut_mask = 16'h9617;
defparam \U5|hsv_converter|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N4
cycloneive_lcell_comb \U5|hsv_converter|Add7~4 (
// Equation(s):
// \U5|hsv_converter|Add7~4_combout  = ((\U5|hsv_converter|Add5~4_combout  $ (\U5|hsv_converter|Add6~12_combout  $ (!\U5|hsv_converter|Add7~3 )))) # (GND)
// \U5|hsv_converter|Add7~5  = CARRY((\U5|hsv_converter|Add5~4_combout  & ((\U5|hsv_converter|Add6~12_combout ) # (!\U5|hsv_converter|Add7~3 ))) # (!\U5|hsv_converter|Add5~4_combout  & (\U5|hsv_converter|Add6~12_combout  & !\U5|hsv_converter|Add7~3 )))

	.dataa(\U5|hsv_converter|Add5~4_combout ),
	.datab(\U5|hsv_converter|Add6~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add7~3 ),
	.combout(\U5|hsv_converter|Add7~4_combout ),
	.cout(\U5|hsv_converter|Add7~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add7~4 .lut_mask = 16'h698E;
defparam \U5|hsv_converter|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N6
cycloneive_lcell_comb \U5|hsv_converter|Add7~6 (
// Equation(s):
// \U5|hsv_converter|Add7~6_combout  = (\U5|hsv_converter|Add6~14_combout  & ((\U5|hsv_converter|Add5~6_combout  & (\U5|hsv_converter|Add7~5  & VCC)) # (!\U5|hsv_converter|Add5~6_combout  & (!\U5|hsv_converter|Add7~5 )))) # 
// (!\U5|hsv_converter|Add6~14_combout  & ((\U5|hsv_converter|Add5~6_combout  & (!\U5|hsv_converter|Add7~5 )) # (!\U5|hsv_converter|Add5~6_combout  & ((\U5|hsv_converter|Add7~5 ) # (GND)))))
// \U5|hsv_converter|Add7~7  = CARRY((\U5|hsv_converter|Add6~14_combout  & (!\U5|hsv_converter|Add5~6_combout  & !\U5|hsv_converter|Add7~5 )) # (!\U5|hsv_converter|Add6~14_combout  & ((!\U5|hsv_converter|Add7~5 ) # (!\U5|hsv_converter|Add5~6_combout ))))

	.dataa(\U5|hsv_converter|Add6~14_combout ),
	.datab(\U5|hsv_converter|Add5~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add7~5 ),
	.combout(\U5|hsv_converter|Add7~6_combout ),
	.cout(\U5|hsv_converter|Add7~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add7~6 .lut_mask = 16'h9617;
defparam \U5|hsv_converter|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N8
cycloneive_lcell_comb \U5|hsv_converter|Add7~8 (
// Equation(s):
// \U5|hsv_converter|Add7~8_combout  = ((\U5|hsv_converter|Add6~16_combout  $ (\U5|hsv_converter|Add5~8_combout  $ (!\U5|hsv_converter|Add7~7 )))) # (GND)
// \U5|hsv_converter|Add7~9  = CARRY((\U5|hsv_converter|Add6~16_combout  & ((\U5|hsv_converter|Add5~8_combout ) # (!\U5|hsv_converter|Add7~7 ))) # (!\U5|hsv_converter|Add6~16_combout  & (\U5|hsv_converter|Add5~8_combout  & !\U5|hsv_converter|Add7~7 )))

	.dataa(\U5|hsv_converter|Add6~16_combout ),
	.datab(\U5|hsv_converter|Add5~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add7~7 ),
	.combout(\U5|hsv_converter|Add7~8_combout ),
	.cout(\U5|hsv_converter|Add7~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add7~8 .lut_mask = 16'h698E;
defparam \U5|hsv_converter|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N10
cycloneive_lcell_comb \U5|hsv_converter|Add7~10 (
// Equation(s):
// \U5|hsv_converter|Add7~10_combout  = (\U5|hsv_converter|Add6~18_combout  & ((\U5|hsv_converter|Add5~10_combout  & (\U5|hsv_converter|Add7~9  & VCC)) # (!\U5|hsv_converter|Add5~10_combout  & (!\U5|hsv_converter|Add7~9 )))) # 
// (!\U5|hsv_converter|Add6~18_combout  & ((\U5|hsv_converter|Add5~10_combout  & (!\U5|hsv_converter|Add7~9 )) # (!\U5|hsv_converter|Add5~10_combout  & ((\U5|hsv_converter|Add7~9 ) # (GND)))))
// \U5|hsv_converter|Add7~11  = CARRY((\U5|hsv_converter|Add6~18_combout  & (!\U5|hsv_converter|Add5~10_combout  & !\U5|hsv_converter|Add7~9 )) # (!\U5|hsv_converter|Add6~18_combout  & ((!\U5|hsv_converter|Add7~9 ) # (!\U5|hsv_converter|Add5~10_combout ))))

	.dataa(\U5|hsv_converter|Add6~18_combout ),
	.datab(\U5|hsv_converter|Add5~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add7~9 ),
	.combout(\U5|hsv_converter|Add7~10_combout ),
	.cout(\U5|hsv_converter|Add7~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add7~10 .lut_mask = 16'h9617;
defparam \U5|hsv_converter|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N12
cycloneive_lcell_comb \U5|hsv_converter|Add7~12 (
// Equation(s):
// \U5|hsv_converter|Add7~12_combout  = ((\U5|hsv_converter|Add6~18_combout  $ (\U5|hsv_converter|Add5~12_combout  $ (!\U5|hsv_converter|Add7~11 )))) # (GND)
// \U5|hsv_converter|Add7~13  = CARRY((\U5|hsv_converter|Add6~18_combout  & ((\U5|hsv_converter|Add5~12_combout ) # (!\U5|hsv_converter|Add7~11 ))) # (!\U5|hsv_converter|Add6~18_combout  & (\U5|hsv_converter|Add5~12_combout  & !\U5|hsv_converter|Add7~11 )))

	.dataa(\U5|hsv_converter|Add6~18_combout ),
	.datab(\U5|hsv_converter|Add5~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add7~11 ),
	.combout(\U5|hsv_converter|Add7~12_combout ),
	.cout(\U5|hsv_converter|Add7~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add7~12 .lut_mask = 16'h698E;
defparam \U5|hsv_converter|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N14
cycloneive_lcell_comb \U5|hsv_converter|Add7~14 (
// Equation(s):
// \U5|hsv_converter|Add7~14_combout  = (\U5|hsv_converter|Add6~18_combout  & ((\U5|hsv_converter|Add5~14_combout  & (\U5|hsv_converter|Add7~13  & VCC)) # (!\U5|hsv_converter|Add5~14_combout  & (!\U5|hsv_converter|Add7~13 )))) # 
// (!\U5|hsv_converter|Add6~18_combout  & ((\U5|hsv_converter|Add5~14_combout  & (!\U5|hsv_converter|Add7~13 )) # (!\U5|hsv_converter|Add5~14_combout  & ((\U5|hsv_converter|Add7~13 ) # (GND)))))
// \U5|hsv_converter|Add7~15  = CARRY((\U5|hsv_converter|Add6~18_combout  & (!\U5|hsv_converter|Add5~14_combout  & !\U5|hsv_converter|Add7~13 )) # (!\U5|hsv_converter|Add6~18_combout  & ((!\U5|hsv_converter|Add7~13 ) # (!\U5|hsv_converter|Add5~14_combout 
// ))))

	.dataa(\U5|hsv_converter|Add6~18_combout ),
	.datab(\U5|hsv_converter|Add5~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add7~13 ),
	.combout(\U5|hsv_converter|Add7~14_combout ),
	.cout(\U5|hsv_converter|Add7~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add7~14 .lut_mask = 16'h9617;
defparam \U5|hsv_converter|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N16
cycloneive_lcell_comb \U5|hsv_converter|Add7~16 (
// Equation(s):
// \U5|hsv_converter|Add7~16_combout  = ((\U5|hsv_converter|Add6~18_combout  $ (\U5|hsv_converter|Add5~16_combout  $ (!\U5|hsv_converter|Add7~15 )))) # (GND)
// \U5|hsv_converter|Add7~17  = CARRY((\U5|hsv_converter|Add6~18_combout  & ((\U5|hsv_converter|Add5~16_combout ) # (!\U5|hsv_converter|Add7~15 ))) # (!\U5|hsv_converter|Add6~18_combout  & (\U5|hsv_converter|Add5~16_combout  & !\U5|hsv_converter|Add7~15 )))

	.dataa(\U5|hsv_converter|Add6~18_combout ),
	.datab(\U5|hsv_converter|Add5~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add7~15 ),
	.combout(\U5|hsv_converter|Add7~16_combout ),
	.cout(\U5|hsv_converter|Add7~17 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add7~16 .lut_mask = 16'h698E;
defparam \U5|hsv_converter|Add7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N18
cycloneive_lcell_comb \U5|hsv_converter|Add7~18 (
// Equation(s):
// \U5|hsv_converter|Add7~18_combout  = \U5|hsv_converter|Add6~18_combout  $ (\U5|hsv_converter|Add7~17  $ (\U5|hsv_converter|Add5~16_combout ))

	.dataa(\U5|hsv_converter|Add6~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|hsv_converter|Add5~16_combout ),
	.cin(\U5|hsv_converter|Add7~17 ),
	.combout(\U5|hsv_converter|Add7~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Add7~18 .lut_mask = 16'hA55A;
defparam \U5|hsv_converter|Add7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N28
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~16 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~16_combout  = ((\U5|hsv_converter|delta [1] & !\U5|hsv_converter|Add7~18_combout )) # (!\U5|hsv_converter|delta [0])

	.dataa(\U5|hsv_converter|delta [1]),
	.datab(gnd),
	.datac(\U5|hsv_converter|delta [0]),
	.datad(\U5|hsv_converter|Add7~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~16 .lut_mask = 16'h0FAF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N14
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~107 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~107_combout  = (\U5|hsv_converter|Equal0~1_combout  & ((\U5|hsv_converter|Add7~16_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~16_combout ))) # 
// (!\U5|hsv_converter|Add7~16_combout  & (!\U5|hsv_converter|delta [0] & !\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~16_combout )))) # (!\U5|hsv_converter|Equal0~1_combout  & (((\U5|hsv_converter|Add7~16_combout ))))

	.dataa(\U5|hsv_converter|delta [0]),
	.datab(\U5|hsv_converter|Equal0~1_combout ),
	.datac(\U5|hsv_converter|Add7~16_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~16_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~107_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~107 .lut_mask = 16'hF034;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N24
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout  = (\U5|hsv_converter|Add7~14_combout  & ((GND) # (!\U5|hsv_converter|delta [0]))) # (!\U5|hsv_converter|Add7~14_combout  & (\U5|hsv_converter|delta [0] $ (GND)))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1  = CARRY((\U5|hsv_converter|Add7~14_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|Add7~14_combout ),
	.datab(\U5|hsv_converter|delta [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N26
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~107_combout  & ((\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1 )) # (!\U5|hsv_converter|delta [1] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1  & VCC)))) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~107_combout  & ((\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ) # (GND))) # (!\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~3  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~107_combout  & (\U5|hsv_converter|delta [1] & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~107_combout  & ((\U5|hsv_converter|delta [1]) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~107_combout ),
	.datab(\U5|hsv_converter|delta [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~2 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N16
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~115 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~115_combout  = ((\U5|hsv_converter|delta [0] & (\U5|hsv_converter|delta [1] & !\U5|hsv_converter|Add7~16_combout )) # (!\U5|hsv_converter|delta [0] & (!\U5|hsv_converter|delta [1]))) # 
// (!\U5|hsv_converter|Equal0~1_combout )

	.dataa(\U5|hsv_converter|delta [0]),
	.datab(\U5|hsv_converter|Equal0~1_combout ),
	.datac(\U5|hsv_converter|delta [1]),
	.datad(\U5|hsv_converter|Add7~16_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~115_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~115 .lut_mask = 16'h37B7;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N2
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~116 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~116_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~115_combout  & \U5|hsv_converter|Add7~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~115_combout ),
	.datad(\U5|hsv_converter|Add7~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~116_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~116 .lut_mask = 16'hF000;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N28
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout  = ((\U5|hsv_converter|delta [2] $ (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~116_combout  $ 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5  = CARRY((\U5|hsv_converter|delta [2] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~116_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~3 )) # (!\U5|hsv_converter|delta [2] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~116_combout ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ))))

	.dataa(\U5|hsv_converter|delta [2]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~116_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~4 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N30
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  = !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N22
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[19]~18 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[19]~18_combout  = (\U5|hsv_converter|Equal0~2_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~107_combout ))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout )))) # (!\U5|hsv_converter|Equal0~2_combout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~107_combout ))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ),
	.datab(\U5|hsv_converter|Equal0~2_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[9]~107_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[19]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[19]~18 .lut_mask = 16'hFB08;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[19]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N8
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[18]~19 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[18]~19_combout  = (\U5|hsv_converter|Equal0~2_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & (\U5|hsv_converter|Add7~14_combout )) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ))))) # (!\U5|hsv_converter|Equal0~2_combout  & 
// (\U5|hsv_converter|Add7~14_combout ))

	.dataa(\U5|hsv_converter|Add7~14_combout ),
	.datab(\U5|hsv_converter|Equal0~2_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[18]~19_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[18]~19 .lut_mask = 16'hAEA2;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[18]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N12
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout  = (\U5|hsv_converter|Add7~12_combout  & ((GND) # (!\U5|hsv_converter|delta [0]))) # (!\U5|hsv_converter|Add7~12_combout  & (\U5|hsv_converter|delta [0] $ (GND)))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1  = CARRY((\U5|hsv_converter|Add7~12_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|Add7~12_combout ),
	.datab(\U5|hsv_converter|delta [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N14
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout  = (\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[18]~19_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[18]~19_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[18]~19_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1  & VCC)) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[18]~19_combout  & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~3  = CARRY((\U5|hsv_converter|delta [1] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[18]~19_combout ))) # (!\U5|hsv_converter|delta [1] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[18]~19_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1 )))

	.dataa(\U5|hsv_converter|delta [1]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[18]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~2 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N16
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout  = ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[19]~18_combout  $ (\U5|hsv_converter|delta [2] $ 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[19]~18_combout  & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ) 
// # (!\U5|hsv_converter|delta [2]))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[19]~18_combout  & (!\U5|hsv_converter|delta [2] & !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~3 )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[19]~18_combout ),
	.datab(\U5|hsv_converter|delta [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~4 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N4
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[20]~17 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[20]~17_combout  = (\U5|hsv_converter|Equal0~2_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~116_combout )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ))))) # (!\U5|hsv_converter|Equal0~2_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~116_combout ))

	.dataa(\U5|hsv_converter|Equal0~2_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[10]~116_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[20]~17_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[20]~17 .lut_mask = 16'hCEC4;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[20]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N18
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout  = (\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[20]~17_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[20]~17_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[20]~17_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5  & VCC)) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[20]~17_combout  & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7  = CARRY((\U5|hsv_converter|delta [3] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[20]~17_combout ))) # (!\U5|hsv_converter|delta [3] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[20]~17_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5 )))

	.dataa(\U5|hsv_converter|delta [3]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[20]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N20
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  = \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8 .lut_mask = 16'hF0F0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N0
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~21 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~21_combout  = (\U5|hsv_converter|Equal0~0_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[19]~18_combout ))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout )))) # (!\U5|hsv_converter|Equal0~0_combout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[19]~18_combout ))))

	.dataa(\U5|hsv_converter|Equal0~0_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[19]~18_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~21_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~21 .lut_mask = 16'hF0D8;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N22
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[28]~22 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[28]~22_combout  = (\U5|hsv_converter|Equal0~0_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[18]~19_combout ))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout )))) # (!\U5|hsv_converter|Equal0~0_combout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[18]~19_combout ))))

	.dataa(\U5|hsv_converter|Equal0~0_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[18]~19_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[28]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[28]~22 .lut_mask = 16'hFD08;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[28]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N10
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~23 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~23_combout  = (\U5|hsv_converter|Equal0~0_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & ((\U5|hsv_converter|Add7~12_combout ))) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout )))) # (!\U5|hsv_converter|Equal0~0_combout  & 
// (((\U5|hsv_converter|Add7~12_combout ))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ),
	.datab(\U5|hsv_converter|Equal0~0_combout ),
	.datac(\U5|hsv_converter|Add7~12_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~23_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~23 .lut_mask = 16'hF0B8;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N0
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout  = (\U5|hsv_converter|delta [0] & (\U5|hsv_converter|Add7~10_combout  $ (VCC))) # (!\U5|hsv_converter|delta [0] & ((\U5|hsv_converter|Add7~10_combout ) # (GND)))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1  = CARRY((\U5|hsv_converter|Add7~10_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|delta [0]),
	.datab(\U5|hsv_converter|Add7~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N2
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout  = (\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~23_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~23_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~23_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1  & VCC)) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~23_combout  & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~3  = CARRY((\U5|hsv_converter|delta [1] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~23_combout ))) # (!\U5|hsv_converter|delta [1] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~23_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1 )))

	.dataa(\U5|hsv_converter|delta [1]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~2 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N4
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout  = ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[28]~22_combout  $ (\U5|hsv_converter|delta [2] $ 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[28]~22_combout  & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ) 
// # (!\U5|hsv_converter|delta [2]))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[28]~22_combout  & (!\U5|hsv_converter|delta [2] & !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~3 )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[28]~22_combout ),
	.datab(\U5|hsv_converter|delta [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~4 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N6
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout  = (\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~21_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~21_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~21_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5  & VCC)) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~21_combout  & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~7  = CARRY((\U5|hsv_converter|delta [3] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~21_combout ))) # (!\U5|hsv_converter|delta [3] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~21_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5 )))

	.dataa(\U5|hsv_converter|delta [3]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~6 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N6
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~20 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~20_combout  = (\U5|hsv_converter|Equal0~0_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[20]~17_combout ))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout )))) # (!\U5|hsv_converter|Equal0~0_combout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[20]~17_combout ))))

	.dataa(\U5|hsv_converter|Equal0~0_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[20]~17_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~20_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~20 .lut_mask = 16'hF0D8;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N8
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout  = ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~20_combout  $ (\U5|hsv_converter|delta [4] $ 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~7 )))) # (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~9  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~20_combout  & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ) 
// # (!\U5|hsv_converter|delta [4]))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~20_combout  & (!\U5|hsv_converter|delta [4] & !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~7 )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~20_combout ),
	.datab(\U5|hsv_converter|delta [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~8 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N10
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  = !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N24
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[39]~25 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[39]~25_combout  = (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~21_combout ))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout )))) # (!\U5|hsv_converter|Equal0~3_combout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~21_combout ))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ),
	.datab(\U5|hsv_converter|Equal0~3_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[29]~21_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[39]~25_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[39]~25 .lut_mask = 16'hF0B8;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[39]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N30
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[38]~26 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[38]~26_combout  = (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[28]~22_combout )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ))))) # (!\U5|hsv_converter|Equal0~3_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[28]~22_combout ))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[28]~22_combout ),
	.datab(\U5|hsv_converter|Equal0~3_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[38]~26_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[38]~26 .lut_mask = 16'hAAE2;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[38]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N20
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[37]~27 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[37]~27_combout  = (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~23_combout ))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout )))) # (!\U5|hsv_converter|Equal0~3_combout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~23_combout ))))

	.dataa(\U5|hsv_converter|Equal0~3_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[27]~23_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[37]~27_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[37]~27 .lut_mask = 16'hF0D8;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[37]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N24
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[36]~28 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[36]~28_combout  = (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & ((\U5|hsv_converter|Add7~10_combout ))) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout )))) # (!\U5|hsv_converter|Equal0~3_combout  & 
// (((\U5|hsv_converter|Add7~10_combout ))))

	.dataa(\U5|hsv_converter|Equal0~3_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.datad(\U5|hsv_converter|Add7~10_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[36]~28_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[36]~28 .lut_mask = 16'hFD08;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[36]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N2
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout  = (\U5|hsv_converter|delta [0] & (\U5|hsv_converter|Add7~8_combout  $ (VCC))) # (!\U5|hsv_converter|delta [0] & ((\U5|hsv_converter|Add7~8_combout ) # (GND)))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1  = CARRY((\U5|hsv_converter|Add7~8_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|delta [0]),
	.datab(\U5|hsv_converter|Add7~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N4
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout  = (\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[36]~28_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[36]~28_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[36]~28_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1  & VCC)) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[36]~28_combout  & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~3  = CARRY((\U5|hsv_converter|delta [1] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[36]~28_combout ))) # (!\U5|hsv_converter|delta [1] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[36]~28_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1 )))

	.dataa(\U5|hsv_converter|delta [1]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[36]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~2 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N6
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout  = ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[37]~27_combout  $ (\U5|hsv_converter|delta [2] $ 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[37]~27_combout  & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ) 
// # (!\U5|hsv_converter|delta [2]))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[37]~27_combout  & (!\U5|hsv_converter|delta [2] & !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~3 )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[37]~27_combout ),
	.datab(\U5|hsv_converter|delta [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~4 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N8
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[38]~26_combout  & ((\U5|hsv_converter|delta [3] & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5 )) # (!\U5|hsv_converter|delta [3] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5  & VCC)))) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[38]~26_combout  & ((\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ) # (GND))) # (!\U5|hsv_converter|delta [3] & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[38]~26_combout  & (\U5|hsv_converter|delta [3] & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[38]~26_combout  & ((\U5|hsv_converter|delta [3]) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[38]~26_combout ),
	.datab(\U5|hsv_converter|delta [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N10
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout  = ((\U5|hsv_converter|delta [4] $ (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[39]~25_combout  $ 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7 )))) # (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9  = CARRY((\U5|hsv_converter|delta [4] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[39]~25_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7 )) # (!\U5|hsv_converter|delta [4] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[39]~25_combout ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ))))

	.dataa(\U5|hsv_converter|delta [4]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[39]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~8 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N0
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[40]~24 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[40]~24_combout  = (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~20_combout ))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout )))) # (!\U5|hsv_converter|Equal0~3_combout  & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~20_combout ))))

	.dataa(\U5|hsv_converter|Equal0~3_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[30]~20_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[40]~24_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[40]~24 .lut_mask = 16'hFD08;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[40]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N12
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~10 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout  = (\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[40]~24_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[40]~24_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[40]~24_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9  & VCC)) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[40]~24_combout  & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~11  = CARRY((\U5|hsv_converter|delta [5] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[40]~24_combout ))) # (!\U5|hsv_converter|delta [5] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[40]~24_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9 )))

	.dataa(\U5|hsv_converter|delta [5]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[40]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~10 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N14
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  = \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12 .lut_mask = 16'hF0F0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N0
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[49]~30 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[49]~30_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[39]~25_combout ))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout )))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & 
// (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[39]~25_combout ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[39]~25_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[49]~30_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[49]~30 .lut_mask = 16'hFD08;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[49]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N26
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[48]~31 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[48]~31_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[38]~26_combout ))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout )))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & 
// (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[38]~26_combout ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[38]~26_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[48]~31_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[48]~31 .lut_mask = 16'hFD08;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[48]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N28
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[37]~27_combout )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ))))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[37]~27_combout ))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[37]~27_combout ),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32 .lut_mask = 16'hAEA2;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N20
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[46]~33 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[46]~33_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[36]~28_combout ))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout )))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & 
// (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[36]~28_combout ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[36]~28_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[46]~33_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[46]~33 .lut_mask = 16'hFD08;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[46]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N22
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~34 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~34_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\U5|hsv_converter|Add7~8_combout )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ))))) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & (\U5|hsv_converter|Add7~8_combout ))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout ),
	.datab(\U5|hsv_converter|Add7~8_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~34_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~34 .lut_mask = 16'hCEC4;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N2
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout  = (\U5|hsv_converter|Add7~6_combout  & ((GND) # (!\U5|hsv_converter|delta [0]))) # (!\U5|hsv_converter|Add7~6_combout  & (\U5|hsv_converter|delta [0] $ (GND)))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1  = CARRY((\U5|hsv_converter|Add7~6_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|Add7~6_combout ),
	.datab(\U5|hsv_converter|delta [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N4
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout  = (\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~34_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~34_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~34_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1  & VCC)) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~34_combout  & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~3  = CARRY((\U5|hsv_converter|delta [1] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~34_combout ))) # (!\U5|hsv_converter|delta [1] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~34_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1 )))

	.dataa(\U5|hsv_converter|delta [1]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~2 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N6
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout  = ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[46]~33_combout  $ (\U5|hsv_converter|delta [2] $ 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[46]~33_combout  & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ) 
// # (!\U5|hsv_converter|delta [2]))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[46]~33_combout  & (!\U5|hsv_converter|delta [2] & !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~3 )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[46]~33_combout ),
	.datab(\U5|hsv_converter|delta [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~4 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N8
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout  = (\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5  & VCC)) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32_combout  & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~7  = CARRY((\U5|hsv_converter|delta [3] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32_combout ))) # (!\U5|hsv_converter|delta [3] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5 )))

	.dataa(\U5|hsv_converter|delta [3]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~6 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N10
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout  = ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[48]~31_combout  $ (\U5|hsv_converter|delta [4] $ 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~7 )))) # (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[48]~31_combout  & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ) 
// # (!\U5|hsv_converter|delta [4]))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[48]~31_combout  & (!\U5|hsv_converter|delta [4] & !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~7 )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[48]~31_combout ),
	.datab(\U5|hsv_converter|delta [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~8 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N12
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  = (\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[49]~30_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[49]~30_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[49]~30_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9  & VCC)) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[49]~30_combout  & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11  = CARRY((\U5|hsv_converter|delta [5] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[49]~30_combout ))) # (!\U5|hsv_converter|delta [5] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[49]~30_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9 )))

	.dataa(\U5|hsv_converter|delta [5]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[49]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N30
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~29 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~29_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[40]~24_combout )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ))))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[40]~24_combout ))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[40]~24_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~29_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~29 .lut_mask = 16'hCEC4;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N14
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout  = ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~29_combout  $ (\U5|hsv_converter|delta [6] $ 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11 )))) # (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~13  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~29_combout  & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11 
// ) # (!\U5|hsv_converter|delta [6]))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~29_combout  & (!\U5|hsv_converter|delta [6] & !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11 )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~29_combout ),
	.datab(\U5|hsv_converter|delta [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N16
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  = !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N24
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[59]~36 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[59]~36_combout  = (\U5|hsv_converter|delta [7] & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[49]~30_combout )))) # (!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[49]~30_combout ))) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[49]~30_combout ),
	.datac(\U5|hsv_converter|delta [7]),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[59]~36_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[59]~36 .lut_mask = 16'hCCCA;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[59]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N18
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~37 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~37_combout  = (\U5|hsv_converter|delta [7] & (((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[48]~31_combout )))) # (!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[48]~31_combout ))) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ),
	.datab(\U5|hsv_converter|delta [7]),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[48]~31_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~37_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~37 .lut_mask = 16'hF0E2;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N20
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[57]~38 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[57]~38_combout  = (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32_combout )) # (!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32_combout )) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout )))))

	.dataa(\U5|hsv_converter|delta [7]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[47]~32_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[57]~38_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[57]~38 .lut_mask = 16'hCCD8;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[57]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N24
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~39 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~39_combout  = (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[46]~33_combout )) # (!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[46]~33_combout )) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout )))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[46]~33_combout ),
	.datab(\U5|hsv_converter|delta [7]),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~39_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~39 .lut_mask = 16'hAAB8;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N22
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[55]~40 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[55]~40_combout  = (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~34_combout )) # (!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~34_combout )) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout )))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[45]~34_combout ),
	.datab(\U5|hsv_converter|delta [7]),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[55]~40_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[55]~40 .lut_mask = 16'hAAB8;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[55]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N22
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[54]~41 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[54]~41_combout  = (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Add7~6_combout )) # (!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\U5|hsv_converter|Add7~6_combout )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout )))))

	.dataa(\U5|hsv_converter|Add7~6_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ),
	.datac(\U5|hsv_converter|delta [7]),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[54]~41_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[54]~41 .lut_mask = 16'hAAAC;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[54]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N4
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout  = (\U5|hsv_converter|delta [0] & (\U5|hsv_converter|Add7~4_combout  $ (VCC))) # (!\U5|hsv_converter|delta [0] & ((\U5|hsv_converter|Add7~4_combout ) # (GND)))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1  = CARRY((\U5|hsv_converter|Add7~4_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|delta [0]),
	.datab(\U5|hsv_converter|Add7~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N6
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[54]~41_combout  & ((\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1 )) # (!\U5|hsv_converter|delta [1] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1  & VCC)))) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[54]~41_combout  & ((\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ) # (GND))) # (!\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~3  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[54]~41_combout  & (\U5|hsv_converter|delta [1] & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[54]~41_combout  & ((\U5|hsv_converter|delta [1]) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[54]~41_combout ),
	.datab(\U5|hsv_converter|delta [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N8
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout  = ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[55]~40_combout  $ (\U5|hsv_converter|delta [2] $ 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[55]~40_combout  & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ) 
// # (!\U5|hsv_converter|delta [2]))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[55]~40_combout  & (!\U5|hsv_converter|delta [2] & !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[55]~40_combout ),
	.datab(\U5|hsv_converter|delta [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N10
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout  = (\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~39_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~39_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~39_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & VCC)) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~39_combout  & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~7  = CARRY((\U5|hsv_converter|delta [3] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~39_combout ))) # (!\U5|hsv_converter|delta [3] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~39_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 )))

	.dataa(\U5|hsv_converter|delta [3]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N12
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout  = ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[57]~38_combout  $ (\U5|hsv_converter|delta [4] $ 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 )))) # (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[57]~38_combout  & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ) 
// # (!\U5|hsv_converter|delta [4]))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[57]~38_combout  & (!\U5|hsv_converter|delta [4] & !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[57]~38_combout ),
	.datab(\U5|hsv_converter|delta [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~8 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N14
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~10 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~37_combout  & ((\U5|hsv_converter|delta [5] & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 )) # (!\U5|hsv_converter|delta [5] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9  & VCC)))) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~37_combout  & ((\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ) # (GND))) # (!\U5|hsv_converter|delta [5] & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~11  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~37_combout  & (\U5|hsv_converter|delta [5] & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~37_combout  & ((\U5|hsv_converter|delta [5]) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~37_combout ),
	.datab(\U5|hsv_converter|delta [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N16
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout  = ((\U5|hsv_converter|delta [6] $ (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[59]~36_combout  $ 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~11 )))) # (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~13  = CARRY((\U5|hsv_converter|delta [6] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[59]~36_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~11 )) # (!\U5|hsv_converter|delta [6] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[59]~36_combout ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ))))

	.dataa(\U5|hsv_converter|delta [6]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[59]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N30
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~35 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~35_combout  = (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~29_combout )) # (!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~29_combout )) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout )))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[50]~29_combout ),
	.datab(\U5|hsv_converter|delta [7]),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~35_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~35 .lut_mask = 16'hAAB8;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N18
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~14 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout  = (\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~35_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~13 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~35_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ) 
// # (GND))))) # (!\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~35_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~13  & VCC)) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~35_combout  & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~15  = CARRY((\U5|hsv_converter|delta [7] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~35_combout ))) # (!\U5|hsv_converter|delta [7] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~35_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~13 )))

	.dataa(\U5|hsv_converter|delta [7]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~14 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N20
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  = \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~15 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16 .lut_mask = 16'hF0F0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N30
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[70]~43 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[70]~43_combout  = (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout )

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datac(gnd),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[70]~43_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[70]~43 .lut_mask = 16'h3300;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[70]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N24
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[70]~42 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[70]~42_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[60]~35_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[70]~42_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[70]~42 .lut_mask = 16'hF000;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[70]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N30
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[69]~44 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[69]~44_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[59]~36_combout )) 
// # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[59]~36_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[69]~44_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[69]~44 .lut_mask = 16'hAFA0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[69]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N0
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[68]~45 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[68]~45_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~37_combout )) 
// # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[58]~37_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[68]~45_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[68]~45 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[68]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N28
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~46 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~46_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[57]~38_combout 
// ))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[57]~38_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~46_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~46 .lut_mask = 16'hFC0C;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N26
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[66]~47 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[66]~47_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~39_combout 
// ))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[56]~39_combout ),
	.datac(gnd),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[66]~47_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[66]~47 .lut_mask = 16'hCCAA;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[66]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N28
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~48 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~48_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[55]~40_combout )) 
// # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[55]~40_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~48_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~48 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N24
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[64]~49 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[64]~49_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[54]~41_combout )) 
// # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[54]~41_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[64]~49_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[64]~49 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[64]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N2
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[63]~50 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[63]~50_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\U5|hsv_converter|Add7~4_combout )) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Add7~4_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[63]~50_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[63]~50 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[63]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N4
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout  = (\U5|hsv_converter|Add7~2_combout  & ((GND) # (!\U5|hsv_converter|delta [0]))) # (!\U5|hsv_converter|Add7~2_combout  & (\U5|hsv_converter|delta [0] $ (GND)))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1  = CARRY((\U5|hsv_converter|Add7~2_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|Add7~2_combout ),
	.datab(\U5|hsv_converter|delta [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N6
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[63]~50_combout  & ((\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1 )) # (!\U5|hsv_converter|delta [1] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1  & VCC)))) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[63]~50_combout  & ((\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ) # (GND))) # (!\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~3  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[63]~50_combout  & (\U5|hsv_converter|delta [1] & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[63]~50_combout  & ((\U5|hsv_converter|delta [1]) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[63]~50_combout ),
	.datab(\U5|hsv_converter|delta [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~2 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N8
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout  = ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[64]~49_combout  $ (\U5|hsv_converter|delta [2] $ 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[64]~49_combout  & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ) 
// # (!\U5|hsv_converter|delta [2]))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[64]~49_combout  & (!\U5|hsv_converter|delta [2] & !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~3 )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[64]~49_combout ),
	.datab(\U5|hsv_converter|delta [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~4 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N10
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout  = (\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~48_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~48_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~48_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5  & VCC)) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~48_combout  & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~7  = CARRY((\U5|hsv_converter|delta [3] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~48_combout ))) # (!\U5|hsv_converter|delta [3] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~48_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5 )))

	.dataa(\U5|hsv_converter|delta [3]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~6 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N12
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout  = ((\U5|hsv_converter|delta [4] $ (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[66]~47_combout  $ 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~7 )))) # (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9  = CARRY((\U5|hsv_converter|delta [4] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[66]~47_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~7 )) # (!\U5|hsv_converter|delta [4] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[66]~47_combout ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ))))

	.dataa(\U5|hsv_converter|delta [4]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[66]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~8 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N14
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~10 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout  = (\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~46_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~46_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~46_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9  & VCC)) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~46_combout  & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~11  = CARRY((\U5|hsv_converter|delta [5] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~46_combout ))) # (!\U5|hsv_converter|delta [5] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~46_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9 )))

	.dataa(\U5|hsv_converter|delta [5]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~10 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N16
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout  = ((\U5|hsv_converter|delta [6] $ (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[68]~45_combout  $ 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~11 )))) # (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~13  = CARRY((\U5|hsv_converter|delta [6] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[68]~45_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~11 )) # (!\U5|hsv_converter|delta [6] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[68]~45_combout ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ))))

	.dataa(\U5|hsv_converter|delta [6]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[68]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N18
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~14 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[69]~44_combout  & ((\U5|hsv_converter|delta [7] & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~13 )) # (!\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~13  & VCC)))) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[69]~44_combout  & ((\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ) # (GND))) # (!\U5|hsv_converter|delta [7] & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~15  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[69]~44_combout  & (\U5|hsv_converter|delta [7] & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~13 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[69]~44_combout  & ((\U5|hsv_converter|delta [7]) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[69]~44_combout ),
	.datab(\U5|hsv_converter|delta [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~14 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N20
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~17 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~17_cout  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[70]~43_combout ) # 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[70]~42_combout ) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~15 )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[70]~43_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[70]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ),
	.combout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~17_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~17 .lut_mask = 16'h00EF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N22
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  = !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~17_cout ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N30
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[79]~108 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[79]~108_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[59]~36_combout ))) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[59]~36_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[79]~108_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[79]~108 .lut_mask = 16'hCA00;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[79]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N8
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[79]~51 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[79]~51_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[79]~51_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[79]~51 .lut_mask = 16'h00F0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[79]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N2
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[78]~52 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[78]~52_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[68]~45_combout 
// ))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[68]~45_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[78]~52_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[78]~52 .lut_mask = 16'hF0CC;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[78]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N26
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[77]~53 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[77]~53_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~46_combout 
// ))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[67]~46_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[77]~53_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[77]~53 .lut_mask = 16'hFC0C;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[77]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N4
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~54 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~54_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[66]~47_combout )) 
// # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[66]~47_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~54_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~54 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N0
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[75]~55 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[75]~55_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~48_combout )) 
// # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[65]~48_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[75]~55_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[75]~55 .lut_mask = 16'hCFC0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[75]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N6
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~56 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~56_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[64]~49_combout )) 
// # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[64]~49_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~56_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~56 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N16
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[73]~57 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[73]~57_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[63]~50_combout )) 
// # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[63]~50_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[73]~57_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[73]~57 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[73]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N2
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[72]~58 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[72]~58_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\U5|hsv_converter|Add7~2_combout ))) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Add7~2_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[72]~58_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[72]~58 .lut_mask = 16'hFC0C;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[72]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N10
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout  = (\U5|hsv_converter|Add7~0_combout  & ((GND) # (!\U5|hsv_converter|delta [0]))) # (!\U5|hsv_converter|Add7~0_combout  & (\U5|hsv_converter|delta [0] $ (GND)))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1  = CARRY((\U5|hsv_converter|Add7~0_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|Add7~0_combout ),
	.datab(\U5|hsv_converter|delta [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N12
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[72]~58_combout  & ((\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1 )) # (!\U5|hsv_converter|delta [1] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1  & VCC)))) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[72]~58_combout  & ((\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ) # (GND))) # (!\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~3  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[72]~58_combout  & (\U5|hsv_converter|delta [1] & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[72]~58_combout  & ((\U5|hsv_converter|delta [1]) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[72]~58_combout ),
	.datab(\U5|hsv_converter|delta [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~2 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N14
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout  = ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[73]~57_combout  $ (\U5|hsv_converter|delta [2] $ 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[73]~57_combout  & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ) 
// # (!\U5|hsv_converter|delta [2]))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[73]~57_combout  & (!\U5|hsv_converter|delta [2] & !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~3 )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[73]~57_combout ),
	.datab(\U5|hsv_converter|delta [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~4 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N16
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout  = (\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~56_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~56_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~56_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5  & VCC)) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~56_combout  & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~7  = CARRY((\U5|hsv_converter|delta [3] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~56_combout ))) # (!\U5|hsv_converter|delta [3] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~56_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5 )))

	.dataa(\U5|hsv_converter|delta [3]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~6 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N18
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout  = ((\U5|hsv_converter|delta [4] $ (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[75]~55_combout  $ 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~7 )))) # (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9  = CARRY((\U5|hsv_converter|delta [4] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[75]~55_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~7 )) # (!\U5|hsv_converter|delta [4] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[75]~55_combout ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ))))

	.dataa(\U5|hsv_converter|delta [4]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[75]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~8 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N20
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~10 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout  = (\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~54_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~54_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~54_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9  & VCC)) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~54_combout  & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~11  = CARRY((\U5|hsv_converter|delta [5] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~54_combout ))) # (!\U5|hsv_converter|delta [5] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~54_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9 )))

	.dataa(\U5|hsv_converter|delta [5]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~10 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N22
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout  = ((\U5|hsv_converter|delta [6] $ (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[77]~53_combout  $ 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~11 )))) # (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~13  = CARRY((\U5|hsv_converter|delta [6] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[77]~53_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~11 )) # (!\U5|hsv_converter|delta [6] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[77]~53_combout ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ))))

	.dataa(\U5|hsv_converter|delta [6]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[77]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N24
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~14 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout  = (\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[78]~52_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~13 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[78]~52_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ) 
// # (GND))))) # (!\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[78]~52_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~13  & VCC)) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[78]~52_combout  & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~15  = CARRY((\U5|hsv_converter|delta [7] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[78]~52_combout ))) # (!\U5|hsv_converter|delta [7] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[78]~52_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~13 )))

	.dataa(\U5|hsv_converter|delta [7]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[78]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~14 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N26
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~17 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~17_cout  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[79]~108_combout ) # 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[79]~51_combout ) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~15 )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[79]~108_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[79]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ),
	.combout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~17_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~17 .lut_mask = 16'h00EF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N28
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  = !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~17_cout ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N6
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[88]~109 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[88]~109_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[68]~45_combout )) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout )))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[68]~45_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[88]~109_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[88]~109 .lut_mask = 16'hAC00;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[88]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N6
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[88]~59 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[88]~59_combout  = (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout )

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.datac(gnd),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[88]~59_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[88]~59 .lut_mask = 16'h3300;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[88]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N8
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[87]~60 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[87]~60_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[77]~53_combout )) 
// # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[77]~53_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[87]~60_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[87]~60 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[87]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N0
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[86]~61 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[86]~61_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~54_combout 
// ))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[76]~54_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[86]~61_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[86]~61 .lut_mask = 16'hF0CC;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[86]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N2
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~62 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~62_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[75]~55_combout )) 
// # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[75]~55_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~62_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~62 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N26
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[84]~63 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[84]~63_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~56_combout )) 
// # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[74]~56_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ),
	.datac(gnd),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[84]~63_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[84]~63 .lut_mask = 16'hAACC;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[84]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N0
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~64 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~64_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[73]~57_combout )) 
// # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[73]~57_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~64_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~64 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N22
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[82]~65 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[82]~65_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[72]~58_combout )) 
// # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[72]~58_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[82]~65_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[82]~65 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[82]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N8
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[81]~66 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[81]~66_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & (\U5|hsv_converter|Add7~0_combout )) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout )))

	.dataa(\U5|hsv_converter|Add7~0_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[81]~66_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[81]~66 .lut_mask = 16'hAFA0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[81]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N10
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout  = (\U5|hsv_converter|Add6~6_combout  & ((GND) # (!\U5|hsv_converter|delta [0]))) # (!\U5|hsv_converter|Add6~6_combout  & (\U5|hsv_converter|delta [0] $ (GND)))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1  = CARRY((\U5|hsv_converter|Add6~6_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|Add6~6_combout ),
	.datab(\U5|hsv_converter|delta [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N12
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[81]~66_combout  & ((\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1 )) # (!\U5|hsv_converter|delta [1] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1  & VCC)))) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[81]~66_combout  & ((\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ) # (GND))) # (!\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~3  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[81]~66_combout  & (\U5|hsv_converter|delta [1] & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[81]~66_combout  & ((\U5|hsv_converter|delta [1]) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[81]~66_combout ),
	.datab(\U5|hsv_converter|delta [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~2 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N14
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout  = ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[82]~65_combout  $ (\U5|hsv_converter|delta [2] $ 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[82]~65_combout  & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~3 
// ) # (!\U5|hsv_converter|delta [2]))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[82]~65_combout  & (!\U5|hsv_converter|delta [2] & !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~3 )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[82]~65_combout ),
	.datab(\U5|hsv_converter|delta [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~4 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N16
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout  = (\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~64_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~64_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ) 
// # (GND))))) # (!\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~64_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5  & VCC)) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~64_combout  & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~7  = CARRY((\U5|hsv_converter|delta [3] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~64_combout ))) # (!\U5|hsv_converter|delta [3] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~64_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5 )))

	.dataa(\U5|hsv_converter|delta [3]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~6 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N18
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout  = ((\U5|hsv_converter|delta [4] $ (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[84]~63_combout  $ 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~7 )))) # (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9  = CARRY((\U5|hsv_converter|delta [4] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[84]~63_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~7 )) # (!\U5|hsv_converter|delta [4] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[84]~63_combout ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ))))

	.dataa(\U5|hsv_converter|delta [4]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[84]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~8 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N20
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~10 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout  = (\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~62_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~62_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ) 
// # (GND))))) # (!\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~62_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9  & VCC)) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~62_combout  & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~11  = CARRY((\U5|hsv_converter|delta [5] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~62_combout ))) # (!\U5|hsv_converter|delta [5] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~62_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9 )))

	.dataa(\U5|hsv_converter|delta [5]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~10 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N22
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout  = ((\U5|hsv_converter|delta [6] $ (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[86]~61_combout  $ 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~11 )))) # (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~13  = CARRY((\U5|hsv_converter|delta [6] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[86]~61_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~11 )) # (!\U5|hsv_converter|delta [6] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[86]~61_combout ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ))))

	.dataa(\U5|hsv_converter|delta [6]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[86]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N24
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~14 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout  = (\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[87]~60_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~13 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[87]~60_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~13 
// ) # (GND))))) # (!\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[87]~60_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~13  & VCC)) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[87]~60_combout  & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~15  = CARRY((\U5|hsv_converter|delta [7] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[87]~60_combout ))) # (!\U5|hsv_converter|delta [7] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[87]~60_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~13 )))

	.dataa(\U5|hsv_converter|delta [7]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[87]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~14 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N26
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~17 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~17_cout  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[88]~109_combout ) # 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[88]~59_combout ) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~15 )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[88]~109_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[88]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ),
	.combout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~17_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~17 .lut_mask = 16'h00EF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N28
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  = !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~17_cout ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N30
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[97]~110 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[97]~110_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[77]~53_combout ))) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[77]~53_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[97]~110_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[97]~110 .lut_mask = 16'hCA00;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[97]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N4
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[97]~67 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[97]~67_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout )

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ),
	.datac(gnd),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[97]~67_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[97]~67 .lut_mask = 16'h00CC;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[97]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N28
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[96]~68 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[96]~68_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[86]~61_combout 
// )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[86]~61_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[96]~68_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[96]~68 .lut_mask = 16'hF3C0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[96]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N30
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[95]~69 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[95]~69_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~62_combout 
// ))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[85]~62_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[95]~69_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[95]~69 .lut_mask = 16'hF0CC;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[95]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N0
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~70 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~70_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[84]~63_combout 
// ))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[84]~63_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~70_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~70 .lut_mask = 16'hF0CC;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N26
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[93]~71 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[93]~71_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~64_combout 
// )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[83]~64_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[93]~71_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[93]~71 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[93]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N4
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~72 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~72_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[82]~65_combout 
// ))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[82]~65_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~72_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~72 .lut_mask = 16'hF0AA;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N14
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[91]~73 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[91]~73_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[81]~66_combout 
// )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[81]~66_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[91]~73_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[91]~73 .lut_mask = 16'hCFC0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[91]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N4
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[90]~74 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[90]~74_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & ((\U5|hsv_converter|Add6~6_combout ))) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Add6~6_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[90]~74_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[90]~74 .lut_mask = 16'hFC0C;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[90]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N6
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout  = (\U5|hsv_converter|delta [0] & (\U5|hsv_converter|Add6~4_combout  $ (VCC))) # (!\U5|hsv_converter|delta [0] & ((\U5|hsv_converter|Add6~4_combout ) # (GND)))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1  = CARRY((\U5|hsv_converter|Add6~4_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|delta [0]),
	.datab(\U5|hsv_converter|Add6~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N8
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout  = (\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[90]~74_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[90]~74_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ) 
// # (GND))))) # (!\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[90]~74_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1  & VCC)) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[90]~74_combout  & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~3  = CARRY((\U5|hsv_converter|delta [1] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[90]~74_combout ))) # (!\U5|hsv_converter|delta [1] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[90]~74_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1 )))

	.dataa(\U5|hsv_converter|delta [1]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[90]~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~2 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N10
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout  = ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[91]~73_combout  $ (\U5|hsv_converter|delta [2] $ 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[91]~73_combout  & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~3 
// ) # (!\U5|hsv_converter|delta [2]))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[91]~73_combout  & (!\U5|hsv_converter|delta [2] & !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~3 )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[91]~73_combout ),
	.datab(\U5|hsv_converter|delta [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~4 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N12
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout  = (\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~72_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~72_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ) 
// # (GND))))) # (!\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~72_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5  & VCC)) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~72_combout  & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~7  = CARRY((\U5|hsv_converter|delta [3] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~72_combout ))) # (!\U5|hsv_converter|delta [3] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~72_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5 )))

	.dataa(\U5|hsv_converter|delta [3]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~6 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N14
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout  = ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[93]~71_combout  $ (\U5|hsv_converter|delta [4] $ 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~7 )))) # (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[93]~71_combout  & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~7 
// ) # (!\U5|hsv_converter|delta [4]))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[93]~71_combout  & (!\U5|hsv_converter|delta [4] & !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~7 )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[93]~71_combout ),
	.datab(\U5|hsv_converter|delta [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~8 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N16
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~10 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~70_combout  & ((\U5|hsv_converter|delta [5] & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9 )) # (!\U5|hsv_converter|delta [5] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9  & VCC)))) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~70_combout  & ((\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ) # (GND))) # (!\U5|hsv_converter|delta [5] & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~11  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~70_combout  & (\U5|hsv_converter|delta [5] & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~70_combout  & ((\U5|hsv_converter|delta [5]) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~70_combout ),
	.datab(\U5|hsv_converter|delta [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~10 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N18
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout  = ((\U5|hsv_converter|delta [6] $ (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[95]~69_combout  $ 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~11 )))) # (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~13  = CARRY((\U5|hsv_converter|delta [6] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[95]~69_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~11 )) # (!\U5|hsv_converter|delta [6] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[95]~69_combout ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ))))

	.dataa(\U5|hsv_converter|delta [6]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[95]~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N20
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~14 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout  = (\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[96]~68_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~13 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[96]~68_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~13 
// ) # (GND))))) # (!\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[96]~68_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~13  & VCC)) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[96]~68_combout  & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~15  = CARRY((\U5|hsv_converter|delta [7] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[96]~68_combout ))) # (!\U5|hsv_converter|delta [7] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[96]~68_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~13 )))

	.dataa(\U5|hsv_converter|delta [7]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[96]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~14 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N22
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~17 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~17_cout  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[97]~110_combout ) # 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[97]~67_combout ) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~15 )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[97]~110_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[97]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ),
	.combout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~17_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~17 .lut_mask = 16'h00EF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N24
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  = !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~17_cout ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N2
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[106]~75 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[106]~75_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout )

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ),
	.datac(gnd),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[106]~75_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[106]~75 .lut_mask = 16'h00CC;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[106]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N18
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[106]~111 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[106]~111_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[86]~61_combout )) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout )))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[86]~61_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[106]~111_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[106]~111 .lut_mask = 16'hAC00;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[106]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N4
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[105]~76 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[105]~76_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[95]~69_combout 
// )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[95]~69_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[105]~76_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[105]~76 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[105]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N10
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[104]~77 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[104]~77_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~70_combout 
// )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[94]~70_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[104]~77_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[104]~77 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[104]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N8
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~78 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~78_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[93]~71_combout 
// )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[93]~71_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~78_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~78 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N0
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[102]~79 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[102]~79_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~72_combout 
// ))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[92]~72_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[102]~79_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[102]~79 .lut_mask = 16'hF0AA;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[102]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N6
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~80 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~80_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[91]~73_combout 
// )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[91]~73_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~80_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~80 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N6
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[100]~81 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[100]~81_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[90]~74_combout 
// )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[90]~74_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[100]~81_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[100]~81 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[100]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N16
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[99]~82 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[99]~82_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & (\U5|hsv_converter|Add6~4_combout )) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout )))

	.dataa(\U5|hsv_converter|Add6~4_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[99]~82_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[99]~82 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[99]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N12
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout  = (\U5|hsv_converter|Add6~2_combout  & ((GND) # (!\U5|hsv_converter|delta [0]))) # (!\U5|hsv_converter|Add6~2_combout  & (\U5|hsv_converter|delta [0] $ (GND)))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1  = CARRY((\U5|hsv_converter|Add6~2_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|Add6~2_combout ),
	.datab(\U5|hsv_converter|delta [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N14
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[99]~82_combout  & ((\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1 )) # (!\U5|hsv_converter|delta [1] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1  & VCC)))) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[99]~82_combout  & ((\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ) # (GND))) # (!\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~3  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[99]~82_combout  & (\U5|hsv_converter|delta [1] & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[99]~82_combout  & ((\U5|hsv_converter|delta [1]) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[99]~82_combout ),
	.datab(\U5|hsv_converter|delta [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~2 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N16
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout  = ((\U5|hsv_converter|delta [2] $ (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[100]~81_combout  $ 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5  = CARRY((\U5|hsv_converter|delta [2] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[100]~81_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~3 )) # (!\U5|hsv_converter|delta [2] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[100]~81_combout ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ))))

	.dataa(\U5|hsv_converter|delta [2]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[100]~81_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~4 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N18
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~80_combout  & ((\U5|hsv_converter|delta [3] & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5 )) # (!\U5|hsv_converter|delta [3] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5  & VCC)))) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~80_combout  & ((\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ) # (GND))) # (!\U5|hsv_converter|delta [3] & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~7  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~80_combout  & (\U5|hsv_converter|delta [3] & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~80_combout  & ((\U5|hsv_converter|delta [3]) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~80_combout ),
	.datab(\U5|hsv_converter|delta [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~6 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N20
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout  = ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[102]~79_combout  $ (\U5|hsv_converter|delta [4] $ 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~7 )))) # (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[102]~79_combout  & 
// ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ) # (!\U5|hsv_converter|delta [4]))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[102]~79_combout  & (!\U5|hsv_converter|delta [4] & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~7 )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[102]~79_combout ),
	.datab(\U5|hsv_converter|delta [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~8 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N22
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~10 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout  = (\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~78_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~78_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9 
// ) # (GND))))) # (!\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~78_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9  & VCC)) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~78_combout  & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~11  = CARRY((\U5|hsv_converter|delta [5] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~78_combout ))) # (!\U5|hsv_converter|delta [5] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~78_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9 )))

	.dataa(\U5|hsv_converter|delta [5]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~10 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N24
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout  = ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[104]~77_combout  $ (\U5|hsv_converter|delta [6] $ 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~11 )))) # (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~13  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[104]~77_combout  & 
// ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ) # (!\U5|hsv_converter|delta [6]))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[104]~77_combout  & (!\U5|hsv_converter|delta [6] & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~11 )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[104]~77_combout ),
	.datab(\U5|hsv_converter|delta [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N26
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~14 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout  = (\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[105]~76_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~13 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[105]~76_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ) # (GND))))) # (!\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[105]~76_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~13  & VCC)) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[105]~76_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~15  = CARRY((\U5|hsv_converter|delta [7] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[105]~76_combout ))) # (!\U5|hsv_converter|delta [7] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[105]~76_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~13 )))

	.dataa(\U5|hsv_converter|delta [7]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[105]~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~14 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N28
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~17 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~17_cout  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[106]~75_combout ) # 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[106]~111_combout ) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~15 )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[106]~75_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[106]~111_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ),
	.combout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~17_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~17 .lut_mask = 16'h00EF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N30
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  = !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~17_cout ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N2
cycloneive_lcell_comb \U5|hsv_converter|Add8~0 (
// Equation(s):
// \U5|hsv_converter|Add8~0_combout  = \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  $ (GND)
// \U5|hsv_converter|Add8~1  = CARRY(!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout )

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Add8~0_combout ),
	.cout(\U5|hsv_converter|Add8~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add8~0 .lut_mask = 16'hAA55;
defparam \U5|hsv_converter|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N4
cycloneive_lcell_comb \U5|hsv_converter|Add8~2 (
// Equation(s):
// \U5|hsv_converter|Add8~2_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & (!\U5|hsv_converter|Add8~1 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  
// & (\U5|hsv_converter|Add8~1  & VCC))
// \U5|hsv_converter|Add8~3  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & !\U5|hsv_converter|Add8~1 ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add8~1 ),
	.combout(\U5|hsv_converter|Add8~2_combout ),
	.cout(\U5|hsv_converter|Add8~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add8~2 .lut_mask = 16'h3C0C;
defparam \U5|hsv_converter|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N6
cycloneive_lcell_comb \U5|hsv_converter|Add8~4 (
// Equation(s):
// \U5|hsv_converter|Add8~4_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & (\U5|hsv_converter|Add8~3  $ (GND))) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & ((GND) # (!\U5|hsv_converter|Add8~3 )))
// \U5|hsv_converter|Add8~5  = CARRY((!\U5|hsv_converter|Add8~3 ) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add8~3 ),
	.combout(\U5|hsv_converter|Add8~4_combout ),
	.cout(\U5|hsv_converter|Add8~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add8~4 .lut_mask = 16'hC33F;
defparam \U5|hsv_converter|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N8
cycloneive_lcell_comb \U5|hsv_converter|Add8~6 (
// Equation(s):
// \U5|hsv_converter|Add8~6_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & (!\U5|hsv_converter|Add8~5 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & 
// (\U5|hsv_converter|Add8~5  & VCC))
// \U5|hsv_converter|Add8~7  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & !\U5|hsv_converter|Add8~5 ))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add8~5 ),
	.combout(\U5|hsv_converter|Add8~6_combout ),
	.cout(\U5|hsv_converter|Add8~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add8~6 .lut_mask = 16'h5A0A;
defparam \U5|hsv_converter|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N10
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~14 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~14_combout  = (\U5|hsv_converter|delta [0] & ((\U5|hsv_converter|Add3~16_combout ) # (!\U5|hsv_converter|delta [1]))) # (!\U5|hsv_converter|delta [0] & ((\U5|hsv_converter|delta [1])))

	.dataa(gnd),
	.datab(\U5|hsv_converter|delta [0]),
	.datac(\U5|hsv_converter|Add3~16_combout ),
	.datad(\U5|hsv_converter|delta [1]),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~14 .lut_mask = 16'hF3CC;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N12
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~15 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~15_combout  = (\U5|hsv_converter|Add3~18_combout  & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~14_combout ) # (!\U5|hsv_converter|Equal0~1_combout )))

	.dataa(\U5|hsv_converter|Equal0~1_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Add3~18_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~14_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~15 .lut_mask = 16'h50F0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N28
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~16 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~16_combout  = (\U5|hsv_converter|Equal0~1_combout  & ((\U5|hsv_converter|Add3~18_combout ) # (!\U5|hsv_converter|delta [1])))

	.dataa(\U5|hsv_converter|delta [1]),
	.datab(gnd),
	.datac(\U5|hsv_converter|Add3~18_combout ),
	.datad(\U5|hsv_converter|Equal0~1_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~16 .lut_mask = 16'hF500;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N30
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~17 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~17_combout  = (\U5|hsv_converter|Add3~16_combout  & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~16_combout ) # (!\U5|hsv_converter|delta [0])))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Add3~16_combout ),
	.datac(\U5|hsv_converter|delta [0]),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~16_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~17 .lut_mask = 16'h0CCC;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N16
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout  = (\U5|hsv_converter|Add3~14_combout  & ((GND) # (!\U5|hsv_converter|delta [0]))) # (!\U5|hsv_converter|Add3~14_combout  & (\U5|hsv_converter|delta [0] $ (GND)))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1  = CARRY((\U5|hsv_converter|Add3~14_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|Add3~14_combout ),
	.datab(\U5|hsv_converter|delta [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N18
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout  = (\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~17_combout  & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~17_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~17_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1  & VCC)) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~17_combout  & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3  = CARRY((\U5|hsv_converter|delta [1] & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~17_combout ))) # (!\U5|hsv_converter|delta [1] & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~17_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 )))

	.dataa(\U5|hsv_converter|delta [1]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N20
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout  = ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~15_combout  $ (\U5|hsv_converter|delta [2] $ 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~15_combout  & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ) 
// # (!\U5|hsv_converter|delta [2]))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~15_combout  & (!\U5|hsv_converter|delta [2] & !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~15_combout ),
	.datab(\U5|hsv_converter|delta [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N22
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  = !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N26
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[20]~18 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[20]~18_combout  = (\U5|hsv_converter|Equal0~2_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~15_combout )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ))))) # (!\U5|hsv_converter|Equal0~2_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~15_combout ))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[10]~15_combout ),
	.datab(\U5|hsv_converter|Equal0~2_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[20]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[20]~18 .lut_mask = 16'hAEA2;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[20]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N24
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[19]~19 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[19]~19_combout  = (\U5|hsv_converter|Equal0~2_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~17_combout )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ))))) # (!\U5|hsv_converter|Equal0~2_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~17_combout ))

	.dataa(\U5|hsv_converter|Equal0~2_combout ),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[9]~17_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[19]~19 .lut_mask = 16'hCEC4;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N30
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[18]~20 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[18]~20_combout  = (\U5|hsv_converter|Equal0~2_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & (\U5|hsv_converter|Add3~14_combout )) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ))))) # (!\U5|hsv_converter|Equal0~2_combout  & 
// (\U5|hsv_converter|Add3~14_combout ))

	.dataa(\U5|hsv_converter|Add3~14_combout ),
	.datab(\U5|hsv_converter|Equal0~2_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[18]~20_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[18]~20 .lut_mask = 16'hAEA2;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[18]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N0
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout  = (\U5|hsv_converter|delta [0] & (\U5|hsv_converter|Add3~12_combout  $ (VCC))) # (!\U5|hsv_converter|delta [0] & ((\U5|hsv_converter|Add3~12_combout ) # (GND)))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1  = CARRY((\U5|hsv_converter|Add3~12_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|delta [0]),
	.datab(\U5|hsv_converter|Add3~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N2
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[18]~20_combout  & ((\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 )) # (!\U5|hsv_converter|delta [1] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1  & VCC)))) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[18]~20_combout  & ((\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ) # (GND))) # (!\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[18]~20_combout  & (\U5|hsv_converter|delta [1] & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[18]~20_combout  & ((\U5|hsv_converter|delta [1]) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[18]~20_combout ),
	.datab(\U5|hsv_converter|delta [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N4
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout  = ((\U5|hsv_converter|delta [2] $ (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[19]~19_combout  $ 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5  = CARRY((\U5|hsv_converter|delta [2] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[19]~19_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 )) # (!\U5|hsv_converter|delta [2] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[19]~19_combout ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ))))

	.dataa(\U5|hsv_converter|delta [2]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[19]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N6
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[20]~18_combout  & ((\U5|hsv_converter|delta [3] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 )) # (!\U5|hsv_converter|delta [3] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5  & VCC)))) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[20]~18_combout  & ((\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ) # (GND))) # (!\U5|hsv_converter|delta [3] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[20]~18_combout  & (\U5|hsv_converter|delta [3] & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[20]~18_combout  & ((\U5|hsv_converter|delta [3]) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[20]~18_combout ),
	.datab(\U5|hsv_converter|delta [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N8
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  = \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8 .lut_mask = 16'hF0F0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N20
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~21 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~21_combout  = (\U5|hsv_converter|Equal0~0_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[20]~18_combout )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ))))) # (!\U5|hsv_converter|Equal0~0_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[20]~18_combout ))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[20]~18_combout ),
	.datab(\U5|hsv_converter|Equal0~0_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~21_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~21 .lut_mask = 16'hAAE2;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N30
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[29]~22 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[29]~22_combout  = (\U5|hsv_converter|Equal0~0_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[19]~19_combout )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ))))) # (!\U5|hsv_converter|Equal0~0_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[19]~19_combout ))

	.dataa(\U5|hsv_converter|Equal0~0_combout ),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[19]~19_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[29]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[29]~22 .lut_mask = 16'hCCE4;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[29]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N28
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[28]~23 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[28]~23_combout  = (\U5|hsv_converter|Equal0~0_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[18]~20_combout )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ))))) # (!\U5|hsv_converter|Equal0~0_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[18]~20_combout ))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[18]~20_combout ),
	.datab(\U5|hsv_converter|Equal0~0_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[28]~23_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[28]~23 .lut_mask = 16'hAEA2;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[28]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N14
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[27]~24 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[27]~24_combout  = (\U5|hsv_converter|Equal0~0_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & (\U5|hsv_converter|Add3~12_combout )) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ))))) # (!\U5|hsv_converter|Equal0~0_combout  & 
// (\U5|hsv_converter|Add3~12_combout ))

	.dataa(\U5|hsv_converter|Equal0~0_combout ),
	.datab(\U5|hsv_converter|Add3~12_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[27]~24_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[27]~24 .lut_mask = 16'hCEC4;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[27]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N4
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout  = (\U5|hsv_converter|Add3~10_combout  & ((GND) # (!\U5|hsv_converter|delta [0]))) # (!\U5|hsv_converter|Add3~10_combout  & (\U5|hsv_converter|delta [0] $ (GND)))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1  = CARRY((\U5|hsv_converter|Add3~10_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|Add3~10_combout ),
	.datab(\U5|hsv_converter|delta [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N6
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[27]~24_combout  & ((\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 )) # (!\U5|hsv_converter|delta [1] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1  & VCC)))) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[27]~24_combout  & ((\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ) # (GND))) # (!\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[27]~24_combout  & (\U5|hsv_converter|delta [1] & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[27]~24_combout  & ((\U5|hsv_converter|delta [1]) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[27]~24_combout ),
	.datab(\U5|hsv_converter|delta [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N8
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout  = ((\U5|hsv_converter|delta [2] $ (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[28]~23_combout  $ 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5  = CARRY((\U5|hsv_converter|delta [2] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[28]~23_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 )) # (!\U5|hsv_converter|delta [2] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[28]~23_combout ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ))))

	.dataa(\U5|hsv_converter|delta [2]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[28]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N10
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[29]~22_combout  & ((\U5|hsv_converter|delta [3] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 )) # (!\U5|hsv_converter|delta [3] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5  & VCC)))) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[29]~22_combout  & ((\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ) # (GND))) # (!\U5|hsv_converter|delta [3] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[29]~22_combout  & (\U5|hsv_converter|delta [3] & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[29]~22_combout  & ((\U5|hsv_converter|delta [3]) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[29]~22_combout ),
	.datab(\U5|hsv_converter|delta [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N12
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout  = ((\U5|hsv_converter|delta [4] $ (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~21_combout  $ 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 )))) # (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9  = CARRY((\U5|hsv_converter|delta [4] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~21_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 )) # (!\U5|hsv_converter|delta [4] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~21_combout ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ))))

	.dataa(\U5|hsv_converter|delta [4]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N14
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  = !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N28
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[40]~25 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[40]~25_combout  = (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~21_combout )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ))))) # (!\U5|hsv_converter|Equal0~3_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~21_combout ))

	.dataa(\U5|hsv_converter|Equal0~3_combout ),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[30]~21_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[40]~25_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[40]~25 .lut_mask = 16'hCEC4;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[40]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N26
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[39]~26 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[39]~26_combout  = (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[29]~22_combout )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ))))) # (!\U5|hsv_converter|Equal0~3_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[29]~22_combout ))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[29]~22_combout ),
	.datab(\U5|hsv_converter|Equal0~3_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[39]~26_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[39]~26 .lut_mask = 16'hAEA2;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[39]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N16
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[38]~27 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[38]~27_combout  = (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[28]~23_combout )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ))))) # (!\U5|hsv_converter|Equal0~3_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[28]~23_combout ))

	.dataa(\U5|hsv_converter|Equal0~3_combout ),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[28]~23_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[38]~27_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[38]~27 .lut_mask = 16'hCEC4;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[38]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N24
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[37]~28 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[37]~28_combout  = (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[27]~24_combout )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ))))) # (!\U5|hsv_converter|Equal0~3_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[27]~24_combout ))

	.dataa(\U5|hsv_converter|Equal0~3_combout ),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[27]~24_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[37]~28_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[37]~28 .lut_mask = 16'hCCE4;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[37]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N30
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[36]~29 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[36]~29_combout  = (\U5|hsv_converter|Equal0~3_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & (\U5|hsv_converter|Add3~10_combout )) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ))))) # (!\U5|hsv_converter|Equal0~3_combout  & 
// (\U5|hsv_converter|Add3~10_combout ))

	.dataa(\U5|hsv_converter|Equal0~3_combout ),
	.datab(\U5|hsv_converter|Add3~10_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[36]~29_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[36]~29 .lut_mask = 16'hCCE4;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[36]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N10
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout  = (\U5|hsv_converter|Add3~8_combout  & ((GND) # (!\U5|hsv_converter|delta [0]))) # (!\U5|hsv_converter|Add3~8_combout  & (\U5|hsv_converter|delta [0] $ (GND)))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1  = CARRY((\U5|hsv_converter|Add3~8_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|Add3~8_combout ),
	.datab(\U5|hsv_converter|delta [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N12
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[36]~29_combout  & ((\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 )) # (!\U5|hsv_converter|delta [1] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1  & VCC)))) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[36]~29_combout  & ((\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ) # (GND))) # (!\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[36]~29_combout  & (\U5|hsv_converter|delta [1] & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[36]~29_combout  & ((\U5|hsv_converter|delta [1]) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[36]~29_combout ),
	.datab(\U5|hsv_converter|delta [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N14
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout  = ((\U5|hsv_converter|delta [2] $ (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[37]~28_combout  $ 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5  = CARRY((\U5|hsv_converter|delta [2] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[37]~28_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 )) # (!\U5|hsv_converter|delta [2] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[37]~28_combout ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ))))

	.dataa(\U5|hsv_converter|delta [2]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[37]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N16
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[38]~27_combout  & ((\U5|hsv_converter|delta [3] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 )) # (!\U5|hsv_converter|delta [3] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5  & VCC)))) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[38]~27_combout  & ((\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ) # (GND))) # (!\U5|hsv_converter|delta [3] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[38]~27_combout  & (\U5|hsv_converter|delta [3] & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[38]~27_combout  & ((\U5|hsv_converter|delta [3]) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[38]~27_combout ),
	.datab(\U5|hsv_converter|delta [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N18
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout  = ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[39]~26_combout  $ (\U5|hsv_converter|delta [4] $ 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 )))) # (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[39]~26_combout  & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ) 
// # (!\U5|hsv_converter|delta [4]))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[39]~26_combout  & (!\U5|hsv_converter|delta [4] & !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[39]~26_combout ),
	.datab(\U5|hsv_converter|delta [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N20
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout  = (\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[40]~25_combout  & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[40]~25_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[40]~25_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9  & VCC)) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[40]~25_combout  & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11  = CARRY((\U5|hsv_converter|delta [5] & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[40]~25_combout ))) # (!\U5|hsv_converter|delta [5] & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[40]~25_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 )))

	.dataa(\U5|hsv_converter|delta [5]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[40]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N22
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  = \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12 .lut_mask = 16'hF0F0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N2
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~30 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~30_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[40]~25_combout ))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout )))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & 
// (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[40]~25_combout ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout ),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[40]~25_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~30_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~30 .lut_mask = 16'hF0D8;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N12
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[49]~31 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[49]~31_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[39]~26_combout ))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout )))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & 
// (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[39]~26_combout ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout ),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[39]~26_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[49]~31_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[49]~31 .lut_mask = 16'hF0D8;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[49]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N10
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[48]~32 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[48]~32_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[38]~27_combout )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ))))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[38]~27_combout ))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[38]~27_combout ),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[48]~32_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[48]~32 .lut_mask = 16'hAAE2;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[48]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N8
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[47]~33 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[47]~33_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[37]~28_combout ))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout )))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & 
// (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[37]~28_combout ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout ),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[37]~28_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[47]~33_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[47]~33 .lut_mask = 16'hFD08;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[47]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N6
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[46]~34 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[46]~34_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[36]~29_combout )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ))))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[36]~29_combout ))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[36]~29_combout ),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[46]~34_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[46]~34 .lut_mask = 16'hAEA2;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[46]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N28
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[45]~35 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[45]~35_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\U5|hsv_converter|Add3~8_combout ))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout )))) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout  & (((\U5|hsv_converter|Add3~8_combout ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|selnose[85]~0_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datad(\U5|hsv_converter|Add3~8_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[45]~35_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[45]~35 .lut_mask = 16'hFB08;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[45]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N16
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout  = (\U5|hsv_converter|delta [0] & (\U5|hsv_converter|Add3~6_combout  $ (VCC))) # (!\U5|hsv_converter|delta [0] & ((\U5|hsv_converter|Add3~6_combout ) # (GND)))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1  = CARRY((\U5|hsv_converter|Add3~6_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|delta [0]),
	.datab(\U5|hsv_converter|Add3~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N18
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout  = (\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[45]~35_combout  & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[45]~35_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[45]~35_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1  & VCC)) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[45]~35_combout  & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3  = CARRY((\U5|hsv_converter|delta [1] & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[45]~35_combout ))) # (!\U5|hsv_converter|delta [1] & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[45]~35_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 )))

	.dataa(\U5|hsv_converter|delta [1]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[45]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N20
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout  = ((\U5|hsv_converter|delta [2] $ (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[46]~34_combout  $ 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5  = CARRY((\U5|hsv_converter|delta [2] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[46]~34_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 )) # (!\U5|hsv_converter|delta [2] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[46]~34_combout ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ))))

	.dataa(\U5|hsv_converter|delta [2]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[46]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N22
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[47]~33_combout  & ((\U5|hsv_converter|delta [3] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 )) # (!\U5|hsv_converter|delta [3] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5  & VCC)))) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[47]~33_combout  & ((\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ) # (GND))) # (!\U5|hsv_converter|delta [3] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[47]~33_combout  & (\U5|hsv_converter|delta [3] & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[47]~33_combout  & ((\U5|hsv_converter|delta [3]) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[47]~33_combout ),
	.datab(\U5|hsv_converter|delta [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N24
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout  = ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[48]~32_combout  $ (\U5|hsv_converter|delta [4] $ 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 )))) # (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[48]~32_combout  & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ) 
// # (!\U5|hsv_converter|delta [4]))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[48]~32_combout  & (!\U5|hsv_converter|delta [4] & !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[48]~32_combout ),
	.datab(\U5|hsv_converter|delta [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N26
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[49]~31_combout  & ((\U5|hsv_converter|delta [5] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 )) # (!\U5|hsv_converter|delta [5] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9  & VCC)))) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[49]~31_combout  & ((\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ) # (GND))) # (!\U5|hsv_converter|delta [5] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[49]~31_combout  & (\U5|hsv_converter|delta [5] & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[49]~31_combout  & ((\U5|hsv_converter|delta [5]) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[49]~31_combout ),
	.datab(\U5|hsv_converter|delta [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N28
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout  = ((\U5|hsv_converter|delta [6] $ (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~30_combout  $ 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 )))) # (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13  = CARRY((\U5|hsv_converter|delta [6] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~30_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 )) # (!\U5|hsv_converter|delta [6] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~30_combout ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ))))

	.dataa(\U5|hsv_converter|delta [6]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N30
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  = !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N14
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[59]~37 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[59]~37_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[49]~31_combout 
// )))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[49]~31_combout ))) # (!\U5|hsv_converter|delta [7] & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datab(\U5|hsv_converter|delta [7]),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[49]~31_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[59]~37_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[59]~37 .lut_mask = 16'hFE10;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[59]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N4
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~36 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~36_combout  = (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~30_combout )) # (!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~30_combout )) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout )))))

	.dataa(\U5|hsv_converter|delta [7]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[50]~30_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~36_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~36 .lut_mask = 16'hCDC8;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N8
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~38 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~38_combout  = (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[48]~32_combout )) # (!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[48]~32_combout )) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout )))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[48]~32_combout ),
	.datab(\U5|hsv_converter|delta [7]),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~38_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~38 .lut_mask = 16'hABA8;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N4
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[57]~39 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[57]~39_combout  = (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[47]~33_combout )) # (!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[47]~33_combout )) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout )))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[47]~33_combout ),
	.datab(\U5|hsv_converter|delta [7]),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[57]~39_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[57]~39 .lut_mask = 16'hABA8;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[57]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N30
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~40 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~40_combout  = (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[46]~34_combout )) # (!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[46]~34_combout )) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout )))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[46]~34_combout ),
	.datab(\U5|hsv_converter|delta [7]),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~40_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~40 .lut_mask = 16'hABA8;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N0
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[55]~41 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[55]~41_combout  = (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[45]~35_combout )) # (!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[45]~35_combout )) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout )))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[45]~35_combout ),
	.datab(\U5|hsv_converter|delta [7]),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[55]~41_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[55]~41 .lut_mask = 16'hABA8;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[55]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N6
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[54]~42 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[54]~42_combout  = (\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Add3~6_combout )) # (!\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\U5|hsv_converter|Add3~6_combout )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout )))))

	.dataa(\U5|hsv_converter|delta [7]),
	.datab(\U5|hsv_converter|Add3~6_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[54]~42_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[54]~42 .lut_mask = 16'hCDC8;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[54]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N10
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout  = (\U5|hsv_converter|Add3~4_combout  & ((GND) # (!\U5|hsv_converter|delta [0]))) # (!\U5|hsv_converter|Add3~4_combout  & (\U5|hsv_converter|delta [0] $ (GND)))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1  = CARRY((\U5|hsv_converter|Add3~4_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|Add3~4_combout ),
	.datab(\U5|hsv_converter|delta [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N12
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout  = (\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[54]~42_combout  & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[54]~42_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[54]~42_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1  & VCC)) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[54]~42_combout  & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3  = CARRY((\U5|hsv_converter|delta [1] & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[54]~42_combout ))) # (!\U5|hsv_converter|delta [1] & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[54]~42_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 )))

	.dataa(\U5|hsv_converter|delta [1]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[54]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N14
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout  = ((\U5|hsv_converter|delta [2] $ (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[55]~41_combout  $ 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5  = CARRY((\U5|hsv_converter|delta [2] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[55]~41_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 )) # (!\U5|hsv_converter|delta [2] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[55]~41_combout ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ))))

	.dataa(\U5|hsv_converter|delta [2]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[55]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N16
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~40_combout  & ((\U5|hsv_converter|delta [3] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 )) # (!\U5|hsv_converter|delta [3] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & VCC)))) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~40_combout  & ((\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ) # (GND))) # (!\U5|hsv_converter|delta [3] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~40_combout  & (\U5|hsv_converter|delta [3] & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~40_combout  & ((\U5|hsv_converter|delta [3]) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~40_combout ),
	.datab(\U5|hsv_converter|delta [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N18
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout  = ((\U5|hsv_converter|delta [4] $ (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[57]~39_combout  $ 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 )))) # (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9  = CARRY((\U5|hsv_converter|delta [4] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[57]~39_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 )) # (!\U5|hsv_converter|delta [4] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[57]~39_combout ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ))))

	.dataa(\U5|hsv_converter|delta [4]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[57]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N20
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~38_combout  & ((\U5|hsv_converter|delta [5] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 )) # (!\U5|hsv_converter|delta [5] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9  & VCC)))) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~38_combout  & ((\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ) # (GND))) # (!\U5|hsv_converter|delta [5] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~38_combout  & (\U5|hsv_converter|delta [5] & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~38_combout  & ((\U5|hsv_converter|delta [5]) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~38_combout ),
	.datab(\U5|hsv_converter|delta [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N22
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout  = ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[59]~37_combout  $ (\U5|hsv_converter|delta [6] $ 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 )))) # (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[59]~37_combout  & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 
// ) # (!\U5|hsv_converter|delta [6]))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[59]~37_combout  & (!\U5|hsv_converter|delta [6] & !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[59]~37_combout ),
	.datab(\U5|hsv_converter|delta [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N24
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout  = (\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~36_combout  & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~36_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ) 
// # (GND))))) # (!\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~36_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13  & VCC)) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~36_combout  & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15  = CARRY((\U5|hsv_converter|delta [7] & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~36_combout ))) # (!\U5|hsv_converter|delta [7] & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~36_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 )))

	.dataa(\U5|hsv_converter|delta [7]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N26
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  = \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16 .lut_mask = 16'hF0F0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N2
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[70]~44 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[70]~44_combout  = (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[70]~44_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[70]~44 .lut_mask = 16'h0F00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[70]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N0
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[70]~43 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[70]~43_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[60]~36_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[70]~43_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[70]~43 .lut_mask = 16'hF000;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[70]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N30
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[69]~45 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[69]~45_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[59]~37_combout )) 
// # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[59]~37_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[69]~45_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[69]~45 .lut_mask = 16'hAFA0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[69]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N28
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[68]~46 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[68]~46_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~38_combout )) 
// # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[58]~38_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[68]~46_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[68]~46 .lut_mask = 16'hAFA0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[68]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N24
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~47 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~47_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[57]~39_combout )) 
// # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[57]~39_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~47_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~47 .lut_mask = 16'hCFC0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N8
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[66]~48 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[66]~48_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~40_combout )) 
// # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[56]~40_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[66]~48_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[66]~48 .lut_mask = 16'hAFA0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[66]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N6
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~49 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~49_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[55]~41_combout 
// ))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[55]~41_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~49_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~49 .lut_mask = 16'hFC0C;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N26
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[64]~50 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[64]~50_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[54]~42_combout )) 
// # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[54]~42_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[64]~50_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[64]~50 .lut_mask = 16'hCFC0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[64]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N28
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[63]~51 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[63]~51_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\U5|hsv_converter|Add3~4_combout )) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout )))

	.dataa(\U5|hsv_converter|Add3~4_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[63]~51_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[63]~51 .lut_mask = 16'hAFA0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[63]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N4
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout  = (\U5|hsv_converter|delta [0] & (\U5|hsv_converter|Add3~2_combout  $ (VCC))) # (!\U5|hsv_converter|delta [0] & ((\U5|hsv_converter|Add3~2_combout ) # (GND)))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1  = CARRY((\U5|hsv_converter|Add3~2_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|delta [0]),
	.datab(\U5|hsv_converter|Add3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N6
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout  = (\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[63]~51_combout  & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[63]~51_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[63]~51_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1  & VCC)) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[63]~51_combout  & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3  = CARRY((\U5|hsv_converter|delta [1] & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[63]~51_combout ))) # (!\U5|hsv_converter|delta [1] & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[63]~51_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 )))

	.dataa(\U5|hsv_converter|delta [1]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[63]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N8
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout  = ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[64]~50_combout  $ (\U5|hsv_converter|delta [2] $ 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[64]~50_combout  & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ) 
// # (!\U5|hsv_converter|delta [2]))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[64]~50_combout  & (!\U5|hsv_converter|delta [2] & !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[64]~50_combout ),
	.datab(\U5|hsv_converter|delta [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N10
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout  = (\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~49_combout  & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~49_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~49_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5  & VCC)) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~49_combout  & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7  = CARRY((\U5|hsv_converter|delta [3] & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~49_combout ))) # (!\U5|hsv_converter|delta [3] & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~49_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 )))

	.dataa(\U5|hsv_converter|delta [3]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N12
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout  = ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[66]~48_combout  $ (\U5|hsv_converter|delta [4] $ 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 )))) # (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[66]~48_combout  & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ) 
// # (!\U5|hsv_converter|delta [4]))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[66]~48_combout  & (!\U5|hsv_converter|delta [4] & !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[66]~48_combout ),
	.datab(\U5|hsv_converter|delta [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N14
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout  = (\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~47_combout  & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~47_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~47_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9  & VCC)) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~47_combout  & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11  = CARRY((\U5|hsv_converter|delta [5] & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~47_combout ))) # (!\U5|hsv_converter|delta [5] & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~47_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 )))

	.dataa(\U5|hsv_converter|delta [5]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N16
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout  = ((\U5|hsv_converter|delta [6] $ (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[68]~46_combout  $ 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 )))) # (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13  = CARRY((\U5|hsv_converter|delta [6] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[68]~46_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 )) # (!\U5|hsv_converter|delta [6] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[68]~46_combout ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ))))

	.dataa(\U5|hsv_converter|delta [6]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[68]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N18
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[69]~45_combout  & ((\U5|hsv_converter|delta [7] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 )) # (!\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13  & VCC)))) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[69]~45_combout  & ((\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ) # (GND))) # (!\U5|hsv_converter|delta [7] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[69]~45_combout  & (\U5|hsv_converter|delta [7] & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[69]~45_combout  & ((\U5|hsv_converter|delta [7]) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[69]~45_combout ),
	.datab(\U5|hsv_converter|delta [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N20
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17_cout  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[70]~44_combout ) # 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[70]~43_combout ) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[70]~44_combout ),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[70]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ),
	.combout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17 .lut_mask = 16'h00EF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N22
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  = !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17_cout ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N6
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[79]~108 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[79]~108_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[59]~37_combout )) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout )))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[59]~37_combout ),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[79]~108_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[79]~108 .lut_mask = 16'hB800;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[79]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N4
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[79]~52 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[79]~52_combout  = (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout )

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datac(gnd),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[79]~52_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[79]~52 .lut_mask = 16'h3300;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[79]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N30
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[78]~53 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[78]~53_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[68]~46_combout )) 
// # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[68]~46_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[78]~53_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[78]~53 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[78]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N2
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[77]~54 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[77]~54_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~47_combout 
// ))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[67]~47_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[77]~54_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[77]~54 .lut_mask = 16'hFC0C;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[77]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N28
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~55 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~55_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[66]~48_combout 
// ))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[66]~48_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~55_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~55 .lut_mask = 16'hF0AA;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N24
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[75]~56 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[75]~56_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~49_combout )) 
// # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[65]~49_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[75]~56_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[75]~56 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[75]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N22
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~57 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~57_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[64]~50_combout )) 
// # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[64]~50_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~57_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~57 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N28
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[73]~58 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[73]~58_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[63]~51_combout )) 
// # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[63]~51_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[73]~58_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[73]~58 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[73]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N28
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[72]~59 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[72]~59_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\U5|hsv_converter|Add3~2_combout ))) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ),
	.datab(\U5|hsv_converter|Add3~2_combout ),
	.datac(gnd),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[72]~59_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[72]~59 .lut_mask = 16'hCCAA;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[72]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N8
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout  = (\U5|hsv_converter|delta [0] & (\U5|hsv_converter|Add3~0_combout  $ (VCC))) # (!\U5|hsv_converter|delta [0] & ((\U5|hsv_converter|Add3~0_combout ) # (GND)))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1  = CARRY((\U5|hsv_converter|Add3~0_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|delta [0]),
	.datab(\U5|hsv_converter|Add3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N10
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[72]~59_combout  & ((\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 )) # (!\U5|hsv_converter|delta [1] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1  & VCC)))) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[72]~59_combout  & ((\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ) # (GND))) # (!\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[72]~59_combout  & (\U5|hsv_converter|delta [1] & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[72]~59_combout  & ((\U5|hsv_converter|delta [1]) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[72]~59_combout ),
	.datab(\U5|hsv_converter|delta [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N12
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout  = ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[73]~58_combout  $ (\U5|hsv_converter|delta [2] $ 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[73]~58_combout  & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ) 
// # (!\U5|hsv_converter|delta [2]))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[73]~58_combout  & (!\U5|hsv_converter|delta [2] & !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[73]~58_combout ),
	.datab(\U5|hsv_converter|delta [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N14
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~57_combout  & ((\U5|hsv_converter|delta [3] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 )) # (!\U5|hsv_converter|delta [3] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5  & VCC)))) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~57_combout  & ((\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ) # (GND))) # (!\U5|hsv_converter|delta [3] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~57_combout  & (\U5|hsv_converter|delta [3] & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~57_combout  & ((\U5|hsv_converter|delta [3]) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~57_combout ),
	.datab(\U5|hsv_converter|delta [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N16
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout  = ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[75]~56_combout  $ (\U5|hsv_converter|delta [4] $ 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 )))) # (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[75]~56_combout  & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ) 
// # (!\U5|hsv_converter|delta [4]))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[75]~56_combout  & (!\U5|hsv_converter|delta [4] & !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[75]~56_combout ),
	.datab(\U5|hsv_converter|delta [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N18
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout  = (\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~55_combout  & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~55_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ) # 
// (GND))))) # (!\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~55_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9  & VCC)) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~55_combout  & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11  = CARRY((\U5|hsv_converter|delta [5] & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~55_combout ))) # (!\U5|hsv_converter|delta [5] & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~55_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 )))

	.dataa(\U5|hsv_converter|delta [5]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N20
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout  = ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[77]~54_combout  $ (\U5|hsv_converter|delta [6] $ 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 )))) # (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[77]~54_combout  & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 
// ) # (!\U5|hsv_converter|delta [6]))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[77]~54_combout  & (!\U5|hsv_converter|delta [6] & !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[77]~54_combout ),
	.datab(\U5|hsv_converter|delta [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N22
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[78]~53_combout  & ((\U5|hsv_converter|delta [7] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 )) # (!\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13  & VCC)))) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[78]~53_combout  & ((\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ) # (GND))) # (!\U5|hsv_converter|delta [7] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[78]~53_combout  & (\U5|hsv_converter|delta [7] & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[78]~53_combout  & ((\U5|hsv_converter|delta [7]) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[78]~53_combout ),
	.datab(\U5|hsv_converter|delta [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N24
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17_cout  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[79]~108_combout ) # 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[79]~52_combout ) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[79]~108_combout ),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[79]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ),
	.combout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 .lut_mask = 16'h00EF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N26
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  = !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17_cout ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N16
cycloneive_lcell_comb \U5|hsv_converter|h_out~17 (
// Equation(s):
// \U5|hsv_converter|h_out~17_combout  = (\U5|hsv_converter|max_channel_d.00~q  & ((\U5|hsv_converter|h_out[3]~12_combout ) # ((\U5|hsv_converter|Add8~6_combout )))) # (!\U5|hsv_converter|max_channel_d.00~q  & (!\U5|hsv_converter|h_out[3]~12_combout  & 
// ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ))))

	.dataa(\U5|hsv_converter|max_channel_d.00~q ),
	.datab(\U5|hsv_converter|h_out[3]~12_combout ),
	.datac(\U5|hsv_converter|Add8~6_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|h_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~17 .lut_mask = 16'hA8B9;
defparam \U5|hsv_converter|h_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N2
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[88]~60 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[88]~60_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[88]~60_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[88]~60 .lut_mask = 16'h00F0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[88]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N2
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[88]~109 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[88]~109_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[68]~46_combout )) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout )))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[68]~46_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[88]~109_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[88]~109 .lut_mask = 16'hD080;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[88]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N8
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[87]~61 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[87]~61_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[77]~54_combout )) 
// # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[77]~54_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[87]~61_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[87]~61 .lut_mask = 16'hCFC0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[87]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N0
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[86]~62 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[86]~62_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~55_combout )) 
// # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[76]~55_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[86]~62_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[86]~62 .lut_mask = 16'hCFC0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[86]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N30
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~63 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~63_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[75]~56_combout 
// ))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[75]~56_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~63_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~63 .lut_mask = 16'hFA50;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N30
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[84]~64 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[84]~64_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~57_combout )) 
// # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[74]~57_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[84]~64_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[84]~64 .lut_mask = 16'hAFA0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[84]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N4
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~65 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~65_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[73]~58_combout )) 
// # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[73]~58_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~65_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~65 .lut_mask = 16'hCFC0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N26
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[82]~66 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[82]~66_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[72]~59_combout )) 
// # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[72]~59_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[82]~66_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[82]~66 .lut_mask = 16'hCFC0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[82]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N20
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[81]~67 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[81]~67_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & (\U5|hsv_converter|Add3~0_combout )) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout )))

	.dataa(\U5|hsv_converter|Add3~0_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[81]~67_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[81]~67 .lut_mask = 16'hAFA0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[81]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N10
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout  = (\U5|hsv_converter|delta [0] & (\U5|hsv_converter|Add2~6_combout  $ (VCC))) # (!\U5|hsv_converter|delta [0] & ((\U5|hsv_converter|Add2~6_combout ) # (GND)))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1  = CARRY((\U5|hsv_converter|Add2~6_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|delta [0]),
	.datab(\U5|hsv_converter|Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N12
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout  = (\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[81]~67_combout  & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[81]~67_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ) 
// # (GND))))) # (!\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[81]~67_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1  & VCC)) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[81]~67_combout  & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3  = CARRY((\U5|hsv_converter|delta [1] & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[81]~67_combout ))) # (!\U5|hsv_converter|delta [1] & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[81]~67_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 )))

	.dataa(\U5|hsv_converter|delta [1]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[81]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N14
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout  = ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[82]~66_combout  $ (\U5|hsv_converter|delta [2] $ 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[82]~66_combout  & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 
// ) # (!\U5|hsv_converter|delta [2]))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[82]~66_combout  & (!\U5|hsv_converter|delta [2] & !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[82]~66_combout ),
	.datab(\U5|hsv_converter|delta [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N16
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout  = (\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~65_combout  & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~65_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ) 
// # (GND))))) # (!\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~65_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5  & VCC)) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~65_combout  & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7  = CARRY((\U5|hsv_converter|delta [3] & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~65_combout ))) # (!\U5|hsv_converter|delta [3] & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~65_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 )))

	.dataa(\U5|hsv_converter|delta [3]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N18
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout  = ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[84]~64_combout  $ (\U5|hsv_converter|delta [4] $ 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 )))) # (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[84]~64_combout  & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 
// ) # (!\U5|hsv_converter|delta [4]))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[84]~64_combout  & (!\U5|hsv_converter|delta [4] & !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[84]~64_combout ),
	.datab(\U5|hsv_converter|delta [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N20
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~63_combout  & ((\U5|hsv_converter|delta [5] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 )) # (!\U5|hsv_converter|delta [5] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9  & VCC)))) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~63_combout  & ((\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ) # (GND))) # (!\U5|hsv_converter|delta [5] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~63_combout  & (\U5|hsv_converter|delta [5] & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~63_combout  & ((\U5|hsv_converter|delta [5]) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~63_combout ),
	.datab(\U5|hsv_converter|delta [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N22
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout  = ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[86]~62_combout  $ (\U5|hsv_converter|delta [6] $ 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 )))) # (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[86]~62_combout  & 
// ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ) # (!\U5|hsv_converter|delta [6]))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[86]~62_combout  & (!\U5|hsv_converter|delta [6] & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[86]~62_combout ),
	.datab(\U5|hsv_converter|delta [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N24
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout  = (\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[87]~61_combout  & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[87]~61_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 
// ) # (GND))))) # (!\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[87]~61_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13  & VCC)) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[87]~61_combout  & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15  = CARRY((\U5|hsv_converter|delta [7] & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[87]~61_combout ))) # (!\U5|hsv_converter|delta [7] & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[87]~61_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 )))

	.dataa(\U5|hsv_converter|delta [7]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[87]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N26
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17_cout  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[88]~60_combout ) # 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[88]~109_combout ) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[88]~60_combout ),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[88]~109_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ),
	.combout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 .lut_mask = 16'h00EF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N28
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  = !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17_cout ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N26
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[97]~110 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[97]~110_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[77]~54_combout )) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout )))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[77]~54_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[97]~110_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[97]~110 .lut_mask = 16'hD080;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[97]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N0
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[97]~68 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[97]~68_combout  = (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & 
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[97]~68_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[97]~68 .lut_mask = 16'h0F00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[97]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N30
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[96]~69 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[96]~69_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[86]~62_combout 
// )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[86]~62_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[96]~69_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[96]~69 .lut_mask = 16'hCFC0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[96]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N6
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[95]~70 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[95]~70_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~63_combout 
// ))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[85]~63_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[95]~70_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[95]~70 .lut_mask = 16'hF0CC;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[95]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N24
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~71 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~71_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[84]~64_combout 
// )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[84]~64_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~71_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~71 .lut_mask = 16'hAFA0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N0
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[93]~72 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[93]~72_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~65_combout 
// ))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[83]~65_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[93]~72_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[93]~72 .lut_mask = 16'hF0CC;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[93]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N6
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~73 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~73_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[82]~66_combout 
// )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[82]~66_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~73_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~73 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N16
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[91]~74 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[91]~74_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[81]~67_combout 
// ))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[81]~67_combout ),
	.datac(gnd),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[91]~74_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[91]~74 .lut_mask = 16'hCCAA;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[91]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N14
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[90]~75 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[90]~75_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & (\U5|hsv_converter|Add2~6_combout )) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Add2~6_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[90]~75_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[90]~75 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[90]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N2
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout  = (\U5|hsv_converter|Add2~4_combout  & ((GND) # (!\U5|hsv_converter|delta [0]))) # (!\U5|hsv_converter|Add2~4_combout  & (\U5|hsv_converter|delta [0] $ (GND)))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1  = CARRY((\U5|hsv_converter|Add2~4_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|Add2~4_combout ),
	.datab(\U5|hsv_converter|delta [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N4
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[90]~75_combout  & ((\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 )) # (!\U5|hsv_converter|delta [1] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1  & VCC)))) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[90]~75_combout  & ((\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ) # (GND))) # (!\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[90]~75_combout  & (\U5|hsv_converter|delta [1] & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[90]~75_combout  & ((\U5|hsv_converter|delta [1]) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[90]~75_combout ),
	.datab(\U5|hsv_converter|delta [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N6
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout  = ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[91]~74_combout  $ (\U5|hsv_converter|delta [2] $ 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[91]~74_combout  & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 
// ) # (!\U5|hsv_converter|delta [2]))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[91]~74_combout  & (!\U5|hsv_converter|delta [2] & !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[91]~74_combout ),
	.datab(\U5|hsv_converter|delta [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N8
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout  = (\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~73_combout  & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~73_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ) 
// # (GND))))) # (!\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~73_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5  & VCC)) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~73_combout  & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7  = CARRY((\U5|hsv_converter|delta [3] & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~73_combout ))) # (!\U5|hsv_converter|delta [3] & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~73_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 )))

	.dataa(\U5|hsv_converter|delta [3]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~73_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N10
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout  = ((\U5|hsv_converter|delta [4] $ (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[93]~72_combout  $ 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 )))) # (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9  = CARRY((\U5|hsv_converter|delta [4] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[93]~72_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 )) # (!\U5|hsv_converter|delta [4] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[93]~72_combout ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ))))

	.dataa(\U5|hsv_converter|delta [4]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[93]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N12
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout  = (\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~71_combout  & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~71_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ) 
// # (GND))))) # (!\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~71_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9  & VCC)) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~71_combout  & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11  = CARRY((\U5|hsv_converter|delta [5] & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~71_combout ))) # (!\U5|hsv_converter|delta [5] & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~71_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 )))

	.dataa(\U5|hsv_converter|delta [5]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N14
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout  = ((\U5|hsv_converter|delta [6] $ (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[95]~70_combout  $ 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 )))) # (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13  = CARRY((\U5|hsv_converter|delta [6] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[95]~70_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 )) # (!\U5|hsv_converter|delta [6] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[95]~70_combout ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ))))

	.dataa(\U5|hsv_converter|delta [6]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[95]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N16
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[96]~69_combout  & ((\U5|hsv_converter|delta [7] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 )) # (!\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13  & VCC)))) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[96]~69_combout  & ((\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ) # (GND))) # (!\U5|hsv_converter|delta [7] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[96]~69_combout  & (\U5|hsv_converter|delta [7] & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[96]~69_combout  & ((\U5|hsv_converter|delta [7]) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[96]~69_combout ),
	.datab(\U5|hsv_converter|delta [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N18
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17_cout  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[97]~110_combout ) # 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[97]~68_combout ) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[97]~110_combout ),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[97]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ),
	.combout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 .lut_mask = 16'h00EF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N20
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  = !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17_cout ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N22
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[106]~76 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[106]~76_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout )

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ),
	.datac(gnd),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[106]~76_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[106]~76 .lut_mask = 16'h00CC;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[106]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N0
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[106]~111 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[106]~111_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[86]~62_combout )) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout )))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[86]~62_combout ),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[106]~111_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[106]~111 .lut_mask = 16'hA0C0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[106]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N0
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[105]~77 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[105]~77_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[95]~70_combout 
// )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[95]~70_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[105]~77_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[105]~77 .lut_mask = 16'hCFC0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[105]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N28
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[104]~78 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[104]~78_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~71_combout 
// ))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[94]~71_combout ),
	.datac(gnd),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[104]~78_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[104]~78 .lut_mask = 16'hCCAA;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[104]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N26
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~79 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~79_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[93]~72_combout 
// )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[93]~72_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~79_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~79 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N28
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[102]~80 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[102]~80_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~73_combout 
// )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[92]~73_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[102]~80_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[102]~80 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[102]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N12
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~81 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~81_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[91]~74_combout 
// )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[91]~74_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~81_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~81 .lut_mask = 16'hCFC0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N2
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[100]~82 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[100]~82_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[90]~75_combout 
// )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[90]~75_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[100]~82_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[100]~82 .lut_mask = 16'hCFC0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[100]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N24
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[99]~83 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[99]~83_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & ((\U5|hsv_converter|Add2~4_combout ))) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ),
	.datab(\U5|hsv_converter|Add2~4_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[99]~83_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[99]~83 .lut_mask = 16'hCACA;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[99]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N6
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout  = (\U5|hsv_converter|Add2~2_combout  & ((GND) # (!\U5|hsv_converter|delta [0]))) # (!\U5|hsv_converter|Add2~2_combout  & (\U5|hsv_converter|delta [0] $ (GND)))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1  = CARRY((\U5|hsv_converter|Add2~2_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|Add2~2_combout ),
	.datab(\U5|hsv_converter|delta [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N8
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout  = (\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[99]~83_combout  & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[99]~83_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ) 
// # (GND))))) # (!\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[99]~83_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1  & VCC)) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[99]~83_combout  & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3  = CARRY((\U5|hsv_converter|delta [1] & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[99]~83_combout ))) # (!\U5|hsv_converter|delta [1] & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[99]~83_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 )))

	.dataa(\U5|hsv_converter|delta [1]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[99]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N10
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout  = ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[100]~82_combout  $ (\U5|hsv_converter|delta [2] $ 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[100]~82_combout  & 
// ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ) # (!\U5|hsv_converter|delta [2]))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[100]~82_combout  & (!\U5|hsv_converter|delta [2] & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[100]~82_combout ),
	.datab(\U5|hsv_converter|delta [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N12
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout  = (\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~81_combout  & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~81_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 
// ) # (GND))))) # (!\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~81_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5  & VCC)) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~81_combout  & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7  = CARRY((\U5|hsv_converter|delta [3] & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~81_combout ))) # (!\U5|hsv_converter|delta [3] & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~81_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 )))

	.dataa(\U5|hsv_converter|delta [3]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~81_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N14
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout  = ((\U5|hsv_converter|delta [4] $ (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[102]~80_combout  $ 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 )))) # (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9  = CARRY((\U5|hsv_converter|delta [4] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[102]~80_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 )) # (!\U5|hsv_converter|delta [4] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[102]~80_combout ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ))))

	.dataa(\U5|hsv_converter|delta [4]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[102]~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N16
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~79_combout  & ((\U5|hsv_converter|delta [5] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 )) # (!\U5|hsv_converter|delta [5] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9  & VCC)))) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~79_combout  & ((\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ) # (GND))) # (!\U5|hsv_converter|delta [5] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~79_combout  & (\U5|hsv_converter|delta [5] & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~79_combout  & ((\U5|hsv_converter|delta [5]) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~79_combout ),
	.datab(\U5|hsv_converter|delta [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N18
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout  = ((\U5|hsv_converter|delta [6] $ (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[104]~78_combout  $ 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 )))) # (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13  = CARRY((\U5|hsv_converter|delta [6] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[104]~78_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 )) # (!\U5|hsv_converter|delta [6] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[104]~78_combout ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ))))

	.dataa(\U5|hsv_converter|delta [6]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[104]~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N20
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout  = (\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[105]~77_combout  & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[105]~77_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ) # (GND))))) # (!\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[105]~77_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13  & VCC)) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[105]~77_combout  & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15  = CARRY((\U5|hsv_converter|delta [7] & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[105]~77_combout ))) # (!\U5|hsv_converter|delta [7] & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[105]~77_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 )))

	.dataa(\U5|hsv_converter|delta [7]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[105]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N22
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17_cout  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[106]~76_combout ) # 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[106]~111_combout ) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[106]~76_combout ),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[106]~111_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ),
	.combout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 .lut_mask = 16'h00EF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N24
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  = !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17_cout ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N18
cycloneive_lcell_comb \U5|hsv_converter|Add4~0 (
// Equation(s):
// \U5|hsv_converter|Add4~0_combout  = \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  $ (GND)
// \U5|hsv_converter|Add4~1  = CARRY(!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout )

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Add4~0_combout ),
	.cout(\U5|hsv_converter|Add4~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add4~0 .lut_mask = 16'hCC33;
defparam \U5|hsv_converter|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N20
cycloneive_lcell_comb \U5|hsv_converter|Add4~2 (
// Equation(s):
// \U5|hsv_converter|Add4~2_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & ((\U5|hsv_converter|Add4~1 ) # (GND))) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & (!\U5|hsv_converter|Add4~1 ))
// \U5|hsv_converter|Add4~3  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ) # (!\U5|hsv_converter|Add4~1 ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add4~1 ),
	.combout(\U5|hsv_converter|Add4~2_combout ),
	.cout(\U5|hsv_converter|Add4~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add4~2 .lut_mask = 16'hC3CF;
defparam \U5|hsv_converter|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N22
cycloneive_lcell_comb \U5|hsv_converter|Add4~4 (
// Equation(s):
// \U5|hsv_converter|Add4~4_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & (\U5|hsv_converter|Add4~3  $ (GND))) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & ((GND) # (!\U5|hsv_converter|Add4~3 )))
// \U5|hsv_converter|Add4~5  = CARRY((!\U5|hsv_converter|Add4~3 ) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add4~3 ),
	.combout(\U5|hsv_converter|Add4~4_combout ),
	.cout(\U5|hsv_converter|Add4~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add4~4 .lut_mask = 16'hA55F;
defparam \U5|hsv_converter|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N24
cycloneive_lcell_comb \U5|hsv_converter|Add4~6 (
// Equation(s):
// \U5|hsv_converter|Add4~6_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & (!\U5|hsv_converter|Add4~5 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & 
// (\U5|hsv_converter|Add4~5  & VCC))
// \U5|hsv_converter|Add4~7  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & !\U5|hsv_converter|Add4~5 ))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add4~5 ),
	.combout(\U5|hsv_converter|Add4~6_combout ),
	.cout(\U5|hsv_converter|Add4~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add4~6 .lut_mask = 16'h5A0A;
defparam \U5|hsv_converter|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N0
cycloneive_lcell_comb \U5|hsv_converter|h_out~18 (
// Equation(s):
// \U5|hsv_converter|h_out~18_combout  = (\U5|hsv_converter|h_out[3]~12_combout  & ((\U5|hsv_converter|h_out~17_combout  & (\U5|hsv_converter|Add12~4_combout )) # (!\U5|hsv_converter|h_out~17_combout  & ((\U5|hsv_converter|Add4~6_combout ))))) # 
// (!\U5|hsv_converter|h_out[3]~12_combout  & (((\U5|hsv_converter|h_out~17_combout ))))

	.dataa(\U5|hsv_converter|Add12~4_combout ),
	.datab(\U5|hsv_converter|h_out[3]~12_combout ),
	.datac(\U5|hsv_converter|h_out~17_combout ),
	.datad(\U5|hsv_converter|Add4~6_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|h_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~18 .lut_mask = 16'hBCB0;
defparam \U5|hsv_converter|h_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N30
cycloneive_lcell_comb \U5|hsv_converter|h_out~33 (
// Equation(s):
// \U5|hsv_converter|h_out~33_combout  = (\U5|hsv_converter|h_out~18_combout  & ((\U5|hsv_converter|delta [0]) # ((\U5|hsv_converter|delta [1]) # (!\U5|hsv_converter|Equal0~1_combout ))))

	.dataa(\U5|hsv_converter|delta [0]),
	.datab(\U5|hsv_converter|delta [1]),
	.datac(\U5|hsv_converter|Equal0~1_combout ),
	.datad(\U5|hsv_converter|h_out~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|h_out~33_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~33 .lut_mask = 16'hEF00;
defparam \U5|hsv_converter|h_out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N31
dffeas \U5|hsv_converter|h_out[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|hsv_converter|h_out~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|h_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|h_out[6] .is_wysiwyg = "true";
defparam \U5|hsv_converter|h_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N14
cycloneive_lcell_comb \U5|hsv_converter|h_out~19 (
// Equation(s):
// \U5|hsv_converter|h_out~19_combout  = (\U5|hsv_converter|h_out[3]~12_combout  & (((\U5|hsv_converter|Add4~4_combout ) # (\U5|hsv_converter|max_channel_d.00~q )))) # (!\U5|hsv_converter|h_out[3]~12_combout  & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & ((!\U5|hsv_converter|max_channel_d.00~q ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.datab(\U5|hsv_converter|h_out[3]~12_combout ),
	.datac(\U5|hsv_converter|Add4~4_combout ),
	.datad(\U5|hsv_converter|max_channel_d.00~q ),
	.cin(gnd),
	.combout(\U5|hsv_converter|h_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~19 .lut_mask = 16'hCCD1;
defparam \U5|hsv_converter|h_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N16
cycloneive_lcell_comb \U5|hsv_converter|h_out~20 (
// Equation(s):
// \U5|hsv_converter|h_out~20_combout  = (\U5|hsv_converter|max_channel_d.00~q  & ((\U5|hsv_converter|h_out~19_combout  & ((\U5|hsv_converter|Add12~2_combout ))) # (!\U5|hsv_converter|h_out~19_combout  & (\U5|hsv_converter|Add8~4_combout )))) # 
// (!\U5|hsv_converter|max_channel_d.00~q  & (((\U5|hsv_converter|h_out~19_combout ))))

	.dataa(\U5|hsv_converter|max_channel_d.00~q ),
	.datab(\U5|hsv_converter|Add8~4_combout ),
	.datac(\U5|hsv_converter|h_out~19_combout ),
	.datad(\U5|hsv_converter|Add12~2_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|h_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~20 .lut_mask = 16'hF858;
defparam \U5|hsv_converter|h_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N6
cycloneive_lcell_comb \U5|hsv_converter|h_out~34 (
// Equation(s):
// \U5|hsv_converter|h_out~34_combout  = (\U5|hsv_converter|h_out~20_combout  & ((\U5|hsv_converter|delta [0]) # ((\U5|hsv_converter|delta [1]) # (!\U5|hsv_converter|Equal0~1_combout ))))

	.dataa(\U5|hsv_converter|delta [0]),
	.datab(\U5|hsv_converter|delta [1]),
	.datac(\U5|hsv_converter|Equal0~1_combout ),
	.datad(\U5|hsv_converter|h_out~20_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|h_out~34_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~34 .lut_mask = 16'hEF00;
defparam \U5|hsv_converter|h_out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N7
dffeas \U5|hsv_converter|h_out[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|hsv_converter|h_out~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|h_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|h_out[5] .is_wysiwyg = "true";
defparam \U5|hsv_converter|h_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N4
cycloneive_lcell_comb \U5|hsv_converter|Equal0~4 (
// Equation(s):
// \U5|hsv_converter|Equal0~4_combout  = (!\U5|hsv_converter|delta [0] & (!\U5|hsv_converter|delta [1] & \U5|hsv_converter|Equal0~1_combout ))

	.dataa(\U5|hsv_converter|delta [0]),
	.datab(\U5|hsv_converter|delta [1]),
	.datac(gnd),
	.datad(\U5|hsv_converter|Equal0~1_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Equal0~4 .lut_mask = 16'h1100;
defparam \U5|hsv_converter|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~78 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~78_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[93]~71_combout 
// )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[93]~71_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~78_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~78 .lut_mask = 16'hCFC0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N24
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[102]~79 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[102]~79_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~72_combout 
// )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[92]~72_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[102]~79_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[102]~79 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[102]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N16
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~80 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~80_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[91]~73_combout 
// )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[91]~73_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~80_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~80 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N14
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[100]~81 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[100]~81_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[90]~74_combout 
// )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[90]~74_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[100]~81_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[100]~81 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[100]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N16
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[99]~82 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[99]~82_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & (\U5|hsv_converter|Add10~4_combout )) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout )))

	.dataa(\U5|hsv_converter|Add10~4_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[99]~82_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[99]~82 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[99]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout  = (\U5|hsv_converter|delta [0] & (\U5|hsv_converter|Add10~2_combout  $ (VCC))) # (!\U5|hsv_converter|delta [0] & ((\U5|hsv_converter|Add10~2_combout ) # (GND)))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~1  = CARRY((\U5|hsv_converter|Add10~2_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|delta [0]),
	.datab(\U5|hsv_converter|Add10~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N2
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[99]~82_combout  & ((\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~1 )) # (!\U5|hsv_converter|delta [1] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~1  & VCC)))) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[99]~82_combout  & ((\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ) # (GND))) # (!\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~3  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[99]~82_combout  & (\U5|hsv_converter|delta [1] & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~1 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[99]~82_combout  & ((\U5|hsv_converter|delta [1]) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[99]~82_combout ),
	.datab(\U5|hsv_converter|delta [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~2 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N4
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout  = ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[100]~81_combout  $ (\U5|hsv_converter|delta [2] $ 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~5  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[100]~81_combout  & 
// ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ) # (!\U5|hsv_converter|delta [2]))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[100]~81_combout  & (!\U5|hsv_converter|delta [2] & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~3 )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[100]~81_combout ),
	.datab(\U5|hsv_converter|delta [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~4 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~80_combout  & ((\U5|hsv_converter|delta [3] & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~5 )) # (!\U5|hsv_converter|delta [3] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~5  & VCC)))) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~80_combout  & ((\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ) # (GND))) # (!\U5|hsv_converter|delta [3] & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~7  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~80_combout  & (\U5|hsv_converter|delta [3] & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~5 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~80_combout  & ((\U5|hsv_converter|delta [3]) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~80_combout ),
	.datab(\U5|hsv_converter|delta [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~6 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout  = ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[102]~79_combout  $ (\U5|hsv_converter|delta [4] $ 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~7 )))) # (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~9  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[102]~79_combout  & 
// ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ) # (!\U5|hsv_converter|delta [4]))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[102]~79_combout  & (!\U5|hsv_converter|delta [4] & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~7 )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[102]~79_combout ),
	.datab(\U5|hsv_converter|delta [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~8 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~10 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout  = (\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~78_combout  & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~9 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~78_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~9 
// ) # (GND))))) # (!\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~78_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~9  & VCC)) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~78_combout  & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~11  = CARRY((\U5|hsv_converter|delta [5] & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~78_combout ))) # (!\U5|hsv_converter|delta [5] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~78_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~9 )))

	.dataa(\U5|hsv_converter|delta [5]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~10 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N12
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[106]~111 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[106]~111_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[86]~61_combout )) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout )))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[86]~61_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[106]~111_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[106]~111 .lut_mask = 16'hB080;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[106]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[106]~75 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[106]~75_combout  = (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & 
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[106]~75_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[106]~75 .lut_mask = 16'h0F00;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[106]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N30
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[105]~76 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[105]~76_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[95]~69_combout 
// )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[95]~69_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[105]~76_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[105]~76 .lut_mask = 16'hCFC0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[105]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N30
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[104]~77 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[104]~77_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~70_combout 
// ))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[94]~70_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[104]~77_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[104]~77 .lut_mask = 16'hF0AA;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[104]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N12
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~12 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout  = ((\U5|hsv_converter|delta [6] $ (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[104]~77_combout  $ 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~11 )))) # (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~13  = CARRY((\U5|hsv_converter|delta [6] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[104]~77_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~11 )) # (!\U5|hsv_converter|delta [6] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[104]~77_combout ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ))))

	.dataa(\U5|hsv_converter|delta [6]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[104]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~12 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N14
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~14 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[105]~76_combout  & ((\U5|hsv_converter|delta [7] & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~13 )) # (!\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~13  & VCC)))) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[105]~76_combout  & ((\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ) # (GND))) # (!\U5|hsv_converter|delta [7] & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~15  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[105]~76_combout  & (\U5|hsv_converter|delta [7] & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~13 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[105]~76_combout  & ((\U5|hsv_converter|delta [7]) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[105]~76_combout ),
	.datab(\U5|hsv_converter|delta [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~14 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~17 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~17_cout  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[106]~111_combout ) # 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[106]~75_combout ) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~15 )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[106]~111_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[106]~75_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ),
	.combout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~17_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~17 .lut_mask = 16'h00EF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N18
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  = !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~17_cout ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~85 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~85_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~78_combout ))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[103]~78_combout ),
	.datac(gnd),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~85_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~85 .lut_mask = 16'hCCAA;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N26
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[112]~86 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[112]~86_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[102]~79_combout 
// )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[102]~79_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[112]~86_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[112]~86 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[112]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~87 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~87_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~80_combout 
// )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[101]~80_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~87_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~87 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[110]~88 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[110]~88_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[100]~81_combout 
// )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[100]~81_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[110]~88_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[110]~88 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[110]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N2
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~89 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~89_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[99]~82_combout 
// )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[99]~82_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~89_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~89 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N20
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[108]~90 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[108]~90_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & ((\U5|hsv_converter|Add10~2_combout ))) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Add10~2_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[108]~90_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[108]~90 .lut_mask = 16'hF0AA;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[108]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout  = (\U5|hsv_converter|delta [0] & (\U5|hsv_converter|Add9~0_combout  $ (VCC))) # (!\U5|hsv_converter|delta [0] & ((\U5|hsv_converter|Add9~0_combout ) # (GND)))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~1  = CARRY((\U5|hsv_converter|Add9~0_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|delta [0]),
	.datab(\U5|hsv_converter|Add9~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N2
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[108]~90_combout  & ((\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~1 )) # (!\U5|hsv_converter|delta [1] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~1  & VCC)))) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[108]~90_combout  & ((\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ) # (GND))) # (!\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~3  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[108]~90_combout  & (\U5|hsv_converter|delta [1] & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~1 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[108]~90_combout  & ((\U5|hsv_converter|delta [1]) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[108]~90_combout ),
	.datab(\U5|hsv_converter|delta [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~2 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout  = ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~89_combout  $ (\U5|hsv_converter|delta [2] $ 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~5  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~89_combout  & 
// ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ) # (!\U5|hsv_converter|delta [2]))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~89_combout  & (!\U5|hsv_converter|delta [2] & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~3 )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~89_combout ),
	.datab(\U5|hsv_converter|delta [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~4 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout  = (\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[110]~88_combout  & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~5 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[110]~88_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~5 
// ) # (GND))))) # (!\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[110]~88_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~5  & VCC)) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[110]~88_combout  & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~7  = CARRY((\U5|hsv_converter|delta [3] & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[110]~88_combout ))) # (!\U5|hsv_converter|delta [3] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[110]~88_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~5 )))

	.dataa(\U5|hsv_converter|delta [3]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[110]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~6 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout  = ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~87_combout  $ (\U5|hsv_converter|delta [4] $ 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~7 )))) # (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~9  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~87_combout  & 
// ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ) # (!\U5|hsv_converter|delta [4]))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~87_combout  & (!\U5|hsv_converter|delta [4] & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~7 )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~87_combout ),
	.datab(\U5|hsv_converter|delta [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~8 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~10 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[112]~86_combout  & ((\U5|hsv_converter|delta [5] & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~9 )) # (!\U5|hsv_converter|delta [5] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~9  & VCC)))) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[112]~86_combout  & ((\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ) # (GND))) # (!\U5|hsv_converter|delta [5] & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~11  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[112]~86_combout  & (\U5|hsv_converter|delta [5] & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~9 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[112]~86_combout  & ((\U5|hsv_converter|delta [5]) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[112]~86_combout ),
	.datab(\U5|hsv_converter|delta [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~10 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~12 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout  = ((\U5|hsv_converter|delta [6] $ (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~85_combout  $ 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~11 )))) # (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~13  = CARRY((\U5|hsv_converter|delta [6] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~85_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~11 )) # (!\U5|hsv_converter|delta [6] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~85_combout ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ))))

	.dataa(\U5|hsv_converter|delta [6]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~85_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~12 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N30
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[115]~112 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[115]~112_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[95]~69_combout )) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout )))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[95]~69_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[115]~112_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[115]~112 .lut_mask = 16'hAC00;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[115]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[115]~83 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[115]~83_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[115]~83_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[115]~83 .lut_mask = 16'h00F0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[115]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[114]~84 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[114]~84_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[104]~77_combout 
// )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[104]~77_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[114]~84_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[114]~84 .lut_mask = 16'hF3C0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[114]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~14 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout  = (\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[114]~84_combout  & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~13 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[114]~84_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ) # (GND))))) # (!\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[114]~84_combout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~13  & VCC)) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[114]~84_combout  & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~15  = CARRY((\U5|hsv_converter|delta [7] & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[114]~84_combout ))) # (!\U5|hsv_converter|delta [7] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[114]~84_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~13 )))

	.dataa(\U5|hsv_converter|delta [7]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[114]~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~14 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~17 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[115]~112_combout ) # 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[115]~83_combout ) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~15 )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[115]~112_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[115]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ),
	.combout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~17 .lut_mask = 16'h00EF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  = !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[123]~92 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[123]~92_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~85_combout 
// )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~85_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[123]~92_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[123]~92 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[123]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[122]~93 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[122]~93_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[112]~86_combout 
// )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[112]~86_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[122]~93_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[122]~93 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[122]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[121]~94 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[121]~94_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~87_combout 
// )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[111]~87_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[121]~94_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[121]~94 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[121]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[120]~95 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[120]~95_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[110]~88_combout ))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[110]~88_combout ),
	.datac(gnd),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[120]~95_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[120]~95 .lut_mask = 16'hCCAA;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[120]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N24
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[119]~96 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[119]~96_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~89_combout 
// )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[109]~89_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[119]~96_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[119]~96 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[119]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N26
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[118]~97 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[118]~97_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[108]~90_combout ))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[108]~90_combout ),
	.datac(gnd),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[118]~97_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[118]~97 .lut_mask = 16'hCCAA;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[118]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N28
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[117]~98 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[117]~98_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & (\U5|hsv_converter|Add9~0_combout )) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Add9~0_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[117]~98_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[117]~98 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[117]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N2
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_cout  = CARRY(!\U5|hsv_converter|delta [0])

	.dataa(\U5|hsv_converter|delta [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1 .lut_mask = 16'h0055;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~2 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~2_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[117]~98_combout  & ((\U5|hsv_converter|delta [1] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_cout 
// )) # (!\U5|hsv_converter|delta [1] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_cout  & VCC)))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[117]~98_combout  & ((\U5|hsv_converter|delta [1] & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_cout ) # (GND))) # (!\U5|hsv_converter|delta [1] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_cout ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~3  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[117]~98_combout  & (\U5|hsv_converter|delta [1] & !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_cout )) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[117]~98_combout  & ((\U5|hsv_converter|delta [1]) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_cout ))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[117]~98_combout ),
	.datab(\U5|hsv_converter|delta [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~1_cout ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~2_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~2 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N6
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~4 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~4_combout  = ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[118]~97_combout  $ (\U5|hsv_converter|delta [2] $ (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~3 )))) # 
// (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~5  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[118]~97_combout  & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~3 ) # (!\U5|hsv_converter|delta [2]))) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[118]~97_combout  & (!\U5|hsv_converter|delta [2] & !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~3 )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[118]~97_combout ),
	.datab(\U5|hsv_converter|delta [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~3 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~4_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~4 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N8
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~6_combout  = (\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[119]~96_combout  & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~5 )) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[119]~96_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~5 ) # (GND))))) # (!\U5|hsv_converter|delta [3] & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[119]~96_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~5  & VCC)) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[119]~96_combout  & 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~5 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~7  = CARRY((\U5|hsv_converter|delta [3] & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~5 ) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[119]~96_combout ))) # 
// (!\U5|hsv_converter|delta [3] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[119]~96_combout  & !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~5 )))

	.dataa(\U5|hsv_converter|delta [3]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[119]~96_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~5 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~6_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~6 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~8 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~8_combout  = ((\U5|hsv_converter|delta [4] $ (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[120]~95_combout  $ (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~7 )))) # 
// (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~9  = CARRY((\U5|hsv_converter|delta [4] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[120]~95_combout  & !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~7 )) # 
// (!\U5|hsv_converter|delta [4] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[120]~95_combout ) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~7 ))))

	.dataa(\U5|hsv_converter|delta [4]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[120]~95_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~7 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~8_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~8 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N12
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~10 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~10_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[121]~94_combout  & ((\U5|hsv_converter|delta [5] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~9 )) # 
// (!\U5|hsv_converter|delta [5] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~9  & VCC)))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[121]~94_combout  & ((\U5|hsv_converter|delta [5] & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~9 ) # (GND))) # (!\U5|hsv_converter|delta [5] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~9 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~11  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[121]~94_combout  & (\U5|hsv_converter|delta [5] & !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~9 )) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[121]~94_combout  & ((\U5|hsv_converter|delta [5]) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~9 ))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[121]~94_combout ),
	.datab(\U5|hsv_converter|delta [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~9 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~10_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~10 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N14
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~12 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~12_combout  = ((\U5|hsv_converter|delta [6] $ (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[122]~93_combout  $ (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~11 )))) 
// # (GND)
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~13  = CARRY((\U5|hsv_converter|delta [6] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[122]~93_combout  & !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~11 )) # 
// (!\U5|hsv_converter|delta [6] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[122]~93_combout ) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~11 ))))

	.dataa(\U5|hsv_converter|delta [6]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[122]~93_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~11 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~12_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~12 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~14 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~14_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[123]~92_combout  & ((\U5|hsv_converter|delta [7] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~13 )) 
// # (!\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~13  & VCC)))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[123]~92_combout  & ((\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~13 ) # (GND))) # (!\U5|hsv_converter|delta [7] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~13 ))))
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~15  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[123]~92_combout  & (\U5|hsv_converter|delta [7] & !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~13 )) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[123]~92_combout  & ((\U5|hsv_converter|delta [7]) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~13 ))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[123]~92_combout ),
	.datab(\U5|hsv_converter|delta [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~13 ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~14_combout ),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~14 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[124]~113 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[124]~113_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[104]~77_combout )) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout )))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[104]~77_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[124]~113_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[124]~113 .lut_mask = 16'hB800;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[124]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N24
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[124]~91 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[124]~91_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[124]~91_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[124]~91 .lut_mask = 16'h00F0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[124]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~17_cout  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[124]~113_combout ) # ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[124]~91_combout ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~15 )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[124]~113_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[124]~91_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~15 ),
	.combout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~17_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~17 .lut_mask = 16'h00EF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18_combout  = !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~17_cout ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[133]~99 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[133]~99_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~14_combout  & !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18_combout )

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~14_combout ),
	.datac(gnd),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[133]~99_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[133]~99 .lut_mask = 16'h00CC;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[133]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N2
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[133]~114 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[133]~114_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & 
// (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~85_combout )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & 
// ((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout )))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[113]~85_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[133]~114_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[133]~114 .lut_mask = 16'hD800;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[133]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N0
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[132]~100 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[132]~100_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[122]~93_combout )) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~12_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[122]~93_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~12_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[132]~100_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[132]~100 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[132]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N28
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[131]~101 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[131]~101_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[121]~94_combout ))) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~10_combout ))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~10_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[121]~94_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[131]~101_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[131]~101 .lut_mask = 16'hF0AA;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[131]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N30
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[130]~102 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[130]~102_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[120]~95_combout ))) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~8_combout ))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~8_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[120]~95_combout ),
	.datac(gnd),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[130]~102_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[130]~102 .lut_mask = 16'hCCAA;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[130]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N24
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[129]~103 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[129]~103_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[119]~96_combout ))) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~6_combout ))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~6_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[119]~96_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[129]~103_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[129]~103 .lut_mask = 16'hF0AA;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[129]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N26
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[128]~104 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[128]~104_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[118]~97_combout )) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~4_combout )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[118]~97_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~4_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[128]~104_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[128]~104 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[128]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N22
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[127]~105 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[127]~105_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18_combout  & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[117]~98_combout )) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18_combout  & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~2_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[117]~98_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~2_combout ),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[127]~105_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[127]~105 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[127]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N0
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[126]~106 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[126]~106_combout  = (\U5|hsv_converter|delta [0] & !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18_combout )

	.dataa(gnd),
	.datab(\U5|hsv_converter|delta [0]),
	.datac(gnd),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[126]~106_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[126]~106 .lut_mask = 16'h00CC;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[126]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_cout  = CARRY(!\U5|hsv_converter|delta [0])

	.dataa(gnd),
	.datab(\U5|hsv_converter|delta [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1 .lut_mask = 16'h0033;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N6
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~3 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~3_cout  = CARRY((\U5|hsv_converter|delta [1] & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_cout ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[126]~106_combout ))) # (!\U5|hsv_converter|delta [1] & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[126]~106_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_cout )))

	.dataa(\U5|hsv_converter|delta [1]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[126]~106_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~1_cout ),
	.combout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~3_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~3 .lut_mask = 16'h002B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N8
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~5_cout  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[127]~105_combout  & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~3_cout ) # 
// (!\U5|hsv_converter|delta [2]))) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[127]~105_combout  & (!\U5|hsv_converter|delta [2] & !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~3_cout )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[127]~105_combout ),
	.datab(\U5|hsv_converter|delta [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~3_cout ),
	.combout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~5_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~5 .lut_mask = 16'h002B;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N10
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~7 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~7_cout  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[128]~104_combout  & (\U5|hsv_converter|delta [3] & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~5_cout )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[128]~104_combout  & ((\U5|hsv_converter|delta [3]) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~5_cout ))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[128]~104_combout ),
	.datab(\U5|hsv_converter|delta [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~5_cout ),
	.combout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~7_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~7 .lut_mask = 16'h004D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N12
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~9_cout  = CARRY((\U5|hsv_converter|delta [4] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[129]~103_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~7_cout )) # (!\U5|hsv_converter|delta [4] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[129]~103_combout ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~7_cout ))))

	.dataa(\U5|hsv_converter|delta [4]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[129]~103_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~7_cout ),
	.combout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~9_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~9 .lut_mask = 16'h004D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N14
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~11 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~11_cout  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[130]~102_combout  & (\U5|hsv_converter|delta [5] & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~9_cout )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[130]~102_combout  & ((\U5|hsv_converter|delta [5]) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~9_cout ))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[130]~102_combout ),
	.datab(\U5|hsv_converter|delta [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~9_cout ),
	.combout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~11_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~11 .lut_mask = 16'h004D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N16
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~13_cout  = CARRY((\U5|hsv_converter|delta [6] & (\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[131]~101_combout  & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~11_cout )) # (!\U5|hsv_converter|delta [6] & ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[131]~101_combout ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~11_cout ))))

	.dataa(\U5|hsv_converter|delta [6]),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[131]~101_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~11_cout ),
	.combout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~13_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~13 .lut_mask = 16'h004D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N18
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~15 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~15_cout  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[132]~100_combout  & (\U5|hsv_converter|delta [7] & 
// !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~13_cout )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[132]~100_combout  & ((\U5|hsv_converter|delta [7]) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~13_cout ))))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[132]~100_combout ),
	.datab(\U5|hsv_converter|delta [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~13_cout ),
	.combout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~15_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~15 .lut_mask = 16'h004D;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N20
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~17_cout  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[133]~99_combout ) # ((\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[133]~114_combout ) # 
// (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~15_cout )))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[133]~99_combout ),
	.datab(\U5|hsv_converter|Div2|auto_generated|divider|divider|StageOut[133]~114_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~15_cout ),
	.combout(),
	.cout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~17_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~17 .lut_mask = 16'h00EF;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N22
cycloneive_lcell_comb \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~18_combout  = !\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~17_cout ),
	.combout(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~18 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N30
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[115]~84 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[115]~84_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout )

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ),
	.datac(gnd),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[115]~84_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[115]~84 .lut_mask = 16'h00CC;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[115]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N2
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[115]~112 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[115]~112_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[95]~70_combout )) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout )))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[95]~70_combout ),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[115]~112_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[115]~112 .lut_mask = 16'hB800;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[115]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N0
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[114]~85 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[114]~85_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[104]~78_combout 
// )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[104]~78_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[114]~85_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[114]~85 .lut_mask = 16'hF3C0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[114]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N4
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~86 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~86_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~79_combout ))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[103]~79_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~86_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~86 .lut_mask = 16'hF0CC;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N2
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[112]~87 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[112]~87_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[102]~80_combout 
// )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[102]~80_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[112]~87_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[112]~87 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[112]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N26
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~88 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~88_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~81_combout 
// )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[101]~81_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~88_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~88 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N4
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[110]~89 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[110]~89_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[100]~82_combout 
// )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[100]~82_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[110]~89_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[110]~89 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[110]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N18
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~90 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~90_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[99]~83_combout 
// ))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[99]~83_combout ),
	.datac(gnd),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~90_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~90 .lut_mask = 16'hCCAA;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N8
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[108]~91 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[108]~91_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & (\U5|hsv_converter|Add2~2_combout )) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Add2~2_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[108]~91_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[108]~91 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[108]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N6
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout  = (\U5|hsv_converter|Add1~0_combout  & ((GND) # (!\U5|hsv_converter|delta [0]))) # (!\U5|hsv_converter|Add1~0_combout  & (\U5|hsv_converter|delta [0] $ (GND)))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1  = CARRY((\U5|hsv_converter|Add1~0_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|Add1~0_combout ),
	.datab(\U5|hsv_converter|delta [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N8
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout  = (\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[108]~91_combout  & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[108]~91_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 
// ) # (GND))))) # (!\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[108]~91_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1  & VCC)) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[108]~91_combout  & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3  = CARRY((\U5|hsv_converter|delta [1] & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[108]~91_combout ))) # (!\U5|hsv_converter|delta [1] & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[108]~91_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 )))

	.dataa(\U5|hsv_converter|delta [1]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[108]~91_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N10
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout  = ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~90_combout  $ (\U5|hsv_converter|delta [2] $ 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~90_combout  & 
// ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ) # (!\U5|hsv_converter|delta [2]))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~90_combout  & (!\U5|hsv_converter|delta [2] & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~90_combout ),
	.datab(\U5|hsv_converter|delta [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N12
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout  = (\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[110]~89_combout  & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[110]~89_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 
// ) # (GND))))) # (!\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[110]~89_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5  & VCC)) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[110]~89_combout  & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7  = CARRY((\U5|hsv_converter|delta [3] & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[110]~89_combout ))) # (!\U5|hsv_converter|delta [3] & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[110]~89_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 )))

	.dataa(\U5|hsv_converter|delta [3]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[110]~89_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N14
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout  = ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~88_combout  $ (\U5|hsv_converter|delta [4] $ 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 )))) # (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~88_combout  & 
// ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ) # (!\U5|hsv_converter|delta [4]))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~88_combout  & (!\U5|hsv_converter|delta [4] & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~88_combout ),
	.datab(\U5|hsv_converter|delta [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N16
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[112]~87_combout  & ((\U5|hsv_converter|delta [5] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 )) # (!\U5|hsv_converter|delta [5] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9  & VCC)))) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[112]~87_combout  & ((\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ) # (GND))) # (!\U5|hsv_converter|delta [5] & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[112]~87_combout  & (\U5|hsv_converter|delta [5] & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[112]~87_combout  & ((\U5|hsv_converter|delta [5]) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[112]~87_combout ),
	.datab(\U5|hsv_converter|delta [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N18
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout  = ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~86_combout  $ (\U5|hsv_converter|delta [6] $ 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 )))) # (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~86_combout  & 
// ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ) # (!\U5|hsv_converter|delta [6]))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~86_combout  & (!\U5|hsv_converter|delta [6] & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~86_combout ),
	.datab(\U5|hsv_converter|delta [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N20
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout  = (\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[114]~85_combout  & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[114]~85_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ) # (GND))))) # (!\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[114]~85_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13  & VCC)) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[114]~85_combout  & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15  = CARRY((\U5|hsv_converter|delta [7] & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[114]~85_combout ))) # (!\U5|hsv_converter|delta [7] & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[114]~85_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 )))

	.dataa(\U5|hsv_converter|delta [7]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[114]~85_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N22
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[115]~84_combout ) # 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[115]~112_combout ) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[115]~84_combout ),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[115]~112_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ),
	.combout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 .lut_mask = 16'h00EF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N24
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  = !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N6
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[124]~113 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[124]~113_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[104]~78_combout ))) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[104]~78_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[124]~113_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[124]~113 .lut_mask = 16'hCA00;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[124]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N28
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[124]~92 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[124]~92_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[124]~92_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[124]~92 .lut_mask = 16'h00F0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[124]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N30
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[123]~93 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[123]~93_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~86_combout 
// )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~86_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[123]~93_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[123]~93 .lut_mask = 16'hCFC0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[123]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N4
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[122]~94 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[122]~94_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[112]~87_combout 
// )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[112]~87_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[122]~94_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[122]~94 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[122]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N30
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[121]~95 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[121]~95_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~88_combout 
// )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[111]~88_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[121]~95_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[121]~95 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[121]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N28
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[120]~96 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[120]~96_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[110]~89_combout ))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[110]~89_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[120]~96_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[120]~96 .lut_mask = 16'hF0AA;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[120]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N10
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[119]~97 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[119]~97_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~90_combout 
// )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[109]~90_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[119]~97_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[119]~97 .lut_mask = 16'hCFC0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[119]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N4
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[118]~98 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[118]~98_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[108]~91_combout 
// )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[108]~91_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[118]~98_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[118]~98 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[118]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N0
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[117]~99 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[117]~99_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & (\U5|hsv_converter|Add1~0_combout )) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Add1~0_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[117]~99_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[117]~99 .lut_mask = 16'hCFC0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[117]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N8
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_cout  = CARRY(!\U5|hsv_converter|delta [0])

	.dataa(\U5|hsv_converter|delta [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 16'h0055;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N10
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~2 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~2_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[117]~99_combout  & ((\U5|hsv_converter|delta [1] & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_cout 
// )) # (!\U5|hsv_converter|delta [1] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_cout  & VCC)))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[117]~99_combout  & ((\U5|hsv_converter|delta [1] & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_cout ) # (GND))) # (!\U5|hsv_converter|delta [1] & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_cout ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~3  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[117]~99_combout  & (\U5|hsv_converter|delta [1] & !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_cout )) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[117]~99_combout  & ((\U5|hsv_converter|delta [1]) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_cout ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[117]~99_combout ),
	.datab(\U5|hsv_converter|delta [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~1_cout ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~2_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~2 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N12
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~4 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~4_combout  = ((\U5|hsv_converter|delta [2] $ (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[118]~98_combout  $ (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~3 )))) # 
// (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~5  = CARRY((\U5|hsv_converter|delta [2] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[118]~98_combout  & !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~3 )) # 
// (!\U5|hsv_converter|delta [2] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[118]~98_combout ) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~3 ))))

	.dataa(\U5|hsv_converter|delta [2]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[118]~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~3 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~4_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~4 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N14
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~6_combout  = (\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[119]~97_combout  & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~5 )) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[119]~97_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~5 ) # (GND))))) # (!\U5|hsv_converter|delta [3] & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[119]~97_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~5  & VCC)) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[119]~97_combout  & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~5 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~7  = CARRY((\U5|hsv_converter|delta [3] & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~5 ) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[119]~97_combout ))) # 
// (!\U5|hsv_converter|delta [3] & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[119]~97_combout  & !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~5 )))

	.dataa(\U5|hsv_converter|delta [3]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[119]~97_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~5 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~6_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~6 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N16
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~8 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~8_combout  = ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[120]~96_combout  $ (\U5|hsv_converter|delta [4] $ (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~7 )))) # 
// (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~9  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[120]~96_combout  & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~7 ) # (!\U5|hsv_converter|delta [4]))) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[120]~96_combout  & (!\U5|hsv_converter|delta [4] & !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~7 )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[120]~96_combout ),
	.datab(\U5|hsv_converter|delta [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~7 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~8_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~8 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N18
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~10 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~10_combout  = (\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[121]~95_combout  & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~9 )) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[121]~95_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~9 ) # (GND))))) # (!\U5|hsv_converter|delta [5] & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[121]~95_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~9  & VCC)) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[121]~95_combout  & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~9 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~11  = CARRY((\U5|hsv_converter|delta [5] & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~9 ) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[121]~95_combout ))) 
// # (!\U5|hsv_converter|delta [5] & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[121]~95_combout  & !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~9 )))

	.dataa(\U5|hsv_converter|delta [5]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[121]~95_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~9 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~10_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~10 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N20
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~12 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~12_combout  = ((\U5|hsv_converter|delta [6] $ (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[122]~94_combout  $ (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~11 )))) 
// # (GND)
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~13  = CARRY((\U5|hsv_converter|delta [6] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[122]~94_combout  & !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~11 )) # 
// (!\U5|hsv_converter|delta [6] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[122]~94_combout ) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~11 ))))

	.dataa(\U5|hsv_converter|delta [6]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[122]~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~11 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~12_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~12 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N22
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~14 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~14_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[123]~93_combout  & ((\U5|hsv_converter|delta [7] & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~13 )) 
// # (!\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~13  & VCC)))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[123]~93_combout  & ((\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~13 ) # (GND))) # (!\U5|hsv_converter|delta [7] & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~13 ))))
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~15  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[123]~93_combout  & (\U5|hsv_converter|delta [7] & !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~13 )) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[123]~93_combout  & ((\U5|hsv_converter|delta [7]) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~13 ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[123]~93_combout ),
	.datab(\U5|hsv_converter|delta [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~13 ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~14_combout ),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~14 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N24
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~17_cout  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[124]~113_combout ) # ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[124]~92_combout ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~15 )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[124]~113_combout ),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[124]~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~15 ),
	.combout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~17_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~17 .lut_mask = 16'h00EF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N26
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18_combout  = !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~17_cout ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N30
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[133]~114 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[133]~114_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~86_combout )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout )))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[113]~86_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[133]~114_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[133]~114 .lut_mask = 16'hD800;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[133]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N2
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[133]~100 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[133]~100_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~14_combout  & !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~14_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[133]~100_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[133]~100 .lut_mask = 16'h00F0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[133]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N0
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[132]~101 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[132]~101_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[122]~94_combout )) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~12_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[122]~94_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~12_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[132]~101_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[132]~101 .lut_mask = 16'hCFC0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[132]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N26
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[131]~102 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[131]~102_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[121]~95_combout )) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~10_combout )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[121]~95_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~10_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[131]~102_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[131]~102 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[131]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N20
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[130]~103 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[130]~103_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[120]~96_combout )) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~8_combout )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[120]~96_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~8_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[130]~103_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[130]~103 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[130]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N22
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[129]~104 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[129]~104_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[119]~97_combout )) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~6_combout )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[119]~97_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~6_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[129]~104_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[129]~104 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[129]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N22
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[128]~105 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[128]~105_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[118]~98_combout )) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~4_combout )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[118]~98_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~4_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[128]~105_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[128]~105 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[128]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N4
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[127]~106 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[127]~106_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18_combout  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[117]~99_combout )) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18_combout  & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~2_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[117]~99_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~2_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[127]~106_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[127]~106 .lut_mask = 16'hCFC0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[127]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N6
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[126]~107 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[126]~107_combout  = (\U5|hsv_converter|delta [0] & !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|hsv_converter|delta [0]),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[126]~107_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[126]~107 .lut_mask = 16'h00F0;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[126]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N0
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_cout  = CARRY(!\U5|hsv_converter|delta [0])

	.dataa(\U5|hsv_converter|delta [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1 .lut_mask = 16'h0055;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N2
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~3 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~3_cout  = CARRY((\U5|hsv_converter|delta [1] & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_cout ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[126]~107_combout ))) # (!\U5|hsv_converter|delta [1] & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[126]~107_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_cout )))

	.dataa(\U5|hsv_converter|delta [1]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[126]~107_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~1_cout ),
	.combout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~3_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~3 .lut_mask = 16'h002B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N4
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~5_cout  = CARRY((\U5|hsv_converter|delta [2] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[127]~106_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~3_cout )) # (!\U5|hsv_converter|delta [2] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[127]~106_combout ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~3_cout ))))

	.dataa(\U5|hsv_converter|delta [2]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[127]~106_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~3_cout ),
	.combout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~5_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~5 .lut_mask = 16'h004D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N6
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~7 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~7_cout  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[128]~105_combout  & (\U5|hsv_converter|delta [3] & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~5_cout )) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[128]~105_combout  & ((\U5|hsv_converter|delta [3]) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~5_cout ))))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[128]~105_combout ),
	.datab(\U5|hsv_converter|delta [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~5_cout ),
	.combout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~7_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~7 .lut_mask = 16'h004D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N8
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~9_cout  = CARRY((\U5|hsv_converter|delta [4] & (\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[129]~104_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~7_cout )) # (!\U5|hsv_converter|delta [4] & ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[129]~104_combout ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~7_cout ))))

	.dataa(\U5|hsv_converter|delta [4]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[129]~104_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~7_cout ),
	.combout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~9_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~9 .lut_mask = 16'h004D;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N10
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~11 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~11_cout  = CARRY((\U5|hsv_converter|delta [5] & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~9_cout ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[130]~103_combout ))) # (!\U5|hsv_converter|delta [5] & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[130]~103_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~9_cout )))

	.dataa(\U5|hsv_converter|delta [5]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[130]~103_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~9_cout ),
	.combout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~11_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~11 .lut_mask = 16'h002B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N12
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~13_cout  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[131]~102_combout  & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~11_cout ) # 
// (!\U5|hsv_converter|delta [6]))) # (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[131]~102_combout  & (!\U5|hsv_converter|delta [6] & !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~11_cout )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[131]~102_combout ),
	.datab(\U5|hsv_converter|delta [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~11_cout ),
	.combout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~13_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~13 .lut_mask = 16'h002B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N14
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~15 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~15_cout  = CARRY((\U5|hsv_converter|delta [7] & ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~13_cout ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[132]~101_combout ))) # (!\U5|hsv_converter|delta [7] & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[132]~101_combout  & 
// !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~13_cout )))

	.dataa(\U5|hsv_converter|delta [7]),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[132]~101_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~13_cout ),
	.combout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~15_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~15 .lut_mask = 16'h002B;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N16
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~17_cout  = CARRY((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[133]~114_combout ) # ((\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[133]~100_combout ) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~15_cout )))

	.dataa(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[133]~114_combout ),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|StageOut[133]~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~15_cout ),
	.combout(),
	.cout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~17_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~17 .lut_mask = 16'h00EF;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N18
cycloneive_lcell_comb \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~18_combout  = !\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~17_cout ),
	.combout(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~18 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
cycloneive_lcell_comb \U5|hsv_converter|max_channel~6 (
// Equation(s):
// \U5|hsv_converter|max_channel~6_combout  = (!\U5|hsv_converter|always0~2_combout  & \U5|hsv_converter|always0~5_combout )

	.dataa(gnd),
	.datab(\U5|hsv_converter|always0~2_combout ),
	.datac(gnd),
	.datad(\U5|hsv_converter|always0~5_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|max_channel~6_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|max_channel~6 .lut_mask = 16'h3300;
defparam \U5|hsv_converter|max_channel~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N15
dffeas \U5|hsv_converter|max_channel.01 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|hsv_converter|max_channel~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|max_channel.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|max_channel.01 .is_wysiwyg = "true";
defparam \U5|hsv_converter|max_channel.01 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N1
dffeas \U5|hsv_converter|max_channel_d.01 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|hsv_converter|max_channel.01~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|max_channel_d.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|max_channel_d.01 .is_wysiwyg = "true";
defparam \U5|hsv_converter|max_channel_d.01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N0
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~85 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~85_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~78_combout 
// )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[103]~78_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~85_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~85 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N24
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[112]~86 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[112]~86_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[102]~79_combout 
// )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[102]~79_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[112]~86_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[112]~86 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[112]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N2
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~87 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~87_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~80_combout 
// )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[101]~80_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~87_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~87 .lut_mask = 16'hAFA0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N2
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[110]~88 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[110]~88_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[100]~81_combout 
// )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[100]~81_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[110]~88_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[110]~88 .lut_mask = 16'hAFA0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[110]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N28
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~89 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~89_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[99]~82_combout 
// ))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[99]~82_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~89_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~89 .lut_mask = 16'hFC0C;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N30
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[108]~90 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[108]~90_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & ((\U5|hsv_converter|Add6~2_combout ))) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Add6~2_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[108]~90_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[108]~90 .lut_mask = 16'hFC0C;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[108]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N4
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~0 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout  = (\U5|hsv_converter|delta [0] & (\U5|hsv_converter|Add5~0_combout  $ (VCC))) # (!\U5|hsv_converter|delta [0] & ((\U5|hsv_converter|Add5~0_combout ) # (GND)))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1  = CARRY((\U5|hsv_converter|Add5~0_combout ) # (!\U5|hsv_converter|delta [0]))

	.dataa(\U5|hsv_converter|delta [0]),
	.datab(\U5|hsv_converter|Add5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N6
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~2 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[108]~90_combout  & ((\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1 )) # (!\U5|hsv_converter|delta [1] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1  & VCC)))) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[108]~90_combout  & ((\U5|hsv_converter|delta [1] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ) # (GND))) # (!\U5|hsv_converter|delta [1] & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[108]~90_combout  & (\U5|hsv_converter|delta [1] & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[108]~90_combout  & ((\U5|hsv_converter|delta [1]) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[108]~90_combout ),
	.datab(\U5|hsv_converter|delta [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~2 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N8
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~4 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout  = ((\U5|hsv_converter|delta [2] $ (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~89_combout  $ 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3 )))) # (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5  = CARRY((\U5|hsv_converter|delta [2] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~89_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3 )) # (!\U5|hsv_converter|delta [2] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~89_combout ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ))))

	.dataa(\U5|hsv_converter|delta [2]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~89_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~4 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N10
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~6 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[110]~88_combout  & ((\U5|hsv_converter|delta [3] & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5 )) # (!\U5|hsv_converter|delta [3] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5  & VCC)))) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[110]~88_combout  & ((\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ) # (GND))) # (!\U5|hsv_converter|delta [3] & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[110]~88_combout  & (\U5|hsv_converter|delta [3] & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[110]~88_combout  & ((\U5|hsv_converter|delta [3]) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[110]~88_combout ),
	.datab(\U5|hsv_converter|delta [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~6 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N12
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~8 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout  = ((\U5|hsv_converter|delta [4] $ (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~87_combout  $ 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7 )))) # (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9  = CARRY((\U5|hsv_converter|delta [4] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~87_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7 )) # (!\U5|hsv_converter|delta [4] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~87_combout ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ))))

	.dataa(\U5|hsv_converter|delta [4]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~8 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N14
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout  = (\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[112]~86_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[112]~86_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9 
// ) # (GND))))) # (!\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[112]~86_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9  & VCC)) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[112]~86_combout  & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~11  = CARRY((\U5|hsv_converter|delta [5] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[112]~86_combout ))) # (!\U5|hsv_converter|delta [5] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[112]~86_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9 )))

	.dataa(\U5|hsv_converter|delta [5]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[112]~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N16
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout  = ((\U5|hsv_converter|delta [6] $ (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~85_combout  $ 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~11 )))) # (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~13  = CARRY((\U5|hsv_converter|delta [6] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~85_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~11 )) # (!\U5|hsv_converter|delta [6] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~85_combout ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ))))

	.dataa(\U5|hsv_converter|delta [6]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~85_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N20
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[115]~112 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[115]~112_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[95]~69_combout ))) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[95]~69_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[115]~112_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[115]~112 .lut_mask = 16'hE020;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[115]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N28
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[115]~83 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[115]~83_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[115]~83_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[115]~83 .lut_mask = 16'h00F0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[115]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N30
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[114]~84 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[114]~84_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[104]~77_combout 
// )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[104]~77_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[114]~84_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[114]~84 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[114]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N18
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~14 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[114]~84_combout  & ((\U5|hsv_converter|delta [7] & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~13 )) # (!\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~13  & VCC)))) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[114]~84_combout  & ((\U5|hsv_converter|delta [7] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ) # (GND))) # (!\U5|hsv_converter|delta [7] & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~15  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[114]~84_combout  & (\U5|hsv_converter|delta [7] & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~13 )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[114]~84_combout  & ((\U5|hsv_converter|delta [7]) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[114]~84_combout ),
	.datab(\U5|hsv_converter|delta [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~14 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N20
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~17 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[115]~112_combout ) # 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[115]~83_combout ) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~15 )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[115]~112_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[115]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ),
	.combout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~17 .lut_mask = 16'h00EF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N22
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  = !\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N30
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[124]~113 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[124]~113_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[104]~77_combout )) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout )))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[104]~77_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[124]~113_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[124]~113 .lut_mask = 16'hA0C0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[124]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N28
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[124]~91 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[124]~91_combout  = (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & 
// \U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[124]~91_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[124]~91 .lut_mask = 16'h0F00;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[124]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N26
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[123]~92 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[123]~92_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~85_combout 
// )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~85_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[123]~92_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[123]~92 .lut_mask = 16'hAFA0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[123]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N2
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[122]~93 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[122]~93_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[112]~86_combout 
// )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[112]~86_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[122]~93_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[122]~93 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[122]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N0
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[121]~94 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[121]~94_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~87_combout 
// )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[111]~87_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[121]~94_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[121]~94 .lut_mask = 16'hCFC0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[121]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N24
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[120]~95 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[120]~95_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[110]~88_combout 
// )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[110]~88_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[120]~95_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[120]~95 .lut_mask = 16'hCFC0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[120]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N26
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[119]~96 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[119]~96_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~89_combout ))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[109]~89_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[119]~96_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[119]~96 .lut_mask = 16'hFC0C;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[119]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N0
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[118]~97 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[118]~97_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[108]~90_combout 
// )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[108]~90_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[118]~97_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[118]~97 .lut_mask = 16'hAAF0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[118]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N22
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[117]~98 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[117]~98_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & (\U5|hsv_converter|Add5~0_combout )) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout )))

	.dataa(\U5|hsv_converter|Add5~0_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[117]~98_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[117]~98 .lut_mask = 16'hAFA0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[117]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N2
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_cout  = CARRY(!\U5|hsv_converter|delta [0])

	.dataa(\U5|hsv_converter|delta [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1 .lut_mask = 16'h0055;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N4
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~2 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~2_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[117]~98_combout  & ((\U5|hsv_converter|delta [1] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_cout 
// )) # (!\U5|hsv_converter|delta [1] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_cout  & VCC)))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[117]~98_combout  & ((\U5|hsv_converter|delta [1] & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_cout ) # (GND))) # (!\U5|hsv_converter|delta [1] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_cout ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~3  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[117]~98_combout  & (\U5|hsv_converter|delta [1] & !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_cout )) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[117]~98_combout  & ((\U5|hsv_converter|delta [1]) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_cout ))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[117]~98_combout ),
	.datab(\U5|hsv_converter|delta [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~1_cout ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~2_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~3 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~2 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N6
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~4 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~4_combout  = ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[118]~97_combout  $ (\U5|hsv_converter|delta [2] $ (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~3 )))) # 
// (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~5  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[118]~97_combout  & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~3 ) # (!\U5|hsv_converter|delta [2]))) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[118]~97_combout  & (!\U5|hsv_converter|delta [2] & !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~3 )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[118]~97_combout ),
	.datab(\U5|hsv_converter|delta [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~3 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~4_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~5 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~4 .lut_mask = 16'h962B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N8
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~6_combout  = (\U5|hsv_converter|delta [3] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[119]~96_combout  & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~5 )) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[119]~96_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~5 ) # (GND))))) # (!\U5|hsv_converter|delta [3] & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[119]~96_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~5  & VCC)) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[119]~96_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~5 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~7  = CARRY((\U5|hsv_converter|delta [3] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~5 ) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[119]~96_combout ))) # 
// (!\U5|hsv_converter|delta [3] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[119]~96_combout  & !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~5 )))

	.dataa(\U5|hsv_converter|delta [3]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[119]~96_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~5 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~6_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~6 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N10
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~8 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~8_combout  = ((\U5|hsv_converter|delta [4] $ (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[120]~95_combout  $ (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~7 )))) # 
// (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~9  = CARRY((\U5|hsv_converter|delta [4] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[120]~95_combout  & !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~7 )) # 
// (!\U5|hsv_converter|delta [4] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[120]~95_combout ) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~7 ))))

	.dataa(\U5|hsv_converter|delta [4]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[120]~95_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~7 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~8_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~8 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N12
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~10 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~10_combout  = (\U5|hsv_converter|delta [5] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[121]~94_combout  & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~9 )) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[121]~94_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~9 ) # (GND))))) # (!\U5|hsv_converter|delta [5] & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[121]~94_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~9  & VCC)) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[121]~94_combout  & 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~9 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~11  = CARRY((\U5|hsv_converter|delta [5] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~9 ) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[121]~94_combout ))) 
// # (!\U5|hsv_converter|delta [5] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[121]~94_combout  & !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~9 )))

	.dataa(\U5|hsv_converter|delta [5]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[121]~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~9 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~10_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~11 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~10 .lut_mask = 16'h692B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N14
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~12 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~12_combout  = ((\U5|hsv_converter|delta [6] $ (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[122]~93_combout  $ (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~11 )))) 
// # (GND)
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~13  = CARRY((\U5|hsv_converter|delta [6] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[122]~93_combout  & !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~11 )) # 
// (!\U5|hsv_converter|delta [6] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[122]~93_combout ) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~11 ))))

	.dataa(\U5|hsv_converter|delta [6]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[122]~93_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~11 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~12_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~13 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~12 .lut_mask = 16'h964D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N16
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~14 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~14_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[123]~92_combout  & ((\U5|hsv_converter|delta [7] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~13 )) 
// # (!\U5|hsv_converter|delta [7] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~13  & VCC)))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[123]~92_combout  & ((\U5|hsv_converter|delta [7] & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~13 ) # (GND))) # (!\U5|hsv_converter|delta [7] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~13 ))))
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~15  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[123]~92_combout  & (\U5|hsv_converter|delta [7] & !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~13 )) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[123]~92_combout  & ((\U5|hsv_converter|delta [7]) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~13 ))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[123]~92_combout ),
	.datab(\U5|hsv_converter|delta [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~13 ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~14_combout ),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~15 ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~14 .lut_mask = 16'h694D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N18
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~17_cout  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[124]~113_combout ) # ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[124]~91_combout ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~15 )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[124]~113_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[124]~91_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~15 ),
	.combout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~17_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~17 .lut_mask = 16'h00EF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N20
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18_combout  = !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~17_cout ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N22
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[133]~114 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[133]~114_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & 
// ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~85_combout ))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & 
// (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[113]~85_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[133]~114_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[133]~114 .lut_mask = 16'hC0A0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[133]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N24
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[133]~99 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[133]~99_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~14_combout  & !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~14_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[133]~99_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[133]~99 .lut_mask = 16'h00F0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[133]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N26
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[132]~100 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[132]~100_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[122]~93_combout ))) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~12_combout ))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~12_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[122]~93_combout ),
	.datac(gnd),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[132]~100_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[132]~100 .lut_mask = 16'hCCAA;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[132]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N28
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[131]~101 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[131]~101_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[121]~94_combout ))) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~10_combout ))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~10_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[121]~94_combout ),
	.datac(gnd),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[131]~101_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[131]~101 .lut_mask = 16'hCCAA;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[131]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N0
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[130]~102 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[130]~102_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[120]~95_combout ))) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~8_combout ))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~8_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[120]~95_combout ),
	.datac(gnd),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[130]~102_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[130]~102 .lut_mask = 16'hCCAA;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[130]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N30
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[129]~103 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[129]~103_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[119]~96_combout ))) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~6_combout ))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~6_combout ),
	.datab(gnd),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[119]~96_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[129]~103_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[129]~103 .lut_mask = 16'hF0AA;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[129]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N0
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[128]~104 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[128]~104_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[118]~97_combout )) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~4_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[118]~97_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~4_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[128]~104_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[128]~104 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[128]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N2
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[127]~105 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[127]~105_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18_combout  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[117]~98_combout )) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18_combout  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~2_combout )))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[117]~98_combout ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~2_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[127]~105_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[127]~105 .lut_mask = 16'hCCF0;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[127]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N2
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[126]~106 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[126]~106_combout  = (\U5|hsv_converter|delta [0] & !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18_combout )

	.dataa(gnd),
	.datab(\U5|hsv_converter|delta [0]),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[126]~106_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[126]~106 .lut_mask = 16'h0C0C;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[126]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N4
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_cout  = CARRY(!\U5|hsv_converter|delta [0])

	.dataa(\U5|hsv_converter|delta [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1 .lut_mask = 16'h0055;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N6
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~3 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~3_cout  = CARRY((\U5|hsv_converter|delta [1] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_cout ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[126]~106_combout ))) # (!\U5|hsv_converter|delta [1] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[126]~106_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_cout )))

	.dataa(\U5|hsv_converter|delta [1]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[126]~106_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~1_cout ),
	.combout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~3_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~3 .lut_mask = 16'h002B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N8
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~5_cout  = CARRY((\U5|hsv_converter|delta [2] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[127]~105_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~3_cout )) # (!\U5|hsv_converter|delta [2] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[127]~105_combout ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~3_cout ))))

	.dataa(\U5|hsv_converter|delta [2]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[127]~105_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~3_cout ),
	.combout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~5_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~5 .lut_mask = 16'h004D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N10
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~7 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~7_cout  = CARRY((\U5|hsv_converter|delta [3] & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~5_cout ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[128]~104_combout ))) # (!\U5|hsv_converter|delta [3] & (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[128]~104_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~5_cout )))

	.dataa(\U5|hsv_converter|delta [3]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[128]~104_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~5_cout ),
	.combout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~7_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~7 .lut_mask = 16'h002B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N12
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~9_cout  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[129]~103_combout  & ((!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~7_cout ) # 
// (!\U5|hsv_converter|delta [4]))) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[129]~103_combout  & (!\U5|hsv_converter|delta [4] & !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~7_cout )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[129]~103_combout ),
	.datab(\U5|hsv_converter|delta [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~7_cout ),
	.combout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~9_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~9 .lut_mask = 16'h002B;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N14
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~11 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~11_cout  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[130]~102_combout  & (\U5|hsv_converter|delta [5] & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~9_cout )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[130]~102_combout  & ((\U5|hsv_converter|delta [5]) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~9_cout ))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[130]~102_combout ),
	.datab(\U5|hsv_converter|delta [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~9_cout ),
	.combout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~11_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~11 .lut_mask = 16'h004D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N16
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~13_cout  = CARRY((\U5|hsv_converter|delta [6] & (\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[131]~101_combout  & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~11_cout )) # (!\U5|hsv_converter|delta [6] & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[131]~101_combout ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~11_cout ))))

	.dataa(\U5|hsv_converter|delta [6]),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[131]~101_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~11_cout ),
	.combout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~13_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~13 .lut_mask = 16'h004D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N18
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~15 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~15_cout  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[132]~100_combout  & (\U5|hsv_converter|delta [7] & 
// !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~13_cout )) # (!\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[132]~100_combout  & ((\U5|hsv_converter|delta [7]) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~13_cout ))))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[132]~100_combout ),
	.datab(\U5|hsv_converter|delta [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~13_cout ),
	.combout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~15_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~15 .lut_mask = 16'h004D;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N20
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~17_cout  = CARRY((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[133]~114_combout ) # ((\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[133]~99_combout ) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~15_cout )))

	.dataa(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[133]~114_combout ),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|StageOut[133]~99_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~15_cout ),
	.combout(),
	.cout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~17_cout ));
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~17 .lut_mask = 16'h00EF;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N22
cycloneive_lcell_comb \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~18_combout  = !\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~17_cout ),
	.combout(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~18 .lut_mask = 16'h0F0F;
defparam \U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N28
cycloneive_lcell_comb \U5|hsv_converter|h_out~29 (
// Equation(s):
// \U5|hsv_converter|h_out~29_combout  = (\U5|hsv_converter|max_channel_d.01~q  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~18_combout ))) # (!\U5|hsv_converter|max_channel_d.01~q  & 
// (\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~18_combout ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_6~18_combout ),
	.datac(\U5|hsv_converter|max_channel_d.01~q ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_6~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|h_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~29 .lut_mask = 16'hFC0C;
defparam \U5|hsv_converter|h_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N24
cycloneive_lcell_comb \U5|hsv_converter|h_out~30 (
// Equation(s):
// \U5|hsv_converter|h_out~30_combout  = (!\U5|hsv_converter|Equal0~4_combout  & ((\U5|hsv_converter|max_channel_d.10~q  & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~18_combout )) # (!\U5|hsv_converter|max_channel_d.10~q  & 
// ((!\U5|hsv_converter|h_out~29_combout )))))

	.dataa(\U5|hsv_converter|Equal0~4_combout ),
	.datab(\U5|hsv_converter|max_channel_d.10~q ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_6~18_combout ),
	.datad(\U5|hsv_converter|h_out~29_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|h_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~30 .lut_mask = 16'h0415;
defparam \U5|hsv_converter|h_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N25
dffeas \U5|hsv_converter|h_out[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|hsv_converter|h_out~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|h_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|h_out[0] .is_wysiwyg = "true";
defparam \U5|hsv_converter|h_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y32_N22
cycloneive_lcell_comb \u_display|temp_value~10 (
// Equation(s):
// \u_display|temp_value~10_combout  = (!\u_display|current_state [1] & ((\U4|pixel_count [0] & ((\u_display|temp_value [0]))) # (!\U4|pixel_count [0] & (\U5|hsv_converter|h_out [0]))))

	.dataa(\U5|hsv_converter|h_out [0]),
	.datab(\U4|pixel_count [0]),
	.datac(\u_display|temp_value [0]),
	.datad(\u_display|current_state [1]),
	.cin(gnd),
	.combout(\u_display|temp_value~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|temp_value~10 .lut_mask = 16'h00E2;
defparam \u_display|temp_value~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y32_N23
dffeas \u_display|temp_value[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|temp_value~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[0] .is_wysiwyg = "true";
defparam \u_display|temp_value[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneive_lcell_comb \U5|hsv_converter|h_out~27 (
// Equation(s):
// \U5|hsv_converter|h_out~27_combout  = (!\U5|hsv_converter|max_channel_d.10~q  & ((\U5|hsv_converter|max_channel_d.01~q  & (\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18_combout )) # (!\U5|hsv_converter|max_channel_d.01~q  & 
// ((\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18_combout )))))

	.dataa(\U5|hsv_converter|max_channel_d.10~q ),
	.datab(\U5|hsv_converter|max_channel_d.01~q ),
	.datac(\U5|hsv_converter|Div1|auto_generated|divider|divider|op_5~18_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|h_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~27 .lut_mask = 16'h5140;
defparam \U5|hsv_converter|h_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneive_lcell_comb \U5|hsv_converter|h_out~28 (
// Equation(s):
// \U5|hsv_converter|h_out~28_combout  = (!\U5|hsv_converter|Equal0~4_combout  & (!\U5|hsv_converter|h_out~27_combout  & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18_combout ) # (!\U5|hsv_converter|max_channel_d.10~q ))))

	.dataa(\U5|hsv_converter|max_channel_d.10~q ),
	.datab(\U5|hsv_converter|Equal0~4_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|op_5~18_combout ),
	.datad(\U5|hsv_converter|h_out~27_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|h_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~28 .lut_mask = 16'h0013;
defparam \U5|hsv_converter|h_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N23
dffeas \U5|hsv_converter|h_out[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|hsv_converter|h_out~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|h_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|h_out[1] .is_wysiwyg = "true";
defparam \U5|hsv_converter|h_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y32_N20
cycloneive_lcell_comb \u_display|temp_value~9 (
// Equation(s):
// \u_display|temp_value~9_combout  = (\U4|pixel_count [0] & (\u_display|temp_value [0])) # (!\U4|pixel_count [0] & ((\u_display|current_state [1] & (\u_display|temp_value [0])) # (!\u_display|current_state [1] & ((\U5|hsv_converter|h_out [1])))))

	.dataa(\u_display|temp_value [0]),
	.datab(\U4|pixel_count [0]),
	.datac(\U5|hsv_converter|h_out [1]),
	.datad(\u_display|current_state [1]),
	.cin(gnd),
	.combout(\u_display|temp_value~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|temp_value~9 .lut_mask = 16'hAAB8;
defparam \u_display|temp_value~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y28_N0
cycloneive_lcell_comb \u_display|Equal0~1 (
// Equation(s):
// \u_display|Equal0~1_combout  = (\u_display|current_state [1]) # (!\U4|pixel_count [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U4|pixel_count [0]),
	.datad(\u_display|current_state [1]),
	.cin(gnd),
	.combout(\u_display|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|Equal0~1 .lut_mask = 16'hFF0F;
defparam \u_display|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y32_N21
dffeas \u_display|temp_value[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|temp_value~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[1] .is_wysiwyg = "true";
defparam \u_display|temp_value[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N10
cycloneive_lcell_comb \U5|hsv_converter|h_out~25 (
// Equation(s):
// \U5|hsv_converter|h_out~25_combout  = (!\U5|hsv_converter|max_channel_d.10~q  & ((\U5|hsv_converter|max_channel_d.01~q  & ((\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ))) # 
// (!\U5|hsv_converter|max_channel_d.01~q  & (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ))))

	.dataa(\U5|hsv_converter|max_channel_d.10~q ),
	.datab(\U5|hsv_converter|max_channel_d.01~q ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|h_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~25 .lut_mask = 16'h5410;
defparam \U5|hsv_converter|h_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
cycloneive_lcell_comb \U5|hsv_converter|h_out~26 (
// Equation(s):
// \U5|hsv_converter|h_out~26_combout  = (!\U5|hsv_converter|Equal0~4_combout  & (!\U5|hsv_converter|h_out~25_combout  & ((!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ) # (!\U5|hsv_converter|max_channel_d.10~q 
// ))))

	.dataa(\U5|hsv_converter|max_channel_d.10~q ),
	.datab(\U5|hsv_converter|Equal0~4_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|h_out~25_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|h_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~26 .lut_mask = 16'h0013;
defparam \U5|hsv_converter|h_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N17
dffeas \U5|hsv_converter|h_out[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|hsv_converter|h_out~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|h_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|h_out[2] .is_wysiwyg = "true";
defparam \U5|hsv_converter|h_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y32_N2
cycloneive_lcell_comb \u_display|temp_value~8 (
// Equation(s):
// \u_display|temp_value~8_combout  = (\u_display|current_state [1] & (\u_display|temp_value [1])) # (!\u_display|current_state [1] & ((\U4|pixel_count [0] & (\u_display|temp_value [1])) # (!\U4|pixel_count [0] & ((\U5|hsv_converter|h_out [2])))))

	.dataa(\u_display|current_state [1]),
	.datab(\u_display|temp_value [1]),
	.datac(\U5|hsv_converter|h_out [2]),
	.datad(\U4|pixel_count [0]),
	.cin(gnd),
	.combout(\u_display|temp_value~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|temp_value~8 .lut_mask = 16'hCCD8;
defparam \u_display|temp_value~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y32_N3
dffeas \u_display|temp_value[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|temp_value~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[2] .is_wysiwyg = "true";
defparam \u_display|temp_value[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N8
cycloneive_lcell_comb \U5|hsv_converter|h_out~23 (
// Equation(s):
// \U5|hsv_converter|h_out~23_combout  = (\U5|hsv_converter|max_channel_d.00~q  & (\U5|hsv_converter|h_out[3]~12_combout )) # (!\U5|hsv_converter|max_channel_d.00~q  & ((\U5|hsv_converter|h_out[3]~12_combout  & ((\U5|hsv_converter|Add4~0_combout ))) # 
// (!\U5|hsv_converter|h_out[3]~12_combout  & (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ))))

	.dataa(\U5|hsv_converter|max_channel_d.00~q ),
	.datab(\U5|hsv_converter|h_out[3]~12_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Add4~0_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|h_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~23 .lut_mask = 16'hCD89;
defparam \U5|hsv_converter|h_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N2
cycloneive_lcell_comb \U5|hsv_converter|h_out~24 (
// Equation(s):
// \U5|hsv_converter|h_out~24_combout  = (\U5|hsv_converter|max_channel_d.00~q  & ((\U5|hsv_converter|h_out~23_combout  & (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout )) # (!\U5|hsv_converter|h_out~23_combout  & 
// ((\U5|hsv_converter|Add8~0_combout ))))) # (!\U5|hsv_converter|max_channel_d.00~q  & (\U5|hsv_converter|h_out~23_combout ))

	.dataa(\U5|hsv_converter|max_channel_d.00~q ),
	.datab(\U5|hsv_converter|h_out~23_combout ),
	.datac(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.datad(\U5|hsv_converter|Add8~0_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|h_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~24 .lut_mask = 16'h6E4C;
defparam \U5|hsv_converter|h_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N10
cycloneive_lcell_comb \U5|hsv_converter|h_out~36 (
// Equation(s):
// \U5|hsv_converter|h_out~36_combout  = (\U5|hsv_converter|h_out~24_combout  & ((\U5|hsv_converter|delta [0]) # ((\U5|hsv_converter|delta [1]) # (!\U5|hsv_converter|Equal0~1_combout ))))

	.dataa(\U5|hsv_converter|delta [0]),
	.datab(\U5|hsv_converter|delta [1]),
	.datac(\U5|hsv_converter|Equal0~1_combout ),
	.datad(\U5|hsv_converter|h_out~24_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|h_out~36_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~36 .lut_mask = 16'hEF00;
defparam \U5|hsv_converter|h_out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N11
dffeas \U5|hsv_converter|h_out[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|hsv_converter|h_out~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|h_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|h_out[3] .is_wysiwyg = "true";
defparam \U5|hsv_converter|h_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y32_N0
cycloneive_lcell_comb \u_display|temp_value~7 (
// Equation(s):
// \u_display|temp_value~7_combout  = (\u_display|current_state [1] & (\u_display|temp_value [2])) # (!\u_display|current_state [1] & ((\U4|pixel_count [0] & (\u_display|temp_value [2])) # (!\U4|pixel_count [0] & ((\U5|hsv_converter|h_out [3])))))

	.dataa(\u_display|current_state [1]),
	.datab(\u_display|temp_value [2]),
	.datac(\U5|hsv_converter|h_out [3]),
	.datad(\U4|pixel_count [0]),
	.cin(gnd),
	.combout(\u_display|temp_value~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|temp_value~7 .lut_mask = 16'hCCD8;
defparam \u_display|temp_value~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y32_N1
dffeas \u_display|temp_value[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|temp_value~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[3] .is_wysiwyg = "true";
defparam \u_display|temp_value[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N24
cycloneive_lcell_comb \U5|hsv_converter|h_out~21 (
// Equation(s):
// \U5|hsv_converter|h_out~21_combout  = (\U5|hsv_converter|max_channel_d.00~q  & ((\U5|hsv_converter|h_out[3]~12_combout ) # ((\U5|hsv_converter|Add8~2_combout )))) # (!\U5|hsv_converter|max_channel_d.00~q  & (!\U5|hsv_converter|h_out[3]~12_combout  & 
// ((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ))))

	.dataa(\U5|hsv_converter|max_channel_d.00~q ),
	.datab(\U5|hsv_converter|h_out[3]~12_combout ),
	.datac(\U5|hsv_converter|Add8~2_combout ),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|h_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~21 .lut_mask = 16'hA8B9;
defparam \U5|hsv_converter|h_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N28
cycloneive_lcell_comb \U5|hsv_converter|h_out~22 (
// Equation(s):
// \U5|hsv_converter|h_out~22_combout  = (\U5|hsv_converter|h_out[3]~12_combout  & ((\U5|hsv_converter|h_out~21_combout  & (\U5|hsv_converter|Add12~0_combout )) # (!\U5|hsv_converter|h_out~21_combout  & ((\U5|hsv_converter|Add4~2_combout ))))) # 
// (!\U5|hsv_converter|h_out[3]~12_combout  & (((\U5|hsv_converter|h_out~21_combout ))))

	.dataa(\U5|hsv_converter|Add12~0_combout ),
	.datab(\U5|hsv_converter|h_out[3]~12_combout ),
	.datac(\U5|hsv_converter|Add4~2_combout ),
	.datad(\U5|hsv_converter|h_out~21_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|h_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~22 .lut_mask = 16'hBBC0;
defparam \U5|hsv_converter|h_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N20
cycloneive_lcell_comb \U5|hsv_converter|h_out~35 (
// Equation(s):
// \U5|hsv_converter|h_out~35_combout  = (\U5|hsv_converter|h_out~22_combout  & (((\U5|hsv_converter|delta [1]) # (\U5|hsv_converter|delta [0])) # (!\U5|hsv_converter|Equal0~1_combout )))

	.dataa(\U5|hsv_converter|Equal0~1_combout ),
	.datab(\U5|hsv_converter|delta [1]),
	.datac(\U5|hsv_converter|delta [0]),
	.datad(\U5|hsv_converter|h_out~22_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|h_out~35_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~35 .lut_mask = 16'hFD00;
defparam \U5|hsv_converter|h_out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N21
dffeas \U5|hsv_converter|h_out[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|hsv_converter|h_out~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|h_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|h_out[4] .is_wysiwyg = "true";
defparam \U5|hsv_converter|h_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y32_N26
cycloneive_lcell_comb \u_display|temp_value~6 (
// Equation(s):
// \u_display|temp_value~6_combout  = (\u_display|current_state [1] & (\u_display|temp_value [3])) # (!\u_display|current_state [1] & ((\U4|pixel_count [0] & (\u_display|temp_value [3])) # (!\U4|pixel_count [0] & ((\U5|hsv_converter|h_out [4])))))

	.dataa(\u_display|current_state [1]),
	.datab(\u_display|temp_value [3]),
	.datac(\U5|hsv_converter|h_out [4]),
	.datad(\U4|pixel_count [0]),
	.cin(gnd),
	.combout(\u_display|temp_value~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|temp_value~6 .lut_mask = 16'hCCD8;
defparam \u_display|temp_value~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y32_N27
dffeas \u_display|temp_value[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|temp_value~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[4] .is_wysiwyg = "true";
defparam \u_display|temp_value[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y32_N8
cycloneive_lcell_comb \u_display|temp_value~5 (
// Equation(s):
// \u_display|temp_value~5_combout  = (\U4|pixel_count [0] & (((\u_display|temp_value [4])))) # (!\U4|pixel_count [0] & ((\u_display|current_state [1] & ((\u_display|temp_value [4]))) # (!\u_display|current_state [1] & (\U5|hsv_converter|h_out [5]))))

	.dataa(\U5|hsv_converter|h_out [5]),
	.datab(\U4|pixel_count [0]),
	.datac(\u_display|temp_value [4]),
	.datad(\u_display|current_state [1]),
	.cin(gnd),
	.combout(\u_display|temp_value~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|temp_value~5 .lut_mask = 16'hF0E2;
defparam \u_display|temp_value~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y32_N9
dffeas \u_display|temp_value[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|temp_value~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[5] .is_wysiwyg = "true";
defparam \u_display|temp_value[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y32_N30
cycloneive_lcell_comb \u_display|temp_value~4 (
// Equation(s):
// \u_display|temp_value~4_combout  = (\U4|pixel_count [0] & (((\u_display|temp_value [5])))) # (!\U4|pixel_count [0] & ((\u_display|current_state [1] & ((\u_display|temp_value [5]))) # (!\u_display|current_state [1] & (\U5|hsv_converter|h_out [6]))))

	.dataa(\U5|hsv_converter|h_out [6]),
	.datab(\U4|pixel_count [0]),
	.datac(\u_display|temp_value [5]),
	.datad(\u_display|current_state [1]),
	.cin(gnd),
	.combout(\u_display|temp_value~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|temp_value~4 .lut_mask = 16'hF0E2;
defparam \u_display|temp_value~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y32_N31
dffeas \u_display|temp_value[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|temp_value~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[6] .is_wysiwyg = "true";
defparam \u_display|temp_value[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N12
cycloneive_lcell_comb \U5|hsv_converter|Add12~6 (
// Equation(s):
// \U5|hsv_converter|Add12~6_combout  = (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (!\U5|hsv_converter|Add12~5 )) # (!\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  
// & (\U5|hsv_converter|Add12~5  & VCC))
// \U5|hsv_converter|Add12~7  = CARRY((\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & !\U5|hsv_converter|Add12~5 ))

	.dataa(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add12~5 ),
	.combout(\U5|hsv_converter|Add12~6_combout ),
	.cout(\U5|hsv_converter|Add12~7 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add12~6 .lut_mask = 16'h5A0A;
defparam \U5|hsv_converter|Add12~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N26
cycloneive_lcell_comb \U5|hsv_converter|Add4~8 (
// Equation(s):
// \U5|hsv_converter|Add4~8_combout  = (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (!\U5|hsv_converter|Add4~7  & VCC)) # 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U5|hsv_converter|Add4~7  $ (GND)))
// \U5|hsv_converter|Add4~9  = CARRY((!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & !\U5|hsv_converter|Add4~7 ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add4~7 ),
	.combout(\U5|hsv_converter|Add4~8_combout ),
	.cout(\U5|hsv_converter|Add4~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add4~8 .lut_mask = 16'h3C03;
defparam \U5|hsv_converter|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N12
cycloneive_lcell_comb \U5|hsv_converter|h_out~15 (
// Equation(s):
// \U5|hsv_converter|h_out~15_combout  = (\U5|hsv_converter|h_out[3]~12_combout  & (((\U5|hsv_converter|Add4~8_combout ) # (\U5|hsv_converter|max_channel_d.00~q )))) # (!\U5|hsv_converter|h_out[3]~12_combout  & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((!\U5|hsv_converter|max_channel_d.00~q ))))

	.dataa(\U5|hsv_converter|h_out[3]~12_combout ),
	.datab(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datac(\U5|hsv_converter|Add4~8_combout ),
	.datad(\U5|hsv_converter|max_channel_d.00~q ),
	.cin(gnd),
	.combout(\U5|hsv_converter|h_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~15 .lut_mask = 16'hAAB1;
defparam \U5|hsv_converter|h_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N10
cycloneive_lcell_comb \U5|hsv_converter|Add8~8 (
// Equation(s):
// \U5|hsv_converter|Add8~8_combout  = (\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (!\U5|hsv_converter|Add8~7  & VCC)) # 
// (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U5|hsv_converter|Add8~7  $ (GND)))
// \U5|hsv_converter|Add8~9  = CARRY((!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & !\U5|hsv_converter|Add8~7 ))

	.dataa(gnd),
	.datab(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|hsv_converter|Add8~7 ),
	.combout(\U5|hsv_converter|Add8~8_combout ),
	.cout(\U5|hsv_converter|Add8~9 ));
// synopsys translate_off
defparam \U5|hsv_converter|Add8~8 .lut_mask = 16'h3C03;
defparam \U5|hsv_converter|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N18
cycloneive_lcell_comb \U5|hsv_converter|h_out~16 (
// Equation(s):
// \U5|hsv_converter|h_out~16_combout  = (\U5|hsv_converter|max_channel_d.00~q  & ((\U5|hsv_converter|h_out~15_combout  & (\U5|hsv_converter|Add12~6_combout )) # (!\U5|hsv_converter|h_out~15_combout  & ((\U5|hsv_converter|Add8~8_combout ))))) # 
// (!\U5|hsv_converter|max_channel_d.00~q  & (((\U5|hsv_converter|h_out~15_combout ))))

	.dataa(\U5|hsv_converter|max_channel_d.00~q ),
	.datab(\U5|hsv_converter|Add12~6_combout ),
	.datac(\U5|hsv_converter|h_out~15_combout ),
	.datad(\U5|hsv_converter|Add8~8_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|h_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~16 .lut_mask = 16'hDAD0;
defparam \U5|hsv_converter|h_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N26
cycloneive_lcell_comb \U5|hsv_converter|h_out~32 (
// Equation(s):
// \U5|hsv_converter|h_out~32_combout  = (\U5|hsv_converter|h_out~16_combout  & (((\U5|hsv_converter|delta [1]) # (\U5|hsv_converter|delta [0])) # (!\U5|hsv_converter|Equal0~1_combout )))

	.dataa(\U5|hsv_converter|Equal0~1_combout ),
	.datab(\U5|hsv_converter|delta [1]),
	.datac(\U5|hsv_converter|delta [0]),
	.datad(\U5|hsv_converter|h_out~16_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|h_out~32_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~32 .lut_mask = 16'hFD00;
defparam \U5|hsv_converter|h_out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N27
dffeas \U5|hsv_converter|h_out[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|hsv_converter|h_out~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|h_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|h_out[7] .is_wysiwyg = "true";
defparam \U5|hsv_converter|h_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y32_N12
cycloneive_lcell_comb \u_display|temp_value~3 (
// Equation(s):
// \u_display|temp_value~3_combout  = (\U4|pixel_count [0] & (\u_display|temp_value [6])) # (!\U4|pixel_count [0] & ((\u_display|current_state [1] & (\u_display|temp_value [6])) # (!\u_display|current_state [1] & ((\U5|hsv_converter|h_out [7])))))

	.dataa(\u_display|temp_value [6]),
	.datab(\U4|pixel_count [0]),
	.datac(\U5|hsv_converter|h_out [7]),
	.datad(\u_display|current_state [1]),
	.cin(gnd),
	.combout(\u_display|temp_value~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|temp_value~3 .lut_mask = 16'hAAB8;
defparam \u_display|temp_value~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y32_N13
dffeas \u_display|temp_value[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|temp_value~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[7] .is_wysiwyg = "true";
defparam \u_display|temp_value[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N14
cycloneive_lcell_comb \U5|hsv_converter|Add12~8 (
// Equation(s):
// \U5|hsv_converter|Add12~8_combout  = \U5|hsv_converter|Add12~7  $ (\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|hsv_converter|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(\U5|hsv_converter|Add12~7 ),
	.combout(\U5|hsv_converter|Add12~8_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Add12~8 .lut_mask = 16'h0FF0;
defparam \U5|hsv_converter|Add12~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N12
cycloneive_lcell_comb \U5|hsv_converter|Add8~10 (
// Equation(s):
// \U5|hsv_converter|Add8~10_combout  = \U5|hsv_converter|Add8~9  $ (!\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|hsv_converter|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(\U5|hsv_converter|Add8~9 ),
	.combout(\U5|hsv_converter|Add8~10_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Add8~10 .lut_mask = 16'hF00F;
defparam \U5|hsv_converter|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N22
cycloneive_lcell_comb \U5|hsv_converter|h_out~13 (
// Equation(s):
// \U5|hsv_converter|h_out~13_combout  = (\U5|hsv_converter|max_channel_d.00~q  & ((\U5|hsv_converter|h_out[3]~12_combout ) # ((\U5|hsv_converter|Add8~10_combout )))) # (!\U5|hsv_converter|max_channel_d.00~q  & (!\U5|hsv_converter|h_out[3]~12_combout  & 
// (!\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout )))

	.dataa(\U5|hsv_converter|max_channel_d.00~q ),
	.datab(\U5|hsv_converter|h_out[3]~12_combout ),
	.datac(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\U5|hsv_converter|Add8~10_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|h_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~13 .lut_mask = 16'hAB89;
defparam \U5|hsv_converter|h_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N28
cycloneive_lcell_comb \U5|hsv_converter|Add4~10 (
// Equation(s):
// \U5|hsv_converter|Add4~10_combout  = \U5|hsv_converter|Add4~9  $ (\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|hsv_converter|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(\U5|hsv_converter|Add4~9 ),
	.combout(\U5|hsv_converter|Add4~10_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|Add4~10 .lut_mask = 16'h0FF0;
defparam \U5|hsv_converter|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N0
cycloneive_lcell_comb \U5|hsv_converter|h_out~14 (
// Equation(s):
// \U5|hsv_converter|h_out~14_combout  = (\U5|hsv_converter|h_out[3]~12_combout  & ((\U5|hsv_converter|h_out~13_combout  & (\U5|hsv_converter|Add12~8_combout )) # (!\U5|hsv_converter|h_out~13_combout  & ((\U5|hsv_converter|Add4~10_combout ))))) # 
// (!\U5|hsv_converter|h_out[3]~12_combout  & (((\U5|hsv_converter|h_out~13_combout ))))

	.dataa(\U5|hsv_converter|Add12~8_combout ),
	.datab(\U5|hsv_converter|h_out[3]~12_combout ),
	.datac(\U5|hsv_converter|h_out~13_combout ),
	.datad(\U5|hsv_converter|Add4~10_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|h_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~14 .lut_mask = 16'hBCB0;
defparam \U5|hsv_converter|h_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N30
cycloneive_lcell_comb \U5|hsv_converter|h_out~31 (
// Equation(s):
// \U5|hsv_converter|h_out~31_combout  = (\U5|hsv_converter|h_out~14_combout  & (((\U5|hsv_converter|delta [1]) # (\U5|hsv_converter|delta [0])) # (!\U5|hsv_converter|Equal0~1_combout )))

	.dataa(\U5|hsv_converter|Equal0~1_combout ),
	.datab(\U5|hsv_converter|delta [1]),
	.datac(\U5|hsv_converter|delta [0]),
	.datad(\U5|hsv_converter|h_out~14_combout ),
	.cin(gnd),
	.combout(\U5|hsv_converter|h_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \U5|hsv_converter|h_out~31 .lut_mask = 16'hFD00;
defparam \U5|hsv_converter|h_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N31
dffeas \U5|hsv_converter|h_out[8] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U5|hsv_converter|h_out~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|hsv_converter|h_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|hsv_converter|h_out[8] .is_wysiwyg = "true";
defparam \U5|hsv_converter|h_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y32_N14
cycloneive_lcell_comb \u_display|temp_value~2 (
// Equation(s):
// \u_display|temp_value~2_combout  = (\U4|pixel_count [0] & (\u_display|temp_value [7])) # (!\U4|pixel_count [0] & ((\u_display|current_state [1] & (\u_display|temp_value [7])) # (!\u_display|current_state [1] & ((\U5|hsv_converter|h_out [8])))))

	.dataa(\u_display|temp_value [7]),
	.datab(\U4|pixel_count [0]),
	.datac(\U5|hsv_converter|h_out [8]),
	.datad(\u_display|current_state [1]),
	.cin(gnd),
	.combout(\u_display|temp_value~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|temp_value~2 .lut_mask = 16'hAAB8;
defparam \u_display|temp_value~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y32_N15
dffeas \u_display|temp_value[8] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|temp_value~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[8] .is_wysiwyg = "true";
defparam \u_display|temp_value[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y32_N4
cycloneive_lcell_comb \u_display|temp_value~1 (
// Equation(s):
// \u_display|temp_value~1_combout  = (\u_display|temp_value [8] & ((\U4|pixel_count [0]) # (\u_display|current_state [1])))

	.dataa(gnd),
	.datab(\U4|pixel_count [0]),
	.datac(\u_display|temp_value [8]),
	.datad(\u_display|current_state [1]),
	.cin(gnd),
	.combout(\u_display|temp_value~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|temp_value~1 .lut_mask = 16'hF0C0;
defparam \u_display|temp_value~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y32_N5
dffeas \u_display|temp_value[9] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|temp_value~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[9] .is_wysiwyg = "true";
defparam \u_display|temp_value[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y32_N24
cycloneive_lcell_comb \u_display|temp_value~0 (
// Equation(s):
// \u_display|temp_value~0_combout  = (\u_display|temp_value [9] & ((\U4|pixel_count [0]) # (\u_display|current_state [1])))

	.dataa(gnd),
	.datab(\U4|pixel_count [0]),
	.datac(\u_display|temp_value [9]),
	.datad(\u_display|current_state [1]),
	.cin(gnd),
	.combout(\u_display|temp_value~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|temp_value~0 .lut_mask = 16'hF0C0;
defparam \u_display|temp_value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y32_N25
dffeas \u_display|temp_value[10] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|temp_value~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|temp_value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|temp_value[10] .is_wysiwyg = "true";
defparam \u_display|temp_value[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y32_N18
cycloneive_lcell_comb \u_display|bcd0[0]~4 (
// Equation(s):
// \u_display|bcd0[0]~4_combout  = (\u_display|current_state [1] & (((\u_display|temp_value [10])))) # (!\u_display|current_state [1] & ((\U4|pixel_count [0] & (!\u_display|bcd0 [0])) # (!\U4|pixel_count [0] & ((\u_display|temp_value [10])))))

	.dataa(\u_display|current_state [1]),
	.datab(\U4|pixel_count [0]),
	.datac(\u_display|bcd0 [0]),
	.datad(\u_display|temp_value [10]),
	.cin(gnd),
	.combout(\u_display|bcd0[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd0[0]~4 .lut_mask = 16'hBF04;
defparam \u_display|bcd0[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N10
cycloneive_lcell_comb \u_display|bcd0[0]~11 (
// Equation(s):
// \u_display|bcd0[0]~11_combout  = ((\u_display|LessThan0~0_combout ) # ((\u_display|bcd0 [3]) # (\u_display|current_state [1]))) # (!\U4|pixel_count [0])

	.dataa(\U4|pixel_count [0]),
	.datab(\u_display|LessThan0~0_combout ),
	.datac(\u_display|bcd0 [3]),
	.datad(\u_display|current_state [1]),
	.cin(gnd),
	.combout(\u_display|bcd0[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd0[0]~11 .lut_mask = 16'hFFFD;
defparam \u_display|bcd0[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N16
cycloneive_lcell_comb \u_display|bcd0[0]~5 (
// Equation(s):
// \u_display|bcd0[0]~5_combout  = (\u_display|bcd0[0]~11_combout  & (\u_display|Equal3~0_combout  & (\u_display|bcd0[0]~4_combout ))) # (!\u_display|bcd0[0]~11_combout  & (((\u_display|bcd0 [0]))))

	.dataa(\u_display|Equal3~0_combout ),
	.datab(\u_display|bcd0[0]~4_combout ),
	.datac(\u_display|bcd0 [0]),
	.datad(\u_display|bcd0[0]~11_combout ),
	.cin(gnd),
	.combout(\u_display|bcd0[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd0[0]~5 .lut_mask = 16'h88F0;
defparam \u_display|bcd0[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y33_N17
dffeas \u_display|bcd0[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|bcd0[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd0[0] .is_wysiwyg = "true";
defparam \u_display|bcd0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N24
cycloneive_lcell_comb \u_display|bcd0[1]~6 (
// Equation(s):
// \u_display|bcd0[1]~6_combout  = \u_display|bcd0 [0] $ (((\U4|pixel_count [0] & (!\u_display|current_state [1] & !\u_display|bcd0 [1]))))

	.dataa(\U4|pixel_count [0]),
	.datab(\u_display|current_state [1]),
	.datac(\u_display|bcd0 [1]),
	.datad(\u_display|bcd0 [0]),
	.cin(gnd),
	.combout(\u_display|bcd0[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd0[1]~6 .lut_mask = 16'hFD02;
defparam \u_display|bcd0[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N14
cycloneive_lcell_comb \u_display|bcd0[1]~7 (
// Equation(s):
// \u_display|bcd0[1]~7_combout  = (\u_display|bcd0[0]~11_combout  & (\u_display|Equal3~0_combout  & (\u_display|bcd0[1]~6_combout ))) # (!\u_display|bcd0[0]~11_combout  & (((\u_display|bcd0 [1]))))

	.dataa(\u_display|Equal3~0_combout ),
	.datab(\u_display|bcd0[1]~6_combout ),
	.datac(\u_display|bcd0 [1]),
	.datad(\u_display|bcd0[0]~11_combout ),
	.cin(gnd),
	.combout(\u_display|bcd0[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd0[1]~7 .lut_mask = 16'h88F0;
defparam \u_display|bcd0[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y33_N15
dffeas \u_display|bcd0[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|bcd0[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd0[1] .is_wysiwyg = "true";
defparam \u_display|bcd0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N8
cycloneive_lcell_comb \u_display|bcd0[2]~8 (
// Equation(s):
// \u_display|bcd0[2]~8_combout  = (\u_display|Equal0~1_combout  & (((\u_display|bcd0 [1])))) # (!\u_display|Equal0~1_combout  & (\u_display|bcd0 [2] $ (((\u_display|bcd0 [0]) # (\u_display|bcd0 [1])))))

	.dataa(\u_display|bcd0 [2]),
	.datab(\u_display|bcd0 [0]),
	.datac(\u_display|bcd0 [1]),
	.datad(\u_display|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_display|bcd0[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd0[2]~8 .lut_mask = 16'hF056;
defparam \u_display|bcd0[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N22
cycloneive_lcell_comb \u_display|bcd0[2]~9 (
// Equation(s):
// \u_display|bcd0[2]~9_combout  = (\u_display|bcd0[0]~11_combout  & (\u_display|Equal3~0_combout  & (\u_display|bcd0[2]~8_combout ))) # (!\u_display|bcd0[0]~11_combout  & (((\u_display|bcd0 [2]))))

	.dataa(\u_display|Equal3~0_combout ),
	.datab(\u_display|bcd0[2]~8_combout ),
	.datac(\u_display|bcd0 [2]),
	.datad(\u_display|bcd0[0]~11_combout ),
	.cin(gnd),
	.combout(\u_display|bcd0[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd0[2]~9 .lut_mask = 16'h88F0;
defparam \u_display|bcd0[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y33_N23
dffeas \u_display|bcd0[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|bcd0[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd0[2] .is_wysiwyg = "true";
defparam \u_display|bcd0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N18
cycloneive_lcell_comb \u_display|LessThan0~0 (
// Equation(s):
// \u_display|LessThan0~0_combout  = (\u_display|bcd0 [2] & ((\u_display|bcd0 [1]) # (\u_display|bcd0 [0])))

	.dataa(\u_display|bcd0 [2]),
	.datab(gnd),
	.datac(\u_display|bcd0 [1]),
	.datad(\u_display|bcd0 [0]),
	.cin(gnd),
	.combout(\u_display|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|LessThan0~0 .lut_mask = 16'hAAA0;
defparam \u_display|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N28
cycloneive_lcell_comb \u_display|bcd0[3]~10 (
// Equation(s):
// \u_display|bcd0[3]~10_combout  = (\u_display|Equal0~1_combout  & (((\u_display|bcd0 [2])))) # (!\u_display|Equal0~1_combout  & (\u_display|bcd0 [3] $ ((\u_display|LessThan0~0_combout ))))

	.dataa(\u_display|bcd0 [3]),
	.datab(\u_display|LessThan0~0_combout ),
	.datac(\u_display|bcd0 [2]),
	.datad(\u_display|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_display|bcd0[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd0[3]~10 .lut_mask = 16'hF066;
defparam \u_display|bcd0[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N30
cycloneive_lcell_comb \u_display|bcd0[3]~12 (
// Equation(s):
// \u_display|bcd0[3]~12_combout  = (\u_display|bcd0[3]~10_combout  & (\u_display|bcd0[0]~11_combout  & ((\U4|pixel_count [0]) # (\u_display|current_state [1]))))

	.dataa(\U4|pixel_count [0]),
	.datab(\u_display|bcd0[3]~10_combout ),
	.datac(\u_display|current_state [1]),
	.datad(\u_display|bcd0[0]~11_combout ),
	.cin(gnd),
	.combout(\u_display|bcd0[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd0[3]~12 .lut_mask = 16'hC800;
defparam \u_display|bcd0[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y33_N31
dffeas \u_display|bcd0[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|bcd0[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd0[3] .is_wysiwyg = "true";
defparam \u_display|bcd0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y32_N28
cycloneive_lcell_comb \u_display|Equal0~0 (
// Equation(s):
// \u_display|Equal0~0_combout  = (\U4|pixel_count [0] & \u_display|current_state [1])

	.dataa(gnd),
	.datab(\U4|pixel_count [0]),
	.datac(gnd),
	.datad(\u_display|current_state [1]),
	.cin(gnd),
	.combout(\u_display|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|Equal0~0 .lut_mask = 16'hCC00;
defparam \u_display|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y33_N3
dffeas \u_display|digit0[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd0 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit0[3] .is_wysiwyg = "true";
defparam \u_display|digit0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y33_N21
dffeas \u_display|digit0[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd0 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit0[2] .is_wysiwyg = "true";
defparam \u_display|digit0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y33_N27
dffeas \u_display|digit0[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd0 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit0[1] .is_wysiwyg = "true";
defparam \u_display|digit0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y33_N1
dffeas \u_display|digit0[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd0 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit0[0] .is_wysiwyg = "true";
defparam \u_display|digit0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N4
cycloneive_lcell_comb \u_display|u_digit0|WideOr6~0 (
// Equation(s):
// \u_display|u_digit0|WideOr6~0_combout  = (\u_display|digit0 [1] & (\u_display|digit0 [3])) # (!\u_display|digit0 [1] & (\u_display|digit0 [2] $ (((!\u_display|digit0 [3] & \u_display|digit0 [0])))))

	.dataa(\u_display|digit0 [3]),
	.datab(\u_display|digit0 [2]),
	.datac(\u_display|digit0 [1]),
	.datad(\u_display|digit0 [0]),
	.cin(gnd),
	.combout(\u_display|u_digit0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|u_digit0|WideOr6~0 .lut_mask = 16'hA9AC;
defparam \u_display|u_digit0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N6
cycloneive_lcell_comb \u_display|u_digit0|WideOr5~0 (
// Equation(s):
// \u_display|u_digit0|WideOr5~0_combout  = (\u_display|digit0 [3] & ((\u_display|digit0 [2]) # ((\u_display|digit0 [1])))) # (!\u_display|digit0 [3] & (\u_display|digit0 [2] & (\u_display|digit0 [1] $ (\u_display|digit0 [0]))))

	.dataa(\u_display|digit0 [3]),
	.datab(\u_display|digit0 [2]),
	.datac(\u_display|digit0 [1]),
	.datad(\u_display|digit0 [0]),
	.cin(gnd),
	.combout(\u_display|u_digit0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|u_digit0|WideOr5~0 .lut_mask = 16'hACE8;
defparam \u_display|u_digit0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N12
cycloneive_lcell_comb \u_display|u_digit0|WideOr4~0 (
// Equation(s):
// \u_display|u_digit0|WideOr4~0_combout  = (\u_display|digit0 [2] & (\u_display|digit0 [3])) # (!\u_display|digit0 [2] & (\u_display|digit0 [1] & ((\u_display|digit0 [3]) # (!\u_display|digit0 [0]))))

	.dataa(\u_display|digit0 [3]),
	.datab(\u_display|digit0 [2]),
	.datac(\u_display|digit0 [1]),
	.datad(\u_display|digit0 [0]),
	.cin(gnd),
	.combout(\u_display|u_digit0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|u_digit0|WideOr4~0 .lut_mask = 16'hA8B8;
defparam \u_display|u_digit0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N0
cycloneive_lcell_comb \u_display|u_digit0|WideOr3~0 (
// Equation(s):
// \u_display|u_digit0|WideOr3~0_combout  = (\u_display|digit0 [1] & ((\u_display|digit0 [3]) # ((\u_display|digit0 [2] & \u_display|digit0 [0])))) # (!\u_display|digit0 [1] & (\u_display|digit0 [2] $ (((\u_display|digit0 [0] & !\u_display|digit0 [3])))))

	.dataa(\u_display|digit0 [1]),
	.datab(\u_display|digit0 [2]),
	.datac(\u_display|digit0 [0]),
	.datad(\u_display|digit0 [3]),
	.cin(gnd),
	.combout(\u_display|u_digit0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|u_digit0|WideOr3~0 .lut_mask = 16'hEE94;
defparam \u_display|u_digit0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N26
cycloneive_lcell_comb \u_display|u_digit0|WideOr2~0 (
// Equation(s):
// \u_display|u_digit0|WideOr2~0_combout  = (\u_display|digit0 [0]) # ((\u_display|digit0 [1] & (\u_display|digit0 [3])) # (!\u_display|digit0 [1] & ((\u_display|digit0 [2]))))

	.dataa(\u_display|digit0 [3]),
	.datab(\u_display|digit0 [2]),
	.datac(\u_display|digit0 [1]),
	.datad(\u_display|digit0 [0]),
	.cin(gnd),
	.combout(\u_display|u_digit0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|u_digit0|WideOr2~0 .lut_mask = 16'hFFAC;
defparam \u_display|u_digit0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N20
cycloneive_lcell_comb \u_display|u_digit0|WideOr1~0 (
// Equation(s):
// \u_display|u_digit0|WideOr1~0_combout  = (\u_display|digit0 [2] & ((\u_display|digit0 [3]) # ((\u_display|digit0 [1] & \u_display|digit0 [0])))) # (!\u_display|digit0 [2] & ((\u_display|digit0 [1]) # ((!\u_display|digit0 [3] & \u_display|digit0 [0]))))

	.dataa(\u_display|digit0 [1]),
	.datab(\u_display|digit0 [3]),
	.datac(\u_display|digit0 [2]),
	.datad(\u_display|digit0 [0]),
	.cin(gnd),
	.combout(\u_display|u_digit0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|u_digit0|WideOr1~0 .lut_mask = 16'hEBCA;
defparam \u_display|u_digit0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N2
cycloneive_lcell_comb \u_display|u_digit0|WideOr0~0 (
// Equation(s):
// \u_display|u_digit0|WideOr0~0_combout  = (\u_display|digit0 [1] & (!\u_display|digit0 [3] & ((!\u_display|digit0 [0]) # (!\u_display|digit0 [2])))) # (!\u_display|digit0 [1] & (\u_display|digit0 [2] $ ((\u_display|digit0 [3]))))

	.dataa(\u_display|digit0 [1]),
	.datab(\u_display|digit0 [2]),
	.datac(\u_display|digit0 [3]),
	.datad(\u_display|digit0 [0]),
	.cin(gnd),
	.combout(\u_display|u_digit0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|u_digit0|WideOr0~0 .lut_mask = 16'h161E;
defparam \u_display|u_digit0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y32_N10
cycloneive_lcell_comb \u_display|bcd1[0]~4 (
// Equation(s):
// \u_display|bcd1[0]~4_combout  = (\U4|pixel_count [0] & ((\u_display|current_state [1] & ((\u_display|bcd0 [3]))) # (!\u_display|current_state [1] & (!\u_display|bcd1 [0])))) # (!\U4|pixel_count [0] & (((\u_display|bcd0 [3]))))

	.dataa(\u_display|bcd1 [0]),
	.datab(\U4|pixel_count [0]),
	.datac(\u_display|bcd0 [3]),
	.datad(\u_display|current_state [1]),
	.cin(gnd),
	.combout(\u_display|bcd1[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd1[0]~4 .lut_mask = 16'hF074;
defparam \u_display|bcd1[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y28_N2
cycloneive_lcell_comb \u_display|bcd1[2]~11 (
// Equation(s):
// \u_display|bcd1[2]~11_combout  = (\u_display|LessThan1~0_combout ) # (((\u_display|bcd1 [3]) # (\u_display|current_state [1])) # (!\U4|pixel_count [0]))

	.dataa(\u_display|LessThan1~0_combout ),
	.datab(\U4|pixel_count [0]),
	.datac(\u_display|bcd1 [3]),
	.datad(\u_display|current_state [1]),
	.cin(gnd),
	.combout(\u_display|bcd1[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd1[2]~11 .lut_mask = 16'hFFFB;
defparam \u_display|bcd1[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y32_N6
cycloneive_lcell_comb \u_display|bcd1[0]~5 (
// Equation(s):
// \u_display|bcd1[0]~5_combout  = (\u_display|bcd1[2]~11_combout  & (\u_display|bcd1[0]~4_combout  & (\u_display|Equal3~0_combout ))) # (!\u_display|bcd1[2]~11_combout  & (((\u_display|bcd1 [0]))))

	.dataa(\u_display|bcd1[0]~4_combout ),
	.datab(\u_display|Equal3~0_combout ),
	.datac(\u_display|bcd1 [0]),
	.datad(\u_display|bcd1[2]~11_combout ),
	.cin(gnd),
	.combout(\u_display|bcd1[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd1[0]~5 .lut_mask = 16'h88F0;
defparam \u_display|bcd1[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y32_N7
dffeas \u_display|bcd1[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|bcd1[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd1[0] .is_wysiwyg = "true";
defparam \u_display|bcd1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y28_N8
cycloneive_lcell_comb \u_display|bcd1[1]~6 (
// Equation(s):
// \u_display|bcd1[1]~6_combout  = \u_display|bcd1 [0] $ (((\U4|pixel_count [0] & (!\u_display|bcd1 [1] & !\u_display|current_state [1]))))

	.dataa(\U4|pixel_count [0]),
	.datab(\u_display|bcd1 [1]),
	.datac(\u_display|bcd1 [0]),
	.datad(\u_display|current_state [1]),
	.cin(gnd),
	.combout(\u_display|bcd1[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd1[1]~6 .lut_mask = 16'hF0D2;
defparam \u_display|bcd1[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y28_N4
cycloneive_lcell_comb \u_display|bcd1[1]~7 (
// Equation(s):
// \u_display|bcd1[1]~7_combout  = (\u_display|bcd1[2]~11_combout  & (\u_display|Equal3~0_combout  & (\u_display|bcd1[1]~6_combout ))) # (!\u_display|bcd1[2]~11_combout  & (((\u_display|bcd1 [1]))))

	.dataa(\u_display|Equal3~0_combout ),
	.datab(\u_display|bcd1[1]~6_combout ),
	.datac(\u_display|bcd1 [1]),
	.datad(\u_display|bcd1[2]~11_combout ),
	.cin(gnd),
	.combout(\u_display|bcd1[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd1[1]~7 .lut_mask = 16'h88F0;
defparam \u_display|bcd1[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y28_N5
dffeas \u_display|bcd1[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|bcd1[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd1[1] .is_wysiwyg = "true";
defparam \u_display|bcd1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y28_N20
cycloneive_lcell_comb \u_display|bcd1[2]~8 (
// Equation(s):
// \u_display|bcd1[2]~8_combout  = (\u_display|Equal0~1_combout  & (((\u_display|bcd1 [1])))) # (!\u_display|Equal0~1_combout  & (\u_display|bcd1 [2] $ (((\u_display|bcd1 [0]) # (\u_display|bcd1 [1])))))

	.dataa(\u_display|bcd1 [2]),
	.datab(\u_display|bcd1 [0]),
	.datac(\u_display|bcd1 [1]),
	.datad(\u_display|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_display|bcd1[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd1[2]~8 .lut_mask = 16'hF056;
defparam \u_display|bcd1[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y28_N12
cycloneive_lcell_comb \u_display|bcd1[2]~9 (
// Equation(s):
// \u_display|bcd1[2]~9_combout  = (\u_display|bcd1[2]~11_combout  & (\u_display|Equal3~0_combout  & (\u_display|bcd1[2]~8_combout ))) # (!\u_display|bcd1[2]~11_combout  & (((\u_display|bcd1 [2]))))

	.dataa(\u_display|Equal3~0_combout ),
	.datab(\u_display|bcd1[2]~8_combout ),
	.datac(\u_display|bcd1 [2]),
	.datad(\u_display|bcd1[2]~11_combout ),
	.cin(gnd),
	.combout(\u_display|bcd1[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd1[2]~9 .lut_mask = 16'h88F0;
defparam \u_display|bcd1[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y28_N13
dffeas \u_display|bcd1[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|bcd1[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd1[2] .is_wysiwyg = "true";
defparam \u_display|bcd1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y28_N30
cycloneive_lcell_comb \u_display|LessThan1~0 (
// Equation(s):
// \u_display|LessThan1~0_combout  = (\u_display|bcd1 [2] & ((\u_display|bcd1 [1]) # (\u_display|bcd1 [0])))

	.dataa(gnd),
	.datab(\u_display|bcd1 [1]),
	.datac(\u_display|bcd1 [0]),
	.datad(\u_display|bcd1 [2]),
	.cin(gnd),
	.combout(\u_display|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|LessThan1~0 .lut_mask = 16'hFC00;
defparam \u_display|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y28_N26
cycloneive_lcell_comb \u_display|bcd1[3]~10 (
// Equation(s):
// \u_display|bcd1[3]~10_combout  = (\u_display|Equal0~1_combout  & (((\u_display|bcd1 [2])))) # (!\u_display|Equal0~1_combout  & (\u_display|LessThan1~0_combout  $ ((\u_display|bcd1 [3]))))

	.dataa(\u_display|LessThan1~0_combout ),
	.datab(\u_display|Equal0~1_combout ),
	.datac(\u_display|bcd1 [3]),
	.datad(\u_display|bcd1 [2]),
	.cin(gnd),
	.combout(\u_display|bcd1[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd1[3]~10 .lut_mask = 16'hDE12;
defparam \u_display|bcd1[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y28_N18
cycloneive_lcell_comb \u_display|bcd1[3]~12 (
// Equation(s):
// \u_display|bcd1[3]~12_combout  = (\u_display|bcd1[3]~10_combout  & (\u_display|bcd1[2]~11_combout  & ((\U4|pixel_count [0]) # (\u_display|current_state [1]))))

	.dataa(\u_display|bcd1[3]~10_combout ),
	.datab(\u_display|bcd1[2]~11_combout ),
	.datac(\U4|pixel_count [0]),
	.datad(\u_display|current_state [1]),
	.cin(gnd),
	.combout(\u_display|bcd1[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd1[3]~12 .lut_mask = 16'h8880;
defparam \u_display|bcd1[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y28_N19
dffeas \u_display|bcd1[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|bcd1[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd1[3] .is_wysiwyg = "true";
defparam \u_display|bcd1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y28_N11
dffeas \u_display|digit1[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit1[3] .is_wysiwyg = "true";
defparam \u_display|digit1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y28_N25
dffeas \u_display|digit1[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit1[0] .is_wysiwyg = "true";
defparam \u_display|digit1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y28_N15
dffeas \u_display|digit1[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit1[1] .is_wysiwyg = "true";
defparam \u_display|digit1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y28_N7
dffeas \u_display|digit1[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit1[2] .is_wysiwyg = "true";
defparam \u_display|digit1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y28_N28
cycloneive_lcell_comb \u_display|u_digit1|WideOr6~0 (
// Equation(s):
// \u_display|u_digit1|WideOr6~0_combout  = (\u_display|digit1 [1] & (\u_display|digit1 [3])) # (!\u_display|digit1 [1] & (\u_display|digit1 [2] $ (((!\u_display|digit1 [3] & \u_display|digit1 [0])))))

	.dataa(\u_display|digit1 [3]),
	.datab(\u_display|digit1 [0]),
	.datac(\u_display|digit1 [1]),
	.datad(\u_display|digit1 [2]),
	.cin(gnd),
	.combout(\u_display|u_digit1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|u_digit1|WideOr6~0 .lut_mask = 16'hABA4;
defparam \u_display|u_digit1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y28_N22
cycloneive_lcell_comb \u_display|u_digit1|WideOr5~0 (
// Equation(s):
// \u_display|u_digit1|WideOr5~0_combout  = (\u_display|digit1 [3] & (((\u_display|digit1 [1]) # (\u_display|digit1 [2])))) # (!\u_display|digit1 [3] & (\u_display|digit1 [2] & (\u_display|digit1 [0] $ (\u_display|digit1 [1]))))

	.dataa(\u_display|digit1 [3]),
	.datab(\u_display|digit1 [0]),
	.datac(\u_display|digit1 [1]),
	.datad(\u_display|digit1 [2]),
	.cin(gnd),
	.combout(\u_display|u_digit1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|u_digit1|WideOr5~0 .lut_mask = 16'hBEA0;
defparam \u_display|u_digit1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y28_N16
cycloneive_lcell_comb \u_display|u_digit1|WideOr4~0 (
// Equation(s):
// \u_display|u_digit1|WideOr4~0_combout  = (\u_display|digit1 [2] & (\u_display|digit1 [3])) # (!\u_display|digit1 [2] & (\u_display|digit1 [1] & ((\u_display|digit1 [3]) # (!\u_display|digit1 [0]))))

	.dataa(\u_display|digit1 [3]),
	.datab(\u_display|digit1 [0]),
	.datac(\u_display|digit1 [1]),
	.datad(\u_display|digit1 [2]),
	.cin(gnd),
	.combout(\u_display|u_digit1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|u_digit1|WideOr4~0 .lut_mask = 16'hAAB0;
defparam \u_display|u_digit1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y28_N24
cycloneive_lcell_comb \u_display|u_digit1|WideOr3~0 (
// Equation(s):
// \u_display|u_digit1|WideOr3~0_combout  = (\u_display|digit1 [1] & ((\u_display|digit1 [3]) # ((\u_display|digit1 [0] & \u_display|digit1 [2])))) # (!\u_display|digit1 [1] & (\u_display|digit1 [2] $ (((!\u_display|digit1 [3] & \u_display|digit1 [0])))))

	.dataa(\u_display|digit1 [3]),
	.datab(\u_display|digit1 [1]),
	.datac(\u_display|digit1 [0]),
	.datad(\u_display|digit1 [2]),
	.cin(gnd),
	.combout(\u_display|u_digit1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|u_digit1|WideOr3~0 .lut_mask = 16'hEB98;
defparam \u_display|u_digit1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y28_N14
cycloneive_lcell_comb \u_display|u_digit1|WideOr2~0 (
// Equation(s):
// \u_display|u_digit1|WideOr2~0_combout  = (\u_display|digit1 [0]) # ((\u_display|digit1 [1] & (\u_display|digit1 [3])) # (!\u_display|digit1 [1] & ((\u_display|digit1 [2]))))

	.dataa(\u_display|digit1 [3]),
	.datab(\u_display|digit1 [0]),
	.datac(\u_display|digit1 [1]),
	.datad(\u_display|digit1 [2]),
	.cin(gnd),
	.combout(\u_display|u_digit1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|u_digit1|WideOr2~0 .lut_mask = 16'hEFEC;
defparam \u_display|u_digit1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y28_N6
cycloneive_lcell_comb \u_display|u_digit1|WideOr1~0 (
// Equation(s):
// \u_display|u_digit1|WideOr1~0_combout  = (\u_display|digit1 [2] & ((\u_display|digit1 [3]) # ((\u_display|digit1 [1] & \u_display|digit1 [0])))) # (!\u_display|digit1 [2] & ((\u_display|digit1 [1]) # ((!\u_display|digit1 [3] & \u_display|digit1 [0]))))

	.dataa(\u_display|digit1 [3]),
	.datab(\u_display|digit1 [1]),
	.datac(\u_display|digit1 [2]),
	.datad(\u_display|digit1 [0]),
	.cin(gnd),
	.combout(\u_display|u_digit1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|u_digit1|WideOr1~0 .lut_mask = 16'hEDAC;
defparam \u_display|u_digit1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y28_N10
cycloneive_lcell_comb \u_display|u_digit1|WideOr0~0 (
// Equation(s):
// \u_display|u_digit1|WideOr0~0_combout  = (\u_display|digit1 [2] & (!\u_display|digit1 [3] & ((!\u_display|digit1 [0]) # (!\u_display|digit1 [1])))) # (!\u_display|digit1 [2] & (\u_display|digit1 [1] $ ((\u_display|digit1 [3]))))

	.dataa(\u_display|digit1 [2]),
	.datab(\u_display|digit1 [1]),
	.datac(\u_display|digit1 [3]),
	.datad(\u_display|digit1 [0]),
	.cin(gnd),
	.combout(\u_display|u_digit1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|u_digit1|WideOr0~0 .lut_mask = 16'h161E;
defparam \u_display|u_digit1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y23_N26
cycloneive_lcell_comb \u_display|bcd2[0]~4 (
// Equation(s):
// \u_display|bcd2[0]~4_combout  = (\U4|pixel_count [0] & ((\u_display|current_state [1] & (\u_display|bcd1 [3])) # (!\u_display|current_state [1] & ((!\u_display|bcd2 [0]))))) # (!\U4|pixel_count [0] & (\u_display|bcd1 [3]))

	.dataa(\u_display|bcd1 [3]),
	.datab(\u_display|bcd2 [0]),
	.datac(\U4|pixel_count [0]),
	.datad(\u_display|current_state [1]),
	.cin(gnd),
	.combout(\u_display|bcd2[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd2[0]~4 .lut_mask = 16'hAA3A;
defparam \u_display|bcd2[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y23_N26
cycloneive_lcell_comb \u_display|bcd2[1]~6 (
// Equation(s):
// \u_display|bcd2[1]~6_combout  = \u_display|bcd2 [0] $ (((!\u_display|current_state [1] & (\U4|pixel_count [0] & !\u_display|bcd2 [1]))))

	.dataa(\u_display|bcd2 [0]),
	.datab(\u_display|current_state [1]),
	.datac(\U4|pixel_count [0]),
	.datad(\u_display|bcd2 [1]),
	.cin(gnd),
	.combout(\u_display|bcd2[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd2[1]~6 .lut_mask = 16'hAA9A;
defparam \u_display|bcd2[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y23_N0
cycloneive_lcell_comb \u_display|bcd2[1]~7 (
// Equation(s):
// \u_display|bcd2[1]~7_combout  = (\u_display|bcd2[2]~11_combout  & (\u_display|bcd2[1]~6_combout  & (\u_display|Equal3~0_combout ))) # (!\u_display|bcd2[2]~11_combout  & (((\u_display|bcd2 [1]))))

	.dataa(\u_display|bcd2[1]~6_combout ),
	.datab(\u_display|Equal3~0_combout ),
	.datac(\u_display|bcd2 [1]),
	.datad(\u_display|bcd2[2]~11_combout ),
	.cin(gnd),
	.combout(\u_display|bcd2[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd2[1]~7 .lut_mask = 16'h88F0;
defparam \u_display|bcd2[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y23_N1
dffeas \u_display|bcd2[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|bcd2[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd2[1] .is_wysiwyg = "true";
defparam \u_display|bcd2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y23_N22
cycloneive_lcell_comb \u_display|bcd2[2]~8 (
// Equation(s):
// \u_display|bcd2[2]~8_combout  = (\u_display|Equal0~1_combout  & (\u_display|bcd2 [1])) # (!\u_display|Equal0~1_combout  & (\u_display|bcd2 [2] $ (((\u_display|bcd2 [1]) # (\u_display|bcd2 [0])))))

	.dataa(\u_display|Equal0~1_combout ),
	.datab(\u_display|bcd2 [1]),
	.datac(\u_display|bcd2 [0]),
	.datad(\u_display|bcd2 [2]),
	.cin(gnd),
	.combout(\u_display|bcd2[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd2[2]~8 .lut_mask = 16'h89DC;
defparam \u_display|bcd2[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y23_N2
cycloneive_lcell_comb \u_display|bcd2[2]~9 (
// Equation(s):
// \u_display|bcd2[2]~9_combout  = (\u_display|bcd2[2]~11_combout  & (\u_display|bcd2[2]~8_combout  & (\u_display|Equal3~0_combout ))) # (!\u_display|bcd2[2]~11_combout  & (((\u_display|bcd2 [2]))))

	.dataa(\u_display|bcd2[2]~8_combout ),
	.datab(\u_display|Equal3~0_combout ),
	.datac(\u_display|bcd2 [2]),
	.datad(\u_display|bcd2[2]~11_combout ),
	.cin(gnd),
	.combout(\u_display|bcd2[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd2[2]~9 .lut_mask = 16'h88F0;
defparam \u_display|bcd2[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y23_N3
dffeas \u_display|bcd2[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|bcd2[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd2[2] .is_wysiwyg = "true";
defparam \u_display|bcd2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y23_N18
cycloneive_lcell_comb \u_display|LessThan2~0 (
// Equation(s):
// \u_display|LessThan2~0_combout  = (\u_display|bcd2 [2] & ((\u_display|bcd2 [1]) # (\u_display|bcd2 [0])))

	.dataa(gnd),
	.datab(\u_display|bcd2 [1]),
	.datac(\u_display|bcd2 [0]),
	.datad(\u_display|bcd2 [2]),
	.cin(gnd),
	.combout(\u_display|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|LessThan2~0 .lut_mask = 16'hFC00;
defparam \u_display|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y23_N10
cycloneive_lcell_comb \u_display|bcd2[3]~10 (
// Equation(s):
// \u_display|bcd2[3]~10_combout  = (\u_display|Equal0~1_combout  & (\u_display|bcd2 [2])) # (!\u_display|Equal0~1_combout  & ((\u_display|bcd2 [3] $ (\u_display|LessThan2~0_combout ))))

	.dataa(\u_display|Equal0~1_combout ),
	.datab(\u_display|bcd2 [2]),
	.datac(\u_display|bcd2 [3]),
	.datad(\u_display|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\u_display|bcd2[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd2[3]~10 .lut_mask = 16'h8DD8;
defparam \u_display|bcd2[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y23_N28
cycloneive_lcell_comb \u_display|bcd2[3]~12 (
// Equation(s):
// \u_display|bcd2[3]~12_combout  = (\u_display|bcd2[3]~10_combout  & (\u_display|bcd2[2]~11_combout  & ((\u_display|current_state [1]) # (\U4|pixel_count [0]))))

	.dataa(\u_display|bcd2[3]~10_combout ),
	.datab(\u_display|current_state [1]),
	.datac(\U4|pixel_count [0]),
	.datad(\u_display|bcd2[2]~11_combout ),
	.cin(gnd),
	.combout(\u_display|bcd2[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd2[3]~12 .lut_mask = 16'hA800;
defparam \u_display|bcd2[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y23_N29
dffeas \u_display|bcd2[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|bcd2[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd2[3] .is_wysiwyg = "true";
defparam \u_display|bcd2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y23_N20
cycloneive_lcell_comb \u_display|bcd2[2]~11 (
// Equation(s):
// \u_display|bcd2[2]~11_combout  = ((\u_display|current_state [1]) # ((\u_display|bcd2 [3]) # (\u_display|LessThan2~0_combout ))) # (!\U4|pixel_count [0])

	.dataa(\U4|pixel_count [0]),
	.datab(\u_display|current_state [1]),
	.datac(\u_display|bcd2 [3]),
	.datad(\u_display|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\u_display|bcd2[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd2[2]~11 .lut_mask = 16'hFFFD;
defparam \u_display|bcd2[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y23_N24
cycloneive_lcell_comb \u_display|bcd2[0]~5 (
// Equation(s):
// \u_display|bcd2[0]~5_combout  = (\u_display|bcd2[2]~11_combout  & (\u_display|bcd2[0]~4_combout  & (\u_display|Equal3~0_combout ))) # (!\u_display|bcd2[2]~11_combout  & (((\u_display|bcd2 [0]))))

	.dataa(\u_display|bcd2[0]~4_combout ),
	.datab(\u_display|Equal3~0_combout ),
	.datac(\u_display|bcd2 [0]),
	.datad(\u_display|bcd2[2]~11_combout ),
	.cin(gnd),
	.combout(\u_display|bcd2[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd2[0]~5 .lut_mask = 16'h88F0;
defparam \u_display|bcd2[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y23_N25
dffeas \u_display|bcd2[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|bcd2[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd2[0] .is_wysiwyg = "true";
defparam \u_display|bcd2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y23_N13
dffeas \u_display|digit2[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit2[0] .is_wysiwyg = "true";
defparam \u_display|digit2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y23_N15
dffeas \u_display|digit2[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit2[3] .is_wysiwyg = "true";
defparam \u_display|digit2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y23_N31
dffeas \u_display|digit2[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit2[1] .is_wysiwyg = "true";
defparam \u_display|digit2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y23_N17
dffeas \u_display|digit2[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_display|bcd2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit2[2] .is_wysiwyg = "true";
defparam \u_display|digit2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y23_N6
cycloneive_lcell_comb \u_display|u_digit2|WideOr6~0 (
// Equation(s):
// \u_display|u_digit2|WideOr6~0_combout  = (\u_display|digit2 [1] & (((\u_display|digit2 [3])))) # (!\u_display|digit2 [1] & (\u_display|digit2 [2] $ (((\u_display|digit2 [0] & !\u_display|digit2 [3])))))

	.dataa(\u_display|digit2 [0]),
	.datab(\u_display|digit2 [3]),
	.datac(\u_display|digit2 [1]),
	.datad(\u_display|digit2 [2]),
	.cin(gnd),
	.combout(\u_display|u_digit2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|u_digit2|WideOr6~0 .lut_mask = 16'hCDC2;
defparam \u_display|u_digit2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y23_N8
cycloneive_lcell_comb \u_display|u_digit2|WideOr5~0 (
// Equation(s):
// \u_display|u_digit2|WideOr5~0_combout  = (\u_display|digit2 [3] & (((\u_display|digit2 [1]) # (\u_display|digit2 [2])))) # (!\u_display|digit2 [3] & (\u_display|digit2 [2] & (\u_display|digit2 [0] $ (\u_display|digit2 [1]))))

	.dataa(\u_display|digit2 [0]),
	.datab(\u_display|digit2 [3]),
	.datac(\u_display|digit2 [1]),
	.datad(\u_display|digit2 [2]),
	.cin(gnd),
	.combout(\u_display|u_digit2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|u_digit2|WideOr5~0 .lut_mask = 16'hDEC0;
defparam \u_display|u_digit2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y23_N24
cycloneive_lcell_comb \u_display|u_digit2|WideOr4~0 (
// Equation(s):
// \u_display|u_digit2|WideOr4~0_combout  = (\u_display|digit2 [2] & (((\u_display|digit2 [3])))) # (!\u_display|digit2 [2] & (\u_display|digit2 [1] & ((\u_display|digit2 [3]) # (!\u_display|digit2 [0]))))

	.dataa(\u_display|digit2 [0]),
	.datab(\u_display|digit2 [3]),
	.datac(\u_display|digit2 [1]),
	.datad(\u_display|digit2 [2]),
	.cin(gnd),
	.combout(\u_display|u_digit2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|u_digit2|WideOr4~0 .lut_mask = 16'hCCD0;
defparam \u_display|u_digit2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y23_N4
cycloneive_lcell_comb \u_display|u_digit2|WideOr3~0 (
// Equation(s):
// \u_display|u_digit2|WideOr3~0_combout  = (\u_display|digit2 [1] & ((\u_display|digit2 [3]) # ((\u_display|digit2 [0] & \u_display|digit2 [2])))) # (!\u_display|digit2 [1] & (\u_display|digit2 [2] $ (((\u_display|digit2 [0] & !\u_display|digit2 [3])))))

	.dataa(\u_display|digit2 [0]),
	.datab(\u_display|digit2 [3]),
	.datac(\u_display|digit2 [1]),
	.datad(\u_display|digit2 [2]),
	.cin(gnd),
	.combout(\u_display|u_digit2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|u_digit2|WideOr3~0 .lut_mask = 16'hEDC2;
defparam \u_display|u_digit2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y23_N30
cycloneive_lcell_comb \u_display|u_digit2|WideOr2~0 (
// Equation(s):
// \u_display|u_digit2|WideOr2~0_combout  = (\u_display|digit2 [0]) # ((\u_display|digit2 [1] & (\u_display|digit2 [3])) # (!\u_display|digit2 [1] & ((\u_display|digit2 [2]))))

	.dataa(\u_display|digit2 [0]),
	.datab(\u_display|digit2 [3]),
	.datac(\u_display|digit2 [1]),
	.datad(\u_display|digit2 [2]),
	.cin(gnd),
	.combout(\u_display|u_digit2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|u_digit2|WideOr2~0 .lut_mask = 16'hEFEA;
defparam \u_display|u_digit2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y23_N16
cycloneive_lcell_comb \u_display|u_digit2|WideOr1~0 (
// Equation(s):
// \u_display|u_digit2|WideOr1~0_combout  = (\u_display|digit2 [2] & ((\u_display|digit2 [3]) # ((\u_display|digit2 [1] & \u_display|digit2 [0])))) # (!\u_display|digit2 [2] & ((\u_display|digit2 [1]) # ((!\u_display|digit2 [3] & \u_display|digit2 [0]))))

	.dataa(\u_display|digit2 [1]),
	.datab(\u_display|digit2 [3]),
	.datac(\u_display|digit2 [2]),
	.datad(\u_display|digit2 [0]),
	.cin(gnd),
	.combout(\u_display|u_digit2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|u_digit2|WideOr1~0 .lut_mask = 16'hEBCA;
defparam \u_display|u_digit2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y23_N14
cycloneive_lcell_comb \u_display|u_digit2|WideOr0~0 (
// Equation(s):
// \u_display|u_digit2|WideOr0~0_combout  = (\u_display|digit2 [1] & (!\u_display|digit2 [3] & ((!\u_display|digit2 [0]) # (!\u_display|digit2 [2])))) # (!\u_display|digit2 [1] & (\u_display|digit2 [2] $ ((\u_display|digit2 [3]))))

	.dataa(\u_display|digit2 [1]),
	.datab(\u_display|digit2 [2]),
	.datac(\u_display|digit2 [3]),
	.datad(\u_display|digit2 [0]),
	.cin(gnd),
	.combout(\u_display|u_digit2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|u_digit2|WideOr0~0 .lut_mask = 16'h161E;
defparam \u_display|u_digit2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y23_N28
cycloneive_lcell_comb \u_display|bcd3[0]~4 (
// Equation(s):
// \u_display|bcd3[0]~4_combout  = (\u_display|current_state [1] & (((\u_display|bcd2 [3])))) # (!\u_display|current_state [1] & ((\U4|pixel_count [0] & (!\u_display|bcd3 [0])) # (!\U4|pixel_count [0] & ((\u_display|bcd2 [3])))))

	.dataa(\u_display|bcd3 [0]),
	.datab(\u_display|current_state [1]),
	.datac(\U4|pixel_count [0]),
	.datad(\u_display|bcd2 [3]),
	.cin(gnd),
	.combout(\u_display|bcd3[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd3[0]~4 .lut_mask = 16'hDF10;
defparam \u_display|bcd3[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y23_N6
cycloneive_lcell_comb \u_display|bcd3[0]~5 (
// Equation(s):
// \u_display|bcd3[0]~5_combout  = (\u_display|bcd3[0]~11_combout  & (\u_display|Equal3~0_combout  & ((\u_display|bcd3[0]~4_combout )))) # (!\u_display|bcd3[0]~11_combout  & (((\u_display|bcd3 [0]))))

	.dataa(\u_display|bcd3[0]~11_combout ),
	.datab(\u_display|Equal3~0_combout ),
	.datac(\u_display|bcd3 [0]),
	.datad(\u_display|bcd3[0]~4_combout ),
	.cin(gnd),
	.combout(\u_display|bcd3[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd3[0]~5 .lut_mask = 16'hD850;
defparam \u_display|bcd3[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y23_N7
dffeas \u_display|bcd3[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|bcd3[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd3[0] .is_wysiwyg = "true";
defparam \u_display|bcd3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y23_N20
cycloneive_lcell_comb \u_display|bcd3[1]~6 (
// Equation(s):
// \u_display|bcd3[1]~6_combout  = \u_display|bcd3 [0] $ (((!\u_display|bcd3 [1] & (\U4|pixel_count [0] & !\u_display|current_state [1]))))

	.dataa(\u_display|bcd3 [0]),
	.datab(\u_display|bcd3 [1]),
	.datac(\U4|pixel_count [0]),
	.datad(\u_display|current_state [1]),
	.cin(gnd),
	.combout(\u_display|bcd3[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd3[1]~6 .lut_mask = 16'hAA9A;
defparam \u_display|bcd3[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y23_N16
cycloneive_lcell_comb \u_display|bcd3[1]~7 (
// Equation(s):
// \u_display|bcd3[1]~7_combout  = (\u_display|bcd3[0]~11_combout  & (\u_display|Equal3~0_combout  & ((\u_display|bcd3[1]~6_combout )))) # (!\u_display|bcd3[0]~11_combout  & (((\u_display|bcd3 [1]))))

	.dataa(\u_display|bcd3[0]~11_combout ),
	.datab(\u_display|Equal3~0_combout ),
	.datac(\u_display|bcd3 [1]),
	.datad(\u_display|bcd3[1]~6_combout ),
	.cin(gnd),
	.combout(\u_display|bcd3[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd3[1]~7 .lut_mask = 16'hD850;
defparam \u_display|bcd3[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y23_N17
dffeas \u_display|bcd3[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|bcd3[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd3[1] .is_wysiwyg = "true";
defparam \u_display|bcd3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y23_N2
cycloneive_lcell_comb \u_display|bcd3[2]~8 (
// Equation(s):
// \u_display|bcd3[2]~8_combout  = (\u_display|Equal0~1_combout  & (((\u_display|bcd3 [1])))) # (!\u_display|Equal0~1_combout  & (\u_display|bcd3 [2] $ (((\u_display|bcd3 [0]) # (\u_display|bcd3 [1])))))

	.dataa(\u_display|bcd3 [0]),
	.datab(\u_display|bcd3 [1]),
	.datac(\u_display|Equal0~1_combout ),
	.datad(\u_display|bcd3 [2]),
	.cin(gnd),
	.combout(\u_display|bcd3[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd3[2]~8 .lut_mask = 16'hC1CE;
defparam \u_display|bcd3[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y23_N18
cycloneive_lcell_comb \u_display|bcd3[2]~9 (
// Equation(s):
// \u_display|bcd3[2]~9_combout  = (\u_display|bcd3[0]~11_combout  & (\u_display|Equal3~0_combout  & ((\u_display|bcd3[2]~8_combout )))) # (!\u_display|bcd3[0]~11_combout  & (((\u_display|bcd3 [2]))))

	.dataa(\u_display|bcd3[0]~11_combout ),
	.datab(\u_display|Equal3~0_combout ),
	.datac(\u_display|bcd3 [2]),
	.datad(\u_display|bcd3[2]~8_combout ),
	.cin(gnd),
	.combout(\u_display|bcd3[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd3[2]~9 .lut_mask = 16'hD850;
defparam \u_display|bcd3[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y23_N19
dffeas \u_display|bcd3[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|bcd3[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd3[2] .is_wysiwyg = "true";
defparam \u_display|bcd3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y23_N10
cycloneive_lcell_comb \u_display|LessThan3~0 (
// Equation(s):
// \u_display|LessThan3~0_combout  = (\u_display|bcd3 [2] & ((\u_display|bcd3 [0]) # (\u_display|bcd3 [1])))

	.dataa(\u_display|bcd3 [0]),
	.datab(\u_display|bcd3 [2]),
	.datac(gnd),
	.datad(\u_display|bcd3 [1]),
	.cin(gnd),
	.combout(\u_display|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|LessThan3~0 .lut_mask = 16'hCC88;
defparam \u_display|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y23_N22
cycloneive_lcell_comb \u_display|bcd3[0]~11 (
// Equation(s):
// \u_display|bcd3[0]~11_combout  = (\u_display|LessThan3~0_combout ) # ((\u_display|bcd3 [3]) # ((\u_display|current_state [1]) # (!\U4|pixel_count [0])))

	.dataa(\u_display|LessThan3~0_combout ),
	.datab(\u_display|bcd3 [3]),
	.datac(\U4|pixel_count [0]),
	.datad(\u_display|current_state [1]),
	.cin(gnd),
	.combout(\u_display|bcd3[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd3[0]~11 .lut_mask = 16'hFFEF;
defparam \u_display|bcd3[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y23_N12
cycloneive_lcell_comb \u_display|bcd3[3]~10 (
// Equation(s):
// \u_display|bcd3[3]~10_combout  = (\u_display|Equal0~1_combout  & (((\u_display|bcd3 [2])))) # (!\u_display|Equal0~1_combout  & (\u_display|LessThan3~0_combout  $ ((\u_display|bcd3 [3]))))

	.dataa(\u_display|LessThan3~0_combout ),
	.datab(\u_display|Equal0~1_combout ),
	.datac(\u_display|bcd3 [3]),
	.datad(\u_display|bcd3 [2]),
	.cin(gnd),
	.combout(\u_display|bcd3[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd3[3]~10 .lut_mask = 16'hDE12;
defparam \u_display|bcd3[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y23_N4
cycloneive_lcell_comb \u_display|bcd3[3]~12 (
// Equation(s):
// \u_display|bcd3[3]~12_combout  = (\u_display|bcd3[0]~11_combout  & (\u_display|bcd3[3]~10_combout  & ((\U4|pixel_count [0]) # (\u_display|current_state [1]))))

	.dataa(\U4|pixel_count [0]),
	.datab(\u_display|current_state [1]),
	.datac(\u_display|bcd3[0]~11_combout ),
	.datad(\u_display|bcd3[3]~10_combout ),
	.cin(gnd),
	.combout(\u_display|bcd3[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|bcd3[3]~12 .lut_mask = 16'hE000;
defparam \u_display|bcd3[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y23_N5
dffeas \u_display|bcd3[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|bcd3[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|bcd3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|bcd3[3] .is_wysiwyg = "true";
defparam \u_display|bcd3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y20_N10
cycloneive_lcell_comb \u_display|digit3[3]~feeder (
// Equation(s):
// \u_display|digit3[3]~feeder_combout  = \u_display|bcd3 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_display|bcd3 [3]),
	.cin(gnd),
	.combout(\u_display|digit3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|digit3[3]~feeder .lut_mask = 16'hFF00;
defparam \u_display|digit3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y20_N11
dffeas \u_display|digit3[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|digit3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit3[3] .is_wysiwyg = "true";
defparam \u_display|digit3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y20_N16
cycloneive_lcell_comb \u_display|digit3[2]~feeder (
// Equation(s):
// \u_display|digit3[2]~feeder_combout  = \u_display|bcd3 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_display|bcd3 [2]),
	.cin(gnd),
	.combout(\u_display|digit3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|digit3[2]~feeder .lut_mask = 16'hFF00;
defparam \u_display|digit3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y20_N17
dffeas \u_display|digit3[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|digit3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit3[2] .is_wysiwyg = "true";
defparam \u_display|digit3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y20_N30
cycloneive_lcell_comb \u_display|digit3[1]~feeder (
// Equation(s):
// \u_display|digit3[1]~feeder_combout  = \u_display|bcd3 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_display|bcd3 [1]),
	.cin(gnd),
	.combout(\u_display|digit3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|digit3[1]~feeder .lut_mask = 16'hFF00;
defparam \u_display|digit3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y20_N31
dffeas \u_display|digit3[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|digit3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit3[1] .is_wysiwyg = "true";
defparam \u_display|digit3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y20_N28
cycloneive_lcell_comb \u_display|digit3[0]~feeder (
// Equation(s):
// \u_display|digit3[0]~feeder_combout  = \u_display|bcd3 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_display|bcd3 [0]),
	.cin(gnd),
	.combout(\u_display|digit3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|digit3[0]~feeder .lut_mask = 16'hFF00;
defparam \u_display|digit3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y20_N29
dffeas \u_display|digit3[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_display|digit3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_display|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_display|digit3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_display|digit3[0] .is_wysiwyg = "true";
defparam \u_display|digit3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y20_N0
cycloneive_lcell_comb \u_display|u_digit3|WideOr6~0 (
// Equation(s):
// \u_display|u_digit3|WideOr6~0_combout  = (\u_display|digit3 [1] & (\u_display|digit3 [3])) # (!\u_display|digit3 [1] & (\u_display|digit3 [2] $ (((!\u_display|digit3 [3] & \u_display|digit3 [0])))))

	.dataa(\u_display|digit3 [3]),
	.datab(\u_display|digit3 [2]),
	.datac(\u_display|digit3 [1]),
	.datad(\u_display|digit3 [0]),
	.cin(gnd),
	.combout(\u_display|u_digit3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|u_digit3|WideOr6~0 .lut_mask = 16'hA9AC;
defparam \u_display|u_digit3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y20_N26
cycloneive_lcell_comb \u_display|u_digit3|WideOr5~0 (
// Equation(s):
// \u_display|u_digit3|WideOr5~0_combout  = (\u_display|digit3 [3] & ((\u_display|digit3 [2]) # ((\u_display|digit3 [1])))) # (!\u_display|digit3 [3] & (\u_display|digit3 [2] & (\u_display|digit3 [1] $ (\u_display|digit3 [0]))))

	.dataa(\u_display|digit3 [3]),
	.datab(\u_display|digit3 [2]),
	.datac(\u_display|digit3 [1]),
	.datad(\u_display|digit3 [0]),
	.cin(gnd),
	.combout(\u_display|u_digit3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|u_digit3|WideOr5~0 .lut_mask = 16'hACE8;
defparam \u_display|u_digit3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y20_N4
cycloneive_lcell_comb \u_display|u_digit3|WideOr4~0 (
// Equation(s):
// \u_display|u_digit3|WideOr4~0_combout  = (\u_display|digit3 [2] & (\u_display|digit3 [3])) # (!\u_display|digit3 [2] & (\u_display|digit3 [1] & ((\u_display|digit3 [3]) # (!\u_display|digit3 [0]))))

	.dataa(\u_display|digit3 [3]),
	.datab(\u_display|digit3 [2]),
	.datac(\u_display|digit3 [1]),
	.datad(\u_display|digit3 [0]),
	.cin(gnd),
	.combout(\u_display|u_digit3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|u_digit3|WideOr4~0 .lut_mask = 16'hA8B8;
defparam \u_display|u_digit3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y20_N6
cycloneive_lcell_comb \u_display|u_digit3|WideOr3~0 (
// Equation(s):
// \u_display|u_digit3|WideOr3~0_combout  = (\u_display|digit3 [1] & ((\u_display|digit3 [3]) # ((\u_display|digit3 [2] & \u_display|digit3 [0])))) # (!\u_display|digit3 [1] & (\u_display|digit3 [2] $ (((!\u_display|digit3 [3] & \u_display|digit3 [0])))))

	.dataa(\u_display|digit3 [3]),
	.datab(\u_display|digit3 [2]),
	.datac(\u_display|digit3 [1]),
	.datad(\u_display|digit3 [0]),
	.cin(gnd),
	.combout(\u_display|u_digit3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|u_digit3|WideOr3~0 .lut_mask = 16'hE9AC;
defparam \u_display|u_digit3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y20_N24
cycloneive_lcell_comb \u_display|u_digit3|WideOr2~0 (
// Equation(s):
// \u_display|u_digit3|WideOr2~0_combout  = (\u_display|digit3 [0]) # ((\u_display|digit3 [1] & (\u_display|digit3 [3])) # (!\u_display|digit3 [1] & ((\u_display|digit3 [2]))))

	.dataa(\u_display|digit3 [3]),
	.datab(\u_display|digit3 [2]),
	.datac(\u_display|digit3 [1]),
	.datad(\u_display|digit3 [0]),
	.cin(gnd),
	.combout(\u_display|u_digit3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|u_digit3|WideOr2~0 .lut_mask = 16'hFFAC;
defparam \u_display|u_digit3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y20_N18
cycloneive_lcell_comb \u_display|u_digit3|WideOr1~0 (
// Equation(s):
// \u_display|u_digit3|WideOr1~0_combout  = (\u_display|digit3 [2] & ((\u_display|digit3 [3]) # ((\u_display|digit3 [1] & \u_display|digit3 [0])))) # (!\u_display|digit3 [2] & ((\u_display|digit3 [1]) # ((!\u_display|digit3 [3] & \u_display|digit3 [0]))))

	.dataa(\u_display|digit3 [3]),
	.datab(\u_display|digit3 [2]),
	.datac(\u_display|digit3 [1]),
	.datad(\u_display|digit3 [0]),
	.cin(gnd),
	.combout(\u_display|u_digit3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|u_digit3|WideOr1~0 .lut_mask = 16'hF9B8;
defparam \u_display|u_digit3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y20_N12
cycloneive_lcell_comb \u_display|u_digit3|WideOr0~0 (
// Equation(s):
// \u_display|u_digit3|WideOr0~0_combout  = (\u_display|digit3 [2] & (!\u_display|digit3 [3] & ((!\u_display|digit3 [0]) # (!\u_display|digit3 [1])))) # (!\u_display|digit3 [2] & (\u_display|digit3 [3] $ ((\u_display|digit3 [1]))))

	.dataa(\u_display|digit3 [3]),
	.datab(\u_display|digit3 [2]),
	.datac(\u_display|digit3 [1]),
	.datad(\u_display|digit3 [0]),
	.cin(gnd),
	.combout(\u_display|u_digit3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_display|u_digit3|WideOr0~0 .lut_mask = 16'h1656;
defparam \u_display|u_digit3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N15
cycloneive_io_ibuf \OV7670_SIOD~input (
	.i(OV7670_SIOD),
	.ibar(gnd),
	.o(\OV7670_SIOD~input_o ));
// synopsys translate_off
defparam \OV7670_SIOD~input .bus_hold = "false";
defparam \OV7670_SIOD~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
