module TIMERS
(
	input wire			  								CLK,
	
	input  wire												TIMER1_EN;
	input  wire			  								TIMER1_WE,
	
		input  wire											TIMER2_EN;
	input  wire			  								TIMER2_WE,
	
	input  wire	[7:0] 								TIMERS_DATA,
);



endmodule 