/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect -40 208 128 224)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "SW[17..13]" (rect 5 0 61 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect -112 224 -40 248))
)
(pin
	(input)
	(rect 0 272 168 288)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "SW[12..8]" (rect 5 0 52 17)(font "Intel Clear" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect -72 288 0 312))
)
(pin
	(output)
	(rect 456 336 632 352)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "LEDG[3..0]" (rect 90 0 145 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 632 352 696 376))
)
(symbol
	(rect 192 200 384 312)
	(text "CmpN" (rect 5 0 36 12)(font "Arial" ))
	(text "inst" (rect 8 96 25 108)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "input0[n-1..0]" (rect 0 0 64 12)(font "Arial" ))
		(text "input0[n-1..0]" (rect 21 27 85 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "input1[n-1..0]" (rect 0 0 64 12)(font "Arial" ))
		(text "input1[n-1..0]" (rect 21 43 85 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 192 32)
		(output)
		(text "equal" (rect 0 0 25 12)(font "Arial" ))
		(text "equal" (rect 150 27 175 39)(font "Arial" ))
		(line (pt 192 32)(pt 176 32))
	)
	(port
		(pt 192 48)
		(output)
		(text "notEqual" (rect 0 0 42 12)(font "Arial" ))
		(text "notEqual" (rect 136 43 178 55)(font "Arial" ))
		(line (pt 192 48)(pt 176 48))
	)
	(port
		(pt 192 64)
		(output)
		(text "ltSigned" (rect 0 0 38 12)(font "Arial" ))
		(text "ltSigned" (rect 139 59 177 71)(font "Arial" ))
		(line (pt 192 64)(pt 176 64))
	)
	(port
		(pt 192 80)
		(output)
		(text "ltUnsigned" (rect 0 0 51 12)(font "Arial" ))
		(text "ltUnsigned" (rect 128 75 179 87)(font "Arial" ))
		(line (pt 192 80)(pt 176 80))
	)
	(parameter
		"N"
		"5"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 176 96))
	)
	(annotation_block (parameter)(rect 376 144 545 182))
)
(connector
	(pt 408 232)
	(pt 408 248)
	(bus)
)
(connector
	(pt 408 248)
	(pt 408 264)
	(bus)
)
(connector
	(pt 408 264)
	(pt 408 280)
	(bus)
)
(connector
	(pt 408 280)
	(pt 456 280)
	(bus)
)
(connector
	(pt 456 280)
	(pt 456 344)
	(bus)
)
(connector
	(pt 184 232)
	(pt 184 216)
	(bus)
)
(connector
	(pt 192 232)
	(pt 184 232)
	(bus)
)
(connector
	(pt 184 216)
	(pt 128 216)
	(bus)
)
(connector
	(pt 184 248)
	(pt 184 280)
	(bus)
)
(connector
	(pt 192 248)
	(pt 184 248)
	(bus)
)
(connector
	(pt 184 280)
	(pt 168 280)
	(bus)
)
(connector
	(pt 376 232)
	(pt 384 232)
)
(connector
	(text "LEDG[0]" (rect 376 216 414 233)(font "Intel Clear" ))
	(pt 384 232)
	(pt 408 232)
)
(connector
	(pt 376 248)
	(pt 384 248)
)
(connector
	(text "LEDG[1]" (rect 376 232 414 249)(font "Intel Clear" ))
	(pt 384 248)
	(pt 408 248)
)
(connector
	(pt 376 264)
	(pt 384 264)
)
(connector
	(text "LEDG[2]" (rect 376 248 414 265)(font "Intel Clear" ))
	(pt 384 264)
	(pt 408 264)
)
(connector
	(pt 376 280)
	(pt 384 280)
)
(connector
	(text "LEDG[3]" (rect 376 264 414 281)(font "Intel Clear" ))
	(pt 384 280)
	(pt 408 280)
)
(junction (pt 408 248))
(junction (pt 408 264))
(junction (pt 408 280))
(junction (pt 384 232))
(junction (pt 384 248))
(junction (pt 384 264))
(junction (pt 384 280))
