<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>dft</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>346901</Best-caseLatency>
            <Average-caseLatency>346901</Average-caseLatency>
            <Worst-caseLatency>346901</Worst-caseLatency>
            <Best-caseRealTimeLatency>3.469 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>3.469 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>3.469 ms</Worst-caseRealTimeLatency>
            <Interval-min>346902</Interval-min>
            <Interval-max>346902</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_59_1>
                <Slack>7.30</Slack>
                <TripCount>256</TripCount>
                <Latency>346900</Latency>
                <AbsoluteTimeLatency>3469000</AbsoluteTimeLatency>
                <DataflowPipelineThroughput>1354</DataflowPipelineThroughput>
                <InstanceList/>
            </VITIS_LOOP_59_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>26</BRAM_18K>
            <DSP>34</DSP>
            <FF>5009</FF>
            <LUT>6871</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>real_in_0_address0</name>
            <Object>real_in_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_0_ce0</name>
            <Object>real_in_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_0_d0</name>
            <Object>real_in_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_0_q0</name>
            <Object>real_in_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_0_we0</name>
            <Object>real_in_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_0_address1</name>
            <Object>real_in_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_0_ce1</name>
            <Object>real_in_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_0_d1</name>
            <Object>real_in_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_0_q1</name>
            <Object>real_in_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_0_we1</name>
            <Object>real_in_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_1_address0</name>
            <Object>real_in_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_1_ce0</name>
            <Object>real_in_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_1_d0</name>
            <Object>real_in_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_1_q0</name>
            <Object>real_in_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_1_we0</name>
            <Object>real_in_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_1_address1</name>
            <Object>real_in_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_1_ce1</name>
            <Object>real_in_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_1_d1</name>
            <Object>real_in_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_1_q1</name>
            <Object>real_in_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_1_we1</name>
            <Object>real_in_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_2_address0</name>
            <Object>real_in_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_2_ce0</name>
            <Object>real_in_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_2_d0</name>
            <Object>real_in_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_2_q0</name>
            <Object>real_in_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_2_we0</name>
            <Object>real_in_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_2_address1</name>
            <Object>real_in_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_2_ce1</name>
            <Object>real_in_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_2_d1</name>
            <Object>real_in_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_2_q1</name>
            <Object>real_in_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_2_we1</name>
            <Object>real_in_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_3_address0</name>
            <Object>real_in_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_3_ce0</name>
            <Object>real_in_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_3_d0</name>
            <Object>real_in_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_3_q0</name>
            <Object>real_in_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_3_we0</name>
            <Object>real_in_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_3_address1</name>
            <Object>real_in_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_3_ce1</name>
            <Object>real_in_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_3_d1</name>
            <Object>real_in_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_3_q1</name>
            <Object>real_in_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_3_we1</name>
            <Object>real_in_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_0_address0</name>
            <Object>imag_in_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_0_ce0</name>
            <Object>imag_in_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_0_d0</name>
            <Object>imag_in_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_0_q0</name>
            <Object>imag_in_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_0_we0</name>
            <Object>imag_in_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_0_address1</name>
            <Object>imag_in_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_0_ce1</name>
            <Object>imag_in_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_0_d1</name>
            <Object>imag_in_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_0_q1</name>
            <Object>imag_in_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_0_we1</name>
            <Object>imag_in_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_1_address0</name>
            <Object>imag_in_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_1_ce0</name>
            <Object>imag_in_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_1_d0</name>
            <Object>imag_in_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_1_q0</name>
            <Object>imag_in_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_1_we0</name>
            <Object>imag_in_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_1_address1</name>
            <Object>imag_in_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_1_ce1</name>
            <Object>imag_in_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_1_d1</name>
            <Object>imag_in_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_1_q1</name>
            <Object>imag_in_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_1_we1</name>
            <Object>imag_in_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_2_address0</name>
            <Object>imag_in_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_2_ce0</name>
            <Object>imag_in_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_2_d0</name>
            <Object>imag_in_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_2_q0</name>
            <Object>imag_in_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_2_we0</name>
            <Object>imag_in_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_2_address1</name>
            <Object>imag_in_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_2_ce1</name>
            <Object>imag_in_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_2_d1</name>
            <Object>imag_in_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_2_q1</name>
            <Object>imag_in_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_2_we1</name>
            <Object>imag_in_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_3_address0</name>
            <Object>imag_in_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_3_ce0</name>
            <Object>imag_in_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_3_d0</name>
            <Object>imag_in_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_3_q0</name>
            <Object>imag_in_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_3_we0</name>
            <Object>imag_in_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_3_address1</name>
            <Object>imag_in_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_3_ce1</name>
            <Object>imag_in_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_3_d1</name>
            <Object>imag_in_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_3_q1</name>
            <Object>imag_in_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_3_we1</name>
            <Object>imag_in_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_0_address0</name>
            <Object>real_out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_0_ce0</name>
            <Object>real_out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_0_d0</name>
            <Object>real_out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_0_q0</name>
            <Object>real_out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_0_we0</name>
            <Object>real_out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_0_address1</name>
            <Object>real_out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_0_ce1</name>
            <Object>real_out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_0_d1</name>
            <Object>real_out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_0_q1</name>
            <Object>real_out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_0_we1</name>
            <Object>real_out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_1_address0</name>
            <Object>real_out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_1_ce0</name>
            <Object>real_out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_1_d0</name>
            <Object>real_out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_1_q0</name>
            <Object>real_out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_1_we0</name>
            <Object>real_out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_1_address1</name>
            <Object>real_out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_1_ce1</name>
            <Object>real_out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_1_d1</name>
            <Object>real_out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_1_q1</name>
            <Object>real_out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_1_we1</name>
            <Object>real_out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_2_address0</name>
            <Object>real_out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_2_ce0</name>
            <Object>real_out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_2_d0</name>
            <Object>real_out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_2_q0</name>
            <Object>real_out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_2_we0</name>
            <Object>real_out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_2_address1</name>
            <Object>real_out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_2_ce1</name>
            <Object>real_out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_2_d1</name>
            <Object>real_out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_2_q1</name>
            <Object>real_out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_2_we1</name>
            <Object>real_out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_3_address0</name>
            <Object>real_out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_3_ce0</name>
            <Object>real_out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_3_d0</name>
            <Object>real_out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_3_q0</name>
            <Object>real_out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_3_we0</name>
            <Object>real_out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_3_address1</name>
            <Object>real_out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_3_ce1</name>
            <Object>real_out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_3_d1</name>
            <Object>real_out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_3_q1</name>
            <Object>real_out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_3_we1</name>
            <Object>real_out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_0_address0</name>
            <Object>imag_out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_0_ce0</name>
            <Object>imag_out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_0_d0</name>
            <Object>imag_out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_0_q0</name>
            <Object>imag_out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_0_we0</name>
            <Object>imag_out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_0_address1</name>
            <Object>imag_out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_0_ce1</name>
            <Object>imag_out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_0_d1</name>
            <Object>imag_out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_0_q1</name>
            <Object>imag_out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_0_we1</name>
            <Object>imag_out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_1_address0</name>
            <Object>imag_out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_1_ce0</name>
            <Object>imag_out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_1_d0</name>
            <Object>imag_out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_1_q0</name>
            <Object>imag_out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_1_we0</name>
            <Object>imag_out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_1_address1</name>
            <Object>imag_out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_1_ce1</name>
            <Object>imag_out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_1_d1</name>
            <Object>imag_out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_1_q1</name>
            <Object>imag_out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_1_we1</name>
            <Object>imag_out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_2_address0</name>
            <Object>imag_out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_2_ce0</name>
            <Object>imag_out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_2_d0</name>
            <Object>imag_out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_2_q0</name>
            <Object>imag_out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_2_we0</name>
            <Object>imag_out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_2_address1</name>
            <Object>imag_out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_2_ce1</name>
            <Object>imag_out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_2_d1</name>
            <Object>imag_out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_2_q1</name>
            <Object>imag_out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_2_we1</name>
            <Object>imag_out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_3_address0</name>
            <Object>imag_out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_3_ce0</name>
            <Object>imag_out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_3_d0</name>
            <Object>imag_out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_3_q0</name>
            <Object>imag_out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_3_we0</name>
            <Object>imag_out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_3_address1</name>
            <Object>imag_out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_3_ce1</name>
            <Object>imag_out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_3_d1</name>
            <Object>imag_out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_3_q1</name>
            <Object>imag_out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_3_we1</name>
            <Object>imag_out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>dft</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>dataflow_in_loop_VITIS_LOOP_59_1_U0</InstName>
                    <ModuleName>dataflow_in_loop_VITIS_LOOP_59_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>96</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>Loop1_U0</InstName>
                            <ModuleName>Loop1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>104</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_Loop1_Pipeline_VITIS_LOOP_7_1_fu_36</InstName>
                                    <ModuleName>Loop1_Pipeline_VITIS_LOOP_7_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>mul_8s_8s_8_1_1_U1 add_ln10_fu_458_p2 add_ln10_1_fu_484_p2 add_ln10_2_fu_507_p2 add_ln7_fu_522_p2 p_ZL22cos_coefficients_table_0_U p_ZL22sin_coefficients_table_0_U p_ZL22cos_coefficients_table_1_U p_ZL22cos_coefficients_table_2_U p_ZL22cos_coefficients_table_3_U p_ZL22sin_coefficients_table_1_U p_ZL22sin_coefficients_table_2_U p_ZL22sin_coefficients_table_3_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln11_fu_80_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>Loop2_U0</InstName>
                            <ModuleName>Loop2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>129</ID>
                            <BindInstances>fmul_32ns_32ns_32_4_max_dsp_1_U32 fmul_32ns_32ns_32_4_max_dsp_1_U33 fsub_32ns_32ns_32_5_full_dsp_1_U28 fmul_32ns_32ns_32_4_max_dsp_1_U34 fmul_32ns_32ns_32_4_max_dsp_1_U35 fadd_32ns_32ns_32_5_full_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U36 fmul_32ns_32ns_32_4_max_dsp_1_U37 fsub_32ns_32ns_32_5_full_dsp_1_U30 fmul_32ns_32ns_32_4_max_dsp_1_U38 fmul_32ns_32ns_32_4_max_dsp_1_U39 fadd_32ns_32ns_32_5_full_dsp_1_U31 fmul_32ns_32ns_32_4_max_dsp_1_U32 fmul_32ns_32ns_32_4_max_dsp_1_U33 fsub_32ns_32ns_32_5_full_dsp_1_U28 fmul_32ns_32ns_32_4_max_dsp_1_U34 fmul_32ns_32ns_32_4_max_dsp_1_U35 fadd_32ns_32ns_32_5_full_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U36 fmul_32ns_32ns_32_4_max_dsp_1_U37 fsub_32ns_32ns_32_5_full_dsp_1_U30 fmul_32ns_32ns_32_4_max_dsp_1_U38 fmul_32ns_32ns_32_4_max_dsp_1_U39 fadd_32ns_32ns_32_5_full_dsp_1_U31 add_ln18_fu_470_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>Loop3_U0</InstName>
                            <ModuleName>Loop3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>153</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_Loop3_Pipeline_VITIS_LOOP_31_1_fu_86</InstName>
                                    <ModuleName>Loop3_Pipeline_VITIS_LOOP_31_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>86</ID>
                                    <BindInstances>fadd_32ns_32ns_32_5_full_dsp_1_U55 fadd_32ns_32ns_32_5_full_dsp_1_U55 fadd_32ns_32ns_32_5_full_dsp_1_U55 fadd_32ns_32ns_32_5_full_dsp_1_U55 fadd_32ns_32ns_32_5_full_dsp_1_U55 fadd_32ns_32ns_32_5_full_dsp_1_U55 fadd_32ns_32ns_32_5_full_dsp_1_U55 fadd_32ns_32ns_32_5_full_dsp_1_U55 add_ln31_fu_254_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>LastPart_U0</InstName>
                            <ModuleName>LastPart</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>162</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>cos_U sin_U temp_real_out_U temp_imag_out_U sum_real_U sum_imag_U tmp_U i_c_channel_U</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Loop1_Pipeline_VITIS_LOOP_7_1</Name>
            <Loops>
                <VITIS_LOOP_7_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.084</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>132</Best-caseLatency>
                    <Average-caseLatency>132</Average-caseLatency>
                    <Worst-caseLatency>132</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.320 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.320 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.320 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>132</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_7_1>
                        <Name>VITIS_LOOP_7_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>130</Latency>
                        <AbsoluteTimeLatency>1.300 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_7_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>263</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>563</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_8_1_1_U1" SOURCE="dft.cpp:10" URAM="0" VARIABLE="mul_ln10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_458_p2" SOURCE="dft.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_1_fu_484_p2" SOURCE="dft.cpp:10" URAM="0" VARIABLE="add_ln10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_2_fu_507_p2" SOURCE="dft.cpp:10" URAM="0" VARIABLE="add_ln10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_fu_522_p2" SOURCE="dft.cpp:7" URAM="0" VARIABLE="add_ln7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_0_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_0_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_1_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_2_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_3_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_1_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_2_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_3_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.084</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>134</Best-caseLatency>
                    <Average-caseLatency>134</Average-caseLatency>
                    <Worst-caseLatency>134</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>134</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>282</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>613</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_80_p2" SOURCE="dft.cpp:11" URAM="0" VARIABLE="add_ln11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop2</Name>
            <Loops>
                <VITIS_LOOP_18_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>140</Best-caseLatency>
                    <Average-caseLatency>140</Average-caseLatency>
                    <Worst-caseLatency>140</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.400 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.400 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.400 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>140</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_18_1>
                        <Name>VITIS_LOOP_18_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>138</Latency>
                        <AbsoluteTimeLatency>1.380 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_18_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>32</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>14</UTIL_DSP>
                    <FF>3498</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>4893</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_18_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U32" SOURCE="dft.cpp:24" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_18_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U33" SOURCE="dft.cpp:24" URAM="0" VARIABLE="mul7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_18_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U28" SOURCE="dft.cpp:24" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_18_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U34" SOURCE="dft.cpp:25" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_18_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U35" SOURCE="dft.cpp:25" URAM="0" VARIABLE="mul2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_18_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U29" SOURCE="dft.cpp:25" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_18_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U36" SOURCE="dft.cpp:24" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_18_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U37" SOURCE="dft.cpp:24" URAM="0" VARIABLE="mul7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_18_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U30" SOURCE="dft.cpp:24" URAM="0" VARIABLE="sub_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_18_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U38" SOURCE="dft.cpp:25" URAM="0" VARIABLE="mul10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_18_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U39" SOURCE="dft.cpp:25" URAM="0" VARIABLE="mul11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_18_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U31" SOURCE="dft.cpp:25" URAM="0" VARIABLE="add_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_18_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U32" SOURCE="dft.cpp:24" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_18_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U33" SOURCE="dft.cpp:24" URAM="0" VARIABLE="mul7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_18_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U28" SOURCE="dft.cpp:24" URAM="0" VARIABLE="sub_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_18_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U34" SOURCE="dft.cpp:25" URAM="0" VARIABLE="mul10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_18_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U35" SOURCE="dft.cpp:25" URAM="0" VARIABLE="mul11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_18_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U29" SOURCE="dft.cpp:25" URAM="0" VARIABLE="add_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_18_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U36" SOURCE="dft.cpp:24" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_18_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U37" SOURCE="dft.cpp:24" URAM="0" VARIABLE="mul7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_18_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U30" SOURCE="dft.cpp:24" URAM="0" VARIABLE="sub_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_18_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U38" SOURCE="dft.cpp:25" URAM="0" VARIABLE="mul10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_18_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U39" SOURCE="dft.cpp:25" URAM="0" VARIABLE="mul11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_18_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U31" SOURCE="dft.cpp:25" URAM="0" VARIABLE="add_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_470_p2" SOURCE="dft.cpp:18" URAM="0" VARIABLE="add_ln18"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop3_Pipeline_VITIS_LOOP_31_1</Name>
            <Loops>
                <VITIS_LOOP_31_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1349</Best-caseLatency>
                    <Average-caseLatency>1349</Average-caseLatency>
                    <Worst-caseLatency>1349</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.490 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.490 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.490 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1349</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_31_1>
                        <Name>VITIS_LOOP_31_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>1347</Latency>
                        <AbsoluteTimeLatency>13.470 us</AbsoluteTimeLatency>
                        <PipelineII>21</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_31_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>696</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>849</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_31_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U55" SOURCE="dft.cpp:37" URAM="0" VARIABLE="add_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_31_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U55" SOURCE="dft.cpp:38" URAM="0" VARIABLE="add1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_31_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U55" SOURCE="dft.cpp:37" URAM="0" VARIABLE="add_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_31_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U55" SOURCE="dft.cpp:38" URAM="0" VARIABLE="add16_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_31_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U55" SOURCE="dft.cpp:37" URAM="0" VARIABLE="add_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_31_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U55" SOURCE="dft.cpp:38" URAM="0" VARIABLE="add16_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_31_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U55" SOURCE="dft.cpp:37" URAM="0" VARIABLE="add_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_31_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U55" SOURCE="dft.cpp:38" URAM="0" VARIABLE="add16_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_254_p2" SOURCE="dft.cpp:31" URAM="0" VARIABLE="add_ln31"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1353</Best-caseLatency>
                    <Average-caseLatency>1353</Average-caseLatency>
                    <Worst-caseLatency>1353</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.530 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.530 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.530 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1353</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>855</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1002</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>LastPart</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.888</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>25</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>dataflow_in_loop_VITIS_LOOP_59_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1629</Best-caseLatency>
                    <Average-caseLatency>1629</Average-caseLatency>
                    <Worst-caseLatency>1629</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.290 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.290 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.290 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>1354</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>1354</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>26</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>9</UTIL_BRAM>
                    <DSP>34</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>15</UTIL_DSP>
                    <FF>4854</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>6813</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="cos_U" SOURCE="dft.cpp:61" URAM="0" VARIABLE="cos"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="sin_U" SOURCE="dft.cpp:61" URAM="0" VARIABLE="sin"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="temp_real_out_U" SOURCE="dft.cpp:62" URAM="0" VARIABLE="temp_real_out"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="temp_imag_out_U" SOURCE="dft.cpp:62" URAM="0" VARIABLE="temp_imag_out"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="sum_real_U" SOURCE="dft.cpp:63" URAM="0" VARIABLE="sum_real"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="sum_imag_U" SOURCE="dft.cpp:63" URAM="0" VARIABLE="sum_imag"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_U" SOURCE="dft.cpp:64" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="2" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="i_c_channel_U" SOURCE="dft.cpp:66" URAM="0" VARIABLE="i_c_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dft</Name>
            <Loops>
                <VITIS_LOOP_59_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>346901</Best-caseLatency>
                    <Average-caseLatency>346901</Average-caseLatency>
                    <Worst-caseLatency>346901</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.469 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.469 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.469 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>346902</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_59_1>
                        <Name>VITIS_LOOP_59_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <Latency>346900</Latency>
                        <AbsoluteTimeLatency>3.469 ms</AbsoluteTimeLatency>
                        <DataflowPipelineThroughput>1354</DataflowPipelineThroughput>
                        <PipelineDepth>346900</PipelineDepth>
                        <PipelineType>dataflow</PipelineType>
                        <InstanceList>
                            <Instance>dataflow_in_loop_VITIS_LOOP_59_1_U0</Instance>
                        </InstanceList>
                    </VITIS_LOOP_59_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>26</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>9</UTIL_BRAM>
                    <DSP>34</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>15</UTIL_DSP>
                    <FF>5009</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>6871</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="real_in" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="real_in_0_address0" name="real_in_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_in_0_ce0" name="real_in_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_in_0_d0" name="real_in_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_in_0_q0" name="real_in_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_in_0_we0" name="real_in_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_in_0_address1" name="real_in_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_in_0_ce1" name="real_in_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_in_0_d1" name="real_in_0_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="real_in_0_q1" name="real_in_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_in_0_we1" name="real_in_0_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_in_1_address0" name="real_in_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_in_1_ce0" name="real_in_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_in_1_d0" name="real_in_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_in_1_q0" name="real_in_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_in_1_we0" name="real_in_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_in_1_address1" name="real_in_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_in_1_ce1" name="real_in_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_in_1_d1" name="real_in_1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="real_in_1_q1" name="real_in_1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_in_1_we1" name="real_in_1_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_in_2_address0" name="real_in_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_in_2_ce0" name="real_in_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_in_2_d0" name="real_in_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_in_2_q0" name="real_in_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_in_2_we0" name="real_in_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_in_2_address1" name="real_in_2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_in_2_ce1" name="real_in_2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_in_2_d1" name="real_in_2_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="real_in_2_q1" name="real_in_2_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_in_2_we1" name="real_in_2_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_in_3_address0" name="real_in_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_in_3_ce0" name="real_in_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_in_3_d0" name="real_in_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_in_3_q0" name="real_in_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_in_3_we0" name="real_in_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_in_3_address1" name="real_in_3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_in_3_ce1" name="real_in_3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_in_3_d1" name="real_in_3_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="real_in_3_q1" name="real_in_3_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_in_3_we1" name="real_in_3_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="imag_in" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="imag_in_0_address0" name="imag_in_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_in_0_ce0" name="imag_in_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_in_0_d0" name="imag_in_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_in_0_q0" name="imag_in_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_in_0_we0" name="imag_in_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_in_0_address1" name="imag_in_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_in_0_ce1" name="imag_in_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_in_0_d1" name="imag_in_0_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_in_0_q1" name="imag_in_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_in_0_we1" name="imag_in_0_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_in_1_address0" name="imag_in_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_in_1_ce0" name="imag_in_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_in_1_d0" name="imag_in_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_in_1_q0" name="imag_in_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_in_1_we0" name="imag_in_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_in_1_address1" name="imag_in_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_in_1_ce1" name="imag_in_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_in_1_d1" name="imag_in_1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_in_1_q1" name="imag_in_1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_in_1_we1" name="imag_in_1_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_in_2_address0" name="imag_in_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_in_2_ce0" name="imag_in_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_in_2_d0" name="imag_in_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_in_2_q0" name="imag_in_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_in_2_we0" name="imag_in_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_in_2_address1" name="imag_in_2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_in_2_ce1" name="imag_in_2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_in_2_d1" name="imag_in_2_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_in_2_q1" name="imag_in_2_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_in_2_we1" name="imag_in_2_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_in_3_address0" name="imag_in_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_in_3_ce0" name="imag_in_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_in_3_d0" name="imag_in_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_in_3_q0" name="imag_in_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_in_3_we0" name="imag_in_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_in_3_address1" name="imag_in_3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_in_3_ce1" name="imag_in_3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_in_3_d1" name="imag_in_3_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_in_3_q1" name="imag_in_3_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_in_3_we1" name="imag_in_3_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="real_out" index="2" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="real_out_0_address0" name="real_out_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_out_0_ce0" name="real_out_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_out_0_d0" name="real_out_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_out_0_q0" name="real_out_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_out_0_we0" name="real_out_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_out_0_address1" name="real_out_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_out_0_ce1" name="real_out_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_out_0_d1" name="real_out_0_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="real_out_0_q1" name="real_out_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_out_0_we1" name="real_out_0_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_out_1_address0" name="real_out_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_out_1_ce0" name="real_out_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_out_1_d0" name="real_out_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_out_1_q0" name="real_out_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_out_1_we0" name="real_out_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_out_1_address1" name="real_out_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_out_1_ce1" name="real_out_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_out_1_d1" name="real_out_1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="real_out_1_q1" name="real_out_1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_out_1_we1" name="real_out_1_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_out_2_address0" name="real_out_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_out_2_ce0" name="real_out_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_out_2_d0" name="real_out_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_out_2_q0" name="real_out_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_out_2_we0" name="real_out_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_out_2_address1" name="real_out_2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_out_2_ce1" name="real_out_2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_out_2_d1" name="real_out_2_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="real_out_2_q1" name="real_out_2_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_out_2_we1" name="real_out_2_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_out_3_address0" name="real_out_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_out_3_ce0" name="real_out_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_out_3_d0" name="real_out_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_out_3_q0" name="real_out_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_out_3_we0" name="real_out_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_out_3_address1" name="real_out_3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_out_3_ce1" name="real_out_3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_out_3_d1" name="real_out_3_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="real_out_3_q1" name="real_out_3_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_out_3_we1" name="real_out_3_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="imag_out" index="3" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="imag_out_0_address0" name="imag_out_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_out_0_ce0" name="imag_out_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_out_0_d0" name="imag_out_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_out_0_q0" name="imag_out_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_out_0_we0" name="imag_out_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_out_0_address1" name="imag_out_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_out_0_ce1" name="imag_out_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_out_0_d1" name="imag_out_0_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_out_0_q1" name="imag_out_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_out_0_we1" name="imag_out_0_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_out_1_address0" name="imag_out_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_out_1_ce0" name="imag_out_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_out_1_d0" name="imag_out_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_out_1_q0" name="imag_out_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_out_1_we0" name="imag_out_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_out_1_address1" name="imag_out_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_out_1_ce1" name="imag_out_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_out_1_d1" name="imag_out_1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_out_1_q1" name="imag_out_1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_out_1_we1" name="imag_out_1_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_out_2_address0" name="imag_out_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_out_2_ce0" name="imag_out_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_out_2_d0" name="imag_out_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_out_2_q0" name="imag_out_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_out_2_we0" name="imag_out_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_out_2_address1" name="imag_out_2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_out_2_ce1" name="imag_out_2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_out_2_d1" name="imag_out_2_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_out_2_q1" name="imag_out_2_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_out_2_we1" name="imag_out_2_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_out_3_address0" name="imag_out_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_out_3_ce0" name="imag_out_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_out_3_d0" name="imag_out_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_out_3_q0" name="imag_out_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_out_3_we0" name="imag_out_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_out_3_address1" name="imag_out_3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_out_3_ce1" name="imag_out_3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_out_3_d1" name="imag_out_3_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_out_3_q1" name="imag_out_3_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_out_3_we1" name="imag_out_3_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="real_in_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_in_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_in_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_in_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_in_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_in_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_in_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_in_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_in_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_in_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_in_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_in_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_in_0_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_in_0_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_in_0_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_in_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_in_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_in_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_in_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_in_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_in_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_in_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_in_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_in_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_in_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_in_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_in_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_in_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_in_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_in_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_in_1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_in_1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_in_1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_in_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_in_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_in_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_in_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_in_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_in_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_in_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_in_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_in_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_in_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_in_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_in_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_in_2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_in_2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_in_2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_in_2_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_in_2_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_in_2_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_in_2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_in_2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_in_2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_in_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_in_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_in_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_in_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_in_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_in_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_in_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_in_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_in_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_in_3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_in_3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_in_3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_in_3_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_in_3_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_in_3_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_in_3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_in_3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_in_3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_in_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_in_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_in_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_in_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_in_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_in_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_in_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_in_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_in_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_in_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_in_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_in_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_in_0_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_in_0_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_in_0_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_in_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_in_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_in_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_in_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_in_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_in_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_in_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_in_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_in_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_in_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_in_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_in_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_in_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_in_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_in_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_in_1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_in_1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_in_1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_in_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_in_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_in_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_in_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_in_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_in_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_in_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_in_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_in_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_in_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_in_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_in_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_in_2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_in_2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_in_2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_in_2_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_in_2_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_in_2_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_in_2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_in_2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_in_2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_in_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_in_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_in_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_in_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_in_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_in_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_in_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_in_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_in_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_in_3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_in_3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_in_3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_in_3_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_in_3_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_in_3_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_in_3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_in_3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_in_3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_out_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_out_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_out_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_out_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_0_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_out_0_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_0_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_out_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_out_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_out_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_out_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_out_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_out_1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_out_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_out_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_out_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_out_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_out_2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_2_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_out_2_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_2_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_out_2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_out_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_out_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_out_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_out_3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_3_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_out_3_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_3_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out_3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_out_3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_out_3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_out_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_out_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_out_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_out_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_0_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_out_0_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_0_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_out_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_out_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_out_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_out_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_out_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_out_1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_out_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_out_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_out_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_out_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_out_2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_2_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_out_2_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_2_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_out_2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_out_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_out_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_out_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_out_3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_3_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_out_3_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_3_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out_3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_out_3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_out_3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="imag_in_0_address0">6, , </column>
                    <column name="imag_in_0_address1">6, , </column>
                    <column name="imag_in_0_d0">32, , </column>
                    <column name="imag_in_0_d1">32, , </column>
                    <column name="imag_in_0_q0">32, , </column>
                    <column name="imag_in_0_q1">32, , </column>
                    <column name="imag_in_1_address0">6, , </column>
                    <column name="imag_in_1_address1">6, , </column>
                    <column name="imag_in_1_d0">32, , </column>
                    <column name="imag_in_1_d1">32, , </column>
                    <column name="imag_in_1_q0">32, , </column>
                    <column name="imag_in_1_q1">32, , </column>
                    <column name="imag_in_2_address0">6, , </column>
                    <column name="imag_in_2_address1">6, , </column>
                    <column name="imag_in_2_d0">32, , </column>
                    <column name="imag_in_2_d1">32, , </column>
                    <column name="imag_in_2_q0">32, , </column>
                    <column name="imag_in_2_q1">32, , </column>
                    <column name="imag_in_3_address0">6, , </column>
                    <column name="imag_in_3_address1">6, , </column>
                    <column name="imag_in_3_d0">32, , </column>
                    <column name="imag_in_3_d1">32, , </column>
                    <column name="imag_in_3_q0">32, , </column>
                    <column name="imag_in_3_q1">32, , </column>
                    <column name="imag_out_0_address0">6, , </column>
                    <column name="imag_out_0_address1">6, , </column>
                    <column name="imag_out_0_d0">32, , </column>
                    <column name="imag_out_0_d1">32, , </column>
                    <column name="imag_out_0_q0">32, , </column>
                    <column name="imag_out_0_q1">32, , </column>
                    <column name="imag_out_1_address0">6, , </column>
                    <column name="imag_out_1_address1">6, , </column>
                    <column name="imag_out_1_d0">32, , </column>
                    <column name="imag_out_1_d1">32, , </column>
                    <column name="imag_out_1_q0">32, , </column>
                    <column name="imag_out_1_q1">32, , </column>
                    <column name="imag_out_2_address0">6, , </column>
                    <column name="imag_out_2_address1">6, , </column>
                    <column name="imag_out_2_d0">32, , </column>
                    <column name="imag_out_2_d1">32, , </column>
                    <column name="imag_out_2_q0">32, , </column>
                    <column name="imag_out_2_q1">32, , </column>
                    <column name="imag_out_3_address0">6, , </column>
                    <column name="imag_out_3_address1">6, , </column>
                    <column name="imag_out_3_d0">32, , </column>
                    <column name="imag_out_3_d1">32, , </column>
                    <column name="imag_out_3_q0">32, , </column>
                    <column name="imag_out_3_q1">32, , </column>
                    <column name="real_in_0_address0">6, , </column>
                    <column name="real_in_0_address1">6, , </column>
                    <column name="real_in_0_d0">32, , </column>
                    <column name="real_in_0_d1">32, , </column>
                    <column name="real_in_0_q0">32, , </column>
                    <column name="real_in_0_q1">32, , </column>
                    <column name="real_in_1_address0">6, , </column>
                    <column name="real_in_1_address1">6, , </column>
                    <column name="real_in_1_d0">32, , </column>
                    <column name="real_in_1_d1">32, , </column>
                    <column name="real_in_1_q0">32, , </column>
                    <column name="real_in_1_q1">32, , </column>
                    <column name="real_in_2_address0">6, , </column>
                    <column name="real_in_2_address1">6, , </column>
                    <column name="real_in_2_d0">32, , </column>
                    <column name="real_in_2_d1">32, , </column>
                    <column name="real_in_2_q0">32, , </column>
                    <column name="real_in_2_q1">32, , </column>
                    <column name="real_in_3_address0">6, , </column>
                    <column name="real_in_3_address1">6, , </column>
                    <column name="real_in_3_d0">32, , </column>
                    <column name="real_in_3_d1">32, , </column>
                    <column name="real_in_3_q0">32, , </column>
                    <column name="real_in_3_q1">32, , </column>
                    <column name="real_out_0_address0">6, , </column>
                    <column name="real_out_0_address1">6, , </column>
                    <column name="real_out_0_d0">32, , </column>
                    <column name="real_out_0_d1">32, , </column>
                    <column name="real_out_0_q0">32, , </column>
                    <column name="real_out_0_q1">32, , </column>
                    <column name="real_out_1_address0">6, , </column>
                    <column name="real_out_1_address1">6, , </column>
                    <column name="real_out_1_d0">32, , </column>
                    <column name="real_out_1_d1">32, , </column>
                    <column name="real_out_1_q0">32, , </column>
                    <column name="real_out_1_q1">32, , </column>
                    <column name="real_out_2_address0">6, , </column>
                    <column name="real_out_2_address1">6, , </column>
                    <column name="real_out_2_d0">32, , </column>
                    <column name="real_out_2_d1">32, , </column>
                    <column name="real_out_2_q0">32, , </column>
                    <column name="real_out_2_q1">32, , </column>
                    <column name="real_out_3_address0">6, , </column>
                    <column name="real_out_3_address1">6, , </column>
                    <column name="real_out_3_d0">32, , </column>
                    <column name="real_out_3_d1">32, , </column>
                    <column name="real_out_3_q0">32, , </column>
                    <column name="real_out_3_q1">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="real_in">in, float*</column>
                    <column name="imag_in">in, float*</column>
                    <column name="real_out">out, float*</column>
                    <column name="imag_out">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="real_in">real_in_0_address0, port, offset, </column>
                    <column name="real_in">real_in_0_ce0, port, , </column>
                    <column name="real_in">real_in_0_d0, port, , </column>
                    <column name="real_in">real_in_0_q0, port, , </column>
                    <column name="real_in">real_in_0_we0, port, , </column>
                    <column name="real_in">real_in_0_address1, port, offset, </column>
                    <column name="real_in">real_in_0_ce1, port, , </column>
                    <column name="real_in">real_in_0_d1, port, , </column>
                    <column name="real_in">real_in_0_q1, port, , </column>
                    <column name="real_in">real_in_0_we1, port, , </column>
                    <column name="real_in">real_in_1_address0, port, offset, </column>
                    <column name="real_in">real_in_1_ce0, port, , </column>
                    <column name="real_in">real_in_1_d0, port, , </column>
                    <column name="real_in">real_in_1_q0, port, , </column>
                    <column name="real_in">real_in_1_we0, port, , </column>
                    <column name="real_in">real_in_1_address1, port, offset, </column>
                    <column name="real_in">real_in_1_ce1, port, , </column>
                    <column name="real_in">real_in_1_d1, port, , </column>
                    <column name="real_in">real_in_1_q1, port, , </column>
                    <column name="real_in">real_in_1_we1, port, , </column>
                    <column name="real_in">real_in_2_address0, port, offset, </column>
                    <column name="real_in">real_in_2_ce0, port, , </column>
                    <column name="real_in">real_in_2_d0, port, , </column>
                    <column name="real_in">real_in_2_q0, port, , </column>
                    <column name="real_in">real_in_2_we0, port, , </column>
                    <column name="real_in">real_in_2_address1, port, offset, </column>
                    <column name="real_in">real_in_2_ce1, port, , </column>
                    <column name="real_in">real_in_2_d1, port, , </column>
                    <column name="real_in">real_in_2_q1, port, , </column>
                    <column name="real_in">real_in_2_we1, port, , </column>
                    <column name="real_in">real_in_3_address0, port, offset, </column>
                    <column name="real_in">real_in_3_ce0, port, , </column>
                    <column name="real_in">real_in_3_d0, port, , </column>
                    <column name="real_in">real_in_3_q0, port, , </column>
                    <column name="real_in">real_in_3_we0, port, , </column>
                    <column name="real_in">real_in_3_address1, port, offset, </column>
                    <column name="real_in">real_in_3_ce1, port, , </column>
                    <column name="real_in">real_in_3_d1, port, , </column>
                    <column name="real_in">real_in_3_q1, port, , </column>
                    <column name="real_in">real_in_3_we1, port, , </column>
                    <column name="imag_in">imag_in_0_address0, port, offset, </column>
                    <column name="imag_in">imag_in_0_ce0, port, , </column>
                    <column name="imag_in">imag_in_0_d0, port, , </column>
                    <column name="imag_in">imag_in_0_q0, port, , </column>
                    <column name="imag_in">imag_in_0_we0, port, , </column>
                    <column name="imag_in">imag_in_0_address1, port, offset, </column>
                    <column name="imag_in">imag_in_0_ce1, port, , </column>
                    <column name="imag_in">imag_in_0_d1, port, , </column>
                    <column name="imag_in">imag_in_0_q1, port, , </column>
                    <column name="imag_in">imag_in_0_we1, port, , </column>
                    <column name="imag_in">imag_in_1_address0, port, offset, </column>
                    <column name="imag_in">imag_in_1_ce0, port, , </column>
                    <column name="imag_in">imag_in_1_d0, port, , </column>
                    <column name="imag_in">imag_in_1_q0, port, , </column>
                    <column name="imag_in">imag_in_1_we0, port, , </column>
                    <column name="imag_in">imag_in_1_address1, port, offset, </column>
                    <column name="imag_in">imag_in_1_ce1, port, , </column>
                    <column name="imag_in">imag_in_1_d1, port, , </column>
                    <column name="imag_in">imag_in_1_q1, port, , </column>
                    <column name="imag_in">imag_in_1_we1, port, , </column>
                    <column name="imag_in">imag_in_2_address0, port, offset, </column>
                    <column name="imag_in">imag_in_2_ce0, port, , </column>
                    <column name="imag_in">imag_in_2_d0, port, , </column>
                    <column name="imag_in">imag_in_2_q0, port, , </column>
                    <column name="imag_in">imag_in_2_we0, port, , </column>
                    <column name="imag_in">imag_in_2_address1, port, offset, </column>
                    <column name="imag_in">imag_in_2_ce1, port, , </column>
                    <column name="imag_in">imag_in_2_d1, port, , </column>
                    <column name="imag_in">imag_in_2_q1, port, , </column>
                    <column name="imag_in">imag_in_2_we1, port, , </column>
                    <column name="imag_in">imag_in_3_address0, port, offset, </column>
                    <column name="imag_in">imag_in_3_ce0, port, , </column>
                    <column name="imag_in">imag_in_3_d0, port, , </column>
                    <column name="imag_in">imag_in_3_q0, port, , </column>
                    <column name="imag_in">imag_in_3_we0, port, , </column>
                    <column name="imag_in">imag_in_3_address1, port, offset, </column>
                    <column name="imag_in">imag_in_3_ce1, port, , </column>
                    <column name="imag_in">imag_in_3_d1, port, , </column>
                    <column name="imag_in">imag_in_3_q1, port, , </column>
                    <column name="imag_in">imag_in_3_we1, port, , </column>
                    <column name="real_out">real_out_0_address0, port, offset, </column>
                    <column name="real_out">real_out_0_ce0, port, , </column>
                    <column name="real_out">real_out_0_d0, port, , </column>
                    <column name="real_out">real_out_0_q0, port, , </column>
                    <column name="real_out">real_out_0_we0, port, , </column>
                    <column name="real_out">real_out_0_address1, port, offset, </column>
                    <column name="real_out">real_out_0_ce1, port, , </column>
                    <column name="real_out">real_out_0_d1, port, , </column>
                    <column name="real_out">real_out_0_q1, port, , </column>
                    <column name="real_out">real_out_0_we1, port, , </column>
                    <column name="real_out">real_out_1_address0, port, offset, </column>
                    <column name="real_out">real_out_1_ce0, port, , </column>
                    <column name="real_out">real_out_1_d0, port, , </column>
                    <column name="real_out">real_out_1_q0, port, , </column>
                    <column name="real_out">real_out_1_we0, port, , </column>
                    <column name="real_out">real_out_1_address1, port, offset, </column>
                    <column name="real_out">real_out_1_ce1, port, , </column>
                    <column name="real_out">real_out_1_d1, port, , </column>
                    <column name="real_out">real_out_1_q1, port, , </column>
                    <column name="real_out">real_out_1_we1, port, , </column>
                    <column name="real_out">real_out_2_address0, port, offset, </column>
                    <column name="real_out">real_out_2_ce0, port, , </column>
                    <column name="real_out">real_out_2_d0, port, , </column>
                    <column name="real_out">real_out_2_q0, port, , </column>
                    <column name="real_out">real_out_2_we0, port, , </column>
                    <column name="real_out">real_out_2_address1, port, offset, </column>
                    <column name="real_out">real_out_2_ce1, port, , </column>
                    <column name="real_out">real_out_2_d1, port, , </column>
                    <column name="real_out">real_out_2_q1, port, , </column>
                    <column name="real_out">real_out_2_we1, port, , </column>
                    <column name="real_out">real_out_3_address0, port, offset, </column>
                    <column name="real_out">real_out_3_ce0, port, , </column>
                    <column name="real_out">real_out_3_d0, port, , </column>
                    <column name="real_out">real_out_3_q0, port, , </column>
                    <column name="real_out">real_out_3_we0, port, , </column>
                    <column name="real_out">real_out_3_address1, port, offset, </column>
                    <column name="real_out">real_out_3_ce1, port, , </column>
                    <column name="real_out">real_out_3_d1, port, , </column>
                    <column name="real_out">real_out_3_q1, port, , </column>
                    <column name="real_out">real_out_3_we1, port, , </column>
                    <column name="imag_out">imag_out_0_address0, port, offset, </column>
                    <column name="imag_out">imag_out_0_ce0, port, , </column>
                    <column name="imag_out">imag_out_0_d0, port, , </column>
                    <column name="imag_out">imag_out_0_q0, port, , </column>
                    <column name="imag_out">imag_out_0_we0, port, , </column>
                    <column name="imag_out">imag_out_0_address1, port, offset, </column>
                    <column name="imag_out">imag_out_0_ce1, port, , </column>
                    <column name="imag_out">imag_out_0_d1, port, , </column>
                    <column name="imag_out">imag_out_0_q1, port, , </column>
                    <column name="imag_out">imag_out_0_we1, port, , </column>
                    <column name="imag_out">imag_out_1_address0, port, offset, </column>
                    <column name="imag_out">imag_out_1_ce0, port, , </column>
                    <column name="imag_out">imag_out_1_d0, port, , </column>
                    <column name="imag_out">imag_out_1_q0, port, , </column>
                    <column name="imag_out">imag_out_1_we0, port, , </column>
                    <column name="imag_out">imag_out_1_address1, port, offset, </column>
                    <column name="imag_out">imag_out_1_ce1, port, , </column>
                    <column name="imag_out">imag_out_1_d1, port, , </column>
                    <column name="imag_out">imag_out_1_q1, port, , </column>
                    <column name="imag_out">imag_out_1_we1, port, , </column>
                    <column name="imag_out">imag_out_2_address0, port, offset, </column>
                    <column name="imag_out">imag_out_2_ce0, port, , </column>
                    <column name="imag_out">imag_out_2_d0, port, , </column>
                    <column name="imag_out">imag_out_2_q0, port, , </column>
                    <column name="imag_out">imag_out_2_we0, port, , </column>
                    <column name="imag_out">imag_out_2_address1, port, offset, </column>
                    <column name="imag_out">imag_out_2_ce1, port, , </column>
                    <column name="imag_out">imag_out_2_d1, port, , </column>
                    <column name="imag_out">imag_out_2_q1, port, , </column>
                    <column name="imag_out">imag_out_2_we1, port, , </column>
                    <column name="imag_out">imag_out_3_address0, port, offset, </column>
                    <column name="imag_out">imag_out_3_ce0, port, , </column>
                    <column name="imag_out">imag_out_3_d0, port, , </column>
                    <column name="imag_out">imag_out_3_q0, port, , </column>
                    <column name="imag_out">imag_out_3_we0, port, , </column>
                    <column name="imag_out">imag_out_3_address1, port, offset, </column>
                    <column name="imag_out">imag_out_3_ce1, port, , </column>
                    <column name="imag_out">imag_out_3_d1, port, , </column>
                    <column name="imag_out">imag_out_3_q1, port, , </column>
                    <column name="imag_out">imag_out_3_we1, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="unroll" location="dft.cpp:8" status="valid" parentFunction="loop1" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="unroll" location="dft.cpp:19" status="valid" parentFunction="loop2" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="unroll" location="dft.cpp:32" status="valid" parentFunction="loop3" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="array_partition" location="dft.cpp:52" status="valid" parentFunction="dft" variable="real_in" isDirective="0" options="variable=real_in cyclic factor=4"/>
        <Pragma type="array_partition" location="dft.cpp:53" status="valid" parentFunction="dft" variable="imag_in" isDirective="0" options="variable=imag_in cyclic factor=4"/>
        <Pragma type="array_partition" location="dft.cpp:54" status="valid" parentFunction="dft" variable="real_out" isDirective="0" options="variable=real_out cyclic factor=4"/>
        <Pragma type="array_partition" location="dft.cpp:55" status="valid" parentFunction="dft" variable="imag_out" isDirective="0" options="variable=imag_out cyclic factor=4"/>
        <Pragma type="array_partition" location="dft.cpp:56" status="valid" parentFunction="dft" variable="cos_coefficients_table" isDirective="0" options="variable=cos_coefficients_table cyclic factor=4"/>
        <Pragma type="array_partition" location="dft.cpp:57" status="valid" parentFunction="dft" variable="sin_coefficients_table" isDirective="0" options="variable=sin_coefficients_table cyclic factor=4"/>
        <Pragma type="dataflow" location="dft.cpp:60" status="valid" parentFunction="dft" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

