GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step3\src\gowin_clkdiv\gowin_clkdiv.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step3\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step3\src\gowin_rpll2\gowin_rpll2.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step3\src\gpio\ip_gpio.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step3\src\msx_slot\msx_slot.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step3\src\tangnano20k_vdp_cartridge.v'
Undeclared symbol 'slot_int', assumed default net type 'wire'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step3\src\tangnano20k_vdp_cartridge.v":105)
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step3\src\ws2812_led\ip_ws2812_led.v'
Compiling module 'tangnano20k_vdp_cartridge'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step3\src\tangnano20k_vdp_cartridge.v":24)
Compiling module 'Gowin_rPLL'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step3\src\gowin_rpll\gowin_rpll.v":10)
Compiling module 'Gowin_rPLL2'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step3\src\gowin_rpll2\gowin_rpll2.v":10)
Compiling module 'Gowin_CLKDIV'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step3\src\gowin_clkdiv\gowin_clkdiv.v":10)
Compiling module 'msx_slot'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step3\src\msx_slot\msx_slot.v":58)
Compiling module 'ip_gpio'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step3\src\gpio\ip_gpio.v":57)
Compiling module 'ip_ws2812_led'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step3\src\ws2812_led\ip_ws2812_led.v":57)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 14("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step3\src\ws2812_led\ip_ws2812_led.v":155)
NOTE  (EX0101) : Current top module is "tangnano20k_vdp_cartridge"
WARN  (EX0211) : The output port "uart_tx" of module "tangnano20k_vdp_cartridge" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step3\src\tangnano20k_vdp_cartridge.v":41)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input clk is unused("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step3\src\tangnano20k_vdp_cartridge.v":25)
WARN  (CV0016) : Input dipsw is unused("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step3\src\tangnano20k_vdp_cartridge.v":38)
WARN  (CV0016) : Input button is unused("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step3\src\tangnano20k_vdp_cartridge.v":40)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "Gowin_rPLL2" instantiated to "u_pll2" is swept in optimizing("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step3\src\tangnano20k_vdp_cartridge.v":81)
[95%] Generate netlist file "D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step3\impl\gwsynthesis\tangnano20k_vdp_cartridge.vg" completed
[100%] Generate report file "D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step3\impl\gwsynthesis\tangnano20k_vdp_cartridge_syn.rpt.html" completed
GowinSynthesis finish
