#ifndef STRUCTS_H
#define STRUCTS_H

#include <stdint.h>
// Canonical wire contract: config + message payload structs, OD_-prefixed enums
// and flag macros, and (transitively) opendisplay_protocol.h framing constants
// (CMD_*, RESP_*, PIPE_*, config limits). This header is the single source of
// truth for every config-packet struct; the firmware-only runtime types below
// are the only definitions that remain local.
#include "opendisplay_structs.h"

#define BOOT_ROW_BUFFER_SIZE 960

// Image transfer state variables
struct ImageData {
    uint8_t* data;
    uint32_t size;
    uint32_t received;
    uint8_t dataType;
    bool isCompressed;
    uint32_t crc32;
    uint16_t width;
    uint16_t height;
    bool ready;
    uint32_t totalBlocks;
    uint32_t currentBlock;
    bool* blocksReceived;
    uint32_t* blockBytesReceived;  // Track bytes received per block
    uint32_t* blockPacketsReceived; // Track packets received per block
};

// PIPE_WRITE (0x0080-0x0082) sliding-window receive state. Out-of-order frames
// are held in a small reorder queue while the controller stream pauses at a hole;
// when the missing frame arrives in-order it is written and the contiguous run of
// queued successors drains. 33 slots = 32 (max window) + 1 safety; the sender's
// span-based window rule bounds occupancy to <=32 so overflow is a protocol
// violation, not an expected condition. Indexing by seq % PIPE_REORDER_SLOTS is
// collision-free because any live window spans <=W < PIPE_REORDER_SLOTS seqs.
//
// PIPE_SMALL_DRAM_WINDOW is set by classic-ESP32 envs esp32-N4 (esp32dev) and
// esp32-wrover-e-N4R8 (esp-wrover-kit). Their static DRAM is far tighter than the
// S3/C3/C6 parts, so the full 33-slot x 248 B queue (~8.3KB .bss) overflows
// dram0_0_seg by ~672 B at link. Cap those envs to W=16 / 17 slots (~4.2KB);
// 17 = W+1 keeps seq%SLOTS collision-free (a live window spans <=16 < 17).
// All other ESP32 envs keep the full 32-deep window.
#ifdef PIPE_SMALL_DRAM_WINDOW
#define PIPE_REORDER_SLOTS      17
#define PIPE_MAX_W      16
#define PIPE_MAX_N      16
#else
#define PIPE_REORDER_SLOTS      33
#define PIPE_MAX_W      32
#define PIPE_MAX_N      32
#endif
#define PIPE_REORDER_SLOT_SIZE  248    // >= max plaintext data payload (241 @ frame 244; 212 encrypted)

// PSRAM slot storage (LOCAL FORK DIVERGENCE -- see opendisplay_protocol.h's
// PIPE_FLAG_SLOT_TARGET, not synced from upstream). Each board declares its
// own PSRAM budget for slots via OD_SLOT_STORE_PSRAM_BUDGET_BYTES
// (platformio.ini build_flags), sized to that board's actual headroom -- PSRAM
// capacity varies by board (8MB on most PSRAM envs, 2MB on esp32-s3-N4R2) and
// is fixed at compile time, so slot count is DERIVED per board
// (budget / 32KB), not a single hardcoded number. Boards with no PSRAM at all
// compile the feature out entirely (OD_SLOT_COUNT 0) -- there's nowhere to put
// slots. 32KB/slot was chosen with real margin over measured compression
// ratios (real content: 8-15KB; adversarial synthetic fractal: 24,338 bytes).
//
// Deliberately NOT gated on OPENDISPLAY_ENABLE_WIFI (unlike the tinfl-engine
// selection in od_inflate_tinfl.h, which this pattern otherwise resembles):
// slot storage only needs PSRAM, nothing to do with WiFi/LAN transport.
// esp32-wrover-e-N4R8 has BOARD_HAS_PSRAM but deliberately no WiFi -- gating
// on OPENDISPLAY_ENABLE_WIFI would silently disable slots on a real 8MB-PSRAM
// board for an unrelated reason.
#if defined(TARGET_ESP32) && defined(BOARD_HAS_PSRAM) && \
    defined(OD_SLOT_STORE_PSRAM_BUDGET_BYTES)
#define OD_SLOT_STORE_ENABLED  1
#define OD_SLOT_SIZE_BYTES     (32u * 1024u)
#define OD_SLOT_COUNT          (OD_SLOT_STORE_PSRAM_BUDGET_BYTES / OD_SLOT_SIZE_BYTES)
#else
#define OD_SLOT_STORE_ENABLED  0
#define OD_SLOT_COUNT          0
#define OD_SLOT_SIZE_BYTES     0
#endif

// LOCAL link policy: the ATT MTU this device asks the stack to negotiate on the
// BLE transport. "Preferred" is literal -- the central drives the exchange and may
// settle lower, so nothing may assume this value was granted. Deliberately
// distinct from OD_BLE_MAX_FRAME: that is the cross-repo WIRE ceiling used to size
// buffers and the GATT value, whereas this is one device's request on one physical
// link. They are equal today; the asserts below state the coupling that actually
// matters instead of leaving it to a shared symbol.
//
// Applied by BleTransport::begin() on ESP32 only (NimBLE setMTU ->
// ble_att_set_preferred_mtu). NOT used on nRF: Bluefruit fixes the MTU at
// BLE_GATT_ATT_MTU_MAX (247) via configPrphBandwidth(BANDWIDTH_MAX) ->
// configPrphConn(247, ...) before the SoftDevice starts, and 256 exceeds that cap.
// This is the one BleTransport method whose effect is genuinely target-specific
// rather than merely differently implemented; see both ble_transport_*.cpp.
#define OD_BLE_PREFERRED_ATT_MTU  256u

// A single-PDU write carries OD_BLE_PREFERRED_ATT_MTU - 3 value bytes (ATT opcode 1 +
// handle 2). It must (a) still admit the largest legitimate inbound frame, and (b) never
// exceed the slot the payload is copied into.
static_assert(OD_BLE_PREFERRED_ATT_MTU - 3u >= PIPE_REORDER_SLOT_SIZE,
              "negotiated MTU too small for the largest pipe frame");
static_assert(OD_BLE_PREFERRED_ATT_MTU - 3u <= OD_BLE_MAX_FRAME,
              "a single-PDU write could overrun an OD_BLE_MAX_FRAME-sized slot");

// The BLE RX/TX command rings (CommandQueueItem / ResponseQueueItem and their
// sizes) live in command_queue.h. They used to be split between this header and
// main.h; they are transport buffering, not config-packet or wire-protocol
// definitions, so they do not belong in this hub.

// PIPE_WRITE protocol constants (PIPE_ACK_MASK_BITS, PIPE_MAX_FRAME, PIPE_VERSION,
// PIPE_FLAG_COMPRESSED, PIPE_FLAG_PARTIAL, PIPE_FLAG_SLOT_TARGET) come from the
// canonical opendisplay_protocol.h (PIPE_FLAG_SLOT_TARGET is a LOCAL FORK
// DIVERGENCE there, not synced from upstream).
// PIPE_FLAG_PARTIAL bit1: partial-region refresh. START carries a 12-byte LE extension
// [old_etag:4][x:2][y:2][w:2][h:2]; geometry/etag validated like 0x76, refresh
// mode + new_etag ride the 0x0082 END. See PIPE_WRITE section in display_service.cpp.
// PIPE_FLAG_SLOT_TARGET bit2 (mutually exclusive with bit1): writes into an
// OD_SLOT_STORE_ENABLED PSRAM slot instead of the panel. START carries a
// 6-byte LE PipeSlotExt [slot_id:1][reserved:1][decompressed_size:4]; END
// never refreshes the panel for these transfers. See PIPE_WRITE section in
// display_service.cpp and odDisplaySwitchToSlot().

struct PipeReorderSlot {
    bool     occupied;
    uint8_t  seq;
    uint16_t len;
    uint8_t  data[PIPE_REORDER_SLOT_SIZE];
};

// One PSRAM-backed slot (see OD_SLOT_STORE_ENABLED above). `data` points into
// a single contiguous heap_caps_calloc'd block reserved once at boot
// (odDisplayReserveBuffers), not a per-slot allocation. `length` is the
// COMPRESSED byte count actually stored -- slots are compressed-at-rest,
// decompressed only at switch time (odDisplaySwitchToSlot). `valid`
// distinguishes "never written" / "write aborted" from "complete and
// switchable"; it is cleared at the start of every write into this slot and
// only set true once CMD_PIPE_WRITE_END confirms the transfer completed.
struct SlotBuffer {
    uint8_t* data;
    uint16_t length;             // compressed bytes actually stored
    uint32_t decompressed_size;  // from PipeSlotExt; 0 = no parity-check hint
    bool     valid;
};

struct PipeWriteState {
    bool     active;
    bool     error;             // fatal: silently discard 0x0081 until next 0x0080 / disconnect
    bool     compressed;
    bool     partial;           // partial-region transfer: route DATA to partialCtx, END drives REFRESH_PARTIAL
    bool     to_slot;           // slot-target transfer (PIPE_FLAG_SLOT_TARGET): route DATA into slots[target_slot], END never refreshes the panel. Mutually exclusive with `partial`.
    uint8_t  target_slot;       // valid only when to_slot is set
    bool     gap_open;          // true while a hole is outstanding (queue non-empty)
    uint8_t  window;            // W_eff
    uint8_t  ack_every;         // N_eff
    uint16_t max_frame;         // frame_eff
    uint8_t  expected_seq;      // next in-order seq (mod 256)
    bool     has_received;      // false until first accepted-or-queued frame (highest_seen valid)
    uint8_t  highest_seen;      // highest received seq (accepted or queued), mod 256
    uint32_t received_count;    // accepted+queued distinct frames (diagnostics)
    uint8_t  frames_since_ack;  // cadence counter (in-order accepts)
    uint8_t  ooo_acks_since_gap;// rate-limit counter for out-of-order / duplicate gap ACKs
    uint32_t total_size;        // negotiated byte total: decompressed panel bytes normally, but the COMPRESSED byte total being stored when to_slot is set (must fit OD_SLOT_SIZE_BYTES)
    uint8_t  queued_count;      // reorder-queue occupancy
    uint8_t  queue_high_water;  // diagnostics: max occupancy seen this transfer
};

// Global configuration structure. Members are the canonical config structs from
// opendisplay_structs.h; only the aggregation, per-type instance arrays/counts,
// and load metadata are firmware-local.
struct GlobalConfig {
    // Required packets (single instances)
    struct SystemConfig system_config;
    struct ManufacturerData manufacturer_data;
    struct PowerOption power_option;

    // Optional repeatable packets (max 4 instances each)
    struct DisplayConfig displays[4];
    uint8_t display_count;      // Number of display instances loaded

    struct LedConfig leds[4];
    uint8_t led_count;          // Number of LED instances loaded

    struct SensorData sensors[4];
    uint8_t sensor_count;       // Number of sensor instances loaded

    struct DataBus data_buses[4];
    uint8_t data_bus_count;     // Number of data bus instances loaded

    struct BinaryInputs binary_inputs[4];
    uint8_t binary_input_count; // Number of binary input instances loaded

    struct TouchController touch_controllers[4];
    uint8_t touch_controller_count;

    struct BuzzerConfig passive_buzzers[4];
    uint8_t passive_buzzer_count;

    struct FlashConfig flash_configs[2];
    uint8_t flash_config_count;

    struct DataExtended data_extended;
    bool data_extended_loaded;

    // Config metadata
    uint8_t version;            // Protocol version
    uint8_t minor_version;      // Protocol minor version
    bool loaded;                // True if config was successfully loaded
};

#define MAX_BUTTONS 32  // Up to 4 instances * 8 pins = 32 buttons max
struct ButtonState {
    uint8_t button_id;          // Button ID (0-7, from instance_number + pin offset)
    uint8_t press_count;         // Press count (0-15)
    volatile uint8_t current_state;       // Current button state (0=released, 1=pressed, updated in ISR)
    uint8_t byte_index;          // Byte index in dynamicreturndata
    uint8_t pin;                 // GPIO pin number
    uint8_t instance_index;      // BinaryInputs instance index
    bool initialized;          // Whether this button is initialized
    uint8_t pin_offset;         // Pin offset within instance (0-7) for faster ISR lookup
    bool inverted;              // Inverted flag for this pin (cached for ISR)
    bool power_off;             // Whether this button triggers a power-off
    uint16_t power_off_hold_ms; // Hold duration (ms) required to trigger power-off
};

#endif
