;redcode
;assert 1
	SPL 0, -402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP #12, @0
	ADD 0, 9
	DAT #-127, #100
	SUB 20, 21
	ADD 2, @812
	CMP -10, <60
	SLT 721, 2
	ADD @-7, <-20
	SPL 20, 200
	SUB @-7, <-20
	SPL 12, <12
	SPL 0, 2
	SUB #102, -101
	ADD #270, <1
	CMP -207, <-120
	SUB @2, 2
	ADD 2, @812
	SLT @0, <2
	SPL <0, 2
	SPL <-127, 100
	DAT #0, #2
	SLT 721, 4
	MOV 501, 45
	SUB 12, @12
	DAT #-127, #100
	ADD 0, 89
	SPL 12, <12
	SUB @127, 106
	SLT 721, 0
	SUB -127, <100
	SPL -207, @-120
	SLT 721, 4
	CMP 721, 0
	JMP @72, #200
	SLT 721, 0
	JMP @1, -6
	SUB 2, 20
	CMP 721, 0
	SUB 2, 20
	SUB 2, 20
	CMP -207, <-120
	SPL 12, #10
	SPL 0, -402
	MOV -1, <-20
	MOV -7, <-20
	ADD 0, 9
	CMP 0, 22
	MOV -7, <-20
