<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BdayProject.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="bdaytoplevel.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="bdaytoplevel.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="bdaytoplevel.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="bdaytoplevel.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="bdaytoplevel.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="bdaytoplevel.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="bdaytoplevel.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="bdaytoplevel.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="bdaytoplevel.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="bdaytoplevel.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="bdaytoplevel.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="bdaytoplevel.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="bdaytoplevel.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bdaytoplevel.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="bdaytoplevel.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="bdaytoplevel.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="bdaytoplevel.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="bdaytoplevel.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="bdaytoplevel.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="bdaytoplevel.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="bdaytoplevel.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="bdaytoplevel.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="bdaytoplevel.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="bdaytoplevel.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="bdaytoplevel_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="bdaytoplevel_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="bdaytoplevel_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="bdaytoplevel_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="bdaytoplevel_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bdaytoplevel_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bdaytoplevel_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="bdaytoplevel_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="bdaytoplevel_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bdaytoplevel_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="bdaytoplevel_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="bdaytoplevel_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="bdaytoplevel_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bdaytoplevel_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="fontrom.tfi"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="priencr.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="string_display.tfi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="string_display_tf_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="string_display_tf_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="string_display_tf_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="string_display_tf_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="vga_controller_640_60.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="vga_driver.tfi"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1392351160" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1392351160">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1392351279" xil_pn:in_ck="300113577057553618" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1392351279">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="bdaytoplevel.v"/>
      <outfile xil_pn:name="fontrom.v"/>
      <outfile xil_pn:name="prienc.v"/>
      <outfile xil_pn:name="string_display.v"/>
      <outfile xil_pn:name="string_display_tf.v"/>
      <outfile xil_pn:name="vga_controller_640_60.vhd"/>
      <outfile xil_pn:name="vga_driver.v"/>
    </transform>
    <transform xil_pn:end_ts="1392351182" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2761855655207462140" xil_pn:start_ts="1392351182">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1392351182" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1842885122576610490" xil_pn:start_ts="1392351182">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1392351183" xil_pn:in_ck="3966791405407225256" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7419335447511617425" xil_pn:start_ts="1392351182">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1392351282" xil_pn:in_ck="300113577057553618" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1392351282">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="bdaytoplevel.v"/>
      <outfile xil_pn:name="fontrom.v"/>
      <outfile xil_pn:name="prienc.v"/>
      <outfile xil_pn:name="string_display.v"/>
      <outfile xil_pn:name="string_display_tf.v"/>
      <outfile xil_pn:name="vga_controller_640_60.vhd"/>
      <outfile xil_pn:name="vga_driver.v"/>
    </transform>
    <transform xil_pn:end_ts="1392351286" xil_pn:in_ck="6978542718375896822" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3191587614868530615" xil_pn:start_ts="1392351282">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="string_display_tf_beh.prj"/>
      <outfile xil_pn:name="string_display_tf_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1392351287" xil_pn:in_ck="7381270332740193300" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1952523645542319034" xil_pn:start_ts="1392351286">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="string_display_tf_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1392354118" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1392354117">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1392354118" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5951564817022398848" xil_pn:start_ts="1392354118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1392354119" xil_pn:in_ck="3966791405407225256" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7419335447511617425" xil_pn:start_ts="1392354118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/dcm_10m.v"/>
    </transform>
    <transform xil_pn:end_ts="1392354119" xil_pn:in_ck="1776907862471578903" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1392354119">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1392354119" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2047996634532199294" xil_pn:start_ts="1392354119">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1392354119" xil_pn:in_ck="1776907862471578903" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1392354119">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1392354119" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-645981738080091527" xil_pn:start_ts="1392354119">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1392354130" xil_pn:in_ck="-1560513825778443923" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="5096686528780134750" xil_pn:start_ts="1392354119">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="bdaytoplevel.lso"/>
      <outfile xil_pn:name="bdaytoplevel.ngc"/>
      <outfile xil_pn:name="bdaytoplevel.ngr"/>
      <outfile xil_pn:name="bdaytoplevel.prj"/>
      <outfile xil_pn:name="bdaytoplevel.stx"/>
      <outfile xil_pn:name="bdaytoplevel.syr"/>
      <outfile xil_pn:name="bdaytoplevel.xst"/>
      <outfile xil_pn:name="bdaytoplevel_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1392354130" xil_pn:in_ck="6086966169756174569" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7999305266659652051" xil_pn:start_ts="1392354130">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1392354136" xil_pn:in_ck="-6017353214421989662" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2139215296998948528" xil_pn:start_ts="1392354130">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="bdaytoplevel.bld"/>
      <outfile xil_pn:name="bdaytoplevel.ngd"/>
      <outfile xil_pn:name="bdaytoplevel_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1392354144" xil_pn:in_ck="-8377567634078661053" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1392354136">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="bdaytoplevel.pcf"/>
      <outfile xil_pn:name="bdaytoplevel_map.map"/>
      <outfile xil_pn:name="bdaytoplevel_map.mrp"/>
      <outfile xil_pn:name="bdaytoplevel_map.ncd"/>
      <outfile xil_pn:name="bdaytoplevel_map.ngm"/>
      <outfile xil_pn:name="bdaytoplevel_map.xrpt"/>
      <outfile xil_pn:name="bdaytoplevel_summary.xml"/>
      <outfile xil_pn:name="bdaytoplevel_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1392354166" xil_pn:in_ck="6815987872416861884" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1392354144">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="bdaytoplevel.ncd"/>
      <outfile xil_pn:name="bdaytoplevel.pad"/>
      <outfile xil_pn:name="bdaytoplevel.par"/>
      <outfile xil_pn:name="bdaytoplevel.ptwx"/>
      <outfile xil_pn:name="bdaytoplevel.unroutes"/>
      <outfile xil_pn:name="bdaytoplevel.xpi"/>
      <outfile xil_pn:name="bdaytoplevel_pad.csv"/>
      <outfile xil_pn:name="bdaytoplevel_pad.txt"/>
      <outfile xil_pn:name="bdaytoplevel_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1392354173" xil_pn:in_ck="2320028590319614894" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1392354166">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="bdaytoplevel.bgn"/>
      <outfile xil_pn:name="bdaytoplevel.bit"/>
      <outfile xil_pn:name="bdaytoplevel.drc"/>
      <outfile xil_pn:name="bdaytoplevel.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1392354166" xil_pn:in_ck="8022830581249136703" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1392354160">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="bdaytoplevel.twr"/>
      <outfile xil_pn:name="bdaytoplevel.twx"/>
    </transform>
  </transforms>

</generated_project>
