// Seed: 3831752191
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  assign module_1.id_4 = 0;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(posedge 1) if (1'b0) {~1'b0, id_1, -1'b0, id_2 + id_1 - 1, -1} <= 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd52
) (
    input  wor   id_0,
    input  tri0  id_1,
    input  tri1  _id_2,
    output logic id_3,
    input  wand  id_4
);
  always @((-1)) begin : LABEL_0
    id_3 = 1'b0;
  end
  wire [id_2 : 1 'b0] id_6;
  logic id_7 = -1'h0;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_7,
      id_7
  );
endmodule
