OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement      38284.1 u
average displacement        1.2 u
max displacement           11.3 u
original HPWL          202315.7 u
legalized HPWL         239363.8 u
delta HPWL                   18 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 31686 cells, 71 terminals, 31092 edges and 99779 pins.
[INFO DPO-0109] Network stats: inst 31757, edges 31092, pins 99779
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.
[INFO DPO-0320] Collected 805 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 30952 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (4180, 5600) - (690460, 688800)
[INFO DPO-0310] Assigned 30952 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 4.815568e+08.
[INFO DPO-0302] End of matching; objective is 4.789218e+08, improvement is 0.55 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 4.602413e+08.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 4.560708e+08.
[INFO DPO-0307] End of global swaps; objective is 4.560708e+08, improvement is 4.77 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 4.535686e+08.
[INFO DPO-0309] End of vertical swaps; objective is 4.535686e+08, improvement is 0.55 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 4.505490e+08.
[INFO DPO-0305] End of reordering; objective is 4.505490e+08, improvement is 0.67 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 619040 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 619040, swaps 101432, moves 157751 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 4.412581e+08, Scratch cost 4.332497e+08, Incremental cost 4.332497e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 4.332497e+08.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 1.81 percent.
[INFO DPO-0332] End of pass, Generator displacement called 619040 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 1238080, swaps 198906, moves 317190 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 4.332497e+08, Scratch cost 4.302615e+08, Incremental cost 4.302615e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 4.302615e+08.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 0.69 percent.
[INFO DPO-0328] End of random improver; improvement is 2.492094 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 15439 cell orientations for row compatibility.
[INFO DPO-0383] Performed 10020 cell flips.
[INFO DPO-0384] End of flipping; objective is 4.332268e+08, improvement is 1.45 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           239363.8 u
Final HPWL              213616.9 u
Delta HPWL                 -10.8 %

[INFO DPL-0020] Mirrored 908 instances
[INFO DPL-0021] HPWL before          213616.9 u
[INFO DPL-0022] HPWL after           213510.5 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
detailed place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/gen_sub_units_scm[3].sub_unit_i/_2403_/G ^
   0.46
_596_/CK ^
   0.00      0.00       0.46


==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _604_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.17                           rst_ni (net)
                  0.00    0.00    0.60 ^ input11/A (BUF_X32)
                  0.01    0.02    0.62 ^ input11/Z (BUF_X32)
   102  262.46                           net11 (net)
                  0.04    0.03    0.66 ^ _604_/RN (DFFR_X1)
                                  0.66   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _604_/CK (DFFR_X1)
                          0.24    0.24   library removal time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)


Startpoint: lut/gen_sub_units_scm[0].sub_unit_i/_2718_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[0].sub_unit_i/_2369_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v lut/gen_sub_units_scm[0].sub_unit_i/_2718_/GN (DLL_X1)
                  0.01    0.04    3.04 ^ lut/gen_sub_units_scm[0].sub_unit_i/_2718_/Q (DLL_X1)
     1    1.05                           lut/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[4].cg_i.en_latch (net)
                  0.01    0.00    3.04 ^ lut/gen_sub_units_scm[0].sub_unit_i/_2369_/A2 (AND2_X1)
                                  3.04   data arrival time

                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 v lut/gen_sub_units_scm[0].sub_unit_i/_2369_/A1 (AND2_X1)
                          0.00    3.00   clock gating hold time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -3.04   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _647_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _647_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _647_/CK (DFFR_X1)
                  0.01    0.09    0.09 v _647_/Q (DFFR_X1)
     2    2.56                           net65 (net)
                  0.01    0.00    0.09 v _499_/A2 (NAND2_X1)
                  0.01    0.02    0.10 ^ _499_/ZN (NAND2_X1)
     1    1.64                           _189_ (net)
                  0.01    0.00    0.10 ^ _501_/A1 (NAND2_X1)
                  0.01    0.01    0.11 v _501_/ZN (NAND2_X1)
     1    1.41                           _059_ (net)
                  0.01    0.00    0.11 v _647_/D (DFFR_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _647_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _604_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.17                           rst_ni (net)
                  0.00    0.00    0.60 ^ input11/A (BUF_X32)
                  0.01    0.02    0.62 ^ input11/Z (BUF_X32)
   102  262.46                           net11 (net)
                  0.04    0.03    0.66 ^ _604_/RN (DFFR_X1)
                                  0.66   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ _604_/CK (DFFR_X1)
                          0.05    6.05   library recovery time
                                  6.05   data required time
-----------------------------------------------------------------------------
                                  6.05   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  5.39   slack (MET)


Startpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2712_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2395_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v lut/gen_sub_units_scm[11].sub_unit_i/_2712_/GN (DLL_X1)
                  0.01    0.08    3.08 v lut/gen_sub_units_scm[11].sub_unit_i/_2712_/Q (DLL_X1)
     1    3.89                           lut/gen_sub_units_scm[11].sub_unit_i/gen_cg_word_iter[28].cg_i.en_latch (net)
                  0.01    0.00    3.08 v lut/gen_sub_units_scm[11].sub_unit_i/_2395_/A2 (AND2_X1)
                                  3.08   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2395_/A1 (AND2_X1)
                          0.00    6.00   clock gating setup time
                                  6.00   data required time
-----------------------------------------------------------------------------
                                  6.00   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                  2.92   slack (MET)


Startpoint: lut/_213_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[12].sub_unit_i/_2746_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lut/_213_/CK (DFFR_X2)
                  0.14    0.26    0.26 ^ lut/_213_/Q (DFFR_X2)
    57  134.07                           lut/wdata_a_q[8] (net)
                  0.15    0.02    0.28 ^ max_cap133/A (BUF_X16)
                  0.02    0.04    0.32 ^ max_cap133/Z (BUF_X16)
    58   97.00                           net133 (net)
                  0.02    0.01    0.32 ^ max_length132/A (BUF_X16)
                  0.01    0.02    0.35 ^ max_length132/Z (BUF_X16)
    55  107.77                           net132 (net)
                  0.04    0.03    0.38 ^ wire129/A (BUF_X16)
                  0.01    0.03    0.41 ^ wire129/Z (BUF_X16)
    75  124.13                           net129 (net)
                  0.04    0.03    0.44 ^ max_cap128/A (BUF_X16)
                  0.01    0.03    0.48 ^ max_cap128/Z (BUF_X16)
    57   86.55                           net128 (net)
                  0.02    0.01    0.49 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2746_/D (DLH_X1)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2746_/G (DLH_X1)
                          0.49    0.49   time borrowed from endpoint
                                  0.49   data required time
-----------------------------------------------------------------------------
                                  0.49   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       3.00
library setup time                     -0.02
--------------------------------------------
max time borrow                         2.98
actual time borrow                      0.49
--------------------------------------------



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _604_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.17                           rst_ni (net)
                  0.00    0.00    0.60 ^ input11/A (BUF_X32)
                  0.01    0.02    0.62 ^ input11/Z (BUF_X32)
   102  262.46                           net11 (net)
                  0.04    0.03    0.66 ^ _604_/RN (DFFR_X1)
                                  0.66   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ _604_/CK (DFFR_X1)
                          0.05    6.05   library recovery time
                                  6.05   data required time
-----------------------------------------------------------------------------
                                  6.05   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  5.39   slack (MET)


Startpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2712_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2395_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v lut/gen_sub_units_scm[11].sub_unit_i/_2712_/GN (DLL_X1)
                  0.01    0.08    3.08 v lut/gen_sub_units_scm[11].sub_unit_i/_2712_/Q (DLL_X1)
     1    3.89                           lut/gen_sub_units_scm[11].sub_unit_i/gen_cg_word_iter[28].cg_i.en_latch (net)
                  0.01    0.00    3.08 v lut/gen_sub_units_scm[11].sub_unit_i/_2395_/A2 (AND2_X1)
                                  3.08   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2395_/A1 (AND2_X1)
                          0.00    6.00   clock gating setup time
                                  6.00   data required time
-----------------------------------------------------------------------------
                                  6.00   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                  2.92   slack (MET)


Startpoint: lut/_213_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[12].sub_unit_i/_2746_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lut/_213_/CK (DFFR_X2)
                  0.14    0.26    0.26 ^ lut/_213_/Q (DFFR_X2)
    57  134.07                           lut/wdata_a_q[8] (net)
                  0.15    0.02    0.28 ^ max_cap133/A (BUF_X16)
                  0.02    0.04    0.32 ^ max_cap133/Z (BUF_X16)
    58   97.00                           net133 (net)
                  0.02    0.01    0.32 ^ max_length132/A (BUF_X16)
                  0.01    0.02    0.35 ^ max_length132/Z (BUF_X16)
    55  107.77                           net132 (net)
                  0.04    0.03    0.38 ^ wire129/A (BUF_X16)
                  0.01    0.03    0.41 ^ wire129/Z (BUF_X16)
    75  124.13                           net129 (net)
                  0.04    0.03    0.44 ^ max_cap128/A (BUF_X16)
                  0.01    0.03    0.48 ^ max_cap128/Z (BUF_X16)
    57   86.55                           net128 (net)
                  0.02    0.01    0.49 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2746_/D (DLH_X1)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2746_/G (DLH_X1)
                          0.49    0.49   time borrowed from endpoint
                                  0.49   data required time
-----------------------------------------------------------------------------
                                  0.49   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       3.00
library setup time                     -0.02
--------------------------------------------
max time borrow                         2.98
actual time borrow                      0.49
--------------------------------------------



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
lut/_213_/Q                           120.85  134.07  -13.22 (VIOLATED)
lut/_212_/Q                           120.85  130.44   -9.59 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.055099427700042725

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2775

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-13.215421676635742

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1094

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 2

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.4910

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.79e-03   1.79e-04   2.75e-04   5.25e-03  45.5%
Combinational          1.40e-03   4.36e-03   5.40e-04   6.29e-03  54.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.19e-03   4.54e-03   8.15e-04   1.15e-02 100.0%
                          53.6%      39.3%       7.1%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 46547 u^2 40% utilization.

Elapsed time: 0:22.48[h:]min:sec. CPU time: user 22.36 sys 0.11 (99%). Peak memory: 258932KB.
