
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /mnt/software/xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/mnt/software/xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'spouget' on host 'amx2' (Linux_x86_64 version 5.15.0-119-generic) on Tue Sep 17 02:42:30 PDT 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/spouget/CodeGenerationGurobiTree/gemm_MEDIUM'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'vitis.tcl'
INFO: [HLS 200-1510] Running: source vitis.tcl
INFO: [HLS 200-1510] Running: open_project kernel_nlp 
INFO: [HLS 200-10] Creating and opening project '/home/spouget/CodeGenerationGurobiTree/gemm_MEDIUM/kernel_nlp'.
INFO: [HLS 200-1510] Running: set_top kernel_nlp 
INFO: [HLS 200-1510] Running: add_files code_generated.cpp -cflags  -O3 -D XILINX  
INFO: [HLS 200-10] Adding design file 'code_generated.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb csim.cpp 
INFO: [HLS 200-10] Adding test bench file 'csim.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/spouget/CodeGenerationGurobiTree/gemm_MEDIUM/kernel_nlp/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_nlp 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 242.848 MB.
INFO: [HLS 200-10] Analyzing design file 'code_generated.cpp' ... 
WARNING: [HLS 207-5568] Unsupported interface port data type in '#pragma HLS interface m_axi' (code_generated.cpp:124:34)
WARNING: [HLS 207-5568] Unsupported interface port data type in '#pragma HLS interface m_axi' (code_generated.cpp:125:34)
WARNING: [HLS 207-5292] unused parameter 'alpha' (code_generated.cpp:78:37)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:78:63)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:78:82)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:78:99)
WARNING: [HLS 207-5292] unused parameter 'beta' (code_generated.cpp:97:88)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:97:101)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:97:120)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:97:137)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.29 seconds. CPU system time: 0.63 seconds. Elapsed time: 6.3 seconds; current allocated memory: 246.207 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 854 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62,786 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,302 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,012 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,872 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 2,556,744 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 108,179 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 108,180 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 108,300 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96,983 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 95,989 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 95,980 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 95,980 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 95,980 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96,011 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96,064 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_106_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:106:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_107_6' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:107:47)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_108_7' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:108:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_85_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:85:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_86_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:86:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_106_5' (code_generated.cpp:106:20) in function 'task1' completely with a factor of 20 (code_generated.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_6' (code_generated.cpp:107:47) in function 'task1' completely with a factor of 50 (code_generated.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_108_7' (code_generated.cpp:108:43) in function 'task1' completely with a factor of 5 (code_generated.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_85_4' (code_generated.cpp:85:19) in function 'task0' completely with a factor of 50 (code_generated.cpp:78:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_86_5' (code_generated.cpp:86:38) in function 'task0' completely with a factor of 20 (code_generated.cpp:78:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_C(float (*) [220], hls::vector<float, 4ul>*)' (code_generated.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_A(float (*) [240], hls::vector<float, 16ul>*)' (code_generated.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_B(float (*) [220], hls::vector<float, 4ul>*)' (code_generated.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'store_C(float (*) [220], hls::vector<float, 4ul>*)' (code_generated.cpp:63:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 50 on dimension 1. Cyclic partitioning with factor 20 on dimension 2. (code_generated.cpp:136:8)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 50 on dimension 1. Cyclic partitioning with factor 20 on dimension 2. (code_generated.cpp:137:11)
INFO: [HLS 214-248] Applying array_partition to 'B': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 200 on dimension 2. (code_generated.cpp:138:11)
INFO: [HLS 214-241] Aggregating maxi variable 'vC' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vA' with compact=none mode in 512-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vB' with compact=none mode in 128-bits
INFO: [HLS 214-115] Multiple burst reads of length 11000 and bit width 128 in loop 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) has been inferred on bundle 'kernel_C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:14:19)
INFO: [HLS 214-115] Multiple burst reads of length 3000 and bit width 512 in loop 'VITIS_LOOP_27_1'(code_generated.cpp:27:19) has been inferred on bundle 'kernel_A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:27:19)
INFO: [HLS 214-115] Multiple burst reads of length 13200 and bit width 128 in loop 'VITIS_LOOP_52_1'(code_generated.cpp:52:19) has been inferred on bundle 'kernel_B'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:52:19)
INFO: [HLS 214-115] Multiple burst writes of length 11000 and bit width 128 in loop 'VITIS_LOOP_65_1'(code_generated.cpp:65:19) has been inferred on bundle 'kernel_C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:65:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 317.5 seconds. CPU system time: 2.59 seconds. Elapsed time: 343.97 seconds; current allocated memory: 259.578 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 259.578 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 209 seconds. CPU system time: 0.24 seconds. Elapsed time: 209.36 seconds; current allocated memory: 662.312 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 56.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 56.46 seconds; current allocated memory: 662.312 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'task1' (code_generated.cpp:101:51)...5000 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 412.05 seconds. CPU system time: 0.35 seconds. Elapsed time: 412.45 seconds; current allocated memory: 878.055 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_103_3'(code_generated.cpp:103:31) and 'VITIS_LOOP_104_4'(code_generated.cpp:104:35) in function 'task1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_81_1'(code_generated.cpp:81:22) and 'VITIS_LOOP_83_3'(code_generated.cpp:83:30) in function 'task0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_65_1'(code_generated.cpp:65:19) and 'VITIS_LOOP_66_2'(code_generated.cpp:66:26) in function 'store_C' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) and 'VITIS_LOOP_15_2'(code_generated.cpp:15:26) in function 'load_C' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_52_1'(code_generated.cpp:52:19) and 'VITIS_LOOP_53_2'(code_generated.cpp:53:26) in function 'load_B' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_27_1'(code_generated.cpp:27:19) and 'VITIS_LOOP_28_2'(code_generated.cpp:28:26) in function 'load_A' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_103_3' (code_generated.cpp:103:31) in function 'task1' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_1' (code_generated.cpp:101:23) in function 'task1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_1' (code_generated.cpp:81:22) in function 'task0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_65_1' (code_generated.cpp:65:19) in function 'store_C'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (code_generated.cpp:14:19) in function 'load_C'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_52_1' (code_generated.cpp:52:19) in function 'load_B'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_1' (code_generated.cpp:27:19) in function 'load_A'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 867.24 seconds. CPU system time: 0.78 seconds. Elapsed time: 871.11 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_nlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 134.73 seconds. CPU system time: 0.69 seconds. Elapsed time: 141.33 seconds; current allocated memory: 1.536 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.09 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.17 seconds; current allocated memory: 1.552 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.83 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1_VITIS_LOOP_28_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_27_1_VITIS_LOOP_28_2'
WARNING: [HLS 200-871] Estimated clock period (3.098 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [1012]  (0.387 ns)
	'load' operation 4 bit ('indvar_load', code_generated.cpp:28) on local variable 'indvar' [1016]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln28', code_generated.cpp:28) [1028]  (0.708 ns)
	'select' operation 8 bit ('select_ln27_1', code_generated.cpp:27) [1030]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln27', code_generated.cpp:27) [1032]  (1.700 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 120.83 seconds. CPU system time: 0.45 seconds. Elapsed time: 129.02 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.46 seconds. CPU system time: 0.12 seconds. Elapsed time: 14.86 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.86 seconds. CPU system time: 0.18 seconds. Elapsed time: 8.59 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 5.09 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1_VITIS_LOOP_53_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_52_1_VITIS_LOOP_53_2'
WARNING: [HLS 200-871] Estimated clock period (3.096 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [1012]  (0.387 ns)
	'load' operation 6 bit ('indvar_load', code_generated.cpp:53) on local variable 'indvar' [1016]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln53', code_generated.cpp:53) [1028]  (0.706 ns)
	'select' operation 8 bit ('select_ln52_1', code_generated.cpp:52) [1030]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln52', code_generated.cpp:52) [1032]  (1.700 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 29.18 seconds. CPU system time: 0.08 seconds. Elapsed time: 37 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.95 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.28 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.4 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln89) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1_VITIS_LOOP_83_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_81_1_VITIS_LOOP_83_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 14.99 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.98 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task1_Pipeline_VITIS_LOOP_104_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
WARNING: [HLS 200-880] The II Violation in module 'task1_Pipeline_VITIS_LOOP_104_4' (loop 'VITIS_LOOP_104_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('add43_4972975_write_ln112', code_generated.cpp:112) of variable 'add43_s', code_generated.cpp:112 on local variable 'add43_4972975' and 'load' operation 32 bit ('add43_4972975_load', code_generated.cpp:112) on local variable 'add43_4972975'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'task1_Pipeline_VITIS_LOOP_104_4' (loop 'VITIS_LOOP_104_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('add43_4972975_write_ln112', code_generated.cpp:112) of variable 'add43_s', code_generated.cpp:112 on local variable 'add43_4972975' and 'load' operation 32 bit ('add43_4972975_load', code_generated.cpp:112) on local variable 'add43_4972975'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'task1_Pipeline_VITIS_LOOP_104_4' (loop 'VITIS_LOOP_104_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('add43_4972975_write_ln112', code_generated.cpp:112) of variable 'add43_s', code_generated.cpp:112 on local variable 'add43_4972975' and 'load' operation 32 bit ('add43_4972975_load', code_generated.cpp:112) on local variable 'add43_4972975'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'task1_Pipeline_VITIS_LOOP_104_4' (loop 'VITIS_LOOP_104_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('add43_4972975_write_ln112', code_generated.cpp:112) of variable 'add43_s', code_generated.cpp:112 on local variable 'add43_4972975' and 'load' operation 32 bit ('add43_4972975_load', code_generated.cpp:112) on local variable 'add43_4972975'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'task1_Pipeline_VITIS_LOOP_104_4' (loop 'VITIS_LOOP_104_4'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('add43_4972975_write_ln112', code_generated.cpp:112) of variable 'add43_s', code_generated.cpp:112 on local variable 'add43_4972975' and 'load' operation 32 bit ('add43_4972975_load', code_generated.cpp:112) on local variable 'add43_4972975'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 41, loop 'VITIS_LOOP_104_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1517.45 seconds. CPU system time: 1.05 seconds. Elapsed time: 1531.08 seconds; current allocated memory: 2.114 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 27.05 seconds. CPU system time: 0.21 seconds. Elapsed time: 31.35 seconds; current allocated memory: 2.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_31) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.78 seconds. CPU system time: 0.22 seconds. Elapsed time: 13.13 seconds; current allocated memory: 2.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 8.33 seconds; current allocated memory: 2.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln69) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_1_VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_65_1_VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 23.8 seconds. CPU system time: 0.06 seconds. Elapsed time: 31.02 seconds; current allocated memory: 2.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.26 seconds; current allocated memory: 2.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.33 seconds; current allocated memory: 2.170 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.65 seconds; current allocated memory: 2.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.14 seconds; current allocated memory: 2.200 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.76 seconds. CPU system time: 0.09 seconds. Elapsed time: 9.33 seconds; current allocated memory: 2.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' pipeline 'VITIS_LOOP_14_1_VITIS_LOOP_15_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' is 6272, found 20 HDL expressions with this fanout: (trunc_ln15_fu_16482_p1 == 5'd18), (trunc_ln15_fu_16482_p1 == 5'd17), (trunc_ln15_fu_16482_p1 == 5'd16), (trunc_ln15_fu_16482_p1 == 5'd15), (trunc_ln15_fu_16482_p1 == 5'd14), (trunc_ln15_fu_16482_p1 == 5'd13), (trunc_ln15_fu_16482_p1 == 5'd12), (trunc_ln15_fu_16482_p1 == 5'd11), (trunc_ln15_fu_16482_p1 == 5'd10), (trunc_ln15_fu_16482_p1 == 5'd9), (trunc_ln15_fu_16482_p1 == 5'd8), (trunc_ln15_fu_16482_p1 == 5'd7), (trunc_ln15_fu_16482_p1 == 5'd6), (trunc_ln15_fu_16482_p1 == 5'd5), (trunc_ln15_fu_16482_p1 == 5'd4), (trunc_ln15_fu_16482_p1 == 5'd3), (trunc_ln15_fu_16482_p1 == 5'd2), (trunc_ln15_fu_16482_p1 == 5'd1), (trunc_ln15_fu_16482_p1 == 5'd0), (1'b1 == ap_condition_19417)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_4ns_4ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_6ns_5_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_7ns_6_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.49 seconds. CPU system time: 0.1 seconds. Elapsed time: 27.95 seconds; current allocated memory: 2.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_C' is 40000 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.84 seconds. CPU system time: 0.36 seconds. Elapsed time: 13.3 seconds; current allocated memory: 2.401 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2' pipeline 'VITIS_LOOP_27_1_VITIS_LOOP_28_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_kernel_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_kernel_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_kernel_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_kernel_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_kernel_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_kernel_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_kernel_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_kernel_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_kernel_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_kernel_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_kernel_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_kernel_A_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2' is 29792, found 20 HDL expressions with this fanout: (1'b1 == ap_condition_44129), (trunc_ln28_fu_137088_p1 == 5'd18), (trunc_ln28_fu_137088_p1 == 5'd17), (trunc_ln28_fu_137088_p1 == 5'd12), (trunc_ln28_fu_137088_p1 == 5'd16), (trunc_ln28_fu_137088_p1 == 5'd15), (trunc_ln28_fu_137088_p1 == 5'd14), (trunc_ln28_fu_137088_p1 == 5'd13), (trunc_ln28_fu_137088_p1 == 5'd10), (trunc_ln28_fu_137088_p1 == 5'd11), (trunc_ln28_fu_137088_p1 == 5'd8), (trunc_ln28_fu_137088_p1 == 5'd9), (trunc_ln28_fu_137088_p1 == 5'd3), (trunc_ln28_fu_137088_p1 == 5'd7), (trunc_ln28_fu_137088_p1 == 5'd6), (trunc_ln28_fu_137088_p1 == 5'd5), (trunc_ln28_fu_137088_p1 == 5'd4), (trunc_ln28_fu_137088_p1 == 5'd2), (trunc_ln28_fu_137088_p1 == 5'd1), (trunc_ln28_fu_137088_p1 == 5'd0)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_6ns_5_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_7ns_6_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.91 seconds. CPU system time: 0.25 seconds. Elapsed time: 37.07 seconds; current allocated memory: 2.669 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_A' is 40000 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.51 seconds. CPU system time: 1.23 seconds. Elapsed time: 15.67 seconds; current allocated memory: 3.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' pipeline 'VITIS_LOOP_52_1_VITIS_LOOP_53_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' is 6272, found 5 HDL expressions with this fanout: (1'b1 == ap_condition_18565), (1'b1 == ap_condition_18596), (1'b1 == ap_condition_18575), (1'b1 == ap_condition_18580), (1'b1 == ap_condition_18570)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.13 seconds. Elapsed time: 25.49 seconds; current allocated memory: 3.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_B' is 41000 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_B'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.84 seconds. CPU system time: 0.32 seconds. Elapsed time: 8.28 seconds; current allocated memory: 3.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task0' pipeline 'VITIS_LOOP_81_1_VITIS_LOOP_83_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task0' is 68006 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1000 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_4ns_4ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.11 seconds. Elapsed time: 10.24 seconds; current allocated memory: 3.502 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task1_Pipeline_VITIS_LOOP_104_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task1_Pipeline_VITIS_LOOP_104_4' pipeline 'VITIS_LOOP_104_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task1_Pipeline_VITIS_LOOP_104_4' is 56032 from HDL expression: ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 834 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 875 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 100 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 250 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task1_Pipeline_VITIS_LOOP_104_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 39.95 seconds. CPU system time: 0.49 seconds. Elapsed time: 55.88 seconds; current allocated memory: 3.778 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'task1' is 39000 from HDL expression: (1'b1 == ap_CS_fsm_state8)
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 875 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_4ns_4ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 15.44 seconds. CPU system time: 0.99 seconds. Elapsed time: 30.17 seconds; current allocated memory: 4.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_65_1_VITIS_LOOP_66_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2/m_axi_kernel_C_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2/m_axi_kernel_C_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2/m_axi_kernel_C_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2/m_axi_kernel_C_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2/m_axi_kernel_C_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2/m_axi_kernel_C_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2/m_axi_kernel_C_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2/m_axi_kernel_C_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2/m_axi_kernel_C_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2/m_axi_kernel_C_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2/m_axi_kernel_C_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2/m_axi_kernel_C_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2/m_axi_kernel_C_BREADY' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2' is 192146 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_4ns_4ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_101_6_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_41_5_32_1_1': 200 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_6ns_5_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_7ns_6_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.65 seconds. CPU system time: 0.32 seconds. Elapsed time: 45.18 seconds; current allocated memory: 4.413 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_C' is 7000 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.53 seconds. CPU system time: 0.15 seconds. Elapsed time: 9.8 seconds; current allocated memory: 4.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/alpha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_nlp' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'alpha', 'beta', 'vC', 'vA', 'vB' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp' is 111875 from HDL expression: (1'b1 == ap_CS_fsm_state7)
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 875 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp'.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_C_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_B_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.49 seconds. CPU system time: 0.84 seconds. Elapsed time: 420.27 seconds; current allocated memory: 4.725 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 9.98 seconds. CPU system time: 1.09 seconds. Elapsed time: 11.96 seconds; current allocated memory: 4.859 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 24.29 seconds. CPU system time: 0.64 seconds. Elapsed time: 26.63 seconds; current allocated memory: 5.080 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_nlp.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_nlp.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 322.79 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3884.53 seconds. CPU system time: 15.07 seconds. Elapsed time: 4692.17 seconds; current allocated memory: 4.844 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/software/xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_nlp_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_nlp_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_nlp_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_nlp_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/software/xilinx/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Sep 17 04:04:25 2024...
INFO: [HLS 200-802] Generated output file kernel_nlp/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 191.13 seconds. CPU system time: 2.26 seconds. Elapsed time: 220.39 seconds; current allocated memory: 23.113 MB.
INFO: [HLS 200-1510] Running: close_project 
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 4079.47 seconds. Total CPU system time: 18.57 seconds. Total elapsed time: 4930.22 seconds; peak allocated memory: 5.103 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Sep 17 04:04:40 2024...
