Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Jan  4 09:44:47 2022
| Host         : ubuntu running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file openMSP430_fpga_timing_summary_routed.rpt -pb openMSP430_fpga_timing_summary_routed.pb -rpx openMSP430_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : openMSP430_fpga
| Device       : 7a75t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 117 register/latch pins with no clock driven by root clock pin: leon3_system_1/ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/u0/TCK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 232 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.071      -69.729                     35                34296        0.065        0.000                      0                34294        0.000        0.000                       0                 13822  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                            ------------         ----------      --------------
ETH_REFCLK                                                                                                                                                       {0.000 10.000}       20.000          50.000          
USER_CLOCK                                                                                                                                                       {0.000 10.416}       20.833          48.001          
  CLKFBIN                                                                                                                                                        {0.000 10.416}       20.833          48.001          
  clk_nobuf                                                                                                                                                      {0.000 2.500}        5.000           200.003         
    freq_refclk                                                                                                                                                  {0.000 0.625}        1.250           800.013         
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {0.000 1.250}        2.500           400.006         
        iserdes_clkdiv                                                                                                                                           {0.000 5.000}        10.000          100.002         
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {0.000 1.250}        2.500           400.006         
        iserdes_clkdiv_1                                                                                                                                         {0.000 5.000}        10.000          100.002         
    mem_refclk                                                                                                                                                   {0.000 1.250}        2.500           400.006         
      oserdes_clk                                                                                                                                                {0.000 1.250}        2.500           400.006         
        oserdes_clkdiv                                                                                                                                           {0.000 2.500}        5.000           200.003         
      oserdes_clk_1                                                                                                                                              {0.000 1.250}        2.500           400.006         
        oserdes_clkdiv_1                                                                                                                                         {0.000 2.500}        5.000           200.003         
      oserdes_clk_2                                                                                                                                              {0.000 1.250}        2.500           400.006         
        oserdes_clkdiv_2                                                                                                                                         {0.000 5.000}        10.000          100.002         
      oserdes_clk_3                                                                                                                                              {0.000 1.250}        2.500           400.006         
        oserdes_clkdiv_3                                                                                                                                         {0.000 5.000}        10.000          100.002         
    pll_clk3_out                                                                                                                                                 {0.000 5.000}        10.000          100.002         
      clk_pll_i                                                                                                                                                  {0.000 5.000}        10.000          100.002         
    pll_clkfbout                                                                                                                                                 {0.000 2.500}        5.000           200.003         
    sync_pulse                                                                                                                                                   {1.094 3.594}        39.999          25.000          
dco_clk                                                                                                                                                          {0.000 20.833}       41.666          24.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ETH_REFCLK                                                                                                                                                            13.902        0.000                      0                  662        0.141        0.000                      0                  662        9.500        0.000                       0                   330  
USER_CLOCK                                                                                                                                                                                                                                                                                                         5.416        0.000                       0                     2  
  CLKFBIN                                                                                                                                                                                                                                                                                                         19.584        0.000                       0                     2  
  clk_nobuf                                                                                                                                                            2.882        0.000                      0                  126        0.121        0.000                      0                  126        0.264        0.000                       0                    65  
    freq_refclk                                                                                                                                                                                                                                                                                                    0.001        0.000                       0                     8  
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk                                                                                                                                                    1.029        0.000                       0                    16  
        iserdes_clkdiv                                                                                                                                                 8.192        0.000                      0                   33        0.071        0.000                      0                   33        2.850        0.000                       0                     9  
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk                                                                                                                                                    1.029        0.000                       0                    16  
        iserdes_clkdiv_1                                                                                                                                               8.263        0.000                      0                   33        0.071        0.000                      0                   33        2.850        0.000                       0                     9  
    mem_refclk                                                                                                                                                         1.415        0.000                      0                    1        0.336        0.000                      0                    1        0.715        0.000                       0                     8  
      oserdes_clk                                                                                                                                                      1.198        0.000                      0                    4        0.409        0.000                      0                    4        1.026        0.000                       0                    12  
        oserdes_clkdiv                                                                                                                                                 3.871        0.000                      0                   36        0.088        0.000                      0                   36        0.000        0.000                       0                    11  
      oserdes_clk_1                                                                                                                                                    1.183        0.000                      0                    4        0.414        0.000                      0                    4        1.026        0.000                       0                    12  
        oserdes_clkdiv_1                                                                                                                                               3.860        0.000                      0                   36        0.092        0.000                      0                   36        0.000        0.000                       0                    11  
      oserdes_clk_2                                                                                                                                                                                                                                                                                                1.026        0.000                       0                    11  
        oserdes_clkdiv_2                                                                                                                                               8.846        0.000                      0                   40        0.090        0.000                      0                   40        2.850        0.000                       0                    11  
      oserdes_clk_3                                                                                                                                                                                                                                                                                                1.029        0.000                       0                    12  
        oserdes_clkdiv_3                                                                                                                                               8.540        0.000                      0                   48        0.084        0.000                      0                   48        2.850        0.000                       0                    13  
    pll_clk3_out                                                                                                                                                                                                                                                                                                   3.000        0.000                       0                     3  
      clk_pll_i                                                                                                                                                       -2.128      -11.273                     15                28347        0.065        0.000                      0                28347        2.850        0.000                       0                 11835  
    pll_clkfbout                                                                                                                                                                                                                                                                                                   3.751        0.000                       0                     2  
    sync_pulse                                                                                                                                                                                                                                                                                                     1.428        0.000                       0                     8  
dco_clk                                                                                                                                                               16.508        0.000                      0                 3430        0.104        0.000                      0                 3430       20.333        0.000                       0                  1416  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                 To Clock                                                                                                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                 --------                                                                                                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pll_i                                                                                                                                                  ETH_REFCLK                                                                                                                                                       1.726        0.000                      0                   86        0.597        0.000                      0                   86  
dco_clk                                                                                                                                                    USER_CLOCK                                                                                                                                                      18.079        0.000                      0                    1        1.123        0.000                      0                    1  
clk_pll_i                                                                                                                                                  clk_nobuf                                                                                                                                                       17.813        0.000                      0                    1                                                                        
clk_pll_i                                                                                                                                                  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk        8.202        0.000                      0                    8       38.143        0.000                      0                    8  
clk_pll_i                                                                                                                                                  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk        9.047        0.000                      0                    8       37.882        0.000                      0                    8  
sync_pulse                                                                                                                                                 mem_refclk                                                                                                                                                       0.994        0.000                      0                    1        0.690        0.000                      0                    1  
oserdes_clk                                                                                                                                                oserdes_clkdiv                                                                                                                                                   1.703        0.000                      0                   15        0.095        0.000                      0                   15  
oserdes_clk_1                                                                                                                                              oserdes_clkdiv_1                                                                                                                                                 1.703        0.000                      0                   15        0.095        0.000                      0                   15  
oserdes_clk_2                                                                                                                                              oserdes_clkdiv_2                                                                                                                                                 1.703        0.000                      0                   11        0.095        0.000                      0                   11  
oserdes_clk_3                                                                                                                                              oserdes_clkdiv_3                                                                                                                                                 1.703        0.000                      0                   13        0.095        0.000                      0                   13  
ETH_REFCLK                                                                                                                                                 clk_pll_i                                                                                                                                                       -0.962       -1.273                      4                  183        0.072        0.000                      0                  183  
clk_nobuf                                                                                                                                                  clk_pll_i                                                                                                                                                       17.414        0.000                      0                   12        0.096        0.000                      0                   12  
dco_clk                                                                                                                                                    clk_pll_i                                                                                                                                                       -2.713       -8.826                      4                    4        0.962        0.000                      0                    4  
clk_pll_i                                                                                                                                                  dco_clk                                                                                                                                                         -5.071       -9.859                      2                    2        1.406        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pll_i          ETH_REFCLK               3.485        0.000                      0                   12        1.414        0.000                      0                   12  
**async_default**  clk_pll_i          clk_pll_i                3.031        0.000                      0                   30        0.545        0.000                      0                   30  
**async_default**  dco_clk            clk_pll_i               -3.697      -39.770                     14                   14        1.640        0.000                      0                   14  
**async_default**  dco_clk            dco_clk                 33.756        0.000                      0                 1246        0.457        0.000                      0                 1246  
**default**        clk_pll_i                                   2.745        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ETH_REFCLK
  To Clock:  ETH_REFCLK

Setup :            0  Failing Endpoints,  Worst Slack       13.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.902ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[zero]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][12]/CE
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ETH_REFCLK rise@20.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        5.928ns  (logic 1.102ns (18.591%)  route 4.826ns (81.409%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 24.480 - 20.000 ) 
    Source Clock Delay      (SCD):    4.712ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.111    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.192 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.520     4.712    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X67Y37         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[zero]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y37         FDRE (Prop_fdre_C_Q)         0.348     5.060 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[zero]/Q
                         net (fo=13, routed)          1.184     6.243    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[zero]__0
    SLICE_X72Y33         LUT4 (Prop_lut4_I2_O)        0.242     6.485 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_sequential_gmiimode0.r[rx_state][2]_i_3/O
                         net (fo=10, routed)          0.807     7.292    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/dv11_in
    SLICE_X76Y36         LUT6 (Prop_lut6_I0_O)        0.105     7.397 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[data][27]_i_2/O
                         net (fo=5, routed)           0.806     8.203    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[data][27]_i_2_n_0
    SLICE_X76Y37         LUT4 (Prop_lut4_I3_O)        0.121     8.324 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[status][3]_i_2/O
                         net (fo=4, routed)           1.042     9.366    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/write_req
    SLICE_X73Y40         LUT4 (Prop_lut4_I0_O)        0.286     9.652 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[dataout][31]_i_1/O
                         net (fo=32, routed)          0.988    10.640    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/v[dataout]
    SLICE_X80Y39         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000    20.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.336    21.336 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.620    22.956    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.033 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.447    24.480    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X80Y39         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][12]/C
                         clock pessimism              0.232    24.713    
                         clock uncertainty           -0.035    24.677    
    SLICE_X80Y39         FDRE (Setup_fdre_C_CE)      -0.136    24.541    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][12]
  -------------------------------------------------------------------
                         required time                         24.541    
                         arrival time                         -10.640    
  -------------------------------------------------------------------
                         slack                                 13.902    

Slack (MET) :             13.902ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[zero]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][15]/CE
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ETH_REFCLK rise@20.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        5.928ns  (logic 1.102ns (18.591%)  route 4.826ns (81.409%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 24.480 - 20.000 ) 
    Source Clock Delay      (SCD):    4.712ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.111    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.192 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.520     4.712    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X67Y37         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[zero]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y37         FDRE (Prop_fdre_C_Q)         0.348     5.060 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[zero]/Q
                         net (fo=13, routed)          1.184     6.243    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[zero]__0
    SLICE_X72Y33         LUT4 (Prop_lut4_I2_O)        0.242     6.485 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_sequential_gmiimode0.r[rx_state][2]_i_3/O
                         net (fo=10, routed)          0.807     7.292    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/dv11_in
    SLICE_X76Y36         LUT6 (Prop_lut6_I0_O)        0.105     7.397 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[data][27]_i_2/O
                         net (fo=5, routed)           0.806     8.203    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[data][27]_i_2_n_0
    SLICE_X76Y37         LUT4 (Prop_lut4_I3_O)        0.121     8.324 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[status][3]_i_2/O
                         net (fo=4, routed)           1.042     9.366    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/write_req
    SLICE_X73Y40         LUT4 (Prop_lut4_I0_O)        0.286     9.652 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[dataout][31]_i_1/O
                         net (fo=32, routed)          0.988    10.640    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/v[dataout]
    SLICE_X80Y39         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000    20.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.336    21.336 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.620    22.956    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.033 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.447    24.480    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X80Y39         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][15]/C
                         clock pessimism              0.232    24.713    
                         clock uncertainty           -0.035    24.677    
    SLICE_X80Y39         FDRE (Setup_fdre_C_CE)      -0.136    24.541    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][15]
  -------------------------------------------------------------------
                         required time                         24.541    
                         arrival time                         -10.640    
  -------------------------------------------------------------------
                         slack                                 13.902    

Slack (MET) :             13.973ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[zero]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][11]/CE
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ETH_REFCLK rise@20.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        5.857ns  (logic 1.102ns (18.815%)  route 4.755ns (81.185%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 24.480 - 20.000 ) 
    Source Clock Delay      (SCD):    4.712ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.111    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.192 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.520     4.712    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X67Y37         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[zero]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y37         FDRE (Prop_fdre_C_Q)         0.348     5.060 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[zero]/Q
                         net (fo=13, routed)          1.184     6.243    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[zero]__0
    SLICE_X72Y33         LUT4 (Prop_lut4_I2_O)        0.242     6.485 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_sequential_gmiimode0.r[rx_state][2]_i_3/O
                         net (fo=10, routed)          0.807     7.292    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/dv11_in
    SLICE_X76Y36         LUT6 (Prop_lut6_I0_O)        0.105     7.397 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[data][27]_i_2/O
                         net (fo=5, routed)           0.806     8.203    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[data][27]_i_2_n_0
    SLICE_X76Y37         LUT4 (Prop_lut4_I3_O)        0.121     8.324 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[status][3]_i_2/O
                         net (fo=4, routed)           1.042     9.366    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/write_req
    SLICE_X73Y40         LUT4 (Prop_lut4_I0_O)        0.286     9.652 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[dataout][31]_i_1/O
                         net (fo=32, routed)          0.917    10.569    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/v[dataout]
    SLICE_X78Y39         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000    20.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.336    21.336 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.620    22.956    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.033 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.447    24.480    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X78Y39         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][11]/C
                         clock pessimism              0.232    24.713    
                         clock uncertainty           -0.035    24.677    
    SLICE_X78Y39         FDRE (Setup_fdre_C_CE)      -0.136    24.541    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][11]
  -------------------------------------------------------------------
                         required time                         24.541    
                         arrival time                         -10.569    
  -------------------------------------------------------------------
                         slack                                 13.973    

Slack (MET) :             13.973ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[zero]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][13]/CE
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ETH_REFCLK rise@20.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        5.857ns  (logic 1.102ns (18.815%)  route 4.755ns (81.185%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 24.480 - 20.000 ) 
    Source Clock Delay      (SCD):    4.712ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.111    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.192 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.520     4.712    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X67Y37         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[zero]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y37         FDRE (Prop_fdre_C_Q)         0.348     5.060 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[zero]/Q
                         net (fo=13, routed)          1.184     6.243    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[zero]__0
    SLICE_X72Y33         LUT4 (Prop_lut4_I2_O)        0.242     6.485 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_sequential_gmiimode0.r[rx_state][2]_i_3/O
                         net (fo=10, routed)          0.807     7.292    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/dv11_in
    SLICE_X76Y36         LUT6 (Prop_lut6_I0_O)        0.105     7.397 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[data][27]_i_2/O
                         net (fo=5, routed)           0.806     8.203    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[data][27]_i_2_n_0
    SLICE_X76Y37         LUT4 (Prop_lut4_I3_O)        0.121     8.324 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[status][3]_i_2/O
                         net (fo=4, routed)           1.042     9.366    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/write_req
    SLICE_X73Y40         LUT4 (Prop_lut4_I0_O)        0.286     9.652 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[dataout][31]_i_1/O
                         net (fo=32, routed)          0.917    10.569    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/v[dataout]
    SLICE_X78Y39         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000    20.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.336    21.336 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.620    22.956    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.033 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.447    24.480    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X78Y39         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][13]/C
                         clock pessimism              0.232    24.713    
                         clock uncertainty           -0.035    24.677    
    SLICE_X78Y39         FDRE (Setup_fdre_C_CE)      -0.136    24.541    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][13]
  -------------------------------------------------------------------
                         required time                         24.541    
                         arrival time                         -10.569    
  -------------------------------------------------------------------
                         slack                                 13.973    

Slack (MET) :             13.973ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[zero]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][16]/CE
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ETH_REFCLK rise@20.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        5.857ns  (logic 1.102ns (18.815%)  route 4.755ns (81.185%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 24.480 - 20.000 ) 
    Source Clock Delay      (SCD):    4.712ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.111    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.192 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.520     4.712    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X67Y37         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[zero]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y37         FDRE (Prop_fdre_C_Q)         0.348     5.060 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[zero]/Q
                         net (fo=13, routed)          1.184     6.243    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[zero]__0
    SLICE_X72Y33         LUT4 (Prop_lut4_I2_O)        0.242     6.485 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_sequential_gmiimode0.r[rx_state][2]_i_3/O
                         net (fo=10, routed)          0.807     7.292    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/dv11_in
    SLICE_X76Y36         LUT6 (Prop_lut6_I0_O)        0.105     7.397 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[data][27]_i_2/O
                         net (fo=5, routed)           0.806     8.203    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[data][27]_i_2_n_0
    SLICE_X76Y37         LUT4 (Prop_lut4_I3_O)        0.121     8.324 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[status][3]_i_2/O
                         net (fo=4, routed)           1.042     9.366    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/write_req
    SLICE_X73Y40         LUT4 (Prop_lut4_I0_O)        0.286     9.652 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[dataout][31]_i_1/O
                         net (fo=32, routed)          0.917    10.569    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/v[dataout]
    SLICE_X78Y39         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000    20.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.336    21.336 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.620    22.956    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.033 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.447    24.480    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X78Y39         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][16]/C
                         clock pessimism              0.232    24.713    
                         clock uncertainty           -0.035    24.677    
    SLICE_X78Y39         FDRE (Setup_fdre_C_CE)      -0.136    24.541    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][16]
  -------------------------------------------------------------------
                         required time                         24.541    
                         arrival time                         -10.569    
  -------------------------------------------------------------------
                         slack                                 13.973    

Slack (MET) :             13.973ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[zero]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][9]/CE
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ETH_REFCLK rise@20.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        5.857ns  (logic 1.102ns (18.815%)  route 4.755ns (81.185%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 24.480 - 20.000 ) 
    Source Clock Delay      (SCD):    4.712ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.111    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.192 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.520     4.712    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X67Y37         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[zero]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y37         FDRE (Prop_fdre_C_Q)         0.348     5.060 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[zero]/Q
                         net (fo=13, routed)          1.184     6.243    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[zero]__0
    SLICE_X72Y33         LUT4 (Prop_lut4_I2_O)        0.242     6.485 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_sequential_gmiimode0.r[rx_state][2]_i_3/O
                         net (fo=10, routed)          0.807     7.292    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/dv11_in
    SLICE_X76Y36         LUT6 (Prop_lut6_I0_O)        0.105     7.397 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[data][27]_i_2/O
                         net (fo=5, routed)           0.806     8.203    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[data][27]_i_2_n_0
    SLICE_X76Y37         LUT4 (Prop_lut4_I3_O)        0.121     8.324 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[status][3]_i_2/O
                         net (fo=4, routed)           1.042     9.366    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/write_req
    SLICE_X73Y40         LUT4 (Prop_lut4_I0_O)        0.286     9.652 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[dataout][31]_i_1/O
                         net (fo=32, routed)          0.917    10.569    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/v[dataout]
    SLICE_X78Y39         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000    20.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.336    21.336 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.620    22.956    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.033 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.447    24.480    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X78Y39         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][9]/C
                         clock pessimism              0.232    24.713    
                         clock uncertainty           -0.035    24.677    
    SLICE_X78Y39         FDRE (Setup_fdre_C_CE)      -0.136    24.541    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][9]
  -------------------------------------------------------------------
                         required time                         24.541    
                         arrival time                         -10.569    
  -------------------------------------------------------------------
                         slack                                 13.973    

Slack (MET) :             14.061ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[zero]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][5]/CE
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ETH_REFCLK rise@20.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 1.102ns (19.100%)  route 4.668ns (80.900%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 24.481 - 20.000 ) 
    Source Clock Delay      (SCD):    4.712ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.111    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.192 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.520     4.712    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X67Y37         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[zero]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y37         FDRE (Prop_fdre_C_Q)         0.348     5.060 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[zero]/Q
                         net (fo=13, routed)          1.184     6.243    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[zero]__0
    SLICE_X72Y33         LUT4 (Prop_lut4_I2_O)        0.242     6.485 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_sequential_gmiimode0.r[rx_state][2]_i_3/O
                         net (fo=10, routed)          0.807     7.292    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/dv11_in
    SLICE_X76Y36         LUT6 (Prop_lut6_I0_O)        0.105     7.397 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[data][27]_i_2/O
                         net (fo=5, routed)           0.806     8.203    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[data][27]_i_2_n_0
    SLICE_X76Y37         LUT4 (Prop_lut4_I3_O)        0.121     8.324 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[status][3]_i_2/O
                         net (fo=4, routed)           1.042     9.366    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/write_req
    SLICE_X73Y40         LUT4 (Prop_lut4_I0_O)        0.286     9.652 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[dataout][31]_i_1/O
                         net (fo=32, routed)          0.830    10.481    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/v[dataout]
    SLICE_X78Y40         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000    20.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.336    21.336 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.620    22.956    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.033 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.448    24.481    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X78Y40         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][5]/C
                         clock pessimism              0.232    24.714    
                         clock uncertainty           -0.035    24.678    
    SLICE_X78Y40         FDRE (Setup_fdre_C_CE)      -0.136    24.542    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][5]
  -------------------------------------------------------------------
                         required time                         24.542    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                 14.061    

Slack (MET) :             14.061ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[zero]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][7]/CE
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ETH_REFCLK rise@20.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 1.102ns (19.100%)  route 4.668ns (80.900%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 24.481 - 20.000 ) 
    Source Clock Delay      (SCD):    4.712ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.111    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.192 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.520     4.712    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X67Y37         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[zero]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y37         FDRE (Prop_fdre_C_Q)         0.348     5.060 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[zero]/Q
                         net (fo=13, routed)          1.184     6.243    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[zero]__0
    SLICE_X72Y33         LUT4 (Prop_lut4_I2_O)        0.242     6.485 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_sequential_gmiimode0.r[rx_state][2]_i_3/O
                         net (fo=10, routed)          0.807     7.292    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/dv11_in
    SLICE_X76Y36         LUT6 (Prop_lut6_I0_O)        0.105     7.397 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[data][27]_i_2/O
                         net (fo=5, routed)           0.806     8.203    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[data][27]_i_2_n_0
    SLICE_X76Y37         LUT4 (Prop_lut4_I3_O)        0.121     8.324 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[status][3]_i_2/O
                         net (fo=4, routed)           1.042     9.366    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/write_req
    SLICE_X73Y40         LUT4 (Prop_lut4_I0_O)        0.286     9.652 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[dataout][31]_i_1/O
                         net (fo=32, routed)          0.830    10.481    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/v[dataout]
    SLICE_X78Y40         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000    20.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.336    21.336 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.620    22.956    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.033 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.448    24.481    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X78Y40         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][7]/C
                         clock pessimism              0.232    24.714    
                         clock uncertainty           -0.035    24.678    
    SLICE_X78Y40         FDRE (Setup_fdre_C_CE)      -0.136    24.542    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][7]
  -------------------------------------------------------------------
                         required time                         24.542    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                 14.061    

Slack (MET) :             14.061ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[zero]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][8]/CE
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ETH_REFCLK rise@20.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 1.102ns (19.100%)  route 4.668ns (80.900%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 24.481 - 20.000 ) 
    Source Clock Delay      (SCD):    4.712ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.111    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.192 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.520     4.712    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X67Y37         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[zero]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y37         FDRE (Prop_fdre_C_Q)         0.348     5.060 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[zero]/Q
                         net (fo=13, routed)          1.184     6.243    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[zero]__0
    SLICE_X72Y33         LUT4 (Prop_lut4_I2_O)        0.242     6.485 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_sequential_gmiimode0.r[rx_state][2]_i_3/O
                         net (fo=10, routed)          0.807     7.292    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/dv11_in
    SLICE_X76Y36         LUT6 (Prop_lut6_I0_O)        0.105     7.397 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[data][27]_i_2/O
                         net (fo=5, routed)           0.806     8.203    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[data][27]_i_2_n_0
    SLICE_X76Y37         LUT4 (Prop_lut4_I3_O)        0.121     8.324 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[status][3]_i_2/O
                         net (fo=4, routed)           1.042     9.366    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/write_req
    SLICE_X73Y40         LUT4 (Prop_lut4_I0_O)        0.286     9.652 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[dataout][31]_i_1/O
                         net (fo=32, routed)          0.830    10.481    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/v[dataout]
    SLICE_X78Y40         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000    20.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.336    21.336 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.620    22.956    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.033 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.448    24.481    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X78Y40         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][8]/C
                         clock pessimism              0.232    24.714    
                         clock uncertainty           -0.035    24.678    
    SLICE_X78Y40         FDRE (Setup_fdre_C_CE)      -0.136    24.542    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][8]
  -------------------------------------------------------------------
                         required time                         24.542    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                 14.061    

Slack (MET) :             14.165ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[zero]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][14]/CE
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ETH_REFCLK rise@20.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 1.102ns (19.562%)  route 4.531ns (80.438%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 24.481 - 20.000 ) 
    Source Clock Delay      (SCD):    4.712ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.111    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.192 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.520     4.712    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X67Y37         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[zero]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y37         FDRE (Prop_fdre_C_Q)         0.348     5.060 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[zero]/Q
                         net (fo=13, routed)          1.184     6.243    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[zero]__0
    SLICE_X72Y33         LUT4 (Prop_lut4_I2_O)        0.242     6.485 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_sequential_gmiimode0.r[rx_state][2]_i_3/O
                         net (fo=10, routed)          0.807     7.292    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/dv11_in
    SLICE_X76Y36         LUT6 (Prop_lut6_I0_O)        0.105     7.397 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[data][27]_i_2/O
                         net (fo=5, routed)           0.806     8.203    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[data][27]_i_2_n_0
    SLICE_X76Y37         LUT4 (Prop_lut4_I3_O)        0.121     8.324 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[status][3]_i_2/O
                         net (fo=4, routed)           1.042     9.366    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/write_req
    SLICE_X73Y40         LUT4 (Prop_lut4_I0_O)        0.286     9.652 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[dataout][31]_i_1/O
                         net (fo=32, routed)          0.693    10.345    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/v[dataout]
    SLICE_X79Y41         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000    20.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.336    21.336 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.620    22.956    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.033 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.448    24.481    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X79Y41         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][14]/C
                         clock pessimism              0.232    24.714    
                         clock uncertainty           -0.035    24.678    
    SLICE_X79Y41         FDRE (Setup_fdre_C_CE)      -0.168    24.510    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][14]
  -------------------------------------------------------------------
                         required time                         24.510    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                 14.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[crc][8]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[crc][12]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK rise@0.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.186ns (75.463%)  route 0.060ns (24.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.646     1.551    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X72Y30         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[crc][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y30         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[crc][8]/Q
                         net (fo=2, routed)           0.060     1.753    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/p_13_in
    SLICE_X73Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.798 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[crc][12]_i_1/O
                         net (fo=1, routed)           0.000     1.798    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rin[crc][12]
    SLICE_X73Y30         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[crc][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.920     2.070    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X73Y30         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[crc][12]/C
                         clock pessimism             -0.506     1.564    
    SLICE_X73Y30         FDRE (Hold_fdre_C_D)         0.092     1.656    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[crc][12]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[crc][6]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[crc][10]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK rise@0.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.599%)  route 0.067ns (26.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.646     1.551    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X73Y30         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[crc][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y30         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[crc][6]/Q
                         net (fo=2, routed)           0.067     1.759    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/p_11_in
    SLICE_X72Y30         LUT4 (Prop_lut4_I3_O)        0.045     1.804 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[crc][10]_i_1/O
                         net (fo=1, routed)           0.000     1.804    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rin[crc][10]
    SLICE_X72Y30         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[crc][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.920     2.070    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X72Y30         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[crc][10]/C
                         clock pessimism             -0.506     1.564    
    SLICE_X72Y30         FDRE (Hold_fdre_C_D)         0.092     1.656    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[crc][10]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[data][15]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][15]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK rise@0.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.507%)  route 0.113ns (44.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.653     1.558    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X79Y39         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y39         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[data][15]/Q
                         net (fo=1, routed)           0.113     1.812    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[data_n_0_][15]
    SLICE_X80Y39         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.929     2.079    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X80Y39         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][15]/C
                         clock pessimism             -0.483     1.596    
    SLICE_X80Y39         FDRE (Hold_fdre_C_D)         0.052     1.648    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][15]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[data][14]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][14]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK rise@0.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.654     1.559    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X79Y40         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y40         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[data][14]/Q
                         net (fo=1, routed)           0.110     1.811    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[data_n_0_][14]
    SLICE_X79Y41         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.930     2.080    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X79Y41         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][14]/C
                         clock pessimism             -0.505     1.575    
    SLICE_X79Y41         FDRE (Hold_fdre_C_D)         0.070     1.645    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][14]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[crc][17]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[crc][21]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK rise@0.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.209ns (74.865%)  route 0.070ns (25.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.624     1.529    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/rstout_reg
    SLICE_X56Y31         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[crc][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[crc][17]/Q
                         net (fo=3, routed)           0.070     1.763    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/p_31_in
    SLICE_X57Y31         LUT5 (Prop_lut5_I4_O)        0.045     1.808 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[crc][21]_i_1__0/O
                         net (fo=1, routed)           0.000     1.808    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[crc][21]_i_1__0_n_0
    SLICE_X57Y31         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[crc][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.896     2.046    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/rstout_reg
    SLICE_X57Y31         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[crc][21]/C
                         clock pessimism             -0.504     1.542    
    SLICE_X57Y31         FDRE (Hold_fdre_C_D)         0.092     1.634    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[crc][21]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[random][6]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[random][7]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK rise@0.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.948%)  route 0.111ns (44.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.620     1.525    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/rstout_reg
    SLICE_X53Y27         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[random][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[random][6]/Q
                         net (fo=2, routed)           0.111     1.777    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[random_n_0_][6]
    SLICE_X54Y27         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[random][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.891     2.041    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/rstout_reg
    SLICE_X54Y27         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[random][7]/C
                         clock pessimism             -0.503     1.538    
    SLICE_X54Y27         FDRE (Hold_fdre_C_D)         0.059     1.597    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[random][7]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK rise@0.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.128ns (71.342%)  route 0.051ns (28.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.627     1.532    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rstout_reg_0
    SLICE_X67Y31         FDCE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y31         FDCE (Prop_fdce_C_Q)         0.128     1.660 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/Q
                         net (fo=1, routed)           0.051     1.712    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r[0]
    SLICE_X67Y31         FDCE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.901     2.051    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rstout_reg_0
    SLICE_X67Y31         FDCE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[1]/C
                         clock pessimism             -0.519     1.532    
    SLICE_X67Y31         FDCE (Hold_fdce_C_D)        -0.007     1.525    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[random][1]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[delay_val][1]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK rise@0.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.165%)  route 0.108ns (36.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.618     1.523    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/rstout_reg
    SLICE_X53Y26         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[random][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[random][1]/Q
                         net (fo=2, routed)           0.108     1.773    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[random_n_0_][1]
    SLICE_X52Y26         LUT6 (Prop_lut6_I2_O)        0.045     1.818 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[delay_val][1]_i_1/O
                         net (fo=1, routed)           0.000     1.818    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/v[delay_val][1]
    SLICE_X52Y26         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[delay_val][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.889     2.039    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/rstout_reg
    SLICE_X52Y26         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[delay_val][1]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X52Y26         FDRE (Hold_fdre_C_D)         0.092     1.628    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[delay_val][1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[crc][5]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[crc][9]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK rise@0.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.649%)  route 0.161ns (46.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.623     1.528    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/rstout_reg
    SLICE_X55Y31         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[crc][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[crc][5]/Q
                         net (fo=3, routed)           0.161     1.830    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/p_10_in42_in
    SLICE_X56Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.875 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[crc][9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.875    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[crc][9]_i_1__0_n_0
    SLICE_X56Y31         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[crc][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.896     2.046    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/rstout_reg
    SLICE_X56Y31         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[crc][9]/C
                         clock pessimism             -0.483     1.563    
    SLICE_X56Y31         FDRE (Hold_fdre_C_D)         0.121     1.684    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[crc][9]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dv]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[rxd2][0]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK rise@0.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.508%)  route 0.162ns (46.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.650     1.555    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X73Y34         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dv]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y34         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dv]/Q
                         net (fo=10, routed)          0.162     1.858    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dv]__0
    SLICE_X74Y34         LUT5 (Prop_lut5_I1_O)        0.045     1.903 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[rxd2][0]_i_1/O
                         net (fo=1, routed)           0.000     1.903    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[rxd2][0]_i_1_n_0
    SLICE_X74Y34         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[rxd2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.924     2.074    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X74Y34         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[rxd2][0]/C
                         clock pessimism             -0.483     1.591    
    SLICE_X74Y34         FDRE (Hold_fdre_C_D)         0.120     1.711    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[rxd2][0]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ETH_REFCLK
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ETH_REFCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17  ETH_REFCLK_PIN/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X75Y34    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X74Y35    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X75Y34    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X75Y35    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X72Y33    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[act]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X75Y36    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[byte_count][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X73Y37    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[byte_count][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X75Y36    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[byte_count][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X75Y36    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[byte_count][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X75Y34    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X74Y35    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X75Y34    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X75Y35    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X72Y33    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[act]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X67Y37    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[cnt][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X67Y37    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[cnt][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X67Y37    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[cnt][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X67Y37    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[cnt][3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X72Y32    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[crc][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X75Y36    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[byte_count][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X73Y37    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[byte_count][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X75Y36    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[byte_count][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X75Y36    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[byte_count][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X76Y37    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[byte_count][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X73Y37    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[byte_count][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X72Y37    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[byte_count][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X76Y37    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[byte_count][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X73Y38    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[byte_count][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X73Y37    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[byte_count][8]/C



---------------------------------------------------------------------------------------------------
From Clock:  USER_CLOCK
  To Clock:  USER_CLOCK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USER_CLOCK
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { USER_CLOCK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.833      19.584     PLLE2_ADV_X0Y1  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         20.833      19.833     SLICE_X51Y96    dcm_clk0_reg/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.833      31.800     PLLE2_ADV_X0Y1  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         10.417      5.416      PLLE2_ADV_X0Y1  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         10.417      5.417      PLLE2_ADV_X0Y1  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         10.417      9.917      SLICE_X51Y96    dcm_clk0_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         10.417      9.917      SLICE_X51Y96    dcm_clk0_reg/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         10.417      5.416      PLLE2_ADV_X0Y1  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         10.417      5.416      PLLE2_ADV_X0Y1  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         10.417      9.917      SLICE_X51Y96    dcm_clk0_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         10.417      9.917      SLICE_X51Y96    dcm_clk0_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       19.584ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.833      19.584     PLLE2_ADV_X0Y1  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.833      19.584     PLLE2_ADV_X0Y1  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.833      31.800     PLLE2_ADV_X0Y1  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.833      139.167    PLLE2_ADV_X0Y1  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_nobuf
  To Clock:  clk_nobuf

Setup :            0  Failing Endpoints,  Worst Slack        2.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.882ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_nobuf rise@5.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.484ns (28.880%)  route 1.192ns (71.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 10.135 - 5.000 ) 
    Source Clock Delay      (SCD):    5.443ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.356     5.443    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y128        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y128        FDRE (Prop_fdre_C_Q)         0.379     5.822 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/Q
                         net (fo=3, routed)           0.683     6.505    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_den
    SLICE_X28Y128        LUT2 (Prop_lut2_I1_O)        0.105     6.610 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.509     7.119    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X28Y132        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.252    10.135    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y132        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
                         clock pessimism              0.288    10.423    
                         clock uncertainty           -0.070    10.353    
    SLICE_X28Y132        FDRE (Setup_fdre_C_R)       -0.352    10.001    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         10.001    
                         arrival time                          -7.119    
  -------------------------------------------------------------------
                         slack                                  2.882    

Slack (MET) :             2.882ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_nobuf rise@5.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.484ns (28.880%)  route 1.192ns (71.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 10.135 - 5.000 ) 
    Source Clock Delay      (SCD):    5.443ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.356     5.443    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y128        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y128        FDRE (Prop_fdre_C_Q)         0.379     5.822 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/Q
                         net (fo=3, routed)           0.683     6.505    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_den
    SLICE_X28Y128        LUT2 (Prop_lut2_I1_O)        0.105     6.610 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.509     7.119    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X28Y132        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.252    10.135    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y132        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                         clock pessimism              0.288    10.423    
                         clock uncertainty           -0.070    10.353    
    SLICE_X28Y132        FDRE (Setup_fdre_C_R)       -0.352    10.001    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         10.001    
                         arrival time                          -7.119    
  -------------------------------------------------------------------
                         slack                                  2.882    

Slack (MET) :             2.882ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_nobuf rise@5.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.484ns (28.880%)  route 1.192ns (71.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 10.135 - 5.000 ) 
    Source Clock Delay      (SCD):    5.443ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.356     5.443    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y128        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y128        FDRE (Prop_fdre_C_Q)         0.379     5.822 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/Q
                         net (fo=3, routed)           0.683     6.505    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_den
    SLICE_X28Y128        LUT2 (Prop_lut2_I1_O)        0.105     6.610 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.509     7.119    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X28Y132        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.252    10.135    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y132        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                         clock pessimism              0.288    10.423    
                         clock uncertainty           -0.070    10.353    
    SLICE_X28Y132        FDRE (Setup_fdre_C_R)       -0.352    10.001    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         10.001    
                         arrival time                          -7.119    
  -------------------------------------------------------------------
                         slack                                  2.882    

Slack (MET) :             2.886ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_nobuf rise@5.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.484ns (28.944%)  route 1.188ns (71.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 10.135 - 5.000 ) 
    Source Clock Delay      (SCD):    5.443ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.356     5.443    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y128        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y128        FDRE (Prop_fdre_C_Q)         0.379     5.822 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/Q
                         net (fo=3, routed)           0.683     6.505    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_den
    SLICE_X28Y128        LUT2 (Prop_lut2_I1_O)        0.105     6.610 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.505     7.115    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X29Y132        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.252    10.135    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y132        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                         clock pessimism              0.288    10.423    
                         clock uncertainty           -0.070    10.353    
    SLICE_X29Y132        FDRE (Setup_fdre_C_R)       -0.352    10.001    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         10.001    
                         arrival time                          -7.115    
  -------------------------------------------------------------------
                         slack                                  2.886    

Slack (MET) :             2.886ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_nobuf rise@5.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.484ns (28.944%)  route 1.188ns (71.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 10.135 - 5.000 ) 
    Source Clock Delay      (SCD):    5.443ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.356     5.443    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y128        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y128        FDRE (Prop_fdre_C_Q)         0.379     5.822 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/Q
                         net (fo=3, routed)           0.683     6.505    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_den
    SLICE_X28Y128        LUT2 (Prop_lut2_I1_O)        0.105     6.610 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.505     7.115    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X29Y132        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.252    10.135    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y132        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
                         clock pessimism              0.288    10.423    
                         clock uncertainty           -0.070    10.353    
    SLICE_X29Y132        FDRE (Setup_fdre_C_R)       -0.352    10.001    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         10.001    
                         arrival time                          -7.115    
  -------------------------------------------------------------------
                         slack                                  2.886    

Slack (MET) :             2.886ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_nobuf rise@5.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.484ns (28.944%)  route 1.188ns (71.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 10.135 - 5.000 ) 
    Source Clock Delay      (SCD):    5.443ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.356     5.443    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y128        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y128        FDRE (Prop_fdre_C_Q)         0.379     5.822 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/Q
                         net (fo=3, routed)           0.683     6.505    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_den
    SLICE_X28Y128        LUT2 (Prop_lut2_I1_O)        0.105     6.610 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.505     7.115    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X29Y132        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.252    10.135    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y132        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
                         clock pessimism              0.288    10.423    
                         clock uncertainty           -0.070    10.353    
    SLICE_X29Y132        FDRE (Setup_fdre_C_R)       -0.352    10.001    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         10.001    
                         arrival time                          -7.115    
  -------------------------------------------------------------------
                         slack                                  2.886    

Slack (MET) :             2.886ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_nobuf rise@5.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.484ns (28.944%)  route 1.188ns (71.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 10.135 - 5.000 ) 
    Source Clock Delay      (SCD):    5.443ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.356     5.443    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y128        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y128        FDRE (Prop_fdre_C_Q)         0.379     5.822 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/Q
                         net (fo=3, routed)           0.683     6.505    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_den
    SLICE_X28Y128        LUT2 (Prop_lut2_I1_O)        0.105     6.610 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.505     7.115    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X29Y132        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.252    10.135    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y132        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/C
                         clock pessimism              0.288    10.423    
                         clock uncertainty           -0.070    10.353    
    SLICE_X29Y132        FDRE (Setup_fdre_C_R)       -0.352    10.001    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         10.001    
                         arrival time                          -7.115    
  -------------------------------------------------------------------
                         slack                                  2.886    

Slack (MET) :             2.886ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_nobuf rise@5.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.484ns (28.944%)  route 1.188ns (71.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 10.135 - 5.000 ) 
    Source Clock Delay      (SCD):    5.443ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.356     5.443    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y128        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y128        FDRE (Prop_fdre_C_Q)         0.379     5.822 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/Q
                         net (fo=3, routed)           0.683     6.505    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_den
    SLICE_X28Y128        LUT2 (Prop_lut2_I1_O)        0.105     6.610 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.505     7.115    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X29Y132        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.252    10.135    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y132        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/C
                         clock pessimism              0.288    10.423    
                         clock uncertainty           -0.070    10.353    
    SLICE_X29Y132        FDRE (Setup_fdre_C_R)       -0.352    10.001    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         10.001    
                         arrival time                          -7.115    
  -------------------------------------------------------------------
                         slack                                  2.886    

Slack (MET) :             2.886ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_nobuf rise@5.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.484ns (28.944%)  route 1.188ns (71.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 10.135 - 5.000 ) 
    Source Clock Delay      (SCD):    5.443ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.356     5.443    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y128        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y128        FDRE (Prop_fdre_C_Q)         0.379     5.822 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/Q
                         net (fo=3, routed)           0.683     6.505    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_den
    SLICE_X28Y128        LUT2 (Prop_lut2_I1_O)        0.105     6.610 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.505     7.115    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X29Y132        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.252    10.135    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y132        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/C
                         clock pessimism              0.288    10.423    
                         clock uncertainty           -0.070    10.353    
    SLICE_X29Y132        FDRE (Setup_fdre_C_R)       -0.352    10.001    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]
  -------------------------------------------------------------------
                         required time                         10.001    
                         arrival time                          -7.115    
  -------------------------------------------------------------------
                         slack                                  2.886    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_nobuf rise@5.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.589ns (29.753%)  route 1.391ns (70.247%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 10.134 - 5.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.360     5.447    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y131        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y131        FDRE (Prop_fdre_C_Q)         0.379     5.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/Q
                         net (fo=7, routed)           0.703     6.529    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
    SLICE_X28Y132        LUT6 (Prop_lut6_I1_O)        0.105     6.634 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_2/O
                         net (fo=1, routed)           0.687     7.321    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_2_n_0
    SLICE_X30Y132        LUT6 (Prop_lut6_I1_O)        0.105     7.426 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1/O
                         net (fo=1, routed)           0.000     7.426    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1_n_0
    SLICE_X30Y132        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.251    10.134    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y132        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/C
                         clock pessimism              0.270    10.404    
                         clock uncertainty           -0.070    10.334    
    SLICE_X30Y132        FDRE (Setup_fdre_C_D)        0.072    10.406    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg
  -------------------------------------------------------------------
                         required time                         10.406    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                  2.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.557     1.829    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y127        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y127        FDRE (Prop_fdre_C_Q)         0.141     1.970 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/Q
                         net (fo=1, routed)           0.055     2.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1
    SLICE_X31Y127        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.824     2.378    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y127        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                         clock pessimism             -0.548     1.829    
    SLICE_X31Y127        FDRE (Hold_fdre_C_D)         0.075     1.904    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.834%)  route 0.049ns (23.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.555     1.827    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.164     1.991 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[14]/Q
                         net (fo=1, routed)           0.049     2.041    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/p_0_in[10]
    SLICE_X31Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.822     2.376    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                         clock pessimism             -0.535     1.840    
    SLICE_X31Y126        FDRE (Hold_fdre_C_D)         0.047     1.887    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.091%)  route 0.124ns (39.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y132        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y132        FDRE (Prop_fdre_C_Q)         0.141     1.975 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/Q
                         net (fo=2, routed)           0.124     2.099    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]
    SLICE_X30Y132        LUT6 (Prop_lut6_I0_O)        0.045     2.144 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1/O
                         net (fo=1, routed)           0.000     2.144    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1_n_0
    SLICE_X30Y132        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.383    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y132        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/C
                         clock pessimism             -0.514     1.868    
    SLICE_X30Y132        FDRE (Hold_fdre_C_D)         0.120     1.988    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.126%)  route 0.115ns (44.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.555     1.827    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y125        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDRE (Prop_fdre_C_Q)         0.141     1.968 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[4]/Q
                         net (fo=1, routed)           0.115     2.083    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/p_0_in[0]
    SLICE_X31Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.822     2.376    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                         clock pessimism             -0.514     1.861    
    SLICE_X31Y126        FDRE (Hold_fdre_C_D)         0.046     1.907    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.019%)  route 0.100ns (37.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.555     1.827    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.164     1.991 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[10]/Q
                         net (fo=1, routed)           0.100     2.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/p_0_in[6]
    SLICE_X32Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.822     2.376    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                         clock pessimism             -0.535     1.840    
    SLICE_X32Y126        FDRE (Hold_fdre_C_D)         0.066     1.906    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.165%)  route 0.108ns (36.835%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.558     1.830    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y128        FDSE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y128        FDSE (Prop_fdse_C_Q)         0.141     1.971 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/Q
                         net (fo=3, routed)           0.108     2.080    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[0]
    SLICE_X28Y128        LUT5 (Prop_lut5_I1_O)        0.045     2.125 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1/O
                         net (fo=1, routed)           0.000     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1_n_0
    SLICE_X28Y128        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.826     2.379    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y128        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/C
                         clock pessimism             -0.535     1.843    
    SLICE_X28Y128        FDRE (Hold_fdre_C_D)         0.092     1.935    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/C
                            (rising edge-triggered cell FDPE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/D
                            (rising edge-triggered cell FDPE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.155%)  route 0.110ns (43.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.561     1.833    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X57Y145        FDPE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y145        FDPE (Prop_fdpe_C_Q)         0.141     1.974 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/Q
                         net (fo=1, routed)           0.110     2.084    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][11]
    SLICE_X57Y145        FDPE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X57Y145        FDPE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/C
                         clock pessimism             -0.550     1.833    
    SLICE_X57Y145        FDPE (Hold_fdpe_C_D)         0.047     1.880    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/C
                            (rising edge-triggered cell FDPE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/D
                            (rising edge-triggered cell FDPE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.759%)  route 0.110ns (40.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.561     1.833    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X56Y145        FDPE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y145        FDPE (Prop_fdpe_C_Q)         0.164     1.997 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/Q
                         net (fo=1, routed)           0.110     2.108    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][5]
    SLICE_X56Y145        FDPE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X56Y145        FDPE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/C
                         clock pessimism             -0.550     1.833    
    SLICE_X56Y145        FDPE (Hold_fdpe_C_D)         0.060     1.893    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.555     1.827    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y125        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDRE (Prop_fdre_C_Q)         0.128     1.955 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[8]/Q
                         net (fo=1, routed)           0.116     2.071    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/p_0_in[4]
    SLICE_X29Y125        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.822     2.375    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y125        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                         clock pessimism             -0.534     1.840    
    SLICE_X29Y125        FDRE (Hold_fdre_C_D)         0.016     1.856    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.587%)  route 0.162ns (53.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.555     1.827    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y125        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDRE (Prop_fdre_C_Q)         0.141     1.968 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[5]/Q
                         net (fo=1, routed)           0.162     2.130    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/p_0_in[1]
    SLICE_X31Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.822     2.376    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                         clock pessimism             -0.514     1.861    
    SLICE_X31Y126        FDRE (Hold_fdre_C_D)         0.047     1.908    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_nobuf
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK          n/a            4.000         5.000       1.000      XADC_X0Y0        leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y0    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y1   leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X29Y128    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X29Y128    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X29Y128    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X29Y128    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X31Y127    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1   leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X30Y132    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X28Y131    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X28Y131    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X31Y126    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X31Y126    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X31Y126    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y126    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X31Y126    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X31Y127    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X31Y127    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X29Y132    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X29Y132    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X28Y132    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X28Y132    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X28Y132    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X29Y132    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  freq_refclk
  To Clock:  freq_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         freq_refclk
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PLLE2_ADV/CLKOUT0          n/a            1.249         1.250       0.001      PLLE2_ADV_X1Y2        leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.250       0.178      PHASER_OUT_PHY_X1Y8   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.250       0.178      PHASER_OUT_PHY_X1Y9   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.250       0.178      PHASER_OUT_PHY_X1Y10  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.250       0.178      PHASER_OUT_PHY_X1Y11  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_REF/CLKIN           n/a            1.071         1.250       0.179      PHASER_REF_X1Y2       leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y8   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y9   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y10  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y11  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_REF/CLKIN           n/a            2.501         1.250       1.251      PHASER_REF_X1Y2       leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PLLE2_ADV/CLKOUT0          n/a            160.000       1.250       158.750    PLLE2_ADV_X1Y2        leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
Low Pulse Width   Slow    PHASER_REF/CLKIN           n/a            0.482         0.625       0.143      PHASER_REF_X1Y2       leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Low Pulse Width   Fast    PHASER_REF/CLKIN           n/a            0.482         0.625       0.143      PHASER_REF_X1Y2       leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y8   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y9   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y8   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.625       0.143      PHASER_IN_PHY_X1Y9    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y9   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y10  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y11  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.625       0.143      PHASER_IN_PHY_X1Y8    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.625       0.143      PHASER_IN_PHY_X1Y8    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.625       0.143      PHASER_IN_PHY_X1Y9    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y104  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y104  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y105  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y105  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y106  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y106  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y109  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y109  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y110  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y110  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv
  To Clock:  iserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        8.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.192ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D7[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.372ns (40.055%)  route 0.557ns (59.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.308ns = ( 17.308 - 10.000 ) 
    Source Clock Delay      (SCD):    8.095ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     6.110    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     7.538 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     7.692 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.403     8.095    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y110        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y110        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     8.467 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.557     9.024    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d7[0]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D7[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    15.769    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.163 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.308 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.308    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.384    17.692    
                         clock uncertainty           -0.052    17.639    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D7[0])
                                                     -0.424    17.215    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.215    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  8.192    

Slack (MET) :             8.249ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.308ns = ( 17.308 - 10.000 ) 
    Source Clock Delay      (SCD):    8.091ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     6.110    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     7.538 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     7.692 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.399     8.091    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y102        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y102        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     8.463 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     8.884    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[3]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    15.769    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.163 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.308 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.308    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.384    17.692    
                         clock uncertainty           -0.052    17.639    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.506    17.133    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.133    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  8.249    

Slack (MET) :             8.250ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.308ns = ( 17.308 - 10.000 ) 
    Source Clock Delay      (SCD):    8.091ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     6.110    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     7.538 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     7.692 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.399     8.091    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y102        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y102        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     8.463 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     8.883    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[2]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    15.769    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.163 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.308 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.308    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.384    17.692    
                         clock uncertainty           -0.052    17.639    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.506    17.133    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.133    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                  8.250    

Slack (MET) :             8.251ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.308ns = ( 17.308 - 10.000 ) 
    Source Clock Delay      (SCD):    8.091ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     6.110    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     7.538 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     7.692 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.399     8.091    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y102        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y102        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     8.463 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.419     8.882    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[0]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    15.769    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.163 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.308 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.308    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.384    17.692    
                         clock uncertainty           -0.052    17.639    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.506    17.133    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.133    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                  8.251    

Slack (MET) :             8.251ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.308ns = ( 17.308 - 10.000 ) 
    Source Clock Delay      (SCD):    8.091ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     6.110    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     7.538 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     7.692 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.399     8.091    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y102        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y102        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     8.463 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.419     8.882    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[1]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    15.769    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.163 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.308 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.308    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.384    17.692    
                         clock uncertainty           -0.052    17.639    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.506    17.133    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.133    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                  8.251    

Slack (MET) :             8.268ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.308ns = ( 17.308 - 10.000 ) 
    Source Clock Delay      (SCD):    8.091ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     6.110    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     7.538 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     7.692 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.399     8.091    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y101        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y101        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     8.463 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     8.884    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d0[3]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    15.769    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.163 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.308 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.308    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.384    17.692    
                         clock uncertainty           -0.052    17.639    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D0[3])
                                                     -0.487    17.152    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.152    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  8.268    

Slack (MET) :             8.269ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.308ns = ( 17.308 - 10.000 ) 
    Source Clock Delay      (SCD):    8.091ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     6.110    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     7.538 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     7.692 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.399     8.091    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y101        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y101        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     8.463 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     8.883    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d0[2]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    15.769    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.163 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.308 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.308    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.384    17.692    
                         clock uncertainty           -0.052    17.639    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D0[2])
                                                     -0.487    17.152    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.152    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                  8.269    

Slack (MET) :             8.270ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.308ns = ( 17.308 - 10.000 ) 
    Source Clock Delay      (SCD):    8.091ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     6.110    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     7.538 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     7.692 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.399     8.091    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y101        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y101        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     8.463 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.419     8.882    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d0[0]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    15.769    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.163 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.308 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.308    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.384    17.692    
                         clock uncertainty           -0.052    17.639    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D0[0])
                                                     -0.487    17.152    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.152    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                  8.270    

Slack (MET) :             8.270ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.308ns = ( 17.308 - 10.000 ) 
    Source Clock Delay      (SCD):    8.091ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     6.110    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     7.538 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     7.692 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.399     8.091    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y101        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y101        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     8.463 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.419     8.882    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d0[1]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    15.769    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.163 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.308 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.308    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.384    17.692    
                         clock uncertainty           -0.052    17.639    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D0[1])
                                                     -0.487    17.152    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.152    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                  8.270    

Slack (MET) :             8.291ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.308ns = ( 17.308 - 10.000 ) 
    Source Clock Delay      (SCD):    8.089ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     6.110    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     7.538 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     7.692 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.397     8.089    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y103        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y103        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     8.461 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     8.882    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d2[3]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    15.769    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.163 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.308 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.308    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.384    17.692    
                         clock uncertainty           -0.052    17.639    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D2[3])
                                                     -0.466    17.173    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.173    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                  8.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     2.089    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.285 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.375 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     3.433 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     3.433    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_wr_enable
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.663    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     3.882 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.978 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.978    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.603     3.375    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     3.362    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.362    
                         arrival time                           3.433    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    3.538ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     2.089    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.285 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.375 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     3.538    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y109        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y109        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     3.668 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     3.868    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[0]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.663    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     3.882 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.978 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.978    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.603     3.375    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     3.339    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.339    
                         arrival time                           3.868    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    3.538ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     2.089    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.285 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.375 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     3.538    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y109        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y109        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     3.668 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     3.868    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[1]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.663    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     3.882 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.978 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.978    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.603     3.375    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     3.339    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.339    
                         arrival time                           3.868    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    3.538ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     2.089    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.285 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.375 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     3.538    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y109        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y109        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     3.668 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.201     3.869    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[2]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.663    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     3.882 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.978 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.978    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.603     3.375    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     3.339    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.339    
                         arrival time                           3.869    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    3.538ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     2.089    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.285 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.375 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     3.538    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y109        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y109        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     3.668 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.201     3.869    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[3]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.663    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     3.882 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.978 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.978    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.603     3.375    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     3.339    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.339    
                         arrival time                           3.869    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    3.536ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     2.089    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.285 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.375 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     3.536    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y106        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y106        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     3.666 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     3.866    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[0]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.663    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     3.882 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.978 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.978    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.603     3.375    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     3.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.329    
                         arrival time                           3.866    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    3.536ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     2.089    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.285 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.375 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     3.536    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y106        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y106        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     3.666 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     3.866    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[1]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.663    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     3.882 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.978 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.978    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.603     3.375    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     3.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.329    
                         arrival time                           3.866    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    3.535ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     2.089    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.285 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.375 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     3.535    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y105        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y105        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     3.665 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     3.865    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d4[0]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.663    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     3.882 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.978 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.978    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.603     3.375    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     3.327    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.327    
                         arrival time                           3.865    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    3.535ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     2.089    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.285 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.375 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     3.535    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y105        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y105        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     3.665 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     3.865    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d4[1]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.663    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     3.882 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.978 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.978    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.603     3.375    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_D4[1])
                                                     -0.048     3.327    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.327    
                         arrival time                           3.865    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    3.536ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     2.089    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.285 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.375 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     3.536    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y106        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y106        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     3.666 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.201     3.867    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[2]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.663    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     3.882 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.978 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.978    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.603     3.375    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     3.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.329    
                         arrival time                           3.867    
  -------------------------------------------------------------------
                         slack                                  0.538    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         10.000      5.000      IN_FIFO_X1Y8   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y104  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y105  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y106  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y109  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y110  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y101  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y102  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y103  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y8   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y8   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y8   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y8   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y113  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y113  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y114  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y114  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y116  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y116  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y117  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y117  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y121  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y121  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_1
  To Clock:  iserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        8.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.263ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.307ns = ( 17.307 - 10.000 ) 
    Source Clock Delay      (SCD):    8.076ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     6.109    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     7.537 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     7.691 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.385     8.076    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y114        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y114        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     8.448 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     8.869    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d1[3]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    15.768    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.162 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.307 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.307    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.384    17.691    
                         clock uncertainty           -0.052    17.638    
    IN_FIFO_X1Y9         IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.506    17.132    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.132    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                  8.263    

Slack (MET) :             8.264ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.307ns = ( 17.307 - 10.000 ) 
    Source Clock Delay      (SCD):    8.076ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     6.109    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     7.537 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     7.691 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.385     8.076    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y114        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y114        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     8.448 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     8.868    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d1[2]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    15.768    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.162 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.307 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.307    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.384    17.691    
                         clock uncertainty           -0.052    17.638    
    IN_FIFO_X1Y9         IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.506    17.132    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.132    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  8.264    

Slack (MET) :             8.265ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.307ns = ( 17.307 - 10.000 ) 
    Source Clock Delay      (SCD):    8.076ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     6.109    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     7.537 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     7.691 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.385     8.076    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y114        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y114        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     8.448 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.419     8.867    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d1[0]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    15.768    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.162 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.307 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.307    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.384    17.691    
                         clock uncertainty           -0.052    17.638    
    IN_FIFO_X1Y9         IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.506    17.132    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.132    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  8.265    

Slack (MET) :             8.265ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.307ns = ( 17.307 - 10.000 ) 
    Source Clock Delay      (SCD):    8.076ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     6.109    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     7.537 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     7.691 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.385     8.076    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y114        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y114        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     8.448 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.419     8.867    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d1[1]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    15.768    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.162 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.307 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.307    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.384    17.691    
                         clock uncertainty           -0.052    17.638    
    IN_FIFO_X1Y9         IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.506    17.132    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.132    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  8.265    

Slack (MET) :             8.278ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D0[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.307ns = ( 17.307 - 10.000 ) 
    Source Clock Delay      (SCD):    8.080ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     6.109    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     7.537 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     7.691 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.389     8.080    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y113        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y113        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     8.452 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     8.873    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d0[3]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D0[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    15.768    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.162 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.307 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.307    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.384    17.691    
                         clock uncertainty           -0.052    17.638    
    IN_FIFO_X1Y9         IN_FIFO (Setup_in_fifo_WRCLK_D0[3])
                                                     -0.487    17.151    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.151    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  8.278    

Slack (MET) :             8.279ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D0[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.307ns = ( 17.307 - 10.000 ) 
    Source Clock Delay      (SCD):    8.080ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     6.109    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     7.537 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     7.691 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.389     8.080    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y113        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y113        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     8.452 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     8.872    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d0[2]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D0[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    15.768    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.162 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.307 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.307    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.384    17.691    
                         clock uncertainty           -0.052    17.638    
    IN_FIFO_X1Y9         IN_FIFO (Setup_in_fifo_WRCLK_D0[2])
                                                     -0.487    17.151    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.151    
                         arrival time                          -8.872    
  -------------------------------------------------------------------
                         slack                                  8.279    

Slack (MET) :             8.280ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D0[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.307ns = ( 17.307 - 10.000 ) 
    Source Clock Delay      (SCD):    8.080ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     6.109    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     7.537 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     7.691 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.389     8.080    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y113        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y113        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     8.452 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.419     8.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d0[0]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D0[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    15.768    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.162 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.307 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.307    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.384    17.691    
                         clock uncertainty           -0.052    17.638    
    IN_FIFO_X1Y9         IN_FIFO (Setup_in_fifo_WRCLK_D0[0])
                                                     -0.487    17.151    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.151    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  8.280    

Slack (MET) :             8.280ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D0[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.307ns = ( 17.307 - 10.000 ) 
    Source Clock Delay      (SCD):    8.080ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     6.109    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     7.537 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     7.691 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.389     8.080    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y113        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y113        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     8.452 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.419     8.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d0[1]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D0[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    15.768    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.162 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.307 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.307    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.384    17.691    
                         clock uncertainty           -0.052    17.638    
    IN_FIFO_X1Y9         IN_FIFO (Setup_in_fifo_WRCLK_D0[1])
                                                     -0.487    17.151    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.151    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  8.280    

Slack (MET) :             8.307ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.307ns = ( 17.307 - 10.000 ) 
    Source Clock Delay      (SCD):    8.074ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     6.109    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     7.537 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     7.691 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.383     8.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y116        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y116        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     8.446 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     8.867    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d3[3]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    15.768    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.162 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.307 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.307    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.384    17.691    
                         clock uncertainty           -0.052    17.638    
    IN_FIFO_X1Y9         IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.464    17.174    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.174    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  8.307    

Slack (MET) :             8.307ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D9[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.307ns = ( 17.307 - 10.000 ) 
    Source Clock Delay      (SCD):    8.080ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     6.109    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     7.537 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     7.691 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.389     8.080    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y124        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y124        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     8.452 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     8.873    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d9[3]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D9[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    15.768    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.162 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.307 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.307    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.384    17.691    
                         clock uncertainty           -0.052    17.638    
    IN_FIFO_X1Y9         IN_FIFO (Setup_in_fifo_WRCLK_D9[3])
                                                     -0.458    17.180    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.180    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  8.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.977ns
    Source Clock Delay      (SCD):    3.374ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     2.088    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.284 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.374 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     3.432 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     3.432    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_wr_enable
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     2.662    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     3.881 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.977 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.977    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.603     3.374    
    IN_FIFO_X1Y9         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     3.361    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.361    
                         arrival time                           3.432    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.977ns
    Source Clock Delay      (SCD):    3.533ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     2.088    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.284 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.374 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.159     3.533    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y121        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y121        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     3.663 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     3.863    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d6[0]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     2.662    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     3.881 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.977 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.977    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.603     3.374    
    IN_FIFO_X1Y9         IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     3.338    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           3.863    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.977ns
    Source Clock Delay      (SCD):    3.533ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     2.088    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.284 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.374 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.159     3.533    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y121        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y121        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     3.663 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     3.863    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d6[1]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     2.662    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     3.881 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.977 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.977    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.603     3.374    
    IN_FIFO_X1Y9         IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     3.338    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           3.863    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.977ns
    Source Clock Delay      (SCD):    3.533ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     2.088    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.284 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.374 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.159     3.533    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y121        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y121        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     3.663 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.201     3.864    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d6[2]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     2.662    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     3.881 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.977 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.977    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.603     3.374    
    IN_FIFO_X1Y9         IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     3.338    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           3.864    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.977ns
    Source Clock Delay      (SCD):    3.533ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     2.088    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.284 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.374 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.159     3.533    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y121        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y121        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     3.663 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.201     3.864    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d6[3]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     2.662    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     3.881 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.977 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.977    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.603     3.374    
    IN_FIFO_X1Y9         IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     3.338    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           3.864    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.977ns
    Source Clock Delay      (SCD):    3.530ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     2.088    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.284 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.374 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.156     3.530    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y117        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y117        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     3.660 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     3.860    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d4[0]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     2.662    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     3.881 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.977 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.977    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.603     3.374    
    IN_FIFO_X1Y9         IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     3.326    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.326    
                         arrival time                           3.860    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D4[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.977ns
    Source Clock Delay      (SCD):    3.530ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     2.088    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.284 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.374 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.156     3.530    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y117        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y117        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     3.660 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     3.860    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d4[1]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D4[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     2.662    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     3.881 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.977 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.977    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.603     3.374    
    IN_FIFO_X1Y9         IN_FIFO (Hold_in_fifo_WRCLK_D4[1])
                                                     -0.048     3.326    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.326    
                         arrival time                           3.860    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D4[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.977ns
    Source Clock Delay      (SCD):    3.530ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     2.088    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.284 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.374 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.156     3.530    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y117        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y117        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     3.660 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.201     3.861    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d4[2]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D4[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     2.662    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     3.881 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.977 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.977    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.603     3.374    
    IN_FIFO_X1Y9         IN_FIFO (Hold_in_fifo_WRCLK_D4[2])
                                                     -0.048     3.326    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.326    
                         arrival time                           3.861    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D4[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.977ns
    Source Clock Delay      (SCD):    3.530ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     2.088    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.284 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.374 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.156     3.530    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y117        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y117        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     3.660 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.201     3.861    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d4[3]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D4[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     2.662    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     3.881 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.977 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.977    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.603     3.374    
    IN_FIFO_X1Y9         IN_FIFO (Hold_in_fifo_WRCLK_D4[3])
                                                     -0.048     3.326    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.326    
                         arrival time                           3.861    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D7[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.977ns
    Source Clock Delay      (SCD):    3.534ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     2.088    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.284 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.374 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     3.534    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y122        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     3.664 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     3.864    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d7[0]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D7[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     2.662    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     3.881 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.977 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.977    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.603     3.374    
    IN_FIFO_X1Y9         IN_FIFO (Hold_in_fifo_WRCLK_D7[0])
                                                     -0.048     3.326    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.326    
                         arrival time                           3.864    
  -------------------------------------------------------------------
                         slack                                  0.538    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         10.000      5.000      IN_FIFO_X1Y9   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y113  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y114  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y116  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y117  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y121  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y122  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y123  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y124  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y9   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y9   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y9   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y9   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_refclk
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.715ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (mem_refclk rise@2.500ns - mem_refclk rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.622ns (61.040%)  route 0.397ns (38.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.768ns = ( 8.268 - 2.500 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.528     6.109    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y2     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.622     6.731 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.397     7.128    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     3.844 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     4.862    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     4.935 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     6.306    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.383 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311     7.694    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.767 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.501     8.268    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.341     8.609    
                         clock uncertainty           -0.057     8.552    
    PHY_CONTROL_X1Y2     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.009     8.543    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          8.543    
                         arrival time                          -7.128    
  -------------------------------------------------------------------
                         slack                                  1.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_refclk rise@0.000ns - mem_refclk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.313ns (68.192%)  route 0.146ns (31.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.195     2.079    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y2     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.313     2.392 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.146     2.538    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.215     2.652    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.572     2.079    
    PHY_CONTROL_X1Y2     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.123     2.202    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_refclk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PHY_CONTROL/MEMREFCLK     n/a            1.475         2.500       1.025      PHY_CONTROL_X1Y2      leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT1         n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2        leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1         n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2        leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Slow    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X1Y2      leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Low Pulse Width   Fast    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X1Y2      leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Fast    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X1Y2      leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X1Y2      leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/MEMREFCLK   n/a            0.482         1.250       0.768      PHASER_IN_PHY_X1Y9    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.482         1.250       0.768      PHASER_IN_PHY_X1Y8    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/MEMREFCLK   n/a            0.482         1.250       0.768      PHASER_IN_PHY_X1Y8    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X1Y8   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.482         1.250       0.768      PHASER_IN_PHY_X1Y9    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X1Y9   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X1Y10  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X1Y11  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk rise@2.500ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.756ns = ( 11.256 - 2.500 ) 
    Source Clock Delay      (SCD):    8.848ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     8.848 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     9.337 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     9.712    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     3.844 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     4.862    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     4.935 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     6.306    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.383 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311     7.694    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.767 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.263    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.290 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624    10.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.342    11.256    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.434    11.690    
                         clock uncertainty           -0.057    11.634    
    OLOGIC_X1Y108        ODDR (Setup_oddr_C_D1)      -0.723    10.911    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         10.911    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk rise@2.500ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.756ns = ( 11.256 - 2.500 ) 
    Source Clock Delay      (SCD):    8.848ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     8.848 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.479     9.327 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.368     9.695    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     3.844 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     4.862    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     4.935 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     6.306    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.383 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311     7.694    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.767 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.263    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.290 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624    10.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.342    11.256    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.434    11.690    
                         clock uncertainty           -0.057    11.634    
    OLOGIC_X1Y108        ODDR (Setup_oddr_C_D1)      -0.707    10.927    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         10.927    
                         arrival time                          -9.695    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk rise@2.500ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.756ns = ( 11.256 - 2.500 ) 
    Source Clock Delay      (SCD):    8.848ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     8.848 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.479     9.327 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.368     9.695    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     3.844 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     4.862    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     4.935 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     6.306    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.383 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311     7.694    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.767 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.263    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.290 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624    10.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.342    11.256    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.434    11.690    
                         clock uncertainty           -0.057    11.634    
    OLOGIC_X1Y108        ODDR (Setup_oddr_C_D2)      -0.707    10.927    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         10.927    
                         arrival time                          -9.695    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.357ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk rise@2.500ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.756ns = ( 11.256 - 2.500 ) 
    Source Clock Delay      (SCD):    8.848ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     8.848 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     9.337 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     9.712    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     3.844 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     4.862    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     4.935 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     6.306    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.383 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311     7.694    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.767 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.263    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.290 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624    10.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.342    11.256    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.434    11.690    
                         clock uncertainty           -0.057    11.634    
    OLOGIC_X1Y108        ODDR (Setup_oddr_C_D2)      -0.564    11.070    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         11.070    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                  1.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.346ns (70.032%)  route 0.148ns (29.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.264ns
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     4.434 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     4.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.148     4.928    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     5.086 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     5.264    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.652     4.612    
    OLOGIC_X1Y108        ODDR (Hold_oddr_C_D2)       -0.093     4.519    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -4.519    
                         arrival time                           4.928    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.346ns (69.891%)  route 0.149ns (30.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.264ns
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     4.434 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     4.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.149     4.929    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     5.086 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     5.264    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.652     4.612    
    OLOGIC_X1Y108        ODDR (Hold_oddr_C_D1)       -0.093     4.519    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -4.519    
                         arrival time                           4.929    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.351ns (69.089%)  route 0.157ns (30.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.264ns
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     4.434 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     4.785 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.157     4.942    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     5.086 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     5.264    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.652     4.612    
    OLOGIC_X1Y108        ODDR (Hold_oddr_C_D1)       -0.113     4.499    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -4.499    
                         arrival time                           4.942    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.351ns (69.089%)  route 0.157ns (30.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.264ns
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     4.434 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     4.785 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.157     4.942    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     5.086 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     5.264    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.652     4.612    
    OLOGIC_X1Y108        ODDR (Hold_oddr_C_D2)       -0.113     4.499    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -4.499    
                         arrival time                           4.942    
  -------------------------------------------------------------------
                         slack                                  0.443    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X1Y108  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X1Y108  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y101  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y102  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y103  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y104  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y105  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y106  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y109  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y110  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        3.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.264ns = ( 13.264 - 5.000 ) 
    Source Clock Delay      (SCD):    8.327ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.327 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.327    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     8.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     9.291    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[24]
    OLOGIC_X1Y109        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    13.264    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y109        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.404    13.668    
                         clock uncertainty           -0.057    13.611    
    OLOGIC_X1Y109        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    13.162    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.162    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.264ns = ( 13.264 - 5.000 ) 
    Source Clock Delay      (SCD):    8.327ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.327 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.327    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.596     8.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[1]
                         net (fo=1, routed)           0.368     9.291    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[25]
    OLOGIC_X1Y109        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    13.264    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y109        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.404    13.668    
                         clock uncertainty           -0.057    13.611    
    OLOGIC_X1Y109        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    13.162    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.162    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.264ns = ( 13.264 - 5.000 ) 
    Source Clock Delay      (SCD):    8.327ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.327 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.327    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.596     8.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[3]
                         net (fo=1, routed)           0.368     9.291    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[27]
    OLOGIC_X1Y109        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    13.264    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y109        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.404    13.668    
                         clock uncertainty           -0.057    13.611    
    OLOGIC_X1Y109        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    13.162    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.162    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.596ns (61.886%)  route 0.367ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.264ns = ( 13.264 - 5.000 ) 
    Source Clock Delay      (SCD):    8.327ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.327 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.327    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.596     8.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[2]
                         net (fo=1, routed)           0.367     9.290    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[26]
    OLOGIC_X1Y109        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    13.264    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y109        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.404    13.668    
                         clock uncertainty           -0.057    13.611    
    OLOGIC_X1Y109        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.449    13.162    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.162    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.265ns = ( 13.265 - 5.000 ) 
    Source Clock Delay      (SCD):    8.327ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.327 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.327    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.596     8.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[0]
                         net (fo=1, routed)           0.368     9.291    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y105        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342    13.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y105        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.404    13.669    
                         clock uncertainty           -0.057    13.612    
    OLOGIC_X1Y105        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    13.163    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.163    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.265ns = ( 13.265 - 5.000 ) 
    Source Clock Delay      (SCD):    8.327ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.327 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.327    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.596     8.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[1]
                         net (fo=1, routed)           0.368     9.291    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y105        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342    13.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y105        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.404    13.669    
                         clock uncertainty           -0.057    13.612    
    OLOGIC_X1Y105        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    13.163    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.163    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.265ns = ( 13.265 - 5.000 ) 
    Source Clock Delay      (SCD):    8.327ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.327 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.327    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.596     8.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[3]
                         net (fo=1, routed)           0.368     9.291    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[19]
    OLOGIC_X1Y105        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342    13.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y105        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.404    13.669    
                         clock uncertainty           -0.057    13.612    
    OLOGIC_X1Y105        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    13.163    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.163    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.265ns = ( 13.265 - 5.000 ) 
    Source Clock Delay      (SCD):    8.327ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.327 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.327    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.596     8.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q5[0]
                         net (fo=1, routed)           0.368     9.291    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y106        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342    13.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y106        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.404    13.669    
                         clock uncertainty           -0.057    13.612    
    OLOGIC_X1Y106        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    13.163    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.163    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.265ns = ( 13.265 - 5.000 ) 
    Source Clock Delay      (SCD):    8.327ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.327 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.327    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.596     8.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q5[1]
                         net (fo=1, routed)           0.368     9.291    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y106        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342    13.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y106        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.404    13.669    
                         clock uncertainty           -0.057    13.612    
    OLOGIC_X1Y106        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    13.163    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.163    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.265ns = ( 13.265 - 5.000 ) 
    Source Clock Delay      (SCD):    8.327ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.327 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.327    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[3])
                                                      0.596     8.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q5[3]
                         net (fo=1, routed)           0.368     9.291    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y106        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342    13.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y106        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.404    13.669    
                         clock uncertainty           -0.057    13.612    
    OLOGIC_X1Y106        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    13.163    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.163    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  3.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.978 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.978    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     4.116 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[1]
                         net (fo=1, routed)           0.148     4.264    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[9]
    OLOGIC_X1Y103        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     4.780    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y103        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.623     4.157    
    OLOGIC_X1Y103        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.176    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.176    
                         arrival time                           4.264    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.978 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.978    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     4.116 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[2]
                         net (fo=1, routed)           0.148     4.264    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[10]
    OLOGIC_X1Y103        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     4.780    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y103        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.623     4.157    
    OLOGIC_X1Y103        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.176    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.176    
                         arrival time                           4.264    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.978 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.978    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     4.116 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[3]
                         net (fo=1, routed)           0.148     4.264    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[11]
    OLOGIC_X1Y103        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     4.780    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y103        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.623     4.157    
    OLOGIC_X1Y103        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.176    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.176    
                         arrival time                           4.264    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.138ns (48.074%)  route 0.149ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.978 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.978    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     4.116 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[0]
                         net (fo=1, routed)           0.149     4.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[8]
    OLOGIC_X1Y103        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     4.780    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y103        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.623     4.157    
    OLOGIC_X1Y103        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     4.176    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.176    
                         arrival time                           4.265    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.978 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.978    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     4.119 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[1]
                         net (fo=1, routed)           0.148     4.267    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y112        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     4.781    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y112        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.623     4.158    
    OLOGIC_X1Y112        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.177    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.177    
                         arrival time                           4.267    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.978 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.978    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     4.119 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[2]
                         net (fo=1, routed)           0.148     4.267    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y112        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     4.781    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y112        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.623     4.158    
    OLOGIC_X1Y112        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.177    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.177    
                         arrival time                           4.267    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.978 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.978    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     4.119 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[3]
                         net (fo=1, routed)           0.148     4.267    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y112        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     4.781    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y112        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.623     4.158    
    OLOGIC_X1Y112        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.177    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.177    
                         arrival time                           4.267    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.978 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.978    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     4.119 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[1]
                         net (fo=1, routed)           0.148     4.267    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y102        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     4.780    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y102        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.623     4.157    
    OLOGIC_X1Y102        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.176    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.176    
                         arrival time                           4.267    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.978 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.978    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     4.119 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[2]
                         net (fo=1, routed)           0.148     4.267    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y102        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     4.780    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y102        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.623     4.157    
    OLOGIC_X1Y102        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.176    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.176    
                         arrival time                           4.267    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.978 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.978    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     4.119 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[3]
                         net (fo=1, routed)           0.148     4.267    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y102        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     4.780    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y102        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.623     4.157    
    OLOGIC_X1Y102        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.176    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.176    
                         arrival time                           4.267    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         5.000       0.000      OUT_FIFO_X1Y8  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y101  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y102  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y103  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y104  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y105  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y106  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y109  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y110  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y112  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y8  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y8  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y8  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y8  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        1.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.414ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_1 rise@2.500ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.731ns = ( 11.231 - 2.500 ) 
    Source Clock Delay      (SCD):    8.837ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     8.837 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     9.326 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     9.701    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     3.844 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     4.862    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     4.935 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     6.306    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.383 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311     7.694    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.767 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.253    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.280 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624    10.904 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.327    11.231    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.433    11.664    
                         clock uncertainty           -0.057    11.608    
    OLOGIC_X1Y120        ODDR (Setup_oddr_C_D1)      -0.723    10.885    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         10.885    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_1 rise@2.500ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.731ns = ( 11.231 - 2.500 ) 
    Source Clock Delay      (SCD):    8.837ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     8.837 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.479     9.316 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.368     9.684    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     3.844 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     4.862    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     4.935 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     6.306    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.383 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311     7.694    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.767 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.253    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.280 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624    10.904 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.327    11.231    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.433    11.664    
                         clock uncertainty           -0.057    11.608    
    OLOGIC_X1Y120        ODDR (Setup_oddr_C_D1)      -0.707    10.901    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         10.901    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_1 rise@2.500ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.731ns = ( 11.231 - 2.500 ) 
    Source Clock Delay      (SCD):    8.837ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     8.837 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.479     9.316 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.368     9.684    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     3.844 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     4.862    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     4.935 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     6.306    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.383 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311     7.694    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.767 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.253    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.280 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624    10.904 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.327    11.231    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.433    11.664    
                         clock uncertainty           -0.057    11.608    
    OLOGIC_X1Y120        ODDR (Setup_oddr_C_D2)      -0.707    10.901    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         10.901    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_1 rise@2.500ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.731ns = ( 11.231 - 2.500 ) 
    Source Clock Delay      (SCD):    8.837ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     8.837 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     9.326 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     9.701    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     3.844 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     4.862    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     4.935 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     6.306    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.383 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311     7.694    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.767 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.253    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.280 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624    10.904 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.327    11.231    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.433    11.664    
                         clock uncertainty           -0.057    11.608    
    OLOGIC_X1Y120        ODDR (Setup_oddr_C_D2)      -0.564    11.044    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         11.044    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  1.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.346ns (70.032%)  route 0.148ns (29.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.250ns
    Source Clock Delay      (SCD):    4.427ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     4.427 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     4.773 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.148     4.921    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     5.077 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.173     5.250    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.650     4.600    
    OLOGIC_X1Y120        ODDR (Hold_oddr_C_D2)       -0.093     4.507    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -4.507    
                         arrival time                           4.921    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.346ns (69.891%)  route 0.149ns (30.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.250ns
    Source Clock Delay      (SCD):    4.427ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     4.427 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     4.773 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.149     4.922    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     5.077 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.173     5.250    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.650     4.600    
    OLOGIC_X1Y120        ODDR (Hold_oddr_C_D1)       -0.093     4.507    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -4.507    
                         arrival time                           4.922    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.351ns (69.089%)  route 0.157ns (30.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.250ns
    Source Clock Delay      (SCD):    4.427ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     4.427 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     4.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.157     4.935    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     5.077 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.173     5.250    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.650     4.600    
    OLOGIC_X1Y120        ODDR (Hold_oddr_C_D1)       -0.113     4.487    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -4.487    
                         arrival time                           4.935    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.351ns (69.089%)  route 0.157ns (30.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.250ns
    Source Clock Delay      (SCD):    4.427ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     4.427 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     4.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.157     4.935    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     5.077 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.173     5.250    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.650     4.600    
    OLOGIC_X1Y120        ODDR (Hold_oddr_C_D2)       -0.113     4.487    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -4.487    
                         arrival time                           4.935    
  -------------------------------------------------------------------
                         slack                                  0.448    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X1Y120  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X1Y120  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y113  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y114  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y115  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y116  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y117  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y121  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y122  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y123  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        3.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.860ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.243ns = ( 13.243 - 5.000 ) 
    Source Clock Delay      (SCD):    8.316ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.316 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.316    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     8.912 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     9.280    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y121        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.330    13.243    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y121        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.403    13.646    
                         clock uncertainty           -0.057    13.589    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    13.140    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.140    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  3.860    

Slack (MET) :             3.860ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.243ns = ( 13.243 - 5.000 ) 
    Source Clock Delay      (SCD):    8.316ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.316 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.316    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.596     8.912 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[1]
                         net (fo=1, routed)           0.368     9.280    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y121        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.330    13.243    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y121        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.403    13.646    
                         clock uncertainty           -0.057    13.589    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    13.140    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.140    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  3.860    

Slack (MET) :             3.860ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.243ns = ( 13.243 - 5.000 ) 
    Source Clock Delay      (SCD):    8.316ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.316 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.316    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.596     8.912 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[3]
                         net (fo=1, routed)           0.368     9.280    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y121        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.330    13.243    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y121        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.403    13.646    
                         clock uncertainty           -0.057    13.589    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    13.140    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.140    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  3.860    

Slack (MET) :             3.861ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.596ns (61.886%)  route 0.367ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.243ns = ( 13.243 - 5.000 ) 
    Source Clock Delay      (SCD):    8.316ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.316 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.316    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.596     8.912 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[2]
                         net (fo=1, routed)           0.367     9.279    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y121        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.330    13.243    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y121        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.403    13.646    
                         clock uncertainty           -0.057    13.589    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.449    13.140    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.140    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                  3.861    

Slack (MET) :             3.861ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.244ns = ( 13.244 - 5.000 ) 
    Source Clock Delay      (SCD):    8.316ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.316 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.316    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.596     8.912 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q4[0]
                         net (fo=1, routed)           0.368     9.280    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y117        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.331    13.244    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y117        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.403    13.647    
                         clock uncertainty           -0.057    13.590    
    OLOGIC_X1Y117        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    13.141    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.141    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  3.861    

Slack (MET) :             3.861ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.244ns = ( 13.244 - 5.000 ) 
    Source Clock Delay      (SCD):    8.316ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.316 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.316    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.596     8.912 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q4[1]
                         net (fo=1, routed)           0.368     9.280    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y117        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.331    13.244    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y117        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.403    13.647    
                         clock uncertainty           -0.057    13.590    
    OLOGIC_X1Y117        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    13.141    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.141    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  3.861    

Slack (MET) :             3.861ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.244ns = ( 13.244 - 5.000 ) 
    Source Clock Delay      (SCD):    8.316ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.316 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.316    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.596     8.912 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q4[3]
                         net (fo=1, routed)           0.368     9.280    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[19]
    OLOGIC_X1Y117        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.331    13.244    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y117        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.403    13.647    
                         clock uncertainty           -0.057    13.590    
    OLOGIC_X1Y117        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    13.141    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.141    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  3.861    

Slack (MET) :             3.862ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.596ns (61.886%)  route 0.367ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.244ns = ( 13.244 - 5.000 ) 
    Source Clock Delay      (SCD):    8.316ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.316 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.316    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[2])
                                                      0.596     8.912 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q4[2]
                         net (fo=1, routed)           0.367     9.279    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[18]
    OLOGIC_X1Y117        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.331    13.244    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y117        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.403    13.647    
                         clock uncertainty           -0.057    13.590    
    OLOGIC_X1Y117        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.449    13.141    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.141    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                  3.862    

Slack (MET) :             3.862ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.245ns = ( 13.245 - 5.000 ) 
    Source Clock Delay      (SCD):    8.316ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.316 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.316    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q0[0])
                                                      0.596     8.912 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q0[0]
                         net (fo=1, routed)           0.368     9.280    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[0]
    OLOGIC_X1Y113        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    13.245    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y113        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.403    13.648    
                         clock uncertainty           -0.057    13.591    
    OLOGIC_X1Y113        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    13.142    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.142    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  3.862    

Slack (MET) :             3.862ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.245ns = ( 13.245 - 5.000 ) 
    Source Clock Delay      (SCD):    8.316ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.316 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.316    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q0[1])
                                                      0.596     8.912 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q0[1]
                         net (fo=1, routed)           0.368     9.280    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y113        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    13.245    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y113        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.403    13.648    
                         clock uncertainty           -0.057    13.591    
    OLOGIC_X1Y113        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    13.142    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.142    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  3.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.971 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.971    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     4.109 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[1]
                         net (fo=1, routed)           0.148     4.257    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[9]
    OLOGIC_X1Y115        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     4.767    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y115        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.621     4.146    
    OLOGIC_X1Y115        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.165    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.165    
                         arrival time                           4.257    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.971 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.971    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     4.109 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[2]
                         net (fo=1, routed)           0.148     4.257    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[10]
    OLOGIC_X1Y115        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     4.767    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y115        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.621     4.146    
    OLOGIC_X1Y115        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.165    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.165    
                         arrival time                           4.257    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.971 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.971    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     4.109 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[3]
                         net (fo=1, routed)           0.148     4.257    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[11]
    OLOGIC_X1Y115        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     4.767    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y115        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.621     4.146    
    OLOGIC_X1Y115        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.165    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.165    
                         arrival time                           4.257    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.138ns (48.074%)  route 0.149ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.971 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.971    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     4.109 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[0]
                         net (fo=1, routed)           0.149     4.258    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[8]
    OLOGIC_X1Y115        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     4.767    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y115        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.621     4.146    
    OLOGIC_X1Y115        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     4.165    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.165    
                         arrival time                           4.258    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.971 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.971    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     4.112 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[1]
                         net (fo=1, routed)           0.148     4.260    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y124        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     4.768    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y124        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.621     4.147    
    OLOGIC_X1Y124        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.166    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.166    
                         arrival time                           4.260    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.971 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.971    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     4.112 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[2]
                         net (fo=1, routed)           0.148     4.260    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y124        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     4.768    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y124        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.621     4.147    
    OLOGIC_X1Y124        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.166    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.166    
                         arrival time                           4.260    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.971 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.971    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     4.112 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[3]
                         net (fo=1, routed)           0.148     4.260    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y124        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     4.768    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y124        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.621     4.147    
    OLOGIC_X1Y124        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.166    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.166    
                         arrival time                           4.260    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.971 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.971    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     4.112 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[1]
                         net (fo=1, routed)           0.148     4.260    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y114        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     4.767    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y114        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.621     4.146    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.165    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.165    
                         arrival time                           4.260    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.971 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.971    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     4.112 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[2]
                         net (fo=1, routed)           0.148     4.260    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y114        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     4.767    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y114        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.621     4.146    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.165    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.165    
                         arrival time                           4.260    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.971 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.971    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     4.112 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[3]
                         net (fo=1, routed)           0.148     4.260    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y114        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     4.767    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y114        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.621     4.146    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.165    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.165    
                         arrival time                           4.260    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         5.000       0.000      OUT_FIFO_X1Y9  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y113  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y114  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y115  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y116  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y117  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y121  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y122  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y123  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y124  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y9  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y9  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y9  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y9  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clk_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X1Y136  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck/C
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y125  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y131  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y132  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y126  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y127  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y128  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y129  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y130  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y133  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        8.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.846ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.596ns (60.412%)  route 0.391ns (39.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.261ns = ( 18.261 - 10.000 ) 
    Source Clock Delay      (SCD):    8.327ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.327 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.327    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q0[1])
                                                      0.596     8.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q0[1]
                         net (fo=1, routed)           0.391     9.314    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[1]
    OLOGIC_X1Y125        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    15.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.338    18.261    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y125        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.404    18.665    
                         clock uncertainty           -0.057    18.608    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    18.159    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.159    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  8.846    

Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.259ns = ( 18.259 - 10.000 ) 
    Source Clock Delay      (SCD):    8.327ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.327 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.327    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.596     8.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[4]
                         net (fo=1, routed)           0.368     9.291    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[32]
    OLOGIC_X1Y131        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    15.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    18.259    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y131        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.404    18.663    
                         clock uncertainty           -0.057    18.606    
    OLOGIC_X1Y131        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    18.157    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.157    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  8.866    

Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.259ns = ( 18.259 - 10.000 ) 
    Source Clock Delay      (SCD):    8.327ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.327 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.327    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.596     8.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[5]
                         net (fo=1, routed)           0.368     9.291    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[33]
    OLOGIC_X1Y131        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    15.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    18.259    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y131        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.404    18.663    
                         clock uncertainty           -0.057    18.606    
    OLOGIC_X1Y131        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    18.157    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.157    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  8.866    

Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.259ns = ( 18.259 - 10.000 ) 
    Source Clock Delay      (SCD):    8.327ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.327 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.327    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                      0.596     8.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[7]
                         net (fo=1, routed)           0.368     9.291    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[35]
    OLOGIC_X1Y131        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    15.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    18.259    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y131        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.404    18.663    
                         clock uncertainty           -0.057    18.606    
    OLOGIC_X1Y131        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    18.157    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.157    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  8.866    

Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.259ns = ( 18.259 - 10.000 ) 
    Source Clock Delay      (SCD):    8.327ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.327 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.327    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.596     8.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[4]
                         net (fo=1, routed)           0.368     9.291    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[36]
    OLOGIC_X1Y132        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    15.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    18.259    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y132        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.404    18.663    
                         clock uncertainty           -0.057    18.606    
    OLOGIC_X1Y132        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    18.157    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.157    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  8.866    

Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.259ns = ( 18.259 - 10.000 ) 
    Source Clock Delay      (SCD):    8.327ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.327 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.327    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.596     8.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[5]
                         net (fo=1, routed)           0.368     9.291    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y132        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    15.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    18.259    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y132        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.404    18.663    
                         clock uncertainty           -0.057    18.606    
    OLOGIC_X1Y132        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    18.157    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.157    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  8.866    

Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.259ns = ( 18.259 - 10.000 ) 
    Source Clock Delay      (SCD):    8.327ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.327 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.327    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.596     8.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[7]
                         net (fo=1, routed)           0.368     9.291    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y132        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    15.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    18.259    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y132        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.404    18.663    
                         clock uncertainty           -0.057    18.606    
    OLOGIC_X1Y132        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    18.157    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.157    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  8.866    

Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.259ns = ( 18.259 - 10.000 ) 
    Source Clock Delay      (SCD):    8.327ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.327 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.327    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     8.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     9.291    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X1Y133        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    15.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    18.259    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y133        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.404    18.663    
                         clock uncertainty           -0.057    18.606    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    18.157    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.157    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  8.866    

Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.259ns = ( 18.259 - 10.000 ) 
    Source Clock Delay      (SCD):    8.327ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.327 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.327    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.596     8.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[1]
                         net (fo=1, routed)           0.368     9.291    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y133        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    15.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    18.259    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y133        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.404    18.663    
                         clock uncertainty           -0.057    18.606    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    18.157    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.157    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  8.866    

Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.259ns = ( 18.259 - 10.000 ) 
    Source Clock Delay      (SCD):    8.327ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.327 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.327    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.596     8.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[3]
                         net (fo=1, routed)           0.368     9.291    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X1Y133        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    15.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    18.259    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y133        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.404    18.663    
                         clock uncertainty           -0.057    18.606    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    18.157    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.157    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  8.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.978 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.978    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     4.116 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[1]
                         net (fo=1, routed)           0.148     4.264    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y127        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.778    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y127        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.623     4.155    
    OLOGIC_X1Y127        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.174    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.174    
                         arrival time                           4.264    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.978 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.978    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     4.116 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[2]
                         net (fo=1, routed)           0.148     4.264    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y127        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.778    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y127        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.623     4.155    
    OLOGIC_X1Y127        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.174    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.174    
                         arrival time                           4.264    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.978 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.978    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     4.116 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[3]
                         net (fo=1, routed)           0.148     4.264    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y127        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.778    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y127        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.623     4.155    
    OLOGIC_X1Y127        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.174    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.174    
                         arrival time                           4.264    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.138ns (48.074%)  route 0.149ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.978 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.978    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     4.116 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[0]
                         net (fo=1, routed)           0.149     4.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y127        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.778    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y127        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.623     4.155    
    OLOGIC_X1Y127        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     4.174    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.174    
                         arrival time                           4.265    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.978 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.978    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     4.119 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[1]
                         net (fo=1, routed)           0.148     4.267    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y126        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.778    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y126        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.623     4.155    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.174    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.174    
                         arrival time                           4.267    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.978 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.978    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     4.119 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[2]
                         net (fo=1, routed)           0.148     4.267    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y126        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.778    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y126        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.623     4.155    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.174    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.174    
                         arrival time                           4.267    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.978 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.978    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     4.119 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[3]
                         net (fo=1, routed)           0.148     4.267    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[7]
    OLOGIC_X1Y126        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.778    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y126        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.623     4.155    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.174    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.174    
                         arrival time                           4.267    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.978 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.978    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q7[1])
                                                      0.141     4.119 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q7[1]
                         net (fo=1, routed)           0.148     4.267    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[29]
    OLOGIC_X1Y134        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.778    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y134        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.623     4.155    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.174    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.174    
                         arrival time                           4.267    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.978 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.978    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q7[2])
                                                      0.141     4.119 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q7[2]
                         net (fo=1, routed)           0.148     4.267    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[30]
    OLOGIC_X1Y134        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.778    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y134        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.623     4.155    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.174    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.174    
                         arrival time                           4.267    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.978 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.978    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q7[3])
                                                      0.141     4.119 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q7[3]
                         net (fo=1, routed)           0.148     4.267    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[31]
    OLOGIC_X1Y134        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.778    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y134        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.623     4.155    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.174    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.174    
                         arrival time                           4.267    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         10.000      5.000      OUT_FIFO_X1Y10  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y125   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y131   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y132   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y126   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y127   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y128   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y129   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y130   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y133   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y10  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y10  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y10  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y10  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clk_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_3
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y149  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y143  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y144  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y138  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y139  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y140  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y141  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y142  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y145  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y146  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        8.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.540ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.596ns (45.642%)  route 0.710ns (54.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.265ns = ( 18.265 - 10.000 ) 
    Source Clock Delay      (SCD):    8.316ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.316 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     8.316    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q0[0])
                                                      0.596     8.912 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q0[0]
                         net (fo=1, routed)           0.710     9.622    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[0]
    OLOGIC_X1Y149        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    15.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.352    18.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y149        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.403    18.668    
                         clock uncertainty           -0.057    18.611    
    OLOGIC_X1Y149        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    18.162    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.162    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  8.540    

Slack (MET) :             8.545ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.596ns (45.800%)  route 0.705ns (54.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.265ns = ( 18.265 - 10.000 ) 
    Source Clock Delay      (SCD):    8.316ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.316 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     8.316    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q0[3])
                                                      0.596     8.912 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q0[3]
                         net (fo=1, routed)           0.705     9.617    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[3]
    OLOGIC_X1Y149        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    15.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.352    18.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y149        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.403    18.668    
                         clock uncertainty           -0.057    18.611    
    OLOGIC_X1Y149        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    18.162    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.162    
                         arrival time                          -9.617    
  -------------------------------------------------------------------
                         slack                                  8.545    

Slack (MET) :             8.546ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.596ns (45.835%)  route 0.704ns (54.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.265ns = ( 18.265 - 10.000 ) 
    Source Clock Delay      (SCD):    8.316ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.316 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     8.316    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q0[2])
                                                      0.596     8.912 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q0[2]
                         net (fo=1, routed)           0.704     9.616    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[2]
    OLOGIC_X1Y149        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    15.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.352    18.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y149        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.403    18.668    
                         clock uncertainty           -0.057    18.611    
    OLOGIC_X1Y149        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.449    18.162    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.162    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  8.546    

Slack (MET) :             8.553ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.596ns (46.083%)  route 0.697ns (53.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.265ns = ( 18.265 - 10.000 ) 
    Source Clock Delay      (SCD):    8.316ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.316 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     8.316    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q0[1])
                                                      0.596     8.912 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q0[1]
                         net (fo=1, routed)           0.697     9.609    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[1]
    OLOGIC_X1Y149        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    15.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.352    18.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y149        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.403    18.668    
                         clock uncertainty           -0.057    18.611    
    OLOGIC_X1Y149        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    18.162    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.162    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  8.553    

Slack (MET) :             8.880ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.263ns = ( 18.263 - 10.000 ) 
    Source Clock Delay      (SCD):    8.316ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.316 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     8.316    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.596     8.912 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[4]
                         net (fo=1, routed)           0.368     9.280    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X1Y143        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    15.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    18.263    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y143        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.403    18.666    
                         clock uncertainty           -0.057    18.609    
    OLOGIC_X1Y143        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    18.160    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.160    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  8.880    

Slack (MET) :             8.880ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.263ns = ( 18.263 - 10.000 ) 
    Source Clock Delay      (SCD):    8.316ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.316 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     8.316    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.596     8.912 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[5]
                         net (fo=1, routed)           0.368     9.280    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[41]
    OLOGIC_X1Y143        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    15.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    18.263    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y143        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.403    18.666    
                         clock uncertainty           -0.057    18.609    
    OLOGIC_X1Y143        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    18.160    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.160    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  8.880    

Slack (MET) :             8.880ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.263ns = ( 18.263 - 10.000 ) 
    Source Clock Delay      (SCD):    8.316ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.316 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     8.316    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                      0.596     8.912 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[7]
                         net (fo=1, routed)           0.368     9.280    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X1Y143        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    15.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    18.263    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y143        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.403    18.666    
                         clock uncertainty           -0.057    18.609    
    OLOGIC_X1Y143        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    18.160    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.160    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  8.880    

Slack (MET) :             8.880ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.263ns = ( 18.263 - 10.000 ) 
    Source Clock Delay      (SCD):    8.316ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.316 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     8.316    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.596     8.912 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[4]
                         net (fo=1, routed)           0.368     9.280    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[44]
    OLOGIC_X1Y144        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    15.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    18.263    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y144        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.403    18.666    
                         clock uncertainty           -0.057    18.609    
    OLOGIC_X1Y144        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    18.160    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.160    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  8.880    

Slack (MET) :             8.880ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.263ns = ( 18.263 - 10.000 ) 
    Source Clock Delay      (SCD):    8.316ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.316 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     8.316    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.596     8.912 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[5]
                         net (fo=1, routed)           0.368     9.280    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[45]
    OLOGIC_X1Y144        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    15.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    18.263    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y144        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.403    18.666    
                         clock uncertainty           -0.057    18.609    
    OLOGIC_X1Y144        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    18.160    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.160    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  8.880    

Slack (MET) :             8.880ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.263ns = ( 18.263 - 10.000 ) 
    Source Clock Delay      (SCD):    8.316ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.316 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     8.316    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.596     8.912 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[7]
                         net (fo=1, routed)           0.368     9.280    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[47]
    OLOGIC_X1Y144        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    15.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    18.263    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y144        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.403    18.666    
                         clock uncertainty           -0.057    18.609    
    OLOGIC_X1Y144        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    18.160    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.160    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  8.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.971 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.971    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     4.109 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[1]
                         net (fo=1, routed)           0.148     4.257    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y139        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     4.775    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y139        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.621     4.154    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.173    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.173    
                         arrival time                           4.257    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.971 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.971    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     4.109 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[2]
                         net (fo=1, routed)           0.148     4.257    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y139        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     4.775    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y139        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.621     4.154    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.173    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.173    
                         arrival time                           4.257    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.971 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.971    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     4.109 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[3]
                         net (fo=1, routed)           0.148     4.257    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y139        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     4.775    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y139        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.621     4.154    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.173    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.173    
                         arrival time                           4.257    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.138ns (48.074%)  route 0.149ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.971 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.971    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     4.109 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[0]
                         net (fo=1, routed)           0.149     4.258    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y139        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     4.775    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y139        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.621     4.154    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     4.173    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.173    
                         arrival time                           4.258    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.971 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.971    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     4.112 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[1]
                         net (fo=1, routed)           0.148     4.260    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y148        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.184     4.776    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y148        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.621     4.155    
    OLOGIC_X1Y148        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.174    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.174    
                         arrival time                           4.260    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.971 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.971    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     4.112 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[2]
                         net (fo=1, routed)           0.148     4.260    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X1Y148        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.184     4.776    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y148        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.621     4.155    
    OLOGIC_X1Y148        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.174    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.174    
                         arrival time                           4.260    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.971 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.971    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     4.112 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[3]
                         net (fo=1, routed)           0.148     4.260    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y148        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.184     4.776    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y148        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.621     4.155    
    OLOGIC_X1Y148        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.174    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.174    
                         arrival time                           4.260    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.971 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.971    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     4.112 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[1]
                         net (fo=1, routed)           0.148     4.260    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y138        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     4.775    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y138        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.621     4.154    
    OLOGIC_X1Y138        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.173    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.173    
                         arrival time                           4.260    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.971 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.971    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     4.112 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[2]
                         net (fo=1, routed)           0.148     4.260    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y138        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     4.775    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y138        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.621     4.154    
    OLOGIC_X1Y138        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.173    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.173    
                         arrival time                           4.260    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.971 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.971    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     4.112 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[3]
                         net (fo=1, routed)           0.148     4.260    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[7]
    OLOGIC_X1Y138        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     4.775    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y138        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.621     4.154    
    OLOGIC_X1Y138        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.173    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.173    
                         arrival time                           4.260    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_3
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         10.000      5.000      OUT_FIFO_X1Y11  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y149   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y143   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y144   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y138   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y139   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y140   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y141   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y142   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y145   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y11  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y11  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y11  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y11  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk3_out
  To Clock:  pll_clk3_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk3_out
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I             n/a            1.592         10.000      8.407      BUFHCE_X1Y24     leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :           15  Failing Endpoints,  Worst Slack       -2.128ns,  Total Violation      -11.273ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.128ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[seq][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        11.990ns  (logic 3.046ns (25.405%)  route 8.944ns (74.595%))
  Logic Levels:           11  (CARRY4=5 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.136ns = ( 17.136 - 10.000 ) 
    Source Clock Delay      (SCD):    7.674ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.567     7.674    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X73Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[seq][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y44         FDRE (Prop_fdre_C_Q)         0.379     8.053 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[seq][9]/Q
                         net (fo=3, routed)           0.933     8.985    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/out[9]
    SLICE_X74Y43         LUT6 (Prop_lut6_I3_O)        0.105     9.090 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_7/O
                         net (fo=1, routed)           0.000     9.090    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_7_n_0
    SLICE_X74Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.404 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.404    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5_n_0
    SLICE_X74Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     9.611 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_4/CO[0]
                         net (fo=35, routed)          1.442    11.053    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[seq][13][0]
    SLICE_X75Y41         LUT5 (Prop_lut5_I2_O)        0.300    11.353 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10/O
                         net (fo=2, routed)           1.418    12.771    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10_n_0
    SLICE_X78Y42         LUT6 (Prop_lut6_I4_O)        0.275    13.046 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9/O
                         net (fo=3, routed)           1.073    14.119    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9_n_0
    SLICE_X78Y43         LUT5 (Prop_lut5_I4_O)        0.128    14.247 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8/O
                         net (fo=2, routed)           1.398    15.645    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8_n_0
    SLICE_X77Y43         LUT6 (Prop_lut6_I3_O)        0.268    15.913 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6/O
                         net (fo=1, routed)           0.000    15.913    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6_n_0
    SLICE_X77Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.370 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.370    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_3_n_0
    SLICE_X77Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.468 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.468    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][15]_i_3_n_0
    SLICE_X77Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    16.733 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][17]_i_5/O[1]
                         net (fo=1, routed)           1.778    18.511    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0_n_151
    SLICE_X77Y40         LUT4 (Prop_lut4_I2_O)        0.250    18.761 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r[ipcrc][17]_i_2/O
                         net (fo=1, routed)           0.902    19.663    leon3_system_1/eth0.e1/m100.u0/ethc0/v[ipcrc][17]
    SLICE_X77Y40         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    16.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    15.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.447    17.136    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X77Y40         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][17]/C
                         clock pessimism              0.492    17.627    
                         clock uncertainty           -0.060    17.567    
    SLICE_X77Y40         FDRE (Setup_fdre_C_D)       -0.032    17.535    leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][17]
  -------------------------------------------------------------------
                         required time                         17.535    
                         arrival time                         -19.663    
  -------------------------------------------------------------------
                         slack                                 -2.128    

Slack (VIOLATED) :        -1.303ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[seq][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        11.227ns  (logic 2.862ns (25.491%)  route 8.365ns (74.509%))
  Logic Levels:           10  (CARRY4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.137ns = ( 17.137 - 10.000 ) 
    Source Clock Delay      (SCD):    7.674ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.567     7.674    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X73Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[seq][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y44         FDRE (Prop_fdre_C_Q)         0.379     8.053 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[seq][9]/Q
                         net (fo=3, routed)           0.933     8.985    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/out[9]
    SLICE_X74Y43         LUT6 (Prop_lut6_I3_O)        0.105     9.090 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_7/O
                         net (fo=1, routed)           0.000     9.090    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_7_n_0
    SLICE_X74Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.404 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.404    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5_n_0
    SLICE_X74Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     9.611 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_4/CO[0]
                         net (fo=35, routed)          1.442    11.053    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[seq][13][0]
    SLICE_X75Y41         LUT5 (Prop_lut5_I2_O)        0.300    11.353 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10/O
                         net (fo=2, routed)           1.418    12.771    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10_n_0
    SLICE_X78Y42         LUT6 (Prop_lut6_I4_O)        0.275    13.046 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9/O
                         net (fo=3, routed)           1.073    14.119    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9_n_0
    SLICE_X78Y43         LUT5 (Prop_lut5_I4_O)        0.128    14.247 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8/O
                         net (fo=2, routed)           1.398    15.645    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8_n_0
    SLICE_X77Y43         LUT6 (Prop_lut6_I3_O)        0.268    15.913 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6/O
                         net (fo=1, routed)           0.000    15.913    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6_n_0
    SLICE_X77Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.370 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.370    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_3_n_0
    SLICE_X77Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    16.550 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][15]_i_3/O[0]
                         net (fo=1, routed)           2.102    18.652    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0_n_150
    SLICE_X75Y44         LUT6 (Prop_lut6_I3_O)        0.249    18.901 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r[ipcrc][12]_i_1/O
                         net (fo=1, routed)           0.000    18.901    leon3_system_1/eth0.e1/m100.u0/ethc0/v[ipcrc][12]
    SLICE_X75Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    16.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    15.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.448    17.137    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X75Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][12]/C
                         clock pessimism              0.492    17.628    
                         clock uncertainty           -0.060    17.568    
    SLICE_X75Y44         FDRE (Setup_fdre_C_D)        0.030    17.598    leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][12]
  -------------------------------------------------------------------
                         required time                         17.598    
                         arrival time                         -18.901    
  -------------------------------------------------------------------
                         slack                                 -1.303    

Slack (VIOLATED) :        -1.303ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[seq][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        11.270ns  (logic 2.950ns (26.175%)  route 8.320ns (73.825%))
  Logic Levels:           10  (CARRY4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.138ns = ( 17.138 - 10.000 ) 
    Source Clock Delay      (SCD):    7.674ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.567     7.674    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X73Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[seq][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y44         FDRE (Prop_fdre_C_Q)         0.379     8.053 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[seq][9]/Q
                         net (fo=3, routed)           0.933     8.985    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/out[9]
    SLICE_X74Y43         LUT6 (Prop_lut6_I3_O)        0.105     9.090 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_7/O
                         net (fo=1, routed)           0.000     9.090    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_7_n_0
    SLICE_X74Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.404 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.404    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5_n_0
    SLICE_X74Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     9.611 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_4/CO[0]
                         net (fo=35, routed)          1.442    11.053    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[seq][13][0]
    SLICE_X75Y41         LUT5 (Prop_lut5_I2_O)        0.300    11.353 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10/O
                         net (fo=2, routed)           1.418    12.771    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10_n_0
    SLICE_X78Y42         LUT6 (Prop_lut6_I4_O)        0.275    13.046 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9/O
                         net (fo=3, routed)           1.073    14.119    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9_n_0
    SLICE_X78Y43         LUT5 (Prop_lut5_I4_O)        0.128    14.247 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8/O
                         net (fo=2, routed)           1.398    15.645    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8_n_0
    SLICE_X77Y43         LUT6 (Prop_lut6_I3_O)        0.268    15.913 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6/O
                         net (fo=1, routed)           0.000    15.913    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6_n_0
    SLICE_X77Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.370 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.370    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_3_n_0
    SLICE_X77Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    16.630 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][15]_i_3/O[3]
                         net (fo=1, routed)           2.057    18.687    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0_n_147
    SLICE_X78Y44         LUT6 (Prop_lut6_I3_O)        0.257    18.944 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r[ipcrc][15]_i_1/O
                         net (fo=1, routed)           0.000    18.944    leon3_system_1/eth0.e1/m100.u0/ethc0/v[ipcrc][15]
    SLICE_X78Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    16.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    15.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.449    17.138    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X78Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][15]/C
                         clock pessimism              0.492    17.629    
                         clock uncertainty           -0.060    17.569    
    SLICE_X78Y44         FDRE (Setup_fdre_C_D)        0.072    17.641    leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][15]
  -------------------------------------------------------------------
                         required time                         17.641    
                         arrival time                         -18.944    
  -------------------------------------------------------------------
                         slack                                 -1.303    

Slack (VIOLATED) :        -1.203ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[seq][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        11.126ns  (logic 2.763ns (24.833%)  route 8.363ns (75.167%))
  Logic Levels:           9  (CARRY4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.136ns = ( 17.136 - 10.000 ) 
    Source Clock Delay      (SCD):    7.674ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.567     7.674    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X73Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[seq][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y44         FDRE (Prop_fdre_C_Q)         0.379     8.053 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[seq][9]/Q
                         net (fo=3, routed)           0.933     8.985    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/out[9]
    SLICE_X74Y43         LUT6 (Prop_lut6_I3_O)        0.105     9.090 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_7/O
                         net (fo=1, routed)           0.000     9.090    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_7_n_0
    SLICE_X74Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.404 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.404    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5_n_0
    SLICE_X74Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     9.611 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_4/CO[0]
                         net (fo=35, routed)          1.442    11.053    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[seq][13][0]
    SLICE_X75Y41         LUT5 (Prop_lut5_I2_O)        0.300    11.353 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10/O
                         net (fo=2, routed)           1.418    12.771    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10_n_0
    SLICE_X78Y42         LUT6 (Prop_lut6_I4_O)        0.275    13.046 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9/O
                         net (fo=3, routed)           1.073    14.119    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9_n_0
    SLICE_X78Y43         LUT5 (Prop_lut5_I4_O)        0.128    14.247 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8/O
                         net (fo=2, routed)           1.398    15.645    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8_n_0
    SLICE_X77Y43         LUT6 (Prop_lut6_I3_O)        0.268    15.913 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6/O
                         net (fo=1, routed)           0.000    15.913    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6_n_0
    SLICE_X77Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    16.443 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_3/O[3]
                         net (fo=1, routed)           2.100    18.543    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0_n_143
    SLICE_X77Y40         LUT6 (Prop_lut6_I3_O)        0.257    18.800 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r[ipcrc][11]_i_1/O
                         net (fo=1, routed)           0.000    18.800    leon3_system_1/eth0.e1/m100.u0/ethc0/v[ipcrc][11]
    SLICE_X77Y40         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    16.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    15.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.447    17.136    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X77Y40         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][11]/C
                         clock pessimism              0.492    17.627    
                         clock uncertainty           -0.060    17.567    
    SLICE_X77Y40         FDRE (Setup_fdre_C_D)        0.030    17.597    leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][11]
  -------------------------------------------------------------------
                         required time                         17.597    
                         arrival time                         -18.800    
  -------------------------------------------------------------------
                         slack                                 -1.203    

Slack (VIOLATED) :        -1.104ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[seq][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        11.072ns  (logic 2.710ns (24.476%)  route 8.362ns (75.524%))
  Logic Levels:           9  (CARRY4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.138ns = ( 17.138 - 10.000 ) 
    Source Clock Delay      (SCD):    7.674ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.567     7.674    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X73Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[seq][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y44         FDRE (Prop_fdre_C_Q)         0.379     8.053 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[seq][9]/Q
                         net (fo=3, routed)           0.933     8.985    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/out[9]
    SLICE_X74Y43         LUT6 (Prop_lut6_I3_O)        0.105     9.090 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_7/O
                         net (fo=1, routed)           0.000     9.090    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_7_n_0
    SLICE_X74Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.404 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.404    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5_n_0
    SLICE_X74Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     9.611 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_4/CO[0]
                         net (fo=35, routed)          1.442    11.053    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[seq][13][0]
    SLICE_X75Y41         LUT5 (Prop_lut5_I2_O)        0.300    11.353 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10/O
                         net (fo=2, routed)           1.418    12.771    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10_n_0
    SLICE_X78Y42         LUT6 (Prop_lut6_I4_O)        0.275    13.046 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9/O
                         net (fo=3, routed)           1.073    14.119    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9_n_0
    SLICE_X78Y43         LUT5 (Prop_lut5_I4_O)        0.128    14.247 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8/O
                         net (fo=2, routed)           1.398    15.645    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8_n_0
    SLICE_X77Y43         LUT6 (Prop_lut6_I3_O)        0.268    15.913 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6/O
                         net (fo=1, routed)           0.000    15.913    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6_n_0
    SLICE_X77Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    16.394 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_3/O[2]
                         net (fo=1, routed)           2.099    18.493    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0_n_144
    SLICE_X78Y43         LUT6 (Prop_lut6_I3_O)        0.253    18.746 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r[ipcrc][10]_i_1/O
                         net (fo=1, routed)           0.000    18.746    leon3_system_1/eth0.e1/m100.u0/ethc0/v[ipcrc][10]
    SLICE_X78Y43         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    16.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    15.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.449    17.138    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X78Y43         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][10]/C
                         clock pessimism              0.492    17.629    
                         clock uncertainty           -0.060    17.569    
    SLICE_X78Y43         FDRE (Setup_fdre_C_D)        0.072    17.641    leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][10]
  -------------------------------------------------------------------
                         required time                         17.641    
                         arrival time                         -18.746    
  -------------------------------------------------------------------
                         slack                                 -1.104    

Slack (VIOLATED) :        -1.044ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[seq][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        10.970ns  (logic 2.948ns (26.873%)  route 8.022ns (73.127%))
  Logic Levels:           10  (CARRY4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.137ns = ( 17.137 - 10.000 ) 
    Source Clock Delay      (SCD):    7.674ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.567     7.674    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X73Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[seq][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y44         FDRE (Prop_fdre_C_Q)         0.379     8.053 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[seq][9]/Q
                         net (fo=3, routed)           0.933     8.985    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/out[9]
    SLICE_X74Y43         LUT6 (Prop_lut6_I3_O)        0.105     9.090 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_7/O
                         net (fo=1, routed)           0.000     9.090    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_7_n_0
    SLICE_X74Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.404 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.404    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5_n_0
    SLICE_X74Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     9.611 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_4/CO[0]
                         net (fo=35, routed)          1.442    11.053    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[seq][13][0]
    SLICE_X75Y41         LUT5 (Prop_lut5_I2_O)        0.300    11.353 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10/O
                         net (fo=2, routed)           1.418    12.771    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10_n_0
    SLICE_X78Y42         LUT6 (Prop_lut6_I4_O)        0.275    13.046 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9/O
                         net (fo=3, routed)           1.073    14.119    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9_n_0
    SLICE_X78Y43         LUT5 (Prop_lut5_I4_O)        0.128    14.247 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8/O
                         net (fo=2, routed)           1.398    15.645    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8_n_0
    SLICE_X77Y43         LUT6 (Prop_lut6_I3_O)        0.268    15.913 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6/O
                         net (fo=1, routed)           0.000    15.913    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6_n_0
    SLICE_X77Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.370 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.370    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_3_n_0
    SLICE_X77Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    16.635 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][15]_i_3/O[1]
                         net (fo=1, routed)           1.759    18.394    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0_n_149
    SLICE_X75Y44         LUT6 (Prop_lut6_I3_O)        0.250    18.644 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r[ipcrc][13]_i_1/O
                         net (fo=1, routed)           0.000    18.644    leon3_system_1/eth0.e1/m100.u0/ethc0/v[ipcrc][13]
    SLICE_X75Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    16.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    15.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.448    17.137    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X75Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][13]/C
                         clock pessimism              0.492    17.628    
                         clock uncertainty           -0.060    17.568    
    SLICE_X75Y44         FDRE (Setup_fdre_C_D)        0.032    17.600    leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][13]
  -------------------------------------------------------------------
                         required time                         17.600    
                         arrival time                         -18.644    
  -------------------------------------------------------------------
                         slack                                 -1.044    

Slack (VIOLATED) :        -0.996ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[seq][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        10.923ns  (logic 2.886ns (26.422%)  route 8.037ns (73.578%))
  Logic Levels:           10  (CARRY4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.137ns = ( 17.137 - 10.000 ) 
    Source Clock Delay      (SCD):    7.674ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.567     7.674    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X73Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[seq][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y44         FDRE (Prop_fdre_C_Q)         0.379     8.053 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[seq][9]/Q
                         net (fo=3, routed)           0.933     8.985    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/out[9]
    SLICE_X74Y43         LUT6 (Prop_lut6_I3_O)        0.105     9.090 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_7/O
                         net (fo=1, routed)           0.000     9.090    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_7_n_0
    SLICE_X74Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.404 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.404    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5_n_0
    SLICE_X74Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     9.611 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_4/CO[0]
                         net (fo=35, routed)          1.442    11.053    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[seq][13][0]
    SLICE_X75Y41         LUT5 (Prop_lut5_I2_O)        0.300    11.353 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10/O
                         net (fo=2, routed)           1.418    12.771    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10_n_0
    SLICE_X78Y42         LUT6 (Prop_lut6_I4_O)        0.275    13.046 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9/O
                         net (fo=3, routed)           1.073    14.119    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9_n_0
    SLICE_X78Y43         LUT5 (Prop_lut5_I4_O)        0.128    14.247 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8/O
                         net (fo=2, routed)           1.398    15.645    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8_n_0
    SLICE_X77Y43         LUT6 (Prop_lut6_I3_O)        0.268    15.913 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6/O
                         net (fo=1, routed)           0.000    15.913    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6_n_0
    SLICE_X77Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.370 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.370    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_3_n_0
    SLICE_X77Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    16.570 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][15]_i_3/O[2]
                         net (fo=1, routed)           1.773    18.343    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0_n_148
    SLICE_X75Y44         LUT6 (Prop_lut6_I3_O)        0.253    18.596 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r[ipcrc][14]_i_1/O
                         net (fo=1, routed)           0.000    18.596    leon3_system_1/eth0.e1/m100.u0/ethc0/v[ipcrc][14]
    SLICE_X75Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    16.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    15.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.448    17.137    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X75Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][14]/C
                         clock pessimism              0.492    17.628    
                         clock uncertainty           -0.060    17.568    
    SLICE_X75Y44         FDRE (Setup_fdre_C_D)        0.032    17.600    leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][14]
  -------------------------------------------------------------------
                         required time                         17.600    
                         arrival time                         -18.596    
  -------------------------------------------------------------------
                         slack                                 -0.996    

Slack (VIOLATED) :        -0.994ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[seq][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        10.919ns  (logic 2.960ns (27.109%)  route 7.959ns (72.891%))
  Logic Levels:           11  (CARRY4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.137ns = ( 17.137 - 10.000 ) 
    Source Clock Delay      (SCD):    7.674ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.567     7.674    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X73Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[seq][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y44         FDRE (Prop_fdre_C_Q)         0.379     8.053 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[seq][9]/Q
                         net (fo=3, routed)           0.933     8.985    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/out[9]
    SLICE_X74Y43         LUT6 (Prop_lut6_I3_O)        0.105     9.090 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_7/O
                         net (fo=1, routed)           0.000     9.090    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_7_n_0
    SLICE_X74Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.404 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.404    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5_n_0
    SLICE_X74Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     9.611 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_4/CO[0]
                         net (fo=35, routed)          1.442    11.053    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[seq][13][0]
    SLICE_X75Y41         LUT5 (Prop_lut5_I2_O)        0.300    11.353 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10/O
                         net (fo=2, routed)           1.418    12.771    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10_n_0
    SLICE_X78Y42         LUT6 (Prop_lut6_I4_O)        0.275    13.046 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9/O
                         net (fo=3, routed)           1.073    14.119    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9_n_0
    SLICE_X78Y43         LUT5 (Prop_lut5_I4_O)        0.128    14.247 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8/O
                         net (fo=2, routed)           1.398    15.645    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8_n_0
    SLICE_X77Y43         LUT6 (Prop_lut6_I3_O)        0.268    15.913 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6/O
                         net (fo=1, routed)           0.000    15.913    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6_n_0
    SLICE_X77Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.370 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.370    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_3_n_0
    SLICE_X77Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.468 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.468    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][15]_i_3_n_0
    SLICE_X77Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    16.648 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][17]_i_5/O[0]
                         net (fo=1, routed)           1.695    18.343    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0_n_152
    SLICE_X77Y46         LUT6 (Prop_lut6_I3_O)        0.249    18.592 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r[ipcrc][16]_i_1/O
                         net (fo=1, routed)           0.000    18.592    leon3_system_1/eth0.e1/m100.u0/ethc0/v[ipcrc][16]
    SLICE_X77Y46         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    16.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    15.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.448    17.137    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X77Y46         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][16]/C
                         clock pessimism              0.492    17.628    
                         clock uncertainty           -0.060    17.568    
    SLICE_X77Y46         FDRE (Setup_fdre_C_D)        0.030    17.598    leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][16]
  -------------------------------------------------------------------
                         required time                         17.598    
                         arrival time                         -18.592    
  -------------------------------------------------------------------
                         slack                                 -0.994    

Slack (VIOLATED) :        -0.570ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[seq][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        10.494ns  (logic 2.413ns (22.993%)  route 8.081ns (77.007%))
  Logic Levels:           9  (CARRY4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.137ns = ( 17.137 - 10.000 ) 
    Source Clock Delay      (SCD):    7.674ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.567     7.674    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X73Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[seq][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y44         FDRE (Prop_fdre_C_Q)         0.379     8.053 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[seq][9]/Q
                         net (fo=3, routed)           0.933     8.985    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/out[9]
    SLICE_X74Y43         LUT6 (Prop_lut6_I3_O)        0.105     9.090 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_7/O
                         net (fo=1, routed)           0.000     9.090    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_7_n_0
    SLICE_X74Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.404 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.404    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5_n_0
    SLICE_X74Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     9.611 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_4/CO[0]
                         net (fo=35, routed)          1.442    11.053    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[seq][13][0]
    SLICE_X75Y41         LUT5 (Prop_lut5_I2_O)        0.300    11.353 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10/O
                         net (fo=2, routed)           1.418    12.771    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10_n_0
    SLICE_X78Y42         LUT6 (Prop_lut6_I4_O)        0.275    13.046 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9/O
                         net (fo=3, routed)           1.073    14.119    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9_n_0
    SLICE_X78Y43         LUT5 (Prop_lut5_I4_O)        0.128    14.247 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8/O
                         net (fo=2, routed)           1.398    15.645    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8_n_0
    SLICE_X77Y43         LUT6 (Prop_lut6_I3_O)        0.268    15.913 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6/O
                         net (fo=1, routed)           0.000    15.913    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6_n_0
    SLICE_X77Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    16.100 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_3/O[1]
                         net (fo=1, routed)           1.818    17.918    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0_n_145
    SLICE_X75Y43         LUT6 (Prop_lut6_I3_O)        0.250    18.168 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r[ipcrc][9]_i_1/O
                         net (fo=1, routed)           0.000    18.168    leon3_system_1/eth0.e1/m100.u0/ethc0/v[ipcrc][9]
    SLICE_X75Y43         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    16.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    15.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.448    17.137    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X75Y43         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][9]/C
                         clock pessimism              0.492    17.628    
                         clock uncertainty           -0.060    17.568    
    SLICE_X75Y43         FDRE (Setup_fdre_C_D)        0.030    17.598    leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][9]
  -------------------------------------------------------------------
                         required time                         17.598    
                         arrival time                         -18.168    
  -------------------------------------------------------------------
                         slack                                 -0.570    

Slack (VIOLATED) :        -0.180ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/FSM_sequential_r_reg[edclrstate][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a11.x[0].r0/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 0.904ns (9.679%)  route 8.436ns (90.321%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.065ns = ( 17.065 - 10.000 ) 
    Source Clock Delay      (SCD):    7.629ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.522     7.629    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X71Y39         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/FSM_sequential_r_reg[edclrstate][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y39         FDRE (Prop_fdre_C_Q)         0.379     8.008 f  leon3_system_1/eth0.e1/m100.u0/ethc0/FSM_sequential_r_reg[edclrstate][0]/Q
                         net (fo=119, routed)         1.812     9.819    leon3_system_1/eth0.e1/m100.u0/ethc0/FSM_sequential_r_reg[edclrstate][3]_0[0]
    SLICE_X80Y35         LUT4 (Prop_lut4_I0_O)        0.105     9.924 r  leon3_system_1/eth0.e1/m100.u0/ethc0/a11.x[0].r0_i_45/O
                         net (fo=44, routed)          1.151    11.075    leon3_system_1/eth0.e1/m100.u0/ethc0/a11.x[0].r0_i_45_n_0
    SLICE_X81Y45         LUT6 (Prop_lut6_I4_O)        0.105    11.180 f  leon3_system_1/eth0.e1/m100.u0/ethc0/a11.x[0].r0_i_42/O
                         net (fo=7, routed)           0.490    11.671    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a11.x[0].r0_i_18__0_0
    SLICE_X79Y45         LUT6 (Prop_lut6_I0_O)        0.105    11.776 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a11.x[0].r0_i_40__0/O
                         net (fo=1, routed)           1.080    12.856    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a11.x[0].r0_i_40__0_n_0
    SLICE_X79Y45         LUT6 (Prop_lut6_I0_O)        0.105    12.961 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a11.x[0].r0_i_18__0/O
                         net (fo=1, routed)           1.120    14.081    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a11.x[0].r0_i_18__0_n_0
    SLICE_X78Y45         LUT6 (Prop_lut6_I2_O)        0.105    14.186 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a11.x[0].r0_i_4__0/O
                         net (fo=1, routed)           2.783    16.969    leon3_system_1/eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/datain1[6]
    RAMB18_X2Y21         RAMB18E1                                     r  leon3_system_1/eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a11.x[0].r0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    16.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    15.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.376    17.065    leon3_system_1/eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/out
    RAMB18_X2Y21         RAMB18E1                                     r  leon3_system_1/eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a11.x[0].r0/CLKARDCLK
                         clock pessimism              0.425    17.490    
                         clock uncertainty           -0.060    17.430    
    RAMB18_X2Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.641    16.789    leon3_system_1/eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a11.x[0].r0
  -------------------------------------------------------------------
                         required time                         16.789    
                         arrival time                         -16.969    
  -------------------------------------------------------------------
                         slack                                 -0.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[efaddr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[faddr][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.959%)  route 0.237ns (56.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.565     2.577    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/out
    SLICE_X52Y51         FDRE                                         r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[efaddr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.141     2.718 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[efaddr][4]/Q
                         net (fo=1, routed)           0.237     2.955    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[efaddr][4]
    SLICE_X51Y51         LUT4 (Prop_lut4_I3_O)        0.045     3.000 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[faddr][4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.000    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/p_0_in[4]
    SLICE_X51Y51         FDRE                                         r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[faddr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.836     3.423    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/out
    SLICE_X51Y51         FDRE                                         r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[faddr][4]/C
                         clock pessimism             -0.579     2.843    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.092     2.935    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[faddr][4]
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 leon3_system_1/dcomgen.dcom0/dcom0/r_reg[data][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/dcomgen.dcom0/dcom0/r_reg[data][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.209ns (42.352%)  route 0.284ns (57.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.495ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.567     2.579    leon3_system_1/dcomgen.dcom0/dcom0/out
    SLICE_X60Y50         FDRE                                         r  leon3_system_1/dcomgen.dcom0/dcom0/r_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.164     2.743 r  leon3_system_1/dcomgen.dcom0/dcom0/r_reg[data][10]/Q
                         net (fo=2, routed)           0.284     3.028    leon3_system_1/dcomgen.dcom0/dcom0/r_reg[data][31]_0[10]
    SLICE_X61Y48         LUT5 (Prop_lut5_I1_O)        0.045     3.073 r  leon3_system_1/dcomgen.dcom0/dcom0/r[data][18]_i_1/O
                         net (fo=1, routed)           0.000     3.073    leon3_system_1/dcomgen.dcom0/dcom0/v[data][18]
    SLICE_X61Y48         FDRE                                         r  leon3_system_1/dcomgen.dcom0/dcom0/r_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.908     3.495    leon3_system_1/dcomgen.dcom0/dcom0/out
    SLICE_X61Y48         FDRE                                         r  leon3_system_1/dcomgen.dcom0/dcom0/r_reg[data][18]/C
                         clock pessimism             -0.579     2.915    
    SLICE_X61Y48         FDRE (Hold_fdre_C_D)         0.091     3.006    leon3_system_1/dcomgen.dcom0/dcom0/r_reg[data][18]
  -------------------------------------------------------------------
                         required time                         -3.006    
                         arrival time                           3.073    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.219%)  route 0.219ns (60.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.808ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.601     2.613    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X87Y145        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y145        FDRE (Prop_fdre_C_Q)         0.141     2.754 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=115, routed)         0.219     2.973    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/ADDRD2
    SLICE_X84Y144        RAMD32                                       r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.871     3.459    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/WCLK
    SLICE_X84Y144        RAMD32                                       r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMA/CLK
                         clock pessimism             -0.808     2.650    
    SLICE_X84Y144        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.904    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         -2.904    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.219%)  route 0.219ns (60.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.808ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.601     2.613    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X87Y145        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y145        FDRE (Prop_fdre_C_Q)         0.141     2.754 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=115, routed)         0.219     2.973    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/ADDRD2
    SLICE_X84Y144        RAMD32                                       r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.871     3.459    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/WCLK
    SLICE_X84Y144        RAMD32                                       r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMA_D1/CLK
                         clock pessimism             -0.808     2.650    
    SLICE_X84Y144        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.904    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.904    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.219%)  route 0.219ns (60.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.808ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.601     2.613    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X87Y145        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y145        FDRE (Prop_fdre_C_Q)         0.141     2.754 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=115, routed)         0.219     2.973    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/ADDRD2
    SLICE_X84Y144        RAMD32                                       r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.871     3.459    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/WCLK
    SLICE_X84Y144        RAMD32                                       r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMB/CLK
                         clock pessimism             -0.808     2.650    
    SLICE_X84Y144        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.904    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMB
  -------------------------------------------------------------------
                         required time                         -2.904    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.219%)  route 0.219ns (60.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.808ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.601     2.613    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X87Y145        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y145        FDRE (Prop_fdre_C_Q)         0.141     2.754 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=115, routed)         0.219     2.973    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/ADDRD2
    SLICE_X84Y144        RAMD32                                       r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.871     3.459    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/WCLK
    SLICE_X84Y144        RAMD32                                       r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMB_D1/CLK
                         clock pessimism             -0.808     2.650    
    SLICE_X84Y144        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.904    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.904    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.219%)  route 0.219ns (60.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.808ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.601     2.613    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X87Y145        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y145        FDRE (Prop_fdre_C_Q)         0.141     2.754 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=115, routed)         0.219     2.973    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/ADDRD2
    SLICE_X84Y144        RAMD32                                       r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.871     3.459    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/WCLK
    SLICE_X84Y144        RAMD32                                       r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMC/CLK
                         clock pessimism             -0.808     2.650    
    SLICE_X84Y144        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.904    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMC
  -------------------------------------------------------------------
                         required time                         -2.904    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.219%)  route 0.219ns (60.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.808ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.601     2.613    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X87Y145        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y145        FDRE (Prop_fdre_C_Q)         0.141     2.754 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=115, routed)         0.219     2.973    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/ADDRD2
    SLICE_X84Y144        RAMD32                                       r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.871     3.459    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/WCLK
    SLICE_X84Y144        RAMD32                                       r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMC_D1/CLK
                         clock pessimism             -0.808     2.650    
    SLICE_X84Y144        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.904    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.904    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.219%)  route 0.219ns (60.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.808ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.601     2.613    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X87Y145        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y145        FDRE (Prop_fdre_C_Q)         0.141     2.754 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=115, routed)         0.219     2.973    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/ADDRD2
    SLICE_X84Y144        RAMS32                                       r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.871     3.459    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/WCLK
    SLICE_X84Y144        RAMS32                                       r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMD/CLK
                         clock pessimism             -0.808     2.650    
    SLICE_X84Y144        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     2.904    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMD
  -------------------------------------------------------------------
                         required time                         -2.904    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.219%)  route 0.219ns (60.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.808ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.601     2.613    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X87Y145        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y145        FDRE (Prop_fdre_C_Q)         0.141     2.754 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=115, routed)         0.219     2.973    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/ADDRD2
    SLICE_X84Y144        RAMS32                                       r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.871     3.459    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/WCLK
    SLICE_X84Y144        RAMS32                                       r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMD_D1/CLK
                         clock pessimism             -0.808     2.650    
    SLICE_X84Y144        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     2.904    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.904    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pll_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         10.000      5.000      IN_FIFO_X1Y8      leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y8     leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         10.000      5.000      IN_FIFO_X1Y9      leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y9     leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y10    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y11    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Min Period        n/a     PHY_CONTROL/PHYCLK   n/a            2.950         10.000      7.050      PHY_CONTROL_X1Y2  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
Min Period        n/a     IDELAYE2/C           n/a            2.360         10.000      7.640      IDELAY_X1Y104     leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         10.000      7.640      IDELAY_X1Y105     leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         10.000      7.640      IDELAY_X1Y106     leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/C
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y9      leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y10    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y8      leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y8     leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y9      leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y9     leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y10    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y11    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y8      leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y8     leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y8      leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y8     leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y9      leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y9     leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y10    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y11    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y8      leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y8     leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y9      leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y9     leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfbout
  To Clock:  pll_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  sync_pulse

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_pulse
Waveform(ns):       { 1.094 3.594 }
Period(ns):         39.999
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2      n/a            1.249         39.999      38.750     PLLE2_ADV_X1Y2        leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2      n/a            160.000       39.999      120.001    PLLE2_ADV_X1Y2        leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.072         2.500       1.428      PHASER_IN_PHY_X1Y8    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y8   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.072         2.500       1.428      PHASER_IN_PHY_X1Y9    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y9   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y10  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y11  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.072         2.500       1.428      PHASER_IN_PHY_X1Y8    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y8   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.072         2.500       1.428      PHASER_IN_PHY_X1Y9    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y9   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  dco_clk
  To Clock:  dco_clk

Setup :            0  Failing Endpoints,  Worst Slack       16.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.508ns  (required time - arrival time)
  Source:                 ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (dco_clk rise@41.666ns - dco_clk rise@0.000ns)
  Data Path Delay:        24.536ns  (logic 6.623ns (26.993%)  route 17.913ns (73.007%))
  Logic Levels:           27  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.051ns = ( 43.717 - 41.666 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584     0.584    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.665 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.568     2.233    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB18_X0Y15         RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.125     4.358 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           1.457     5.815    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[251]
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.105     5.920 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.920    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_6_n_0
    SLICE_X10Y20         MUXF7 (Prop_muxf7_I1_O)      0.178     6.098 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.098    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_2_n_0
    SLICE_X10Y20         MUXF8 (Prop_muxf8_I1_O)      0.074     6.172 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=8, routed)           1.802     7.973    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/douta[11]
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.259     8.232 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[11]_i_1/O
                         net (fo=4, routed)           0.882     9.115    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/eu_mdb_in_sel_reg[1]_0[11]
    SLICE_X42Y25         LUT4 (Prop_lut4_I3_O)        0.105     9.220 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[3]_i_1/O
                         net (fo=3, routed)           1.007    10.227    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_17_0[2]
    SLICE_X38Y22         LUT6 (Prop_lut6_I5_O)        0.105    10.332 f  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_53/O
                         net (fo=1, routed)           0.566    10.898    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_53_n_0
    SLICE_X38Y22         LUT5 (Prop_lut5_I4_O)        0.105    11.003 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_51/O
                         net (fo=1, routed)           0.380    11.383    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_51_n_0
    SLICE_X38Y25         LUT5 (Prop_lut5_I0_O)        0.105    11.488 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_42/O
                         net (fo=6, routed)           0.841    12.329    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_42_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.105    12.434 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_24/O
                         net (fo=2, routed)           0.444    12.878    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_24_n_0
    SLICE_X38Y28         LUT3 (Prop_lut3_I1_O)        0.105    12.983 r  omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/mab_lsb_i_9/O
                         net (fo=1, routed)           0.000    12.983    omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/mab_lsb_i_9_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.211    13.194 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_reg_i_2/O[3]
                         net (fo=5, routed)           0.525    13.719    omsp_system_radio_inst/openMSP430_0/frontend_0/mem_data_reg[7][2]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.582    14.301 r  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.301    omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_3_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    14.481 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[6]_i_4/O[0]
                         net (fo=1, routed)           0.369    14.850    omsp_system_radio_inst/openMSP430_0/frontend_0/execution_unit_0/alu_0/alu_add_inc[4]
    SLICE_X34Y29         LUT5 (Prop_lut5_I0_O)        0.249    15.099 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3[4]_i_1/O
                         net (fo=19, routed)          0.928    16.027    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_sw[4]
    SLICE_X28Y25         LUT4 (Prop_lut4_I0_O)        0.105    16.132 f  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state[1]_i_8/O
                         net (fo=10, routed)          1.091    17.223    omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state[1]_i_8_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.105    17.328 f  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_11/O
                         net (fo=2, routed)           0.459    17.787    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_11_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.105    17.892 f  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_6/O
                         net (fo=2, routed)           0.661    18.553    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_6_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I4_O)        0.105    18.658 r  omsp_system_radio_inst/openMSP430_0/frontend_0/fe_pmem_en_dly_i_3/O
                         net (fo=2, routed)           1.081    19.739    omsp_system_radio_inst/openMSP430_0/frontend_0/fetch
    SLICE_X31Y26         LUT2 (Prop_lut2_I1_O)        0.105    19.844 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_15/O
                         net (fo=1, routed)           0.000    19.844    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_15_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.301 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.301    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_6_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.399 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.399    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.497 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.497    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    20.757 f  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[15]_i_3/O[3]
                         net (fo=2, routed)           0.816    21.573    omsp_system_radio_inst/openMSP430_0/frontend_0/in19[15]
    SLICE_X31Y25         LUT6 (Prop_lut6_I4_O)        0.257    21.830 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_2/O
                         net (fo=2, routed)           0.424    22.254    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_2_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.105    22.359 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_1/O
                         net (fo=17, routed)          0.913    23.272    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_pmem_en
    SLICE_X37Y29         LUT5 (Prop_lut5_I1_O)        0.105    23.377 f  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_pmem_omsp_radio_i_5/O
                         net (fo=17, routed)          2.349    25.726    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X10Y17         LUT5 (Prop_lut5_I1_O)        0.125    25.851 r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.918    26.769    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB18_X0Y1          RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)   41.666    41.666 r  
    SLICE_X51Y96         FDRE                         0.000    41.666 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520    42.186    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.263 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.454    43.717    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.141    43.858    
                         clock uncertainty           -0.035    43.823    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.546    43.277    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         43.277    
                         arrival time                         -26.769    
  -------------------------------------------------------------------
                         slack                                 16.508    

Slack (MET) :             16.675ns  (required time - arrival time)
  Source:                 ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (dco_clk rise@41.666ns - dco_clk rise@0.000ns)
  Data Path Delay:        24.540ns  (logic 6.634ns (27.034%)  route 17.906ns (72.966%))
  Logic Levels:           27  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.050ns = ( 43.716 - 41.666 ) 
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584     0.584    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.665 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.572     2.237    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.125     4.362 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           1.459     5.821    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[27]
    SLICE_X10Y20         LUT6 (Prop_lut6_I3_O)        0.105     5.926 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.926    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_n_0
    SLICE_X10Y20         MUXF7 (Prop_muxf7_I0_O)      0.201     6.127 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.127    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X10Y20         MUXF8 (Prop_muxf8_I0_O)      0.082     6.209 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=8, routed)           1.802     8.011    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/douta[11]
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.259     8.270 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[11]_i_1/O
                         net (fo=4, routed)           0.882     9.152    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/eu_mdb_in_sel_reg[1]_0[11]
    SLICE_X42Y25         LUT4 (Prop_lut4_I3_O)        0.105     9.257 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[3]_i_1/O
                         net (fo=3, routed)           1.007    10.265    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_17_0[2]
    SLICE_X38Y22         LUT6 (Prop_lut6_I5_O)        0.105    10.370 f  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_53/O
                         net (fo=1, routed)           0.566    10.936    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_53_n_0
    SLICE_X38Y22         LUT5 (Prop_lut5_I4_O)        0.105    11.041 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_51/O
                         net (fo=1, routed)           0.380    11.421    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_51_n_0
    SLICE_X38Y25         LUT5 (Prop_lut5_I0_O)        0.105    11.526 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_42/O
                         net (fo=6, routed)           0.841    12.367    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_42_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.105    12.472 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_24/O
                         net (fo=2, routed)           0.444    12.916    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_24_n_0
    SLICE_X38Y28         LUT3 (Prop_lut3_I1_O)        0.105    13.021 r  omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/mab_lsb_i_9/O
                         net (fo=1, routed)           0.000    13.021    omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/mab_lsb_i_9_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.211    13.232 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_reg_i_2/O[3]
                         net (fo=5, routed)           0.525    13.757    omsp_system_radio_inst/openMSP430_0/frontend_0/mem_data_reg[7][2]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.582    14.339 r  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.339    omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_3_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    14.519 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[6]_i_4/O[0]
                         net (fo=1, routed)           0.369    14.888    omsp_system_radio_inst/openMSP430_0/frontend_0/execution_unit_0/alu_0/alu_add_inc[4]
    SLICE_X34Y29         LUT5 (Prop_lut5_I0_O)        0.249    15.137 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3[4]_i_1/O
                         net (fo=19, routed)          0.928    16.064    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_sw[4]
    SLICE_X28Y25         LUT4 (Prop_lut4_I0_O)        0.105    16.169 f  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state[1]_i_8/O
                         net (fo=10, routed)          1.091    17.260    omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state[1]_i_8_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.105    17.365 f  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_11/O
                         net (fo=2, routed)           0.459    17.825    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_11_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.105    17.930 f  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_6/O
                         net (fo=2, routed)           0.661    18.590    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_6_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I4_O)        0.105    18.695 r  omsp_system_radio_inst/openMSP430_0/frontend_0/fe_pmem_en_dly_i_3/O
                         net (fo=2, routed)           1.081    19.777    omsp_system_radio_inst/openMSP430_0/frontend_0/fetch
    SLICE_X31Y26         LUT2 (Prop_lut2_I1_O)        0.105    19.882 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_15/O
                         net (fo=1, routed)           0.000    19.882    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_15_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.339 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.339    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_6_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.437 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.437    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.535 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.535    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    20.795 f  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[15]_i_3/O[3]
                         net (fo=2, routed)           0.816    21.611    omsp_system_radio_inst/openMSP430_0/frontend_0/in19[15]
    SLICE_X31Y25         LUT6 (Prop_lut6_I4_O)        0.257    21.868 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_2/O
                         net (fo=2, routed)           0.424    22.292    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_2_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.105    22.397 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_1/O
                         net (fo=17, routed)          0.913    23.310    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_pmem_en
    SLICE_X37Y29         LUT5 (Prop_lut5_I1_O)        0.105    23.415 f  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_pmem_omsp_radio_i_5/O
                         net (fo=17, routed)          2.350    25.764    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X10Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.869 r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1__7/O
                         net (fo=1, routed)           0.907    26.776    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[0]
    RAMB18_X0Y3          RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)   41.666    41.666 r  
    SLICE_X51Y96         FDRE                         0.000    41.666 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520    42.186    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.263 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.453    43.716    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.158    43.874    
                         clock uncertainty           -0.035    43.839    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387    43.452    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         43.452    
                         arrival time                         -26.776    
  -------------------------------------------------------------------
                         slack                                 16.675    

Slack (MET) :             16.767ns  (required time - arrival time)
  Source:                 ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (dco_clk rise@41.666ns - dco_clk rise@0.000ns)
  Data Path Delay:        24.349ns  (logic 6.529ns (26.814%)  route 17.820ns (73.186%))
  Logic Levels:           26  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.051ns = ( 43.717 - 41.666 ) 
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584     0.584    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.665 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.572     2.237    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.125     4.362 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           1.459     5.821    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[27]
    SLICE_X10Y20         LUT6 (Prop_lut6_I3_O)        0.105     5.926 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.926    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_n_0
    SLICE_X10Y20         MUXF7 (Prop_muxf7_I0_O)      0.201     6.127 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.127    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X10Y20         MUXF8 (Prop_muxf8_I0_O)      0.082     6.209 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=8, routed)           1.802     8.011    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/douta[11]
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.259     8.270 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[11]_i_1/O
                         net (fo=4, routed)           0.882     9.152    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/eu_mdb_in_sel_reg[1]_0[11]
    SLICE_X42Y25         LUT4 (Prop_lut4_I3_O)        0.105     9.257 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[3]_i_1/O
                         net (fo=3, routed)           1.007    10.265    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_17_0[2]
    SLICE_X38Y22         LUT6 (Prop_lut6_I5_O)        0.105    10.370 f  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_53/O
                         net (fo=1, routed)           0.566    10.936    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_53_n_0
    SLICE_X38Y22         LUT5 (Prop_lut5_I4_O)        0.105    11.041 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_51/O
                         net (fo=1, routed)           0.380    11.421    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_51_n_0
    SLICE_X38Y25         LUT5 (Prop_lut5_I0_O)        0.105    11.526 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_42/O
                         net (fo=6, routed)           0.841    12.367    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_42_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.105    12.472 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_24/O
                         net (fo=2, routed)           0.444    12.916    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_24_n_0
    SLICE_X38Y28         LUT3 (Prop_lut3_I1_O)        0.105    13.021 r  omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/mab_lsb_i_9/O
                         net (fo=1, routed)           0.000    13.021    omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/mab_lsb_i_9_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.211    13.232 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_reg_i_2/O[3]
                         net (fo=5, routed)           0.525    13.757    omsp_system_radio_inst/openMSP430_0/frontend_0/mem_data_reg[7][2]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.582    14.339 r  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.339    omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_3_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    14.519 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[6]_i_4/O[0]
                         net (fo=1, routed)           0.369    14.888    omsp_system_radio_inst/openMSP430_0/frontend_0/execution_unit_0/alu_0/alu_add_inc[4]
    SLICE_X34Y29         LUT5 (Prop_lut5_I0_O)        0.249    15.137 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3[4]_i_1/O
                         net (fo=19, routed)          0.928    16.064    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_sw[4]
    SLICE_X28Y25         LUT4 (Prop_lut4_I0_O)        0.105    16.169 f  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state[1]_i_8/O
                         net (fo=10, routed)          1.091    17.260    omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state[1]_i_8_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.105    17.365 f  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_11/O
                         net (fo=2, routed)           0.459    17.825    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_11_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.105    17.930 f  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_6/O
                         net (fo=2, routed)           0.661    18.590    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_6_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I4_O)        0.105    18.695 r  omsp_system_radio_inst/openMSP430_0/frontend_0/fe_pmem_en_dly_i_3/O
                         net (fo=2, routed)           1.081    19.777    omsp_system_radio_inst/openMSP430_0/frontend_0/fetch
    SLICE_X31Y26         LUT2 (Prop_lut2_I1_O)        0.105    19.882 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_15/O
                         net (fo=1, routed)           0.000    19.882    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_15_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.339 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.339    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_6_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.437 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.437    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.535 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.535    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    20.795 f  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[15]_i_3/O[3]
                         net (fo=2, routed)           0.816    21.611    omsp_system_radio_inst/openMSP430_0/frontend_0/in19[15]
    SLICE_X31Y25         LUT6 (Prop_lut6_I4_O)        0.257    21.868 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_2/O
                         net (fo=2, routed)           0.424    22.292    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_2_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.105    22.397 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_1/O
                         net (fo=17, routed)          1.193    23.589    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_pmem_en
    SLICE_X42Y28         LUT5 (Prop_lut5_I1_O)        0.105    23.694 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_pmem_omsp_radio_i_9/O
                         net (fo=16, routed)          2.892    26.586    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y0          RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)   41.666    41.666 r  
    SLICE_X51Y96         FDRE                         0.000    41.666 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520    42.186    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.263 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.454    43.717    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.162    43.879    
                         clock uncertainty           -0.035    43.844    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.490    43.354    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         43.354    
                         arrival time                         -26.586    
  -------------------------------------------------------------------
                         slack                                 16.767    

Slack (MET) :             16.784ns  (required time - arrival time)
  Source:                 ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (dco_clk rise@41.666ns - dco_clk rise@0.000ns)
  Data Path Delay:        24.316ns  (logic 6.498ns (26.723%)  route 17.818ns (73.277%))
  Logic Levels:           26  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.051ns = ( 43.717 - 41.666 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584     0.584    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.665 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.568     2.233    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB18_X0Y15         RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.125     4.358 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           1.457     5.815    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[251]
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.105     5.920 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.920    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_6_n_0
    SLICE_X10Y20         MUXF7 (Prop_muxf7_I1_O)      0.178     6.098 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.098    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_2_n_0
    SLICE_X10Y20         MUXF8 (Prop_muxf8_I1_O)      0.074     6.172 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=8, routed)           1.802     7.973    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/douta[11]
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.259     8.232 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[11]_i_1/O
                         net (fo=4, routed)           0.882     9.115    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/eu_mdb_in_sel_reg[1]_0[11]
    SLICE_X42Y25         LUT4 (Prop_lut4_I3_O)        0.105     9.220 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[3]_i_1/O
                         net (fo=3, routed)           1.007    10.227    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_17_0[2]
    SLICE_X38Y22         LUT6 (Prop_lut6_I5_O)        0.105    10.332 f  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_53/O
                         net (fo=1, routed)           0.566    10.898    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_53_n_0
    SLICE_X38Y22         LUT5 (Prop_lut5_I4_O)        0.105    11.003 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_51/O
                         net (fo=1, routed)           0.380    11.383    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_51_n_0
    SLICE_X38Y25         LUT5 (Prop_lut5_I0_O)        0.105    11.488 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_42/O
                         net (fo=6, routed)           0.841    12.329    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_42_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.105    12.434 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_24/O
                         net (fo=2, routed)           0.444    12.878    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_24_n_0
    SLICE_X38Y28         LUT3 (Prop_lut3_I1_O)        0.105    12.983 r  omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/mab_lsb_i_9/O
                         net (fo=1, routed)           0.000    12.983    omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/mab_lsb_i_9_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.211    13.194 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_reg_i_2/O[3]
                         net (fo=5, routed)           0.525    13.719    omsp_system_radio_inst/openMSP430_0/frontend_0/mem_data_reg[7][2]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.582    14.301 r  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.301    omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_3_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    14.481 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[6]_i_4/O[0]
                         net (fo=1, routed)           0.369    14.850    omsp_system_radio_inst/openMSP430_0/frontend_0/execution_unit_0/alu_0/alu_add_inc[4]
    SLICE_X34Y29         LUT5 (Prop_lut5_I0_O)        0.249    15.099 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3[4]_i_1/O
                         net (fo=19, routed)          0.928    16.027    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_sw[4]
    SLICE_X28Y25         LUT4 (Prop_lut4_I0_O)        0.105    16.132 f  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state[1]_i_8/O
                         net (fo=10, routed)          1.091    17.223    omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state[1]_i_8_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.105    17.328 f  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_11/O
                         net (fo=2, routed)           0.459    17.787    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_11_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.105    17.892 f  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_6/O
                         net (fo=2, routed)           0.661    18.553    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_6_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I4_O)        0.105    18.658 r  omsp_system_radio_inst/openMSP430_0/frontend_0/fe_pmem_en_dly_i_3/O
                         net (fo=2, routed)           1.081    19.739    omsp_system_radio_inst/openMSP430_0/frontend_0/fetch
    SLICE_X31Y26         LUT2 (Prop_lut2_I1_O)        0.105    19.844 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_15/O
                         net (fo=1, routed)           0.000    19.844    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_15_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.301 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.301    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_6_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.399 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.399    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.497 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.497    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    20.757 f  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[15]_i_3/O[3]
                         net (fo=2, routed)           0.816    21.573    omsp_system_radio_inst/openMSP430_0/frontend_0/in19[15]
    SLICE_X31Y25         LUT6 (Prop_lut6_I4_O)        0.257    21.830 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_2/O
                         net (fo=2, routed)           0.424    22.254    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_2_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.105    22.359 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_1/O
                         net (fo=17, routed)          1.193    23.552    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_pmem_en
    SLICE_X42Y28         LUT5 (Prop_lut5_I1_O)        0.105    23.657 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_pmem_omsp_radio_i_9/O
                         net (fo=16, routed)          2.892    26.549    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y1          RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)   41.666    41.666 r  
    SLICE_X51Y96         FDRE                         0.000    41.666 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520    42.186    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.263 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.454    43.717    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.141    43.858    
                         clock uncertainty           -0.035    43.823    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.490    43.333    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         43.333    
                         arrival time                         -26.549    
  -------------------------------------------------------------------
                         slack                                 16.784    

Slack (MET) :             16.856ns  (required time - arrival time)
  Source:                 ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (dco_clk rise@41.666ns - dco_clk rise@0.000ns)
  Data Path Delay:        24.364ns  (logic 6.634ns (27.229%)  route 17.730ns (72.771%))
  Logic Levels:           27  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.051ns = ( 43.717 - 41.666 ) 
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584     0.584    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.665 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.572     2.237    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.125     4.362 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           1.459     5.821    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[27]
    SLICE_X10Y20         LUT6 (Prop_lut6_I3_O)        0.105     5.926 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.926    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_n_0
    SLICE_X10Y20         MUXF7 (Prop_muxf7_I0_O)      0.201     6.127 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.127    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X10Y20         MUXF8 (Prop_muxf8_I0_O)      0.082     6.209 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=8, routed)           1.802     8.011    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/douta[11]
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.259     8.270 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[11]_i_1/O
                         net (fo=4, routed)           0.882     9.152    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/eu_mdb_in_sel_reg[1]_0[11]
    SLICE_X42Y25         LUT4 (Prop_lut4_I3_O)        0.105     9.257 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[3]_i_1/O
                         net (fo=3, routed)           1.007    10.265    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_17_0[2]
    SLICE_X38Y22         LUT6 (Prop_lut6_I5_O)        0.105    10.370 f  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_53/O
                         net (fo=1, routed)           0.566    10.936    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_53_n_0
    SLICE_X38Y22         LUT5 (Prop_lut5_I4_O)        0.105    11.041 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_51/O
                         net (fo=1, routed)           0.380    11.421    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_51_n_0
    SLICE_X38Y25         LUT5 (Prop_lut5_I0_O)        0.105    11.526 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_42/O
                         net (fo=6, routed)           0.841    12.367    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_42_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.105    12.472 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_24/O
                         net (fo=2, routed)           0.444    12.916    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_24_n_0
    SLICE_X38Y28         LUT3 (Prop_lut3_I1_O)        0.105    13.021 r  omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/mab_lsb_i_9/O
                         net (fo=1, routed)           0.000    13.021    omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/mab_lsb_i_9_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.211    13.232 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_reg_i_2/O[3]
                         net (fo=5, routed)           0.525    13.757    omsp_system_radio_inst/openMSP430_0/frontend_0/mem_data_reg[7][2]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.582    14.339 r  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.339    omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_3_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    14.519 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[6]_i_4/O[0]
                         net (fo=1, routed)           0.369    14.888    omsp_system_radio_inst/openMSP430_0/frontend_0/execution_unit_0/alu_0/alu_add_inc[4]
    SLICE_X34Y29         LUT5 (Prop_lut5_I0_O)        0.249    15.137 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3[4]_i_1/O
                         net (fo=19, routed)          0.928    16.064    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_sw[4]
    SLICE_X28Y25         LUT4 (Prop_lut4_I0_O)        0.105    16.169 f  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state[1]_i_8/O
                         net (fo=10, routed)          1.091    17.260    omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state[1]_i_8_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.105    17.365 f  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_11/O
                         net (fo=2, routed)           0.459    17.825    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_11_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.105    17.930 f  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_6/O
                         net (fo=2, routed)           0.661    18.590    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_6_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I4_O)        0.105    18.695 r  omsp_system_radio_inst/openMSP430_0/frontend_0/fe_pmem_en_dly_i_3/O
                         net (fo=2, routed)           1.081    19.777    omsp_system_radio_inst/openMSP430_0/frontend_0/fetch
    SLICE_X31Y26         LUT2 (Prop_lut2_I1_O)        0.105    19.882 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_15/O
                         net (fo=1, routed)           0.000    19.882    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_15_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.339 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.339    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_6_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.437 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.437    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.535 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.535    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    20.795 f  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[15]_i_3/O[3]
                         net (fo=2, routed)           0.816    21.611    omsp_system_radio_inst/openMSP430_0/frontend_0/in19[15]
    SLICE_X31Y25         LUT6 (Prop_lut6_I4_O)        0.257    21.868 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_2/O
                         net (fo=2, routed)           0.424    22.292    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_2_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.105    22.397 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_1/O
                         net (fo=17, routed)          0.913    23.310    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_pmem_en
    SLICE_X37Y29         LUT5 (Prop_lut5_I1_O)        0.105    23.415 f  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_pmem_omsp_radio_i_5/O
                         net (fo=17, routed)          2.091    25.506    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X10Y19         LUT5 (Prop_lut5_I0_O)        0.105    25.611 r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1__11/O
                         net (fo=1, routed)           0.989    26.600    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/ena_array[0]
    RAMB18_X0Y0          RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)   41.666    41.666 r  
    SLICE_X51Y96         FDRE                         0.000    41.666 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520    42.186    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.263 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.454    43.717    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.162    43.879    
                         clock uncertainty           -0.035    43.844    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387    43.457    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         43.457    
                         arrival time                         -26.600    
  -------------------------------------------------------------------
                         slack                                 16.856    

Slack (MET) :             16.877ns  (required time - arrival time)
  Source:                 ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (dco_clk rise@41.666ns - dco_clk rise@0.000ns)
  Data Path Delay:        24.338ns  (logic 6.634ns (27.258%)  route 17.704ns (72.742%))
  Logic Levels:           27  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.050ns = ( 43.716 - 41.666 ) 
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584     0.584    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.665 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.572     2.237    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.125     4.362 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           1.459     5.821    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[27]
    SLICE_X10Y20         LUT6 (Prop_lut6_I3_O)        0.105     5.926 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.926    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_n_0
    SLICE_X10Y20         MUXF7 (Prop_muxf7_I0_O)      0.201     6.127 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.127    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X10Y20         MUXF8 (Prop_muxf8_I0_O)      0.082     6.209 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=8, routed)           1.802     8.011    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/douta[11]
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.259     8.270 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[11]_i_1/O
                         net (fo=4, routed)           0.882     9.152    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/eu_mdb_in_sel_reg[1]_0[11]
    SLICE_X42Y25         LUT4 (Prop_lut4_I3_O)        0.105     9.257 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[3]_i_1/O
                         net (fo=3, routed)           1.007    10.265    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_17_0[2]
    SLICE_X38Y22         LUT6 (Prop_lut6_I5_O)        0.105    10.370 f  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_53/O
                         net (fo=1, routed)           0.566    10.936    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_53_n_0
    SLICE_X38Y22         LUT5 (Prop_lut5_I4_O)        0.105    11.041 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_51/O
                         net (fo=1, routed)           0.380    11.421    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_51_n_0
    SLICE_X38Y25         LUT5 (Prop_lut5_I0_O)        0.105    11.526 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_42/O
                         net (fo=6, routed)           0.841    12.367    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_42_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.105    12.472 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_24/O
                         net (fo=2, routed)           0.444    12.916    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_24_n_0
    SLICE_X38Y28         LUT3 (Prop_lut3_I1_O)        0.105    13.021 r  omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/mab_lsb_i_9/O
                         net (fo=1, routed)           0.000    13.021    omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/mab_lsb_i_9_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.211    13.232 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_reg_i_2/O[3]
                         net (fo=5, routed)           0.525    13.757    omsp_system_radio_inst/openMSP430_0/frontend_0/mem_data_reg[7][2]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.582    14.339 r  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.339    omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_3_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    14.519 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[6]_i_4/O[0]
                         net (fo=1, routed)           0.369    14.888    omsp_system_radio_inst/openMSP430_0/frontend_0/execution_unit_0/alu_0/alu_add_inc[4]
    SLICE_X34Y29         LUT5 (Prop_lut5_I0_O)        0.249    15.137 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3[4]_i_1/O
                         net (fo=19, routed)          0.928    16.064    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_sw[4]
    SLICE_X28Y25         LUT4 (Prop_lut4_I0_O)        0.105    16.169 f  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state[1]_i_8/O
                         net (fo=10, routed)          1.091    17.260    omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state[1]_i_8_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.105    17.365 f  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_11/O
                         net (fo=2, routed)           0.459    17.825    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_11_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.105    17.930 f  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_6/O
                         net (fo=2, routed)           0.661    18.590    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_6_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I4_O)        0.105    18.695 r  omsp_system_radio_inst/openMSP430_0/frontend_0/fe_pmem_en_dly_i_3/O
                         net (fo=2, routed)           1.081    19.777    omsp_system_radio_inst/openMSP430_0/frontend_0/fetch
    SLICE_X31Y26         LUT2 (Prop_lut2_I1_O)        0.105    19.882 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_15/O
                         net (fo=1, routed)           0.000    19.882    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_15_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.339 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.339    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_6_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.437 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.437    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.535 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.535    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    20.795 f  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[15]_i_3/O[3]
                         net (fo=2, routed)           0.816    21.611    omsp_system_radio_inst/openMSP430_0/frontend_0/in19[15]
    SLICE_X31Y25         LUT6 (Prop_lut6_I4_O)        0.257    21.868 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_2/O
                         net (fo=2, routed)           0.424    22.292    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_2_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.105    22.397 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_1/O
                         net (fo=17, routed)          0.913    23.310    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_pmem_en
    SLICE_X37Y29         LUT5 (Prop_lut5_I1_O)        0.105    23.415 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_pmem_omsp_radio_i_5/O
                         net (fo=17, routed)          2.153    25.568    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X10Y17         LUT5 (Prop_lut5_I0_O)        0.105    25.673 r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1__5/O
                         net (fo=1, routed)           0.902    26.575    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB18_X0Y2          RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)   41.666    41.666 r  
    SLICE_X51Y96         FDRE                         0.000    41.666 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520    42.186    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.263 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.453    43.716    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.158    43.874    
                         clock uncertainty           -0.035    43.839    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387    43.452    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         43.452    
                         arrival time                         -26.575    
  -------------------------------------------------------------------
                         slack                                 16.877    

Slack (MET) :             16.984ns  (required time - arrival time)
  Source:                 ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (dco_clk rise@41.666ns - dco_clk rise@0.000ns)
  Data Path Delay:        24.046ns  (logic 6.655ns (27.676%)  route 17.391ns (72.324%))
  Logic Levels:           27  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 43.709 - 41.666 ) 
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584     0.584    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.665 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.572     2.237    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.125     4.362 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           1.459     5.821    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[27]
    SLICE_X10Y20         LUT6 (Prop_lut6_I3_O)        0.105     5.926 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.926    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_n_0
    SLICE_X10Y20         MUXF7 (Prop_muxf7_I0_O)      0.201     6.127 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.127    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X10Y20         MUXF8 (Prop_muxf8_I0_O)      0.082     6.209 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=8, routed)           1.802     8.011    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/douta[11]
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.259     8.270 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[11]_i_1/O
                         net (fo=4, routed)           0.882     9.152    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/eu_mdb_in_sel_reg[1]_0[11]
    SLICE_X42Y25         LUT4 (Prop_lut4_I3_O)        0.105     9.257 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[3]_i_1/O
                         net (fo=3, routed)           1.007    10.265    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_17_0[2]
    SLICE_X38Y22         LUT6 (Prop_lut6_I5_O)        0.105    10.370 f  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_53/O
                         net (fo=1, routed)           0.566    10.936    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_53_n_0
    SLICE_X38Y22         LUT5 (Prop_lut5_I4_O)        0.105    11.041 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_51/O
                         net (fo=1, routed)           0.380    11.421    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_51_n_0
    SLICE_X38Y25         LUT5 (Prop_lut5_I0_O)        0.105    11.526 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_42/O
                         net (fo=6, routed)           0.841    12.367    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_42_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.105    12.472 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_24/O
                         net (fo=2, routed)           0.444    12.916    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_24_n_0
    SLICE_X38Y28         LUT3 (Prop_lut3_I1_O)        0.105    13.021 r  omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/mab_lsb_i_9/O
                         net (fo=1, routed)           0.000    13.021    omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/mab_lsb_i_9_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.211    13.232 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_reg_i_2/O[3]
                         net (fo=5, routed)           0.525    13.757    omsp_system_radio_inst/openMSP430_0/frontend_0/mem_data_reg[7][2]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.582    14.339 r  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.339    omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_3_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    14.519 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[6]_i_4/O[0]
                         net (fo=1, routed)           0.369    14.888    omsp_system_radio_inst/openMSP430_0/frontend_0/execution_unit_0/alu_0/alu_add_inc[4]
    SLICE_X34Y29         LUT5 (Prop_lut5_I0_O)        0.249    15.137 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3[4]_i_1/O
                         net (fo=19, routed)          0.928    16.064    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_sw[4]
    SLICE_X28Y25         LUT4 (Prop_lut4_I0_O)        0.105    16.169 f  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state[1]_i_8/O
                         net (fo=10, routed)          1.091    17.260    omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state[1]_i_8_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.105    17.365 f  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_11/O
                         net (fo=2, routed)           0.459    17.825    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_11_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.105    17.930 f  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_6/O
                         net (fo=2, routed)           0.661    18.590    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_6_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I4_O)        0.105    18.695 r  omsp_system_radio_inst/openMSP430_0/frontend_0/fe_pmem_en_dly_i_3/O
                         net (fo=2, routed)           1.081    19.777    omsp_system_radio_inst/openMSP430_0/frontend_0/fetch
    SLICE_X31Y26         LUT2 (Prop_lut2_I1_O)        0.105    19.882 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_15/O
                         net (fo=1, routed)           0.000    19.882    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_15_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.339 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.339    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_6_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.437 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.437    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.535 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.535    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    20.795 f  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[15]_i_3/O[3]
                         net (fo=2, routed)           0.816    21.611    omsp_system_radio_inst/openMSP430_0/frontend_0/in19[15]
    SLICE_X31Y25         LUT6 (Prop_lut6_I4_O)        0.257    21.868 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_2/O
                         net (fo=2, routed)           0.424    22.292    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_2_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.105    22.397 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_1/O
                         net (fo=17, routed)          0.913    23.310    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_pmem_en
    SLICE_X37Y29         LUT5 (Prop_lut5_I1_O)        0.105    23.415 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_pmem_omsp_radio_i_5/O
                         net (fo=17, routed)          2.350    25.764    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X10Y17         LUT5 (Prop_lut5_I3_O)        0.126    25.890 r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1__6/O
                         net (fo=1, routed)           0.392    26.283    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/ena_array[0]
    RAMB18_X0Y7          RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)   41.666    41.666 r  
    SLICE_X51Y96         FDRE                         0.000    41.666 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520    42.186    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.263 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.446    43.709    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.158    43.867    
                         clock uncertainty           -0.035    43.832    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.565    43.267    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         43.267    
                         arrival time                         -26.283    
  -------------------------------------------------------------------
                         slack                                 16.984    

Slack (MET) :             17.039ns  (required time - arrival time)
  Source:                 ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (dco_clk rise@41.666ns - dco_clk rise@0.000ns)
  Data Path Delay:        24.004ns  (logic 6.654ns (27.721%)  route 17.350ns (72.279%))
  Logic Levels:           27  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 43.703 - 41.666 ) 
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584     0.584    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.665 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.572     2.237    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.125     4.362 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           1.459     5.821    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[27]
    SLICE_X10Y20         LUT6 (Prop_lut6_I3_O)        0.105     5.926 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.926    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_n_0
    SLICE_X10Y20         MUXF7 (Prop_muxf7_I0_O)      0.201     6.127 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.127    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X10Y20         MUXF8 (Prop_muxf8_I0_O)      0.082     6.209 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=8, routed)           1.802     8.011    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/douta[11]
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.259     8.270 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[11]_i_1/O
                         net (fo=4, routed)           0.882     9.152    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/eu_mdb_in_sel_reg[1]_0[11]
    SLICE_X42Y25         LUT4 (Prop_lut4_I3_O)        0.105     9.257 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[3]_i_1/O
                         net (fo=3, routed)           1.007    10.265    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_17_0[2]
    SLICE_X38Y22         LUT6 (Prop_lut6_I5_O)        0.105    10.370 f  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_53/O
                         net (fo=1, routed)           0.566    10.936    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_53_n_0
    SLICE_X38Y22         LUT5 (Prop_lut5_I4_O)        0.105    11.041 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_51/O
                         net (fo=1, routed)           0.380    11.421    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_51_n_0
    SLICE_X38Y25         LUT5 (Prop_lut5_I0_O)        0.105    11.526 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_42/O
                         net (fo=6, routed)           0.841    12.367    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_42_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.105    12.472 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_24/O
                         net (fo=2, routed)           0.444    12.916    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_24_n_0
    SLICE_X38Y28         LUT3 (Prop_lut3_I1_O)        0.105    13.021 r  omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/mab_lsb_i_9/O
                         net (fo=1, routed)           0.000    13.021    omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/mab_lsb_i_9_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.211    13.232 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_reg_i_2/O[3]
                         net (fo=5, routed)           0.525    13.757    omsp_system_radio_inst/openMSP430_0/frontend_0/mem_data_reg[7][2]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.582    14.339 r  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.339    omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_3_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    14.519 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[6]_i_4/O[0]
                         net (fo=1, routed)           0.369    14.888    omsp_system_radio_inst/openMSP430_0/frontend_0/execution_unit_0/alu_0/alu_add_inc[4]
    SLICE_X34Y29         LUT5 (Prop_lut5_I0_O)        0.249    15.137 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3[4]_i_1/O
                         net (fo=19, routed)          0.928    16.064    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_sw[4]
    SLICE_X28Y25         LUT4 (Prop_lut4_I0_O)        0.105    16.169 f  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state[1]_i_8/O
                         net (fo=10, routed)          1.091    17.260    omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state[1]_i_8_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.105    17.365 f  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_11/O
                         net (fo=2, routed)           0.459    17.825    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_11_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.105    17.930 f  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_6/O
                         net (fo=2, routed)           0.661    18.590    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_6_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I4_O)        0.105    18.695 r  omsp_system_radio_inst/openMSP430_0/frontend_0/fe_pmem_en_dly_i_3/O
                         net (fo=2, routed)           1.081    19.777    omsp_system_radio_inst/openMSP430_0/frontend_0/fetch
    SLICE_X31Y26         LUT2 (Prop_lut2_I1_O)        0.105    19.882 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_15/O
                         net (fo=1, routed)           0.000    19.882    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_15_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.339 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.339    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_6_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.437 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.437    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.535 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.535    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    20.795 f  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[15]_i_3/O[3]
                         net (fo=2, routed)           0.816    21.611    omsp_system_radio_inst/openMSP430_0/frontend_0/in19[15]
    SLICE_X31Y25         LUT6 (Prop_lut6_I4_O)        0.257    21.868 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_2/O
                         net (fo=2, routed)           0.424    22.292    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_2_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.105    22.397 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_1/O
                         net (fo=17, routed)          0.913    23.310    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_pmem_en
    SLICE_X37Y29         LUT5 (Prop_lut5_I1_O)        0.105    23.415 f  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_pmem_omsp_radio_i_5/O
                         net (fo=17, routed)          2.091    25.506    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X10Y19         LUT5 (Prop_lut5_I1_O)        0.125    25.631 r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1__4/O
                         net (fo=1, routed)           0.609    26.240    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB18_X0Y9          RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)   41.666    41.666 r  
    SLICE_X51Y96         FDRE                         0.000    41.666 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520    42.186    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.263 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.440    43.703    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB18_X0Y9          RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.158    43.861    
                         clock uncertainty           -0.035    43.826    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.546    43.280    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         43.280    
                         arrival time                         -26.240    
  -------------------------------------------------------------------
                         slack                                 17.039    

Slack (MET) :             17.055ns  (required time - arrival time)
  Source:                 ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (dco_clk rise@41.666ns - dco_clk rise@0.000ns)
  Data Path Delay:        24.056ns  (logic 6.529ns (27.140%)  route 17.527ns (72.860%))
  Logic Levels:           26  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.050ns = ( 43.716 - 41.666 ) 
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584     0.584    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.665 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.572     2.237    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.125     4.362 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           1.459     5.821    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[27]
    SLICE_X10Y20         LUT6 (Prop_lut6_I3_O)        0.105     5.926 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.926    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_n_0
    SLICE_X10Y20         MUXF7 (Prop_muxf7_I0_O)      0.201     6.127 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.127    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X10Y20         MUXF8 (Prop_muxf8_I0_O)      0.082     6.209 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=8, routed)           1.802     8.011    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/douta[11]
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.259     8.270 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[11]_i_1/O
                         net (fo=4, routed)           0.882     9.152    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/eu_mdb_in_sel_reg[1]_0[11]
    SLICE_X42Y25         LUT4 (Prop_lut4_I3_O)        0.105     9.257 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[3]_i_1/O
                         net (fo=3, routed)           1.007    10.265    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_17_0[2]
    SLICE_X38Y22         LUT6 (Prop_lut6_I5_O)        0.105    10.370 f  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_53/O
                         net (fo=1, routed)           0.566    10.936    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_53_n_0
    SLICE_X38Y22         LUT5 (Prop_lut5_I4_O)        0.105    11.041 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_51/O
                         net (fo=1, routed)           0.380    11.421    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_51_n_0
    SLICE_X38Y25         LUT5 (Prop_lut5_I0_O)        0.105    11.526 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_42/O
                         net (fo=6, routed)           0.841    12.367    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_42_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.105    12.472 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_24/O
                         net (fo=2, routed)           0.444    12.916    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_24_n_0
    SLICE_X38Y28         LUT3 (Prop_lut3_I1_O)        0.105    13.021 r  omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/mab_lsb_i_9/O
                         net (fo=1, routed)           0.000    13.021    omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/mab_lsb_i_9_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.211    13.232 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_reg_i_2/O[3]
                         net (fo=5, routed)           0.525    13.757    omsp_system_radio_inst/openMSP430_0/frontend_0/mem_data_reg[7][2]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.582    14.339 r  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.339    omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_3_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    14.519 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[6]_i_4/O[0]
                         net (fo=1, routed)           0.369    14.888    omsp_system_radio_inst/openMSP430_0/frontend_0/execution_unit_0/alu_0/alu_add_inc[4]
    SLICE_X34Y29         LUT5 (Prop_lut5_I0_O)        0.249    15.137 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3[4]_i_1/O
                         net (fo=19, routed)          0.928    16.064    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_sw[4]
    SLICE_X28Y25         LUT4 (Prop_lut4_I0_O)        0.105    16.169 f  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state[1]_i_8/O
                         net (fo=10, routed)          1.091    17.260    omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state[1]_i_8_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.105    17.365 f  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_11/O
                         net (fo=2, routed)           0.459    17.825    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_11_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.105    17.930 f  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_6/O
                         net (fo=2, routed)           0.661    18.590    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_6_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I4_O)        0.105    18.695 r  omsp_system_radio_inst/openMSP430_0/frontend_0/fe_pmem_en_dly_i_3/O
                         net (fo=2, routed)           1.081    19.777    omsp_system_radio_inst/openMSP430_0/frontend_0/fetch
    SLICE_X31Y26         LUT2 (Prop_lut2_I1_O)        0.105    19.882 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_15/O
                         net (fo=1, routed)           0.000    19.882    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_15_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.339 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.339    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_6_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.437 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.437    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.535 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.535    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    20.795 f  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[15]_i_3/O[3]
                         net (fo=2, routed)           0.816    21.611    omsp_system_radio_inst/openMSP430_0/frontend_0/in19[15]
    SLICE_X31Y25         LUT6 (Prop_lut6_I4_O)        0.257    21.868 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_2/O
                         net (fo=2, routed)           0.424    22.292    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_2_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.105    22.397 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_1/O
                         net (fo=17, routed)          1.193    23.589    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_pmem_en
    SLICE_X42Y28         LUT5 (Prop_lut5_I1_O)        0.105    23.694 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_pmem_omsp_radio_i_9/O
                         net (fo=16, routed)          2.599    26.293    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y3          RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)   41.666    41.666 r  
    SLICE_X51Y96         FDRE                         0.000    41.666 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520    42.186    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.263 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.453    43.716    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.158    43.874    
                         clock uncertainty           -0.035    43.839    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.490    43.349    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         43.349    
                         arrival time                         -26.293    
  -------------------------------------------------------------------
                         slack                                 17.055    

Slack (MET) :             17.055ns  (required time - arrival time)
  Source:                 ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (dco_clk rise@41.666ns - dco_clk rise@0.000ns)
  Data Path Delay:        24.056ns  (logic 6.529ns (27.140%)  route 17.527ns (72.860%))
  Logic Levels:           26  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.050ns = ( 43.716 - 41.666 ) 
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584     0.584    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.665 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.572     2.237    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.125     4.362 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           1.459     5.821    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[27]
    SLICE_X10Y20         LUT6 (Prop_lut6_I3_O)        0.105     5.926 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.926    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_n_0
    SLICE_X10Y20         MUXF7 (Prop_muxf7_I0_O)      0.201     6.127 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.127    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X10Y20         MUXF8 (Prop_muxf8_I0_O)      0.082     6.209 f  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=8, routed)           1.802     8.011    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/douta[11]
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.259     8.270 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[11]_i_1/O
                         net (fo=4, routed)           0.882     9.152    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/eu_mdb_in_sel_reg[1]_0[11]
    SLICE_X42Y25         LUT4 (Prop_lut4_I3_O)        0.105     9.257 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[3]_i_1/O
                         net (fo=3, routed)           1.007    10.265    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_17_0[2]
    SLICE_X38Y22         LUT6 (Prop_lut6_I5_O)        0.105    10.370 f  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_53/O
                         net (fo=1, routed)           0.566    10.936    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_53_n_0
    SLICE_X38Y22         LUT5 (Prop_lut5_I4_O)        0.105    11.041 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_51/O
                         net (fo=1, routed)           0.380    11.421    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_51_n_0
    SLICE_X38Y25         LUT5 (Prop_lut5_I0_O)        0.105    11.526 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_42/O
                         net (fo=6, routed)           0.841    12.367    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_42_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.105    12.472 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_24/O
                         net (fo=2, routed)           0.444    12.916    omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_i_24_n_0
    SLICE_X38Y28         LUT3 (Prop_lut3_I1_O)        0.105    13.021 r  omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/mab_lsb_i_9/O
                         net (fo=1, routed)           0.000    13.021    omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/mab_lsb_i_9_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.211    13.232 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mab_lsb_reg_i_2/O[3]
                         net (fo=5, routed)           0.525    13.757    omsp_system_radio_inst/openMSP430_0/frontend_0/mem_data_reg[7][2]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.582    14.339 r  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.339    omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_3_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    14.519 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[6]_i_4/O[0]
                         net (fo=1, routed)           0.369    14.888    omsp_system_radio_inst/openMSP430_0/frontend_0/execution_unit_0/alu_0/alu_add_inc[4]
    SLICE_X34Y29         LUT5 (Prop_lut5_I0_O)        0.249    15.137 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3[4]_i_1/O
                         net (fo=19, routed)          0.928    16.064    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_sw[4]
    SLICE_X28Y25         LUT4 (Prop_lut4_I0_O)        0.105    16.169 f  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state[1]_i_8/O
                         net (fo=10, routed)          1.091    17.260    omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state[1]_i_8_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.105    17.365 f  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_11/O
                         net (fo=2, routed)           0.459    17.825    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_11_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.105    17.930 f  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_6/O
                         net (fo=2, routed)           0.661    18.590    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_6_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I4_O)        0.105    18.695 r  omsp_system_radio_inst/openMSP430_0/frontend_0/fe_pmem_en_dly_i_3/O
                         net (fo=2, routed)           1.081    19.777    omsp_system_radio_inst/openMSP430_0/frontend_0/fetch
    SLICE_X31Y26         LUT2 (Prop_lut2_I1_O)        0.105    19.882 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_15/O
                         net (fo=1, routed)           0.000    19.882    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_15_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.339 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.339    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_6_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.437 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.437    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.535 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.535    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    20.795 f  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[15]_i_3/O[3]
                         net (fo=2, routed)           0.816    21.611    omsp_system_radio_inst/openMSP430_0/frontend_0/in19[15]
    SLICE_X31Y25         LUT6 (Prop_lut6_I4_O)        0.257    21.868 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_2/O
                         net (fo=2, routed)           0.424    22.292    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_2_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.105    22.397 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ext_mem_din_sel[1]_i_1/O
                         net (fo=17, routed)          1.193    23.589    omsp_system_radio_inst/openMSP430_0/frontend_0/ext_pmem_en
    SLICE_X42Y28         LUT5 (Prop_lut5_I1_O)        0.105    23.694 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_pmem_omsp_radio_i_9/O
                         net (fo=16, routed)          2.599    26.293    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y2          RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)   41.666    41.666 r  
    SLICE_X51Y96         FDRE                         0.000    41.666 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520    42.186    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.263 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.453    43.716    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.158    43.874    
                         clock uncertainty           -0.035    43.839    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.490    43.349    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         43.349    
                         arrival time                         -26.293    
  -------------------------------------------------------------------
                         slack                                 17.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/gpio_0/sync_cell_p1in_2/data_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            omsp_system_radio_inst/gpio_0/sync_cell_p1in_2/data_sync_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             dco_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dco_clk rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.810%)  route 0.302ns (68.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.265     0.265    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.291 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.628     0.919    omsp_system_radio_inst/gpio_0/sync_cell_p1in_2/dco_clk
    SLICE_X52Y43         FDCE                                         r  omsp_system_radio_inst/gpio_0/sync_cell_p1in_2/data_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDCE (Prop_fdce_C_Q)         0.141     1.060 r  omsp_system_radio_inst/gpio_0/sync_cell_p1in_2/data_sync_reg[0]/Q
                         net (fo=1, routed)           0.302     1.363    omsp_system_radio_inst/gpio_0/sync_cell_p1in_2/data_sync_reg_n_0_[0]
    SLICE_X44Y41         FDCE                                         r  omsp_system_radio_inst/gpio_0/sync_cell_p1in_2/data_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.299     0.299    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.328 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.906     1.234    omsp_system_radio_inst/gpio_0/sync_cell_p1in_2/dco_clk
    SLICE_X44Y41         FDCE                                         r  omsp_system_radio_inst/gpio_0/sync_cell_p1in_2/data_sync_reg[1]/C
                         clock pessimism             -0.045     1.188    
    SLICE_X44Y41         FDCE (Hold_fdce_C_D)         0.070     1.258    omsp_system_radio_inst/gpio_0/sync_cell_p1in_2/data_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             dco_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dco_clk rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.265     0.265    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.291 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.624     0.915    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/dco_clk
    SLICE_X45Y30         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDCE (Prop_fdce_C_Q)         0.141     1.056 r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[0]/Q
                         net (fo=1, routed)           0.055     1.112    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg_n_0_[0]
    SLICE_X45Y30         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.299     0.299    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.328 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.897     1.225    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/dco_clk
    SLICE_X45Y30         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
                         clock pessimism             -0.309     0.915    
    SLICE_X45Y30         FDCE (Hold_fdce_C_D)         0.075     0.990    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/uart_program/sync_cell_uart_rxd/data_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            omsp_system_radio_inst/uart_program/sync_cell_uart_rxd/data_sync_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             dco_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dco_clk rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.265     0.265    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.291 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.630     0.921    omsp_system_radio_inst/uart_program/sync_cell_uart_rxd/dco_clk
    SLICE_X49Y43         FDCE                                         r  omsp_system_radio_inst/uart_program/sync_cell_uart_rxd/data_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  omsp_system_radio_inst/uart_program/sync_cell_uart_rxd/data_sync_reg[0]/Q
                         net (fo=1, routed)           0.055     1.118    omsp_system_radio_inst/uart_program/sync_cell_uart_rxd/data_sync[0]
    SLICE_X49Y43         FDCE                                         r  omsp_system_radio_inst/uart_program/sync_cell_uart_rxd/data_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.299     0.299    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.328 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.905     1.233    omsp_system_radio_inst/uart_program/sync_cell_uart_rxd/dco_clk
    SLICE_X49Y43         FDCE                                         r  omsp_system_radio_inst/uart_program/sync_cell_uart_rxd/data_sync_reg[1]/C
                         clock pessimism             -0.311     0.921    
    SLICE_X49Y43         FDCE (Hold_fdce_C_D)         0.075     0.996    omsp_system_radio_inst/uart_program/sync_cell_uart_rxd/data_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 debounce_debug_uart_select/DB_out_reg/C
                            (rising edge-triggered cell FDRE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             dco_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dco_clk rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.647%)  route 0.295ns (61.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.265     0.265    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.291 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.624     0.915    debounce_debug_uart_select/dco_clk
    SLICE_X53Y36         FDRE                                         r  debounce_debug_uart_select/DB_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  debounce_debug_uart_select/DB_out_reg/Q
                         net (fo=7, routed)           0.295     1.352    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/jumper_debug_uart_select_debounced
    SLICE_X45Y30         LUT4 (Prop_lut4_I1_O)        0.045     1.397 r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync[0]_i_1/O
                         net (fo=1, routed)           0.000     1.397    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync[0]_i_1_n_0
    SLICE_X45Y30         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.299     0.299    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.328 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.897     1.225    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/dco_clk
    SLICE_X45Y30         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[0]/C
                         clock pessimism             -0.045     1.179    
    SLICE_X45Y30         FDCE (Hold_fdce_C_D)         0.091     1.270    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/uart_app/baud_lo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            omsp_system_radio_inst/uart_app/txfer_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             dco_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dco_clk rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (75.064%)  route 0.062ns (24.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.265     0.265    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.291 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.633     0.924    omsp_system_radio_inst/uart_app/dco_clk
    SLICE_X40Y47         FDCE                                         r  omsp_system_radio_inst/uart_app/baud_lo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDCE (Prop_fdce_C_Q)         0.141     1.065 r  omsp_system_radio_inst/uart_app/baud_lo_reg[7]/Q
                         net (fo=4, routed)           0.062     1.127    omsp_system_radio_inst/uart_app/baud_hi_reg[7]_0[7]
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.045     1.172 r  omsp_system_radio_inst/uart_app/txfer_cnt[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.172    omsp_system_radio_inst/uart_app/txfer_cnt[7]_i_1__0_n_0
    SLICE_X41Y47         FDCE                                         r  omsp_system_radio_inst/uart_app/txfer_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.299     0.299    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.328 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.909     1.237    omsp_system_radio_inst/uart_app/dco_clk
    SLICE_X41Y47         FDCE                                         r  omsp_system_radio_inst/uart_app/txfer_cnt_reg[7]/C
                         clock pessimism             -0.299     0.937    
    SLICE_X41Y47         FDCE (Hold_fdce_C_D)         0.092     1.029    omsp_system_radio_inst/uart_app/txfer_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/openMSP430_0/frontend_0/inst_sz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_i_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             dco_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dco_clk rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.599%)  route 0.067ns (26.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.265     0.265    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.291 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.626     0.917    omsp_system_radio_inst/openMSP430_0/frontend_0/dco_clk
    SLICE_X33Y21         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/frontend_0/inst_sz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDCE (Prop_fdce_C_Q)         0.141     1.058 f  omsp_system_radio_inst/openMSP430_0/frontend_0/inst_sz_reg[1]/Q
                         net (fo=3, routed)           0.067     1.125    omsp_system_radio_inst/openMSP430_0/frontend_0/inst_sz[1]
    SLICE_X32Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.170 r  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_i_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.170    omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_i_state[1]_i_1_n_0
    SLICE_X32Y21         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_i_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.299     0.299    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.328 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.898     1.226    omsp_system_radio_inst/openMSP430_0/frontend_0/dco_clk
    SLICE_X32Y21         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_i_state_reg[1]/C
                         clock pessimism             -0.295     0.930    
    SLICE_X32Y21         FDCE (Hold_fdce_C_D)         0.092     1.022    omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_i_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/uart_program/baud_lo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            omsp_system_radio_inst/uart_program/txfer_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             dco_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dco_clk rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.133%)  route 0.068ns (26.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.265     0.265    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.291 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.638     0.929    omsp_system_radio_inst/uart_program/dco_clk
    SLICE_X21Y45         FDCE                                         r  omsp_system_radio_inst/uart_program/baud_lo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.141     1.070 r  omsp_system_radio_inst/uart_program/baud_lo_reg[2]/Q
                         net (fo=4, routed)           0.068     1.139    omsp_system_radio_inst/uart_program/baudrate[2]
    SLICE_X20Y45         LUT4 (Prop_lut4_I0_O)        0.045     1.184 r  omsp_system_radio_inst/uart_program/txfer_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.184    omsp_system_radio_inst/uart_program/txfer_cnt[2]_i_1_n_0
    SLICE_X20Y45         FDCE                                         r  omsp_system_radio_inst/uart_program/txfer_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.299     0.299    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.328 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.914     1.242    omsp_system_radio_inst/uart_program/dco_clk
    SLICE_X20Y45         FDCE                                         r  omsp_system_radio_inst/uart_program/txfer_cnt_reg[2]/C
                         clock pessimism             -0.299     0.942    
    SLICE_X20Y45         FDCE (Hold_fdce_C_D)         0.092     1.034    omsp_system_radio_inst/uart_program/txfer_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/uart_program/rxfer_buf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            omsp_system_radio_inst/uart_program/data_rx_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             dco_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dco_clk rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.578%)  route 0.117ns (45.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.265     0.265    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.291 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.637     0.928    omsp_system_radio_inst/uart_program/dco_clk
    SLICE_X28Y47         FDCE                                         r  omsp_system_radio_inst/uart_program/rxfer_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDCE (Prop_fdce_C_Q)         0.141     1.069 r  omsp_system_radio_inst/uart_program/rxfer_buf_reg[0]/Q
                         net (fo=1, routed)           0.117     1.187    omsp_system_radio_inst/uart_program/rxfer_buf__0[0]
    SLICE_X31Y46         FDCE                                         r  omsp_system_radio_inst/uart_program/data_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.299     0.299    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.328 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.910     1.238    omsp_system_radio_inst/uart_program/dco_clk
    SLICE_X31Y46         FDCE                                         r  omsp_system_radio_inst/uart_program/data_rx_reg[0]/C
                         clock pessimism             -0.274     0.963    
    SLICE_X31Y46         FDCE (Hold_fdce_C_D)         0.070     1.033    omsp_system_radio_inst/uart_program/data_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 debounce_debug_uart_select/DB_out_reg/C
                            (rising edge-triggered cell FDRE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst_noscan_reg/D
                            (rising edge-triggered cell FDRE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             dco_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dco_clk rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.910%)  route 0.347ns (71.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.265     0.265    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.291 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.624     0.915    debounce_debug_uart_select/dco_clk
    SLICE_X53Y36         FDRE                                         r  debounce_debug_uart_select/DB_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  debounce_debug_uart_select/DB_out_reg/Q
                         net (fo=7, routed)           0.347     1.403    omsp_system_radio_inst/openMSP430_0/clock_module_0/jumper_debug_uart_select_debounced
    SLICE_X47Y32         FDRE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst_noscan_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.299     0.299    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.328 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.897     1.225    omsp_system_radio_inst/openMSP430_0/clock_module_0/dco_clk
    SLICE_X47Y32         FDRE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst_noscan_reg/C
                         clock pessimism             -0.045     1.179    
    SLICE_X47Y32         FDRE (Hold_fdre_C_D)         0.070     1.249    omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst_noscan_reg
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/uart_program/data_tx_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            omsp_system_radio_inst/uart_program/txfer_buf_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             dco_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dco_clk rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.399%)  route 0.061ns (22.601%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.265     0.265    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.291 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.636     0.927    omsp_system_radio_inst/uart_program/dco_clk
    SLICE_X30Y44         FDCE                                         r  omsp_system_radio_inst/uart_program/data_tx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDCE (Prop_fdce_C_Q)         0.164     1.091 r  omsp_system_radio_inst/uart_program/data_tx_reg[6]/Q
                         net (fo=2, routed)           0.061     1.152    omsp_system_radio_inst/uart_program/Q[6]
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.045     1.197 r  omsp_system_radio_inst/uart_program/txfer_buf[7]_i_1/O
                         net (fo=1, routed)           0.000     1.197    omsp_system_radio_inst/uart_program/txfer_buf[7]_i_1_n_0
    SLICE_X31Y44         FDPE                                         r  omsp_system_radio_inst/uart_program/txfer_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.299     0.299    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.328 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.910     1.238    omsp_system_radio_inst/uart_program/dco_clk
    SLICE_X31Y44         FDPE                                         r  omsp_system_radio_inst/uart_program/txfer_buf_reg[7]/C
                         clock pessimism             -0.297     0.940    
    SLICE_X31Y44         FDPE (Hold_fdpe_C_D)         0.092     1.032    omsp_system_radio_inst/uart_program/txfer_buf_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dco_clk
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.666
Sources:            { dcm_clk0_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         41.666      39.496     RAMB18_X0Y14  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         41.666      39.496     RAMB18_X0Y14  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         41.666      39.496     RAMB18_X0Y10  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         41.666      39.496     RAMB18_X0Y10  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         41.666      39.496     RAMB18_X1Y6   ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         41.666      39.496     RAMB18_X1Y6   ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         41.666      39.496     RAMB18_X1Y0   ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         41.666      39.496     RAMB18_X1Y0   ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         41.666      39.496     RAMB18_X2Y2   ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         41.666      39.496     RAMB18_X2Y2   ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X54Y40  debounce_console_uart_select/DB_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X60Y41  debounce_console_uart_select/DFF1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X54Y40  debounce_console_uart_select/DFF2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X55Y40  debounce_console_uart_select/q_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X55Y40  debounce_console_uart_select/q_reg_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X55Y40  debounce_console_uart_select/q_reg_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.833      20.333     SLICE_X19Y35  omsp_system_radio_inst/openMSP430_0/multiplier_0/reslo_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X53Y33  debounce_debug_uart_select/q_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.833      20.333     SLICE_X17Y35  omsp_system_radio_inst/openMSP430_0/multiplier_0/reslo_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.833      20.333     SLICE_X15Y35  omsp_system_radio_inst/openMSP430_0/multiplier_0/reslo_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.833      20.333     SLICE_X31Y40  omsp_system_radio_inst/timerA_0/taccr0_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.833      20.333     SLICE_X31Y40  omsp_system_radio_inst/timerA_0/taccr0_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.833      20.333     SLICE_X31Y40  omsp_system_radio_inst/timerA_0/taccr0_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.833      20.333     SLICE_X32Y40  omsp_system_radio_inst/gpio_0/p1ie_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.833      20.333     SLICE_X32Y40  omsp_system_radio_inst/gpio_0/p1ie_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.833      20.333     SLICE_X32Y40  omsp_system_radio_inst/gpio_0/p1ie_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.833      20.333     SLICE_X32Y40  omsp_system_radio_inst/gpio_0/p1ie_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.833      20.333     SLICE_X32Y40  omsp_system_radio_inst/gpio_0/p1ie_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.833      20.333     SLICE_X32Y40  omsp_system_radio_inst/gpio_0/p1ie_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.833      20.333     SLICE_X32Y40  omsp_system_radio_inst/gpio_0/p1ie_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  ETH_REFCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.597ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.726ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_sequential_gmiimode0.r_reg[main_state][2]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ETH_REFCLK rise@20.000ns - clk_pll_i rise@10.000ns)
  Data Path Delay:        4.871ns  (logic 1.614ns (33.133%)  route 3.257ns (66.867%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 24.419 - 20.000 ) 
    Source Clock Delay      (SCD):    7.622ns = ( 17.621 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410    11.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080    12.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    12.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439    14.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    14.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    15.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    15.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090    16.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106    16.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725    17.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925    14.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449    16.025    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.106 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.515    17.621    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X58Y36         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.433    18.054 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/Q
                         net (fo=10, routed)          0.921    18.975    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]_i_3_0[3]
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.126    19.101 f  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_11/O
                         net (fo=1, routed)           0.258    19.360    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_11_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I5_O)        0.283    19.643 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_7/O
                         net (fo=1, routed)           0.000    19.643    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_7_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.100 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]_i_3/CO[3]
                         net (fo=6, routed)           0.720    20.820    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]_i_3_n_0
    SLICE_X60Y31         LUT2 (Prop_lut2_I0_O)        0.105    20.925 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_sequential_gmiimode0.r[main_state][2]_i_3/O
                         net (fo=2, routed)           0.443    21.368    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_sequential_gmiimode0.r[main_state][2]_i_3_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I3_O)        0.105    21.473 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_sequential_gmiimode0.r[main_state][2]_i_2/O
                         net (fo=1, routed)           0.519    21.992    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_sequential_gmiimode0.r[main_state][2]_i_2_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I4_O)        0.105    22.097 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_sequential_gmiimode0.r[main_state][2]_i_1/O
                         net (fo=1, routed)           0.396    22.493    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_sequential_gmiimode0.r[main_state][2]_i_1_n_0
    SLICE_X58Y26         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_sequential_gmiimode0.r_reg[main_state][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000    20.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.336    21.336 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.620    22.956    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.033 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.386    24.419    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/rstout_reg
    SLICE_X58Y26         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_sequential_gmiimode0.r_reg[main_state][2]/C
                         clock pessimism              0.000    24.419    
                         clock uncertainty           -0.174    24.246    
    SLICE_X58Y26         FDRE (Setup_fdre_C_D)       -0.027    24.219    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_sequential_gmiimode0.r_reg[main_state][2]
  -------------------------------------------------------------------
                         required time                         24.219    
                         arrival time                         -22.493    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             2.290ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[tx_en]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ETH_REFCLK rise@20.000ns - clk_pll_i rise@10.000ns)
  Data Path Delay:        4.371ns  (logic 1.614ns (36.929%)  route 2.757ns (63.071%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns = ( 24.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.622ns = ( 17.621 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410    11.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080    12.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    12.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439    14.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    14.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    15.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    15.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090    16.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106    16.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725    17.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925    14.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449    16.025    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.106 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.515    17.621    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X58Y36         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.433    18.054 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/Q
                         net (fo=10, routed)          0.921    18.975    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]_i_3_0[3]
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.126    19.101 f  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_11/O
                         net (fo=1, routed)           0.258    19.360    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_11_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I5_O)        0.283    19.643 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_7/O
                         net (fo=1, routed)           0.000    19.643    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_7_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.100 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]_i_3/CO[3]
                         net (fo=6, routed)           0.720    20.820    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]_i_3_n_0
    SLICE_X60Y31         LUT2 (Prop_lut2_I0_O)        0.105    20.925 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_sequential_gmiimode0.r[main_state][2]_i_3/O
                         net (fo=2, routed)           0.543    21.468    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_sequential_gmiimode0.r[main_state][2]_i_3_n_0
    SLICE_X60Y31         LUT6 (Prop_lut6_I1_O)        0.105    21.573 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[tx_en]_i_2/O
                         net (fo=1, routed)           0.314    21.887    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/v[tx_en]
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.105    21.992 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[tx_en]_i_1/O
                         net (fo=1, routed)           0.000    21.992    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[tx_en]_i_1_n_0
    SLICE_X61Y31         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[tx_en]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000    20.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.336    21.336 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.620    22.956    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.033 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.392    24.425    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/rstout_reg
    SLICE_X61Y31         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[tx_en]/C
                         clock pessimism              0.000    24.425    
                         clock uncertainty           -0.174    24.252    
    SLICE_X61Y31         FDRE (Setup_fdre_C_D)        0.030    24.282    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[tx_en]
  -------------------------------------------------------------------
                         required time                         24.282    
                         arrival time                         -21.992    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][2]/CE
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ETH_REFCLK rise@20.000ns - clk_pll_i rise@10.000ns)
  Data Path Delay:        4.022ns  (logic 1.404ns (34.907%)  route 2.618ns (65.093%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.426ns = ( 24.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.622ns = ( 17.621 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410    11.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080    12.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    12.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439    14.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    14.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    15.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    15.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090    16.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106    16.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725    17.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925    14.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449    16.025    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.106 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.515    17.621    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X58Y36         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.433    18.054 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/Q
                         net (fo=10, routed)          0.921    18.975    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]_i_3_0[3]
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.126    19.101 f  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_11/O
                         net (fo=1, routed)           0.258    19.360    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_11_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I5_O)        0.283    19.643 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_7/O
                         net (fo=1, routed)           0.000    19.643    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_7_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.100 f  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]_i_3/CO[3]
                         net (fo=6, routed)           0.532    20.632    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]_i_3_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I4_O)        0.105    20.737 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_1/O
                         net (fo=33, routed)          0.907    21.643    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/v[data]
    SLICE_X65Y29         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000    20.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.336    21.336 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.620    22.956    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.033 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.393    24.426    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/rstout_reg
    SLICE_X65Y29         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][2]/C
                         clock pessimism              0.000    24.426    
                         clock uncertainty           -0.174    24.253    
    SLICE_X65Y29         FDRE (Setup_fdre_C_CE)      -0.168    24.085    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][2]
  -------------------------------------------------------------------
                         required time                         24.085    
                         arrival time                         -21.643    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]/CE
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ETH_REFCLK rise@20.000ns - clk_pll_i rise@10.000ns)
  Data Path Delay:        4.022ns  (logic 1.404ns (34.907%)  route 2.618ns (65.093%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.426ns = ( 24.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.622ns = ( 17.621 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410    11.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080    12.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    12.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439    14.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    14.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    15.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    15.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090    16.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106    16.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725    17.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925    14.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449    16.025    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.106 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.515    17.621    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X58Y36         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.433    18.054 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/Q
                         net (fo=10, routed)          0.921    18.975    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]_i_3_0[3]
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.126    19.101 f  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_11/O
                         net (fo=1, routed)           0.258    19.360    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_11_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I5_O)        0.283    19.643 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_7/O
                         net (fo=1, routed)           0.000    19.643    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_7_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.100 f  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]_i_3/CO[3]
                         net (fo=6, routed)           0.532    20.632    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]_i_3_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I4_O)        0.105    20.737 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_1/O
                         net (fo=33, routed)          0.907    21.643    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/v[data]
    SLICE_X65Y29         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000    20.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.336    21.336 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.620    22.956    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.033 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.393    24.426    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/rstout_reg
    SLICE_X65Y29         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]/C
                         clock pessimism              0.000    24.426    
                         clock uncertainty           -0.174    24.253    
    SLICE_X65Y29         FDRE (Setup_fdre_C_CE)      -0.168    24.085    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]
  -------------------------------------------------------------------
                         required time                         24.085    
                         arrival time                         -21.643    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][8]/CE
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ETH_REFCLK rise@20.000ns - clk_pll_i rise@10.000ns)
  Data Path Delay:        4.022ns  (logic 1.404ns (34.907%)  route 2.618ns (65.093%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.426ns = ( 24.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.622ns = ( 17.621 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410    11.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080    12.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    12.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439    14.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    14.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    15.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    15.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090    16.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106    16.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725    17.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925    14.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449    16.025    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.106 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.515    17.621    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X58Y36         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.433    18.054 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/Q
                         net (fo=10, routed)          0.921    18.975    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]_i_3_0[3]
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.126    19.101 f  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_11/O
                         net (fo=1, routed)           0.258    19.360    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_11_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I5_O)        0.283    19.643 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_7/O
                         net (fo=1, routed)           0.000    19.643    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_7_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.100 f  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]_i_3/CO[3]
                         net (fo=6, routed)           0.532    20.632    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]_i_3_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I4_O)        0.105    20.737 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_1/O
                         net (fo=33, routed)          0.907    21.643    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/v[data]
    SLICE_X65Y29         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000    20.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.336    21.336 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.620    22.956    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.033 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.393    24.426    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/rstout_reg
    SLICE_X65Y29         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][8]/C
                         clock pessimism              0.000    24.426    
                         clock uncertainty           -0.174    24.253    
    SLICE_X65Y29         FDRE (Setup_fdre_C_CE)      -0.168    24.085    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][8]
  -------------------------------------------------------------------
                         required time                         24.085    
                         arrival time                         -21.643    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][13]/CE
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ETH_REFCLK rise@20.000ns - clk_pll_i rise@10.000ns)
  Data Path Delay:        4.009ns  (logic 1.404ns (35.019%)  route 2.605ns (64.981%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns = ( 24.424 - 20.000 ) 
    Source Clock Delay      (SCD):    7.622ns = ( 17.621 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410    11.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080    12.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    12.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439    14.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    14.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    15.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    15.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090    16.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106    16.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725    17.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925    14.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449    16.025    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.106 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.515    17.621    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X58Y36         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.433    18.054 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/Q
                         net (fo=10, routed)          0.921    18.975    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]_i_3_0[3]
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.126    19.101 f  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_11/O
                         net (fo=1, routed)           0.258    19.360    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_11_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I5_O)        0.283    19.643 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_7/O
                         net (fo=1, routed)           0.000    19.643    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_7_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.100 f  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]_i_3/CO[3]
                         net (fo=6, routed)           0.532    20.632    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]_i_3_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I4_O)        0.105    20.737 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_1/O
                         net (fo=33, routed)          0.894    21.631    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/v[data]
    SLICE_X63Y27         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000    20.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.336    21.336 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.620    22.956    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.033 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.391    24.424    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/rstout_reg
    SLICE_X63Y27         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][13]/C
                         clock pessimism              0.000    24.424    
                         clock uncertainty           -0.174    24.251    
    SLICE_X63Y27         FDRE (Setup_fdre_C_CE)      -0.168    24.083    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][13]
  -------------------------------------------------------------------
                         required time                         24.083    
                         arrival time                         -21.631    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][1]/CE
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ETH_REFCLK rise@20.000ns - clk_pll_i rise@10.000ns)
  Data Path Delay:        4.009ns  (logic 1.404ns (35.019%)  route 2.605ns (64.981%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns = ( 24.424 - 20.000 ) 
    Source Clock Delay      (SCD):    7.622ns = ( 17.621 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410    11.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080    12.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    12.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439    14.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    14.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    15.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    15.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090    16.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106    16.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725    17.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925    14.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449    16.025    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.106 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.515    17.621    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X58Y36         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.433    18.054 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/Q
                         net (fo=10, routed)          0.921    18.975    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]_i_3_0[3]
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.126    19.101 f  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_11/O
                         net (fo=1, routed)           0.258    19.360    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_11_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I5_O)        0.283    19.643 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_7/O
                         net (fo=1, routed)           0.000    19.643    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_7_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.100 f  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]_i_3/CO[3]
                         net (fo=6, routed)           0.532    20.632    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]_i_3_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I4_O)        0.105    20.737 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_1/O
                         net (fo=33, routed)          0.894    21.631    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/v[data]
    SLICE_X63Y27         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000    20.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.336    21.336 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.620    22.956    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.033 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.391    24.424    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/rstout_reg
    SLICE_X63Y27         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][1]/C
                         clock pessimism              0.000    24.424    
                         clock uncertainty           -0.174    24.251    
    SLICE_X63Y27         FDRE (Setup_fdre_C_CE)      -0.168    24.083    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][1]
  -------------------------------------------------------------------
                         required time                         24.083    
                         arrival time                         -21.631    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][21]/CE
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ETH_REFCLK rise@20.000ns - clk_pll_i rise@10.000ns)
  Data Path Delay:        4.009ns  (logic 1.404ns (35.019%)  route 2.605ns (64.981%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns = ( 24.424 - 20.000 ) 
    Source Clock Delay      (SCD):    7.622ns = ( 17.621 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410    11.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080    12.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    12.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439    14.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    14.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    15.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    15.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090    16.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106    16.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725    17.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925    14.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449    16.025    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.106 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.515    17.621    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X58Y36         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.433    18.054 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/Q
                         net (fo=10, routed)          0.921    18.975    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]_i_3_0[3]
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.126    19.101 f  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_11/O
                         net (fo=1, routed)           0.258    19.360    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_11_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I5_O)        0.283    19.643 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_7/O
                         net (fo=1, routed)           0.000    19.643    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_7_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.100 f  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]_i_3/CO[3]
                         net (fo=6, routed)           0.532    20.632    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]_i_3_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I4_O)        0.105    20.737 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_1/O
                         net (fo=33, routed)          0.894    21.631    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/v[data]
    SLICE_X63Y27         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000    20.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.336    21.336 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.620    22.956    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.033 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.391    24.424    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/rstout_reg
    SLICE_X63Y27         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][21]/C
                         clock pessimism              0.000    24.424    
                         clock uncertainty           -0.174    24.251    
    SLICE_X63Y27         FDRE (Setup_fdre_C_CE)      -0.168    24.083    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][21]
  -------------------------------------------------------------------
                         required time                         24.083    
                         arrival time                         -21.631    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][29]/CE
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ETH_REFCLK rise@20.000ns - clk_pll_i rise@10.000ns)
  Data Path Delay:        4.009ns  (logic 1.404ns (35.019%)  route 2.605ns (64.981%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns = ( 24.424 - 20.000 ) 
    Source Clock Delay      (SCD):    7.622ns = ( 17.621 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410    11.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080    12.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    12.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439    14.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    14.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    15.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    15.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090    16.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106    16.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725    17.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925    14.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449    16.025    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.106 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.515    17.621    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X58Y36         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.433    18.054 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/Q
                         net (fo=10, routed)          0.921    18.975    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]_i_3_0[3]
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.126    19.101 f  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_11/O
                         net (fo=1, routed)           0.258    19.360    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_11_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I5_O)        0.283    19.643 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_7/O
                         net (fo=1, routed)           0.000    19.643    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_7_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.100 f  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]_i_3/CO[3]
                         net (fo=6, routed)           0.532    20.632    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]_i_3_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I4_O)        0.105    20.737 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_1/O
                         net (fo=33, routed)          0.894    21.631    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/v[data]
    SLICE_X63Y27         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000    20.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.336    21.336 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.620    22.956    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.033 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.391    24.424    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/rstout_reg
    SLICE_X63Y27         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][29]/C
                         clock pessimism              0.000    24.424    
                         clock uncertainty           -0.174    24.251    
    SLICE_X63Y27         FDRE (Setup_fdre_C_CE)      -0.168    24.083    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][29]
  -------------------------------------------------------------------
                         required time                         24.083    
                         arrival time                         -21.631    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][5]/CE
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ETH_REFCLK rise@20.000ns - clk_pll_i rise@10.000ns)
  Data Path Delay:        4.009ns  (logic 1.404ns (35.019%)  route 2.605ns (64.981%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns = ( 24.424 - 20.000 ) 
    Source Clock Delay      (SCD):    7.622ns = ( 17.621 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410    11.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080    12.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    12.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439    14.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    14.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    15.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    15.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090    16.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106    16.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725    17.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925    14.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449    16.025    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.106 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.515    17.621    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X58Y36         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.433    18.054 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/Q
                         net (fo=10, routed)          0.921    18.975    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]_i_3_0[3]
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.126    19.101 f  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_11/O
                         net (fo=1, routed)           0.258    19.360    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_11_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I5_O)        0.283    19.643 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_7/O
                         net (fo=1, routed)           0.000    19.643    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_7_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.100 f  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]_i_3/CO[3]
                         net (fo=6, routed)           0.532    20.632    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]_i_3_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I4_O)        0.105    20.737 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[data][31]_i_1/O
                         net (fo=33, routed)          0.894    21.631    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/v[data]
    SLICE_X63Y27         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000    20.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.336    21.336 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.620    22.956    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.033 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.391    24.424    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/rstout_reg
    SLICE_X63Y27         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][5]/C
                         clock pessimism              0.000    24.424    
                         clock uncertainty           -0.174    24.251    
    SLICE_X63Y27         FDRE (Setup_fdre_C_CE)      -0.168    24.083    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][5]
  -------------------------------------------------------------------
                         required time                         24.083    
                         arrival time                         -21.631    
  -------------------------------------------------------------------
                         slack                                  2.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txdata][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][13]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.622     2.635    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X63Y26         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txdata][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     2.776 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txdata][13]/Q
                         net (fo=1, routed)           0.110     2.886    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/Q[13]
    SLICE_X63Y27         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.896     2.046    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/rstout_reg
    SLICE_X63Y27         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][13]/C
                         clock pessimism              0.000     2.046    
                         clock uncertainty            0.174     2.220    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.070     2.290    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][13]
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txdata][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][29]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.178%)  route 0.113ns (46.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.622     2.635    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X63Y26         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txdata][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.128     2.763 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txdata][29]/Q
                         net (fo=1, routed)           0.113     2.876    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/Q[29]
    SLICE_X63Y27         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.896     2.046    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/rstout_reg
    SLICE_X63Y27         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][29]/C
                         clock pessimism              0.000     2.046    
                         clock uncertainty            0.174     2.220    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.019     2.239    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][29]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txdata][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][24]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.997%)  route 0.153ns (52.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.624     2.637    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X63Y28         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txdata][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     2.778 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txdata][24]/Q
                         net (fo=2, routed)           0.153     2.931    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/Q[24]
    SLICE_X62Y29         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.898     2.048    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/rstout_reg
    SLICE_X62Y29         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][24]/C
                         clock pessimism              0.000     2.048    
                         clock uncertainty            0.174     2.222    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.060     2.282    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][24]
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txdata][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][21]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.231%)  route 0.104ns (44.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.622     2.635    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X63Y26         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txdata][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.128     2.763 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txdata][21]/Q
                         net (fo=1, routed)           0.104     2.867    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/Q[21]
    SLICE_X63Y27         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.896     2.046    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/rstout_reg
    SLICE_X63Y27         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][21]/C
                         clock pessimism              0.000     2.046    
                         clock uncertainty            0.174     2.220    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)        -0.007     2.213    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][21]
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txdata][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.506%)  route 0.169ns (54.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.625     2.638    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X64Y29         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txdata][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.141     2.779 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txdata][31]/Q
                         net (fo=1, routed)           0.169     2.948    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/Q[31]
    SLICE_X65Y29         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.899     2.049    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/rstout_reg
    SLICE_X65Y29         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]/C
                         clock pessimism              0.000     2.049    
                         clock uncertainty            0.174     2.223    
    SLICE_X65Y29         FDRE (Hold_fdre_C_D)         0.066     2.289    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][31]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.948    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txstart_sync]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[start][0]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.952%)  route 0.180ns (56.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.629     2.642    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X64Y33         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txstart_sync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.141     2.783 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txstart_sync]/Q
                         net (fo=2, routed)           0.180     2.963    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[start][0]_0[0]
    SLICE_X64Y30         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[start][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.900     2.050    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/rstout_reg
    SLICE_X64Y30         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[start][0]/C
                         clock pessimism              0.000     2.050    
                         clock uncertainty            0.174     2.224    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.070     2.294    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[start][0]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.963    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txdata][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][7]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.517%)  route 0.191ns (57.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.624     2.637    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X63Y28         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txdata][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     2.778 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txdata][7]/Q
                         net (fo=1, routed)           0.191     2.969    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/Q[7]
    SLICE_X61Y28         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.895     2.045    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/rstout_reg
    SLICE_X61Y28         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][7]/C
                         clock pessimism              0.000     2.045    
                         clock uncertainty            0.174     2.219    
    SLICE_X61Y28         FDRE (Hold_fdre_C_D)         0.072     2.291    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][7]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txreadack]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[read_ack][0]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.454%)  route 0.199ns (58.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.625     2.638    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X67Y29         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txreadack]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y29         FDRE (Prop_fdre_C_Q)         0.141     2.779 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txreadack]/Q
                         net (fo=18, routed)          0.199     2.978    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[txreadack]__0
    SLICE_X63Y29         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[read_ack][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.898     2.048    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/rstout_reg
    SLICE_X63Y29         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[read_ack][0]/C
                         clock pessimism              0.000     2.048    
                         clock uncertainty            0.174     2.222    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.075     2.297    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[read_ack][0]
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.978    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txdata][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][27]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.852%)  route 0.179ns (52.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.621     2.634    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X62Y25         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txdata][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.164     2.798 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txdata][27]/Q
                         net (fo=2, routed)           0.179     2.977    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/Q[27]
    SLICE_X62Y28         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.897     2.047    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/rstout_reg
    SLICE_X62Y28         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][27]/C
                         clock pessimism              0.000     2.047    
                         clock uncertainty            0.174     2.221    
    SLICE_X62Y28         FDRE (Hold_fdre_C_D)         0.063     2.284    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][27]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.977    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txdata][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][5]/D
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ETH_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.227%)  route 0.182ns (58.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.622     2.635    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X63Y26         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txdata][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.128     2.763 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txdata][5]/Q
                         net (fo=1, routed)           0.182     2.945    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/Q[5]
    SLICE_X63Y27         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.896     2.046    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/rstout_reg
    SLICE_X63Y27         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][5]/C
                         clock pessimism              0.000     2.046    
                         clock uncertainty            0.174     2.220    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.023     2.243    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[data][5]
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.703    





---------------------------------------------------------------------------------------------------
From Clock:  dco_clk
  To Clock:  USER_CLOCK

Setup :            0  Failing Endpoints,  Worst Slack       18.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.079ns  (required time - arrival time)
  Source:                 dcm_clk0_reg/Q
                            (clock source 'dco_clk'  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dcm_clk0_reg/D
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             USER_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (USER_CLOCK rise@41.666ns - dco_clk fall@20.833ns)
  Data Path Delay:        5.839ns  (logic 0.105ns (1.798%)  route 5.734ns (98.202%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.090ns = ( 44.756 - 41.666 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.833 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk fall edge)   20.833    20.833 f  
    SLICE_X51Y96         FDRE                         0.000    20.833 f  dcm_clk0_reg/Q
                         net (fo=2, routed)           5.734    26.567    dcm_clk0
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.105    26.672 r  dcm_clk0_i_1/O
                         net (fo=1, routed)           0.000    26.672    dcm_clk0_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  dcm_clk0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                     41.666    41.666 r  
    P15                                               0.000    41.666 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    41.666    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    43.010 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.746    44.756    clk_48mhz
    SLICE_X51Y96         FDRE                                         r  dcm_clk0_reg/C
                         clock pessimism              0.000    44.756    
                         clock uncertainty           -0.035    44.721    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)        0.030    44.751    dcm_clk0_reg
  -------------------------------------------------------------------
                         required time                         44.751    
                         arrival time                         -26.672    
  -------------------------------------------------------------------
                         slack                                 18.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 dcm_clk0_reg/Q
                            (clock source 'dco_clk'  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dcm_clk0_reg/D
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             USER_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.045ns (1.544%)  route 2.870ns (98.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.666ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           2.870     2.870    dcm_clk0
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045     2.915 f  dcm_clk0_i_1/O
                         net (fo=1, routed)           0.000     2.915    dcm_clk0_i_1_n_0
    SLICE_X51Y96         FDRE                                         f  dcm_clk0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.231     1.666    clk_48mhz
    SLICE_X51Y96         FDRE                                         r  dcm_clk0_reg/C
                         clock pessimism              0.000     1.666    
                         clock uncertainty            0.035     1.701    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.091     1.792    dcm_clk0_reg
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           2.915    
  -------------------------------------------------------------------
                         slack                                  1.123    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_nobuf

Setup :            0  Failing Endpoints,  Worst Slack       17.813ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.813ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.112ns  (logic 0.433ns (20.506%)  route 1.679ns (79.494%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y139                                     0.000     0.000 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X70Y139        FDPE (Prop_fdpe_C_Q)         0.433     0.433 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=31, routed)          1.679     2.112    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/in0
    SLICE_X31Y127        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X31Y127        FDRE (Setup_fdre_C_D)       -0.075    19.925    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -2.112    
  -------------------------------------------------------------------
                         slack                                 17.813    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       38.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.202ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.510ns  (logic 3.357ns (60.929%)  route 2.153ns (39.071%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.519ns = ( 8.769 - 1.250 ) 
    Source Clock Delay      (SCD):    7.529ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.422     7.529    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.379     7.908 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          2.153    10.061    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    H5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    12.360 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    12.360    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y101        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    13.039 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    13.039    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_0
    ILOGIC_X1Y101        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    16.112    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.185 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    17.556    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.633 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    18.944    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.017 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    19.519    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    20.913 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.356    21.269    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y101        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.314    21.583    
                         clock uncertainty           -0.210    21.373    
    ILOGIC_X1Y101        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.241    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.241    
                         arrival time                         -13.039    
  -------------------------------------------------------------------
                         slack                                  8.202    

Slack (MET) :             8.303ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 3.357ns (62.074%)  route 2.051ns (37.926%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.518ns = ( 8.768 - 1.250 ) 
    Source Clock Delay      (SCD):    7.529ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.422     7.529    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.379     7.908 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          2.051     9.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    K1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    12.258 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    12.258    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y103        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    12.937 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    12.937    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y103        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    16.112    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.185 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    17.556    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.633 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    18.944    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.017 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    19.519    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    20.913 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.355    21.268    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y103        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.314    21.582    
                         clock uncertainty           -0.210    21.372    
    ILOGIC_X1Y103        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.240    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.240    
                         arrival time                         -12.937    
  -------------------------------------------------------------------
                         slack                                  8.303    

Slack (MET) :             8.328ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 3.357ns (62.348%)  route 2.027ns (37.652%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.519ns = ( 8.769 - 1.250 ) 
    Source Clock Delay      (SCD):    7.529ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.422     7.529    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.379     7.908 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          2.027     9.935    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    H6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    12.234 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    12.234    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y102        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    12.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    12.913    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y102        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    16.112    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.185 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    17.556    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.633 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    18.944    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.017 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    19.519    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    20.913 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.356    21.269    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y102        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.314    21.583    
                         clock uncertainty           -0.210    21.373    
    ILOGIC_X1Y102        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.241    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.241    
                         arrival time                         -12.913    
  -------------------------------------------------------------------
                         slack                                  8.328    

Slack (MET) :             8.456ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 3.357ns (63.882%)  route 1.898ns (36.118%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.518ns = ( 8.768 - 1.250 ) 
    Source Clock Delay      (SCD):    7.529ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.422     7.529    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.379     7.908 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.898     9.806    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    K2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    12.105 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    12.105    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y104        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    12.784 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    12.784    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y104        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    16.112    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.185 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    17.556    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.633 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    18.944    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.017 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    19.519    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    20.913 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.355    21.268    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y104        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.314    21.582    
                         clock uncertainty           -0.210    21.372    
    ILOGIC_X1Y104        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.240    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.240    
                         arrival time                         -12.784    
  -------------------------------------------------------------------
                         slack                                  8.456    

Slack (MET) :             8.477ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 3.357ns (64.141%)  route 1.877ns (35.859%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.518ns = ( 8.768 - 1.250 ) 
    Source Clock Delay      (SCD):    7.529ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.422     7.529    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.379     7.908 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.877     9.785    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    J2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    12.084 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    12.084    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y105        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    12.763 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    12.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y105        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    16.112    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.185 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    17.556    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.633 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    18.944    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.017 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    19.519    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    20.913 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.355    21.268    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y105        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.314    21.582    
                         clock uncertainty           -0.210    21.372    
    ILOGIC_X1Y105        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.240    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.240    
                         arrival time                         -12.763    
  -------------------------------------------------------------------
                         slack                                  8.477    

Slack (MET) :             8.603ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 3.357ns (65.715%)  route 1.751ns (34.285%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.518ns = ( 8.768 - 1.250 ) 
    Source Clock Delay      (SCD):    7.529ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.422     7.529    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.379     7.908 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.751     9.659    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    J3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    11.958 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    11.958    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y106        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    12.637 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    12.637    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y106        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    16.112    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.185 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    17.556    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.633 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    18.944    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.017 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    19.519    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    20.913 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.355    21.268    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y106        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.314    21.582    
                         clock uncertainty           -0.210    21.372    
    ILOGIC_X1Y106        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.240    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.240    
                         arrival time                         -12.637    
  -------------------------------------------------------------------
                         slack                                  8.603    

Slack (MET) :             8.877ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 3.357ns (69.414%)  route 1.479ns (30.586%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.520ns = ( 8.770 - 1.250 ) 
    Source Clock Delay      (SCD):    7.529ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.422     7.529    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.379     7.908 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.479     9.387    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    G3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    11.686 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    11.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y109        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    12.365 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    12.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y109        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    16.112    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.185 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    17.556    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.633 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    18.944    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.017 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    19.519    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    20.913 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.357    21.270    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y109        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.314    21.584    
                         clock uncertainty           -0.210    21.374    
    ILOGIC_X1Y109        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.242    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.242    
                         arrival time                         -12.365    
  -------------------------------------------------------------------
                         slack                                  8.877    

Slack (MET) :             8.995ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 3.357ns (71.133%)  route 1.362ns (28.867%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.521ns = ( 8.771 - 1.250 ) 
    Source Clock Delay      (SCD):    7.529ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.422     7.529    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.379     7.908 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.362     9.270    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    G4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    11.569 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    11.569    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y110        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    12.248 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    12.248    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y110        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    16.112    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.185 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    17.556    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.633 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    18.944    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.017 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    19.519    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    20.913 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.358    21.271    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y110        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.314    21.585    
                         clock uncertainty           -0.210    21.375    
    ILOGIC_X1Y110        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.243    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.243    
                         arrival time                         -12.248    
  -------------------------------------------------------------------
                         slack                                  8.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.143ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        1.826ns  (logic 1.068ns (58.477%)  route 0.758ns (41.523%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.067ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440    50.686    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.736 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510    51.246    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    51.272 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562    51.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    51.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.487 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    51.986    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.012 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.585    52.597    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.141    52.738 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.758    53.496    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    G4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    54.180 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    54.180    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y110        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    54.423 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    54.423    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y110        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481    13.415    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.468 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556    14.024    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.053 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831    14.883    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.936 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    15.162    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.382 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    16.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y110        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.552    16.014    
                         clock uncertainty            0.210    16.224    
    ILOGIC_X1Y110        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.280    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.280    
                         arrival time                          54.423    
  -------------------------------------------------------------------
                         slack                                 38.143    

Slack (MET) :             38.205ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        1.887ns  (logic 1.068ns (56.592%)  route 0.819ns (43.408%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.066ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440    50.686    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.736 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510    51.246    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    51.272 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562    51.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    51.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.487 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    51.986    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.012 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.585    52.597    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.141    52.738 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.819    53.557    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    G3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    54.241 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    54.241    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y109        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    54.484 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    54.484    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y109        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481    13.415    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.468 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556    14.024    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.053 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831    14.883    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.936 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    15.162    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.382 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.184    16.566    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y109        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.552    16.013    
                         clock uncertainty            0.210    16.223    
    ILOGIC_X1Y109        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.279    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.279    
                         arrival time                          54.484    
  -------------------------------------------------------------------
                         slack                                 38.205    

Slack (MET) :             38.361ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        2.041ns  (logic 1.068ns (52.317%)  route 0.973ns (47.683%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.064ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440    50.686    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.736 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510    51.246    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    51.272 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562    51.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    51.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.487 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    51.986    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.012 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.585    52.597    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.141    52.738 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.973    53.711    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    J3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    54.395 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    54.395    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y106        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    54.638 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    54.638    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y106        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481    13.415    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.468 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556    14.024    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.053 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831    14.883    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.936 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    15.162    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.382 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    16.564    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y106        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.552    16.011    
                         clock uncertainty            0.210    16.221    
    ILOGIC_X1Y106        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.277    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.277    
                         arrival time                          54.638    
  -------------------------------------------------------------------
                         slack                                 38.361    

Slack (MET) :             38.407ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        2.088ns  (logic 1.068ns (51.155%)  route 1.020ns (48.845%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.064ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440    50.686    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.736 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510    51.246    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    51.272 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562    51.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    51.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.487 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    51.986    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.012 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.585    52.597    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.141    52.738 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.020    53.757    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    J2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    54.441 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    54.441    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y105        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    54.684 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    54.684    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y105        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481    13.415    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.468 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556    14.024    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.053 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831    14.883    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.936 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    15.162    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.382 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    16.564    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y105        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.552    16.011    
                         clock uncertainty            0.210    16.221    
    ILOGIC_X1Y105        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.277    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.277    
                         arrival time                          54.684    
  -------------------------------------------------------------------
                         slack                                 38.407    

Slack (MET) :             38.444ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        2.126ns  (logic 1.068ns (50.236%)  route 1.058ns (49.764%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.065ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440    50.686    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.736 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510    51.246    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    51.272 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562    51.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    51.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.487 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    51.986    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.012 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.585    52.597    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.141    52.738 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.058    53.796    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    K2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    54.480 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    54.480    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y104        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    54.723 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    54.723    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y104        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481    13.415    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.468 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556    14.024    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.053 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831    14.883    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.936 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    15.162    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.382 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    16.565    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y104        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.552    16.012    
                         clock uncertainty            0.210    16.222    
    ILOGIC_X1Y104        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.278    
                         arrival time                          54.723    
  -------------------------------------------------------------------
                         slack                                 38.444    

Slack (MET) :             38.512ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        2.193ns  (logic 1.068ns (48.693%)  route 1.125ns (51.307%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.065ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440    50.686    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.736 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510    51.246    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    51.272 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562    51.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    51.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.487 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    51.986    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.012 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.585    52.597    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.141    52.738 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.125    53.863    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    H6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    54.547 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    54.547    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y102        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    54.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    54.790    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y102        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481    13.415    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.468 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556    14.024    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.053 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831    14.883    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.936 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    15.162    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.382 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    16.565    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y102        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.552    16.012    
                         clock uncertainty            0.210    16.222    
    ILOGIC_X1Y102        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.278    
                         arrival time                          54.790    
  -------------------------------------------------------------------
                         slack                                 38.512    

Slack (MET) :             38.518ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        2.200ns  (logic 1.068ns (48.544%)  route 1.132ns (51.456%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.065ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440    50.686    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.736 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510    51.246    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    51.272 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562    51.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    51.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.487 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    51.986    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.012 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.585    52.597    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.141    52.738 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.132    53.870    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    K1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    54.554 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    54.554    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y103        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    54.797 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    54.797    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y103        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481    13.415    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.468 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556    14.024    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.053 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831    14.883    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.936 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    15.162    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.382 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    16.565    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y103        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.552    16.012    
                         clock uncertainty            0.210    16.222    
    ILOGIC_X1Y103        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.278    
                         arrival time                          54.797    
  -------------------------------------------------------------------
                         slack                                 38.518    

Slack (MET) :             38.559ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        2.240ns  (logic 1.068ns (47.685%)  route 1.172ns (52.315%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.064ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440    50.686    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.736 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510    51.246    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    51.272 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562    51.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    51.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.487 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    51.986    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.012 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.585    52.597    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.141    52.738 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.172    53.909    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    H5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    54.593 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    54.593    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y101        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    54.836 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    54.836    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_0
    ILOGIC_X1Y101        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481    13.415    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.468 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556    14.024    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.053 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831    14.883    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.936 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    15.162    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.382 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    16.564    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y101        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.552    16.011    
                         clock uncertainty            0.210    16.221    
    ILOGIC_X1Y101        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.277    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.277    
                         arrival time                          54.836    
  -------------------------------------------------------------------
                         slack                                 38.559    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       37.882ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.047ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 3.357ns (72.158%)  route 1.295ns (27.842%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.506ns = ( 8.756 - 1.250 ) 
    Source Clock Delay      (SCD):    7.529ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.422     7.529    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.379     7.908 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.295     9.203    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    F3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    11.502 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    11.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y123        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    12.181 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    12.181    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y123        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    16.112    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.185 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    17.556    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.633 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    18.944    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.017 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    19.518    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    20.912 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.344    21.256    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y123        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.314    21.570    
                         clock uncertainty           -0.210    21.360    
    ILOGIC_X1Y123        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.228    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.228    
                         arrival time                         -12.181    
  -------------------------------------------------------------------
                         slack                                  9.047    

Slack (MET) :             9.047ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 3.357ns (72.158%)  route 1.295ns (27.842%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.506ns = ( 8.756 - 1.250 ) 
    Source Clock Delay      (SCD):    7.529ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.422     7.529    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.379     7.908 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.295     9.203    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    F4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    11.502 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    11.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    12.181 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    12.181    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y124        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    16.112    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.185 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    17.556    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.633 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    18.944    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.017 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    19.518    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    20.912 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.344    21.256    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y124        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.314    21.570    
                         clock uncertainty           -0.210    21.360    
    ILOGIC_X1Y124        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.228    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.228    
                         arrival time                         -12.181    
  -------------------------------------------------------------------
                         slack                                  9.047    

Slack (MET) :             9.235ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 3.357ns (75.202%)  route 1.107ns (24.798%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.506ns = ( 8.756 - 1.250 ) 
    Source Clock Delay      (SCD):    7.529ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.422     7.529    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.379     7.908 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.107     9.015    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    E1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    11.314 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    11.314    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y113        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    11.993 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.993    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_0
    ILOGIC_X1Y113        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    16.112    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.185 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    17.556    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.633 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    18.944    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.017 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    19.518    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    20.912 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.344    21.256    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y113        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.314    21.570    
                         clock uncertainty           -0.210    21.360    
    ILOGIC_X1Y113        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.228    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.228    
                         arrival time                         -11.993    
  -------------------------------------------------------------------
                         slack                                  9.235    

Slack (MET) :             9.368ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 3.357ns (77.547%)  route 0.972ns (22.453%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.504ns = ( 8.754 - 1.250 ) 
    Source Clock Delay      (SCD):    7.529ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.422     7.529    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.379     7.908 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.972     8.880    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    F1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    11.179 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    11.179    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y114        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    11.858 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.858    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y114        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    16.112    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.185 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    17.556    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.633 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    18.944    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.017 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    19.518    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    20.912 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.342    21.254    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y114        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.314    21.568    
                         clock uncertainty           -0.210    21.358    
    ILOGIC_X1Y114        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.226    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.226    
                         arrival time                         -11.858    
  -------------------------------------------------------------------
                         slack                                  9.368    

Slack (MET) :             9.455ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 3.357ns (79.116%)  route 0.886ns (20.884%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.505ns = ( 8.755 - 1.250 ) 
    Source Clock Delay      (SCD):    7.529ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.422     7.529    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.379     7.908 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.886     8.794    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    D2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    11.093 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    11.093    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y121        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    11.772 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.772    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y121        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    16.112    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.185 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    17.556    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.633 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    18.944    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.017 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    19.518    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    20.912 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.343    21.255    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y121        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.314    21.569    
                         clock uncertainty           -0.210    21.359    
    ILOGIC_X1Y121        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.227    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.227    
                         arrival time                         -11.772    
  -------------------------------------------------------------------
                         slack                                  9.455    

Slack (MET) :             9.460ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 3.357ns (79.202%)  route 0.882ns (20.798%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.506ns = ( 8.756 - 1.250 ) 
    Source Clock Delay      (SCD):    7.529ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.422     7.529    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.379     7.908 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.882     8.789    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    E2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    11.088 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    11.088    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    11.767 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.767    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y122        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    16.112    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.185 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    17.556    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.633 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    18.944    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.017 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    19.518    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    20.912 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.344    21.256    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y122        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.314    21.570    
                         clock uncertainty           -0.210    21.360    
    ILOGIC_X1Y122        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.228    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.228    
                         arrival time                         -11.767    
  -------------------------------------------------------------------
                         slack                                  9.460    

Slack (MET) :             9.502ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 3.357ns (80.041%)  route 0.837ns (19.960%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.503ns = ( 8.753 - 1.250 ) 
    Source Clock Delay      (SCD):    7.529ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.422     7.529    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.379     7.908 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.837     8.745    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    C1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    11.044 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    11.044    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y117        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    11.723 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.723    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y117        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    16.112    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.185 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    17.556    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.633 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    18.944    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.017 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    19.518    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    20.912 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.341    21.253    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y117        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.314    21.567    
                         clock uncertainty           -0.210    21.357    
    ILOGIC_X1Y117        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.225    
                         arrival time                         -11.723    
  -------------------------------------------------------------------
                         slack                                  9.502    

Slack (MET) :             9.504ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 3.357ns (80.089%)  route 0.835ns (19.911%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.503ns = ( 8.753 - 1.250 ) 
    Source Clock Delay      (SCD):    7.529ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.422     7.529    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.379     7.908 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.835     8.742    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    H1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    11.041 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    11.041    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y116        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    11.720 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.720    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y116        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    16.112    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.185 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    17.556    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.633 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    18.944    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.017 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    19.518    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    20.912 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.341    21.253    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y116        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.314    21.567    
                         clock uncertainty           -0.210    21.357    
    ILOGIC_X1Y116        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.225    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                  9.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.882ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        1.558ns  (logic 1.068ns (68.567%)  route 0.490ns (31.433%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.059ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440    50.686    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.736 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510    51.246    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    51.272 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562    51.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    51.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.487 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    51.986    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.012 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.585    52.597    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.141    52.738 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.490    53.227    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    H1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    53.911 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    53.911    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y116        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    54.154 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    54.154    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y116        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481    13.415    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.468 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556    14.024    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.053 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831    14.883    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.936 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225    15.161    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.381 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    16.559    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y116        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.552    16.006    
                         clock uncertainty            0.210    16.216    
    ILOGIC_X1Y116        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.272    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.272    
                         arrival time                          54.154    
  -------------------------------------------------------------------
                         slack                                 37.882    

Slack (MET) :             37.904ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        1.579ns  (logic 1.068ns (67.632%)  route 0.511ns (32.368%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.058ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440    50.686    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.736 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510    51.246    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    51.272 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562    51.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    51.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.487 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    51.986    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.012 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.585    52.597    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.141    52.738 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.511    53.249    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    C1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    53.933 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    53.933    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y117        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    54.176 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    54.176    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y117        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481    13.415    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.468 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556    14.024    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.053 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831    14.883    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.936 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225    15.161    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.381 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    16.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y117        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.552    16.005    
                         clock uncertainty            0.210    16.215    
    ILOGIC_X1Y117        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.271    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.271    
                         arrival time                          54.176    
  -------------------------------------------------------------------
                         slack                                 37.904    

Slack (MET) :             37.907ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        1.585ns  (logic 1.068ns (67.402%)  route 0.517ns (32.598%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.061ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440    50.686    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.736 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510    51.246    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    51.272 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562    51.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    51.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.487 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    51.986    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.012 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.585    52.597    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.141    52.738 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.517    53.254    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    E2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    53.938 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    53.938    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    54.181 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    54.181    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y122        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481    13.415    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.468 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556    14.024    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.053 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831    14.883    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.936 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225    15.161    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.381 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    16.561    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y122        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.552    16.008    
                         clock uncertainty            0.210    16.218    
    ILOGIC_X1Y122        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.274    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.274    
                         arrival time                          54.181    
  -------------------------------------------------------------------
                         slack                                 37.907    

Slack (MET) :             37.929ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        1.606ns  (logic 1.068ns (66.496%)  route 0.538ns (33.504%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.060ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440    50.686    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.736 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510    51.246    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    51.272 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562    51.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    51.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.487 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    51.986    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.012 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.585    52.597    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.141    52.738 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.538    53.276    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    D2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    53.960 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    53.960    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y121        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    54.203 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    54.203    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y121        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481    13.415    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.468 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556    14.024    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.053 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831    14.883    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.936 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225    15.161    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.381 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.179    16.560    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y121        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.552    16.007    
                         clock uncertainty            0.210    16.217    
    ILOGIC_X1Y121        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.273    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.273    
                         arrival time                          54.203    
  -------------------------------------------------------------------
                         slack                                 37.929    

Slack (MET) :             37.958ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        1.633ns  (logic 1.068ns (65.401%)  route 0.565ns (34.599%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.058ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440    50.686    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.736 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510    51.246    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    51.272 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562    51.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    51.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.487 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    51.986    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.012 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.585    52.597    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.141    52.738 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.565    53.303    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    F1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    53.987 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    53.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y114        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    54.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    54.230    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y114        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481    13.415    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.468 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556    14.024    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.053 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831    14.883    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.936 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225    15.161    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.381 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    16.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y114        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.552    16.005    
                         clock uncertainty            0.210    16.215    
    ILOGIC_X1Y114        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.271    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.271    
                         arrival time                          54.230    
  -------------------------------------------------------------------
                         slack                                 37.958    

Slack (MET) :             38.011ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        1.689ns  (logic 1.068ns (63.233%)  route 0.621ns (36.767%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.061ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440    50.686    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.736 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510    51.246    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    51.272 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562    51.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    51.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.487 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    51.986    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.012 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.585    52.597    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.141    52.738 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.621    53.359    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    E1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    54.043 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    54.043    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y113        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    54.286 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    54.286    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_0
    ILOGIC_X1Y113        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481    13.415    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.468 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556    14.024    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.053 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831    14.883    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.936 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225    15.161    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.381 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    16.561    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y113        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.552    16.008    
                         clock uncertainty            0.210    16.218    
    ILOGIC_X1Y113        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.274    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.274    
                         arrival time                          54.286    
  -------------------------------------------------------------------
                         slack                                 38.011    

Slack (MET) :             38.101ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        1.778ns  (logic 1.068ns (60.057%)  route 0.710ns (39.943%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.061ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440    50.686    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.736 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510    51.246    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    51.272 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562    51.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    51.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.487 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    51.986    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.012 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.585    52.597    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.141    52.738 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.710    53.448    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    F3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    54.132 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    54.132    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y123        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    54.375 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    54.375    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y123        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481    13.415    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.468 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556    14.024    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.053 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831    14.883    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.936 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225    15.161    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.381 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    16.561    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y123        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.552    16.008    
                         clock uncertainty            0.210    16.218    
    ILOGIC_X1Y123        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.274    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.274    
                         arrival time                          54.375    
  -------------------------------------------------------------------
                         slack                                 38.101    

Slack (MET) :             38.101ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        1.778ns  (logic 1.068ns (60.057%)  route 0.710ns (39.943%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.061ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440    50.686    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.736 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510    51.246    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    51.272 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562    51.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    51.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.487 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    51.986    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.012 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.585    52.597    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X75Y117        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.141    52.738 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.710    53.448    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    F4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    54.132 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    54.132    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    54.375 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    54.375    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y124        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481    13.415    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.468 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556    14.024    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.053 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831    14.883    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.936 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225    15.161    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.381 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    16.561    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y124        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.552    16.008    
                         clock uncertainty            0.210    16.218    
    ILOGIC_X1Y124        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.274    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.274    
                         arrival time                          54.375    
  -------------------------------------------------------------------
                         slack                                 38.101    





---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        0.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.690ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.094ns fall@3.594ns period=39.999ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.406ns  (mem_refclk rise@2.500ns - sync_pulse rise@1.094ns)
  Data Path Delay:        0.528ns  (logic 0.000ns (0.000%)  route 0.528ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.768ns = ( 8.268 - 2.500 ) 
    Source Clock Delay      (SCD):    5.581ns = ( 6.675 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse rise edge)
                                                      1.094     1.094 r  
    P15                                               0.000     1.094 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     1.094    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     2.503 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     3.584    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.661 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     5.099    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.180 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     6.598    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     6.675 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.528     7.203    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     3.844 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     4.862    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     4.935 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     6.306    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.383 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311     7.694    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.767 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.501     8.268    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.314     8.582    
                         clock uncertainty           -0.203     8.379    
    PHY_CONTROL_X1Y2     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                     -0.182     8.197    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          8.197    
                         arrival time                          -7.203    
  -------------------------------------------------------------------
                         slack                                  0.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.094ns fall@3.594ns period=39.999ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.094ns  (mem_refclk rise@0.000ns - sync_pulse rise@1.094ns)
  Data Path Delay:        0.501ns  (logic 0.000ns (0.000%)  route 0.501ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.109ns
    Source Clock Delay      (SCD):    5.267ns = ( 6.361 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse rise edge)
                                                      1.094     1.094 r  
    P15                                               0.000     1.094 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     1.094    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     2.438 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     3.456    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.529 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     4.900    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.977 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311     6.288    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.361 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.501     6.862    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.528     6.109    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.314     5.795    
                         clock uncertainty            0.203     5.998    
    PHY_CONTROL_X1Y2     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                      0.174     6.172    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -6.172    
                         arrival time                           6.862    
  -------------------------------------------------------------------
                         slack                                  0.690    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        1.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.923ns = ( 12.923 - 5.000 ) 
    Source Clock Delay      (SCD):    8.186ns = ( 10.686 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     3.910 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     4.990    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.067 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     6.505    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.586 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     8.004    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.081 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     8.603    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.686 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    10.987 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    10.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    12.923    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.396    13.319    
                         clock uncertainty           -0.056    13.263    
    OUT_FIFO_X1Y8        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573    12.690    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -10.987    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.264ns = ( 13.264 - 5.000 ) 
    Source Clock Delay      (SCD):    8.186ns = ( 10.686 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     3.910 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     4.990    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.067 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     6.505    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.586 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     8.004    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.081 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     8.603    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.686 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240    10.926 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375    11.301    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    13.264    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.396    13.660    
                         clock uncertainty           -0.056    13.604    
    OLOGIC_X1Y107        OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.337    13.267    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.267    
                         arrival time                         -11.301    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.264ns = ( 13.264 - 5.000 ) 
    Source Clock Delay      (SCD):    8.186ns = ( 10.686 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     3.910 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     4.990    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.067 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     6.505    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.586 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     8.004    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.081 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     8.603    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.686 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240    10.926 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375    11.301    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    13.264    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.396    13.660    
                         clock uncertainty           -0.056    13.604    
    OLOGIC_X1Y107        OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.337    13.267    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.267    
                         arrival time                         -11.301    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.264ns = ( 13.264 - 5.000 ) 
    Source Clock Delay      (SCD):    8.186ns = ( 10.686 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     3.910 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     4.990    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.067 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     6.505    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.586 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     8.004    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.081 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     8.603    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.686 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240    10.926 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375    11.301    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    13.264    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.396    13.660    
                         clock uncertainty           -0.056    13.604    
    OLOGIC_X1Y107        OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.337    13.267    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.267    
                         arrival time                         -11.301    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.264ns = ( 13.264 - 5.000 ) 
    Source Clock Delay      (SCD):    8.186ns = ( 10.686 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     3.910 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     4.990    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.067 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     6.505    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.586 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     8.004    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.081 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     8.603    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.686 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240    10.926 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375    11.301    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    13.264    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.396    13.660    
                         clock uncertainty           -0.056    13.604    
    OLOGIC_X1Y107        OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.337    13.267    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.267    
                         arrival time                         -11.301    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.466ns (22.075%)  route 1.645ns (77.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.266ns = ( 13.266 - 5.000 ) 
    Source Clock Delay      (SCD):    8.186ns = ( 10.686 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     8.652 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.645    10.297    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y101        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343    13.266    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y101        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.396    13.662    
                         clock uncertainty           -0.056    13.606    
    OLOGIC_X1Y101        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.090    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.090    
                         arrival time                         -10.297    
  -------------------------------------------------------------------
                         slack                                  2.793    

Slack (MET) :             2.914ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.466ns (23.418%)  route 1.524ns (76.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.266ns = ( 13.266 - 5.000 ) 
    Source Clock Delay      (SCD):    8.186ns = ( 10.686 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     8.652 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.524    10.176    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y102        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343    13.266    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y102        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.396    13.662    
                         clock uncertainty           -0.056    13.606    
    OLOGIC_X1Y102        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.090    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.090    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  2.914    

Slack (MET) :             2.914ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.466ns (23.418%)  route 1.524ns (76.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.266ns = ( 13.266 - 5.000 ) 
    Source Clock Delay      (SCD):    8.186ns = ( 10.686 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     8.652 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.524    10.176    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y103        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343    13.266    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y103        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.396    13.662    
                         clock uncertainty           -0.056    13.606    
    OLOGIC_X1Y103        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.090    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.090    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  2.914    

Slack (MET) :             3.052ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.466ns (25.182%)  route 1.385ns (74.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.265ns = ( 13.265 - 5.000 ) 
    Source Clock Delay      (SCD):    8.186ns = ( 10.686 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     8.652 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.385    10.037    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y105        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342    13.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y105        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.396    13.661    
                         clock uncertainty           -0.056    13.605    
    OLOGIC_X1Y105        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.089    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                  3.052    

Slack (MET) :             3.053ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.466ns (25.181%)  route 1.385ns (74.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.266ns = ( 13.266 - 5.000 ) 
    Source Clock Delay      (SCD):    8.186ns = ( 10.686 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     8.652 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.385    10.037    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y104        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343    13.266    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y104        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.396    13.662    
                         clock uncertainty           -0.056    13.606    
    OLOGIC_X1Y104        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.090    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.090    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                  3.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.601ns
    Source Clock Delay      (SCD):    3.895ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     4.067 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.067    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.601    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism             -0.618     3.983    
    OUT_FIFO_X1Y8        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     3.972    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.972    
                         arrival time                           4.067    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.272ns (29.121%)  route 0.662ns (70.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    3.895ns
    Clock Pessimism Removal (CPR):    0.618ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.167 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.662     4.829    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y110        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     4.780    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y110        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.618     4.162    
    OLOGIC_X1Y110        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.721    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.721    
                         arrival time                           4.829    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.272ns (29.031%)  route 0.665ns (70.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    3.895ns
    Clock Pessimism Removal (CPR):    0.618ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.167 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.665     4.832    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y112        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     4.781    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y112        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.618     4.163    
    OLOGIC_X1Y112        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.722    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.722    
                         arrival time                           4.832    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.272ns (29.022%)  route 0.665ns (70.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    3.895ns
    Clock Pessimism Removal (CPR):    0.618ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.167 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.665     4.832    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     4.779    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.618     4.161    
    OLOGIC_X1Y107        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.720    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.720    
                         arrival time                           4.832    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    3.895ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     4.032 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.157     4.189    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     4.779    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.618     4.161    
    OLOGIC_X1Y107        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     4.073    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.073    
                         arrival time                           4.189    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    3.895ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     4.032 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.157     4.189    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     4.779    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.618     4.161    
    OLOGIC_X1Y107        OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     4.073    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.073    
                         arrival time                           4.189    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    3.895ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     4.032 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.157     4.189    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     4.779    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.618     4.161    
    OLOGIC_X1Y107        OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     4.073    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.073    
                         arrival time                           4.189    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    3.895ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     4.032 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.157     4.189    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     4.779    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.618     4.161    
    OLOGIC_X1Y107        OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     4.073    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.073    
                         arrival time                           4.189    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.272ns (28.837%)  route 0.671ns (71.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    3.895ns
    Clock Pessimism Removal (CPR):    0.618ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.167 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.671     4.838    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y106        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     4.779    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y106        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.618     4.161    
    OLOGIC_X1Y106        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.720    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.720    
                         arrival time                           4.838    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.272ns (27.769%)  route 0.708ns (72.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    3.895ns
    Clock Pessimism Removal (CPR):    0.618ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.167 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.708     4.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y109        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     4.779    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y109        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.618     4.161    
    OLOGIC_X1Y109        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.720    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.720    
                         arrival time                           4.874    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        1.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@2.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.913ns = ( 12.913 - 5.000 ) 
    Source Clock Delay      (SCD):    8.175ns = ( 10.675 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     3.910 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     4.990    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.067 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     6.505    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.586 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     8.004    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.081 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     8.592    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.675 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    10.976 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    10.976    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    12.913    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.395    13.308    
                         clock uncertainty           -0.056    13.252    
    OUT_FIFO_X1Y9        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573    12.679    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         12.679    
                         arrival time                         -10.976    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.955ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.243ns = ( 13.243 - 5.000 ) 
    Source Clock Delay      (SCD):    8.175ns = ( 10.675 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     3.910 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     4.990    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.067 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     6.505    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.586 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     8.004    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.081 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     8.592    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.675 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240    10.915 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375    11.290    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.330    13.243    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.395    13.638    
                         clock uncertainty           -0.056    13.582    
    OLOGIC_X1Y119        OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.337    13.245    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.245    
                         arrival time                         -11.290    
  -------------------------------------------------------------------
                         slack                                  1.955    

Slack (MET) :             1.955ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.243ns = ( 13.243 - 5.000 ) 
    Source Clock Delay      (SCD):    8.175ns = ( 10.675 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     3.910 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     4.990    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.067 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     6.505    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.586 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     8.004    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.081 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     8.592    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.675 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240    10.915 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375    11.290    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.330    13.243    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.395    13.638    
                         clock uncertainty           -0.056    13.582    
    OLOGIC_X1Y119        OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.337    13.245    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.245    
                         arrival time                         -11.290    
  -------------------------------------------------------------------
                         slack                                  1.955    

Slack (MET) :             1.955ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.243ns = ( 13.243 - 5.000 ) 
    Source Clock Delay      (SCD):    8.175ns = ( 10.675 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     3.910 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     4.990    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.067 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     6.505    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.586 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     8.004    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.081 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     8.592    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.675 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240    10.915 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375    11.290    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.330    13.243    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.395    13.638    
                         clock uncertainty           -0.056    13.582    
    OLOGIC_X1Y119        OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.337    13.245    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.245    
                         arrival time                         -11.290    
  -------------------------------------------------------------------
                         slack                                  1.955    

Slack (MET) :             1.955ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.243ns = ( 13.243 - 5.000 ) 
    Source Clock Delay      (SCD):    8.175ns = ( 10.675 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     3.910 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     4.990    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.067 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     6.505    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.586 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     8.004    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.081 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     8.592    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.675 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240    10.915 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375    11.290    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.330    13.243    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.395    13.638    
                         clock uncertainty           -0.056    13.582    
    OLOGIC_X1Y119        OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.337    13.245    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.245    
                         arrival time                         -11.290    
  -------------------------------------------------------------------
                         slack                                  1.955    

Slack (MET) :             2.832ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.466ns (22.607%)  route 1.595ns (77.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.245ns = ( 13.245 - 5.000 ) 
    Source Clock Delay      (SCD):    8.175ns = ( 10.675 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     8.641 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.595    10.236    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y113        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    13.245    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y113        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.395    13.640    
                         clock uncertainty           -0.056    13.584    
    OLOGIC_X1Y113        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.068    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.068    
                         arrival time                         -10.236    
  -------------------------------------------------------------------
                         slack                                  2.832    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.466ns (22.969%)  route 1.563ns (77.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.245ns = ( 13.245 - 5.000 ) 
    Source Clock Delay      (SCD):    8.175ns = ( 10.675 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     8.641 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.563    10.204    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y114        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    13.245    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y114        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.395    13.640    
                         clock uncertainty           -0.056    13.584    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.068    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.068    
                         arrival time                         -10.204    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.873ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.466ns (23.082%)  route 1.553ns (76.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.244ns = ( 13.244 - 5.000 ) 
    Source Clock Delay      (SCD):    8.175ns = ( 10.675 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     8.641 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.553    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y117        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.331    13.244    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y117        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.395    13.639    
                         clock uncertainty           -0.056    13.583    
    OLOGIC_X1Y117        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.067    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.067    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                  2.873    

Slack (MET) :             2.949ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.466ns (23.972%)  route 1.478ns (76.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.245ns = ( 13.245 - 5.000 ) 
    Source Clock Delay      (SCD):    8.175ns = ( 10.675 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     8.641 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.478    10.119    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y124        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    13.245    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y124        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.395    13.640    
                         clock uncertainty           -0.056    13.584    
    OLOGIC_X1Y124        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.068    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.068    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.466ns (24.392%)  route 1.444ns (75.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.245ns = ( 13.245 - 5.000 ) 
    Source Clock Delay      (SCD):    8.175ns = ( 10.675 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     8.641 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.444    10.085    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y116        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019     7.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371     8.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    10.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    13.245    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y116        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.395    13.640    
                         clock uncertainty           -0.056    13.584    
    OLOGIC_X1Y116        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.068    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.068    
                         arrival time                         -10.085    
  -------------------------------------------------------------------
                         slack                                  2.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.592ns
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     4.060 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.060    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.592    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism             -0.616     3.976    
    OUT_FIFO_X1Y9        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     3.965    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.965    
                         arrival time                           4.060    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.272ns (29.312%)  route 0.656ns (70.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.616ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.160 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.656     4.816    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y121        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.174     4.766    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y121        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.616     4.150    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.709    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.709    
                         arrival time                           4.816    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     4.025 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.157     4.182    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.174     4.766    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.616     4.150    
    OLOGIC_X1Y119        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     4.062    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.062    
                         arrival time                           4.182    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     4.025 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.157     4.182    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.174     4.766    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.616     4.150    
    OLOGIC_X1Y119        OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     4.062    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.062    
                         arrival time                           4.182    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     4.025 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.157     4.182    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.174     4.766    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.616     4.150    
    OLOGIC_X1Y119        OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     4.062    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.062    
                         arrival time                           4.182    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     4.025 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.157     4.182    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.174     4.766    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.616     4.150    
    OLOGIC_X1Y119        OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     4.062    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.062    
                         arrival time                           4.182    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.272ns (27.496%)  route 0.717ns (72.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.616ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.160 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.717     4.877    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y122        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     4.767    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y122        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.616     4.151    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.710    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.710    
                         arrival time                           4.877    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.272ns (26.325%)  route 0.761ns (73.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.616ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.160 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.761     4.921    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y115        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     4.767    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y115        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.616     4.151    
    OLOGIC_X1Y115        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.710    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.710    
                         arrival time                           4.921    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.272ns (26.106%)  route 0.770ns (73.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.616ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.160 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.770     4.930    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.174     4.766    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.616     4.150    
    OLOGIC_X1Y119        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.709    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.709    
                         arrival time                           4.930    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.272ns (25.892%)  route 0.778ns (74.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.616ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.160 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.778     4.938    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y123        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     4.768    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y123        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.616     4.152    
    OLOGIC_X1Y123        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.711    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.711    
                         arrival time                           4.938    
  -------------------------------------------------------------------
                         slack                                  0.227    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        1.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@7.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.923ns = ( 17.923 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns = ( 15.686 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      7.500     7.500 r  
    P15                                               0.000     7.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     7.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     8.910 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     9.990    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.067 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439    11.505    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    11.586 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    13.004    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    13.081 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    13.603    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    15.686 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    15.987 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    15.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    15.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    17.923    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.396    18.319    
                         clock uncertainty           -0.056    18.263    
    OUT_FIFO_X1Y10       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573    17.690    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         17.690    
                         arrival time                         -15.987    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             2.523ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        2.376ns  (logic 0.466ns (19.609%)  route 1.910ns (80.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.261ns = ( 18.261 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns = ( 15.686 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     7.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     9.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     9.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    10.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    11.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.652 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.910    15.562    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y134        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    15.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.338    18.261    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y134        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.396    18.657    
                         clock uncertainty           -0.056    18.601    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.085    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.085    
                         arrival time                         -15.562    
  -------------------------------------------------------------------
                         slack                                  2.523    

Slack (MET) :             2.629ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        2.268ns  (logic 0.466ns (20.547%)  route 1.802ns (79.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.259ns = ( 18.259 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns = ( 15.686 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     7.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     9.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     9.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    10.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    11.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.652 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.802    15.454    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y133        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    15.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    18.259    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y133        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.396    18.655    
                         clock uncertainty           -0.056    18.599    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.083    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.083    
                         arrival time                         -15.454    
  -------------------------------------------------------------------
                         slack                                  2.629    

Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        2.151ns  (logic 0.466ns (21.667%)  route 1.685ns (78.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.259ns = ( 18.259 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns = ( 15.686 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     7.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     9.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     9.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    10.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    11.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.652 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.685    15.337    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y132        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    15.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    18.259    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y132        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.396    18.655    
                         clock uncertainty           -0.056    18.599    
    OLOGIC_X1Y132        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.083    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.083    
                         arrival time                         -15.337    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        2.033ns  (logic 0.466ns (22.917%)  route 1.567ns (77.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.259ns = ( 18.259 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns = ( 15.686 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     7.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     9.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     9.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    10.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    11.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.652 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.567    15.219    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y131        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    15.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    18.259    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y131        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.396    18.655    
                         clock uncertainty           -0.056    18.599    
    OLOGIC_X1Y131        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.083    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.083    
                         arrival time                         -15.219    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        1.940ns  (logic 0.466ns (24.023%)  route 1.474ns (75.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.260ns = ( 18.260 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns = ( 15.686 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     7.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     9.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     9.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    10.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    11.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.652 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.474    15.126    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y129        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    15.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.337    18.260    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y129        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.396    18.656    
                         clock uncertainty           -0.056    18.600    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.084    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.084    
                         arrival time                         -15.126    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             2.972ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        1.927ns  (logic 0.466ns (24.183%)  route 1.461ns (75.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.261ns = ( 18.261 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns = ( 15.686 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     7.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     9.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     9.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    10.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    11.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.652 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.461    15.113    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y125        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    15.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.338    18.261    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y125        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.396    18.657    
                         clock uncertainty           -0.056    18.601    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.085    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.085    
                         arrival time                         -15.113    
  -------------------------------------------------------------------
                         slack                                  2.972    

Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        1.916ns  (logic 0.466ns (24.319%)  route 1.450ns (75.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.260ns = ( 18.260 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns = ( 15.686 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     7.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     9.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     9.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    10.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    11.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.652 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.450    15.102    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y130        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    15.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.337    18.260    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y130        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.396    18.656    
                         clock uncertainty           -0.056    18.600    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.084    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.084    
                         arrival time                         -15.102    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        1.830ns  (logic 0.466ns (25.465%)  route 1.364ns (74.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.261ns = ( 18.261 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns = ( 15.686 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     7.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     9.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     9.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    10.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    11.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.652 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.364    15.016    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y128        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    15.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.338    18.261    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y128        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.396    18.657    
                         clock uncertainty           -0.056    18.601    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.085    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.085    
                         arrival time                         -15.016    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.080ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        1.819ns  (logic 0.466ns (25.617%)  route 1.353ns (74.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.261ns = ( 18.261 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns = ( 15.686 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     7.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     9.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     9.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    10.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    11.103    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.186 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.652 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.353    15.005    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y126        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    15.763    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.790 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.923 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.338    18.261    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y126        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.396    18.657    
                         clock uncertainty           -0.056    18.601    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.085    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.085    
                         arrival time                         -15.005    
  -------------------------------------------------------------------
                         slack                                  3.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.601ns
    Source Clock Delay      (SCD):    3.895ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     4.067 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.067    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.601    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism             -0.618     3.983    
    OUT_FIFO_X1Y10       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     3.972    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.972    
                         arrival time                           4.067    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.272ns (29.488%)  route 0.650ns (70.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    3.895ns
    Clock Pessimism Removal (CPR):    0.618ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.167 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.650     4.817    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y127        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.778    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y127        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.618     4.160    
    OLOGIC_X1Y127        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.719    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.719    
                         arrival time                           4.817    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.272ns (27.668%)  route 0.711ns (72.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    3.895ns
    Clock Pessimism Removal (CPR):    0.618ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.167 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.711     4.878    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y126        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.778    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y126        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.618     4.160    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.719    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.719    
                         arrival time                           4.878    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.272ns (27.366%)  route 0.722ns (72.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    3.895ns
    Clock Pessimism Removal (CPR):    0.618ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.167 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.722     4.889    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y128        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.778    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y128        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.618     4.160    
    OLOGIC_X1Y128        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.719    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.719    
                         arrival time                           4.889    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.272ns (26.281%)  route 0.763ns (73.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    3.895ns
    Clock Pessimism Removal (CPR):    0.618ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.167 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.763     4.930    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y125        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.778    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y125        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.618     4.160    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.719    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.719    
                         arrival time                           4.930    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.272ns (25.959%)  route 0.776ns (74.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    3.895ns
    Clock Pessimism Removal (CPR):    0.618ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.167 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.776     4.943    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y129        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     4.777    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y129        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.618     4.159    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.718    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.718    
                         arrival time                           4.943    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.272ns (25.876%)  route 0.779ns (74.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    3.895ns
    Clock Pessimism Removal (CPR):    0.618ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.167 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.779     4.946    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y130        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     4.777    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y130        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.618     4.159    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.718    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.718    
                         arrival time                           4.946    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.272ns (24.450%)  route 0.840ns (75.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    3.895ns
    Clock Pessimism Removal (CPR):    0.618ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.167 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.840     5.007    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y131        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     4.777    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y131        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.618     4.159    
    OLOGIC_X1Y131        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.718    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.718    
                         arrival time                           5.007    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.272ns (23.174%)  route 0.902ns (76.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    3.895ns
    Clock Pessimism Removal (CPR):    0.618ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.167 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.902     5.069    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y132        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     4.777    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y132        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.618     4.159    
    OLOGIC_X1Y132        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.718    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.718    
                         arrival time                           5.069    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.272ns (22.024%)  route 0.963ns (77.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    3.895ns
    Clock Pessimism Removal (CPR):    0.618ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.895 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.167 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.963     5.130    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y133        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.655    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.513 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.601 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     4.777    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y133        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.618     4.159    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.718    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.718    
                         arrival time                           5.130    
  -------------------------------------------------------------------
                         slack                                  0.412    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        1.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@7.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.913ns = ( 17.913 - 10.000 ) 
    Source Clock Delay      (SCD):    8.175ns = ( 15.675 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      7.500     7.500 r  
    P15                                               0.000     7.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     7.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     8.910 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     9.990    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.067 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439    11.505    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    11.586 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    13.004    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    13.081 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    13.592    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    15.675 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    15.976 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    15.976    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    15.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000    17.913    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.395    18.308    
                         clock uncertainty           -0.056    18.252    
    OUT_FIFO_X1Y11       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573    17.679    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         17.679    
                         arrival time                         -15.976    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.734ns  (logic 0.466ns (17.048%)  route 2.268ns (82.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.265ns = ( 18.265 - 10.000 ) 
    Source Clock Delay      (SCD):    8.175ns = ( 15.675 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     7.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     9.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     9.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    10.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    11.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.641 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.268    15.908    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y149        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    15.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.352    18.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y149        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.395    18.660    
                         clock uncertainty           -0.056    18.604    
    OLOGIC_X1Y149        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.088    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.088    
                         arrival time                         -15.908    
  -------------------------------------------------------------------
                         slack                                  2.179    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.625ns  (logic 0.466ns (17.752%)  route 2.159ns (82.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.265ns = ( 18.265 - 10.000 ) 
    Source Clock Delay      (SCD):    8.175ns = ( 15.675 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     7.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     9.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     9.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    10.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    11.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.641 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.159    15.800    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y148        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    15.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.352    18.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y148        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.395    18.660    
                         clock uncertainty           -0.056    18.604    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.088    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.088    
                         arrival time                         -15.800    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.405ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.508ns  (logic 0.466ns (18.582%)  route 2.042ns (81.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.265ns = ( 18.265 - 10.000 ) 
    Source Clock Delay      (SCD):    8.175ns = ( 15.675 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     7.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     9.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     9.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    10.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    11.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.641 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.042    15.683    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y147        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    15.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.352    18.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y147        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.395    18.660    
                         clock uncertainty           -0.056    18.604    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.088    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.088    
                         arrival time                         -15.683    
  -------------------------------------------------------------------
                         slack                                  2.405    

Slack (MET) :             2.522ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.391ns  (logic 0.466ns (19.493%)  route 1.925ns (80.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.265ns = ( 18.265 - 10.000 ) 
    Source Clock Delay      (SCD):    8.175ns = ( 15.675 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     7.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     9.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     9.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    10.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    11.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.641 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.925    15.565    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y146        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    15.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.352    18.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y146        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.395    18.660    
                         clock uncertainty           -0.056    18.604    
    OLOGIC_X1Y146        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.088    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.088    
                         arrival time                         -15.565    
  -------------------------------------------------------------------
                         slack                                  2.522    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.273ns  (logic 0.466ns (20.499%)  route 1.807ns (79.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.263ns = ( 18.263 - 10.000 ) 
    Source Clock Delay      (SCD):    8.175ns = ( 15.675 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     7.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     9.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     9.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    10.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    11.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.641 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.807    15.448    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y145        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    15.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    18.263    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y145        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.395    18.658    
                         clock uncertainty           -0.056    18.602    
    OLOGIC_X1Y145        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.086    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.086    
                         arrival time                         -15.448    
  -------------------------------------------------------------------
                         slack                                  2.638    

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.156ns  (logic 0.466ns (21.614%)  route 1.690ns (78.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.263ns = ( 18.263 - 10.000 ) 
    Source Clock Delay      (SCD):    8.175ns = ( 15.675 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     7.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     9.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     9.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    10.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    11.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.641 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.690    15.331    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y144        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    15.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    18.263    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y144        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.395    18.658    
                         clock uncertainty           -0.056    18.602    
    OLOGIC_X1Y144        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.086    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.086    
                         arrival time                         -15.331    
  -------------------------------------------------------------------
                         slack                                  2.755    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.039ns  (logic 0.466ns (22.857%)  route 1.573ns (77.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.263ns = ( 18.263 - 10.000 ) 
    Source Clock Delay      (SCD):    8.175ns = ( 15.675 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     7.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     9.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     9.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    10.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    11.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.641 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.573    15.214    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y143        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    15.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    18.263    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y143        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.395    18.658    
                         clock uncertainty           -0.056    18.602    
    OLOGIC_X1Y143        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.086    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.086    
                         arrival time                         -15.214    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        1.955ns  (logic 0.466ns (23.836%)  route 1.489ns (76.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.265ns = ( 18.265 - 10.000 ) 
    Source Clock Delay      (SCD):    8.175ns = ( 15.675 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     7.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     9.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     9.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    10.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    11.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.641 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.489    15.130    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y138        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    15.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.352    18.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y138        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.395    18.660    
                         clock uncertainty           -0.056    18.604    
    OLOGIC_X1Y138        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.088    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.088    
                         arrival time                         -15.130    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        1.923ns  (logic 0.466ns (24.239%)  route 1.457ns (75.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.265ns = ( 18.265 - 10.000 ) 
    Source Clock Delay      (SCD):    8.175ns = ( 15.675 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     7.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     9.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     9.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    10.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    11.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.641 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.457    15.097    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y139        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    15.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.913 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.352    18.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y139        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.395    18.660    
                         clock uncertainty           -0.056    18.604    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.088    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.088    
                         arrival time                         -15.097    
  -------------------------------------------------------------------
                         slack                                  2.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.592ns
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     4.060 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.060    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.592    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism             -0.616     3.976    
    OUT_FIFO_X1Y11       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     3.965    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.965    
                         arrival time                           4.060    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.272ns (29.312%)  route 0.656ns (70.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.616ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.160 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.656     4.816    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y140        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     4.775    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y140        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.616     4.159    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.718    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.718    
                         arrival time                           4.816    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.272ns (27.496%)  route 0.717ns (72.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.616ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.160 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.717     4.877    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y141        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.182     4.774    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y141        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.616     4.158    
    OLOGIC_X1Y141        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.717    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.717    
                         arrival time                           4.877    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.272ns (25.991%)  route 0.775ns (74.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.616ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.160 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.775     4.934    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y139        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     4.775    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y139        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.616     4.159    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.718    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.718    
                         arrival time                           4.934    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.272ns (25.880%)  route 0.779ns (74.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.616ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.160 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.779     4.939    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y138        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     4.775    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y138        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.616     4.159    
    OLOGIC_X1Y138        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.718    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.718    
                         arrival time                           4.939    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.272ns (25.892%)  route 0.778ns (74.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.616ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.160 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.778     4.938    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y142        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.182     4.774    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y142        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.616     4.158    
    OLOGIC_X1Y142        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.717    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.717    
                         arrival time                           4.938    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.272ns (24.466%)  route 0.840ns (75.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.616ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.160 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.840     5.000    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y143        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.182     4.774    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y143        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.616     4.158    
    OLOGIC_X1Y143        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.717    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.717    
                         arrival time                           5.000    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.272ns (23.188%)  route 0.901ns (76.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.616ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.160 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.901     5.061    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y144        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.182     4.774    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y144        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.616     4.158    
    OLOGIC_X1Y144        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.717    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.717    
                         arrival time                           5.061    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.272ns (22.037%)  route 0.962ns (77.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.616ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.160 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.962     5.122    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y145        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.182     4.774    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y145        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.616     4.158    
    OLOGIC_X1Y145        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.717    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.717    
                         arrival time                           5.122    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.272ns (20.995%)  route 1.024ns (79.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.616ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.074    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.888 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.160 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.024     5.183    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y146        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.646    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.592 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     4.775    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y146        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.616     4.159    
    OLOGIC_X1Y146        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.718    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.718    
                         arrival time                           5.183    
  -------------------------------------------------------------------
                         slack                                  0.466    





---------------------------------------------------------------------------------------------------
From Clock:  ETH_REFCLK
  To Clock:  clk_pll_i

Setup :            4  Failing Endpoints,  Worst Slack       -0.962ns,  Total Violation       -1.273ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.962ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][18]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        13.135ns  (logic 3.209ns (24.430%)  route 9.926ns (75.570%))
  Logic Levels:           11  (CARRY4=5 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.136ns = ( 17.136 - 10.000 ) 
    Source Clock Delay      (SCD):    4.757ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.111    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.192 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.565     4.757    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X74Y41         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.433     5.190 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][18]/Q
                         net (fo=13, routed)          1.915     7.105    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/Q[18]
    SLICE_X74Y43         LUT6 (Prop_lut6_I1_O)        0.105     7.210 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_10/O
                         net (fo=1, routed)           0.000     7.210    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_10_n_0
    SLICE_X74Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.633 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.633    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5_n_0
    SLICE_X74Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.840 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_4/CO[0]
                         net (fo=35, routed)          1.442     9.282    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[seq][13][0]
    SLICE_X75Y41         LUT5 (Prop_lut5_I2_O)        0.300     9.582 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10/O
                         net (fo=2, routed)           1.418    11.000    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10_n_0
    SLICE_X78Y42         LUT6 (Prop_lut6_I4_O)        0.275    11.275 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9/O
                         net (fo=3, routed)           1.073    12.348    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9_n_0
    SLICE_X78Y43         LUT5 (Prop_lut5_I4_O)        0.128    12.476 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8/O
                         net (fo=2, routed)           1.398    13.874    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8_n_0
    SLICE_X77Y43         LUT6 (Prop_lut6_I3_O)        0.268    14.142 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6/O
                         net (fo=1, routed)           0.000    14.142    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6_n_0
    SLICE_X77Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.599 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.599    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_3_n_0
    SLICE_X77Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.697 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.697    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][15]_i_3_n_0
    SLICE_X77Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    14.962 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][17]_i_5/O[1]
                         net (fo=1, routed)           1.778    16.740    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0_n_151
    SLICE_X77Y40         LUT4 (Prop_lut4_I2_O)        0.250    16.990 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r[ipcrc][17]_i_2/O
                         net (fo=1, routed)           0.902    17.892    leon3_system_1/eth0.e1/m100.u0/ethc0/v[ipcrc][17]
    SLICE_X77Y40         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    16.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    15.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.447    17.136    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X77Y40         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][17]/C
                         clock pessimism              0.000    17.136    
                         clock uncertainty           -0.174    16.962    
    SLICE_X77Y40         FDRE (Setup_fdre_C_D)       -0.032    16.930    leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][17]
  -------------------------------------------------------------------
                         required time                         16.930    
                         arrival time                         -17.892    
  -------------------------------------------------------------------
                         slack                                 -0.962    

Slack (VIOLATED) :        -0.137ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][18]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        12.373ns  (logic 3.025ns (24.448%)  route 9.348ns (75.552%))
  Logic Levels:           10  (CARRY4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        2.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.137ns = ( 17.137 - 10.000 ) 
    Source Clock Delay      (SCD):    4.757ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.111    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.192 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.565     4.757    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X74Y41         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.433     5.190 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][18]/Q
                         net (fo=13, routed)          1.915     7.105    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/Q[18]
    SLICE_X74Y43         LUT6 (Prop_lut6_I1_O)        0.105     7.210 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_10/O
                         net (fo=1, routed)           0.000     7.210    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_10_n_0
    SLICE_X74Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.633 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.633    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5_n_0
    SLICE_X74Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.840 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_4/CO[0]
                         net (fo=35, routed)          1.442     9.282    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[seq][13][0]
    SLICE_X75Y41         LUT5 (Prop_lut5_I2_O)        0.300     9.582 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10/O
                         net (fo=2, routed)           1.418    11.000    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10_n_0
    SLICE_X78Y42         LUT6 (Prop_lut6_I4_O)        0.275    11.275 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9/O
                         net (fo=3, routed)           1.073    12.348    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9_n_0
    SLICE_X78Y43         LUT5 (Prop_lut5_I4_O)        0.128    12.476 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8/O
                         net (fo=2, routed)           1.398    13.874    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8_n_0
    SLICE_X77Y43         LUT6 (Prop_lut6_I3_O)        0.268    14.142 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6/O
                         net (fo=1, routed)           0.000    14.142    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6_n_0
    SLICE_X77Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.599 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.599    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_3_n_0
    SLICE_X77Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    14.779 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][15]_i_3/O[0]
                         net (fo=1, routed)           2.102    16.881    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0_n_150
    SLICE_X75Y44         LUT6 (Prop_lut6_I3_O)        0.249    17.130 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r[ipcrc][12]_i_1/O
                         net (fo=1, routed)           0.000    17.130    leon3_system_1/eth0.e1/m100.u0/ethc0/v[ipcrc][12]
    SLICE_X75Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    16.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    15.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.448    17.137    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X75Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][12]/C
                         clock pessimism              0.000    17.137    
                         clock uncertainty           -0.174    16.963    
    SLICE_X75Y44         FDRE (Setup_fdre_C_D)        0.030    16.993    leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][12]
  -------------------------------------------------------------------
                         required time                         16.993    
                         arrival time                         -17.130    
  -------------------------------------------------------------------
                         slack                                 -0.137    

Slack (VIOLATED) :        -0.137ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][18]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        12.416ns  (logic 3.113ns (25.072%)  route 9.303ns (74.928%))
  Logic Levels:           10  (CARRY4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        2.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.138ns = ( 17.138 - 10.000 ) 
    Source Clock Delay      (SCD):    4.757ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.111    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.192 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.565     4.757    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X74Y41         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.433     5.190 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][18]/Q
                         net (fo=13, routed)          1.915     7.105    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/Q[18]
    SLICE_X74Y43         LUT6 (Prop_lut6_I1_O)        0.105     7.210 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_10/O
                         net (fo=1, routed)           0.000     7.210    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_10_n_0
    SLICE_X74Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.633 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.633    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5_n_0
    SLICE_X74Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.840 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_4/CO[0]
                         net (fo=35, routed)          1.442     9.282    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[seq][13][0]
    SLICE_X75Y41         LUT5 (Prop_lut5_I2_O)        0.300     9.582 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10/O
                         net (fo=2, routed)           1.418    11.000    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10_n_0
    SLICE_X78Y42         LUT6 (Prop_lut6_I4_O)        0.275    11.275 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9/O
                         net (fo=3, routed)           1.073    12.348    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9_n_0
    SLICE_X78Y43         LUT5 (Prop_lut5_I4_O)        0.128    12.476 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8/O
                         net (fo=2, routed)           1.398    13.874    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8_n_0
    SLICE_X77Y43         LUT6 (Prop_lut6_I3_O)        0.268    14.142 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6/O
                         net (fo=1, routed)           0.000    14.142    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6_n_0
    SLICE_X77Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.599 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.599    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_3_n_0
    SLICE_X77Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    14.859 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][15]_i_3/O[3]
                         net (fo=1, routed)           2.057    16.916    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0_n_147
    SLICE_X78Y44         LUT6 (Prop_lut6_I3_O)        0.257    17.173 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r[ipcrc][15]_i_1/O
                         net (fo=1, routed)           0.000    17.173    leon3_system_1/eth0.e1/m100.u0/ethc0/v[ipcrc][15]
    SLICE_X78Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    16.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    15.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.449    17.138    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X78Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][15]/C
                         clock pessimism              0.000    17.138    
                         clock uncertainty           -0.174    16.964    
    SLICE_X78Y44         FDRE (Setup_fdre_C_D)        0.072    17.036    leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][15]
  -------------------------------------------------------------------
                         required time                         17.036    
                         arrival time                         -17.173    
  -------------------------------------------------------------------
                         slack                                 -0.137    

Slack (VIOLATED) :        -0.037ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][18]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        12.272ns  (logic 2.926ns (23.842%)  route 9.346ns (76.158%))
  Logic Levels:           9  (CARRY4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        2.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.136ns = ( 17.136 - 10.000 ) 
    Source Clock Delay      (SCD):    4.757ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.111    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.192 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.565     4.757    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X74Y41         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.433     5.190 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][18]/Q
                         net (fo=13, routed)          1.915     7.105    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/Q[18]
    SLICE_X74Y43         LUT6 (Prop_lut6_I1_O)        0.105     7.210 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_10/O
                         net (fo=1, routed)           0.000     7.210    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_10_n_0
    SLICE_X74Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.633 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.633    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5_n_0
    SLICE_X74Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.840 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_4/CO[0]
                         net (fo=35, routed)          1.442     9.282    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[seq][13][0]
    SLICE_X75Y41         LUT5 (Prop_lut5_I2_O)        0.300     9.582 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10/O
                         net (fo=2, routed)           1.418    11.000    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10_n_0
    SLICE_X78Y42         LUT6 (Prop_lut6_I4_O)        0.275    11.275 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9/O
                         net (fo=3, routed)           1.073    12.348    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9_n_0
    SLICE_X78Y43         LUT5 (Prop_lut5_I4_O)        0.128    12.476 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8/O
                         net (fo=2, routed)           1.398    13.874    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8_n_0
    SLICE_X77Y43         LUT6 (Prop_lut6_I3_O)        0.268    14.142 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6/O
                         net (fo=1, routed)           0.000    14.142    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6_n_0
    SLICE_X77Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    14.672 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_3/O[3]
                         net (fo=1, routed)           2.100    16.772    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0_n_143
    SLICE_X77Y40         LUT6 (Prop_lut6_I3_O)        0.257    17.029 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r[ipcrc][11]_i_1/O
                         net (fo=1, routed)           0.000    17.029    leon3_system_1/eth0.e1/m100.u0/ethc0/v[ipcrc][11]
    SLICE_X77Y40         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    16.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    15.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.447    17.136    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X77Y40         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][11]/C
                         clock pessimism              0.000    17.136    
                         clock uncertainty           -0.174    16.962    
    SLICE_X77Y40         FDRE (Setup_fdre_C_D)        0.030    16.992    leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][11]
  -------------------------------------------------------------------
                         required time                         16.992    
                         arrival time                         -17.029    
  -------------------------------------------------------------------
                         slack                                 -0.037    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][18]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        12.218ns  (logic 2.873ns (23.515%)  route 9.345ns (76.485%))
  Logic Levels:           9  (CARRY4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        2.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.138ns = ( 17.138 - 10.000 ) 
    Source Clock Delay      (SCD):    4.757ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.111    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.192 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.565     4.757    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X74Y41         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.433     5.190 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][18]/Q
                         net (fo=13, routed)          1.915     7.105    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/Q[18]
    SLICE_X74Y43         LUT6 (Prop_lut6_I1_O)        0.105     7.210 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_10/O
                         net (fo=1, routed)           0.000     7.210    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_10_n_0
    SLICE_X74Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.633 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.633    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5_n_0
    SLICE_X74Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.840 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_4/CO[0]
                         net (fo=35, routed)          1.442     9.282    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[seq][13][0]
    SLICE_X75Y41         LUT5 (Prop_lut5_I2_O)        0.300     9.582 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10/O
                         net (fo=2, routed)           1.418    11.000    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10_n_0
    SLICE_X78Y42         LUT6 (Prop_lut6_I4_O)        0.275    11.275 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9/O
                         net (fo=3, routed)           1.073    12.348    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9_n_0
    SLICE_X78Y43         LUT5 (Prop_lut5_I4_O)        0.128    12.476 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8/O
                         net (fo=2, routed)           1.398    13.874    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8_n_0
    SLICE_X77Y43         LUT6 (Prop_lut6_I3_O)        0.268    14.142 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6/O
                         net (fo=1, routed)           0.000    14.142    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6_n_0
    SLICE_X77Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    14.623 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_3/O[2]
                         net (fo=1, routed)           2.099    16.722    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0_n_144
    SLICE_X78Y43         LUT6 (Prop_lut6_I3_O)        0.253    16.975 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r[ipcrc][10]_i_1/O
                         net (fo=1, routed)           0.000    16.975    leon3_system_1/eth0.e1/m100.u0/ethc0/v[ipcrc][10]
    SLICE_X78Y43         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    16.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    15.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.449    17.138    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X78Y43         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][10]/C
                         clock pessimism              0.000    17.138    
                         clock uncertainty           -0.174    16.964    
    SLICE_X78Y43         FDRE (Setup_fdre_C_D)        0.072    17.036    leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][10]
  -------------------------------------------------------------------
                         required time                         17.036    
                         arrival time                         -16.975    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][18]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        12.116ns  (logic 3.111ns (25.677%)  route 9.005ns (74.323%))
  Logic Levels:           10  (CARRY4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        2.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.137ns = ( 17.137 - 10.000 ) 
    Source Clock Delay      (SCD):    4.757ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.111    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.192 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.565     4.757    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X74Y41         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.433     5.190 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][18]/Q
                         net (fo=13, routed)          1.915     7.105    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/Q[18]
    SLICE_X74Y43         LUT6 (Prop_lut6_I1_O)        0.105     7.210 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_10/O
                         net (fo=1, routed)           0.000     7.210    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_10_n_0
    SLICE_X74Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.633 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.633    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5_n_0
    SLICE_X74Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.840 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_4/CO[0]
                         net (fo=35, routed)          1.442     9.282    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[seq][13][0]
    SLICE_X75Y41         LUT5 (Prop_lut5_I2_O)        0.300     9.582 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10/O
                         net (fo=2, routed)           1.418    11.000    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10_n_0
    SLICE_X78Y42         LUT6 (Prop_lut6_I4_O)        0.275    11.275 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9/O
                         net (fo=3, routed)           1.073    12.348    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9_n_0
    SLICE_X78Y43         LUT5 (Prop_lut5_I4_O)        0.128    12.476 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8/O
                         net (fo=2, routed)           1.398    13.874    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8_n_0
    SLICE_X77Y43         LUT6 (Prop_lut6_I3_O)        0.268    14.142 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6/O
                         net (fo=1, routed)           0.000    14.142    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6_n_0
    SLICE_X77Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.599 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.599    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_3_n_0
    SLICE_X77Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    14.864 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][15]_i_3/O[1]
                         net (fo=1, routed)           1.759    16.623    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0_n_149
    SLICE_X75Y44         LUT6 (Prop_lut6_I3_O)        0.250    16.873 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r[ipcrc][13]_i_1/O
                         net (fo=1, routed)           0.000    16.873    leon3_system_1/eth0.e1/m100.u0/ethc0/v[ipcrc][13]
    SLICE_X75Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    16.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    15.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.448    17.137    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X75Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][13]/C
                         clock pessimism              0.000    17.137    
                         clock uncertainty           -0.174    16.963    
    SLICE_X75Y44         FDRE (Setup_fdre_C_D)        0.032    16.995    leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][13]
  -------------------------------------------------------------------
                         required time                         16.995    
                         arrival time                         -16.873    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][18]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        12.068ns  (logic 3.049ns (25.264%)  route 9.019ns (74.736%))
  Logic Levels:           10  (CARRY4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        2.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.137ns = ( 17.137 - 10.000 ) 
    Source Clock Delay      (SCD):    4.757ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.111    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.192 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.565     4.757    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X74Y41         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.433     5.190 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][18]/Q
                         net (fo=13, routed)          1.915     7.105    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/Q[18]
    SLICE_X74Y43         LUT6 (Prop_lut6_I1_O)        0.105     7.210 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_10/O
                         net (fo=1, routed)           0.000     7.210    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_10_n_0
    SLICE_X74Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.633 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.633    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5_n_0
    SLICE_X74Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.840 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_4/CO[0]
                         net (fo=35, routed)          1.442     9.282    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[seq][13][0]
    SLICE_X75Y41         LUT5 (Prop_lut5_I2_O)        0.300     9.582 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10/O
                         net (fo=2, routed)           1.418    11.000    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10_n_0
    SLICE_X78Y42         LUT6 (Prop_lut6_I4_O)        0.275    11.275 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9/O
                         net (fo=3, routed)           1.073    12.348    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9_n_0
    SLICE_X78Y43         LUT5 (Prop_lut5_I4_O)        0.128    12.476 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8/O
                         net (fo=2, routed)           1.398    13.874    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8_n_0
    SLICE_X77Y43         LUT6 (Prop_lut6_I3_O)        0.268    14.142 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6/O
                         net (fo=1, routed)           0.000    14.142    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6_n_0
    SLICE_X77Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.599 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.599    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_3_n_0
    SLICE_X77Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    14.799 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][15]_i_3/O[2]
                         net (fo=1, routed)           1.773    16.572    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0_n_148
    SLICE_X75Y44         LUT6 (Prop_lut6_I3_O)        0.253    16.825 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r[ipcrc][14]_i_1/O
                         net (fo=1, routed)           0.000    16.825    leon3_system_1/eth0.e1/m100.u0/ethc0/v[ipcrc][14]
    SLICE_X75Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    16.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    15.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.448    17.137    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X75Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][14]/C
                         clock pessimism              0.000    17.137    
                         clock uncertainty           -0.174    16.963    
    SLICE_X75Y44         FDRE (Setup_fdre_C_D)        0.032    16.995    leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][14]
  -------------------------------------------------------------------
                         required time                         16.995    
                         arrival time                         -16.825    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][18]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        12.065ns  (logic 3.123ns (25.886%)  route 8.942ns (74.114%))
  Logic Levels:           11  (CARRY4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        2.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.137ns = ( 17.137 - 10.000 ) 
    Source Clock Delay      (SCD):    4.757ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.111    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.192 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.565     4.757    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X74Y41         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.433     5.190 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][18]/Q
                         net (fo=13, routed)          1.915     7.105    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/Q[18]
    SLICE_X74Y43         LUT6 (Prop_lut6_I1_O)        0.105     7.210 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_10/O
                         net (fo=1, routed)           0.000     7.210    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_10_n_0
    SLICE_X74Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.633 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.633    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5_n_0
    SLICE_X74Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.840 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_4/CO[0]
                         net (fo=35, routed)          1.442     9.282    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[seq][13][0]
    SLICE_X75Y41         LUT5 (Prop_lut5_I2_O)        0.300     9.582 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10/O
                         net (fo=2, routed)           1.418    11.000    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10_n_0
    SLICE_X78Y42         LUT6 (Prop_lut6_I4_O)        0.275    11.275 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9/O
                         net (fo=3, routed)           1.073    12.348    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9_n_0
    SLICE_X78Y43         LUT5 (Prop_lut5_I4_O)        0.128    12.476 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8/O
                         net (fo=2, routed)           1.398    13.874    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8_n_0
    SLICE_X77Y43         LUT6 (Prop_lut6_I3_O)        0.268    14.142 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6/O
                         net (fo=1, routed)           0.000    14.142    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6_n_0
    SLICE_X77Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.599 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.599    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_3_n_0
    SLICE_X77Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.697 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.697    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][15]_i_3_n_0
    SLICE_X77Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    14.877 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][17]_i_5/O[0]
                         net (fo=1, routed)           1.695    16.572    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0_n_152
    SLICE_X77Y46         LUT6 (Prop_lut6_I3_O)        0.249    16.821 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r[ipcrc][16]_i_1/O
                         net (fo=1, routed)           0.000    16.821    leon3_system_1/eth0.e1/m100.u0/ethc0/v[ipcrc][16]
    SLICE_X77Y46         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    16.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    15.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.448    17.137    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X77Y46         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][16]/C
                         clock pessimism              0.000    17.137    
                         clock uncertainty           -0.174    16.963    
    SLICE_X77Y46         FDRE (Setup_fdre_C_D)        0.030    16.993    leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][16]
  -------------------------------------------------------------------
                         required time                         16.993    
                         arrival time                         -16.821    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][18]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        11.640ns  (logic 2.576ns (22.130%)  route 9.064ns (77.870%))
  Logic Levels:           9  (CARRY4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        2.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.137ns = ( 17.137 - 10.000 ) 
    Source Clock Delay      (SCD):    4.757ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.111    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.192 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.565     4.757    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X74Y41         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.433     5.190 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][18]/Q
                         net (fo=13, routed)          1.915     7.105    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/Q[18]
    SLICE_X74Y43         LUT6 (Prop_lut6_I1_O)        0.105     7.210 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_10/O
                         net (fo=1, routed)           0.000     7.210    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_10_n_0
    SLICE_X74Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.633 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.633    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5_n_0
    SLICE_X74Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.840 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_4/CO[0]
                         net (fo=35, routed)          1.442     9.282    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[seq][13][0]
    SLICE_X75Y41         LUT5 (Prop_lut5_I2_O)        0.300     9.582 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10/O
                         net (fo=2, routed)           1.418    11.000    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][7]_i_10_n_0
    SLICE_X78Y42         LUT6 (Prop_lut6_I4_O)        0.275    11.275 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9/O
                         net (fo=3, routed)           1.073    12.348    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_9_n_0
    SLICE_X78Y43         LUT5 (Prop_lut5_I4_O)        0.128    12.476 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8/O
                         net (fo=2, routed)           1.398    13.874    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_8_n_0
    SLICE_X77Y43         LUT6 (Prop_lut6_I3_O)        0.268    14.142 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6/O
                         net (fo=1, routed)           0.000    14.142    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6_n_0
    SLICE_X77Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    14.329 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_3/O[1]
                         net (fo=1, routed)           1.818    16.147    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0_n_145
    SLICE_X75Y43         LUT6 (Prop_lut6_I3_O)        0.250    16.397 r  leon3_system_1/eth0.e1/m100.u0/ethc0/r[ipcrc][9]_i_1/O
                         net (fo=1, routed)           0.000    16.397    leon3_system_1/eth0.e1/m100.u0/ethc0/v[ipcrc][9]
    SLICE_X75Y43         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    16.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    15.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.448    17.137    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X75Y43         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][9]/C
                         clock pessimism              0.000    17.137    
                         clock uncertainty           -0.174    16.963    
    SLICE_X75Y43         FDRE (Setup_fdre_C_D)        0.030    16.993    leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ipcrc][9]
  -------------------------------------------------------------------
                         required time                         16.993    
                         arrival time                         -16.397    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][18]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a11.x[1].r0/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        10.368ns  (logic 1.675ns (16.156%)  route 8.693ns (83.844%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        2.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.993ns = ( 16.993 - 10.000 ) 
    Source Clock Delay      (SCD):    4.757ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.111    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.192 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.565     4.757    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X74Y41         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.433     5.190 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][18]/Q
                         net (fo=13, routed)          1.915     7.105    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/Q[18]
    SLICE_X74Y43         LUT6 (Prop_lut6_I1_O)        0.105     7.210 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_10/O
                         net (fo=1, routed)           0.000     7.210    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_10_n_0
    SLICE_X74Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.633 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.633    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5_n_0
    SLICE_X74Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.840 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_4/CO[0]
                         net (fo=35, routed)          2.080     9.920    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[seq][13][0]
    SLICE_X80Y41         LUT3 (Prop_lut3_I1_O)        0.297    10.217 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[applength][2]_i_1/O
                         net (fo=2, routed)           0.961    11.178    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][16]_0[2]
    SLICE_X80Y41         LUT6 (Prop_lut6_I5_O)        0.105    11.283 f  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a11.x[1].r0_i_21/O
                         net (fo=1, routed)           1.245    12.528    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a11.x[1].r0_i_21_n_0
    SLICE_X78Y46         LUT6 (Prop_lut6_I4_O)        0.105    12.633 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a11.x[1].r0_i_7__0/O
                         net (fo=1, routed)           2.492    15.125    leon3_system_1/eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/datain1[9]
    RAMB18_X1Y20         RAMB18E1                                     r  leon3_system_1/eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a11.x[1].r0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    16.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    15.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.304    16.993    leon3_system_1/eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/out
    RAMB18_X1Y20         RAMB18E1                                     r  leon3_system_1/eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a11.x[1].r0/CLKARDCLK
                         clock pessimism              0.000    16.993    
                         clock uncertainty           -0.174    16.820    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.641    16.179    leon3_system_1/eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a11.x[1].r0
  -------------------------------------------------------------------
                         required time                         16.179    
                         arrival time                         -15.125    
  -------------------------------------------------------------------
                         slack                                  1.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[status][1]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txstatus][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 0.431ns (11.734%)  route 3.242ns (88.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.629ns
    Source Clock Delay      (SCD):    4.423ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.336     1.336 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.956    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.033 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.390     4.423    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/rstout_reg
    SLICE_X60Y29         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[status][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.347     4.770 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[status][1]/Q
                         net (fo=3, routed)           3.242     8.012    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/txo[status][1]
    SLICE_X64Y40         LUT6 (Prop_lut6_I5_O)        0.084     8.096 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[txstatus][1]_i_1/O
                         net (fo=1, routed)           0.000     8.096    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0_n_7
    SLICE_X64Y40         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txstatus][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.522     7.629    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X64Y40         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txstatus][1]/C
                         clock pessimism              0.000     7.629    
                         clock uncertainty            0.174     7.802    
    SLICE_X64Y40         FDRE (Hold_fdre_C_D)         0.222     8.024    leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txstatus][1]
  -------------------------------------------------------------------
                         required time                         -8.024    
                         arrival time                           8.096    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[status][0]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txstatus][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.209ns (9.007%)  route 2.111ns (90.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.496ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.623     1.528    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/rstout_reg
    SLICE_X60Y29         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[status][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[status][0]/Q
                         net (fo=3, routed)           2.111     3.804    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/txo[status][0]
    SLICE_X64Y40         LUT6 (Prop_lut6_I5_O)        0.045     3.849 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[txstatus][0]_i_1/O
                         net (fo=1, routed)           0.000     3.849    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0_n_8
    SLICE_X64Y40         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txstatus][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.909     3.496    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X64Y40         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txstatus][0]/C
                         clock pessimism              0.000     3.496    
                         clock uncertainty            0.174     3.669    
    SLICE_X64Y40         FDRE (Hold_fdre_C_D)         0.091     3.760    leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txstatus][0]
  -------------------------------------------------------------------
                         required time                         -3.760    
                         arrival time                           3.849    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[lentype][0]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[rxlength][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.186ns (7.974%)  route 2.147ns (92.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.495ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.652     1.557    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X75Y37         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[lentype][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y37         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[lentype][0]/Q
                         net (fo=4, routed)           2.147     3.845    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[lentype_n_0_][0]
    SLICE_X70Y38         LUT6 (Prop_lut6_I2_O)        0.045     3.890 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[rxlength][0]_i_1/O
                         net (fo=1, routed)           0.000     3.890    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0_n_66
    SLICE_X70Y38         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[rxlength][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.908     3.495    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X70Y38         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[rxlength][0]/C
                         clock pessimism              0.000     3.495    
                         clock uncertainty            0.174     3.668    
    SLICE_X70Y38         FDRE (Hold_fdre_C_D)         0.120     3.788    leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[rxlength][0]
  -------------------------------------------------------------------
                         required time                         -3.788    
                         arrival time                           3.890    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[status][0]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.209ns (8.863%)  route 2.149ns (91.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.966ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.495ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.623     1.528    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/rstout_reg
    SLICE_X60Y29         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[status][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r_reg[status][0]/Q
                         net (fo=3, routed)           2.149     3.841    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/txo[status][0]
    SLICE_X63Y40         LUT6 (Prop_lut6_I1_O)        0.045     3.886 r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[tmsto][data][14]_i_1/O
                         net (fo=1, routed)           0.000     3.886    leon3_system_1/eth0.e1/m100.u0/ethc0/v[tmsto][data][14]
    SLICE_X63Y40         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.908     3.495    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X63Y40         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][14]/C
                         clock pessimism              0.000     3.495    
                         clock uncertainty            0.174     3.668    
    SLICE_X63Y40         FDRE (Hold_fdre_C_D)         0.091     3.759    leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][14]
  -------------------------------------------------------------------
                         required time                         -3.759    
                         arrival time                           3.886    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[lentype][2]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[rxlength][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 0.186ns (7.848%)  route 2.184ns (92.152%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.493ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.652     1.557    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X75Y37         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[lentype][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y37         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[lentype][2]/Q
                         net (fo=4, routed)           2.184     3.882    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[lentype_n_0_][2]
    SLICE_X70Y37         LUT5 (Prop_lut5_I2_O)        0.045     3.927 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[rxlength][2]_i_1/O
                         net (fo=1, routed)           0.000     3.927    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0_n_64
    SLICE_X70Y37         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[rxlength][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.906     3.493    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X70Y37         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[rxlength][2]/C
                         clock pessimism              0.000     3.493    
                         clock uncertainty            0.174     3.666    
    SLICE_X70Y37         FDRE (Hold_fdre_C_D)         0.120     3.786    leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[rxlength][2]
  -------------------------------------------------------------------
                         required time                         -3.786    
                         arrival time                           3.927    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[done]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[rxdone][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.141ns (6.051%)  route 2.189ns (93.949%))
  Logic Levels:           0  
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.512ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.650     1.555    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X73Y35         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[done]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y35         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[done]/Q
                         net (fo=3, routed)           2.189     3.885    leon3_system_1/eth0.e1/m100.u0/ethc0/rxo[done]
    SLICE_X76Y35         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[rxdone][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.925     3.512    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X76Y35         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[rxdone][0]/C
                         clock pessimism              0.000     3.512    
                         clock uncertainty            0.174     3.685    
    SLICE_X76Y35         FDRE (Hold_fdre_C_D)         0.059     3.744    leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[rxdone][0]
  -------------------------------------------------------------------
                         required time                         -3.744    
                         arrival time                           3.885    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][9]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[applength][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.209ns (8.918%)  route 2.135ns (91.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.517ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.653     1.558    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X78Y39         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y39         FDRE (Prop_fdre_C_Q)         0.164     1.722 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][9]/Q
                         net (fo=15, routed)          1.323     3.045    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/Q[9]
    SLICE_X80Y41         LUT3 (Prop_lut3_I0_O)        0.045     3.090 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[applength][2]_i_1/O
                         net (fo=2, routed)           0.812     3.902    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0_n_132
    SLICE_X81Y42         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[applength][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.930     3.517    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X81Y42         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[applength][2]/C
                         clock pessimism              0.000     3.517    
                         clock uncertainty            0.174     3.690    
    SLICE_X81Y42         FDRE (Hold_fdre_C_D)         0.063     3.753    leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[applength][2]
  -------------------------------------------------------------------
                         required time                         -3.753    
                         arrival time                           3.902    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][3]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a11.x[0].r0/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        2.561ns  (logic 0.246ns (9.605%)  route 2.315ns (90.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.492ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.654     1.559    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X74Y41         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.148     1.707 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][3]/Q
                         net (fo=9, routed)           1.212     2.919    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/Q[3]
    SLICE_X80Y48         LUT6 (Prop_lut6_I5_O)        0.098     3.017 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a11.x[0].r0_i_7__0/O
                         net (fo=1, routed)           1.103     4.120    leon3_system_1/eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/datain1[3]
    RAMB18_X2Y21         RAMB18E1                                     r  leon3_system_1/eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a11.x[0].r0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.905     3.492    leon3_system_1/eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/out
    RAMB18_X2Y21         RAMB18E1                                     r  leon3_system_1/eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a11.x[0].r0/CLKARDCLK
                         clock pessimism              0.000     3.492    
                         clock uncertainty            0.174     3.666    
    RAMB18_X2Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     3.962    leon3_system_1/eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a11.x[0].r0
  -------------------------------------------------------------------
                         required time                         -3.962    
                         arrival time                           4.120    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[gotframe]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[gotframe]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.186ns (7.865%)  route 2.179ns (92.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.495ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.650     1.555    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X72Y36         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[gotframe]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y36         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[gotframe]/Q
                         net (fo=5, routed)           2.179     3.875    leon3_system_1/eth0.e1/m100.u0/rxo[gotframe]
    SLICE_X67Y39         LUT6 (Prop_lut6_I0_O)        0.045     3.920 r  leon3_system_1/eth0.e1/m100.u0/r[gotframe]_i_1/O
                         net (fo=1, routed)           0.000     3.920    leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[gotframe]_1
    SLICE_X67Y39         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[gotframe]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.908     3.495    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X67Y39         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[gotframe]/C
                         clock pessimism              0.000     3.495    
                         clock uncertainty            0.174     3.668    
    SLICE_X67Y39         FDRE (Hold_fdre_C_D)         0.092     3.760    leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[gotframe]
  -------------------------------------------------------------------
                         required time                         -3.760    
                         arrival time                           3.920    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][23]/C
                            (rising edge-triggered cell FDRE clocked by ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a11.x[0].r0/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - ETH_REFCLK rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.246ns (9.585%)  route 2.321ns (90.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.492ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.654     1.559    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[4]
    SLICE_X74Y40         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y40         FDRE (Prop_fdre_C_Q)         0.148     1.707 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r_reg[dataout][23]/Q
                         net (fo=13, routed)          1.168     2.875    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/Q[23]
    SLICE_X78Y46         LUT6 (Prop_lut6_I1_O)        0.098     2.973 r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a11.x[0].r0_i_3__0/O
                         net (fo=1, routed)           1.153     4.126    leon3_system_1/eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/datain1[7]
    RAMB18_X2Y21         RAMB18E1                                     r  leon3_system_1/eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a11.x[0].r0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.905     3.492    leon3_system_1/eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/out
    RAMB18_X2Y21         RAMB18E1                                     r  leon3_system_1/eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a11.x[0].r0/CLKARDCLK
                         clock pessimism              0.000     3.492    
                         clock uncertainty            0.174     3.666    
    RAMB18_X2Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     3.962    leon3_system_1/eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a11.x[0].r0
  -------------------------------------------------------------------
                         required time                         -3.962    
                         arrival time                           4.126    
  -------------------------------------------------------------------
                         slack                                  0.164    





---------------------------------------------------------------------------------------------------
From Clock:  clk_nobuf
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack       17.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.414ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.863ns  (logic 0.348ns (9.009%)  route 3.515ns (90.991%))
  Logic Levels:           0  
  Clock Path Skew:        1.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.933ns
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.351     5.438    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.348     5.786 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           3.515     9.301    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X31Y121        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    P15                                               0.000    20.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    20.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    21.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    22.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    22.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    23.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    25.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    25.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    26.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    26.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    26.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    24.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    25.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.244    26.933    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X31Y121        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/C
                         clock pessimism              0.204    27.137    
                         clock uncertainty           -0.255    26.881    
    SLICE_X31Y121        FDRE (Setup_fdre_C_D)       -0.167    26.714    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         26.714    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                 17.414    

Slack (MET) :             17.414ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.996ns  (logic 0.379ns (9.485%)  route 3.617ns (90.515%))
  Logic Levels:           0  
  Clock Path Skew:        1.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.932ns
    Source Clock Delay      (SCD):    5.439ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.352     5.439    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y125        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDRE (Prop_fdre_C_Q)         0.379     5.818 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           3.617     9.434    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X29Y123        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    P15                                               0.000    20.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    20.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    21.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    22.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    22.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    23.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    25.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    25.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    26.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    26.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    26.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    24.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    25.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.243    26.932    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X29Y123        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/C
                         clock pessimism              0.204    27.136    
                         clock uncertainty           -0.255    26.880    
    SLICE_X29Y123        FDRE (Setup_fdre_C_D)       -0.032    26.848    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         26.848    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                 17.414    

Slack (MET) :             17.421ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.988ns  (logic 0.379ns (9.505%)  route 3.609ns (90.496%))
  Logic Levels:           0  
  Clock Path Skew:        1.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.930ns
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.351     5.438    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y126        FDRE (Prop_fdre_C_Q)         0.379     5.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           3.609     9.425    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X32Y124        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    P15                                               0.000    20.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    20.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    21.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    22.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    22.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    23.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    25.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    25.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    26.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    26.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    26.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    24.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    25.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.241    26.930    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X32Y124        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/C
                         clock pessimism              0.204    27.134    
                         clock uncertainty           -0.255    26.878    
    SLICE_X32Y124        FDRE (Setup_fdre_C_D)       -0.032    26.846    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         26.846    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                 17.421    

Slack (MET) :             17.544ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.758ns  (logic 0.348ns (9.259%)  route 3.410ns (90.741%))
  Logic Levels:           0  
  Clock Path Skew:        1.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.930ns
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.351     5.438    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.348     5.786 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           3.410     9.196    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X30Y124        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    P15                                               0.000    20.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    20.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    21.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    22.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    22.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    23.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    25.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    25.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    26.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    26.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    26.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    24.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    25.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.241    26.930    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X30Y124        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/C
                         clock pessimism              0.204    27.134    
                         clock uncertainty           -0.255    26.878    
    SLICE_X30Y124        FDRE (Setup_fdre_C_D)       -0.138    26.740    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         26.740    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                 17.544    

Slack (MET) :             17.600ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.812ns  (logic 0.379ns (9.943%)  route 3.433ns (90.057%))
  Logic Levels:           0  
  Clock Path Skew:        1.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.933ns
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.351     5.438    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.379     5.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           3.433     9.249    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X32Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    P15                                               0.000    20.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    20.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    21.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    22.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    22.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    23.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    25.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    25.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    26.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    26.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    26.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    24.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    25.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.244    26.933    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X32Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                         clock pessimism              0.204    27.137    
                         clock uncertainty           -0.255    26.881    
    SLICE_X32Y122        FDRE (Setup_fdre_C_D)       -0.032    26.849    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         26.849    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                 17.600    

Slack (MET) :             17.619ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.789ns  (logic 0.379ns (10.002%)  route 3.410ns (89.998%))
  Logic Levels:           0  
  Clock Path Skew:        1.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.932ns
    Source Clock Delay      (SCD):    5.440ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.353     5.440    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDRE (Prop_fdre_C_Q)         0.379     5.819 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           3.410     9.229    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X28Y123        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    P15                                               0.000    20.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    20.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    21.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    22.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    22.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    23.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    25.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    25.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    26.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    26.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    26.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    24.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    25.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.243    26.932    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X28Y123        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/C
                         clock pessimism              0.204    27.136    
                         clock uncertainty           -0.255    26.880    
    SLICE_X28Y123        FDRE (Setup_fdre_C_D)       -0.032    26.848    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         26.848    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                 17.619    

Slack (MET) :             17.638ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.771ns  (logic 0.379ns (10.050%)  route 3.392ns (89.950%))
  Logic Levels:           0  
  Clock Path Skew:        1.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.930ns
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.351     5.438    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.379     5.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/Q
                         net (fo=1, routed)           3.392     9.209    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[10]
    SLICE_X33Y125        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    P15                                               0.000    20.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    20.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    21.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    22.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    22.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    23.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    25.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    25.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    26.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    26.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    26.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    24.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    25.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.241    26.930    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X33Y125        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/C
                         clock pessimism              0.204    27.134    
                         clock uncertainty           -0.255    26.878    
    SLICE_X33Y125        FDRE (Setup_fdre_C_D)       -0.032    26.846    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         26.846    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                 17.638    

Slack (MET) :             17.648ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.762ns  (logic 0.379ns (10.075%)  route 3.383ns (89.925%))
  Logic Levels:           0  
  Clock Path Skew:        1.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.931ns
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.351     5.438    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.379     5.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           3.383     9.199    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X33Y123        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    P15                                               0.000    20.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    20.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    21.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    22.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    22.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    23.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    25.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    25.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    26.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    26.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    26.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    24.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    25.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.242    26.931    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X33Y123        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/C
                         clock pessimism              0.204    27.135    
                         clock uncertainty           -0.255    26.879    
    SLICE_X33Y123        FDRE (Setup_fdre_C_D)       -0.032    26.847    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         26.847    
                         arrival time                          -9.199    
  -------------------------------------------------------------------
                         slack                                 17.648    

Slack (MET) :             17.659ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.752ns  (logic 0.379ns (10.100%)  route 3.373ns (89.900%))
  Logic Levels:           0  
  Clock Path Skew:        1.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.934ns
    Source Clock Delay      (SCD):    5.439ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.352     5.439    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y125        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDRE (Prop_fdre_C_Q)         0.379     5.818 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           3.373     9.191    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X29Y121        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    P15                                               0.000    20.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    20.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    21.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    22.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    22.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    23.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    25.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    25.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    26.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    26.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    26.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    24.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    25.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.245    26.934    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X29Y121        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/C
                         clock pessimism              0.204    27.138    
                         clock uncertainty           -0.255    26.882    
    SLICE_X29Y121        FDRE (Setup_fdre_C_D)       -0.032    26.850    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         26.850    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                 17.659    

Slack (MET) :             17.675ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.596ns  (logic 0.348ns (9.676%)  route 3.248ns (90.324%))
  Logic Levels:           0  
  Clock Path Skew:        1.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.930ns
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.351     5.438    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.348     5.786 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           3.248     9.034    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X31Y124        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    P15                                               0.000    20.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    20.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    21.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    22.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    22.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    23.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    25.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    25.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    26.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    26.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    26.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    24.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    25.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.241    26.930    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X31Y124        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/C
                         clock pessimism              0.204    27.134    
                         clock uncertainty           -0.255    26.878    
    SLICE_X31Y124        FDRE (Setup_fdre_C_D)       -0.169    26.709    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         26.709    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                 17.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.141ns (8.232%)  route 1.572ns (91.768%))
  Logic Levels:           0  
  Clock Path Skew:        1.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.555     1.827    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.141     1.968 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           1.572     3.540    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X30Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.822     3.410    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X30Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/C
                         clock pessimism             -0.280     3.129    
                         clock uncertainty            0.255     3.384    
    SLICE_X30Y122        FDRE (Hold_fdre_C_D)         0.060     3.444    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.444    
                         arrival time                           3.540    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.141ns (8.139%)  route 1.591ns (91.860%))
  Logic Levels:           0  
  Clock Path Skew:        1.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.555     1.827    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y126        FDRE (Prop_fdre_C_Q)         0.141     1.968 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           1.591     3.560    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X34Y123        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.820     3.407    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X34Y123        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/C
                         clock pessimism             -0.280     3.126    
                         clock uncertainty            0.255     3.381    
    SLICE_X34Y123        FDRE (Hold_fdre_C_D)         0.060     3.441    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.441    
                         arrival time                           3.560    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.141ns (7.961%)  route 1.630ns (92.039%))
  Logic Levels:           0  
  Clock Path Skew:        1.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.556     1.828    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDRE (Prop_fdre_C_Q)         0.141     1.969 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           1.630     3.600    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X28Y123        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.821     3.408    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X28Y123        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/C
                         clock pessimism             -0.280     3.127    
                         clock uncertainty            0.255     3.382    
    SLICE_X28Y123        FDRE (Hold_fdre_C_D)         0.075     3.457    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.457    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.141ns (7.918%)  route 1.640ns (92.081%))
  Logic Levels:           0  
  Clock Path Skew:        1.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.555     1.827    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.141     1.968 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           1.640     3.608    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X33Y123        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.821     3.408    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X33Y123        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/C
                         clock pessimism             -0.280     3.127    
                         clock uncertainty            0.255     3.382    
    SLICE_X33Y123        FDRE (Hold_fdre_C_D)         0.075     3.457    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.457    
                         arrival time                           3.608    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.141ns (7.810%)  route 1.664ns (92.190%))
  Logic Levels:           0  
  Clock Path Skew:        1.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.555     1.827    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y125        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDRE (Prop_fdre_C_Q)         0.141     1.968 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           1.664     3.633    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X29Y121        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.824     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X29Y121        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/C
                         clock pessimism             -0.280     3.130    
                         clock uncertainty            0.255     3.385    
    SLICE_X29Y121        FDRE (Hold_fdre_C_D)         0.075     3.460    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.460    
                         arrival time                           3.633    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.141ns (7.807%)  route 1.665ns (92.193%))
  Logic Levels:           0  
  Clock Path Skew:        1.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.555     1.827    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.141     1.968 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/Q
                         net (fo=1, routed)           1.665     3.633    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[10]
    SLICE_X33Y125        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.820     3.407    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X33Y125        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/C
                         clock pessimism             -0.280     3.126    
                         clock uncertainty            0.255     3.381    
    SLICE_X33Y125        FDRE (Hold_fdre_C_D)         0.075     3.456    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.456    
                         arrival time                           3.633    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.128ns (7.275%)  route 1.631ns (92.725%))
  Logic Levels:           0  
  Clock Path Skew:        1.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.555     1.827    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.128     1.955 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           1.631     3.587    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X30Y124        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.820     3.407    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X30Y124        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/C
                         clock pessimism             -0.280     3.126    
                         clock uncertainty            0.255     3.381    
    SLICE_X30Y124        FDRE (Hold_fdre_C_D)         0.007     3.388    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.388    
                         arrival time                           3.587    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.141ns (7.698%)  route 1.691ns (92.302%))
  Logic Levels:           0  
  Clock Path Skew:        1.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.555     1.827    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y125        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDRE (Prop_fdre_C_Q)         0.141     1.968 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           1.691     3.659    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X29Y123        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.821     3.408    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X29Y123        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/C
                         clock pessimism             -0.280     3.127    
                         clock uncertainty            0.255     3.382    
    SLICE_X29Y123        FDRE (Hold_fdre_C_D)         0.075     3.457    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.457    
                         arrival time                           3.659    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.141ns (7.686%)  route 1.694ns (92.314%))
  Logic Levels:           0  
  Clock Path Skew:        1.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.555     1.827    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y126        FDRE (Prop_fdre_C_Q)         0.141     1.968 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           1.694     3.662    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X32Y124        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.820     3.407    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X32Y124        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/C
                         clock pessimism             -0.280     3.126    
                         clock uncertainty            0.255     3.381    
    SLICE_X32Y124        FDRE (Hold_fdre_C_D)         0.075     3.456    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.456    
                         arrival time                           3.662    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.128ns (7.147%)  route 1.663ns (92.853%))
  Logic Levels:           0  
  Clock Path Skew:        1.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.555     1.827    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.128     1.955 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           1.663     3.618    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X31Y121        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.824     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X31Y121        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/C
                         clock pessimism             -0.280     3.130    
                         clock uncertainty            0.255     3.385    
    SLICE_X31Y121        FDRE (Hold_fdre_C_D)         0.022     3.407    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.407    
                         arrival time                           3.618    
  -------------------------------------------------------------------
                         slack                                  0.211    





---------------------------------------------------------------------------------------------------
From Clock:  dco_clk
  To Clock:  clk_pll_i

Setup :            4  Failing Endpoints,  Worst Slack       -2.713ns,  Total Violation       -8.826ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.962ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.713ns  (required time - arrival time)
  Source:                 debounce_umbilical_select/DB_out_reg/C
                            (rising edge-triggered cell FDRE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            leon3_system_1/ua2.uart2/r_reg[rxf][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_pll_i rise@209.997ns - dco_clk rise@208.330ns)
  Data Path Delay:        9.281ns  (logic 0.484ns (5.215%)  route 8.797ns (94.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.088ns = ( 217.085 - 209.997 ) 
    Source Clock Delay      (SCD):    2.043ns = ( 210.373 - 208.330 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)  208.330   208.330 r  
    SLICE_X51Y96         FDRE                         0.000   208.330 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584   208.914    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   208.995 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.378   210.373    debounce_umbilical_select/dco_clk
    SLICE_X71Y51         FDRE                                         r  debounce_umbilical_select/DB_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y51         FDRE (Prop_fdre_C_Q)         0.379   210.752 r  debounce_umbilical_select/DB_out_reg/Q
                         net (fo=5, routed)           8.797   219.549    omsp_system_radio_inst/uart_app/D[0]
    SLICE_X57Y44         LUT3 (Prop_lut3_I2_O)        0.105   219.654 r  omsp_system_radio_inst/uart_app/r[rxf][0]_i_1__0/O
                         net (fo=1, routed)           0.000   219.654    leon3_system_1/ua2.uart2/r_reg[rxf][0]_0[0]
    SLICE_X57Y44         FDRE                                         r  leon3_system_1/ua2.uart2/r_reg[rxf][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                    209.997   209.997 r  
    P15                                               0.000   209.997 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000   209.997    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344   211.341 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019   212.359    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073   212.432 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371   213.803    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   213.880 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311   215.191    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073   215.264 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958   216.222    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069   216.291 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685   216.976    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749   214.227 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381   215.609    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   215.686 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.399   217.085    leon3_system_1/ua2.uart2/out
    SLICE_X57Y44         FDRE                                         r  leon3_system_1/ua2.uart2/r_reg[rxf][0]/C
                         clock pessimism              0.000   217.085    
                         clock uncertainty           -0.174   216.911    
    SLICE_X57Y44         FDRE (Setup_fdre_C_D)        0.030   216.941    leon3_system_1/ua2.uart2/r_reg[rxf][0]
  -------------------------------------------------------------------
                         required time                        216.941    
                         arrival time                        -219.654    
  -------------------------------------------------------------------
                         slack                                 -2.713    

Slack (VIOLATED) :        -2.303ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/gpio_0/p2dir_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            leon3_system_1/spi_gen.spimctrl1/r_reg[spii][0][miso]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_pll_i rise@209.997ns - dco_clk rise@208.330ns)
  Data Path Delay:        8.358ns  (logic 0.484ns (5.791%)  route 7.874ns (94.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.960ns = ( 216.956 - 209.997 ) 
    Source Clock Delay      (SCD):    2.192ns = ( 210.522 - 208.330 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)  208.330   208.330 r  
    SLICE_X51Y96         FDRE                         0.000   208.330 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584   208.914    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   208.995 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.527   210.522    omsp_system_radio_inst/gpio_0/dco_clk
    SLICE_X33Y41         FDCE                                         r  omsp_system_radio_inst/gpio_0/p2dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.379   210.901 r  omsp_system_radio_inst/gpio_0/p2dir_reg[1]/Q
                         net (fo=10, routed)          4.974   215.875    omsp_system_radio_inst/gpio_0/p2dir_reg[7]_0[1]
    SLICE_X38Y46         LUT3 (Prop_lut3_I1_O)        0.105   215.980 r  omsp_system_radio_inst/gpio_0/r[spii][0][miso]_i_1/O
                         net (fo=1, routed)           2.900   218.880    leon3_system_1/spi_gen.spimctrl1/spii[miso]
    SLICE_X41Y54         FDRE                                         r  leon3_system_1/spi_gen.spimctrl1/r_reg[spii][0][miso]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                    209.997   209.997 r  
    P15                                               0.000   209.997 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000   209.997    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344   211.341 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019   212.359    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073   212.432 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371   213.803    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   213.880 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311   215.191    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073   215.264 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958   216.222    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069   216.291 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685   216.976    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749   214.227 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381   215.609    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   215.686 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.271   216.956    leon3_system_1/spi_gen.spimctrl1/out
    SLICE_X41Y54         FDRE                                         r  leon3_system_1/spi_gen.spimctrl1/r_reg[spii][0][miso]/C
                         clock pessimism              0.000   216.956    
                         clock uncertainty           -0.174   216.783    
    SLICE_X41Y54         FDRE (Setup_fdre_C_D)       -0.206   216.577    leon3_system_1/spi_gen.spimctrl1/r_reg[spii][0][miso]
  -------------------------------------------------------------------
                         required time                        216.577    
                         arrival time                        -218.880    
  -------------------------------------------------------------------
                         slack                                 -2.303    

Slack (VIOLATED) :        -1.945ns  (required time - arrival time)
  Source:                 debounce_console_uart_select/DB_out_reg/C
                            (rising edge-triggered cell FDRE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            leon3_system_1/ua1.uart1/r_reg[rxf][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.667ns  (clk_pll_i rise@209.997ns - dco_clk rise@208.330ns)
  Data Path Delay:        4.757ns  (logic 0.259ns (5.444%)  route 4.498ns (94.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 212.641 - 209.997 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 209.559 - 208.330 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)  208.330   208.330 r  
    SLICE_X51Y96         FDRE                         0.000   208.330 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.299   208.629    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   208.658 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.901   209.559    debounce_console_uart_select/dco_clk
    SLICE_X54Y40         FDRE                                         r  debounce_console_uart_select/DB_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.204   209.763 r  debounce_console_uart_select/DB_out_reg/Q
                         net (fo=4, routed)           2.873   212.635    debounce_console_uart_select/jumper_console_uart_select_debounced
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.055   212.690 r  debounce_console_uart_select/r[rxf][0]_i_1/O
                         net (fo=1, routed)           1.626   214.316    leon3_system_1/ua1.uart1/r_reg[rxf][0]_0
    SLICE_X59Y40         FDRE                                         r  leon3_system_1/ua1.uart1/r_reg[rxf][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                    209.997   209.997 r  
    P15                                               0.000   209.997 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000   209.997    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247   210.243 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440   210.683    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050   210.733 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510   211.243    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   211.269 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562   211.831    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   211.881 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   212.275    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020   212.295 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   212.564    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080   211.484 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   211.983    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   212.009 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.631   212.641    leon3_system_1/ua1.uart1/out
    SLICE_X59Y40         FDRE                                         r  leon3_system_1/ua1.uart1/r_reg[rxf][0]/C
                         clock pessimism              0.000   212.641    
                         clock uncertainty           -0.174   212.467    
    SLICE_X59Y40         FDRE (Setup_fdre_C_D)       -0.096   212.371    leon3_system_1/ua1.uart1/r_reg[rxf][0]
  -------------------------------------------------------------------
                         required time                        212.371    
                         arrival time                        -214.316    
  -------------------------------------------------------------------
                         slack                                 -1.945    

Slack (VIOLATED) :        -1.865ns  (required time - arrival time)
  Source:                 debounce_debug_uart_select/DB_out_reg/C
                            (rising edge-triggered cell FDRE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            leon3_system_1/dcomgen.dcom0/dcom_uart0/r_reg[rxf][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.667ns  (clk_pll_i rise@209.997ns - dco_clk rise@208.330ns)
  Data Path Delay:        4.653ns  (logic 0.227ns (4.879%)  route 4.426ns (95.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 212.638 - 209.997 ) 
    Source Clock Delay      (SCD):    1.225ns = ( 209.555 - 208.330 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)  208.330   208.330 r  
    SLICE_X51Y96         FDRE                         0.000   208.330 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.299   208.629    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   208.658 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.897   209.555    debounce_debug_uart_select/dco_clk
    SLICE_X53Y36         FDRE                                         r  debounce_debug_uart_select/DB_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.175   209.730 r  debounce_debug_uart_select/DB_out_reg/Q
                         net (fo=7, routed)           3.007   212.737    debounce_debug_uart_select/jumper_debug_uart_select_debounced
    SLICE_X53Y36         LUT2 (Prop_lut2_I0_O)        0.052   212.789 r  debounce_debug_uart_select/r[rxf][0]_i_1__2/O
                         net (fo=1, routed)           1.419   214.208    leon3_system_1/dcomgen.dcom0/dcom_uart0/uarti[rxd]
    SLICE_X56Y37         FDRE                                         r  leon3_system_1/dcomgen.dcom0/dcom_uart0/r_reg[rxf][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                    209.997   209.997 r  
    P15                                               0.000   209.997 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000   209.997    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247   210.243 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440   210.683    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050   210.733 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510   211.243    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   211.269 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562   211.831    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   211.881 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   212.275    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020   212.295 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   212.564    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080   211.484 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   211.983    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   212.009 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.628   212.638    leon3_system_1/dcomgen.dcom0/dcom_uart0/out
    SLICE_X56Y37         FDRE                                         r  leon3_system_1/dcomgen.dcom0/dcom_uart0/r_reg[rxf][0]/C
                         clock pessimism              0.000   212.638    
                         clock uncertainty           -0.174   212.464    
    SLICE_X56Y37         FDRE (Setup_fdre_C_D)       -0.121   212.343    leon3_system_1/dcomgen.dcom0/dcom_uart0/r_reg[rxf][0]
  -------------------------------------------------------------------
                         required time                        212.343    
                         arrival time                        -214.208    
  -------------------------------------------------------------------
                         slack                                 -1.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 debounce_debug_uart_select/DB_out_reg/C
                            (rising edge-triggered cell FDRE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            leon3_system_1/dcomgen.dcom0/dcom_uart0/r_reg[rxf][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 0.403ns (5.894%)  route 6.435ns (94.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.621ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520     0.520    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.597 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.391     1.988    debounce_debug_uart_select/dco_clk
    SLICE_X53Y36         FDRE                                         r  debounce_debug_uart_select/DB_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.304     2.292 r  debounce_debug_uart_select/DB_out_reg/Q
                         net (fo=7, routed)           4.422     6.714    debounce_debug_uart_select/jumper_debug_uart_select_debounced
    SLICE_X53Y36         LUT2 (Prop_lut2_I0_O)        0.099     6.813 r  debounce_debug_uart_select/r[rxf][0]_i_1__2/O
                         net (fo=1, routed)           2.013     8.826    leon3_system_1/dcomgen.dcom0/dcom_uart0/uarti[rxd]
    SLICE_X56Y37         FDRE                                         r  leon3_system_1/dcomgen.dcom0/dcom_uart0/r_reg[rxf][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.514     7.621    leon3_system_1/dcomgen.dcom0/dcom_uart0/out
    SLICE_X56Y37         FDRE                                         r  leon3_system_1/dcomgen.dcom0/dcom_uart0/r_reg[rxf][0]/C
                         clock pessimism              0.000     7.621    
                         clock uncertainty            0.174     7.794    
    SLICE_X56Y37         FDRE (Hold_fdre_C_D)         0.070     7.864    leon3_system_1/dcomgen.dcom0/dcom_uart0/r_reg[rxf][0]
  -------------------------------------------------------------------
                         required time                         -7.864    
                         arrival time                           8.826    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 debounce_console_uart_select/DB_out_reg/C
                            (rising edge-triggered cell FDRE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            leon3_system_1/ua1.uart1/r_reg[rxf][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        6.802ns  (logic 0.440ns (6.468%)  route 6.362ns (93.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.625ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520     0.520    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.597 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.394     1.991    debounce_console_uart_select/dco_clk
    SLICE_X54Y40         FDRE                                         r  debounce_console_uart_select/DB_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.347     2.338 r  debounce_console_uart_select/DB_out_reg/Q
                         net (fo=4, routed)           4.064     6.402    debounce_console_uart_select/jumper_console_uart_select_debounced
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.093     6.495 r  debounce_console_uart_select/r[rxf][0]_i_1/O
                         net (fo=1, routed)           2.299     8.793    leon3_system_1/ua1.uart1/r_reg[rxf][0]_0
    SLICE_X59Y40         FDRE                                         r  leon3_system_1/ua1.uart1/r_reg[rxf][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.518     7.625    leon3_system_1/ua1.uart1/out
    SLICE_X59Y40         FDRE                                         r  leon3_system_1/ua1.uart1/r_reg[rxf][0]/C
                         clock pessimism              0.000     7.625    
                         clock uncertainty            0.174     7.798    
    SLICE_X59Y40         FDRE (Hold_fdre_C_D)         0.030     7.828    leon3_system_1/ua1.uart1/r_reg[rxf][0]
  -------------------------------------------------------------------
                         required time                         -7.828    
                         arrival time                           8.793    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             1.064ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/gpio_0/p2out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            leon3_system_1/spi_gen.spimctrl1/r_reg[spii][0][miso]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 0.397ns (5.879%)  route 6.355ns (94.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.489ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520     0.520    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.597 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.407     2.004    omsp_system_radio_inst/gpio_0/dco_clk
    SLICE_X39Y42         FDCE                                         r  omsp_system_radio_inst/gpio_0/p2out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.304     2.308 r  omsp_system_radio_inst/gpio_0/p2out_reg[1]/Q
                         net (fo=10, routed)          3.915     6.223    omsp_system_radio_inst/gpio_0/Q[1]
    SLICE_X38Y46         LUT3 (Prop_lut3_I0_O)        0.093     6.316 r  omsp_system_radio_inst/gpio_0/r[spii][0][miso]_i_1/O
                         net (fo=1, routed)           2.440     8.756    leon3_system_1/spi_gen.spimctrl1/spii[miso]
    SLICE_X41Y54         FDRE                                         r  leon3_system_1/spi_gen.spimctrl1/r_reg[spii][0][miso]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.383     7.489    leon3_system_1/spi_gen.spimctrl1/out
    SLICE_X41Y54         FDRE                                         r  leon3_system_1/spi_gen.spimctrl1/r_reg[spii][0][miso]/C
                         clock pessimism              0.000     7.489    
                         clock uncertainty            0.174     7.663    
    SLICE_X41Y54         FDRE (Hold_fdre_C_D)         0.030     7.693    leon3_system_1/spi_gen.spimctrl1/r_reg[spii][0][miso]
  -------------------------------------------------------------------
                         required time                         -7.693    
                         arrival time                           8.756    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.270ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/uart_app/txfer_buf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            leon3_system_1/ua2.uart2/r_reg[rxf][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        7.284ns  (logic 0.388ns (5.327%)  route 6.896ns (94.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.625ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520     0.520    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.597 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.407     2.004    omsp_system_radio_inst/uart_app/dco_clk
    SLICE_X39Y43         FDPE                                         r  omsp_system_radio_inst/uart_app/txfer_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDPE (Prop_fdpe_C_Q)         0.304     2.308 r  omsp_system_radio_inst/uart_app/txfer_buf_reg[0]/Q
                         net (fo=1, routed)           6.896     9.204    omsp_system_radio_inst/uart_app/omspradio_radio_uart_txd
    SLICE_X57Y44         LUT3 (Prop_lut3_I1_O)        0.084     9.288 r  omsp_system_radio_inst/uart_app/r[rxf][0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.288    leon3_system_1/ua2.uart2/r_reg[rxf][0]_0[0]
    SLICE_X57Y44         FDRE                                         r  leon3_system_1/ua2.uart2/r_reg[rxf][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.518     7.625    leon3_system_1/ua2.uart2/out
    SLICE_X57Y44         FDRE                                         r  leon3_system_1/ua2.uart2/r_reg[rxf][0]/C
                         clock pessimism              0.000     7.625    
                         clock uncertainty            0.174     7.798    
    SLICE_X57Y44         FDRE (Hold_fdre_C_D)         0.220     8.018    leon3_system_1/ua2.uart2/r_reg[rxf][0]
  -------------------------------------------------------------------
                         required time                         -8.018    
                         arrival time                           9.288    
  -------------------------------------------------------------------
                         slack                                  1.270    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  dco_clk

Setup :            2  Failing Endpoints,  Worst Slack       -5.071ns,  Total Violation       -9.859ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.406ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.071ns  (required time - arrival time)
  Source:                 leon3_system_1/ua2.uart2/r_reg[txd]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            omsp_system_radio_inst/uart_app/sync_cell_uart_rxd/data_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (dco_clk rise@41.666ns - clk_pll_i rise@39.999ns)
  Data Path Delay:        0.917ns  (logic 0.538ns (58.670%)  route 0.379ns (41.330%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 43.530 - 41.666 ) 
    Source Clock Delay      (SCD):    7.487ns = ( 47.487 - 39.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     39.999    39.999 r  
    P15                                               0.000    39.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    39.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410    41.409 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080    42.489    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    42.566 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439    44.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    44.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    45.503    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    45.580 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090    46.670    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106    46.776 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725    47.501    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925    44.576 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449    46.025    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    46.106 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.381    47.487    leon3_system_1/ua2.uart2/out
    SLICE_X70Y51         FDRE                                         r  leon3_system_1/ua2.uart2/r_reg[txd]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y51         FDRE (Prop_fdre_C_Q)         0.433    47.920 f  leon3_system_1/ua2.uart2/r_reg[txd]/Q
                         net (fo=2, routed)           0.127    48.047    debounce_umbilical_select/leon3_radio_txd
    SLICE_X71Y51         LUT2 (Prop_lut2_I1_O)        0.105    48.152 r  debounce_umbilical_select/data_sync[0]_i_1__4/O
                         net (fo=1, routed)           0.252    48.404    omsp_system_radio_inst/uart_app/sync_cell_uart_rxd/data_sync_reg[0]_0[0]
    SLICE_X71Y50         FDCE                                         r  omsp_system_radio_inst/uart_app/sync_cell_uart_rxd/data_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)   41.666    41.666 r  
    SLICE_X51Y96         FDRE                         0.000    41.666 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520    42.186    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.263 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.267    43.530    omsp_system_radio_inst/uart_app/sync_cell_uart_rxd/dco_clk
    SLICE_X71Y50         FDCE                                         r  omsp_system_radio_inst/uart_app/sync_cell_uart_rxd/data_sync_reg[0]/C
                         clock pessimism              0.000    43.530    
                         clock uncertainty           -0.174    43.356    
    SLICE_X71Y50         FDCE (Setup_fdce_C_D)       -0.024    43.332    omsp_system_radio_inst/uart_app/sync_cell_uart_rxd/data_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         43.332    
                         arrival time                         -48.404    
  -------------------------------------------------------------------
                         slack                                 -5.071    

Slack (VIOLATED) :        -4.788ns  (required time - arrival time)
  Source:                 leon3_system_1/gpt.timer0/r_reg[wdog]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            omsp_system_radio_inst/gpio_0/sync_cell_p1in_0/data_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (dco_clk rise@41.666ns - clk_pll_i rise@39.999ns)
  Data Path Delay:        0.633ns  (logic 0.379ns (59.832%)  route 0.254ns (40.168%))
  Logic Levels:           0  
  Clock Path Skew:        -5.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 43.522 - 41.666 ) 
    Source Clock Delay      (SCD):    7.476ns = ( 47.476 - 39.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     39.999    39.999 r  
    P15                                               0.000    39.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    39.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410    41.409 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080    42.489    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    42.566 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439    44.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    44.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    45.503    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    45.580 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090    46.670    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106    46.776 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725    47.501    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925    44.576 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449    46.025    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    46.106 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.370    47.476    leon3_system_1/gpt.timer0/out
    SLICE_X71Y68         FDRE                                         r  leon3_system_1/gpt.timer0/r_reg[wdog]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y68         FDRE (Prop_fdre_C_Q)         0.379    47.855 r  leon3_system_1/gpt.timer0/r_reg[wdog]/Q
                         net (fo=1, routed)           0.254    48.109    omsp_system_radio_inst/gpio_0/sync_cell_p1in_0/data_sync_reg[0]_0[0]
    SLICE_X68Y68         FDCE                                         r  omsp_system_radio_inst/gpio_0/sync_cell_p1in_0/data_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)   41.666    41.666 r  
    SLICE_X51Y96         FDRE                         0.000    41.666 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520    42.186    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.263 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.259    43.522    omsp_system_radio_inst/gpio_0/sync_cell_p1in_0/dco_clk
    SLICE_X68Y68         FDCE                                         r  omsp_system_radio_inst/gpio_0/sync_cell_p1in_0/data_sync_reg[0]/C
                         clock pessimism              0.000    43.522    
                         clock uncertainty           -0.174    43.348    
    SLICE_X68Y68         FDCE (Setup_fdce_C_D)       -0.027    43.321    omsp_system_radio_inst/gpio_0/sync_cell_p1in_0/data_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         43.321    
                         arrival time                         -48.109    
  -------------------------------------------------------------------
                         slack                                 -4.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.406ns  (arrival time - required time)
  Source:                 leon3_system_1/gpt.timer0/r_reg[wdog]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            omsp_system_radio_inst/gpio_0/sync_cell_p1in_0/data_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             dco_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dco_clk rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.888%)  route 0.098ns (41.112%))
  Logic Levels:           0  
  Clock Path Skew:        -1.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.157ns
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.561     2.573    leon3_system_1/gpt.timer0/out
    SLICE_X71Y68         FDRE                                         r  leon3_system_1/gpt.timer0/r_reg[wdog]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y68         FDRE (Prop_fdre_C_Q)         0.141     2.714 r  leon3_system_1/gpt.timer0/r_reg[wdog]/Q
                         net (fo=1, routed)           0.098     2.813    omsp_system_radio_inst/gpio_0/sync_cell_p1in_0/data_sync_reg[0]_0[0]
    SLICE_X68Y68         FDCE                                         r  omsp_system_radio_inst/gpio_0/sync_cell_p1in_0/data_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.299     0.299    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.328 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.829     1.157    omsp_system_radio_inst/gpio_0/sync_cell_p1in_0/dco_clk
    SLICE_X68Y68         FDCE                                         r  omsp_system_radio_inst/gpio_0/sync_cell_p1in_0/data_sync_reg[0]/C
                         clock pessimism              0.000     1.157    
                         clock uncertainty            0.174     1.330    
    SLICE_X68Y68         FDCE (Hold_fdce_C_D)         0.076     1.406    omsp_system_radio_inst/gpio_0/sync_cell_p1in_0/data_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.541ns  (arrival time - required time)
  Source:                 leon3_system_1/ua2.uart2/r_reg[txd]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            omsp_system_radio_inst/uart_app/sync_cell_uart_rxd/data_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             dco_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dco_clk rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.291%)  route 0.169ns (44.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.569     2.581    leon3_system_1/ua2.uart2/out
    SLICE_X70Y51         FDRE                                         r  leon3_system_1/ua2.uart2/r_reg[txd]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y51         FDRE (Prop_fdre_C_Q)         0.164     2.745 f  leon3_system_1/ua2.uart2/r_reg[txd]/Q
                         net (fo=2, routed)           0.062     2.807    debounce_umbilical_select/leon3_radio_txd
    SLICE_X71Y51         LUT2 (Prop_lut2_I1_O)        0.045     2.852 r  debounce_umbilical_select/data_sync[0]_i_1__4/O
                         net (fo=1, routed)           0.107     2.959    omsp_system_radio_inst/uart_app/sync_cell_uart_rxd/data_sync_reg[0]_0[0]
    SLICE_X71Y50         FDCE                                         r  omsp_system_radio_inst/uart_app/sync_cell_uart_rxd/data_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.299     0.299    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.328 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.839     1.167    omsp_system_radio_inst/uart_app/sync_cell_uart_rxd/dco_clk
    SLICE_X71Y50         FDCE                                         r  omsp_system_radio_inst/uart_app/sync_cell_uart_rxd/data_sync_reg[0]/C
                         clock pessimism              0.000     1.167    
                         clock uncertainty            0.174     1.340    
    SLICE_X71Y50         FDCE (Hold_fdce_C_D)         0.078     1.418    omsp_system_radio_inst/uart_app/sync_cell_uart_rxd/data_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  1.541    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pll_i
  To Clock:  ETH_REFCLK

Setup :            0  Failing Endpoints,  Worst Slack        3.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.414ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.485ns  (required time - arrival time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
                            (recovery check against rising-edge clock ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ETH_REFCLK rise@20.000ns - clk_pll_i rise@10.000ns)
  Data Path Delay:        2.815ns  (logic 0.538ns (19.112%)  route 2.277ns (80.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 24.428 - 20.000 ) 
    Source Clock Delay      (SCD):    7.624ns = ( 17.623 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410    11.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080    12.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    12.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439    14.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    14.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    15.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    15.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090    16.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106    16.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725    17.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925    14.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449    16.025    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.106 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.517    17.623    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.433    18.056 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=129, routed)         1.290    19.346    leon3_system_1/rst0/rstoutl
    SLICE_X67Y37         LUT2 (Prop_lut2_I0_O)        0.105    19.451 f  leon3_system_1/rst0/rst_inferred_i_1/O
                         net (fo=12, routed)          0.987    20.438    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rst_0
    SLICE_X67Y31         FDCE                                         f  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000    20.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.336    21.336 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.620    22.956    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.033 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.395    24.428    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rstout_reg_0
    SLICE_X67Y31         FDCE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/C
                         clock pessimism              0.000    24.428    
                         clock uncertainty           -0.174    24.255    
    SLICE_X67Y31         FDCE (Recov_fdce_C_CLR)     -0.331    23.924    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]
  -------------------------------------------------------------------
                         required time                         23.924    
                         arrival time                         -20.438    
  -------------------------------------------------------------------
                         slack                                  3.485    

Slack (MET) :             3.485ns  (required time - arrival time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[1]/CLR
                            (recovery check against rising-edge clock ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ETH_REFCLK rise@20.000ns - clk_pll_i rise@10.000ns)
  Data Path Delay:        2.815ns  (logic 0.538ns (19.112%)  route 2.277ns (80.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 24.428 - 20.000 ) 
    Source Clock Delay      (SCD):    7.624ns = ( 17.623 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410    11.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080    12.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    12.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439    14.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    14.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    15.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    15.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090    16.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106    16.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725    17.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925    14.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449    16.025    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.106 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.517    17.623    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.433    18.056 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=129, routed)         1.290    19.346    leon3_system_1/rst0/rstoutl
    SLICE_X67Y37         LUT2 (Prop_lut2_I0_O)        0.105    19.451 f  leon3_system_1/rst0/rst_inferred_i_1/O
                         net (fo=12, routed)          0.987    20.438    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rst_0
    SLICE_X67Y31         FDCE                                         f  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000    20.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.336    21.336 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.620    22.956    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.033 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.395    24.428    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rstout_reg_0
    SLICE_X67Y31         FDCE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[1]/C
                         clock pessimism              0.000    24.428    
                         clock uncertainty           -0.174    24.255    
    SLICE_X67Y31         FDCE (Recov_fdce_C_CLR)     -0.331    23.924    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[1]
  -------------------------------------------------------------------
                         required time                         23.924    
                         arrival time                         -20.438    
  -------------------------------------------------------------------
                         slack                                  3.485    

Slack (MET) :             3.485ns  (required time - arrival time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[2]/CLR
                            (recovery check against rising-edge clock ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ETH_REFCLK rise@20.000ns - clk_pll_i rise@10.000ns)
  Data Path Delay:        2.815ns  (logic 0.538ns (19.112%)  route 2.277ns (80.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 24.428 - 20.000 ) 
    Source Clock Delay      (SCD):    7.624ns = ( 17.623 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410    11.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080    12.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    12.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439    14.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    14.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    15.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    15.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090    16.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106    16.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725    17.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925    14.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449    16.025    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.106 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.517    17.623    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.433    18.056 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=129, routed)         1.290    19.346    leon3_system_1/rst0/rstoutl
    SLICE_X67Y37         LUT2 (Prop_lut2_I0_O)        0.105    19.451 f  leon3_system_1/rst0/rst_inferred_i_1/O
                         net (fo=12, routed)          0.987    20.438    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rst_0
    SLICE_X67Y31         FDCE                                         f  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000    20.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.336    21.336 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.620    22.956    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.033 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.395    24.428    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rstout_reg_0
    SLICE_X67Y31         FDCE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[2]/C
                         clock pessimism              0.000    24.428    
                         clock uncertainty           -0.174    24.255    
    SLICE_X67Y31         FDCE (Recov_fdce_C_CLR)     -0.331    23.924    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[2]
  -------------------------------------------------------------------
                         required time                         23.924    
                         arrival time                         -20.438    
  -------------------------------------------------------------------
                         slack                                  3.485    

Slack (MET) :             3.485ns  (required time - arrival time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[3]/CLR
                            (recovery check against rising-edge clock ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ETH_REFCLK rise@20.000ns - clk_pll_i rise@10.000ns)
  Data Path Delay:        2.815ns  (logic 0.538ns (19.112%)  route 2.277ns (80.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 24.428 - 20.000 ) 
    Source Clock Delay      (SCD):    7.624ns = ( 17.623 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410    11.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080    12.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    12.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439    14.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    14.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    15.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    15.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090    16.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106    16.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725    17.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925    14.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449    16.025    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.106 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.517    17.623    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.433    18.056 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=129, routed)         1.290    19.346    leon3_system_1/rst0/rstoutl
    SLICE_X67Y37         LUT2 (Prop_lut2_I0_O)        0.105    19.451 f  leon3_system_1/rst0/rst_inferred_i_1/O
                         net (fo=12, routed)          0.987    20.438    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rst_0
    SLICE_X67Y31         FDCE                                         f  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000    20.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.336    21.336 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.620    22.956    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.033 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.395    24.428    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rstout_reg_0
    SLICE_X67Y31         FDCE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[3]/C
                         clock pessimism              0.000    24.428    
                         clock uncertainty           -0.174    24.255    
    SLICE_X67Y31         FDCE (Recov_fdce_C_CLR)     -0.331    23.924    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[3]
  -------------------------------------------------------------------
                         required time                         23.924    
                         arrival time                         -20.438    
  -------------------------------------------------------------------
                         slack                                  3.485    

Slack (MET) :             3.485ns  (required time - arrival time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[4]/CLR
                            (recovery check against rising-edge clock ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ETH_REFCLK rise@20.000ns - clk_pll_i rise@10.000ns)
  Data Path Delay:        2.815ns  (logic 0.538ns (19.112%)  route 2.277ns (80.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 24.428 - 20.000 ) 
    Source Clock Delay      (SCD):    7.624ns = ( 17.623 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410    11.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080    12.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    12.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439    14.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    14.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    15.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    15.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090    16.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106    16.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725    17.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925    14.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449    16.025    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.106 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.517    17.623    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.433    18.056 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=129, routed)         1.290    19.346    leon3_system_1/rst0/rstoutl
    SLICE_X67Y37         LUT2 (Prop_lut2_I0_O)        0.105    19.451 f  leon3_system_1/rst0/rst_inferred_i_1/O
                         net (fo=12, routed)          0.987    20.438    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rst_0
    SLICE_X67Y31         FDCE                                         f  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000    20.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.336    21.336 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.620    22.956    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.033 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.395    24.428    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rstout_reg_0
    SLICE_X67Y31         FDCE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[4]/C
                         clock pessimism              0.000    24.428    
                         clock uncertainty           -0.174    24.255    
    SLICE_X67Y31         FDCE (Recov_fdce_C_CLR)     -0.331    23.924    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[4]
  -------------------------------------------------------------------
                         required time                         23.924    
                         arrival time                         -20.438    
  -------------------------------------------------------------------
                         slack                                  3.485    

Slack (MET) :             3.485ns  (required time - arrival time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rstout_reg/CLR
                            (recovery check against rising-edge clock ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ETH_REFCLK rise@20.000ns - clk_pll_i rise@10.000ns)
  Data Path Delay:        2.815ns  (logic 0.538ns (19.112%)  route 2.277ns (80.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 24.428 - 20.000 ) 
    Source Clock Delay      (SCD):    7.624ns = ( 17.623 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410    11.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080    12.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    12.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439    14.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    14.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    15.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    15.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090    16.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106    16.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725    17.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925    14.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449    16.025    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.106 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.517    17.623    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.433    18.056 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=129, routed)         1.290    19.346    leon3_system_1/rst0/rstoutl
    SLICE_X67Y37         LUT2 (Prop_lut2_I0_O)        0.105    19.451 f  leon3_system_1/rst0/rst_inferred_i_1/O
                         net (fo=12, routed)          0.987    20.438    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rst_0
    SLICE_X67Y31         FDCE                                         f  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rstout_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000    20.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.336    21.336 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.620    22.956    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.033 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.395    24.428    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rstout_reg_0
    SLICE_X67Y31         FDCE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rstout_reg/C
                         clock pessimism              0.000    24.428    
                         clock uncertainty           -0.174    24.255    
    SLICE_X67Y31         FDCE (Recov_fdce_C_CLR)     -0.331    23.924    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rstout_reg
  -------------------------------------------------------------------
                         required time                         23.924    
                         arrival time                         -20.438    
  -------------------------------------------------------------------
                         slack                                  3.485    

Slack (MET) :             3.888ns  (required time - arrival time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[0]/CLR
                            (recovery check against rising-edge clock ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ETH_REFCLK rise@20.000ns - clk_pll_i rise@10.000ns)
  Data Path Delay:        2.417ns  (logic 0.538ns (22.260%)  route 1.879ns (77.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 24.433 - 20.000 ) 
    Source Clock Delay      (SCD):    7.624ns = ( 17.623 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410    11.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080    12.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    12.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439    14.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    14.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    15.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    15.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090    16.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106    16.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725    17.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925    14.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449    16.025    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.106 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.517    17.623    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.433    18.056 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=129, routed)         1.290    19.346    leon3_system_1/rst0/rstoutl
    SLICE_X67Y37         LUT2 (Prop_lut2_I0_O)        0.105    19.451 f  leon3_system_1/rst0/rst_inferred_i_1/O
                         net (fo=12, routed)          0.589    20.040    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r[4]_i_1__0_n_0
    SLICE_X69Y34         FDCE                                         f  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000    20.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.336    21.336 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.620    22.956    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.033 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.400    24.433    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[4]_0
    SLICE_X69Y34         FDCE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[0]/C
                         clock pessimism              0.000    24.433    
                         clock uncertainty           -0.174    24.260    
    SLICE_X69Y34         FDCE (Recov_fdce_C_CLR)     -0.331    23.929    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[0]
  -------------------------------------------------------------------
                         required time                         23.929    
                         arrival time                         -20.040    
  -------------------------------------------------------------------
                         slack                                  3.888    

Slack (MET) :             3.888ns  (required time - arrival time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[1]/CLR
                            (recovery check against rising-edge clock ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ETH_REFCLK rise@20.000ns - clk_pll_i rise@10.000ns)
  Data Path Delay:        2.417ns  (logic 0.538ns (22.260%)  route 1.879ns (77.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 24.433 - 20.000 ) 
    Source Clock Delay      (SCD):    7.624ns = ( 17.623 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410    11.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080    12.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    12.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439    14.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    14.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    15.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    15.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090    16.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106    16.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725    17.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925    14.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449    16.025    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.106 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.517    17.623    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.433    18.056 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=129, routed)         1.290    19.346    leon3_system_1/rst0/rstoutl
    SLICE_X67Y37         LUT2 (Prop_lut2_I0_O)        0.105    19.451 f  leon3_system_1/rst0/rst_inferred_i_1/O
                         net (fo=12, routed)          0.589    20.040    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r[4]_i_1__0_n_0
    SLICE_X69Y34         FDCE                                         f  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000    20.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.336    21.336 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.620    22.956    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.033 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.400    24.433    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[4]_0
    SLICE_X69Y34         FDCE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[1]/C
                         clock pessimism              0.000    24.433    
                         clock uncertainty           -0.174    24.260    
    SLICE_X69Y34         FDCE (Recov_fdce_C_CLR)     -0.331    23.929    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[1]
  -------------------------------------------------------------------
                         required time                         23.929    
                         arrival time                         -20.040    
  -------------------------------------------------------------------
                         slack                                  3.888    

Slack (MET) :             3.888ns  (required time - arrival time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[2]/CLR
                            (recovery check against rising-edge clock ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ETH_REFCLK rise@20.000ns - clk_pll_i rise@10.000ns)
  Data Path Delay:        2.417ns  (logic 0.538ns (22.260%)  route 1.879ns (77.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 24.433 - 20.000 ) 
    Source Clock Delay      (SCD):    7.624ns = ( 17.623 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410    11.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080    12.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    12.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439    14.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    14.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    15.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    15.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090    16.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106    16.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725    17.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925    14.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449    16.025    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.106 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.517    17.623    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.433    18.056 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=129, routed)         1.290    19.346    leon3_system_1/rst0/rstoutl
    SLICE_X67Y37         LUT2 (Prop_lut2_I0_O)        0.105    19.451 f  leon3_system_1/rst0/rst_inferred_i_1/O
                         net (fo=12, routed)          0.589    20.040    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r[4]_i_1__0_n_0
    SLICE_X69Y34         FDCE                                         f  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000    20.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.336    21.336 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.620    22.956    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.033 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.400    24.433    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[4]_0
    SLICE_X69Y34         FDCE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[2]/C
                         clock pessimism              0.000    24.433    
                         clock uncertainty           -0.174    24.260    
    SLICE_X69Y34         FDCE (Recov_fdce_C_CLR)     -0.331    23.929    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[2]
  -------------------------------------------------------------------
                         required time                         23.929    
                         arrival time                         -20.040    
  -------------------------------------------------------------------
                         slack                                  3.888    

Slack (MET) :             3.888ns  (required time - arrival time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/CLR
                            (recovery check against rising-edge clock ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ETH_REFCLK rise@20.000ns - clk_pll_i rise@10.000ns)
  Data Path Delay:        2.417ns  (logic 0.538ns (22.260%)  route 1.879ns (77.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 24.433 - 20.000 ) 
    Source Clock Delay      (SCD):    7.624ns = ( 17.623 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410    11.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080    12.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    12.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439    14.005    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    14.086 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417    15.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    15.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090    16.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106    16.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725    17.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925    14.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449    16.025    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.106 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.517    17.623    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.433    18.056 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=129, routed)         1.290    19.346    leon3_system_1/rst0/rstoutl
    SLICE_X67Y37         LUT2 (Prop_lut2_I0_O)        0.105    19.451 f  leon3_system_1/rst0/rst_inferred_i_1/O
                         net (fo=12, routed)          0.589    20.040    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r[4]_i_1__0_n_0
    SLICE_X69Y34         FDCE                                         f  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000    20.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.336    21.336 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           1.620    22.956    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.033 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         1.400    24.433    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[4]_0
    SLICE_X69Y34         FDCE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/C
                         clock pessimism              0.000    24.433    
                         clock uncertainty           -0.174    24.260    
    SLICE_X69Y34         FDCE (Recov_fdce_C_CLR)     -0.331    23.929    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]
  -------------------------------------------------------------------
                         required time                         23.929    
                         arrival time                         -20.040    
  -------------------------------------------------------------------
                         slack                                  3.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.414ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[0]/CLR
                            (removal check against rising-edge clock ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.186ns (20.596%)  route 0.717ns (79.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.634     2.647    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X68Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y44         FDRE (Prop_fdre_C_Q)         0.141     2.788 f  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/Q
                         net (fo=4, routed)           0.452     3.240    leon3_system_1/rst0/r_reg[4][0]
    SLICE_X67Y37         LUT2 (Prop_lut2_I1_O)        0.045     3.285 f  leon3_system_1/rst0/rst_inferred_i_1/O
                         net (fo=12, routed)          0.265     3.550    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r[4]_i_1__0_n_0
    SLICE_X69Y34         FDCE                                         f  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.904     2.054    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[4]_0
    SLICE_X69Y34         FDCE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[0]/C
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.174     2.228    
    SLICE_X69Y34         FDCE (Remov_fdce_C_CLR)     -0.092     2.136    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.414ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[1]/CLR
                            (removal check against rising-edge clock ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.186ns (20.596%)  route 0.717ns (79.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.634     2.647    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X68Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y44         FDRE (Prop_fdre_C_Q)         0.141     2.788 f  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/Q
                         net (fo=4, routed)           0.452     3.240    leon3_system_1/rst0/r_reg[4][0]
    SLICE_X67Y37         LUT2 (Prop_lut2_I1_O)        0.045     3.285 f  leon3_system_1/rst0/rst_inferred_i_1/O
                         net (fo=12, routed)          0.265     3.550    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r[4]_i_1__0_n_0
    SLICE_X69Y34         FDCE                                         f  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.904     2.054    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[4]_0
    SLICE_X69Y34         FDCE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[1]/C
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.174     2.228    
    SLICE_X69Y34         FDCE (Remov_fdce_C_CLR)     -0.092     2.136    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.414ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[2]/CLR
                            (removal check against rising-edge clock ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.186ns (20.596%)  route 0.717ns (79.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.634     2.647    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X68Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y44         FDRE (Prop_fdre_C_Q)         0.141     2.788 f  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/Q
                         net (fo=4, routed)           0.452     3.240    leon3_system_1/rst0/r_reg[4][0]
    SLICE_X67Y37         LUT2 (Prop_lut2_I1_O)        0.045     3.285 f  leon3_system_1/rst0/rst_inferred_i_1/O
                         net (fo=12, routed)          0.265     3.550    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r[4]_i_1__0_n_0
    SLICE_X69Y34         FDCE                                         f  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.904     2.054    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[4]_0
    SLICE_X69Y34         FDCE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[2]/C
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.174     2.228    
    SLICE_X69Y34         FDCE (Remov_fdce_C_CLR)     -0.092     2.136    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.414ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/CLR
                            (removal check against rising-edge clock ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.186ns (20.596%)  route 0.717ns (79.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.634     2.647    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X68Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y44         FDRE (Prop_fdre_C_Q)         0.141     2.788 f  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/Q
                         net (fo=4, routed)           0.452     3.240    leon3_system_1/rst0/r_reg[4][0]
    SLICE_X67Y37         LUT2 (Prop_lut2_I1_O)        0.045     3.285 f  leon3_system_1/rst0/rst_inferred_i_1/O
                         net (fo=12, routed)          0.265     3.550    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r[4]_i_1__0_n_0
    SLICE_X69Y34         FDCE                                         f  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.904     2.054    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[4]_0
    SLICE_X69Y34         FDCE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/C
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.174     2.228    
    SLICE_X69Y34         FDCE (Remov_fdce_C_CLR)     -0.092     2.136    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.414ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[4]/CLR
                            (removal check against rising-edge clock ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.186ns (20.596%)  route 0.717ns (79.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.634     2.647    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X68Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y44         FDRE (Prop_fdre_C_Q)         0.141     2.788 f  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/Q
                         net (fo=4, routed)           0.452     3.240    leon3_system_1/rst0/r_reg[4][0]
    SLICE_X67Y37         LUT2 (Prop_lut2_I1_O)        0.045     3.285 f  leon3_system_1/rst0/rst_inferred_i_1/O
                         net (fo=12, routed)          0.265     3.550    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r[4]_i_1__0_n_0
    SLICE_X69Y34         FDCE                                         f  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.904     2.054    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[4]_0
    SLICE_X69Y34         FDCE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[4]/C
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.174     2.228    
    SLICE_X69Y34         FDCE (Remov_fdce_C_CLR)     -0.092     2.136    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.414ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/rstout_reg/CLR
                            (removal check against rising-edge clock ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.186ns (20.596%)  route 0.717ns (79.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.634     2.647    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X68Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y44         FDRE (Prop_fdre_C_Q)         0.141     2.788 f  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/Q
                         net (fo=4, routed)           0.452     3.240    leon3_system_1/rst0/r_reg[4][0]
    SLICE_X67Y37         LUT2 (Prop_lut2_I1_O)        0.045     3.285 f  leon3_system_1/rst0/rst_inferred_i_1/O
                         net (fo=12, routed)          0.265     3.550    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r[4]_i_1__0_n_0
    SLICE_X69Y34         FDCE                                         f  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/rstout_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.904     2.054    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[4]_0
    SLICE_X69Y34         FDCE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/rstout_reg/C
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.174     2.228    
    SLICE_X69Y34         FDCE (Remov_fdce_C_CLR)     -0.092     2.136    leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/rstout_reg
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.591ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
                            (removal check against rising-edge clock ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.186ns (17.268%)  route 0.891ns (82.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.634     2.647    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X68Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y44         FDRE (Prop_fdre_C_Q)         0.141     2.788 f  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/Q
                         net (fo=4, routed)           0.452     3.240    leon3_system_1/rst0/r_reg[4][0]
    SLICE_X67Y37         LUT2 (Prop_lut2_I1_O)        0.045     3.285 f  leon3_system_1/rst0/rst_inferred_i_1/O
                         net (fo=12, routed)          0.439     3.724    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rst_0
    SLICE_X67Y31         FDCE                                         f  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.901     2.051    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rstout_reg_0
    SLICE_X67Y31         FDCE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/C
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.174     2.225    
    SLICE_X67Y31         FDCE (Remov_fdce_C_CLR)     -0.092     2.133    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           3.724    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.591ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[1]/CLR
                            (removal check against rising-edge clock ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.186ns (17.268%)  route 0.891ns (82.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.634     2.647    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X68Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y44         FDRE (Prop_fdre_C_Q)         0.141     2.788 f  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/Q
                         net (fo=4, routed)           0.452     3.240    leon3_system_1/rst0/r_reg[4][0]
    SLICE_X67Y37         LUT2 (Prop_lut2_I1_O)        0.045     3.285 f  leon3_system_1/rst0/rst_inferred_i_1/O
                         net (fo=12, routed)          0.439     3.724    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rst_0
    SLICE_X67Y31         FDCE                                         f  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.901     2.051    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rstout_reg_0
    SLICE_X67Y31         FDCE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[1]/C
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.174     2.225    
    SLICE_X67Y31         FDCE (Remov_fdce_C_CLR)     -0.092     2.133    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           3.724    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.591ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[2]/CLR
                            (removal check against rising-edge clock ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.186ns (17.268%)  route 0.891ns (82.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.634     2.647    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X68Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y44         FDRE (Prop_fdre_C_Q)         0.141     2.788 f  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/Q
                         net (fo=4, routed)           0.452     3.240    leon3_system_1/rst0/r_reg[4][0]
    SLICE_X67Y37         LUT2 (Prop_lut2_I1_O)        0.045     3.285 f  leon3_system_1/rst0/rst_inferred_i_1/O
                         net (fo=12, routed)          0.439     3.724    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rst_0
    SLICE_X67Y31         FDCE                                         f  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.901     2.051    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rstout_reg_0
    SLICE_X67Y31         FDCE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[2]/C
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.174     2.225    
    SLICE_X67Y31         FDCE (Remov_fdce_C_CLR)     -0.092     2.133    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           3.724    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.591ns  (arrival time - required time)
  Source:                 leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[3]/CLR
                            (removal check against rising-edge clock ETH_REFCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_REFCLK rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.186ns (17.268%)  route 0.891ns (82.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.634     2.647    leon3_system_1/eth0.e1/m100.u0/ethc0/out
    SLICE_X68Y44         FDRE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y44         FDRE (Prop_fdre_C_Q)         0.141     2.788 f  leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/Q
                         net (fo=4, routed)           0.452     3.240    leon3_system_1/rst0/r_reg[4][0]
    SLICE_X67Y37         LUT2 (Prop_lut2_I1_O)        0.045     3.285 f  leon3_system_1/rst0/rst_inferred_i_1/O
                         net (fo=12, routed)          0.439     3.724    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rst_0
    SLICE_X67Y31         FDCE                                         f  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ETH_REFCLK rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  ETH_REFCLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_REFCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  ETH_REFCLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    ETH_REFCLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  ETH_REFCLK_PIN/O
                         net (fo=329, routed)         0.901     2.051    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rstout_reg_0
    SLICE_X67Y31         FDCE                                         r  leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[3]/C
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.174     2.225    
    SLICE_X67Y31         FDCE (Remov_fdce_C_CLR)     -0.092     2.133    leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           3.724    
  -------------------------------------------------------------------
                         slack                                  1.591    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        3.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.545ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dout][11]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.300ns  (logic 0.547ns (8.683%)  route 5.753ns (91.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.017ns = ( 17.017 - 10.000 ) 
    Source Clock Delay      (SCD):    7.624ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.517     7.624    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.433     8.057 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=129, routed)         1.290     9.346    leon3_system_1/rst0/rstoutl
    SLICE_X67Y37         LUT1 (Prop_lut1_I0_O)        0.114     9.460 f  leon3_system_1/rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=954, routed)         4.463    13.923    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X76Y71         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dout][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    16.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    15.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.328    17.017    leon3_system_1/grgpio0/out
    SLICE_X76Y71         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dout][11]/C
                         clock pessimism              0.425    17.441    
                         clock uncertainty           -0.060    17.381    
    SLICE_X76Y71         FDCE (Recov_fdce_C_CLR)     -0.427    16.954    leon3_system_1/grgpio0/r_reg[dout][11]
  -------------------------------------------------------------------
                         required time                         16.954    
                         arrival time                         -13.923    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dout][5]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.300ns  (logic 0.547ns (8.683%)  route 5.753ns (91.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.017ns = ( 17.017 - 10.000 ) 
    Source Clock Delay      (SCD):    7.624ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.517     7.624    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.433     8.057 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=129, routed)         1.290     9.346    leon3_system_1/rst0/rstoutl
    SLICE_X67Y37         LUT1 (Prop_lut1_I0_O)        0.114     9.460 f  leon3_system_1/rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=954, routed)         4.463    13.923    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X76Y71         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dout][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    16.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    15.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.328    17.017    leon3_system_1/grgpio0/out
    SLICE_X76Y71         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dout][5]/C
                         clock pessimism              0.425    17.441    
                         clock uncertainty           -0.060    17.381    
    SLICE_X76Y71         FDCE (Recov_fdce_C_CLR)     -0.427    16.954    leon3_system_1/grgpio0/r_reg[dout][5]
  -------------------------------------------------------------------
                         required time                         16.954    
                         arrival time                         -13.923    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.757ns  (required time - arrival time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dout][0]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 0.547ns (9.932%)  route 4.960ns (90.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.024ns = ( 17.024 - 10.000 ) 
    Source Clock Delay      (SCD):    7.624ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.517     7.624    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.433     8.057 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=129, routed)         1.290     9.346    leon3_system_1/rst0/rstoutl
    SLICE_X67Y37         LUT1 (Prop_lut1_I0_O)        0.114     9.460 f  leon3_system_1/rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=954, routed)         3.671    13.131    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X79Y68         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dout][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    16.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    15.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.335    17.024    leon3_system_1/grgpio0/out
    SLICE_X79Y68         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dout][0]/C
                         clock pessimism              0.425    17.448    
                         clock uncertainty           -0.060    17.388    
    SLICE_X79Y68         FDCE (Recov_fdce_C_CLR)     -0.500    16.888    leon3_system_1/grgpio0/r_reg[dout][0]
  -------------------------------------------------------------------
                         required time                         16.888    
                         arrival time                         -13.131    
  -------------------------------------------------------------------
                         slack                                  3.757    

Slack (MET) :             3.757ns  (required time - arrival time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dout][12]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 0.547ns (9.932%)  route 4.960ns (90.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.024ns = ( 17.024 - 10.000 ) 
    Source Clock Delay      (SCD):    7.624ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.517     7.624    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.433     8.057 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=129, routed)         1.290     9.346    leon3_system_1/rst0/rstoutl
    SLICE_X67Y37         LUT1 (Prop_lut1_I0_O)        0.114     9.460 f  leon3_system_1/rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=954, routed)         3.671    13.131    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X79Y68         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dout][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    16.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    15.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.335    17.024    leon3_system_1/grgpio0/out
    SLICE_X79Y68         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dout][12]/C
                         clock pessimism              0.425    17.448    
                         clock uncertainty           -0.060    17.388    
    SLICE_X79Y68         FDCE (Recov_fdce_C_CLR)     -0.500    16.888    leon3_system_1/grgpio0/r_reg[dout][12]
  -------------------------------------------------------------------
                         required time                         16.888    
                         arrival time                         -13.131    
  -------------------------------------------------------------------
                         slack                                  3.757    

Slack (MET) :             3.757ns  (required time - arrival time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dout][13]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 0.547ns (9.932%)  route 4.960ns (90.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.024ns = ( 17.024 - 10.000 ) 
    Source Clock Delay      (SCD):    7.624ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.517     7.624    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.433     8.057 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=129, routed)         1.290     9.346    leon3_system_1/rst0/rstoutl
    SLICE_X67Y37         LUT1 (Prop_lut1_I0_O)        0.114     9.460 f  leon3_system_1/rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=954, routed)         3.671    13.131    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X79Y68         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dout][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    16.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    15.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.335    17.024    leon3_system_1/grgpio0/out
    SLICE_X79Y68         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dout][13]/C
                         clock pessimism              0.425    17.448    
                         clock uncertainty           -0.060    17.388    
    SLICE_X79Y68         FDCE (Recov_fdce_C_CLR)     -0.500    16.888    leon3_system_1/grgpio0/r_reg[dout][13]
  -------------------------------------------------------------------
                         required time                         16.888    
                         arrival time                         -13.131    
  -------------------------------------------------------------------
                         slack                                  3.757    

Slack (MET) :             3.757ns  (required time - arrival time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dout][3]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 0.547ns (9.932%)  route 4.960ns (90.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.024ns = ( 17.024 - 10.000 ) 
    Source Clock Delay      (SCD):    7.624ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.517     7.624    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.433     8.057 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=129, routed)         1.290     9.346    leon3_system_1/rst0/rstoutl
    SLICE_X67Y37         LUT1 (Prop_lut1_I0_O)        0.114     9.460 f  leon3_system_1/rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=954, routed)         3.671    13.131    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X79Y68         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dout][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    16.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    15.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.335    17.024    leon3_system_1/grgpio0/out
    SLICE_X79Y68         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dout][3]/C
                         clock pessimism              0.425    17.448    
                         clock uncertainty           -0.060    17.388    
    SLICE_X79Y68         FDCE (Recov_fdce_C_CLR)     -0.500    16.888    leon3_system_1/grgpio0/r_reg[dout][3]
  -------------------------------------------------------------------
                         required time                         16.888    
                         arrival time                         -13.131    
  -------------------------------------------------------------------
                         slack                                  3.757    

Slack (MET) :             3.830ns  (required time - arrival time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dout][8]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 0.547ns (9.932%)  route 4.960ns (90.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.024ns = ( 17.024 - 10.000 ) 
    Source Clock Delay      (SCD):    7.624ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.517     7.624    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.433     8.057 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=129, routed)         1.290     9.346    leon3_system_1/rst0/rstoutl
    SLICE_X67Y37         LUT1 (Prop_lut1_I0_O)        0.114     9.460 f  leon3_system_1/rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=954, routed)         3.671    13.131    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X78Y68         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dout][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    16.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    15.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.335    17.024    leon3_system_1/grgpio0/out
    SLICE_X78Y68         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dout][8]/C
                         clock pessimism              0.425    17.448    
                         clock uncertainty           -0.060    17.388    
    SLICE_X78Y68         FDCE (Recov_fdce_C_CLR)     -0.427    16.961    leon3_system_1/grgpio0/r_reg[dout][8]
  -------------------------------------------------------------------
                         required time                         16.961    
                         arrival time                         -13.131    
  -------------------------------------------------------------------
                         slack                                  3.830    

Slack (MET) :             3.830ns  (required time - arrival time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dout][9]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 0.547ns (9.932%)  route 4.960ns (90.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.024ns = ( 17.024 - 10.000 ) 
    Source Clock Delay      (SCD):    7.624ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.517     7.624    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.433     8.057 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=129, routed)         1.290     9.346    leon3_system_1/rst0/rstoutl
    SLICE_X67Y37         LUT1 (Prop_lut1_I0_O)        0.114     9.460 f  leon3_system_1/rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=954, routed)         3.671    13.131    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X78Y68         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dout][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    16.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    15.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.335    17.024    leon3_system_1/grgpio0/out
    SLICE_X78Y68         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dout][9]/C
                         clock pessimism              0.425    17.448    
                         clock uncertainty           -0.060    17.388    
    SLICE_X78Y68         FDCE (Recov_fdce_C_CLR)     -0.427    16.961    leon3_system_1/grgpio0/r_reg[dout][9]
  -------------------------------------------------------------------
                         required time                         16.961    
                         arrival time                         -13.131    
  -------------------------------------------------------------------
                         slack                                  3.830    

Slack (MET) :             3.987ns  (required time - arrival time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dir][3]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 0.547ns (10.366%)  route 4.730ns (89.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.023ns = ( 17.023 - 10.000 ) 
    Source Clock Delay      (SCD):    7.624ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.517     7.624    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.433     8.057 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=129, routed)         1.290     9.346    leon3_system_1/rst0/rstoutl
    SLICE_X67Y37         LUT1 (Prop_lut1_I0_O)        0.114     9.460 f  leon3_system_1/rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=954, routed)         3.440    12.900    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X79Y69         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dir][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    16.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    15.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.334    17.023    leon3_system_1/grgpio0/out
    SLICE_X79Y69         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dir][3]/C
                         clock pessimism              0.425    17.447    
                         clock uncertainty           -0.060    17.387    
    SLICE_X79Y69         FDCE (Recov_fdce_C_CLR)     -0.500    16.887    leon3_system_1/grgpio0/r_reg[dir][3]
  -------------------------------------------------------------------
                         required time                         16.887    
                         arrival time                         -12.900    
  -------------------------------------------------------------------
                         slack                                  3.987    

Slack (MET) :             4.060ns  (required time - arrival time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dir][0]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 0.547ns (10.366%)  route 4.730ns (89.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.023ns = ( 17.023 - 10.000 ) 
    Source Clock Delay      (SCD):    7.624ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.517     7.624    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.433     8.057 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=129, routed)         1.290     9.346    leon3_system_1/rst0/rstoutl
    SLICE_X67Y37         LUT1 (Prop_lut1_I0_O)        0.114     9.460 f  leon3_system_1/rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=954, routed)         3.440    12.900    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X78Y69         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dir][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019    12.362    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.435 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371    13.806    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.883 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311    15.194    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.267 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    16.979    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    15.612    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.689 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.334    17.023    leon3_system_1/grgpio0/out
    SLICE_X78Y69         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dir][0]/C
                         clock pessimism              0.425    17.447    
                         clock uncertainty           -0.060    17.387    
    SLICE_X78Y69         FDCE (Recov_fdce_C_CLR)     -0.427    16.960    leon3_system_1/grgpio0/r_reg[dir][0]
  -------------------------------------------------------------------
                         required time                         16.960    
                         arrival time                         -12.900    
  -------------------------------------------------------------------
                         slack                                  4.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.141ns (25.837%)  route 0.405ns (74.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    0.808ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.555     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK
    SLICE_X68Y131        FDPE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y131        FDPE (Prop_fdpe_C_Q)         0.141     2.708 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/Q
                         net (fo=49, routed)          0.405     3.113    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[6]_0
    SLICE_X76Y133        FDCE                                         f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.857     3.444    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X76Y133        FDCE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/C
                         clock pessimism             -0.808     2.635    
    SLICE_X76Y133        FDCE (Remov_fdce_C_CLR)     -0.067     2.568    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             1.560ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.164ns (10.701%)  route 1.369ns (89.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.808ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.560     2.572    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK
    SLICE_X70Y139        FDPE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y139        FDPE (Prop_fdpe_C_Q)         0.164     2.736 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=31, routed)          1.369     4.105    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    SLICE_X81Y131        FDCE                                         f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.859     3.446    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X81Y131        FDCE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism             -0.808     2.637    
    SLICE_X81Y131        FDCE (Remov_fdce_C_CLR)     -0.092     2.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -2.545    
                         arrival time                           4.105    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.952ns  (arrival time - required time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dir][1]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.207ns (10.116%)  route 1.839ns (89.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.630     2.643    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.164     2.807 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=129, routed)         0.614     3.420    leon3_system_1/rst0/rstoutl
    SLICE_X67Y37         LUT1 (Prop_lut1_I0_O)        0.043     3.463 f  leon3_system_1/rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=954, routed)         1.226     4.689    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X80Y69         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dir][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.864     3.451    leon3_system_1/grgpio0/out
    SLICE_X80Y69         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dir][1]/C
                         clock pessimism             -0.579     2.871    
    SLICE_X80Y69         FDCE (Remov_fdce_C_CLR)     -0.134     2.737    leon3_system_1/grgpio0/r_reg[dir][1]
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           4.689    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             1.952ns  (arrival time - required time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dir][2]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.207ns (10.116%)  route 1.839ns (89.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.630     2.643    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.164     2.807 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=129, routed)         0.614     3.420    leon3_system_1/rst0/rstoutl
    SLICE_X67Y37         LUT1 (Prop_lut1_I0_O)        0.043     3.463 f  leon3_system_1/rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=954, routed)         1.226     4.689    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X80Y69         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dir][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.864     3.451    leon3_system_1/grgpio0/out
    SLICE_X80Y69         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dir][2]/C
                         clock pessimism             -0.579     2.871    
    SLICE_X80Y69         FDCE (Remov_fdce_C_CLR)     -0.134     2.737    leon3_system_1/grgpio0/r_reg[dir][2]
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           4.689    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             1.952ns  (arrival time - required time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dir][8]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.207ns (10.116%)  route 1.839ns (89.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.630     2.643    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.164     2.807 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=129, routed)         0.614     3.420    leon3_system_1/rst0/rstoutl
    SLICE_X67Y37         LUT1 (Prop_lut1_I0_O)        0.043     3.463 f  leon3_system_1/rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=954, routed)         1.226     4.689    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X80Y69         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dir][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.864     3.451    leon3_system_1/grgpio0/out
    SLICE_X80Y69         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dir][8]/C
                         clock pessimism             -0.579     2.871    
    SLICE_X80Y69         FDCE (Remov_fdce_C_CLR)     -0.134     2.737    leon3_system_1/grgpio0/r_reg[dir][8]
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           4.689    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             1.952ns  (arrival time - required time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dir][9]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.207ns (10.116%)  route 1.839ns (89.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.630     2.643    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.164     2.807 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=129, routed)         0.614     3.420    leon3_system_1/rst0/rstoutl
    SLICE_X67Y37         LUT1 (Prop_lut1_I0_O)        0.043     3.463 f  leon3_system_1/rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=954, routed)         1.226     4.689    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X80Y69         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dir][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.864     3.451    leon3_system_1/grgpio0/out
    SLICE_X80Y69         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dir][9]/C
                         clock pessimism             -0.579     2.871    
    SLICE_X80Y69         FDCE (Remov_fdce_C_CLR)     -0.134     2.737    leon3_system_1/grgpio0/r_reg[dir][9]
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           4.689    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             1.977ns  (arrival time - required time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dout][10]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.207ns (10.116%)  route 1.839ns (89.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.630     2.643    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.164     2.807 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=129, routed)         0.614     3.420    leon3_system_1/rst0/rstoutl
    SLICE_X67Y37         LUT1 (Prop_lut1_I0_O)        0.043     3.463 f  leon3_system_1/rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=954, routed)         1.226     4.689    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X81Y69         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dout][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.864     3.451    leon3_system_1/grgpio0/out
    SLICE_X81Y69         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dout][10]/C
                         clock pessimism             -0.579     2.871    
    SLICE_X81Y69         FDCE (Remov_fdce_C_CLR)     -0.159     2.712    leon3_system_1/grgpio0/r_reg[dout][10]
  -------------------------------------------------------------------
                         required time                         -2.712    
                         arrival time                           4.689    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.977ns  (arrival time - required time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dout][1]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.207ns (10.116%)  route 1.839ns (89.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.630     2.643    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.164     2.807 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=129, routed)         0.614     3.420    leon3_system_1/rst0/rstoutl
    SLICE_X67Y37         LUT1 (Prop_lut1_I0_O)        0.043     3.463 f  leon3_system_1/rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=954, routed)         1.226     4.689    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X81Y69         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dout][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.864     3.451    leon3_system_1/grgpio0/out
    SLICE_X81Y69         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dout][1]/C
                         clock pessimism             -0.579     2.871    
    SLICE_X81Y69         FDCE (Remov_fdce_C_CLR)     -0.159     2.712    leon3_system_1/grgpio0/r_reg[dout][1]
  -------------------------------------------------------------------
                         required time                         -2.712    
                         arrival time                           4.689    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.977ns  (arrival time - required time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dout][2]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.207ns (10.116%)  route 1.839ns (89.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.630     2.643    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.164     2.807 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=129, routed)         0.614     3.420    leon3_system_1/rst0/rstoutl
    SLICE_X67Y37         LUT1 (Prop_lut1_I0_O)        0.043     3.463 f  leon3_system_1/rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=954, routed)         1.226     4.689    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X81Y69         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dout][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.864     3.451    leon3_system_1/grgpio0/out
    SLICE_X81Y69         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dout][2]/C
                         clock pessimism             -0.579     2.871    
    SLICE_X81Y69         FDCE (Remov_fdce_C_CLR)     -0.159     2.712    leon3_system_1/grgpio0/r_reg[dout][2]
  -------------------------------------------------------------------
                         required time                         -2.712    
                         arrival time                           4.689    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             2.012ns  (arrival time - required time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dir][4]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.207ns (9.833%)  route 1.898ns (90.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.440     0.687    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.737 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.510     1.247    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.562     1.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.884 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.298 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.567    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.488 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.987    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.013 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.630     2.643    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.164     2.807 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=129, routed)         0.614     3.420    leon3_system_1/rst0/rstoutl
    SLICE_X67Y37         LUT1 (Prop_lut1_I0_O)        0.043     3.463 f  leon3_system_1/rst0/syncrregs.r[htrans][1]_i_1/O
                         net (fo=954, routed)         1.285     4.748    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X80Y70         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dir][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.863     3.450    leon3_system_1/grgpio0/out
    SLICE_X80Y70         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dir][4]/C
                         clock pessimism             -0.579     2.870    
    SLICE_X80Y70         FDCE (Remov_fdce_C_CLR)     -0.134     2.736    leon3_system_1/grgpio0/r_reg[dir][4]
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           4.748    
  -------------------------------------------------------------------
                         slack                                  2.012    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dco_clk
  To Clock:  clk_pll_i

Setup :           14  Failing Endpoints,  Worst Slack       -3.697ns,  Total Violation      -39.770ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.640ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.697ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            leon3_system_1/rst0/async.r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_pll_i rise@209.997ns - dco_clk rise@208.330ns)
  Data Path Delay:        9.445ns  (logic 0.609ns (6.448%)  route 8.836ns (93.552%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        4.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.934ns = ( 216.930 - 209.997 ) 
    Source Clock Delay      (SCD):    2.189ns = ( 210.519 - 208.330 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)  208.330   208.330 r  
    SLICE_X51Y96         FDRE                         0.000   208.330 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584   208.914    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   208.995 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.524   210.519    omsp_system_radio_inst/gpio_0/dco_clk
    SLICE_X39Y42         FDCE                                         r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.379   210.898 r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/Q
                         net (fo=3, routed)           4.532   215.430    omsp_system_radio_inst/gpio_0/Q[3]
    SLICE_X39Y41         LUT2 (Prop_lut2_I1_O)        0.105   215.535 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           2.377   217.912    leon3_system_1/rst0/rst_0
    SLICE_X58Y40         LUT1 (Prop_lut1_I0_O)        0.125   218.037 f  leon3_system_1/rst0/async.r[4]_i_1__0/O
                         net (fo=8, routed)           1.927   219.964    leon3_system_1/rst0/async.r[4]_i_1__0_n_0
    SLICE_X55Y74         FDCE                                         f  leon3_system_1/rst0/async.r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                    209.997   209.997 r  
    P15                                               0.000   209.997 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000   209.997    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344   211.341 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019   212.359    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073   212.432 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371   213.803    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   213.880 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311   215.191    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073   215.264 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958   216.222    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069   216.291 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685   216.976    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749   214.227 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381   215.609    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   215.686 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.245   216.930    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X55Y74         FDCE                                         r  leon3_system_1/rst0/async.r_reg[0]/C
                         clock pessimism              0.000   216.930    
                         clock uncertainty           -0.174   216.757    
    SLICE_X55Y74         FDCE (Recov_fdce_C_CLR)     -0.490   216.267    leon3_system_1/rst0/async.r_reg[0]
  -------------------------------------------------------------------
                         required time                        216.267    
                         arrival time                        -219.964    
  -------------------------------------------------------------------
                         slack                                 -3.697    

Slack (VIOLATED) :        -3.697ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            leon3_system_1/rst0/async.r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_pll_i rise@209.997ns - dco_clk rise@208.330ns)
  Data Path Delay:        9.445ns  (logic 0.609ns (6.448%)  route 8.836ns (93.552%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        4.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.934ns = ( 216.930 - 209.997 ) 
    Source Clock Delay      (SCD):    2.189ns = ( 210.519 - 208.330 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)  208.330   208.330 r  
    SLICE_X51Y96         FDRE                         0.000   208.330 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584   208.914    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   208.995 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.524   210.519    omsp_system_radio_inst/gpio_0/dco_clk
    SLICE_X39Y42         FDCE                                         r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.379   210.898 r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/Q
                         net (fo=3, routed)           4.532   215.430    omsp_system_radio_inst/gpio_0/Q[3]
    SLICE_X39Y41         LUT2 (Prop_lut2_I1_O)        0.105   215.535 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           2.377   217.912    leon3_system_1/rst0/rst_0
    SLICE_X58Y40         LUT1 (Prop_lut1_I0_O)        0.125   218.037 f  leon3_system_1/rst0/async.r[4]_i_1__0/O
                         net (fo=8, routed)           1.927   219.964    leon3_system_1/rst0/async.r[4]_i_1__0_n_0
    SLICE_X55Y74         FDCE                                         f  leon3_system_1/rst0/async.r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                    209.997   209.997 r  
    P15                                               0.000   209.997 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000   209.997    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344   211.341 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019   212.359    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073   212.432 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371   213.803    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   213.880 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311   215.191    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073   215.264 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958   216.222    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069   216.291 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685   216.976    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749   214.227 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381   215.609    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   215.686 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.245   216.930    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X55Y74         FDCE                                         r  leon3_system_1/rst0/async.r_reg[1]/C
                         clock pessimism              0.000   216.930    
                         clock uncertainty           -0.174   216.757    
    SLICE_X55Y74         FDCE (Recov_fdce_C_CLR)     -0.490   216.267    leon3_system_1/rst0/async.r_reg[1]
  -------------------------------------------------------------------
                         required time                        216.267    
                         arrival time                        -219.964    
  -------------------------------------------------------------------
                         slack                                 -3.697    

Slack (VIOLATED) :        -2.910ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            leon3_system_1/rst0/async.r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_pll_i rise@209.997ns - dco_clk rise@208.330ns)
  Data Path Delay:        8.748ns  (logic 0.609ns (6.962%)  route 8.139ns (93.038%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        4.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.951ns = ( 216.947 - 209.997 ) 
    Source Clock Delay      (SCD):    2.189ns = ( 210.519 - 208.330 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)  208.330   208.330 r  
    SLICE_X51Y96         FDRE                         0.000   208.330 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584   208.914    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   208.995 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.524   210.519    omsp_system_radio_inst/gpio_0/dco_clk
    SLICE_X39Y42         FDCE                                         r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.379   210.898 r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/Q
                         net (fo=3, routed)           4.532   215.430    omsp_system_radio_inst/gpio_0/Q[3]
    SLICE_X39Y41         LUT2 (Prop_lut2_I1_O)        0.105   215.535 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           2.377   217.912    leon3_system_1/rst0/rst_0
    SLICE_X58Y40         LUT1 (Prop_lut1_I0_O)        0.125   218.037 f  leon3_system_1/rst0/async.r[4]_i_1__0/O
                         net (fo=8, routed)           1.230   219.267    leon3_system_1/rst0/async.r[4]_i_1__0_n_0
    SLICE_X56Y55         FDCE                                         f  leon3_system_1/rst0/async.r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                    209.997   209.997 r  
    P15                                               0.000   209.997 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000   209.997    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344   211.341 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019   212.359    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073   212.432 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371   213.803    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   213.880 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311   215.191    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073   215.264 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958   216.222    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069   216.291 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685   216.976    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749   214.227 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381   215.609    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   215.686 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.262   216.947    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X56Y55         FDCE                                         r  leon3_system_1/rst0/async.r_reg[2]/C
                         clock pessimism              0.000   216.947    
                         clock uncertainty           -0.174   216.774    
    SLICE_X56Y55         FDCE (Recov_fdce_C_CLR)     -0.417   216.357    leon3_system_1/rst0/async.r_reg[2]
  -------------------------------------------------------------------
                         required time                        216.357    
                         arrival time                        -219.267    
  -------------------------------------------------------------------
                         slack                                 -2.910    

Slack (VIOLATED) :        -2.781ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            leon3_system_1/rst0/async.rstoutl_reg_lopt_replica_2/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_pll_i rise@209.997ns - dco_clk rise@208.330ns)
  Data Path Delay:        8.720ns  (logic 0.609ns (6.984%)  route 8.111ns (93.016%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.087ns = ( 217.084 - 209.997 ) 
    Source Clock Delay      (SCD):    2.189ns = ( 210.519 - 208.330 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)  208.330   208.330 r  
    SLICE_X51Y96         FDRE                         0.000   208.330 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584   208.914    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   208.995 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.524   210.519    omsp_system_radio_inst/gpio_0/dco_clk
    SLICE_X39Y42         FDCE                                         r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.379   210.898 r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/Q
                         net (fo=3, routed)           4.532   215.430    omsp_system_radio_inst/gpio_0/Q[3]
    SLICE_X39Y41         LUT2 (Prop_lut2_I1_O)        0.105   215.535 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           2.377   217.912    leon3_system_1/rst0/rst_0
    SLICE_X58Y40         LUT1 (Prop_lut1_I0_O)        0.125   218.037 f  leon3_system_1/rst0/async.r[4]_i_1__0/O
                         net (fo=8, routed)           1.203   219.240    leon3_system_1/rst0/async.r[4]_i_1__0_n_0
    SLICE_X58Y39         FDCE                                         f  leon3_system_1/rst0/async.rstoutl_reg_lopt_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                    209.997   209.997 r  
    P15                                               0.000   209.997 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000   209.997    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344   211.341 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019   212.359    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073   212.432 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371   213.803    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   213.880 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311   215.191    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073   215.264 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958   216.222    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069   216.291 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685   216.976    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749   214.227 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381   215.609    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   215.686 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.398   217.084    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg_lopt_replica_2/C
                         clock pessimism              0.000   217.084    
                         clock uncertainty           -0.174   216.910    
    SLICE_X58Y39         FDCE (Recov_fdce_C_CLR)     -0.451   216.459    leon3_system_1/rst0/async.rstoutl_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                        216.459    
                         arrival time                        -219.240    
  -------------------------------------------------------------------
                         slack                                 -2.781    

Slack (VIOLATED) :        -2.747ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            leon3_system_1/rst0/async.r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_pll_i rise@209.997ns - dco_clk rise@208.330ns)
  Data Path Delay:        8.720ns  (logic 0.609ns (6.984%)  route 8.111ns (93.016%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.087ns = ( 217.084 - 209.997 ) 
    Source Clock Delay      (SCD):    2.189ns = ( 210.519 - 208.330 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)  208.330   208.330 r  
    SLICE_X51Y96         FDRE                         0.000   208.330 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584   208.914    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   208.995 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.524   210.519    omsp_system_radio_inst/gpio_0/dco_clk
    SLICE_X39Y42         FDCE                                         r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.379   210.898 r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/Q
                         net (fo=3, routed)           4.532   215.430    omsp_system_radio_inst/gpio_0/Q[3]
    SLICE_X39Y41         LUT2 (Prop_lut2_I1_O)        0.105   215.535 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           2.377   217.912    leon3_system_1/rst0/rst_0
    SLICE_X58Y40         LUT1 (Prop_lut1_I0_O)        0.125   218.037 f  leon3_system_1/rst0/async.r[4]_i_1__0/O
                         net (fo=8, routed)           1.203   219.240    leon3_system_1/rst0/async.r[4]_i_1__0_n_0
    SLICE_X58Y39         FDCE                                         f  leon3_system_1/rst0/async.r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                    209.997   209.997 r  
    P15                                               0.000   209.997 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000   209.997    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344   211.341 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019   212.359    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073   212.432 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371   213.803    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   213.880 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311   215.191    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073   215.264 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958   216.222    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069   216.291 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685   216.976    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749   214.227 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381   215.609    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   215.686 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.398   217.084    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.r_reg[3]/C
                         clock pessimism              0.000   217.084    
                         clock uncertainty           -0.174   216.910    
    SLICE_X58Y39         FDCE (Recov_fdce_C_CLR)     -0.417   216.493    leon3_system_1/rst0/async.r_reg[3]
  -------------------------------------------------------------------
                         required time                        216.493    
                         arrival time                        -219.240    
  -------------------------------------------------------------------
                         slack                                 -2.747    

Slack (VIOLATED) :        -2.747ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            leon3_system_1/rst0/async.r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_pll_i rise@209.997ns - dco_clk rise@208.330ns)
  Data Path Delay:        8.720ns  (logic 0.609ns (6.984%)  route 8.111ns (93.016%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.087ns = ( 217.084 - 209.997 ) 
    Source Clock Delay      (SCD):    2.189ns = ( 210.519 - 208.330 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)  208.330   208.330 r  
    SLICE_X51Y96         FDRE                         0.000   208.330 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584   208.914    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   208.995 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.524   210.519    omsp_system_radio_inst/gpio_0/dco_clk
    SLICE_X39Y42         FDCE                                         r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.379   210.898 r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/Q
                         net (fo=3, routed)           4.532   215.430    omsp_system_radio_inst/gpio_0/Q[3]
    SLICE_X39Y41         LUT2 (Prop_lut2_I1_O)        0.105   215.535 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           2.377   217.912    leon3_system_1/rst0/rst_0
    SLICE_X58Y40         LUT1 (Prop_lut1_I0_O)        0.125   218.037 f  leon3_system_1/rst0/async.r[4]_i_1__0/O
                         net (fo=8, routed)           1.203   219.240    leon3_system_1/rst0/async.r[4]_i_1__0_n_0
    SLICE_X58Y39         FDCE                                         f  leon3_system_1/rst0/async.r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                    209.997   209.997 r  
    P15                                               0.000   209.997 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000   209.997    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344   211.341 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019   212.359    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073   212.432 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371   213.803    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   213.880 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311   215.191    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073   215.264 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958   216.222    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069   216.291 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685   216.976    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749   214.227 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381   215.609    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   215.686 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.398   217.084    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.r_reg[4]/C
                         clock pessimism              0.000   217.084    
                         clock uncertainty           -0.174   216.910    
    SLICE_X58Y39         FDCE (Recov_fdce_C_CLR)     -0.417   216.493    leon3_system_1/rst0/async.r_reg[4]
  -------------------------------------------------------------------
                         required time                        216.493    
                         arrival time                        -219.240    
  -------------------------------------------------------------------
                         slack                                 -2.747    

Slack (VIOLATED) :        -2.747ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            leon3_system_1/rst0/async.rstoutl_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_pll_i rise@209.997ns - dco_clk rise@208.330ns)
  Data Path Delay:        8.720ns  (logic 0.609ns (6.984%)  route 8.111ns (93.016%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.087ns = ( 217.084 - 209.997 ) 
    Source Clock Delay      (SCD):    2.189ns = ( 210.519 - 208.330 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)  208.330   208.330 r  
    SLICE_X51Y96         FDRE                         0.000   208.330 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584   208.914    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   208.995 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.524   210.519    omsp_system_radio_inst/gpio_0/dco_clk
    SLICE_X39Y42         FDCE                                         r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.379   210.898 r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/Q
                         net (fo=3, routed)           4.532   215.430    omsp_system_radio_inst/gpio_0/Q[3]
    SLICE_X39Y41         LUT2 (Prop_lut2_I1_O)        0.105   215.535 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           2.377   217.912    leon3_system_1/rst0/rst_0
    SLICE_X58Y40         LUT1 (Prop_lut1_I0_O)        0.125   218.037 f  leon3_system_1/rst0/async.r[4]_i_1__0/O
                         net (fo=8, routed)           1.203   219.240    leon3_system_1/rst0/async.r[4]_i_1__0_n_0
    SLICE_X58Y39         FDCE                                         f  leon3_system_1/rst0/async.rstoutl_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                    209.997   209.997 r  
    P15                                               0.000   209.997 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000   209.997    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344   211.341 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019   212.359    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073   212.432 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371   213.803    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   213.880 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311   215.191    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073   215.264 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958   216.222    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069   216.291 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685   216.976    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749   214.227 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381   215.609    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   215.686 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.398   217.084    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
                         clock pessimism              0.000   217.084    
                         clock uncertainty           -0.174   216.910    
    SLICE_X58Y39         FDCE (Recov_fdce_C_CLR)     -0.417   216.493    leon3_system_1/rst0/async.rstoutl_reg
  -------------------------------------------------------------------
                         required time                        216.493    
                         arrival time                        -219.240    
  -------------------------------------------------------------------
                         slack                                 -2.747    

Slack (VIOLATED) :        -2.747ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            leon3_system_1/rst0/async.rstoutl_reg_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_pll_i rise@209.997ns - dco_clk rise@208.330ns)
  Data Path Delay:        8.720ns  (logic 0.609ns (6.984%)  route 8.111ns (93.016%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.087ns = ( 217.084 - 209.997 ) 
    Source Clock Delay      (SCD):    2.189ns = ( 210.519 - 208.330 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)  208.330   208.330 r  
    SLICE_X51Y96         FDRE                         0.000   208.330 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584   208.914    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   208.995 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.524   210.519    omsp_system_radio_inst/gpio_0/dco_clk
    SLICE_X39Y42         FDCE                                         r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.379   210.898 r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/Q
                         net (fo=3, routed)           4.532   215.430    omsp_system_radio_inst/gpio_0/Q[3]
    SLICE_X39Y41         LUT2 (Prop_lut2_I1_O)        0.105   215.535 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           2.377   217.912    leon3_system_1/rst0/rst_0
    SLICE_X58Y40         LUT1 (Prop_lut1_I0_O)        0.125   218.037 f  leon3_system_1/rst0/async.r[4]_i_1__0/O
                         net (fo=8, routed)           1.203   219.240    leon3_system_1/rst0/async.r[4]_i_1__0_n_0
    SLICE_X58Y39         FDCE                                         f  leon3_system_1/rst0/async.rstoutl_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                    209.997   209.997 r  
    P15                                               0.000   209.997 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000   209.997    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344   211.341 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019   212.359    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073   212.432 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371   213.803    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   213.880 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311   215.191    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073   215.264 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958   216.222    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069   216.291 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685   216.976    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749   214.227 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381   215.609    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   215.686 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.398   217.084    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg_lopt_replica/C
                         clock pessimism              0.000   217.084    
                         clock uncertainty           -0.174   216.910    
    SLICE_X58Y39         FDCE (Recov_fdce_C_CLR)     -0.417   216.493    leon3_system_1/rst0/async.rstoutl_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                        216.493    
                         arrival time                        -219.240    
  -------------------------------------------------------------------
                         slack                                 -2.747    

Slack (VIOLATED) :        -2.639ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            leon3_system_1/rst1/async.r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_pll_i rise@209.997ns - dco_clk rise@208.330ns)
  Data Path Delay:        8.737ns  (logic 0.589ns (6.741%)  route 8.148ns (93.259%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.086ns = ( 217.083 - 209.997 ) 
    Source Clock Delay      (SCD):    2.189ns = ( 210.519 - 208.330 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)  208.330   208.330 r  
    SLICE_X51Y96         FDRE                         0.000   208.330 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584   208.914    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   208.995 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.524   210.519    omsp_system_radio_inst/gpio_0/dco_clk
    SLICE_X39Y42         FDCE                                         r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.379   210.898 r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/Q
                         net (fo=3, routed)           4.532   215.430    omsp_system_radio_inst/gpio_0/Q[3]
    SLICE_X39Y41         LUT2 (Prop_lut2_I1_O)        0.105   215.535 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           2.377   217.912    leon3_system_1/rst1/rst
    SLICE_X58Y40         LUT1 (Prop_lut1_I0_O)        0.105   218.017 f  leon3_system_1/rst1/async.r[4]_i_1/O
                         net (fo=6, routed)           1.239   219.256    leon3_system_1/rst1/async.r[4]_i_1_n_0
    SLICE_X58Y38         FDCE                                         f  leon3_system_1/rst1/async.r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                    209.997   209.997 r  
    P15                                               0.000   209.997 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000   209.997    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344   211.341 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019   212.359    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073   212.432 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371   213.803    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   213.880 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311   215.191    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073   215.264 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958   216.222    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069   216.291 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685   216.976    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749   214.227 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381   215.609    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   215.686 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.397   217.083    leon3_system_1/rst1/async.rstoutl_reg_0
    SLICE_X58Y38         FDCE                                         r  leon3_system_1/rst1/async.r_reg[0]/C
                         clock pessimism              0.000   217.083    
                         clock uncertainty           -0.174   216.909    
    SLICE_X58Y38         FDCE (Recov_fdce_C_CLR)     -0.292   216.617    leon3_system_1/rst1/async.r_reg[0]
  -------------------------------------------------------------------
                         required time                        216.617    
                         arrival time                        -219.256    
  -------------------------------------------------------------------
                         slack                                 -2.639    

Slack (VIOLATED) :        -2.639ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            leon3_system_1/rst1/async.r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_pll_i rise@209.997ns - dco_clk rise@208.330ns)
  Data Path Delay:        8.737ns  (logic 0.589ns (6.741%)  route 8.148ns (93.259%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.086ns = ( 217.083 - 209.997 ) 
    Source Clock Delay      (SCD):    2.189ns = ( 210.519 - 208.330 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)  208.330   208.330 r  
    SLICE_X51Y96         FDRE                         0.000   208.330 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584   208.914    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   208.995 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.524   210.519    omsp_system_radio_inst/gpio_0/dco_clk
    SLICE_X39Y42         FDCE                                         r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.379   210.898 r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/Q
                         net (fo=3, routed)           4.532   215.430    omsp_system_radio_inst/gpio_0/Q[3]
    SLICE_X39Y41         LUT2 (Prop_lut2_I1_O)        0.105   215.535 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           2.377   217.912    leon3_system_1/rst1/rst
    SLICE_X58Y40         LUT1 (Prop_lut1_I0_O)        0.105   218.017 f  leon3_system_1/rst1/async.r[4]_i_1/O
                         net (fo=6, routed)           1.239   219.256    leon3_system_1/rst1/async.r[4]_i_1_n_0
    SLICE_X58Y38         FDCE                                         f  leon3_system_1/rst1/async.r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                    209.997   209.997 r  
    P15                                               0.000   209.997 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000   209.997    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344   211.341 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.019   212.359    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073   212.432 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.371   213.803    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   213.880 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.311   215.191    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073   215.264 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958   216.222    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069   216.291 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685   216.976    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749   214.227 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381   215.609    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   215.686 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.397   217.083    leon3_system_1/rst1/async.rstoutl_reg_0
    SLICE_X58Y38         FDCE                                         r  leon3_system_1/rst1/async.r_reg[4]/C
                         clock pessimism              0.000   217.083    
                         clock uncertainty           -0.174   216.909    
    SLICE_X58Y38         FDCE (Recov_fdce_C_CLR)     -0.292   216.617    leon3_system_1/rst1/async.r_reg[4]
  -------------------------------------------------------------------
                         required time                        216.617    
                         arrival time                        -219.256    
  -------------------------------------------------------------------
                         slack                                 -2.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.640ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            leon3_system_1/rst1/async.r_reg[0]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 0.472ns (6.476%)  route 6.817ns (93.524%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        5.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.623ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520     0.520    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.597 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.408     2.005    omsp_system_radio_inst/gpio_0/dco_clk
    SLICE_X33Y41         FDCE                                         r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.304     2.309 r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/Q
                         net (fo=3, routed)           3.714     6.023    omsp_system_radio_inst/gpio_0/p2dir_reg[7]_0[3]
    SLICE_X39Y41         LUT2 (Prop_lut2_I0_O)        0.084     6.107 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           2.030     8.136    leon3_system_1/rst1/rst
    SLICE_X58Y40         LUT1 (Prop_lut1_I0_O)        0.084     8.220 f  leon3_system_1/rst1/async.r[4]_i_1/O
                         net (fo=6, routed)           1.073     9.294    leon3_system_1/rst1/async.r[4]_i_1_n_0
    SLICE_X58Y38         FDCE                                         f  leon3_system_1/rst1/async.r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.516     7.623    leon3_system_1/rst1/async.rstoutl_reg_0
    SLICE_X58Y38         FDCE                                         r  leon3_system_1/rst1/async.r_reg[0]/C
                         clock pessimism              0.000     7.623    
                         clock uncertainty            0.174     7.796    
    SLICE_X58Y38         FDCE (Remov_fdce_C_CLR)     -0.142     7.654    leon3_system_1/rst1/async.r_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.654    
                         arrival time                           9.294    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.640ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            leon3_system_1/rst1/async.r_reg[1]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 0.472ns (6.476%)  route 6.817ns (93.524%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        5.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.623ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520     0.520    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.597 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.408     2.005    omsp_system_radio_inst/gpio_0/dco_clk
    SLICE_X33Y41         FDCE                                         r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.304     2.309 r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/Q
                         net (fo=3, routed)           3.714     6.023    omsp_system_radio_inst/gpio_0/p2dir_reg[7]_0[3]
    SLICE_X39Y41         LUT2 (Prop_lut2_I0_O)        0.084     6.107 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           2.030     8.136    leon3_system_1/rst1/rst
    SLICE_X58Y40         LUT1 (Prop_lut1_I0_O)        0.084     8.220 f  leon3_system_1/rst1/async.r[4]_i_1/O
                         net (fo=6, routed)           1.073     9.294    leon3_system_1/rst1/async.r[4]_i_1_n_0
    SLICE_X58Y38         FDCE                                         f  leon3_system_1/rst1/async.r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.516     7.623    leon3_system_1/rst1/async.rstoutl_reg_0
    SLICE_X58Y38         FDCE                                         r  leon3_system_1/rst1/async.r_reg[1]/C
                         clock pessimism              0.000     7.623    
                         clock uncertainty            0.174     7.796    
    SLICE_X58Y38         FDCE (Remov_fdce_C_CLR)     -0.142     7.654    leon3_system_1/rst1/async.r_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.654    
                         arrival time                           9.294    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.640ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            leon3_system_1/rst1/async.r_reg[2]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 0.472ns (6.476%)  route 6.817ns (93.524%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        5.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.623ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520     0.520    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.597 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.408     2.005    omsp_system_radio_inst/gpio_0/dco_clk
    SLICE_X33Y41         FDCE                                         r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.304     2.309 r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/Q
                         net (fo=3, routed)           3.714     6.023    omsp_system_radio_inst/gpio_0/p2dir_reg[7]_0[3]
    SLICE_X39Y41         LUT2 (Prop_lut2_I0_O)        0.084     6.107 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           2.030     8.136    leon3_system_1/rst1/rst
    SLICE_X58Y40         LUT1 (Prop_lut1_I0_O)        0.084     8.220 f  leon3_system_1/rst1/async.r[4]_i_1/O
                         net (fo=6, routed)           1.073     9.294    leon3_system_1/rst1/async.r[4]_i_1_n_0
    SLICE_X58Y38         FDCE                                         f  leon3_system_1/rst1/async.r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.516     7.623    leon3_system_1/rst1/async.rstoutl_reg_0
    SLICE_X58Y38         FDCE                                         r  leon3_system_1/rst1/async.r_reg[2]/C
                         clock pessimism              0.000     7.623    
                         clock uncertainty            0.174     7.796    
    SLICE_X58Y38         FDCE (Remov_fdce_C_CLR)     -0.142     7.654    leon3_system_1/rst1/async.r_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.654    
                         arrival time                           9.294    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.640ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            leon3_system_1/rst1/async.r_reg[3]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 0.472ns (6.476%)  route 6.817ns (93.524%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        5.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.623ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520     0.520    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.597 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.408     2.005    omsp_system_radio_inst/gpio_0/dco_clk
    SLICE_X33Y41         FDCE                                         r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.304     2.309 r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/Q
                         net (fo=3, routed)           3.714     6.023    omsp_system_radio_inst/gpio_0/p2dir_reg[7]_0[3]
    SLICE_X39Y41         LUT2 (Prop_lut2_I0_O)        0.084     6.107 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           2.030     8.136    leon3_system_1/rst1/rst
    SLICE_X58Y40         LUT1 (Prop_lut1_I0_O)        0.084     8.220 f  leon3_system_1/rst1/async.r[4]_i_1/O
                         net (fo=6, routed)           1.073     9.294    leon3_system_1/rst1/async.r[4]_i_1_n_0
    SLICE_X58Y38         FDCE                                         f  leon3_system_1/rst1/async.r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.516     7.623    leon3_system_1/rst1/async.rstoutl_reg_0
    SLICE_X58Y38         FDCE                                         r  leon3_system_1/rst1/async.r_reg[3]/C
                         clock pessimism              0.000     7.623    
                         clock uncertainty            0.174     7.796    
    SLICE_X58Y38         FDCE (Remov_fdce_C_CLR)     -0.142     7.654    leon3_system_1/rst1/async.r_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.654    
                         arrival time                           9.294    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.640ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            leon3_system_1/rst1/async.r_reg[4]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 0.472ns (6.476%)  route 6.817ns (93.524%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        5.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.623ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520     0.520    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.597 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.408     2.005    omsp_system_radio_inst/gpio_0/dco_clk
    SLICE_X33Y41         FDCE                                         r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.304     2.309 r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/Q
                         net (fo=3, routed)           3.714     6.023    omsp_system_radio_inst/gpio_0/p2dir_reg[7]_0[3]
    SLICE_X39Y41         LUT2 (Prop_lut2_I0_O)        0.084     6.107 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           2.030     8.136    leon3_system_1/rst1/rst
    SLICE_X58Y40         LUT1 (Prop_lut1_I0_O)        0.084     8.220 f  leon3_system_1/rst1/async.r[4]_i_1/O
                         net (fo=6, routed)           1.073     9.294    leon3_system_1/rst1/async.r[4]_i_1_n_0
    SLICE_X58Y38         FDCE                                         f  leon3_system_1/rst1/async.r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.516     7.623    leon3_system_1/rst1/async.rstoutl_reg_0
    SLICE_X58Y38         FDCE                                         r  leon3_system_1/rst1/async.r_reg[4]/C
                         clock pessimism              0.000     7.623    
                         clock uncertainty            0.174     7.796    
    SLICE_X58Y38         FDCE (Remov_fdce_C_CLR)     -0.142     7.654    leon3_system_1/rst1/async.r_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.654    
                         arrival time                           9.294    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.640ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            leon3_system_1/rst1/async.rstoutl_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 0.472ns (6.476%)  route 6.817ns (93.524%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        5.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.623ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520     0.520    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.597 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.408     2.005    omsp_system_radio_inst/gpio_0/dco_clk
    SLICE_X33Y41         FDCE                                         r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.304     2.309 r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/Q
                         net (fo=3, routed)           3.714     6.023    omsp_system_radio_inst/gpio_0/p2dir_reg[7]_0[3]
    SLICE_X39Y41         LUT2 (Prop_lut2_I0_O)        0.084     6.107 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           2.030     8.136    leon3_system_1/rst1/rst
    SLICE_X58Y40         LUT1 (Prop_lut1_I0_O)        0.084     8.220 f  leon3_system_1/rst1/async.r[4]_i_1/O
                         net (fo=6, routed)           1.073     9.294    leon3_system_1/rst1/async.r[4]_i_1_n_0
    SLICE_X58Y38         FDCE                                         f  leon3_system_1/rst1/async.rstoutl_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.080     2.490    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.567 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.439     4.006    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.087 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.417     5.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     6.671    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     6.777 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     7.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     4.577 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.026    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.107 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       1.516     7.623    leon3_system_1/rst1/async.rstoutl_reg_0
    SLICE_X58Y38         FDCE                                         r  leon3_system_1/rst1/async.rstoutl_reg/C
                         clock pessimism              0.000     7.623    
                         clock uncertainty            0.174     7.796    
    SLICE_X58Y38         FDCE (Remov_fdce_C_CLR)     -0.142     7.654    leon3_system_1/rst1/async.rstoutl_reg
  -------------------------------------------------------------------
                         required time                         -7.654    
                         arrival time                           9.294    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.721ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            leon3_system_1/rst0/async.r_reg[3]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.229ns (5.287%)  route 4.102ns (94.713%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.492ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.265     0.265    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.291 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.631     0.922    omsp_system_radio_inst/gpio_0/dco_clk
    SLICE_X39Y42         FDCE                                         r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.141     1.063 r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/Q
                         net (fo=3, routed)           2.164     3.227    omsp_system_radio_inst/gpio_0/Q[3]
    SLICE_X39Y41         LUT2 (Prop_lut2_I1_O)        0.045     3.272 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           1.282     4.554    leon3_system_1/rst0/rst_0
    SLICE_X58Y40         LUT1 (Prop_lut1_I0_O)        0.043     4.597 f  leon3_system_1/rst0/async.r[4]_i_1__0/O
                         net (fo=8, routed)           0.657     5.254    leon3_system_1/rst0/async.r[4]_i_1__0_n_0
    SLICE_X58Y39         FDCE                                         f  leon3_system_1/rst0/async.r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.905     3.492    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.r_reg[3]/C
                         clock pessimism              0.000     3.492    
                         clock uncertainty            0.174     3.665    
    SLICE_X58Y39         FDCE (Remov_fdce_C_CLR)     -0.133     3.532    leon3_system_1/rst0/async.r_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.532    
                         arrival time                           5.254    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.721ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            leon3_system_1/rst0/async.r_reg[4]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.229ns (5.287%)  route 4.102ns (94.713%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.492ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.265     0.265    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.291 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.631     0.922    omsp_system_radio_inst/gpio_0/dco_clk
    SLICE_X39Y42         FDCE                                         r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.141     1.063 r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/Q
                         net (fo=3, routed)           2.164     3.227    omsp_system_radio_inst/gpio_0/Q[3]
    SLICE_X39Y41         LUT2 (Prop_lut2_I1_O)        0.045     3.272 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           1.282     4.554    leon3_system_1/rst0/rst_0
    SLICE_X58Y40         LUT1 (Prop_lut1_I0_O)        0.043     4.597 f  leon3_system_1/rst0/async.r[4]_i_1__0/O
                         net (fo=8, routed)           0.657     5.254    leon3_system_1/rst0/async.r[4]_i_1__0_n_0
    SLICE_X58Y39         FDCE                                         f  leon3_system_1/rst0/async.r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.905     3.492    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.r_reg[4]/C
                         clock pessimism              0.000     3.492    
                         clock uncertainty            0.174     3.665    
    SLICE_X58Y39         FDCE (Remov_fdce_C_CLR)     -0.133     3.532    leon3_system_1/rst0/async.r_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.532    
                         arrival time                           5.254    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.721ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            leon3_system_1/rst0/async.rstoutl_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.229ns (5.287%)  route 4.102ns (94.713%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.492ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.265     0.265    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.291 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.631     0.922    omsp_system_radio_inst/gpio_0/dco_clk
    SLICE_X39Y42         FDCE                                         r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.141     1.063 r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/Q
                         net (fo=3, routed)           2.164     3.227    omsp_system_radio_inst/gpio_0/Q[3]
    SLICE_X39Y41         LUT2 (Prop_lut2_I1_O)        0.045     3.272 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           1.282     4.554    leon3_system_1/rst0/rst_0
    SLICE_X58Y40         LUT1 (Prop_lut1_I0_O)        0.043     4.597 f  leon3_system_1/rst0/async.r[4]_i_1__0/O
                         net (fo=8, routed)           0.657     5.254    leon3_system_1/rst0/async.r[4]_i_1__0_n_0
    SLICE_X58Y39         FDCE                                         f  leon3_system_1/rst0/async.rstoutl_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.905     3.492    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
                         clock pessimism              0.000     3.492    
                         clock uncertainty            0.174     3.665    
    SLICE_X58Y39         FDCE (Remov_fdce_C_CLR)     -0.133     3.532    leon3_system_1/rst0/async.rstoutl_reg
  -------------------------------------------------------------------
                         required time                         -3.532    
                         arrival time                           5.254    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.721ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            leon3_system_1/rst0/async.rstoutl_reg_lopt_replica/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.229ns (5.287%)  route 4.102ns (94.713%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.492ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.265     0.265    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.291 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.631     0.922    omsp_system_radio_inst/gpio_0/dco_clk
    SLICE_X39Y42         FDCE                                         r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.141     1.063 r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/Q
                         net (fo=3, routed)           2.164     3.227    omsp_system_radio_inst/gpio_0/Q[3]
    SLICE_X39Y41         LUT2 (Prop_lut2_I1_O)        0.045     3.272 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           1.282     4.554    leon3_system_1/rst0/rst_0
    SLICE_X58Y40         LUT1 (Prop_lut1_I0_O)        0.043     4.597 f  leon3_system_1/rst0/async.r[4]_i_1__0/O
                         net (fo=8, routed)           0.657     5.254    leon3_system_1/rst0/async.r[4]_i_1__0_n_0
    SLICE_X58Y39         FDCE                                         f  leon3_system_1/rst0/async.rstoutl_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.481     0.916    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.969 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.556     1.524    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.553 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.831     2.384    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.437 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     2.917 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.015 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.558    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.587 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11833, routed)       0.905     3.492    leon3_system_1/rst0/async.rstoutl_reg_5
    SLICE_X58Y39         FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg_lopt_replica/C
                         clock pessimism              0.000     3.492    
                         clock uncertainty            0.174     3.665    
    SLICE_X58Y39         FDCE (Remov_fdce_C_CLR)     -0.133     3.532    leon3_system_1/rst0/async.rstoutl_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -3.532    
                         arrival time                           5.254    
  -------------------------------------------------------------------
                         slack                                  1.721    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dco_clk
  To Clock:  dco_clk

Setup :            0  Failing Endpoints,  Worst Slack       33.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.756ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/watchdog_0/wdtcnt_reg[0]/CLR
                            (recovery check against rising-edge clock dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.666ns  (dco_clk rise@41.666ns - dco_clk rise@0.000ns)
  Data Path Delay:        7.509ns  (logic 0.590ns (7.857%)  route 6.919ns (92.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 43.666 - 41.666 ) 
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584     0.584    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.665 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.511     2.176    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/dco_clk
    SLICE_X45Y30         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDCE (Prop_fdce_C_Q)         0.348     2.524 r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/Q
                         net (fo=6, routed)           0.980     3.504    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/Q[0]
    SLICE_X46Y26         LUT1 (Prop_lut1_I0_O)        0.242     3.746 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/bcsctl1[5]_i_2/O
                         net (fo=1118, routed)        5.939     9.685    omsp_system_radio_inst/openMSP430_0/watchdog_0/AR[0]
    SLICE_X32Y33         FDCE                                         f  omsp_system_radio_inst/openMSP430_0/watchdog_0/wdtcnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)   41.666    41.666 r  
    SLICE_X51Y96         FDRE                         0.000    41.666 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520    42.186    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.263 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.403    43.666    omsp_system_radio_inst/openMSP430_0/watchdog_0/dco_clk
    SLICE_X32Y33         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/watchdog_0/wdtcnt_reg[0]/C
                         clock pessimism              0.141    43.807    
                         clock uncertainty           -0.035    43.772    
    SLICE_X32Y33         FDCE (Recov_fdce_C_CLR)     -0.331    43.441    omsp_system_radio_inst/openMSP430_0/watchdog_0/wdtcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         43.441    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                 33.756    

Slack (MET) :             33.756ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/watchdog_0/wdtcnt_reg[1]/CLR
                            (recovery check against rising-edge clock dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.666ns  (dco_clk rise@41.666ns - dco_clk rise@0.000ns)
  Data Path Delay:        7.509ns  (logic 0.590ns (7.857%)  route 6.919ns (92.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 43.666 - 41.666 ) 
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584     0.584    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.665 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.511     2.176    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/dco_clk
    SLICE_X45Y30         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDCE (Prop_fdce_C_Q)         0.348     2.524 r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/Q
                         net (fo=6, routed)           0.980     3.504    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/Q[0]
    SLICE_X46Y26         LUT1 (Prop_lut1_I0_O)        0.242     3.746 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/bcsctl1[5]_i_2/O
                         net (fo=1118, routed)        5.939     9.685    omsp_system_radio_inst/openMSP430_0/watchdog_0/AR[0]
    SLICE_X32Y33         FDCE                                         f  omsp_system_radio_inst/openMSP430_0/watchdog_0/wdtcnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)   41.666    41.666 r  
    SLICE_X51Y96         FDRE                         0.000    41.666 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520    42.186    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.263 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.403    43.666    omsp_system_radio_inst/openMSP430_0/watchdog_0/dco_clk
    SLICE_X32Y33         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/watchdog_0/wdtcnt_reg[1]/C
                         clock pessimism              0.141    43.807    
                         clock uncertainty           -0.035    43.772    
    SLICE_X32Y33         FDCE (Recov_fdce_C_CLR)     -0.331    43.441    omsp_system_radio_inst/openMSP430_0/watchdog_0/wdtcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         43.441    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                 33.756    

Slack (MET) :             33.756ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/watchdog_0/wdtcnt_reg[2]/CLR
                            (recovery check against rising-edge clock dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.666ns  (dco_clk rise@41.666ns - dco_clk rise@0.000ns)
  Data Path Delay:        7.509ns  (logic 0.590ns (7.857%)  route 6.919ns (92.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 43.666 - 41.666 ) 
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584     0.584    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.665 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.511     2.176    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/dco_clk
    SLICE_X45Y30         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDCE (Prop_fdce_C_Q)         0.348     2.524 r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/Q
                         net (fo=6, routed)           0.980     3.504    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/Q[0]
    SLICE_X46Y26         LUT1 (Prop_lut1_I0_O)        0.242     3.746 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/bcsctl1[5]_i_2/O
                         net (fo=1118, routed)        5.939     9.685    omsp_system_radio_inst/openMSP430_0/watchdog_0/AR[0]
    SLICE_X32Y33         FDCE                                         f  omsp_system_radio_inst/openMSP430_0/watchdog_0/wdtcnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)   41.666    41.666 r  
    SLICE_X51Y96         FDRE                         0.000    41.666 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520    42.186    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.263 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.403    43.666    omsp_system_radio_inst/openMSP430_0/watchdog_0/dco_clk
    SLICE_X32Y33         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/watchdog_0/wdtcnt_reg[2]/C
                         clock pessimism              0.141    43.807    
                         clock uncertainty           -0.035    43.772    
    SLICE_X32Y33         FDCE (Recov_fdce_C_CLR)     -0.331    43.441    omsp_system_radio_inst/openMSP430_0/watchdog_0/wdtcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         43.441    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                 33.756    

Slack (MET) :             33.756ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/watchdog_0/wdtcnt_reg[3]/CLR
                            (recovery check against rising-edge clock dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.666ns  (dco_clk rise@41.666ns - dco_clk rise@0.000ns)
  Data Path Delay:        7.509ns  (logic 0.590ns (7.857%)  route 6.919ns (92.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 43.666 - 41.666 ) 
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584     0.584    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.665 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.511     2.176    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/dco_clk
    SLICE_X45Y30         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDCE (Prop_fdce_C_Q)         0.348     2.524 r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/Q
                         net (fo=6, routed)           0.980     3.504    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/Q[0]
    SLICE_X46Y26         LUT1 (Prop_lut1_I0_O)        0.242     3.746 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/bcsctl1[5]_i_2/O
                         net (fo=1118, routed)        5.939     9.685    omsp_system_radio_inst/openMSP430_0/watchdog_0/AR[0]
    SLICE_X32Y33         FDCE                                         f  omsp_system_radio_inst/openMSP430_0/watchdog_0/wdtcnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)   41.666    41.666 r  
    SLICE_X51Y96         FDRE                         0.000    41.666 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520    42.186    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.263 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.403    43.666    omsp_system_radio_inst/openMSP430_0/watchdog_0/dco_clk
    SLICE_X32Y33         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/watchdog_0/wdtcnt_reg[3]/C
                         clock pessimism              0.141    43.807    
                         clock uncertainty           -0.035    43.772    
    SLICE_X32Y33         FDCE (Recov_fdce_C_CLR)     -0.331    43.441    omsp_system_radio_inst/openMSP430_0/watchdog_0/wdtcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         43.441    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                 33.756    

Slack (MET) :             33.756ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/watchdog_0/wdtcnt_reg[4]/CLR
                            (recovery check against rising-edge clock dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.666ns  (dco_clk rise@41.666ns - dco_clk rise@0.000ns)
  Data Path Delay:        7.509ns  (logic 0.590ns (7.857%)  route 6.919ns (92.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 43.666 - 41.666 ) 
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584     0.584    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.665 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.511     2.176    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/dco_clk
    SLICE_X45Y30         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDCE (Prop_fdce_C_Q)         0.348     2.524 r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/Q
                         net (fo=6, routed)           0.980     3.504    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/Q[0]
    SLICE_X46Y26         LUT1 (Prop_lut1_I0_O)        0.242     3.746 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/bcsctl1[5]_i_2/O
                         net (fo=1118, routed)        5.939     9.685    omsp_system_radio_inst/openMSP430_0/watchdog_0/AR[0]
    SLICE_X32Y33         FDCE                                         f  omsp_system_radio_inst/openMSP430_0/watchdog_0/wdtcnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)   41.666    41.666 r  
    SLICE_X51Y96         FDRE                         0.000    41.666 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520    42.186    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.263 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.403    43.666    omsp_system_radio_inst/openMSP430_0/watchdog_0/dco_clk
    SLICE_X32Y33         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/watchdog_0/wdtcnt_reg[4]/C
                         clock pessimism              0.141    43.807    
                         clock uncertainty           -0.035    43.772    
    SLICE_X32Y33         FDCE (Recov_fdce_C_CLR)     -0.331    43.441    omsp_system_radio_inst/openMSP430_0/watchdog_0/wdtcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         43.441    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                 33.756    

Slack (MET) :             33.756ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/watchdog_0/wdtcnt_reg[5]/CLR
                            (recovery check against rising-edge clock dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.666ns  (dco_clk rise@41.666ns - dco_clk rise@0.000ns)
  Data Path Delay:        7.509ns  (logic 0.590ns (7.857%)  route 6.919ns (92.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 43.666 - 41.666 ) 
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584     0.584    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.665 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.511     2.176    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/dco_clk
    SLICE_X45Y30         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDCE (Prop_fdce_C_Q)         0.348     2.524 r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/Q
                         net (fo=6, routed)           0.980     3.504    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/Q[0]
    SLICE_X46Y26         LUT1 (Prop_lut1_I0_O)        0.242     3.746 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/bcsctl1[5]_i_2/O
                         net (fo=1118, routed)        5.939     9.685    omsp_system_radio_inst/openMSP430_0/watchdog_0/AR[0]
    SLICE_X32Y33         FDCE                                         f  omsp_system_radio_inst/openMSP430_0/watchdog_0/wdtcnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)   41.666    41.666 r  
    SLICE_X51Y96         FDRE                         0.000    41.666 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520    42.186    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.263 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.403    43.666    omsp_system_radio_inst/openMSP430_0/watchdog_0/dco_clk
    SLICE_X32Y33         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/watchdog_0/wdtcnt_reg[5]/C
                         clock pessimism              0.141    43.807    
                         clock uncertainty           -0.035    43.772    
    SLICE_X32Y33         FDCE (Recov_fdce_C_CLR)     -0.331    43.441    omsp_system_radio_inst/openMSP430_0/watchdog_0/wdtcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         43.441    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                 33.756    

Slack (MET) :             33.991ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/clock_module_0/smclk_div_reg[0]/CLR
                            (recovery check against rising-edge clock dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.666ns  (dco_clk rise@41.666ns - dco_clk rise@0.000ns)
  Data Path Delay:        7.275ns  (logic 0.590ns (8.110%)  route 6.685ns (91.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 43.667 - 41.666 ) 
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584     0.584    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.665 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.511     2.176    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/dco_clk
    SLICE_X45Y30         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDCE (Prop_fdce_C_Q)         0.348     2.524 r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/Q
                         net (fo=6, routed)           0.980     3.504    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/Q[0]
    SLICE_X46Y26         LUT1 (Prop_lut1_I0_O)        0.242     3.746 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/bcsctl1[5]_i_2/O
                         net (fo=1118, routed)        5.705     9.451    omsp_system_radio_inst/openMSP430_0/clock_module_0/AR[0]
    SLICE_X28Y33         FDCE                                         f  omsp_system_radio_inst/openMSP430_0/clock_module_0/smclk_div_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)   41.666    41.666 r  
    SLICE_X51Y96         FDRE                         0.000    41.666 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520    42.186    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.263 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.404    43.667    omsp_system_radio_inst/openMSP430_0/clock_module_0/dco_clk
    SLICE_X28Y33         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/smclk_div_reg[0]/C
                         clock pessimism              0.141    43.808    
                         clock uncertainty           -0.035    43.773    
    SLICE_X28Y33         FDCE (Recov_fdce_C_CLR)     -0.331    43.442    omsp_system_radio_inst/openMSP430_0/clock_module_0/smclk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         43.442    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                 33.991    

Slack (MET) :             33.991ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/clock_module_0/smclk_div_reg[1]/CLR
                            (recovery check against rising-edge clock dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.666ns  (dco_clk rise@41.666ns - dco_clk rise@0.000ns)
  Data Path Delay:        7.275ns  (logic 0.590ns (8.110%)  route 6.685ns (91.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 43.667 - 41.666 ) 
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584     0.584    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.665 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.511     2.176    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/dco_clk
    SLICE_X45Y30         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDCE (Prop_fdce_C_Q)         0.348     2.524 r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/Q
                         net (fo=6, routed)           0.980     3.504    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/Q[0]
    SLICE_X46Y26         LUT1 (Prop_lut1_I0_O)        0.242     3.746 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/bcsctl1[5]_i_2/O
                         net (fo=1118, routed)        5.705     9.451    omsp_system_radio_inst/openMSP430_0/clock_module_0/AR[0]
    SLICE_X28Y33         FDCE                                         f  omsp_system_radio_inst/openMSP430_0/clock_module_0/smclk_div_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)   41.666    41.666 r  
    SLICE_X51Y96         FDRE                         0.000    41.666 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520    42.186    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.263 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.404    43.667    omsp_system_radio_inst/openMSP430_0/clock_module_0/dco_clk
    SLICE_X28Y33         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/smclk_div_reg[1]/C
                         clock pessimism              0.141    43.808    
                         clock uncertainty           -0.035    43.773    
    SLICE_X28Y33         FDCE (Recov_fdce_C_CLR)     -0.331    43.442    omsp_system_radio_inst/openMSP430_0/clock_module_0/smclk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         43.442    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                 33.991    

Slack (MET) :             33.991ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/clock_module_0/smclk_en_reg/CLR
                            (recovery check against rising-edge clock dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.666ns  (dco_clk rise@41.666ns - dco_clk rise@0.000ns)
  Data Path Delay:        7.275ns  (logic 0.590ns (8.110%)  route 6.685ns (91.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 43.667 - 41.666 ) 
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584     0.584    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.665 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.511     2.176    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/dco_clk
    SLICE_X45Y30         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDCE (Prop_fdce_C_Q)         0.348     2.524 r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/Q
                         net (fo=6, routed)           0.980     3.504    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/Q[0]
    SLICE_X46Y26         LUT1 (Prop_lut1_I0_O)        0.242     3.746 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/bcsctl1[5]_i_2/O
                         net (fo=1118, routed)        5.705     9.451    omsp_system_radio_inst/openMSP430_0/clock_module_0/AR[0]
    SLICE_X28Y33         FDCE                                         f  omsp_system_radio_inst/openMSP430_0/clock_module_0/smclk_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)   41.666    41.666 r  
    SLICE_X51Y96         FDRE                         0.000    41.666 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520    42.186    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.263 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.404    43.667    omsp_system_radio_inst/openMSP430_0/clock_module_0/dco_clk
    SLICE_X28Y33         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/smclk_en_reg/C
                         clock pessimism              0.141    43.808    
                         clock uncertainty           -0.035    43.773    
    SLICE_X28Y33         FDCE (Recov_fdce_C_CLR)     -0.331    43.442    omsp_system_radio_inst/openMSP430_0/clock_module_0/smclk_en_reg
  -------------------------------------------------------------------
                         required time                         43.442    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                 33.991    

Slack (MET) :             33.994ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/clock_module_0/smclk_div_reg[2]/CLR
                            (recovery check against rising-edge clock dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.666ns  (dco_clk rise@41.666ns - dco_clk rise@0.000ns)
  Data Path Delay:        7.271ns  (logic 0.590ns (8.114%)  route 6.681ns (91.886%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 43.667 - 41.666 ) 
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.584     0.584    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.665 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.511     2.176    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/dco_clk
    SLICE_X45Y30         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDCE (Prop_fdce_C_Q)         0.348     2.524 r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/Q
                         net (fo=6, routed)           0.980     3.504    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/Q[0]
    SLICE_X46Y26         LUT1 (Prop_lut1_I0_O)        0.242     3.746 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/bcsctl1[5]_i_2/O
                         net (fo=1118, routed)        5.701     9.448    omsp_system_radio_inst/openMSP430_0/clock_module_0/AR[0]
    SLICE_X29Y33         FDCE                                         f  omsp_system_radio_inst/openMSP430_0/clock_module_0/smclk_div_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)   41.666    41.666 r  
    SLICE_X51Y96         FDRE                         0.000    41.666 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.520    42.186    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.263 r  buf_sys_clock/O
                         net (fo=1415, routed)        1.404    43.667    omsp_system_radio_inst/openMSP430_0/clock_module_0/dco_clk
    SLICE_X29Y33         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/smclk_div_reg[2]/C
                         clock pessimism              0.141    43.808    
                         clock uncertainty           -0.035    43.773    
    SLICE_X29Y33         FDCE (Recov_fdce_C_CLR)     -0.331    43.442    omsp_system_radio_inst/openMSP430_0/clock_module_0/smclk_div_reg[2]
  -------------------------------------------------------------------
                         required time                         43.442    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                 33.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst_noscan_reg/C
                            (rising edge-triggered cell FDRE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/xfer_bit_reg[0]/CLR
                            (removal check against rising-edge clock dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dco_clk rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.958%)  route 0.262ns (65.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.265     0.265    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.291 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.624     0.915    omsp_system_radio_inst/openMSP430_0/clock_module_0/dco_clk
    SLICE_X47Y32         FDRE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst_noscan_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141     1.056 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst_noscan_reg/Q
                         net (fo=127, routed)         0.262     1.319    omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/dbg_rst
    SLICE_X46Y31         FDCE                                         f  omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/xfer_bit_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.299     0.299    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.328 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.896     1.224    omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/dco_clk
    SLICE_X46Y31         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/xfer_bit_reg[0]/C
                         clock pessimism             -0.295     0.928    
    SLICE_X46Y31         FDCE (Remov_fdce_C_CLR)     -0.067     0.861    omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/xfer_bit_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst_noscan_reg/C
                            (rising edge-triggered cell FDRE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/xfer_bit_reg[1]/CLR
                            (removal check against rising-edge clock dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dco_clk rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.958%)  route 0.262ns (65.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.265     0.265    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.291 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.624     0.915    omsp_system_radio_inst/openMSP430_0/clock_module_0/dco_clk
    SLICE_X47Y32         FDRE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst_noscan_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141     1.056 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst_noscan_reg/Q
                         net (fo=127, routed)         0.262     1.319    omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/dbg_rst
    SLICE_X46Y31         FDCE                                         f  omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/xfer_bit_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.299     0.299    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.328 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.896     1.224    omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/dco_clk
    SLICE_X46Y31         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/xfer_bit_reg[1]/C
                         clock pessimism             -0.295     0.928    
    SLICE_X46Y31         FDCE (Remov_fdce_C_CLR)     -0.067     0.861    omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/xfer_bit_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst_noscan_reg/C
                            (rising edge-triggered cell FDRE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/xfer_bit_reg[2]/CLR
                            (removal check against rising-edge clock dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dco_clk rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.958%)  route 0.262ns (65.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.265     0.265    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.291 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.624     0.915    omsp_system_radio_inst/openMSP430_0/clock_module_0/dco_clk
    SLICE_X47Y32         FDRE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst_noscan_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141     1.056 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst_noscan_reg/Q
                         net (fo=127, routed)         0.262     1.319    omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/dbg_rst
    SLICE_X47Y31         FDCE                                         f  omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/xfer_bit_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.299     0.299    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.328 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.896     1.224    omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/dco_clk
    SLICE_X47Y31         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/xfer_bit_reg[2]/C
                         clock pessimism             -0.295     0.928    
    SLICE_X47Y31         FDCE (Remov_fdce_C_CLR)     -0.092     0.836    omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/xfer_bit_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst_noscan_reg/C
                            (rising edge-triggered cell FDRE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/xfer_bit_reg[3]/CLR
                            (removal check against rising-edge clock dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dco_clk rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.958%)  route 0.262ns (65.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.265     0.265    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.291 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.624     0.915    omsp_system_radio_inst/openMSP430_0/clock_module_0/dco_clk
    SLICE_X47Y32         FDRE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst_noscan_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141     1.056 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst_noscan_reg/Q
                         net (fo=127, routed)         0.262     1.319    omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/dbg_rst
    SLICE_X47Y31         FDCE                                         f  omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/xfer_bit_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.299     0.299    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.328 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.896     1.224    omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/dco_clk
    SLICE_X47Y31         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/xfer_bit_reg[3]/C
                         clock pessimism             -0.295     0.928    
    SLICE_X47Y31         FDCE (Remov_fdce_C_CLR)     -0.092     0.836    omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/xfer_bit_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/openMSP430_0/watchdog_0/wdt_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[0]/CLR
                            (removal check against rising-edge clock dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dco_clk rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.789%)  route 0.317ns (69.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.265     0.265    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.291 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.632     0.923    omsp_system_radio_inst/openMSP430_0/watchdog_0/dco_clk
    SLICE_X32Y36         FDRE                                         r  omsp_system_radio_inst/openMSP430_0/watchdog_0/wdt_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.141     1.064 f  omsp_system_radio_inst/openMSP430_0/watchdog_0/wdt_reset_reg/Q
                         net (fo=2, routed)           0.317     1.381    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[0]_1[0]
    SLICE_X45Y30         FDCE                                         f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.299     0.299    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.328 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.897     1.225    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/dco_clk
    SLICE_X45Y30         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[0]/C
                         clock pessimism             -0.274     0.950    
    SLICE_X45Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.858    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/openMSP430_0/watchdog_0/wdt_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/CLR
                            (removal check against rising-edge clock dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dco_clk rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.789%)  route 0.317ns (69.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.265     0.265    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.291 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.632     0.923    omsp_system_radio_inst/openMSP430_0/watchdog_0/dco_clk
    SLICE_X32Y36         FDRE                                         r  omsp_system_radio_inst/openMSP430_0/watchdog_0/wdt_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.141     1.064 f  omsp_system_radio_inst/openMSP430_0/watchdog_0/wdt_reset_reg/Q
                         net (fo=2, routed)           0.317     1.381    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[0]_1[0]
    SLICE_X45Y30         FDCE                                         f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.299     0.299    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.328 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.897     1.225    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/dco_clk
    SLICE_X45Y30         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
                         clock pessimism             -0.274     0.950    
    SLICE_X45Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.858    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst_noscan_reg/C
                            (rising edge-triggered cell FDRE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/dbg_uart_txd_reg/PRE
                            (removal check against rising-edge clock dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dco_clk rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.324%)  route 0.324ns (69.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.265     0.265    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.291 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.624     0.915    omsp_system_radio_inst/openMSP430_0/clock_module_0/dco_clk
    SLICE_X47Y32         FDRE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst_noscan_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141     1.056 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst_noscan_reg/Q
                         net (fo=127, routed)         0.324     1.380    omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/dbg_rst
    SLICE_X46Y30         FDPE                                         f  omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/dbg_uart_txd_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.299     0.299    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.328 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.895     1.223    omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/dco_clk
    SLICE_X46Y30         FDPE                                         r  omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/dbg_uart_txd_reg/C
                         clock pessimism             -0.295     0.927    
    SLICE_X46Y30         FDPE (Remov_fdpe_C_PRE)     -0.071     0.856    omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/dbg_uart_txd_reg
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst_noscan_reg/C
                            (rising edge-triggered cell FDRE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/xfer_cnt_reg[3]/CLR
                            (removal check against rising-edge clock dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dco_clk rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.225%)  route 0.377ns (72.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.265     0.265    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.291 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.624     0.915    omsp_system_radio_inst/openMSP430_0/clock_module_0/dco_clk
    SLICE_X47Y32         FDRE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst_noscan_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141     1.056 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst_noscan_reg/Q
                         net (fo=127, routed)         0.377     1.433    omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/dbg_rst
    SLICE_X50Y31         FDCE                                         f  omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/xfer_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.299     0.299    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.328 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.894     1.222    omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/dco_clk
    SLICE_X50Y31         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/xfer_cnt_reg[3]/C
                         clock pessimism             -0.274     0.947    
    SLICE_X50Y31         FDCE (Remov_fdce_C_CLR)     -0.067     0.880    omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/xfer_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst_noscan_reg/C
                            (rising edge-triggered cell FDRE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/dbg_0/cpu_ctl_reg[6]/CLR
                            (removal check against rising-edge clock dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dco_clk rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.599%)  route 0.389ns (73.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.265     0.265    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.291 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.624     0.915    omsp_system_radio_inst/openMSP430_0/clock_module_0/dco_clk
    SLICE_X47Y32         FDRE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst_noscan_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141     1.056 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst_noscan_reg/Q
                         net (fo=127, routed)         0.389     1.445    omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_rst
    SLICE_X45Y28         FDCE                                         f  omsp_system_radio_inst/openMSP430_0/dbg_0/cpu_ctl_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.299     0.299    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.328 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.895     1.223    omsp_system_radio_inst/openMSP430_0/dbg_0/dco_clk
    SLICE_X45Y28         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/dbg_0/cpu_ctl_reg[6]/C
                         clock pessimism             -0.274     0.948    
    SLICE_X45Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.856    omsp_system_radio_inst/openMSP430_0/dbg_0/cpu_ctl_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst_noscan_reg/C
                            (rising edge-triggered cell FDRE clocked by dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/xfer_cnt_reg[11]/CLR
                            (removal check against rising-edge clock dco_clk  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dco_clk rise@0.000ns - dco_clk rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.141ns (24.078%)  route 0.445ns (75.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.265     0.265    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.291 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.624     0.915    omsp_system_radio_inst/openMSP430_0/clock_module_0/dco_clk
    SLICE_X47Y32         FDRE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst_noscan_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141     1.056 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst_noscan_reg/Q
                         net (fo=127, routed)         0.445     1.501    omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/dbg_rst
    SLICE_X50Y32         FDCE                                         f  omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/xfer_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk rise edge)    0.000     0.000 r  
    SLICE_X51Y96         FDRE                         0.000     0.000 r  dcm_clk0_reg/Q
                         net (fo=2, routed)           0.299     0.299    dcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.328 r  buf_sys_clock/O
                         net (fo=1415, routed)        0.895     1.223    omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/dco_clk
    SLICE_X50Y32         FDCE                                         r  omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/xfer_cnt_reg[11]/C
                         clock pessimism             -0.274     0.948    
    SLICE_X50Y32         FDCE (Remov_fdce_C_CLR)     -0.067     0.881    omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/xfer_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.620    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pll_i
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        2.745ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.255ns  (logic 0.433ns (19.198%)  route 1.822ns (80.802%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y139                                     0.000     0.000 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X70Y139        FDPE (Prop_fdpe_C_Q)         0.433     0.433 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=31, routed)          1.822     2.255    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y2     PHY_CONTROL                  0.000     5.000    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                  2.745    





