/*
 * stm32f76xxx.h
 *
 *  Created on: Apr 10, 2024
 *      Author: HoJoon
 */

#ifndef STM32F76XXX_H_
#define STM32F76XXX_H_

#include <stdint.h>

/* Block 0 & Block 1  */
#define FLASH_AXIM_BASE_ADDRESS		0x08000000U
#define FLASH_ICTM_BASE_ADDRESS		0x00200000U
#define SYSTEM_MEMORY_BASE_ADDRESS	0x00100000U
#define SRAM1_BASE_ADDRESS			0x20020000U
#define SRAM2_BASE_ADDRESS			0x2007C000U
#define SRAM						SRAM1_BASE_ADDRESS

/* Periphrals */
#define PERIPHERAL_BASE_ADDRESS				0x40000000U
#define APB1_BASE_ADDRESS					PERIPHERAL_BASE_ADDRESS
#define APB2_BASE_ADDRESS					0x40010000U
#define AHB1_BASE_ADDRESS					0x40020000U
#define AHB2_BASE_ADDRESS					0x50000000U
#define AHB3_BASE_ADDRESS					0x60000000U
#define INTERNAL_PERIPHERAL_BASE_ADDRESS	0xE0000000



#endif /* STM32F76XXX_H_ */
