Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:30:52 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Design       : LU64PEEng
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.060ns  (arrival time - required time)
  Source:                 compBlock/conBlock/msIdxCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/conBlock/curReadAddrDelay1_reg[7]_srl11/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.081ns (46.821%)  route 0.092ns (53.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      1.044ns (routing 0.478ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.540ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X48Y100        net (fo=30944, routed)       1.044     1.604    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_FDRE_C_Q)         0.081     1.685    compBlock/conBlock/msIdxCounter_reg[7]/Q
    SLICE_X48Y101        net (fo=3, unset)            0.092     1.777    compBlock/conBlock/msIdxCounter_reg__0[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X48Y101        net (fo=30944, routed)       1.216     1.945    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.301     1.644    
    SLICE_X48Y101        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.193     1.837    compBlock/conBlock/curReadAddrDelay1_reg[7]_srl11
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                 -0.060    

Slack (VIOLATED) :        -0.054ns  (arrival time - required time)
  Source:                 compBlock/curWriteData0Reg0_reg[504]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/curWriteData0Reg1_reg[504]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.080ns (49.080%)  route 0.083ns (50.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.049ns (routing 0.478ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.540ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X47Y60         net (fo=30944, routed)       1.049     1.609    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_FDRE_C_Q)         0.080     1.689    compBlock/curWriteData0Reg0_reg[504]/Q
    SLICE_X47Y58         net (fo=1, unset)            0.083     1.772    compBlock/n_0_curWriteData0Reg0_reg[504]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X47Y58         net (fo=30944, routed)       1.251     1.980    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.231     1.749    
    SLICE_X47Y58         FDRE (Hold_FDRE_C_D)         0.077     1.826    compBlock/curWriteData0Reg1_reg[504]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                 -0.054    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 compBlock/curWriteData0Reg0_reg[374]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/curWriteData0Reg1_reg[374]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.081ns (50.000%)  route 0.081ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.037ns (routing 0.478ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.540ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X35Y60         net (fo=30944, routed)       1.037     1.597    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_FDRE_C_Q)         0.081     1.678    compBlock/curWriteData0Reg0_reg[374]/Q
    SLICE_X34Y59         net (fo=1, unset)            0.081     1.759    compBlock/n_0_curWriteData0Reg0_reg[374]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X34Y59         net (fo=30944, routed)       1.232     1.961    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.231     1.730    
    SLICE_X34Y59         FDRE (Hold_FDRE_C_D)         0.077     1.807    compBlock/curWriteData0Reg1_reg[374]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.046ns  (arrival time - required time)
  Source:                 compBlock/conBlock/msIdxCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/conBlock/curReadAddrDelay1_reg[0]_srl11/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.081ns (45.000%)  route 0.099ns (55.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Net Delay (Source):      1.048ns (routing 0.478ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.540ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X47Y101        net (fo=30944, routed)       1.048     1.608    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDRE (Prop_FDRE_C_Q)         0.081     1.689    compBlock/conBlock/msIdxCounter_reg[0]/Q
    SLICE_X48Y101        net (fo=10, unset)           0.099     1.788    compBlock/conBlock/msIdxCounter_reg__0[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X48Y101        net (fo=30944, routed)       1.216     1.945    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.270     1.674    
    SLICE_X48Y101        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.833    compBlock/conBlock/curReadAddrDelay1_reg[0]_srl11
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                 -0.046    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 compBlock/conBlock/msIdxCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/conBlock/curReadAddrDelay1_reg[5]_srl11/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.080ns (43.478%)  route 0.104ns (56.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Net Delay (Source):      1.047ns (routing 0.478ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.540ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X47Y101        net (fo=30944, routed)       1.047     1.607    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDRE (Prop_FDRE_C_Q)         0.080     1.687    compBlock/conBlock/msIdxCounter_reg[5]/Q
    SLICE_X48Y101        net (fo=4, unset)            0.104     1.791    compBlock/conBlock/msIdxCounter_reg__0[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X48Y101        net (fo=30944, routed)       1.216     1.945    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.270     1.674    
    SLICE_X48Y101        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.833    compBlock/conBlock/curReadAddrDelay1_reg[5]_srl11
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.037ns  (arrival time - required time)
  Source:                 compBlock/leftWriteData0Reg0_reg[387]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteData0Reg1_reg[387]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.080ns (45.714%)  route 0.095ns (54.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.012ns (routing 0.478ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.540ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X28Y60         net (fo=30944, routed)       1.012     1.572    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_FDRE_C_Q)         0.080     1.652    compBlock/leftWriteData0Reg0_reg[387]/Q
    SLICE_X28Y58         net (fo=1, unset)            0.095     1.747    compBlock/n_0_leftWriteData0Reg0_reg[387]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X28Y58         net (fo=30944, routed)       1.207     1.936    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.231     1.705    
    SLICE_X28Y58         FDRE (Hold_FDRE_C_D)         0.079     1.784    compBlock/leftWriteData0Reg1_reg[387]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                 -0.037    

Slack (VIOLATED) :        -0.035ns  (arrival time - required time)
  Source:                 compBlock/conBlock/msIdxCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/conBlock/curReadAddrDelay1_reg[6]_srl11/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.081ns (49.390%)  route 0.083ns (50.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      1.044ns (routing 0.478ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.540ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X48Y100        net (fo=30944, routed)       1.044     1.604    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_FDRE_C_Q)         0.081     1.685    compBlock/conBlock/msIdxCounter_reg[6]/Q
    SLICE_X48Y101        net (fo=5, unset)            0.083     1.768    compBlock/conBlock/msIdxCounter_reg__0[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X48Y101        net (fo=30944, routed)       1.216     1.945    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.301     1.644    
    SLICE_X48Y101        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.803    compBlock/conBlock/curReadAddrDelay1_reg[6]_srl11
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                 -0.035    

Slack (VIOLATED) :        -0.032ns  (arrival time - required time)
  Source:                 compBlock/leftWriteData1Reg0_reg[371]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteData1Reg1_reg[371]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.080ns (44.944%)  route 0.098ns (55.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.011ns (routing 0.478ns, distribution 0.533ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.540ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X28Y60         net (fo=30944, routed)       1.011     1.571    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_FDRE_C_Q)         0.080     1.651    compBlock/leftWriteData1Reg0_reg[371]/Q
    SLICE_X28Y59         net (fo=1, unset)            0.098     1.749    compBlock/leftWriteData1Reg0[371]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X28Y59         net (fo=30944, routed)       1.205     1.934    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.231     1.703    
    SLICE_X28Y59         FDRE (Hold_FDRE_C_D)         0.078     1.781    compBlock/leftWriteData1Reg1_reg[371]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                 -0.032    

Slack (VIOLATED) :        -0.029ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[1712]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/curWriteData1Reg0_reg[368]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.096ns (51.892%)  route 0.089ns (48.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.190ns (routing 0.478ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.540ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X50Y60         net (fo=30944, routed)       1.190     1.750    DTU/rdata_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_FDRE_C_Q)         0.080     1.830    DTU/rdata_store/q_reg[1712]/Q
    SLICE_X50Y59         net (fo=5, unset)            0.089     1.919    DTU/rdata_store/ram_write_data[368]
    SLICE_X50Y59         LUT3 (Prop_LUT3_I0_O)        0.016     1.935    DTU/rdata_store/curWriteData1Reg0[368]_i_1/O
    SLICE_X50Y59         net (fo=1, routed)           0.000     1.935    compBlock/D[337]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X50Y59         net (fo=30944, routed)       1.392     2.121    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.231     1.890    
    SLICE_X50Y59         FDRE (Hold_FDRE_C_D)         0.074     1.964    compBlock/curWriteData1Reg0_reg[368]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                 -0.029    

Slack (VIOLATED) :        -0.028ns  (arrival time - required time)
  Source:                 compBlock/leftWriteData0Reg0_reg[390]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteData0Reg1_reg[390]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.080ns (45.455%)  route 0.096ns (54.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.048ns (routing 0.478ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.540ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X36Y60         net (fo=30944, routed)       1.048     1.608    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_FDRE_C_Q)         0.080     1.688    compBlock/leftWriteData0Reg0_reg[390]/Q
    SLICE_X36Y59         net (fo=1, unset)            0.096     1.784    compBlock/n_0_leftWriteData0Reg0_reg[390]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X36Y59         net (fo=30944, routed)       1.238     1.967    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.231     1.736    
    SLICE_X36Y59         FDRE (Hold_FDRE_C_D)         0.076     1.812    compBlock/leftWriteData0Reg1_reg[390]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.027ns  (arrival time - required time)
  Source:                 DTU/fifo_write_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            DTU/fifo_write_reg_reg[2]_srl2___DTU_fifo_write_reg_reg_r_0/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.080ns (37.037%)  route 0.136ns (62.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Net Delay (Source):      1.169ns (routing 0.478ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.379ns (routing 0.540ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X49Y98         net (fo=30944, routed)       1.169     1.729    DTU/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_FDRE_C_Q)         0.080     1.809    DTU/fifo_write_reg_reg[4]/Q
    SLICE_X50Y99         net (fo=1, unset)            0.136     1.945    DTU/n_0_fifo_write_reg_reg[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X50Y99         net (fo=30944, routed)       1.379     2.108    DTU/clk_IBUF_BUFG
                         clock pessimism             -0.295     1.812    
    SLICE_X50Y99         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.971    DTU/fifo_write_reg_reg[2]_srl2___DTU_fifo_write_reg_reg_r_0
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (VIOLATED) :        -0.026ns  (arrival time - required time)
  Source:                 compBlock/conBlock/nextTopIdxCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/conBlock/topWriteAddrDelay6_reg[10]_srl26/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.080ns (47.059%)  route 0.090ns (52.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Net Delay (Source):      1.189ns (routing 0.478ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.540ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X57Y95         net (fo=30944, routed)       1.189     1.749    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_FDRE_C_Q)         0.080     1.829    compBlock/conBlock/nextTopIdxCounter_reg[10]/Q
    SLICE_X57Y96         net (fo=7, unset)            0.090     1.919    compBlock/conBlock/nextTopIdxCounter[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X57Y96         net (fo=30944, routed)       1.382     2.111    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.325     1.785    
    SLICE_X57Y96         SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.159     1.944    compBlock/conBlock/topWriteAddrDelay6_reg[10]_srl26
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.024ns  (arrival time - required time)
  Source:                 compBlock/curWriteData0Reg0_reg[446]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/curWriteData0Reg1_reg[446]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.080ns (46.512%)  route 0.092ns (53.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.045ns (routing 0.478ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.540ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X42Y60         net (fo=30944, routed)       1.045     1.605    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_FDRE_C_Q)         0.080     1.685    compBlock/curWriteData0Reg0_reg[446]/Q
    SLICE_X42Y58         net (fo=1, unset)            0.092     1.777    compBlock/n_0_curWriteData0Reg0_reg[446]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X42Y58         net (fo=30944, routed)       1.229     1.958    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.231     1.727    
    SLICE_X42Y58         FDRE (Hold_FDRE_C_D)         0.074     1.801    compBlock/curWriteData0Reg1_reg[446]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                 -0.024    

Slack (VIOLATED) :        -0.023ns  (arrival time - required time)
  Source:                 compBlock/curWriteData0Reg0_reg[379]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/curWriteData0Reg1_reg[379]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.081ns (44.506%)  route 0.101ns (55.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.047ns (routing 0.478ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.540ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X37Y60         net (fo=30944, routed)       1.047     1.607    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_FDRE_C_Q)         0.081     1.688    compBlock/curWriteData0Reg0_reg[379]/Q
    SLICE_X36Y59         net (fo=1, unset)            0.101     1.789    compBlock/n_0_curWriteData0Reg0_reg[379]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X36Y59         net (fo=30944, routed)       1.238     1.967    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.231     1.736    
    SLICE_X36Y59         FDRE (Hold_FDRE_C_D)         0.076     1.812    compBlock/curWriteData0Reg1_reg[379]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (VIOLATED) :        -0.022ns  (arrival time - required time)
  Source:                 compBlock/curWriteData0Reg0_reg[417]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/curWriteData0Reg1_reg[417]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.080ns (46.243%)  route 0.093ns (53.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.036ns (routing 0.478ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.219ns (routing 0.540ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X35Y60         net (fo=30944, routed)       1.036     1.596    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_FDRE_C_Q)         0.080     1.676    compBlock/curWriteData0Reg0_reg[417]/Q
    SLICE_X35Y59         net (fo=1, unset)            0.093     1.769    compBlock/n_0_curWriteData0Reg0_reg[417]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X35Y59         net (fo=30944, routed)       1.219     1.948    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.231     1.717    
    SLICE_X35Y59         FDRE (Hold_FDRE_C_D)         0.074     1.791    compBlock/curWriteData0Reg1_reg[417]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.021ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[1366]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/curWriteData1Reg0_reg[662]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.103ns (54.787%)  route 0.085ns (45.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.056ns (routing 0.478ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.540ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X46Y60         net (fo=30944, routed)       1.056     1.616    DTU/rdata_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_FDRE_C_Q)         0.080     1.696    DTU/rdata_store/q_reg[1366]/Q
    SLICE_X46Y59         net (fo=5, unset)            0.085     1.781    DTU/rdata_store/ram_write_data[662]
    SLICE_X46Y59         LUT3 (Prop_LUT3_I0_O)        0.023     1.804    DTU/rdata_store/curWriteData1Reg0[662]_i_1/O
    SLICE_X46Y59         net (fo=1, routed)           0.000     1.804    compBlock/D[631]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X46Y59         net (fo=30944, routed)       1.248     1.977    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.231     1.746    
    SLICE_X46Y59         FDRE (Hold_FDRE_C_D)         0.079     1.825    compBlock/curWriteData1Reg0_reg[662]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                 -0.021    

Slack (VIOLATED) :        -0.016ns  (arrival time - required time)
  Source:                 compBlock/conBlock/nextTopIdxCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/conBlock/topWriteAddrDelay6_reg[6]_srl26/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.080ns (39.216%)  route 0.124ns (60.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Net Delay (Source):      1.195ns (routing 0.478ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.540ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X56Y97         net (fo=30944, routed)       1.195     1.755    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_FDRE_C_Q)         0.080     1.835    compBlock/conBlock/nextTopIdxCounter_reg[6]/Q
    SLICE_X57Y96         net (fo=8, unset)            0.124     1.959    compBlock/conBlock/nextTopIdxCounter[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X57Y96         net (fo=30944, routed)       1.382     2.111    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.295     1.816    
    SLICE_X57Y96         SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.159     1.975    compBlock/conBlock/topWriteAddrDelay6_reg[6]_srl26
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (VIOLATED) :        -0.015ns  (arrival time - required time)
  Source:                 compBlock/conBlock/writeByteEnDelay4_reg[227]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/conBlock/writeByteEnDelay0_reg[227]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.081ns (44.506%)  route 0.101ns (55.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Net Delay (Source):      1.050ns (routing 0.478ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.540ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X43Y101        net (fo=30944, routed)       1.050     1.610    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDSE (Prop_FDSE_C_Q)         0.081     1.691    compBlock/conBlock/writeByteEnDelay4_reg[227]/Q
    SLICE_X43Y103        net (fo=1, unset)            0.101     1.792    compBlock/conBlock/writeByteEnDelay4[227]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X43Y103        net (fo=30944, routed)       1.222     1.951    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.303     1.647    
    SLICE_X43Y103        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.806    compBlock/conBlock/writeByteEnDelay0_reg[227]_srl4
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                 -0.015    

Slack (VIOLATED) :        -0.015ns  (arrival time - required time)
  Source:                 compBlock/conBlock/writeByteEnDelay4_reg[211]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/conBlock/writeByteEnDelay0_reg[211]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.080ns (44.444%)  route 0.100ns (55.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Net Delay (Source):      1.050ns (routing 0.478ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.540ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X43Y101        net (fo=30944, routed)       1.050     1.610    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDSE (Prop_FDSE_C_Q)         0.080     1.690    compBlock/conBlock/writeByteEnDelay4_reg[211]/Q
    SLICE_X43Y100        net (fo=1, unset)            0.100     1.790    compBlock/conBlock/writeByteEnDelay4[211]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X43Y100        net (fo=30944, routed)       1.220     1.949    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.303     1.645    
    SLICE_X43Y100        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.804    compBlock/conBlock/writeByteEnDelay0_reg[211]_srl4
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                 -0.015    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 compBlock/leftWriteData1Reg0_reg[403]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteData1Reg1_reg[403]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.080ns (40.404%)  route 0.118ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.012ns (routing 0.478ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.540ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X28Y61         net (fo=30944, routed)       1.012     1.572    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_FDRE_C_Q)         0.080     1.652    compBlock/leftWriteData1Reg0_reg[403]/Q
    SLICE_X28Y58         net (fo=1, unset)            0.118     1.770    compBlock/leftWriteData1Reg0[403]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X28Y58         net (fo=30944, routed)       1.205     1.934    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.231     1.703    
    SLICE_X28Y58         FDRE (Hold_FDRE_C_D)         0.078     1.781    compBlock/leftWriteData1Reg1_reg[403]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 compBlock/conBlock/curReadAddrDelay0_reg[7]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/conBlock/curWriteAddrDelay17_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.080ns (30.651%)  route 0.181ns (69.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Net Delay (Source):      1.049ns (routing 0.478ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.540ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X48Y101        net (fo=30944, routed)       1.049     1.609    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_FDRE_C_Q)         0.080     1.689    compBlock/conBlock/curReadAddrDelay0_reg[7]__0/Q
    SLICE_X45Y101        net (fo=2, unset)            0.181     1.870    compBlock/conBlock/curReadAddrDelay0[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X45Y101        net (fo=30944, routed)       1.229     1.958    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.270     1.688    
    SLICE_X45Y101        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.193     1.881    compBlock/conBlock/curWriteAddrDelay17_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.010ns  (arrival time - required time)
  Source:                 compBlock/curWriteData0Reg0_reg[375]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/curWriteData0Reg1_reg[375]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.080ns (40.609%)  route 0.117ns (59.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.036ns (routing 0.478ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.540ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X35Y60         net (fo=30944, routed)       1.036     1.596    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_FDRE_C_Q)         0.080     1.676    compBlock/curWriteData0Reg0_reg[375]/Q
    SLICE_X34Y59         net (fo=1, unset)            0.117     1.793    compBlock/n_0_curWriteData0Reg0_reg[375]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X34Y59         net (fo=30944, routed)       1.230     1.959    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.231     1.728    
    SLICE_X34Y59         FDRE (Hold_FDRE_C_D)         0.075     1.803    compBlock/curWriteData0Reg1_reg[375]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (VIOLATED) :        -0.008ns  (arrival time - required time)
  Source:                 compBlock/leftWriteData1Reg0_reg[417]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteData1Reg1_reg[417]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.080ns (39.604%)  route 0.122ns (60.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.011ns (routing 0.478ns, distribution 0.533ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.540ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X28Y61         net (fo=30944, routed)       1.011     1.571    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_FDRE_C_Q)         0.080     1.651    compBlock/leftWriteData1Reg0_reg[417]/Q
    SLICE_X28Y59         net (fo=1, unset)            0.122     1.773    compBlock/leftWriteData1Reg0[417]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X28Y59         net (fo=30944, routed)       1.205     1.934    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.231     1.703    
    SLICE_X28Y59         FDRE (Hold_FDRE_C_D)         0.078     1.781    compBlock/leftWriteData1Reg1_reg[417]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (VIOLATED) :        -0.006ns  (arrival time - required time)
  Source:                 compBlock/PE34/MUL/y_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/PE34/mult_result_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.080ns (46.243%)  route 0.093ns (53.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.289ns (routing 0.478ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.540ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X69Y180        net (fo=30944, routed)       1.289     1.849    compBlock/PE34/MUL/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y180        FDRE (Prop_FDRE_C_Q)         0.080     1.929    compBlock/PE34/MUL/y_out_reg[19]/Q
    SLICE_X69Y178        net (fo=1, unset)            0.093     2.022    compBlock/PE34/mult_comp_result[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X69Y178        net (fo=30944, routed)       1.458     2.187    compBlock/PE34/clk_IBUF_BUFG
                         clock pessimism             -0.231     1.956    
    SLICE_X69Y178        FDRE (Hold_FDRE_C_D)         0.072     2.028    compBlock/PE34/mult_result_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                 -0.006    

Slack (VIOLATED) :        -0.006ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[1646]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/curWriteData1Reg0_reg[430]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.095ns (43.779%)  route 0.122ns (56.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.200ns (routing 0.478ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.540ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X54Y60         net (fo=30944, routed)       1.200     1.760    DTU/rdata_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_FDRE_C_Q)         0.080     1.840    DTU/rdata_store/q_reg[1646]/Q
    SLICE_X54Y58         net (fo=5, unset)            0.122     1.962    DTU/rdata_store/ram_write_data[430]
    SLICE_X54Y58         LUT3 (Prop_LUT3_I0_O)        0.015     1.977    DTU/rdata_store/curWriteData1Reg0[430]_i_1/O
    SLICE_X54Y58         net (fo=1, routed)           0.000     1.977    compBlock/D[399]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X54Y58         net (fo=30944, routed)       1.411     2.140    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.231     1.909    
    SLICE_X54Y58         FDRE (Hold_FDRE_C_D)         0.074     1.983    compBlock/curWriteData1Reg0_reg[430]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                 -0.006    

Slack (VIOLATED) :        -0.004ns  (arrival time - required time)
  Source:                 compBlock/conBlock/leftWriteSel_reg__0_rep__46/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteData0Reg0_reg[1782]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.096ns (41.558%)  route 0.135ns (58.442%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.196ns (routing 0.478ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.419ns (routing 0.540ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X53Y115        net (fo=30944, routed)       1.196     1.756    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y115        FDRE (Prop_FDRE_C_Q)         0.081     1.837    compBlock/conBlock/leftWriteSel_reg__0_rep__46/Q
    SLICE_X53Y120        net (fo=72, unset)           0.135     1.972    compBlock/PE55/I9
    SLICE_X53Y120        LUT5 (Prop_LUT5_I2_O)        0.015     1.987    compBlock/PE55/leftWriteData0Reg0[1782]_i_1/O
    SLICE_X53Y120        net (fo=1, routed)           0.000     1.987    compBlock/leftWriteData0Reg0[1782]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X53Y120        net (fo=30944, routed)       1.419     2.148    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.231     1.917    
    SLICE_X53Y120        FDRE (Hold_FDRE_C_D)         0.074     1.991    compBlock/leftWriteData0Reg0_reg[1782]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                 -0.004    

Slack (VIOLATED) :        -0.004ns  (arrival time - required time)
  Source:                 compBlock/conBlock/nextTopIdxCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/conBlock/topWriteAddrDelay6_reg[8]_srl26/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.081ns (37.156%)  route 0.137ns (62.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Net Delay (Source):      1.192ns (routing 0.478ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.540ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X57Y97         net (fo=30944, routed)       1.192     1.752    compBlock/conBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_FDRE_C_Q)         0.081     1.833    compBlock/conBlock/nextTopIdxCounter_reg[8]/Q
    SLICE_X57Y93         net (fo=6, unset)            0.137     1.970    compBlock/conBlock/nextTopIdxCounter[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X57Y93         net (fo=30944, routed)       1.377     2.106    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.325     1.780    
    SLICE_X57Y93         SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.193     1.973    compBlock/conBlock/topWriteAddrDelay6_reg[8]_srl26
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                 -0.004    

Slack (VIOLATED) :        -0.003ns  (arrival time - required time)
  Source:                 compBlock/leftWriteData0Reg0_reg[373]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteData0Reg1_reg[373]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.080ns (38.095%)  route 0.130ns (61.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.011ns (routing 0.478ns, distribution 0.533ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.540ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X28Y60         net (fo=30944, routed)       1.011     1.571    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_FDRE_C_Q)         0.080     1.651    compBlock/leftWriteData0Reg0_reg[373]/Q
    SLICE_X28Y59         net (fo=1, unset)            0.130     1.781    compBlock/n_0_leftWriteData0Reg0_reg[373]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X28Y59         net (fo=30944, routed)       1.207     1.936    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.231     1.705    
    SLICE_X28Y59         FDRE (Hold_FDRE_C_D)         0.079     1.784    compBlock/leftWriteData0Reg1_reg[373]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (VIOLATED) :        -0.003ns  (arrival time - required time)
  Source:                 compBlock/leftWriteData1Reg0_reg[415]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteData1Reg1_reg[415]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.081ns (38.756%)  route 0.128ns (61.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.012ns (routing 0.478ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.540ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X28Y60         net (fo=30944, routed)       1.012     1.572    compBlock/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_FDRE_C_Q)         0.081     1.653    compBlock/leftWriteData1Reg0_reg[415]/Q
    SLICE_X28Y59         net (fo=1, unset)            0.128     1.781    compBlock/leftWriteData1Reg0[415]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X28Y59         net (fo=30944, routed)       1.207     1.936    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.231     1.705    
    SLICE_X28Y59         FDRE (Hold_FDRE_C_D)         0.079     1.784    compBlock/leftWriteData1Reg1_reg[415]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (VIOLATED) :        -0.002ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[1643]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/curWriteData1Reg0_reg[427]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.097ns (43.891%)  route 0.124ns (56.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.206ns (routing 0.478ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.540ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_IBUF_BUFG_inst/O
    SLICE_X55Y60         net (fo=30944, routed)       1.206     1.766    DTU/rdata_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_FDRE_C_Q)         0.081     1.847    DTU/rdata_store/q_reg[1643]/Q
    SLICE_X55Y57         net (fo=5, unset)            0.124     1.971    DTU/rdata_store/ram_write_data[427]
    SLICE_X55Y57         LUT3 (Prop_LUT3_I0_O)        0.016     1.987    DTU/rdata_store/curWriteData1Reg0[427]_i_1/O
    SLICE_X55Y57         net (fo=1, routed)           0.000     1.987    compBlock/D[396]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_IBUF_BUFG_inst/O
    SLICE_X55Y57         net (fo=30944, routed)       1.417     2.146    compBlock/clk_IBUF_BUFG
                         clock pessimism             -0.231     1.915    
    SLICE_X55Y57         FDRE (Hold_FDRE_C_D)         0.074     1.989    compBlock/curWriteData1Reg0_reg[427]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                 -0.002    




