INFO: [VRFC 10-2263] Analyzing Verilog file "/home/muslim/interview/interview.srcs/sources_1/new/ControllerFSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/muslim/interview/interview.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/muslim/interview/interview.srcs/sources_1/new/Sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sort
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/muslim/interview/interview.srcs/sim_1/new/Sort_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sort_tb
