\doxysection{Dram\+Perf\+Model\+Read\+Write Class Reference}
\label{classDramPerfModelReadWrite}\index{DramPerfModelReadWrite@{DramPerfModelReadWrite}}


{\ttfamily \#include $<$dram\+\_\+perf\+\_\+model\+\_\+readwrite.\+h$>$}



Inheritance diagram for Dram\+Perf\+Model\+Read\+Write\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=173pt]{classDramPerfModelReadWrite__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for Dram\+Perf\+Model\+Read\+Write\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classDramPerfModelReadWrite__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ Dram\+Perf\+Model\+Read\+Write} (\textbf{ core\+\_\+id\+\_\+t} core\+\_\+id, \textbf{ UInt32} cache\+\_\+block\+\_\+size)
\item 
\textbf{ $\sim$\+Dram\+Perf\+Model\+Read\+Write} ()
\item 
\textbf{ Subsecond\+Time} \textbf{ get\+Access\+Latency} (\textbf{ Subsecond\+Time} pkt\+\_\+time, \textbf{ UInt64} pkt\+\_\+size, \textbf{ core\+\_\+id\+\_\+t} requester, \textbf{ Int\+Ptr} address, \textbf{ Dram\+Cntlr\+Interface\+::access\+\_\+t} access\+\_\+type, \textbf{ Shmem\+Perf} $\ast$perf, bool is\+\_\+metadata)
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \textbf{ Dram\+Perf\+Model}}
\begin{DoxyCompactItemize}
\item 
\textbf{ Dram\+Perf\+Model} (\textbf{ core\+\_\+id\+\_\+t} core\+\_\+id, \textbf{ UInt64} cache\+\_\+block\+\_\+size)
\item 
virtual \textbf{ $\sim$\+Dram\+Perf\+Model} ()
\item 
void \textbf{ enable} ()
\item 
void \textbf{ disable} ()
\item 
\textbf{ UInt64} \textbf{ get\+Total\+Accesses} ()
\end{DoxyCompactItemize}
\doxysubsubsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
\textbf{ Queue\+Model} $\ast$ \textbf{ m\+\_\+queue\+\_\+model\+\_\+read}
\item 
\textbf{ Queue\+Model} $\ast$ \textbf{ m\+\_\+queue\+\_\+model\+\_\+write}
\item 
\textbf{ Subsecond\+Time} \textbf{ m\+\_\+dram\+\_\+access\+\_\+cost}
\item 
\textbf{ Component\+Bandwidth} \textbf{ m\+\_\+dram\+\_\+bandwidth}
\item 
bool \textbf{ m\+\_\+shared\+\_\+readwrite}
\item 
\textbf{ Subsecond\+Time} \textbf{ m\+\_\+total\+\_\+read\+\_\+queueing\+\_\+delay}
\item 
\textbf{ Subsecond\+Time} \textbf{ m\+\_\+total\+\_\+write\+\_\+queueing\+\_\+delay}
\item 
\textbf{ Subsecond\+Time} \textbf{ m\+\_\+total\+\_\+access\+\_\+latency}
\end{DoxyCompactItemize}
\doxysubsubsection*{Additional Inherited Members}
\doxysubsection*{Static Public Member Functions inherited from \textbf{ Dram\+Perf\+Model}}
\begin{DoxyCompactItemize}
\item 
static \textbf{ Dram\+Perf\+Model} $\ast$ \textbf{ create\+Dram\+Perf\+Model} (\textbf{ core\+\_\+id\+\_\+t} core\+\_\+id, \textbf{ UInt32} cache\+\_\+block\+\_\+size, \textbf{ Address\+Home\+Lookup} $\ast$address\+\_\+home\+\_\+lookup)
\end{DoxyCompactItemize}
\doxysubsection*{Protected Attributes inherited from \textbf{ Dram\+Perf\+Model}}
\begin{DoxyCompactItemize}
\item 
bool \textbf{ m\+\_\+enabled}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+num\+\_\+accesses}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \textbf{ 10} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+readwrite.\+h}.



\doxysubsection{Constructor \& Destructor Documentation}
\index{DramPerfModelReadWrite@{DramPerfModelReadWrite}!DramPerfModelReadWrite@{DramPerfModelReadWrite}}
\index{DramPerfModelReadWrite@{DramPerfModelReadWrite}!DramPerfModelReadWrite@{DramPerfModelReadWrite}}
\doxysubsubsection{DramPerfModelReadWrite()}
{\footnotesize\ttfamily \label{classDramPerfModelReadWrite_a1e16d9abcbe782bccb10ab1b29baa56b} 
Dram\+Perf\+Model\+Read\+Write\+::\+Dram\+Perf\+Model\+Read\+Write (\begin{DoxyParamCaption}\item[{\textbf{ core\+\_\+id\+\_\+t}}]{core\+\_\+id}{, }\item[{\textbf{ UInt32}}]{cache\+\_\+block\+\_\+size}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 8} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+readwrite.\+cc}.



References \textbf{ Queue\+Model\+::create()}, \textbf{ Subsecond\+Time\+::\+FS()}, \textbf{ Component\+Bandwidth\+::get\+Rounded\+Latency()}, \textbf{ m\+\_\+dram\+\_\+access\+\_\+cost}, \textbf{ m\+\_\+dram\+\_\+bandwidth}, \textbf{ m\+\_\+queue\+\_\+model\+\_\+read}, \textbf{ m\+\_\+queue\+\_\+model\+\_\+write}, \textbf{ m\+\_\+total\+\_\+access\+\_\+latency}, \textbf{ m\+\_\+total\+\_\+read\+\_\+queueing\+\_\+delay}, \textbf{ m\+\_\+total\+\_\+write\+\_\+queueing\+\_\+delay}, \textbf{ Time\+Converter$<$ T $>$\+::\+NSto\+FS()}, \textbf{ register\+Stats\+Metric()}, and \textbf{ uint64\+\_\+t}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classDramPerfModelReadWrite_a1e16d9abcbe782bccb10ab1b29baa56b_cgraph}
\end{center}
\end{figure}
\index{DramPerfModelReadWrite@{DramPerfModelReadWrite}!````~DramPerfModelReadWrite@{$\sim$DramPerfModelReadWrite}}
\index{````~DramPerfModelReadWrite@{$\sim$DramPerfModelReadWrite}!DramPerfModelReadWrite@{DramPerfModelReadWrite}}
\doxysubsubsection{$\sim$DramPerfModelReadWrite()}
{\footnotesize\ttfamily \label{classDramPerfModelReadWrite_a02cfb87013ba39a028065e5dcd2f9c63} 
Dram\+Perf\+Model\+Read\+Write\+::$\sim$\+Dram\+Perf\+Model\+Read\+Write (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 34} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+readwrite.\+cc}.



References \textbf{ m\+\_\+queue\+\_\+model\+\_\+read}, and \textbf{ m\+\_\+queue\+\_\+model\+\_\+write}.



\doxysubsection{Member Function Documentation}
\index{DramPerfModelReadWrite@{DramPerfModelReadWrite}!getAccessLatency@{getAccessLatency}}
\index{getAccessLatency@{getAccessLatency}!DramPerfModelReadWrite@{DramPerfModelReadWrite}}
\doxysubsubsection{getAccessLatency()}
{\footnotesize\ttfamily \label{classDramPerfModelReadWrite_a9c6b9d274b39efafa7d84ee0a4f8454e} 
\textbf{ Subsecond\+Time} Dram\+Perf\+Model\+Read\+Write\+::get\+Access\+Latency (\begin{DoxyParamCaption}\item[{\textbf{ Subsecond\+Time}}]{pkt\+\_\+time}{, }\item[{\textbf{ UInt64}}]{pkt\+\_\+size}{, }\item[{\textbf{ core\+\_\+id\+\_\+t}}]{requester}{, }\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ Dram\+Cntlr\+Interface\+::access\+\_\+t}}]{access\+\_\+type}{, }\item[{\textbf{ Shmem\+Perf} $\ast$}]{perf}{, }\item[{bool}]{is\+\_\+metadata}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}}



Implements \textbf{ Dram\+Perf\+Model} \doxyref{}{p.}{classDramPerfModel_acd7fd5d72a4ab999c717b0ef31c67949}.



Definition at line \textbf{ 46} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+readwrite.\+cc}.



References \textbf{ Queue\+Model\+::compute\+Queue\+Delay()}, \textbf{ Shmem\+Perf\+::\+DRAM\+\_\+\+BUS}, \textbf{ Shmem\+Perf\+::\+DRAM\+\_\+\+DEVICE}, \textbf{ Shmem\+Perf\+::\+DRAM\+\_\+\+QUEUE}, \textbf{ Component\+Bandwidth\+::get\+Rounded\+Latency()}, \textbf{ Config\+::get\+Singleton()}, \textbf{ m\+\_\+dram\+\_\+access\+\_\+cost}, \textbf{ m\+\_\+dram\+\_\+bandwidth}, \textbf{ Dram\+Perf\+Model\+::m\+\_\+enabled}, \textbf{ Dram\+Perf\+Model\+::m\+\_\+num\+\_\+accesses}, \textbf{ m\+\_\+queue\+\_\+model\+\_\+read}, \textbf{ m\+\_\+queue\+\_\+model\+\_\+write}, \textbf{ m\+\_\+shared\+\_\+readwrite}, \textbf{ m\+\_\+total\+\_\+access\+\_\+latency}, \textbf{ m\+\_\+total\+\_\+read\+\_\+queueing\+\_\+delay}, \textbf{ m\+\_\+total\+\_\+write\+\_\+queueing\+\_\+delay}, \textbf{ Dram\+Cntlr\+Interface\+::\+READ}, \textbf{ Shmem\+Perf\+::update\+Time()}, and \textbf{ Subsecond\+Time\+::\+Zero()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classDramPerfModelReadWrite_a9c6b9d274b39efafa7d84ee0a4f8454e_cgraph}
\end{center}
\end{figure}


\doxysubsection{Member Data Documentation}
\index{DramPerfModelReadWrite@{DramPerfModelReadWrite}!m\_dram\_access\_cost@{m\_dram\_access\_cost}}
\index{m\_dram\_access\_cost@{m\_dram\_access\_cost}!DramPerfModelReadWrite@{DramPerfModelReadWrite}}
\doxysubsubsection{m\_dram\_access\_cost}
{\footnotesize\ttfamily \label{classDramPerfModelReadWrite_a37269bd78da26cb5798dec98944abaac} 
\textbf{ Subsecond\+Time} Dram\+Perf\+Model\+Read\+Write\+::m\+\_\+dram\+\_\+access\+\_\+cost\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 15} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+readwrite.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Read\+Write()}, and \textbf{ get\+Access\+Latency()}.

\index{DramPerfModelReadWrite@{DramPerfModelReadWrite}!m\_dram\_bandwidth@{m\_dram\_bandwidth}}
\index{m\_dram\_bandwidth@{m\_dram\_bandwidth}!DramPerfModelReadWrite@{DramPerfModelReadWrite}}
\doxysubsubsection{m\_dram\_bandwidth}
{\footnotesize\ttfamily \label{classDramPerfModelReadWrite_a587e865ba3e762b47f3ce5f5788a213f} 
\textbf{ Component\+Bandwidth} Dram\+Perf\+Model\+Read\+Write\+::m\+\_\+dram\+\_\+bandwidth\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 16} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+readwrite.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Read\+Write()}, and \textbf{ get\+Access\+Latency()}.

\index{DramPerfModelReadWrite@{DramPerfModelReadWrite}!m\_queue\_model\_read@{m\_queue\_model\_read}}
\index{m\_queue\_model\_read@{m\_queue\_model\_read}!DramPerfModelReadWrite@{DramPerfModelReadWrite}}
\doxysubsubsection{m\_queue\_model\_read}
{\footnotesize\ttfamily \label{classDramPerfModelReadWrite_a56d308b1f33e2959078bf6545fa3b74f} 
\textbf{ Queue\+Model}$\ast$ Dram\+Perf\+Model\+Read\+Write\+::m\+\_\+queue\+\_\+model\+\_\+read\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 13} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+readwrite.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Read\+Write()}, \textbf{ get\+Access\+Latency()}, and \textbf{ $\sim$\+Dram\+Perf\+Model\+Read\+Write()}.

\index{DramPerfModelReadWrite@{DramPerfModelReadWrite}!m\_queue\_model\_write@{m\_queue\_model\_write}}
\index{m\_queue\_model\_write@{m\_queue\_model\_write}!DramPerfModelReadWrite@{DramPerfModelReadWrite}}
\doxysubsubsection{m\_queue\_model\_write}
{\footnotesize\ttfamily \label{classDramPerfModelReadWrite_a89b4193078a7b3be10f5cb8b19a854d2} 
\textbf{ Queue\+Model}$\ast$ Dram\+Perf\+Model\+Read\+Write\+::m\+\_\+queue\+\_\+model\+\_\+write\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 14} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+readwrite.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Read\+Write()}, \textbf{ get\+Access\+Latency()}, and \textbf{ $\sim$\+Dram\+Perf\+Model\+Read\+Write()}.

\index{DramPerfModelReadWrite@{DramPerfModelReadWrite}!m\_shared\_readwrite@{m\_shared\_readwrite}}
\index{m\_shared\_readwrite@{m\_shared\_readwrite}!DramPerfModelReadWrite@{DramPerfModelReadWrite}}
\doxysubsubsection{m\_shared\_readwrite}
{\footnotesize\ttfamily \label{classDramPerfModelReadWrite_ab570222fbc248bb8423f932b47a46136} 
bool Dram\+Perf\+Model\+Read\+Write\+::m\+\_\+shared\+\_\+readwrite\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 17} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+readwrite.\+h}.



Referenced by \textbf{ get\+Access\+Latency()}.

\index{DramPerfModelReadWrite@{DramPerfModelReadWrite}!m\_total\_access\_latency@{m\_total\_access\_latency}}
\index{m\_total\_access\_latency@{m\_total\_access\_latency}!DramPerfModelReadWrite@{DramPerfModelReadWrite}}
\doxysubsubsection{m\_total\_access\_latency}
{\footnotesize\ttfamily \label{classDramPerfModelReadWrite_a3cedb7baa099f10536d39683ace6a495} 
\textbf{ Subsecond\+Time} Dram\+Perf\+Model\+Read\+Write\+::m\+\_\+total\+\_\+access\+\_\+latency\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 21} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+readwrite.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Read\+Write()}, and \textbf{ get\+Access\+Latency()}.

\index{DramPerfModelReadWrite@{DramPerfModelReadWrite}!m\_total\_read\_queueing\_delay@{m\_total\_read\_queueing\_delay}}
\index{m\_total\_read\_queueing\_delay@{m\_total\_read\_queueing\_delay}!DramPerfModelReadWrite@{DramPerfModelReadWrite}}
\doxysubsubsection{m\_total\_read\_queueing\_delay}
{\footnotesize\ttfamily \label{classDramPerfModelReadWrite_a0a50bd547aedfa9e588e2d75fd25067e} 
\textbf{ Subsecond\+Time} Dram\+Perf\+Model\+Read\+Write\+::m\+\_\+total\+\_\+read\+\_\+queueing\+\_\+delay\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 19} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+readwrite.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Read\+Write()}, and \textbf{ get\+Access\+Latency()}.

\index{DramPerfModelReadWrite@{DramPerfModelReadWrite}!m\_total\_write\_queueing\_delay@{m\_total\_write\_queueing\_delay}}
\index{m\_total\_write\_queueing\_delay@{m\_total\_write\_queueing\_delay}!DramPerfModelReadWrite@{DramPerfModelReadWrite}}
\doxysubsubsection{m\_total\_write\_queueing\_delay}
{\footnotesize\ttfamily \label{classDramPerfModelReadWrite_abda892bb2b2d8a4f667a4166447c13cb} 
\textbf{ Subsecond\+Time} Dram\+Perf\+Model\+Read\+Write\+::m\+\_\+total\+\_\+write\+\_\+queueing\+\_\+delay\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 20} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+readwrite.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Read\+Write()}, and \textbf{ get\+Access\+Latency()}.



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
common/performance\+\_\+model/\textbf{ dram\+\_\+perf\+\_\+model\+\_\+readwrite.\+h}\item 
common/performance\+\_\+model/\textbf{ dram\+\_\+perf\+\_\+model\+\_\+readwrite.\+cc}\end{DoxyCompactItemize}
