Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula 4/Material - Aula4/tx_rs232_vf/tx_rs232_vf_TB_isim_beh.exe -prj C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula 4/Material - Aula4/tx_rs232_vf/tx_rs232_vf_TB_beh.prj work.tx_rs232_vf_TB 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula 4/Material - Aula4/tx_rs232_vf/ShiftRegister_TX.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula 4/Material - Aula4/tx_rs232_vf/counter_pulse.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula 4/Material - Aula4/tx_rs232_vf/counter_limit.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula 4/Material - Aula4/tx_rs232_vf/biestavel.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula 4/Material - Aula4/tx_rs232_vf/tx_rs232_vf.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula 4/Material - Aula4/tx_rs232_vf/tx_rs232_vf_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity counter_pulse [\counter_pulse(4)\]
Compiling architecture behavioral of entity counter_limit [counter_limit_default]
Compiling architecture behavioral of entity biestavel [biestavel_default]
Compiling architecture behavioral of entity ShiftRegister_TX [shiftregister_tx_default]
Compiling architecture behavioral of entity tx_rs232_vf [tx_rs232_vf_default]
Compiling architecture behavior of entity tx_rs232_vf_tb
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 15 VHDL Units
Built simulation executable C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula 4/Material - Aula4/tx_rs232_vf/tx_rs232_vf_TB_isim_beh.exe
Fuse Memory Usage: 33580 KB
Fuse CPU Usage: 750 ms
