Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Fri Jun  5 15:40:06 2020
| Host         : DESKTOP-71DUELB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file design_2_wrapper_timing_summary_postroute_physopted.rpt -pb design_2_wrapper_timing_summary_postroute_physopted.pb -rpx design_2_wrapper_timing_summary_postroute_physopted.rpx
| Design       : design_2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.418        0.000                      0                57442        0.034        0.000                      0                57442       11.250        0.000                       0                 10683  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.418        0.000                      0                56987        0.034        0.000                      0                56987       11.250        0.000                       0                 10683  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               7.864        0.000                      0                  455        0.904        0.000                      0                  455  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_135_137/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.686ns  (logic 5.412ns (22.847%)  route 18.275ns (77.153%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 27.687 - 25.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.714     3.008    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X61Y55         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.456     3.464 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/Q
                         net (fo=30, routed)          1.062     4.526    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0[27]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.650 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.663     5.313    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.437 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_7/O
                         net (fo=24, routed)          0.633     6.070    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X65Y56         LUT3 (Prop_lut3_I2_O)        0.124     6.194 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_5/O
                         net (fo=39, routed)          1.583     7.777    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rt_index[0]
    SLICE_X65Y57         LUT5 (Prop_lut5_I2_O)        0.152     7.929 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/replace_write_data[31]_i_3/O
                         net (fo=94, routed)          0.932     8.861    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/opcode_reg_reg[20]
    SLICE_X61Y56         LUT2 (Prop_lut2_I1_O)        0.360     9.221 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44/O
                         net (fo=1, routed)           0.491     9.712    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/reg_target[5]
    SLICE_X65Y56         LUT6 (Prop_lut6_I5_O)        0.332    10.044 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_40/O
                         net (fo=1, routed)           0.300    10.344    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_i_22
    SLICE_X64Y55         LUT6 (Prop_lut6_I5_O)        0.124    10.468 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_32/O
                         net (fo=1, routed)           0.000    10.468    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_17_0[1]
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.018 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.018    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.132 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.132    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_17_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.360 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.681    12.041    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X61Y51         LUT6 (Prop_lut6_I3_O)        0.313    12.354 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9/O
                         net (fo=3, routed)           0.326    12.680    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X63Y50         LUT3 (Prop_lut3_I0_O)        0.124    12.804 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_49/O
                         net (fo=30, routed)          0.860    13.664    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_3
    SLICE_X56Y46         LUT6 (Prop_lut6_I5_O)        0.124    13.788 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2/O
                         net (fo=1, routed)           0.292    14.081    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0
    SLICE_X57Y45         LUT5 (Prop_lut5_I2_O)        0.124    14.205 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1/O
                         net (fo=24, routed)          0.928    15.133    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2]
    SLICE_X65Y29         LUT5 (Prop_lut5_I4_O)        0.124    15.257 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_10/O
                         net (fo=192, routed)         2.047    17.303    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/A0
    SLICE_X86Y18         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.127    17.430 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/RAMS64E_C/O
                         net (fo=1, routed)           0.000    17.430    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/OC
    SLICE_X86Y18         MUXF7 (Prop_muxf7_I1_O)      0.247    17.677 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/F7.B/O
                         net (fo=1, routed)           0.000    17.677    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/O0
    SLICE_X86Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    17.775 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/F8/O
                         net (fo=2, routed)           1.489    19.264    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8_n_0
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.347    19.611 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_158/O
                         net (fo=1, routed)           0.582    20.193    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_158_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I3_O)        0.326    20.519 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_76/O
                         net (fo=1, routed)           0.000    20.519    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/S[1]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.917 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_28/CO[3]
                         net (fo=4, routed)           0.960    21.876    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[128][1]_0[0]
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124    22.000 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_28/O
                         net (fo=78, routed)          1.661    23.661    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_way_buff
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.124    23.785 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_126_128_i_9/O
                         net (fo=8, routed)           0.634    24.419    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_10_1
    SLICE_X33Y42         LUT6 (Prop_lut6_I3_O)        0.124    24.543 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_135_137_i_1/O
                         net (fo=16, routed)          2.151    26.694    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_135_137/DIA
    SLICE_X30Y75         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_135_137/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.508    27.687    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_135_137/WCLK
    SLICE_X30Y75         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_135_137/RAMA/CLK
                         clock pessimism              0.129    27.816    
                         clock uncertainty           -0.377    27.439    
    SLICE_X30Y75         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    27.112    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_135_137/RAMA
  -------------------------------------------------------------------
                         required time                         27.112    
                         arrival time                         -26.694    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_198_200/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.614ns  (logic 5.412ns (22.917%)  route 18.202ns (77.083%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 27.697 - 25.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.714     3.008    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X61Y55         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.456     3.464 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/Q
                         net (fo=30, routed)          1.062     4.526    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0[27]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.650 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.663     5.313    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.437 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_7/O
                         net (fo=24, routed)          0.633     6.070    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X65Y56         LUT3 (Prop_lut3_I2_O)        0.124     6.194 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_5/O
                         net (fo=39, routed)          1.583     7.777    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rt_index[0]
    SLICE_X65Y57         LUT5 (Prop_lut5_I2_O)        0.152     7.929 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/replace_write_data[31]_i_3/O
                         net (fo=94, routed)          0.932     8.861    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/opcode_reg_reg[20]
    SLICE_X61Y56         LUT2 (Prop_lut2_I1_O)        0.360     9.221 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44/O
                         net (fo=1, routed)           0.491     9.712    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/reg_target[5]
    SLICE_X65Y56         LUT6 (Prop_lut6_I5_O)        0.332    10.044 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_40/O
                         net (fo=1, routed)           0.300    10.344    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_i_22
    SLICE_X64Y55         LUT6 (Prop_lut6_I5_O)        0.124    10.468 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_32/O
                         net (fo=1, routed)           0.000    10.468    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_17_0[1]
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.018 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.018    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.132 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.132    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_17_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.360 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.681    12.041    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X61Y51         LUT6 (Prop_lut6_I3_O)        0.313    12.354 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9/O
                         net (fo=3, routed)           0.326    12.680    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X63Y50         LUT3 (Prop_lut3_I0_O)        0.124    12.804 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_49/O
                         net (fo=30, routed)          0.860    13.664    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_3
    SLICE_X56Y46         LUT6 (Prop_lut6_I5_O)        0.124    13.788 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2/O
                         net (fo=1, routed)           0.292    14.081    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0
    SLICE_X57Y45         LUT5 (Prop_lut5_I2_O)        0.124    14.205 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1/O
                         net (fo=24, routed)          0.928    15.133    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2]
    SLICE_X65Y29         LUT5 (Prop_lut5_I4_O)        0.124    15.257 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_10/O
                         net (fo=192, routed)         2.047    17.303    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/A0
    SLICE_X86Y18         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.127    17.430 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/RAMS64E_C/O
                         net (fo=1, routed)           0.000    17.430    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/OC
    SLICE_X86Y18         MUXF7 (Prop_muxf7_I1_O)      0.247    17.677 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/F7.B/O
                         net (fo=1, routed)           0.000    17.677    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/O0
    SLICE_X86Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    17.775 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/F8/O
                         net (fo=2, routed)           1.489    19.264    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8_n_0
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.347    19.611 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_158/O
                         net (fo=1, routed)           0.582    20.193    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_158_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I3_O)        0.326    20.519 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_76/O
                         net (fo=1, routed)           0.000    20.519    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/S[1]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.917 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_28/CO[3]
                         net (fo=4, routed)           0.960    21.876    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[128][1]_0[0]
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124    22.000 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_28/O
                         net (fo=78, routed)          1.590    23.590    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_way_buff
    SLICE_X41Y42         LUT3 (Prop_lut3_I1_O)        0.124    23.714 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_192_194_i_5/O
                         net (fo=8, routed)           0.842    24.556    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_448_511_198_200_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I3_O)        0.124    24.680 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_198_200_i_2/O
                         net (fo=16, routed)          1.941    26.622    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_198_200/DIB
    SLICE_X30Y83         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_198_200/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.518    27.697    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_198_200/WCLK
    SLICE_X30Y83         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_198_200/RAMB/CLK
                         clock pessimism              0.129    27.826    
                         clock uncertainty           -0.377    27.449    
    SLICE_X30Y83         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    27.114    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_198_200/RAMB
  -------------------------------------------------------------------
                         required time                         27.114    
                         arrival time                         -26.622    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_198_200/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.574ns  (logic 5.412ns (22.955%)  route 18.163ns (77.045%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 27.690 - 25.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.714     3.008    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X61Y55         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.456     3.464 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/Q
                         net (fo=30, routed)          1.062     4.526    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0[27]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.650 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.663     5.313    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.437 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_7/O
                         net (fo=24, routed)          0.633     6.070    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X65Y56         LUT3 (Prop_lut3_I2_O)        0.124     6.194 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_5/O
                         net (fo=39, routed)          1.583     7.777    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rt_index[0]
    SLICE_X65Y57         LUT5 (Prop_lut5_I2_O)        0.152     7.929 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/replace_write_data[31]_i_3/O
                         net (fo=94, routed)          0.932     8.861    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/opcode_reg_reg[20]
    SLICE_X61Y56         LUT2 (Prop_lut2_I1_O)        0.360     9.221 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44/O
                         net (fo=1, routed)           0.491     9.712    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/reg_target[5]
    SLICE_X65Y56         LUT6 (Prop_lut6_I5_O)        0.332    10.044 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_40/O
                         net (fo=1, routed)           0.300    10.344    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_i_22
    SLICE_X64Y55         LUT6 (Prop_lut6_I5_O)        0.124    10.468 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_32/O
                         net (fo=1, routed)           0.000    10.468    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_17_0[1]
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.018 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.018    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.132 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.132    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_17_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.360 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.681    12.041    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X61Y51         LUT6 (Prop_lut6_I3_O)        0.313    12.354 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9/O
                         net (fo=3, routed)           0.326    12.680    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X63Y50         LUT3 (Prop_lut3_I0_O)        0.124    12.804 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_49/O
                         net (fo=30, routed)          0.860    13.664    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_3
    SLICE_X56Y46         LUT6 (Prop_lut6_I5_O)        0.124    13.788 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2/O
                         net (fo=1, routed)           0.292    14.081    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0
    SLICE_X57Y45         LUT5 (Prop_lut5_I2_O)        0.124    14.205 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1/O
                         net (fo=24, routed)          0.928    15.133    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2]
    SLICE_X65Y29         LUT5 (Prop_lut5_I4_O)        0.124    15.257 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_10/O
                         net (fo=192, routed)         2.047    17.303    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/A0
    SLICE_X86Y18         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.127    17.430 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/RAMS64E_C/O
                         net (fo=1, routed)           0.000    17.430    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/OC
    SLICE_X86Y18         MUXF7 (Prop_muxf7_I1_O)      0.247    17.677 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/F7.B/O
                         net (fo=1, routed)           0.000    17.677    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/O0
    SLICE_X86Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    17.775 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/F8/O
                         net (fo=2, routed)           1.489    19.264    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8_n_0
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.347    19.611 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_158/O
                         net (fo=1, routed)           0.582    20.193    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_158_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I3_O)        0.326    20.519 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_76/O
                         net (fo=1, routed)           0.000    20.519    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/S[1]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.917 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_28/CO[3]
                         net (fo=4, routed)           0.960    21.876    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[128][1]_0[0]
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124    22.000 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_28/O
                         net (fo=78, routed)          1.590    23.590    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_way_buff
    SLICE_X41Y42         LUT3 (Prop_lut3_I1_O)        0.124    23.714 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_192_194_i_5/O
                         net (fo=8, routed)           0.654    24.368    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_72_74_i_4_1
    SLICE_X33Y42         LUT6 (Prop_lut6_I3_O)        0.124    24.492 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_198_200_i_1/O
                         net (fo=16, routed)          2.090    26.582    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_198_200/DIA
    SLICE_X30Y77         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_198_200/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.511    27.690    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_198_200/WCLK
    SLICE_X30Y77         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_198_200/RAMA/CLK
                         clock pessimism              0.129    27.819    
                         clock uncertainty           -0.377    27.442    
    SLICE_X30Y77         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    27.115    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_198_200/RAMA
  -------------------------------------------------------------------
                         required time                         27.115    
                         arrival time                         -26.582    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_448_511_198_200/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.498ns  (logic 5.412ns (23.030%)  route 18.086ns (76.970%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 27.646 - 25.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.714     3.008    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X61Y55         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.456     3.464 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/Q
                         net (fo=30, routed)          1.062     4.526    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0[27]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.650 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.663     5.313    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.437 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_7/O
                         net (fo=24, routed)          0.633     6.070    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X65Y56         LUT3 (Prop_lut3_I2_O)        0.124     6.194 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_5/O
                         net (fo=39, routed)          1.583     7.777    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rt_index[0]
    SLICE_X65Y57         LUT5 (Prop_lut5_I2_O)        0.152     7.929 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/replace_write_data[31]_i_3/O
                         net (fo=94, routed)          0.932     8.861    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/opcode_reg_reg[20]
    SLICE_X61Y56         LUT2 (Prop_lut2_I1_O)        0.360     9.221 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44/O
                         net (fo=1, routed)           0.491     9.712    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/reg_target[5]
    SLICE_X65Y56         LUT6 (Prop_lut6_I5_O)        0.332    10.044 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_40/O
                         net (fo=1, routed)           0.300    10.344    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_i_22
    SLICE_X64Y55         LUT6 (Prop_lut6_I5_O)        0.124    10.468 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_32/O
                         net (fo=1, routed)           0.000    10.468    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_17_0[1]
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.018 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.018    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.132 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.132    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_17_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.360 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.681    12.041    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X61Y51         LUT6 (Prop_lut6_I3_O)        0.313    12.354 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9/O
                         net (fo=3, routed)           0.326    12.680    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X63Y50         LUT3 (Prop_lut3_I0_O)        0.124    12.804 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_49/O
                         net (fo=30, routed)          0.860    13.664    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_3
    SLICE_X56Y46         LUT6 (Prop_lut6_I5_O)        0.124    13.788 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2/O
                         net (fo=1, routed)           0.292    14.081    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0
    SLICE_X57Y45         LUT5 (Prop_lut5_I2_O)        0.124    14.205 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1/O
                         net (fo=24, routed)          0.928    15.133    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2]
    SLICE_X65Y29         LUT5 (Prop_lut5_I4_O)        0.124    15.257 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_10/O
                         net (fo=192, routed)         2.047    17.303    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/A0
    SLICE_X86Y18         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.127    17.430 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/RAMS64E_C/O
                         net (fo=1, routed)           0.000    17.430    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/OC
    SLICE_X86Y18         MUXF7 (Prop_muxf7_I1_O)      0.247    17.677 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/F7.B/O
                         net (fo=1, routed)           0.000    17.677    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/O0
    SLICE_X86Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    17.775 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/F8/O
                         net (fo=2, routed)           1.489    19.264    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8_n_0
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.347    19.611 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_158/O
                         net (fo=1, routed)           0.582    20.193    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_158_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I3_O)        0.326    20.519 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_76/O
                         net (fo=1, routed)           0.000    20.519    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/S[1]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.917 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_28/CO[3]
                         net (fo=4, routed)           0.960    21.876    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[128][1]_0[0]
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124    22.000 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_28/O
                         net (fo=78, routed)          1.590    23.590    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_way_buff
    SLICE_X41Y42         LUT3 (Prop_lut3_I1_O)        0.124    23.714 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_192_194_i_5/O
                         net (fo=8, routed)           0.654    24.368    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_72_74_i_4_1
    SLICE_X33Y42         LUT6 (Prop_lut6_I3_O)        0.124    24.492 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_198_200_i_1/O
                         net (fo=16, routed)          2.014    26.506    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_448_511_198_200/DIA
    SLICE_X32Y78         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_448_511_198_200/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.467    27.646    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_448_511_198_200/WCLK
    SLICE_X32Y78         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_448_511_198_200/RAMA/CLK
                         clock pessimism              0.129    27.775    
                         clock uncertainty           -0.377    27.398    
    SLICE_X32Y78         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    27.071    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_448_511_198_200/RAMA
  -------------------------------------------------------------------
                         required time                         27.071    
                         arrival time                         -26.506    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.531ns  (logic 5.412ns (22.997%)  route 18.120ns (77.003%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 27.690 - 25.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.714     3.008    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X61Y55         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.456     3.464 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/Q
                         net (fo=30, routed)          1.062     4.526    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0[27]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.650 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.663     5.313    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.437 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_7/O
                         net (fo=24, routed)          0.633     6.070    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X65Y56         LUT3 (Prop_lut3_I2_O)        0.124     6.194 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_5/O
                         net (fo=39, routed)          1.583     7.777    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rt_index[0]
    SLICE_X65Y57         LUT5 (Prop_lut5_I2_O)        0.152     7.929 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/replace_write_data[31]_i_3/O
                         net (fo=94, routed)          0.932     8.861    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/opcode_reg_reg[20]
    SLICE_X61Y56         LUT2 (Prop_lut2_I1_O)        0.360     9.221 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44/O
                         net (fo=1, routed)           0.491     9.712    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/reg_target[5]
    SLICE_X65Y56         LUT6 (Prop_lut6_I5_O)        0.332    10.044 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_40/O
                         net (fo=1, routed)           0.300    10.344    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_i_22
    SLICE_X64Y55         LUT6 (Prop_lut6_I5_O)        0.124    10.468 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_32/O
                         net (fo=1, routed)           0.000    10.468    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_17_0[1]
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.018 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.018    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.132 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.132    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_17_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.360 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.681    12.041    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X61Y51         LUT6 (Prop_lut6_I3_O)        0.313    12.354 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9/O
                         net (fo=3, routed)           0.326    12.680    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X63Y50         LUT3 (Prop_lut3_I0_O)        0.124    12.804 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_49/O
                         net (fo=30, routed)          0.860    13.664    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_3
    SLICE_X56Y46         LUT6 (Prop_lut6_I5_O)        0.124    13.788 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2/O
                         net (fo=1, routed)           0.292    14.081    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0
    SLICE_X57Y45         LUT5 (Prop_lut5_I2_O)        0.124    14.205 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1/O
                         net (fo=24, routed)          0.928    15.133    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2]
    SLICE_X65Y29         LUT5 (Prop_lut5_I4_O)        0.124    15.257 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_10/O
                         net (fo=192, routed)         2.047    17.303    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/A0
    SLICE_X86Y18         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.127    17.430 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/RAMS64E_C/O
                         net (fo=1, routed)           0.000    17.430    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/OC
    SLICE_X86Y18         MUXF7 (Prop_muxf7_I1_O)      0.247    17.677 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/F7.B/O
                         net (fo=1, routed)           0.000    17.677    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/O0
    SLICE_X86Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    17.775 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/F8/O
                         net (fo=2, routed)           1.489    19.264    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8_n_0
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.347    19.611 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_158/O
                         net (fo=1, routed)           0.582    20.193    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_158_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I3_O)        0.326    20.519 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_76/O
                         net (fo=1, routed)           0.000    20.519    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/S[1]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.917 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_28/CO[3]
                         net (fo=4, routed)           0.960    21.876    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[128][1]_0[0]
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124    22.000 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_28/O
                         net (fo=78, routed)          1.451    23.451    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_way_buff
    SLICE_X35Y33         LUT3 (Prop_lut3_I1_O)        0.124    23.575 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_13/O
                         net (fo=8, routed)           0.711    24.286    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_448_511_6_8_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I4_O)        0.124    24.410 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_3_5_i_2/O
                         net (fo=16, routed)          2.129    26.539    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_3_5/DIB
    SLICE_X26Y81         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.511    27.690    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_3_5/WCLK
    SLICE_X26Y81         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_3_5/RAMB/CLK
                         clock pessimism              0.129    27.819    
                         clock uncertainty           -0.377    27.442    
    SLICE_X26Y81         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    27.107    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         27.107    
                         arrival time                         -26.539    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.515ns  (logic 5.412ns (23.013%)  route 18.104ns (76.987%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 27.693 - 25.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.714     3.008    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X61Y55         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.456     3.464 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/Q
                         net (fo=30, routed)          1.062     4.526    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0[27]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.650 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.663     5.313    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.437 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_7/O
                         net (fo=24, routed)          0.633     6.070    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X65Y56         LUT3 (Prop_lut3_I2_O)        0.124     6.194 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_5/O
                         net (fo=39, routed)          1.583     7.777    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rt_index[0]
    SLICE_X65Y57         LUT5 (Prop_lut5_I2_O)        0.152     7.929 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/replace_write_data[31]_i_3/O
                         net (fo=94, routed)          0.932     8.861    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/opcode_reg_reg[20]
    SLICE_X61Y56         LUT2 (Prop_lut2_I1_O)        0.360     9.221 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44/O
                         net (fo=1, routed)           0.491     9.712    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/reg_target[5]
    SLICE_X65Y56         LUT6 (Prop_lut6_I5_O)        0.332    10.044 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_40/O
                         net (fo=1, routed)           0.300    10.344    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_i_22
    SLICE_X64Y55         LUT6 (Prop_lut6_I5_O)        0.124    10.468 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_32/O
                         net (fo=1, routed)           0.000    10.468    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_17_0[1]
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.018 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.018    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.132 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.132    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_17_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.360 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.681    12.041    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X61Y51         LUT6 (Prop_lut6_I3_O)        0.313    12.354 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9/O
                         net (fo=3, routed)           0.326    12.680    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X63Y50         LUT3 (Prop_lut3_I0_O)        0.124    12.804 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_49/O
                         net (fo=30, routed)          0.860    13.664    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_3
    SLICE_X56Y46         LUT6 (Prop_lut6_I5_O)        0.124    13.788 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2/O
                         net (fo=1, routed)           0.292    14.081    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0
    SLICE_X57Y45         LUT5 (Prop_lut5_I2_O)        0.124    14.205 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1/O
                         net (fo=24, routed)          0.928    15.133    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2]
    SLICE_X65Y29         LUT5 (Prop_lut5_I4_O)        0.124    15.257 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_10/O
                         net (fo=192, routed)         2.047    17.303    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/A0
    SLICE_X86Y18         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.127    17.430 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/RAMS64E_C/O
                         net (fo=1, routed)           0.000    17.430    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/OC
    SLICE_X86Y18         MUXF7 (Prop_muxf7_I1_O)      0.247    17.677 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/F7.B/O
                         net (fo=1, routed)           0.000    17.677    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/O0
    SLICE_X86Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    17.775 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/F8/O
                         net (fo=2, routed)           1.489    19.264    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8_n_0
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.347    19.611 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_158/O
                         net (fo=1, routed)           0.582    20.193    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_158_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I3_O)        0.326    20.519 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_76/O
                         net (fo=1, routed)           0.000    20.519    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/S[1]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.917 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_28/CO[3]
                         net (fo=4, routed)           0.960    21.876    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[128][1]_0[0]
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124    22.000 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_28/O
                         net (fo=78, routed)          1.451    23.451    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_way_buff
    SLICE_X35Y33         LUT3 (Prop_lut3_I1_O)        0.124    23.575 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_13/O
                         net (fo=8, routed)           0.711    24.286    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_448_511_6_8_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I4_O)        0.124    24.410 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_3_5_i_2/O
                         net (fo=16, routed)          2.113    26.523    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_3_5/DIB
    SLICE_X26Y83         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.514    27.693    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_3_5/WCLK
    SLICE_X26Y83         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_3_5/RAMB/CLK
                         clock pessimism              0.129    27.822    
                         clock uncertainty           -0.377    27.445    
    SLICE_X26Y83         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    27.110    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         27.110    
                         arrival time                         -26.523    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_192_194/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.471ns  (logic 5.412ns (23.056%)  route 18.060ns (76.944%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 27.648 - 25.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.714     3.008    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X61Y55         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.456     3.464 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/Q
                         net (fo=30, routed)          1.062     4.526    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0[27]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.650 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.663     5.313    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.437 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_7/O
                         net (fo=24, routed)          0.633     6.070    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X65Y56         LUT3 (Prop_lut3_I2_O)        0.124     6.194 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_5/O
                         net (fo=39, routed)          1.583     7.777    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rt_index[0]
    SLICE_X65Y57         LUT5 (Prop_lut5_I2_O)        0.152     7.929 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/replace_write_data[31]_i_3/O
                         net (fo=94, routed)          0.932     8.861    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/opcode_reg_reg[20]
    SLICE_X61Y56         LUT2 (Prop_lut2_I1_O)        0.360     9.221 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44/O
                         net (fo=1, routed)           0.491     9.712    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/reg_target[5]
    SLICE_X65Y56         LUT6 (Prop_lut6_I5_O)        0.332    10.044 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_40/O
                         net (fo=1, routed)           0.300    10.344    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_i_22
    SLICE_X64Y55         LUT6 (Prop_lut6_I5_O)        0.124    10.468 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_32/O
                         net (fo=1, routed)           0.000    10.468    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_17_0[1]
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.018 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.018    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.132 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.132    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_17_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.360 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.681    12.041    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X61Y51         LUT6 (Prop_lut6_I3_O)        0.313    12.354 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9/O
                         net (fo=3, routed)           0.326    12.680    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X63Y50         LUT3 (Prop_lut3_I0_O)        0.124    12.804 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_49/O
                         net (fo=30, routed)          0.860    13.664    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_3
    SLICE_X56Y46         LUT6 (Prop_lut6_I5_O)        0.124    13.788 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2/O
                         net (fo=1, routed)           0.292    14.081    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0
    SLICE_X57Y45         LUT5 (Prop_lut5_I2_O)        0.124    14.205 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1/O
                         net (fo=24, routed)          0.928    15.133    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2]
    SLICE_X65Y29         LUT5 (Prop_lut5_I4_O)        0.124    15.257 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_10/O
                         net (fo=192, routed)         2.047    17.303    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/A0
    SLICE_X86Y18         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.127    17.430 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/RAMS64E_C/O
                         net (fo=1, routed)           0.000    17.430    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/OC
    SLICE_X86Y18         MUXF7 (Prop_muxf7_I1_O)      0.247    17.677 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/F7.B/O
                         net (fo=1, routed)           0.000    17.677    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/O0
    SLICE_X86Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    17.775 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/F8/O
                         net (fo=2, routed)           1.489    19.264    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8_n_0
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.347    19.611 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_158/O
                         net (fo=1, routed)           0.582    20.193    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_158_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I3_O)        0.326    20.519 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_76/O
                         net (fo=1, routed)           0.000    20.519    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/S[1]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.917 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_28/CO[3]
                         net (fo=4, routed)           0.960    21.876    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[128][1]_0[0]
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124    22.000 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_28/O
                         net (fo=78, routed)          1.590    23.590    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_way_buff
    SLICE_X41Y42         LUT3 (Prop_lut3_I1_O)        0.124    23.714 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_192_194_i_5/O
                         net (fo=8, routed)           0.780    24.494    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_72_74_i_4_1
    SLICE_X40Y38         LUT6 (Prop_lut6_I3_O)        0.124    24.618 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_192_194_i_1/O
                         net (fo=16, routed)          1.861    26.479    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_192_194/DIA
    SLICE_X36Y68         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_192_194/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.469    27.648    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_192_194/WCLK
    SLICE_X36Y68         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_192_194/RAMA/CLK
                         clock pessimism              0.129    27.777    
                         clock uncertainty           -0.377    27.400    
    SLICE_X36Y68         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    27.073    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_192_194/RAMA
  -------------------------------------------------------------------
                         required time                         27.073    
                         arrival time                         -26.479    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_198_200/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.507ns  (logic 5.412ns (23.021%)  route 18.095ns (76.979%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 27.688 - 25.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.714     3.008    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X61Y55         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.456     3.464 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/Q
                         net (fo=30, routed)          1.062     4.526    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0[27]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.650 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.663     5.313    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.437 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_7/O
                         net (fo=24, routed)          0.633     6.070    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X65Y56         LUT3 (Prop_lut3_I2_O)        0.124     6.194 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_5/O
                         net (fo=39, routed)          1.583     7.777    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rt_index[0]
    SLICE_X65Y57         LUT5 (Prop_lut5_I2_O)        0.152     7.929 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/replace_write_data[31]_i_3/O
                         net (fo=94, routed)          0.932     8.861    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/opcode_reg_reg[20]
    SLICE_X61Y56         LUT2 (Prop_lut2_I1_O)        0.360     9.221 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44/O
                         net (fo=1, routed)           0.491     9.712    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/reg_target[5]
    SLICE_X65Y56         LUT6 (Prop_lut6_I5_O)        0.332    10.044 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_40/O
                         net (fo=1, routed)           0.300    10.344    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_i_22
    SLICE_X64Y55         LUT6 (Prop_lut6_I5_O)        0.124    10.468 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_32/O
                         net (fo=1, routed)           0.000    10.468    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_17_0[1]
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.018 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.018    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.132 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.132    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_17_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.360 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.681    12.041    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X61Y51         LUT6 (Prop_lut6_I3_O)        0.313    12.354 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9/O
                         net (fo=3, routed)           0.326    12.680    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X63Y50         LUT3 (Prop_lut3_I0_O)        0.124    12.804 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_49/O
                         net (fo=30, routed)          0.860    13.664    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_3
    SLICE_X56Y46         LUT6 (Prop_lut6_I5_O)        0.124    13.788 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2/O
                         net (fo=1, routed)           0.292    14.081    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0
    SLICE_X57Y45         LUT5 (Prop_lut5_I2_O)        0.124    14.205 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1/O
                         net (fo=24, routed)          0.928    15.133    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2]
    SLICE_X65Y29         LUT5 (Prop_lut5_I4_O)        0.124    15.257 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_10/O
                         net (fo=192, routed)         2.047    17.303    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/A0
    SLICE_X86Y18         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.127    17.430 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/RAMS64E_C/O
                         net (fo=1, routed)           0.000    17.430    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/OC
    SLICE_X86Y18         MUXF7 (Prop_muxf7_I1_O)      0.247    17.677 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/F7.B/O
                         net (fo=1, routed)           0.000    17.677    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/O0
    SLICE_X86Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    17.775 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/F8/O
                         net (fo=2, routed)           1.489    19.264    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8_n_0
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.347    19.611 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_158/O
                         net (fo=1, routed)           0.582    20.193    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_158_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I3_O)        0.326    20.519 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_76/O
                         net (fo=1, routed)           0.000    20.519    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/S[1]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.917 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_28/CO[3]
                         net (fo=4, routed)           0.960    21.876    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[128][1]_0[0]
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124    22.000 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_28/O
                         net (fo=78, routed)          1.590    23.590    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_way_buff
    SLICE_X41Y42         LUT3 (Prop_lut3_I1_O)        0.124    23.714 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_192_194_i_5/O
                         net (fo=8, routed)           0.654    24.368    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_72_74_i_4_1
    SLICE_X33Y42         LUT6 (Prop_lut6_I3_O)        0.124    24.492 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_198_200_i_1/O
                         net (fo=16, routed)          2.023    26.515    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_198_200/DIA
    SLICE_X26Y71         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_198_200/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.509    27.688    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_198_200/WCLK
    SLICE_X26Y71         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_198_200/RAMA/CLK
                         clock pessimism              0.129    27.817    
                         clock uncertainty           -0.377    27.440    
    SLICE_X26Y71         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    27.113    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_198_200/RAMA
  -------------------------------------------------------------------
                         required time                         27.113    
                         arrival time                         -26.515    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_64_127_30_32/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.532ns  (logic 5.608ns (23.829%)  route 17.924ns (76.171%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 27.631 - 25.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.714     3.008    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X61Y55         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.456     3.464 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/Q
                         net (fo=30, routed)          1.062     4.526    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0[27]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.650 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.663     5.313    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.437 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_7/O
                         net (fo=24, routed)          0.633     6.070    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X65Y56         LUT3 (Prop_lut3_I2_O)        0.124     6.194 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_5/O
                         net (fo=39, routed)          1.583     7.777    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rt_index[0]
    SLICE_X65Y57         LUT5 (Prop_lut5_I2_O)        0.152     7.929 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/replace_write_data[31]_i_3/O
                         net (fo=94, routed)          0.932     8.861    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/opcode_reg_reg[20]
    SLICE_X61Y56         LUT2 (Prop_lut2_I1_O)        0.360     9.221 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44/O
                         net (fo=1, routed)           0.491     9.712    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/reg_target[5]
    SLICE_X65Y56         LUT6 (Prop_lut6_I5_O)        0.332    10.044 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_40/O
                         net (fo=1, routed)           0.300    10.344    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_i_22
    SLICE_X64Y55         LUT6 (Prop_lut6_I5_O)        0.124    10.468 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_32/O
                         net (fo=1, routed)           0.000    10.468    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_17_0[1]
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.018 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.018    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.132 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.132    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_17_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.360 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.681    12.041    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X61Y51         LUT6 (Prop_lut6_I3_O)        0.313    12.354 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9/O
                         net (fo=3, routed)           0.326    12.680    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X63Y50         LUT3 (Prop_lut3_I0_O)        0.124    12.804 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_49/O
                         net (fo=30, routed)          0.860    13.664    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_3
    SLICE_X56Y46         LUT6 (Prop_lut6_I5_O)        0.124    13.788 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2/O
                         net (fo=1, routed)           0.292    14.081    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0
    SLICE_X57Y45         LUT5 (Prop_lut5_I2_O)        0.124    14.205 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1/O
                         net (fo=24, routed)          0.928    15.133    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2]
    SLICE_X65Y29         LUT5 (Prop_lut5_I4_O)        0.124    15.257 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_10/O
                         net (fo=192, routed)         2.047    17.303    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/A0
    SLICE_X86Y18         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.127    17.430 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/RAMS64E_C/O
                         net (fo=1, routed)           0.000    17.430    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/OC
    SLICE_X86Y18         MUXF7 (Prop_muxf7_I1_O)      0.247    17.677 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/F7.B/O
                         net (fo=1, routed)           0.000    17.677    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/O0
    SLICE_X86Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    17.775 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/F8/O
                         net (fo=2, routed)           1.489    19.264    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8_n_0
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.347    19.611 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_158/O
                         net (fo=1, routed)           0.582    20.193    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_158_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I3_O)        0.326    20.519 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_76/O
                         net (fo=1, routed)           0.000    20.519    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/S[1]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.917 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_28/CO[3]
                         net (fo=4, routed)           0.960    21.876    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[128][1]_0[0]
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124    22.000 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_28/O
                         net (fo=78, routed)          1.483    23.484    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_way_buff
    SLICE_X44Y37         LUT3 (Prop_lut3_I1_O)        0.118    23.602 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_9/O
                         net (fo=8, routed)           0.671    24.273    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_448_511_36_38_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I3_O)        0.326    24.599 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_30_32_i_3/O
                         net (fo=16, routed)          1.941    26.540    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_64_127_30_32/DIC
    SLICE_X50Y72         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_64_127_30_32/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.452    27.631    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_64_127_30_32/WCLK
    SLICE_X50Y72         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_64_127_30_32/RAMC/CLK
                         clock pessimism              0.229    27.860    
                         clock uncertainty           -0.377    27.483    
    SLICE_X50Y72         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331    27.152    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_64_127_30_32/RAMC
  -------------------------------------------------------------------
                         required time                         27.152    
                         arrival time                         -26.540    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_198_200/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.474ns  (logic 5.412ns (23.053%)  route 18.062ns (76.947%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 27.690 - 25.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.714     3.008    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X61Y55         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.456     3.464 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/Q
                         net (fo=30, routed)          1.062     4.526    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0[27]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.650 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.663     5.313    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.437 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_7/O
                         net (fo=24, routed)          0.633     6.070    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X65Y56         LUT3 (Prop_lut3_I2_O)        0.124     6.194 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_5/O
                         net (fo=39, routed)          1.583     7.777    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rt_index[0]
    SLICE_X65Y57         LUT5 (Prop_lut5_I2_O)        0.152     7.929 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/replace_write_data[31]_i_3/O
                         net (fo=94, routed)          0.932     8.861    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/opcode_reg_reg[20]
    SLICE_X61Y56         LUT2 (Prop_lut2_I1_O)        0.360     9.221 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44/O
                         net (fo=1, routed)           0.491     9.712    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/reg_target[5]
    SLICE_X65Y56         LUT6 (Prop_lut6_I5_O)        0.332    10.044 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_40/O
                         net (fo=1, routed)           0.300    10.344    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_i_22
    SLICE_X64Y55         LUT6 (Prop_lut6_I5_O)        0.124    10.468 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_32/O
                         net (fo=1, routed)           0.000    10.468    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_17_0[1]
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.018 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.018    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.132 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.132    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_17_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.360 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.681    12.041    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X61Y51         LUT6 (Prop_lut6_I3_O)        0.313    12.354 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9/O
                         net (fo=3, routed)           0.326    12.680    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X63Y50         LUT3 (Prop_lut3_I0_O)        0.124    12.804 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_49/O
                         net (fo=30, routed)          0.860    13.664    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_3
    SLICE_X56Y46         LUT6 (Prop_lut6_I5_O)        0.124    13.788 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2/O
                         net (fo=1, routed)           0.292    14.081    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0
    SLICE_X57Y45         LUT5 (Prop_lut5_I2_O)        0.124    14.205 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1/O
                         net (fo=24, routed)          0.928    15.133    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2]
    SLICE_X65Y29         LUT5 (Prop_lut5_I4_O)        0.124    15.257 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_10/O
                         net (fo=192, routed)         2.047    17.303    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/A0
    SLICE_X86Y18         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.127    17.430 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/RAMS64E_C/O
                         net (fo=1, routed)           0.000    17.430    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/OC
    SLICE_X86Y18         MUXF7 (Prop_muxf7_I1_O)      0.247    17.677 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/F7.B/O
                         net (fo=1, routed)           0.000    17.677    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/O0
    SLICE_X86Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    17.775 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8/F8/O
                         net (fo=2, routed)           1.489    19.264    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_8_8_n_0
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.347    19.611 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_158/O
                         net (fo=1, routed)           0.582    20.193    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_158_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I3_O)        0.326    20.519 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_76/O
                         net (fo=1, routed)           0.000    20.519    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/S[1]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.917 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_28/CO[3]
                         net (fo=4, routed)           0.960    21.876    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[128][1]_0[0]
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124    22.000 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_28/O
                         net (fo=78, routed)          1.590    23.590    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_way_buff
    SLICE_X41Y42         LUT3 (Prop_lut3_I1_O)        0.124    23.714 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_192_194_i_5/O
                         net (fo=8, routed)           0.842    24.556    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_448_511_198_200_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I3_O)        0.124    24.680 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_198_200_i_2/O
                         net (fo=16, routed)          1.801    26.482    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_198_200/DIB
    SLICE_X30Y77         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_198_200/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.511    27.690    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_198_200/WCLK
    SLICE_X30Y77         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_198_200/RAMB/CLK
                         clock pessimism              0.129    27.819    
                         clock uncertainty           -0.377    27.442    
    SLICE_X30Y77         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    27.107    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_198_200/RAMB
  -------------------------------------------------------------------
                         required time                         27.107    
                         arrival time                         -26.482    
  -------------------------------------------------------------------
                         slack                                  0.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[3].bram_wrdata_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/bram_0/U0/bram_buff_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.557     0.893    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X33Y57         FDRE                                         r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[3].bram_wrdata_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[3].bram_wrdata_int_reg[3]/Q
                         net (fo=1, routed)           0.106     1.140    design_2_i/bram_0/U0/bram_wrdata_a[3]
    RAMB36_X2Y11         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.866     1.232    design_2_i/bram_0/U0/bram_clk_a
    RAMB36_X2Y11         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_0/CLKARDCLK
                         clock pessimism             -0.281     0.951    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.106    design_2_i/bram_0/U0/bram_buff_reg_0
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[11].bram_wrdata_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/bram_0/U0/bram_buff_reg_0/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.557     0.893    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X33Y59         FDRE                                         r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[11].bram_wrdata_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[11].bram_wrdata_int_reg[11]/Q
                         net (fo=1, routed)           0.108     1.141    design_2_i/bram_0/U0/bram_wrdata_a[11]
    RAMB36_X2Y11         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_0/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.866     1.232    design_2_i/bram_0/U0/bram_clk_a
    RAMB36_X2Y11         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_0/CLKARDCLK
                         clock pessimism             -0.281     0.951    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155     1.106    design_2_i/bram_0/U0/bram_buff_reg_0
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.831%)  route 0.242ns (63.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.583     0.919    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aclk
    SLICE_X56Y46         FDRE                                         r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[6]/Q
                         net (fo=1, routed)           0.242     1.301    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/Q[4]
    SLICE_X55Y50         FDRE                                         r  design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.846     1.212    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/aclk
    SLICE_X55Y50         FDRE                                         r  design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[6]/C
                         clock pessimism             -0.030     1.182    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.076     1.258    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.550%)  route 0.279ns (66.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.557     0.893    design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X41Y97         FDRE                                         r  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.279     1.313    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X50Y95         SRLC32E                                      r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.820     1.186    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X50Y95         SRLC32E                                      r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.260    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awaddr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.461%)  route 0.246ns (63.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.584     0.920    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aclk
    SLICE_X56Y48         FDRE                                         r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[29]/Q
                         net (fo=1, routed)           0.246     1.306    design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/D[27]
    SLICE_X55Y52         FDRE                                         r  design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awaddr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.846     1.212    design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/aclk
    SLICE_X55Y52         FDRE                                         r  design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awaddr_reg[29]/C
                         clock pessimism             -0.030     1.182    
    SLICE_X55Y52         FDRE (Hold_fdre_C_D)         0.070     1.252    design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awaddr_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[32].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.626     0.962    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X2Y48          FDRE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.126 r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[47]/Q
                         net (fo=1, routed)           0.101     1.227    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[32].srl_nx1/m_axi_rdata[0]
    SLICE_X0Y48          SRLC32E                                      r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[32].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.896     1.262    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[32].srl_nx1/aclk
    SLICE_X0Y48          SRLC32E                                      r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[32].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.284     0.978    
    SLICE_X0Y48          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.161    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[32].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.389%)  route 0.226ns (61.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.639     0.975    design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y100        FDRE                                         r  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.226     1.342    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X38Y97         SRLC32E                                      r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.825     1.191    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y97         SRLC32E                                      r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.273    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.260%)  route 0.315ns (65.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.555     0.891    design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X38Y92         FDRE                                         r  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=6, routed)           0.315     1.369    design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_araddr[1]
    SLICE_X42Y102        FDRE                                         r  design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.911     1.277    design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y102        FDRE                                         r  design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y102        FDRE (Hold_fdre_C_D)         0.052     1.294    design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[9].bram_wrdata_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/bram_0/U0/bram_buff_reg_0/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.821%)  route 0.110ns (46.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.557     0.893    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X33Y59         FDRE                                         r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[9].bram_wrdata_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[9].bram_wrdata_int_reg[9]/Q
                         net (fo=1, routed)           0.110     1.130    design_2_i/bram_0/U0/bram_wrdata_a[9]
    RAMB36_X2Y11         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_0/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.866     1.232    design_2_i/bram_0/U0/bram_clk_a
    RAMB36_X2Y11         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_0/CLKARDCLK
                         clock pessimism             -0.281     0.951    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.102     1.053    design_2_i/bram_0/U0/bram_buff_reg_0
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.835%)  route 0.193ns (60.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.639     0.975    design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y100        FDRE                                         r  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.193     1.296    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X38Y97         SRLC32E                                      r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.825     1.191    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y97         SRLC32E                                      r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     1.218    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         25.000      21.000     XADC_X0Y0       design_2_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y10    design_2_i/bram_0/U0/bram_buff_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y11    design_2_i/bram_0/U0/bram_buff_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y10    design_2_i/bram_0/U0/bram_buff_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y11    design_2_i/bram_0/U0/bram_buff_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X28Y49    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X31Y49    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y48    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X33Y48    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X32Y44    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X32Y44    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X32Y44    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X32Y44    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X58Y25    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_105_107/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X58Y25    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_105_107/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X58Y25    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_105_107/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X58Y25    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_105_107/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X36Y4     design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_222_224/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X36Y4     design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_222_224/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X16Y30    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X16Y30    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X16Y30    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X16Y30    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X4Y31     design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_75_77/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X4Y31     design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_75_77/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X8Y20     design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_45_47/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X8Y20     design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_45_47/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X36Y28    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_213_215/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X36Y28    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_213_215/RAMD/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.904ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.864ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.172ns  (logic 0.779ns (4.817%)  route 15.393ns (95.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 27.694 - 25.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.711     3.005    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y91         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.478     3.483 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=111, routed)         9.955    13.438    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X57Y5          LUT1 (Prop_lut1_I0_O)        0.301    13.739 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=1091, routed)        5.437    19.177    design_2_i/cpu_0/U0/mlite_cpu_inst/AR[0]
    SLICE_X28Y81         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.515    27.694    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X28Y81         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[0]/C
                         clock pessimism              0.129    27.823    
                         clock uncertainty           -0.377    27.446    
    SLICE_X28Y81         FDCE (Recov_fdce_C_CLR)     -0.405    27.041    design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         27.041    
                         arrival time                         -19.177    
  -------------------------------------------------------------------
                         slack                                  7.864    

Slack (MET) :             7.864ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.172ns  (logic 0.779ns (4.817%)  route 15.393ns (95.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 27.694 - 25.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.711     3.005    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y91         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.478     3.483 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=111, routed)         9.955    13.438    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X57Y5          LUT1 (Prop_lut1_I0_O)        0.301    13.739 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=1091, routed)        5.437    19.177    design_2_i/cpu_0/U0/mlite_cpu_inst/AR[0]
    SLICE_X28Y81         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.515    27.694    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X28Y81         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[1]/C
                         clock pessimism              0.129    27.823    
                         clock uncertainty           -0.377    27.446    
    SLICE_X28Y81         FDCE (Recov_fdce_C_CLR)     -0.405    27.041    design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         27.041    
                         arrival time                         -19.177    
  -------------------------------------------------------------------
                         slack                                  7.864    

Slack (MET) :             7.864ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.172ns  (logic 0.779ns (4.817%)  route 15.393ns (95.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 27.694 - 25.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.711     3.005    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y91         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.478     3.483 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=111, routed)         9.955    13.438    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X57Y5          LUT1 (Prop_lut1_I0_O)        0.301    13.739 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=1091, routed)        5.437    19.177    design_2_i/cpu_0/U0/mlite_cpu_inst/AR[0]
    SLICE_X28Y81         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.515    27.694    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X28Y81         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/C
                         clock pessimism              0.129    27.823    
                         clock uncertainty           -0.377    27.446    
    SLICE_X28Y81         FDCE (Recov_fdce_C_CLR)     -0.405    27.041    design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         27.041    
                         arrival time                         -19.177    
  -------------------------------------------------------------------
                         slack                                  7.864    

Slack (MET) :             7.864ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.172ns  (logic 0.779ns (4.817%)  route 15.393ns (95.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 27.694 - 25.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.711     3.005    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y91         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.478     3.483 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=111, routed)         9.955    13.438    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X57Y5          LUT1 (Prop_lut1_I0_O)        0.301    13.739 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=1091, routed)        5.437    19.177    design_2_i/cpu_0/U0/mlite_cpu_inst/AR[0]
    SLICE_X28Y81         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.515    27.694    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X28Y81         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                         clock pessimism              0.129    27.823    
                         clock uncertainty           -0.377    27.446    
    SLICE_X28Y81         FDCE (Recov_fdce_C_CLR)     -0.405    27.041    design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         27.041    
                         arrival time                         -19.177    
  -------------------------------------------------------------------
                         slack                                  7.864    

Slack (MET) :             8.860ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.299ns  (logic 0.779ns (5.092%)  route 14.520ns (94.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 27.717 - 25.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.711     3.005    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y91         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.478     3.483 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=111, routed)         9.955    13.438    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X57Y5          LUT1 (Prop_lut1_I0_O)        0.301    13.739 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=1091, routed)        4.564    18.304    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst_n_0
    SLICE_X59Y51         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.538    27.717    design_2_i/cpu_0/U0/aclk
    SLICE_X59Y51         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[21]/C
                         clock pessimism              0.229    27.946    
                         clock uncertainty           -0.377    27.569    
    SLICE_X59Y51         FDCE (Recov_fdce_C_CLR)     -0.405    27.164    design_2_i/cpu_0/U0/counter_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         27.164    
                         arrival time                         -18.304    
  -------------------------------------------------------------------
                         slack                                  8.860    

Slack (MET) :             8.860ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.299ns  (logic 0.779ns (5.092%)  route 14.520ns (94.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 27.717 - 25.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.711     3.005    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y91         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.478     3.483 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=111, routed)         9.955    13.438    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X57Y5          LUT1 (Prop_lut1_I0_O)        0.301    13.739 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=1091, routed)        4.564    18.304    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst_n_0
    SLICE_X59Y51         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.538    27.717    design_2_i/cpu_0/U0/aclk
    SLICE_X59Y51         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[22]/C
                         clock pessimism              0.229    27.946    
                         clock uncertainty           -0.377    27.569    
    SLICE_X59Y51         FDCE (Recov_fdce_C_CLR)     -0.405    27.164    design_2_i/cpu_0/U0/counter_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         27.164    
                         arrival time                         -18.304    
  -------------------------------------------------------------------
                         slack                                  8.860    

Slack (MET) :             8.969ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/cpu_0/U0/counter_hi_reg_reg[32]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.096ns  (logic 0.779ns (5.160%)  route 14.317ns (94.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 27.736 - 25.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.711     3.005    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y91         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.478     3.483 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=111, routed)         9.955    13.438    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X57Y5          LUT1 (Prop_lut1_I0_O)        0.301    13.739 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=1091, routed)        4.361    18.101    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst_n_0
    SLICE_X63Y47         FDCE                                         f  design_2_i/cpu_0/U0/counter_hi_reg_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.557    27.736    design_2_i/cpu_0/U0/aclk
    SLICE_X63Y47         FDCE                                         r  design_2_i/cpu_0/U0/counter_hi_reg_reg[32]/C
                         clock pessimism              0.115    27.851    
                         clock uncertainty           -0.377    27.475    
    SLICE_X63Y47         FDCE (Recov_fdce_C_CLR)     -0.405    27.070    design_2_i/cpu_0/U0/counter_hi_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         27.070    
                         arrival time                         -18.101    
  -------------------------------------------------------------------
                         slack                                  8.969    

Slack (MET) :             8.969ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/cpu_0/U0/counter_hi_reg_reg[34]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.096ns  (logic 0.779ns (5.160%)  route 14.317ns (94.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 27.736 - 25.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.711     3.005    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y91         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.478     3.483 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=111, routed)         9.955    13.438    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X57Y5          LUT1 (Prop_lut1_I0_O)        0.301    13.739 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=1091, routed)        4.361    18.101    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst_n_0
    SLICE_X63Y47         FDCE                                         f  design_2_i/cpu_0/U0/counter_hi_reg_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.557    27.736    design_2_i/cpu_0/U0/aclk
    SLICE_X63Y47         FDCE                                         r  design_2_i/cpu_0/U0/counter_hi_reg_reg[34]/C
                         clock pessimism              0.115    27.851    
                         clock uncertainty           -0.377    27.475    
    SLICE_X63Y47         FDCE (Recov_fdce_C_CLR)     -0.405    27.070    design_2_i/cpu_0/U0/counter_hi_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         27.070    
                         arrival time                         -18.101    
  -------------------------------------------------------------------
                         slack                                  8.969    

Slack (MET) :             8.969ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/cpu_0/U0/counter_hi_reg_reg[35]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.096ns  (logic 0.779ns (5.160%)  route 14.317ns (94.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 27.736 - 25.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.711     3.005    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y91         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.478     3.483 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=111, routed)         9.955    13.438    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X57Y5          LUT1 (Prop_lut1_I0_O)        0.301    13.739 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=1091, routed)        4.361    18.101    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst_n_0
    SLICE_X63Y47         FDCE                                         f  design_2_i/cpu_0/U0/counter_hi_reg_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.557    27.736    design_2_i/cpu_0/U0/aclk
    SLICE_X63Y47         FDCE                                         r  design_2_i/cpu_0/U0/counter_hi_reg_reg[35]/C
                         clock pessimism              0.115    27.851    
                         clock uncertainty           -0.377    27.475    
    SLICE_X63Y47         FDCE (Recov_fdce_C_CLR)     -0.405    27.070    design_2_i/cpu_0/U0/counter_hi_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         27.070    
                         arrival time                         -18.101    
  -------------------------------------------------------------------
                         slack                                  8.969    

Slack (MET) :             8.969ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/cpu_0/U0/counter_hi_reg_reg[36]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.096ns  (logic 0.779ns (5.160%)  route 14.317ns (94.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 27.736 - 25.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.711     3.005    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y91         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.478     3.483 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=111, routed)         9.955    13.438    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X57Y5          LUT1 (Prop_lut1_I0_O)        0.301    13.739 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=1091, routed)        4.361    18.101    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst_n_0
    SLICE_X63Y47         FDCE                                         f  design_2_i/cpu_0/U0/counter_hi_reg_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       1.557    27.736    design_2_i/cpu_0/U0/aclk
    SLICE_X63Y47         FDCE                                         r  design_2_i/cpu_0/U0/counter_hi_reg_reg[36]/C
                         clock pessimism              0.115    27.851    
                         clock uncertainty           -0.377    27.475    
    SLICE_X63Y47         FDCE (Recov_fdce_C_CLR)     -0.405    27.070    design_2_i/cpu_0/U0/counter_hi_reg_reg[36]
  -------------------------------------------------------------------
                         required time                         27.070    
                         arrival time                         -18.101    
  -------------------------------------------------------------------
                         slack                                  8.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.247ns (23.451%)  route 0.806ns (76.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.576     0.912    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y91         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.148     1.060 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=111, routed)         0.608     1.668    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.099     1.767 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.198     1.965    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X48Y88         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.822     1.188    design_2_i/uart_0/U0/aclk
    SLICE_X48Y88         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[12]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.061    design_2_i/uart_0/U0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.247ns (23.451%)  route 0.806ns (76.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.576     0.912    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y91         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.148     1.060 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=111, routed)         0.608     1.668    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.099     1.767 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.198     1.965    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X48Y88         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.822     1.188    design_2_i/uart_0/U0/aclk
    SLICE_X48Y88         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[13]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.061    design_2_i/uart_0/U0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.247ns (23.451%)  route 0.806ns (76.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.576     0.912    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y91         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.148     1.060 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=111, routed)         0.608     1.668    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.099     1.767 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.198     1.965    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X48Y88         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.822     1.188    design_2_i/uart_0/U0/aclk
    SLICE_X48Y88         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[18]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.061    design_2_i/uart_0/U0/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.247ns (23.451%)  route 0.806ns (76.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.576     0.912    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y91         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.148     1.060 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=111, routed)         0.608     1.668    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.099     1.767 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.198     1.965    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X48Y88         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.822     1.188    design_2_i/uart_0/U0/aclk
    SLICE_X48Y88         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[19]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.061    design_2_i/uart_0/U0/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.232ns (28.728%)  route 0.576ns (71.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.569     0.905    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X28Y81         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDCE (Prop_fdce_C_Q)         0.128     1.033 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.121     1.154    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/Q[3]
    SLICE_X28Y81         LUT5 (Prop_lut5_I0_O)        0.104     1.258 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=551, routed)         0.454     1.712    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]
    SLICE_X34Y75         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.809     1.175    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aclk
    SLICE_X34Y75         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[15]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X34Y75         FDCE (Remov_fdce_C_CLR)     -0.132     0.779    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.232ns (28.728%)  route 0.576ns (71.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.569     0.905    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X28Y81         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDCE (Prop_fdce_C_Q)         0.128     1.033 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.121     1.154    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/Q[3]
    SLICE_X28Y81         LUT5 (Prop_lut5_I0_O)        0.104     1.258 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=551, routed)         0.454     1.712    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]
    SLICE_X34Y75         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.809     1.175    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aclk
    SLICE_X34Y75         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[16]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X34Y75         FDCE (Remov_fdce_C_CLR)     -0.132     0.779    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.954ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.247ns (22.380%)  route 0.857ns (77.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.576     0.912    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y91         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.148     1.060 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=111, routed)         0.608     1.668    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.099     1.767 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.248     2.015    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X48Y89         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.822     1.188    design_2_i/uart_0/U0/aclk
    SLICE_X48Y89         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[10]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.061    design_2_i/uart_0/U0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.954ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.247ns (22.380%)  route 0.857ns (77.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.576     0.912    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y91         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.148     1.060 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=111, routed)         0.608     1.668    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.099     1.767 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.248     2.015    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X48Y89         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.822     1.188    design_2_i/uart_0/U0/aclk
    SLICE_X48Y89         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[14]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.061    design_2_i/uart_0/U0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.954ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.247ns (22.380%)  route 0.857ns (77.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.576     0.912    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y91         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.148     1.060 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=111, routed)         0.608     1.668    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.099     1.767 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.248     2.015    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X48Y89         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.822     1.188    design_2_i/uart_0/U0/aclk
    SLICE_X48Y89         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[15]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.061    design_2_i/uart_0/U0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.954ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.247ns (22.380%)  route 0.857ns (77.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.576     0.912    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y91         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.148     1.060 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=111, routed)         0.608     1.668    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.099     1.767 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.248     2.015    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X48Y89         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10684, routed)       0.822     1.188    design_2_i/uart_0/U0/aclk
    SLICE_X48Y89         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[16]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.061    design_2_i/uart_0/U0/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.954    





