[2025-09-15 17:08:19] START suite=spec trace=465.tonto-44B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/465.tonto-44B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2163618 heartbeat IPC: 4.622 cumulative IPC: 4.622 (Simulation time: 00 hr 00 min 34 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 4293158 heartbeat IPC: 4.696 cumulative IPC: 4.659 (Simulation time: 00 hr 01 min 08 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4293158 cumulative IPC: 4.659 (Simulation time: 00 hr 01 min 08 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4293158 cumulative IPC: 4.659 (Simulation time: 00 hr 01 min 08 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 8998188 heartbeat IPC: 2.125 cumulative IPC: 2.125 (Simulation time: 00 hr 01 min 54 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 13598417 heartbeat IPC: 2.174 cumulative IPC: 2.149 (Simulation time: 00 hr 02 min 43 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 18359969 heartbeat IPC: 2.1 cumulative IPC: 2.133 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 23148045 heartbeat IPC: 2.089 cumulative IPC: 2.121 (Simulation time: 00 hr 04 min 24 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 27546111 heartbeat IPC: 2.274 cumulative IPC: 2.15 (Simulation time: 00 hr 05 min 15 sec)
Heartbeat CPU 0 instructions: 80000008 cycles: 32120821 heartbeat IPC: 2.186 cumulative IPC: 2.156 (Simulation time: 00 hr 06 min 02 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 36666330 heartbeat IPC: 2.2 cumulative IPC: 2.162 (Simulation time: 00 hr 06 min 51 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 41266642 heartbeat IPC: 2.174 cumulative IPC: 2.164 (Simulation time: 00 hr 07 min 38 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 46077516 heartbeat IPC: 2.079 cumulative IPC: 2.154 (Simulation time: 00 hr 08 min 28 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 46522625 cumulative IPC: 2.149 (Simulation time: 00 hr 09 min 14 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 46522625 cumulative IPC: 2.149 (Simulation time: 00 hr 09 min 14 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/465.tonto-44B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.149 instructions: 100000002 cycles: 46522625
CPU 0 Branch Prediction Accuracy: 94.3% MPKI: 7.251 Average ROB Occupancy at Mispredict: 92.35
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00048
BRANCH_INDIRECT: 0.00105
BRANCH_CONDITIONAL: 7.176
BRANCH_DIRECT_CALL: 0.07234
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00114


====Backend Stall Breakdown====
ROB_STALL: 4974031
LQ_STALL: 16736
SQ_STALL: 49356


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 557.9211
REPLAY_LOAD: 84.60976
NON_REPLAY_LOAD: 5.8531103

== Total ==
ADDR_TRANS: 21201
REPLAY_LOAD: 3469
NON_REPLAY_LOAD: 4949361

== Counts ==
ADDR_TRANS: 38
REPLAY_LOAD: 41
NON_REPLAY_LOAD: 845595

cpu0->cpu0_STLB TOTAL        ACCESS:      30806 HIT:      30641 MISS:        165 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      30806 HIT:      30641 MISS:        165 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 604.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1193567 HIT:    1156856 MISS:      36711 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     436083 HIT:     419838 MISS:      16245 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     366624 HIT:     346403 MISS:      20221 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     390567 HIT:     390567 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        293 HIT:         48 MISS:        245 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 41.92 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   10147466 HIT:   10085920 MISS:      61546 MSHR_MERGE:      19089
cpu0->cpu0_L1I LOAD         ACCESS:   10147466 HIT:   10085920 MISS:      61546 MSHR_MERGE:      19089
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.72 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   28319941 HIT:   26364743 MISS:    1955198 MSHR_MERGE:    1194162
cpu0->cpu0_L1D LOAD         ACCESS:   17459876 HIT:   16846806 MISS:     613070 MSHR_MERGE:     219292
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   10859735 HIT:    9517904 MISS:    1341831 MSHR_MERGE:     974866
cpu0->cpu0_L1D TRANSLATION  ACCESS:        330 HIT:         33 MISS:        297 MSHR_MERGE:          4
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.85 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    8562941 HIT:    8555813 MISS:       7128 MSHR_MERGE:       4606
cpu0->cpu0_ITLB LOAD         ACCESS:    8562941 HIT:    8555813 MISS:       7128 MSHR_MERGE:       4606
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.733 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   26612550 HIT:   26574515 MISS:      38035 MSHR_MERGE:       9751
cpu0->cpu0_DTLB LOAD         ACCESS:   26612550 HIT:   26574515 MISS:      38035 MSHR_MERGE:       9751
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.381 cycles
cpu0->LLC TOTAL        ACCESS:      60111 HIT:      55020 MISS:       5091 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      16245 HIT:      11448 MISS:       4797 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      20221 HIT:      20168 MISS:         53 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      23400 HIT:      23400 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        245 HIT:          4 MISS:        241 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 85.73 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         85
  ROW_BUFFER_MISS:       5006
  AVG DBUS CONGESTED CYCLE: 2.908
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       3877
[2025-09-15 17:17:33] END   suite=spec trace=465.tonto-44B (rc=0)
