# Adders_verilog

## Output for carry save adder
![image](https://user-images.githubusercontent.com/81920073/219275074-8e6ae590-3595-4fcb-aacb-81750269f9ff.png)
