{
  "module_name": "qcom,ipq5332-gcc.h",
  "hash_id": "fe8281eef7930bbfafeaf2b5b762dc804fe186e81db2a28a42bd7f65df1801ec",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/qcom,ipq5332-gcc.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_QCOM_GCC_IPQ5332_H\n#define _DT_BINDINGS_CLK_QCOM_GCC_IPQ5332_H\n\n#define GPLL0_MAIN\t\t\t\t\t0\n#define GPLL0\t\t\t\t\t\t1\n#define GPLL2_MAIN\t\t\t\t\t2\n#define GPLL2\t\t\t\t\t\t3\n#define GPLL4_MAIN\t\t\t\t\t4\n#define GPLL4\t\t\t\t\t\t5\n#define GCC_ADSS_PWM_CLK\t\t\t\t6\n#define GCC_ADSS_PWM_CLK_SRC\t\t\t\t7\n#define GCC_AHB_CLK\t\t\t\t\t8\n#define GCC_APSS_AXI_CLK_SRC\t\t\t\t9\n#define GCC_BLSP1_AHB_CLK\t\t\t\t10\n#define GCC_BLSP1_QUP1_I2C_APPS_CLK\t\t\t11\n#define GCC_BLSP1_QUP1_SPI_APPS_CLK\t\t\t12\n#define GCC_BLSP1_QUP1_SPI_APPS_CLK_SRC\t\t\t13\n#define GCC_BLSP1_QUP2_I2C_APPS_CLK\t\t\t14\n#define GCC_BLSP1_QUP2_SPI_APPS_CLK\t\t\t15\n#define GCC_BLSP1_QUP2_SPI_APPS_CLK_SRC\t\t\t16\n#define GCC_BLSP1_QUP3_I2C_APPS_CLK\t\t\t17\n#define GCC_BLSP1_QUP3_SPI_APPS_CLK\t\t\t18\n#define GCC_BLSP1_QUP3_SPI_APPS_CLK_SRC\t\t\t19\n#define GCC_BLSP1_SLEEP_CLK\t\t\t\t20\n#define GCC_BLSP1_UART1_APPS_CLK\t\t\t21\n#define GCC_BLSP1_UART1_APPS_CLK_SRC\t\t\t22\n#define GCC_BLSP1_UART2_APPS_CLK\t\t\t23\n#define GCC_BLSP1_UART2_APPS_CLK_SRC\t\t\t24\n#define GCC_BLSP1_UART3_APPS_CLK\t\t\t25\n#define GCC_BLSP1_UART3_APPS_CLK_SRC\t\t\t26\n#define GCC_CE_AHB_CLK\t\t\t\t\t27\n#define GCC_CE_AXI_CLK\t\t\t\t\t28\n#define GCC_CE_PCNOC_AHB_CLK\t\t\t\t29\n#define GCC_CMN_12GPLL_AHB_CLK\t\t\t\t30\n#define GCC_CMN_12GPLL_APU_CLK\t\t\t\t31\n#define GCC_CMN_12GPLL_SYS_CLK\t\t\t\t32\n#define GCC_GP1_CLK\t\t\t\t\t33\n#define GCC_GP1_CLK_SRC\t\t\t\t\t34\n#define GCC_GP2_CLK\t\t\t\t\t35\n#define GCC_GP2_CLK_SRC\t\t\t\t\t36\n#define GCC_LPASS_CORE_AXIM_CLK\t\t\t\t37\n#define GCC_LPASS_SWAY_CLK\t\t\t\t38\n#define GCC_LPASS_SWAY_CLK_SRC\t\t\t\t39\n#define GCC_MDIO_AHB_CLK\t\t\t\t40\n#define GCC_MDIO_SLAVE_AHB_CLK\t\t\t\t41\n#define GCC_MEM_NOC_Q6_AXI_CLK\t\t\t\t42\n#define GCC_MEM_NOC_TS_CLK\t\t\t\t43\n#define GCC_NSS_TS_CLK\t\t\t\t\t44\n#define GCC_NSS_TS_CLK_SRC\t\t\t\t45\n#define GCC_NSSCC_CLK\t\t\t\t\t46\n#define GCC_NSSCFG_CLK\t\t\t\t\t47\n#define GCC_NSSNOC_ATB_CLK\t\t\t\t48\n#define GCC_NSSNOC_NSSCC_CLK\t\t\t\t49\n#define GCC_NSSNOC_QOSGEN_REF_CLK\t\t\t50\n#define GCC_NSSNOC_SNOC_1_CLK\t\t\t\t51\n#define GCC_NSSNOC_SNOC_CLK\t\t\t\t52\n#define GCC_NSSNOC_TIMEOUT_REF_CLK\t\t\t53\n#define GCC_NSSNOC_XO_DCD_CLK\t\t\t\t54\n#define GCC_PCIE3X1_0_AHB_CLK\t\t\t\t55\n#define GCC_PCIE3X1_0_AUX_CLK\t\t\t\t56\n#define GCC_PCIE3X1_0_AXI_CLK_SRC\t\t\t57\n#define GCC_PCIE3X1_0_AXI_M_CLK\t\t\t\t58\n#define GCC_PCIE3X1_0_AXI_S_BRIDGE_CLK\t\t\t59\n#define GCC_PCIE3X1_0_AXI_S_CLK\t\t\t\t60\n#define GCC_PCIE3X1_0_PIPE_CLK\t\t\t\t61\n#define GCC_PCIE3X1_0_RCHG_CLK\t\t\t\t62\n#define GCC_PCIE3X1_0_RCHG_CLK_SRC\t\t\t63\n#define GCC_PCIE3X1_1_AHB_CLK\t\t\t\t64\n#define GCC_PCIE3X1_1_AUX_CLK\t\t\t\t65\n#define GCC_PCIE3X1_1_AXI_CLK_SRC\t\t\t66\n#define GCC_PCIE3X1_1_AXI_M_CLK\t\t\t\t67\n#define GCC_PCIE3X1_1_AXI_S_BRIDGE_CLK\t\t\t68\n#define GCC_PCIE3X1_1_AXI_S_CLK\t\t\t\t69\n#define GCC_PCIE3X1_1_PIPE_CLK\t\t\t\t70\n#define GCC_PCIE3X1_1_RCHG_CLK\t\t\t\t71\n#define GCC_PCIE3X1_1_RCHG_CLK_SRC\t\t\t72\n#define GCC_PCIE3X1_PHY_AHB_CLK\t\t\t\t73\n#define GCC_PCIE3X2_AHB_CLK\t\t\t\t74\n#define GCC_PCIE3X2_AUX_CLK\t\t\t\t75\n#define GCC_PCIE3X2_AXI_M_CLK\t\t\t\t76\n#define GCC_PCIE3X2_AXI_M_CLK_SRC\t\t\t77\n#define GCC_PCIE3X2_AXI_S_BRIDGE_CLK\t\t\t78\n#define GCC_PCIE3X2_AXI_S_CLK\t\t\t\t79\n#define GCC_PCIE3X2_AXI_S_CLK_SRC\t\t\t80\n#define GCC_PCIE3X2_PHY_AHB_CLK\t\t\t\t81\n#define GCC_PCIE3X2_PIPE_CLK\t\t\t\t82\n#define GCC_PCIE3X2_RCHG_CLK\t\t\t\t83\n#define GCC_PCIE3X2_RCHG_CLK_SRC\t\t\t84\n#define GCC_PCIE_AUX_CLK_SRC\t\t\t\t85\n#define GCC_PCNOC_AT_CLK\t\t\t\t86\n#define GCC_PCNOC_BFDCD_CLK_SRC\t\t\t\t87\n#define GCC_PCNOC_LPASS_CLK\t\t\t\t88\n#define GCC_PRNG_AHB_CLK\t\t\t\t89\n#define GCC_Q6_AHB_CLK\t\t\t\t\t90\n#define GCC_Q6_AHB_S_CLK\t\t\t\t91\n#define GCC_Q6_AXIM_CLK\t\t\t\t\t92\n#define GCC_Q6_AXIM_CLK_SRC\t\t\t\t93\n#define GCC_Q6_AXIS_CLK\t\t\t\t\t94\n#define GCC_Q6_TSCTR_1TO2_CLK\t\t\t\t95\n#define GCC_Q6SS_ATBM_CLK\t\t\t\t96\n#define GCC_Q6SS_PCLKDBG_CLK\t\t\t\t97\n#define GCC_Q6SS_TRIG_CLK\t\t\t\t98\n#define GCC_QDSS_AT_CLK\t\t\t\t\t99\n#define GCC_QDSS_AT_CLK_SRC\t\t\t\t100\n#define GCC_QDSS_CFG_AHB_CLK\t\t\t\t101\n#define GCC_QDSS_DAP_AHB_CLK\t\t\t\t102\n#define GCC_QDSS_DAP_CLK\t\t\t\t103\n#define GCC_QDSS_DAP_DIV_CLK_SRC\t\t\t104\n#define GCC_QDSS_ETR_USB_CLK\t\t\t\t105\n#define GCC_QDSS_EUD_AT_CLK\t\t\t\t106\n#define GCC_QDSS_TSCTR_CLK_SRC\t\t\t\t107\n#define GCC_QPIC_AHB_CLK\t\t\t\t108\n#define GCC_QPIC_CLK\t\t\t\t\t109\n#define GCC_QPIC_IO_MACRO_CLK\t\t\t\t110\n#define GCC_QPIC_IO_MACRO_CLK_SRC\t\t\t111\n#define GCC_QPIC_SLEEP_CLK\t\t\t\t112\n#define GCC_SDCC1_AHB_CLK\t\t\t\t113\n#define GCC_SDCC1_APPS_CLK\t\t\t\t114\n#define GCC_SDCC1_APPS_CLK_SRC\t\t\t\t115\n#define GCC_SLEEP_CLK_SRC\t\t\t\t116\n#define GCC_SNOC_LPASS_CFG_CLK\t\t\t\t117\n#define GCC_SNOC_NSSNOC_1_CLK\t\t\t\t118\n#define GCC_SNOC_NSSNOC_CLK\t\t\t\t119\n#define GCC_SNOC_PCIE3_1LANE_1_M_CLK\t\t\t120\n#define GCC_SNOC_PCIE3_1LANE_1_S_CLK\t\t\t121\n#define GCC_SNOC_PCIE3_1LANE_M_CLK\t\t\t122\n#define GCC_SNOC_PCIE3_1LANE_S_CLK\t\t\t123\n#define GCC_SNOC_PCIE3_2LANE_M_CLK\t\t\t124\n#define GCC_SNOC_PCIE3_2LANE_S_CLK\t\t\t125\n#define GCC_SNOC_USB_CLK\t\t\t\t126\n#define GCC_SYS_NOC_AT_CLK\t\t\t\t127\n#define GCC_SYS_NOC_WCSS_AHB_CLK\t\t\t128\n#define GCC_SYSTEM_NOC_BFDCD_CLK_SRC\t\t\t129\n#define GCC_UNIPHY0_AHB_CLK\t\t\t\t130\n#define GCC_UNIPHY0_SYS_CLK\t\t\t\t131\n#define GCC_UNIPHY1_AHB_CLK\t\t\t\t132\n#define GCC_UNIPHY1_SYS_CLK\t\t\t\t133\n#define GCC_UNIPHY_SYS_CLK_SRC\t\t\t\t134\n#define GCC_USB0_AUX_CLK\t\t\t\t135\n#define GCC_USB0_AUX_CLK_SRC\t\t\t\t136\n#define GCC_USB0_EUD_AT_CLK\t\t\t\t137\n#define GCC_USB0_LFPS_CLK\t\t\t\t138\n#define GCC_USB0_LFPS_CLK_SRC\t\t\t\t139\n#define GCC_USB0_MASTER_CLK\t\t\t\t140\n#define GCC_USB0_MASTER_CLK_SRC\t\t\t\t141\n#define GCC_USB0_MOCK_UTMI_CLK\t\t\t\t142\n#define GCC_USB0_MOCK_UTMI_CLK_SRC\t\t\t143\n#define GCC_USB0_MOCK_UTMI_DIV_CLK_SRC\t\t\t144\n#define GCC_USB0_PHY_CFG_AHB_CLK\t\t\t145\n#define GCC_USB0_PIPE_CLK\t\t\t\t146\n#define GCC_USB0_SLEEP_CLK\t\t\t\t147\n#define GCC_WCSS_AHB_CLK_SRC\t\t\t\t148\n#define GCC_WCSS_AXIM_CLK\t\t\t\t149\n#define GCC_WCSS_AXIS_CLK\t\t\t\t150\n#define GCC_WCSS_DBG_IFC_APB_BDG_CLK\t\t\t151\n#define GCC_WCSS_DBG_IFC_APB_CLK\t\t\t152\n#define GCC_WCSS_DBG_IFC_ATB_BDG_CLK\t\t\t153\n#define GCC_WCSS_DBG_IFC_ATB_CLK\t\t\t154\n#define GCC_WCSS_DBG_IFC_NTS_BDG_CLK\t\t\t155\n#define GCC_WCSS_DBG_IFC_NTS_CLK\t\t\t156\n#define GCC_WCSS_ECAHB_CLK\t\t\t\t157\n#define GCC_WCSS_MST_ASYNC_BDG_CLK\t\t\t158\n#define GCC_WCSS_SLV_ASYNC_BDG_CLK\t\t\t159\n#define GCC_XO_CLK\t\t\t\t\t160\n#define GCC_XO_CLK_SRC\t\t\t\t\t161\n#define GCC_XO_DIV4_CLK\t\t\t\t\t162\n#define GCC_IM_SLEEP_CLK\t\t\t\t163\n#define GCC_NSSNOC_PCNOC_1_CLK\t\t\t\t164\n#define GCC_MEM_NOC_AHB_CLK\t\t\t\t165\n#define GCC_MEM_NOC_APSS_AXI_CLK\t\t\t166\n#define GCC_SNOC_QOSGEN_EXTREF_DIV_CLK_SRC\t\t167\n#define GCC_MEM_NOC_QOSGEN_EXTREF_CLK\t\t\t168\n#define GCC_PCIE3X2_PIPE_CLK_SRC\t\t\t169\n#define GCC_PCIE3X1_0_PIPE_CLK_SRC\t\t\t170\n#define GCC_PCIE3X1_1_PIPE_CLK_SRC\t\t\t171\n#define GCC_USB0_PIPE_CLK_SRC\t\t\t\t172\n\n#define GCC_ADSS_BCR\t\t\t\t\t0\n#define GCC_ADSS_PWM_CLK_ARES\t\t\t\t1\n#define GCC_AHB_CLK_ARES\t\t\t\t2\n#define GCC_APC0_VOLTAGE_DROOP_DETECTOR_BCR\t\t3\n#define GCC_APC0_VOLTAGE_DROOP_DETECTOR_GPLL0_CLK_ARES\t4\n#define GCC_APSS_AHB_CLK_ARES\t\t\t\t5\n#define GCC_APSS_AXI_CLK_ARES\t\t\t\t6\n#define GCC_BLSP1_AHB_CLK_ARES\t\t\t\t7\n#define GCC_BLSP1_BCR\t\t\t\t\t8\n#define GCC_BLSP1_QUP1_BCR\t\t\t\t9\n#define GCC_BLSP1_QUP1_I2C_APPS_CLK_ARES\t\t10\n#define GCC_BLSP1_QUP1_SPI_APPS_CLK_ARES\t\t11\n#define GCC_BLSP1_QUP2_BCR\t\t\t\t12\n#define GCC_BLSP1_QUP2_I2C_APPS_CLK_ARES\t\t13\n#define GCC_BLSP1_QUP2_SPI_APPS_CLK_ARES\t\t14\n#define GCC_BLSP1_QUP3_BCR\t\t\t\t15\n#define GCC_BLSP1_QUP3_I2C_APPS_CLK_ARES\t\t16\n#define GCC_BLSP1_QUP3_SPI_APPS_CLK_ARES\t\t17\n#define GCC_BLSP1_SLEEP_CLK_ARES\t\t\t18\n#define GCC_BLSP1_UART1_APPS_CLK_ARES\t\t\t19\n#define GCC_BLSP1_UART1_BCR\t\t\t\t20\n#define GCC_BLSP1_UART2_APPS_CLK_ARES\t\t\t21\n#define GCC_BLSP1_UART2_BCR\t\t\t\t22\n#define GCC_BLSP1_UART3_APPS_CLK_ARES\t\t\t23\n#define GCC_BLSP1_UART3_BCR\t\t\t\t24\n#define GCC_CE_BCR\t\t\t\t\t25\n#define GCC_CMN_BLK_BCR\t\t\t\t\t26\n#define GCC_CMN_LDO0_BCR\t\t\t\t27\n#define GCC_CMN_LDO1_BCR\t\t\t\t28\n#define GCC_DCC_BCR\t\t\t\t\t29\n#define GCC_GP1_CLK_ARES\t\t\t\t30\n#define GCC_GP2_CLK_ARES\t\t\t\t31\n#define GCC_LPASS_BCR\t\t\t\t\t32\n#define GCC_LPASS_CORE_AXIM_CLK_ARES\t\t\t33\n#define GCC_LPASS_SWAY_CLK_ARES\t\t\t\t34\n#define GCC_MDIOM_BCR\t\t\t\t\t35\n#define GCC_MDIOS_BCR\t\t\t\t\t36\n#define GCC_NSS_BCR\t\t\t\t\t37\n#define GCC_NSS_TS_CLK_ARES\t\t\t\t38\n#define GCC_NSSCC_CLK_ARES\t\t\t\t39\n#define GCC_NSSCFG_CLK_ARES\t\t\t\t40\n#define GCC_NSSNOC_ATB_CLK_ARES\t\t\t\t41\n#define GCC_NSSNOC_NSSCC_CLK_ARES\t\t\t42\n#define GCC_NSSNOC_QOSGEN_REF_CLK_ARES\t\t\t43\n#define GCC_NSSNOC_SNOC_1_CLK_ARES\t\t\t44\n#define GCC_NSSNOC_SNOC_CLK_ARES\t\t\t45\n#define GCC_NSSNOC_TIMEOUT_REF_CLK_ARES\t\t\t46\n#define GCC_NSSNOC_XO_DCD_CLK_ARES\t\t\t47\n#define GCC_PCIE3X1_0_AHB_CLK_ARES\t\t\t48\n#define GCC_PCIE3X1_0_AUX_CLK_ARES\t\t\t49\n#define GCC_PCIE3X1_0_AXI_M_CLK_ARES\t\t\t50\n#define GCC_PCIE3X1_0_AXI_S_BRIDGE_CLK_ARES\t\t51\n#define GCC_PCIE3X1_0_AXI_S_CLK_ARES\t\t\t52\n#define GCC_PCIE3X1_0_BCR\t\t\t\t53\n#define GCC_PCIE3X1_0_LINK_DOWN_BCR\t\t\t54\n#define GCC_PCIE3X1_0_PHY_BCR\t\t\t\t55\n#define GCC_PCIE3X1_0_PHY_PHY_BCR\t\t\t56\n#define GCC_PCIE3X1_1_AHB_CLK_ARES\t\t\t57\n#define GCC_PCIE3X1_1_AUX_CLK_ARES\t\t\t58\n#define GCC_PCIE3X1_1_AXI_M_CLK_ARES\t\t\t59\n#define GCC_PCIE3X1_1_AXI_S_BRIDGE_CLK_ARES\t\t60\n#define GCC_PCIE3X1_1_AXI_S_CLK_ARES\t\t\t61\n#define GCC_PCIE3X1_1_BCR\t\t\t\t62\n#define GCC_PCIE3X1_1_LINK_DOWN_BCR\t\t\t63\n#define GCC_PCIE3X1_1_PHY_BCR\t\t\t\t64\n#define GCC_PCIE3X1_1_PHY_PHY_BCR\t\t\t65\n#define GCC_PCIE3X1_PHY_AHB_CLK_ARES\t\t\t66\n#define GCC_PCIE3X2_AHB_CLK_ARES\t\t\t67\n#define GCC_PCIE3X2_AUX_CLK_ARES\t\t\t68\n#define GCC_PCIE3X2_AXI_M_CLK_ARES\t\t\t69\n#define GCC_PCIE3X2_AXI_S_BRIDGE_CLK_ARES\t\t70\n#define GCC_PCIE3X2_AXI_S_CLK_ARES\t\t\t71\n#define GCC_PCIE3X2_BCR\t\t\t\t\t72\n#define GCC_PCIE3X2_LINK_DOWN_BCR\t\t\t73\n#define GCC_PCIE3X2_PHY_AHB_CLK_ARES\t\t\t74\n#define GCC_PCIE3X2_PHY_BCR\t\t\t\t75\n#define GCC_PCIE3X2PHY_PHY_BCR\t\t\t\t76\n#define GCC_PCNOC_BCR\t\t\t\t\t77\n#define GCC_PCNOC_LPASS_CLK_ARES\t\t\t78\n#define GCC_PRNG_AHB_CLK_ARES\t\t\t\t79\n#define GCC_PRNG_BCR\t\t\t\t\t80\n#define GCC_Q6_AHB_CLK_ARES\t\t\t\t81\n#define GCC_Q6_AHB_S_CLK_ARES\t\t\t\t82\n#define GCC_Q6_AXIM_CLK_ARES\t\t\t\t83\n#define GCC_Q6_AXIS_CLK_ARES\t\t\t\t84\n#define GCC_Q6_TSCTR_1TO2_CLK_ARES\t\t\t85\n#define GCC_Q6SS_ATBM_CLK_ARES\t\t\t\t86\n#define GCC_Q6SS_PCLKDBG_CLK_ARES\t\t\t87\n#define GCC_Q6SS_TRIG_CLK_ARES\t\t\t\t88\n#define GCC_QDSS_APB2JTAG_CLK_ARES\t\t\t89\n#define GCC_QDSS_AT_CLK_ARES\t\t\t\t90\n#define GCC_QDSS_BCR\t\t\t\t\t91\n#define GCC_QDSS_CFG_AHB_CLK_ARES\t\t\t92\n#define GCC_QDSS_DAP_AHB_CLK_ARES\t\t\t93\n#define GCC_QDSS_DAP_CLK_ARES\t\t\t\t94\n#define GCC_QDSS_ETR_USB_CLK_ARES\t\t\t95\n#define GCC_QDSS_EUD_AT_CLK_ARES\t\t\t96\n#define GCC_QDSS_STM_CLK_ARES\t\t\t\t97\n#define GCC_QDSS_TRACECLKIN_CLK_ARES\t\t\t98\n#define GCC_QDSS_TS_CLK_ARES\t\t\t\t99\n#define GCC_QDSS_TSCTR_DIV16_CLK_ARES\t\t\t100\n#define GCC_QDSS_TSCTR_DIV2_CLK_ARES\t\t\t101\n#define GCC_QDSS_TSCTR_DIV3_CLK_ARES\t\t\t102\n#define GCC_QDSS_TSCTR_DIV4_CLK_ARES\t\t\t103\n#define GCC_QDSS_TSCTR_DIV8_CLK_ARES\t\t\t104\n#define GCC_QPIC_AHB_CLK_ARES\t\t\t\t105\n#define GCC_QPIC_CLK_ARES\t\t\t\t106\n#define GCC_QPIC_BCR\t\t\t\t\t107\n#define GCC_QPIC_IO_MACRO_CLK_ARES\t\t\t108\n#define GCC_QPIC_SLEEP_CLK_ARES\t\t\t\t109\n#define GCC_QUSB2_0_PHY_BCR\t\t\t\t110\n#define GCC_SDCC1_AHB_CLK_ARES\t\t\t\t111\n#define GCC_SDCC1_APPS_CLK_ARES\t\t\t\t112\n#define GCC_SDCC_BCR\t\t\t\t\t113\n#define GCC_SNOC_BCR\t\t\t\t\t114\n#define GCC_SNOC_LPASS_CFG_CLK_ARES\t\t\t115\n#define GCC_SNOC_NSSNOC_1_CLK_ARES\t\t\t116\n#define GCC_SNOC_NSSNOC_CLK_ARES\t\t\t117\n#define GCC_SYS_NOC_QDSS_STM_AXI_CLK_ARES\t\t118\n#define GCC_SYS_NOC_WCSS_AHB_CLK_ARES\t\t\t119\n#define GCC_UNIPHY0_AHB_CLK_ARES\t\t\t120\n#define GCC_UNIPHY0_BCR\t\t\t\t\t121\n#define GCC_UNIPHY0_SYS_CLK_ARES\t\t\t122\n#define GCC_UNIPHY1_AHB_CLK_ARES\t\t\t123\n#define GCC_UNIPHY1_BCR\t\t\t\t\t124\n#define GCC_UNIPHY1_SYS_CLK_ARES\t\t\t125\n#define GCC_USB0_AUX_CLK_ARES\t\t\t\t126\n#define GCC_USB0_EUD_AT_CLK_ARES\t\t\t127\n#define GCC_USB0_LFPS_CLK_ARES\t\t\t\t128\n#define GCC_USB0_MASTER_CLK_ARES\t\t\t129\n#define GCC_USB0_MOCK_UTMI_CLK_ARES\t\t\t130\n#define GCC_USB0_PHY_BCR\t\t\t\t131\n#define GCC_USB0_PHY_CFG_AHB_CLK_ARES\t\t\t132\n#define GCC_USB0_SLEEP_CLK_ARES\t\t\t\t133\n#define GCC_USB3PHY_0_PHY_BCR\t\t\t\t134\n#define GCC_USB_BCR\t\t\t\t\t135\n#define GCC_WCSS_AXIM_CLK_ARES\t\t\t\t136\n#define GCC_WCSS_AXIS_CLK_ARES\t\t\t\t137\n#define GCC_WCSS_BCR\t\t\t\t\t138\n#define GCC_WCSS_DBG_IFC_APB_BDG_CLK_ARES\t\t139\n#define GCC_WCSS_DBG_IFC_APB_CLK_ARES\t\t\t140\n#define GCC_WCSS_DBG_IFC_ATB_BDG_CLK_ARES\t\t141\n#define GCC_WCSS_DBG_IFC_ATB_CLK_ARES\t\t\t142\n#define GCC_WCSS_DBG_IFC_NTS_BDG_CLK_ARES\t\t143\n#define GCC_WCSS_DBG_IFC_NTS_CLK_ARES\t\t\t144\n#define GCC_WCSS_ECAHB_CLK_ARES\t\t\t\t145\n#define GCC_WCSS_MST_ASYNC_BDG_CLK_ARES\t\t\t146\n#define GCC_WCSS_Q6_BCR\t\t\t\t\t147\n#define GCC_WCSS_SLV_ASYNC_BDG_CLK_ARES\t\t\t148\n#define GCC_XO_CLK_ARES\t\t\t\t\t149\n#define GCC_XO_DIV4_CLK_ARES\t\t\t\t150\n#define GCC_Q6SS_DBG_ARES\t\t\t\t151\n#define GCC_WCSS_DBG_BDG_ARES\t\t\t\t152\n#define GCC_WCSS_DBG_ARES\t\t\t\t153\n#define GCC_WCSS_AXI_S_ARES\t\t\t\t154\n#define GCC_WCSS_AXI_M_ARES\t\t\t\t155\n#define GCC_WCSSAON_ARES\t\t\t\t156\n#define GCC_PCIE3X2_PIPE_ARES\t\t\t\t157\n#define GCC_PCIE3X2_CORE_STICKY_ARES\t\t\t158\n#define GCC_PCIE3X2_AXI_S_STICKY_ARES\t\t\t159\n#define GCC_PCIE3X2_AXI_M_STICKY_ARES\t\t\t160\n#define GCC_PCIE3X1_0_PIPE_ARES\t\t\t\t161\n#define GCC_PCIE3X1_0_CORE_STICKY_ARES\t\t\t162\n#define GCC_PCIE3X1_0_AXI_S_STICKY_ARES\t\t\t163\n#define GCC_PCIE3X1_0_AXI_M_STICKY_ARES\t\t\t164\n#define GCC_PCIE3X1_1_PIPE_ARES\t\t\t\t165\n#define GCC_PCIE3X1_1_CORE_STICKY_ARES\t\t\t166\n#define GCC_PCIE3X1_1_AXI_S_STICKY_ARES\t\t\t167\n#define GCC_PCIE3X1_1_AXI_M_STICKY_ARES\t\t\t168\n#define GCC_IM_SLEEP_CLK_ARES\t\t\t\t169\n#define GCC_NSSNOC_PCNOC_1_CLK_ARES\t\t\t170\n#define GCC_UNIPHY0_XPCS_ARES\t\t\t\t171\n#define GCC_UNIPHY1_XPCS_ARES\t\t\t\t172\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}