WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000003 cycles: 268872 cumulative IPC: 3.719 (Simulation time: 00 hr 00 min 20 sec)
Warmup complete CPU 0 instructions: 1000003 cycles: 268872 cumulative IPC: 3.719 (Simulation time: 00 hr 00 min 20 sec)
Simulation finished CPU 0 instructions: 1000002 cycles: 6240195 cumulative IPC: 0.1603 (Simulation time: 00 hr 01 min 15 sec)
Simulation complete CPU 0 instructions: 1000002 cycles: 6240195 cumulative IPC: 0.1603 (Simulation time: 00 hr 01 min 15 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/gcc_13B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.1603 instructions: 1000002 cycles: 6240195
CPU 0 Branch Prediction Accuracy: 94.48% MPKI: 8.917 Average ROB Occupancy at Mispredict: 110.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.003
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 8.21
BRANCH_DIRECT_CALL: 0.004
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.7

LLC TOTAL        ACCESS:     111680 HIT:      50507 MISS:      61173
LLC LOAD         ACCESS:      22409 HIT:        933 MISS:      21476
LLC RFO          ACCESS:      39621 HIT:          5 MISS:      39616
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      49555 HIT:      49554 MISS:          1
LLC TRANSLATION  ACCESS:         95 HIT:         15 MISS:         80
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 948 cycles
cpu0_DTLB TOTAL        ACCESS:     306564 HIT:     299125 MISS:       7439
cpu0_DTLB LOAD         ACCESS:     306564 HIT:     299125 MISS:       7439
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 40.05 cycles
cpu0_ITLB TOTAL        ACCESS:         43 HIT:         40 MISS:          3
cpu0_ITLB LOAD         ACCESS:         43 HIT:         40 MISS:          3
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 303.3 cycles
cpu0_L1D TOTAL        ACCESS:     408990 HIT:     125806 MISS:     283184
cpu0_L1D LOAD         ACCESS:     163708 HIT:      61392 MISS:     102316
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     244204 HIT:      63824 MISS:     180380
cpu0_L1D TRANSLATION  ACCESS:       1078 HIT:        590 MISS:        488
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 193.4 cycles
cpu0_L1I TOTAL        ACCESS:         50 HIT:         27 MISS:         23
cpu0_L1I LOAD         ACCESS:         50 HIT:         27 MISS:         23
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 347.1 cycles
cpu0_L2C TOTAL        ACCESS:     111065 HIT:      48940 MISS:      62125
cpu0_L2C LOAD         ACCESS:      23478 HIT:       1069 MISS:      22409
cpu0_L2C RFO          ACCESS:      39671 HIT:         51 MISS:      39620
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      47429 HIT:      47428 MISS:          1
cpu0_L2C TRANSLATION  ACCESS:        487 HIT:        392 MISS:         95
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 954.4 cycles
cpu0_STLB TOTAL        ACCESS:       1412 HIT:        344 MISS:       1068
cpu0_STLB LOAD         ACCESS:       1412 HIT:        344 MISS:       1068
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 420.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      30431
  ROW_BUFFER_MISS:      30730
 AVG DBUS CONGESTED CYCLE: 3.946
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       6023
  FULL:      30837
