Protel Design System Design Rule Check
PCB File : C:\Users\vicen\Documents\GitHub\DCI\en.nucleo_144pins_sch\NUCLEO-144pins_Altium_Schematics-Layout\DCI_MB1137.PcbDoc
Date     : 22/06/2022
Time     : 18:38:04

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=7.874mil) (All),(All)
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-1(10847.756mil,2219.488mil) on Top Layer And Pad U42-2(10847.756mil,2199.803mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-10(10847.756mil,2042.323mil) on Top Layer And Pad U42-9(10847.756mil,2062.008mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-100(11692.244mil,2062.008mil) on Top Layer And Pad U42-101(11692.244mil,2081.693mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-100(11692.244mil,2062.008mil) on Top Layer And Pad U42-99(11692.244mil,2042.323mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-101(11692.244mil,2081.693mil) on Top Layer And Pad U42-102(11692.244mil,2101.378mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-102(11692.244mil,2101.378mil) on Top Layer And Pad U42-103(11692.244mil,2121.063mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-103(11692.244mil,2121.063mil) on Top Layer And Pad U42-104(11692.244mil,2140.748mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-104(11692.244mil,2140.748mil) on Top Layer And Pad U42-105(11692.244mil,2160.433mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-105(11692.244mil,2160.433mil) on Top Layer And Pad U42-106(11692.244mil,2180.118mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-106(11692.244mil,2180.118mil) on Top Layer And Pad U42-107(11692.244mil,2199.803mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-107(11692.244mil,2199.803mil) on Top Layer And Pad U42-108(11692.244mil,2219.488mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-109(11614.488mil,2297.244mil) on Top Layer And Pad U42-110(11594.803mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-110(11594.803mil,2297.244mil) on Top Layer And Pad U42-111(11575.118mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-111(11575.118mil,2297.244mil) on Top Layer And Pad U42-112(11555.433mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-112(11555.433mil,2297.244mil) on Top Layer And Pad U42-113(11535.748mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-113(11535.748mil,2297.244mil) on Top Layer And Pad U42-114(11516.063mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-114(11516.063mil,2297.244mil) on Top Layer And Pad U42-115(11496.378mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-115(11496.378mil,2297.244mil) on Top Layer And Pad U42-116(11476.693mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-116(11476.693mil,2297.244mil) on Top Layer And Pad U42-117(11457.008mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-117(11457.008mil,2297.244mil) on Top Layer And Pad U42-118(11437.323mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-118(11437.323mil,2297.244mil) on Top Layer And Pad U42-119(11417.638mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-119(11417.638mil,2297.244mil) on Top Layer And Pad U42-120(11397.953mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-12(10847.756mil,2002.953mil) on Top Layer And Pad U42-13(10847.756mil,1983.268mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-120(11397.953mil,2297.244mil) on Top Layer And Pad U42-121(11378.268mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-121(11378.268mil,2297.244mil) on Top Layer And Pad U42-122(11358.583mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-122(11358.583mil,2297.244mil) on Top Layer And Pad U42-123(11338.898mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-123(11338.898mil,2297.244mil) on Top Layer And Pad U42-124(11319.213mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-124(11319.213mil,2297.244mil) on Top Layer And Pad U42-125(11299.528mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-125(11299.528mil,2297.244mil) on Top Layer And Pad U42-126(11279.843mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-126(11279.843mil,2297.244mil) on Top Layer And Pad U42-127(11260.157mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-127(11260.157mil,2297.244mil) on Top Layer And Pad U42-128(11240.472mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-128(11240.472mil,2297.244mil) on Top Layer And Pad U42-129(11220.787mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-129(11220.787mil,2297.244mil) on Top Layer And Pad U42-130(11201.102mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-13(10847.756mil,1983.268mil) on Top Layer And Pad U42-14(10847.756mil,1963.583mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-130(11201.102mil,2297.244mil) on Top Layer And Pad U42-131(11181.417mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-131(11181.417mil,2297.244mil) on Top Layer And Pad U42-132(11161.732mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-132(11161.732mil,2297.244mil) on Top Layer And Pad U42-133(11142.047mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-133(11142.047mil,2297.244mil) on Top Layer And Pad U42-134(11122.362mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-134(11122.362mil,2297.244mil) on Top Layer And Pad U42-135(11102.677mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-135(11102.677mil,2297.244mil) on Top Layer And Pad U42-136(11082.992mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-136(11082.992mil,2297.244mil) on Top Layer And Pad U42-137(11063.307mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-137(11063.307mil,2297.244mil) on Top Layer And Pad U42-138(11043.622mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-138(11043.622mil,2297.244mil) on Top Layer And Pad U42-139(11023.937mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-139(11023.937mil,2297.244mil) on Top Layer And Pad U42-140(11004.252mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-140(11004.252mil,2297.244mil) on Top Layer And Pad U42-141(10984.567mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-141(10984.567mil,2297.244mil) on Top Layer And Pad U42-142(10964.882mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-142(10964.882mil,2297.244mil) on Top Layer And Pad U42-143(10945.197mil,2297.244mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-16(10847.756mil,1924.213mil) on Top Layer And Pad U42-17(10847.756mil,1904.528mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-17(10847.756mil,1904.528mil) on Top Layer And Pad U42-18(10847.756mil,1884.842mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-19(10847.756mil,1865.158mil) on Top Layer And Pad U42-20(10847.756mil,1845.472mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-20(10847.756mil,1845.472mil) on Top Layer And Pad U42-21(10847.756mil,1825.787mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-21(10847.756mil,1825.787mil) on Top Layer And Pad U42-22(10847.756mil,1806.102mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-23(10847.756mil,1786.417mil) on Top Layer And Pad U42-24(10847.756mil,1766.732mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-24(10847.756mil,1766.732mil) on Top Layer And Pad U42-25(10847.756mil,1747.047mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-25(10847.756mil,1747.047mil) on Top Layer And Pad U42-26(10847.756mil,1727.362mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-27(10847.756mil,1707.677mil) on Top Layer And Pad U42-28(10847.756mil,1687.992mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-28(10847.756mil,1687.992mil) on Top Layer And Pad U42-29(10847.756mil,1668.307mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-29(10847.756mil,1668.307mil) on Top Layer And Pad U42-30(10847.756mil,1648.622mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-31(10847.756mil,1628.937mil) on Top Layer And Pad U42-32(10847.756mil,1609.252mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-33(10847.756mil,1589.567mil) on Top Layer And Pad U42-34(10847.756mil,1569.882mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-35(10847.756mil,1550.197mil) on Top Layer And Pad U42-36(10847.756mil,1530.512mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-37(10925.512mil,1452.756mil) on Top Layer And Pad U42-38(10945.197mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-39(10964.882mil,1452.756mil) on Top Layer And Pad U42-40(10984.567mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-4(10847.756mil,2160.433mil) on Top Layer And Pad U42-5(10847.756mil,2140.748mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-40(10984.567mil,1452.756mil) on Top Layer And Pad U42-41(11004.252mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-41(11004.252mil,1452.756mil) on Top Layer And Pad U42-42(11023.937mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-43(11043.622mil,1452.756mil) on Top Layer And Pad U42-44(11063.307mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-44(11063.307mil,1452.756mil) on Top Layer And Pad U42-45(11082.992mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-45(11082.992mil,1452.756mil) on Top Layer And Pad U42-46(11102.677mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-46(11102.677mil,1452.756mil) on Top Layer And Pad U42-47(11122.362mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-47(11122.362mil,1452.756mil) on Top Layer And Pad U42-48(11142.047mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-48(11142.047mil,1452.756mil) on Top Layer And Pad U42-49(11161.732mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-49(11161.732mil,1452.756mil) on Top Layer And Pad U42-50(11181.417mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-5(10847.756mil,2140.748mil) on Top Layer And Pad U42-6(10847.756mil,2121.063mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-50(11181.417mil,1452.756mil) on Top Layer And Pad U42-51(11201.102mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-51(11201.102mil,1452.756mil) on Top Layer And Pad U42-52(11220.787mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-52(11220.787mil,1452.756mil) on Top Layer And Pad U42-53(11240.472mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-53(11240.472mil,1452.756mil) on Top Layer And Pad U42-54(11260.157mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-54(11260.157mil,1452.756mil) on Top Layer And Pad U42-55(11279.843mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-55(11279.843mil,1452.756mil) on Top Layer And Pad U42-56(11299.528mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-56(11299.528mil,1452.756mil) on Top Layer And Pad U42-57(11319.213mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-57(11319.213mil,1452.756mil) on Top Layer And Pad U42-58(11338.898mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-58(11338.898mil,1452.756mil) on Top Layer And Pad U42-59(11358.583mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-59(11358.583mil,1452.756mil) on Top Layer And Pad U42-60(11378.268mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-60(11378.268mil,1452.756mil) on Top Layer And Pad U42-61(11397.953mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-61(11397.953mil,1452.756mil) on Top Layer And Pad U42-62(11417.638mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-62(11417.638mil,1452.756mil) on Top Layer And Pad U42-63(11437.323mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-63(11437.323mil,1452.756mil) on Top Layer And Pad U42-64(11457.008mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-64(11457.008mil,1452.756mil) on Top Layer And Pad U42-65(11476.693mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-65(11476.693mil,1452.756mil) on Top Layer And Pad U42-66(11496.378mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-66(11496.378mil,1452.756mil) on Top Layer And Pad U42-67(11516.063mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-67(11516.063mil,1452.756mil) on Top Layer And Pad U42-68(11535.748mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-68(11535.748mil,1452.756mil) on Top Layer And Pad U42-69(11555.433mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-69(11555.433mil,1452.756mil) on Top Layer And Pad U42-70(11575.118mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-70(11575.118mil,1452.756mil) on Top Layer And Pad U42-71(11594.803mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-71(11594.803mil,1452.756mil) on Top Layer And Pad U42-72(11614.488mil,1452.756mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-73(11692.244mil,1530.512mil) on Top Layer And Pad U42-74(11692.244mil,1550.197mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-74(11692.244mil,1550.197mil) on Top Layer And Pad U42-75(11692.244mil,1569.882mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-75(11692.244mil,1569.882mil) on Top Layer And Pad U42-76(11692.244mil,1589.567mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-76(11692.244mil,1589.567mil) on Top Layer And Pad U42-77(11692.244mil,1609.252mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-77(11692.244mil,1609.252mil) on Top Layer And Pad U42-78(11692.244mil,1628.937mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-78(11692.244mil,1628.937mil) on Top Layer And Pad U42-79(11692.244mil,1648.622mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-79(11692.244mil,1648.622mil) on Top Layer And Pad U42-80(11692.244mil,1668.307mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-8(10847.756mil,2081.693mil) on Top Layer And Pad U42-9(10847.756mil,2062.008mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-80(11692.244mil,1668.307mil) on Top Layer And Pad U42-81(11692.244mil,1687.992mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-81(11692.244mil,1687.992mil) on Top Layer And Pad U42-82(11692.244mil,1707.677mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-82(11692.244mil,1707.677mil) on Top Layer And Pad U42-83(11692.244mil,1727.362mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-83(11692.244mil,1727.362mil) on Top Layer And Pad U42-84(11692.244mil,1747.047mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-84(11692.244mil,1747.047mil) on Top Layer And Pad U42-85(11692.244mil,1766.732mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-85(11692.244mil,1766.732mil) on Top Layer And Pad U42-86(11692.244mil,1786.417mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-86(11692.244mil,1786.417mil) on Top Layer And Pad U42-87(11692.244mil,1806.102mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-87(11692.244mil,1806.102mil) on Top Layer And Pad U42-88(11692.244mil,1825.787mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-88(11692.244mil,1825.787mil) on Top Layer And Pad U42-89(11692.244mil,1845.472mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-89(11692.244mil,1845.472mil) on Top Layer And Pad U42-90(11692.244mil,1865.158mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-90(11692.244mil,1865.158mil) on Top Layer And Pad U42-91(11692.244mil,1884.842mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-91(11692.244mil,1884.842mil) on Top Layer And Pad U42-92(11692.244mil,1904.528mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-92(11692.244mil,1904.528mil) on Top Layer And Pad U42-93(11692.244mil,1924.213mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-93(11692.244mil,1924.213mil) on Top Layer And Pad U42-94(11692.244mil,1943.898mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-94(11692.244mil,1943.898mil) on Top Layer And Pad U42-95(11692.244mil,1963.583mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-95(11692.244mil,1963.583mil) on Top Layer And Pad U42-96(11692.244mil,1983.268mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-96(11692.244mil,1983.268mil) on Top Layer And Pad U42-97(11692.244mil,2002.953mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-97(11692.244mil,2002.953mil) on Top Layer And Pad U42-98(11692.244mil,2022.638mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7.874mil) Between Pad U42-98(11692.244mil,2022.638mil) on Top Layer And Pad U42-99(11692.244mil,2042.323mil) on Top Layer 
Rule Violations :123

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=7.874mil) (Max=39.37mil) (Preferred=15.748mil) (InNetClass('All Nets'))
Rule Violations :0

Processing Rule : Width Constraint (Min=7.874mil) (Max=23.622mil) (Preferred=15.748mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=7.874mil) (Max=35.433mil) (Preferred=23.622mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (129.921mil > 100mil) Pad J1-MH1(9777.48mil,1234.37mil) on Multi-Layer Actual Hole Size = 129.921mil
   Violation between Hole Size Constraint: (129.921mil > 100mil) Pad J1-MH2(9777.48mil,734.37mil) on Multi-Layer Actual Hole Size = 129.921mil
Rule Violations :2

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (7.417mil < 10mil) Between Pad C18-2(12135mil,-1390.906mil) on Top Layer And Pad U7-5(12178.818mil,-1352.402mil) on Top Layer [Top Solder] Mask Sliver [7.417mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.29mil < 10mil) Between Pad C18-2(12135mil,-1390.906mil) on Top Layer And Pad U7-6(12178.818mil,-1389.804mil) on Top Layer [Top Solder] Mask Sliver [6.29mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.29mil < 10mil) Between Pad C19-2(12135mil,-1332.402mil) on Top Layer And Pad U7-4(12178.818mil,-1315mil) on Top Layer [Top Solder] Mask Sliver [6.29mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.29mil < 10mil) Between Pad C19-2(12135mil,-1332.402mil) on Top Layer And Pad U7-5(12178.818mil,-1352.402mil) on Top Layer [Top Solder] Mask Sliver [6.29mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.079mil < 10mil) Between Pad C4-1(11738.622mil,707.008mil) on Top Layer And Pad X1-1(11668.425mil,695mil) on Top Layer [Top Solder] Mask Sliver [7.079mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.264mil < 10mil) Between Pad C4-2(11738.622mil,770mil) on Top Layer And Pad X1-1(11668.425mil,695mil) on Top Layer [Top Solder] Mask Sliver [9.264mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad C7-1(11381.653mil,760.63mil) on Top Layer And Pad R6-2(11412.126mil,815mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad C7-2(11444.646mil,760.63mil) on Top Layer And Pad R6-1(11475.118mil,815mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad C7-2(11444.646mil,760.63mil) on Top Layer And Pad R6-2(11412.126mil,815mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad CN42-1(10189.685mil,-1799.685mil) on Top Layer And Pad CN42-2(10164.094mil,-1799.685mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad CN42-2(10164.094mil,-1799.685mil) on Top Layer And Pad CN42-3(10138.504mil,-1799.685mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad CN42-3(10138.504mil,-1799.685mil) on Top Layer And Pad CN42-4(10112.913mil,-1799.685mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad CN42-4(10112.913mil,-1799.685mil) on Top Layer And Pad CN42-5(10087.323mil,-1799.685mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D41-1(10097.756mil,-1617.598mil) on Top Layer And Pad D41-2(10097.756mil,-1655mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad D41-2(10097.756mil,-1655mil) on Top Layer And Pad D41-3(10097.756mil,-1692.401mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad D41-4(10192.244mil,-1692.401mil) on Top Layer And Pad D41-5(10192.244mil,-1655mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D41-5(10192.244mil,-1655mil) on Top Layer And Pad D41-6(10192.244mil,-1617.598mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-1(11106.378mil,972.402mil) on Top Layer And Pad U1-2(11106.378mil,935mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-2(11106.378mil,935mil) on Top Layer And Pad U1-3(11106.378mil,897.598mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-4(11200.866mil,897.598mil) on Top Layer And Pad U1-5(11200.866mil,935mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-5(11200.866mil,935mil) on Top Layer And Pad U1-6(11200.866mil,972.402mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-1(11614.409mil,821.26mil) on Top Layer And Pad U3-2(11634.094mil,821.26mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.008mil < 10mil) Between Pad U3-1(11614.409mil,821.26mil) on Top Layer And Pad U3-25(11663.622mil,896.063mil) on Top Layer [Top Solder] Mask Sliver [4.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-10(11738.425mil,905.905mil) on Top Layer And Pad U3-11(11738.425mil,925.591mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.008mil < 10mil) Between Pad U3-10(11738.425mil,905.905mil) on Top Layer And Pad U3-25(11663.622mil,896.063mil) on Top Layer [Top Solder] Mask Sliver [4.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-10(11738.425mil,905.905mil) on Top Layer And Pad U3-9(11738.425mil,886.22mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-11(11738.425mil,925.591mil) on Top Layer And Pad U3-12(11738.425mil,945.275mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.008mil < 10mil) Between Pad U3-11(11738.425mil,925.591mil) on Top Layer And Pad U3-25(11663.622mil,896.063mil) on Top Layer [Top Solder] Mask Sliver [4.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.008mil < 10mil) Between Pad U3-12(11738.425mil,945.275mil) on Top Layer And Pad U3-25(11663.622mil,896.063mil) on Top Layer [Top Solder] Mask Sliver [4.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-13(11712.835mil,970.866mil) on Top Layer And Pad U3-14(11693.15mil,970.866mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.008mil < 10mil) Between Pad U3-13(11712.835mil,970.866mil) on Top Layer And Pad U3-25(11663.622mil,896.063mil) on Top Layer [Top Solder] Mask Sliver [4.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-14(11693.15mil,970.866mil) on Top Layer And Pad U3-15(11673.465mil,970.866mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.008mil < 10mil) Between Pad U3-14(11693.15mil,970.866mil) on Top Layer And Pad U3-25(11663.622mil,896.063mil) on Top Layer [Top Solder] Mask Sliver [4.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-15(11673.465mil,970.866mil) on Top Layer And Pad U3-16(11653.78mil,970.866mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.008mil < 10mil) Between Pad U3-15(11673.465mil,970.866mil) on Top Layer And Pad U3-25(11663.622mil,896.063mil) on Top Layer [Top Solder] Mask Sliver [4.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-16(11653.78mil,970.866mil) on Top Layer And Pad U3-17(11634.094mil,970.866mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.008mil < 10mil) Between Pad U3-16(11653.78mil,970.866mil) on Top Layer And Pad U3-25(11663.622mil,896.063mil) on Top Layer [Top Solder] Mask Sliver [4.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-17(11634.094mil,970.866mil) on Top Layer And Pad U3-18(11614.409mil,970.866mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.008mil < 10mil) Between Pad U3-17(11634.094mil,970.866mil) on Top Layer And Pad U3-25(11663.622mil,896.063mil) on Top Layer [Top Solder] Mask Sliver [4.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.008mil < 10mil) Between Pad U3-18(11614.409mil,970.866mil) on Top Layer And Pad U3-25(11663.622mil,896.063mil) on Top Layer [Top Solder] Mask Sliver [4.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-19(11588.819mil,945.275mil) on Top Layer And Pad U3-20(11588.819mil,925.591mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.008mil < 10mil) Between Pad U3-19(11588.819mil,945.275mil) on Top Layer And Pad U3-25(11663.622mil,896.063mil) on Top Layer [Top Solder] Mask Sliver [4.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.008mil < 10mil) Between Pad U3-2(11634.094mil,821.26mil) on Top Layer And Pad U3-25(11663.622mil,896.063mil) on Top Layer [Top Solder] Mask Sliver [4.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-2(11634.094mil,821.26mil) on Top Layer And Pad U3-3(11653.78mil,821.26mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-20(11588.819mil,925.591mil) on Top Layer And Pad U3-21(11588.819mil,905.905mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.008mil < 10mil) Between Pad U3-20(11588.819mil,925.591mil) on Top Layer And Pad U3-25(11663.622mil,896.063mil) on Top Layer [Top Solder] Mask Sliver [4.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-21(11588.819mil,905.905mil) on Top Layer And Pad U3-22(11588.819mil,886.22mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.008mil < 10mil) Between Pad U3-21(11588.819mil,905.905mil) on Top Layer And Pad U3-25(11663.622mil,896.063mil) on Top Layer [Top Solder] Mask Sliver [4.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-22(11588.819mil,886.22mil) on Top Layer And Pad U3-23(11588.819mil,866.535mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.008mil < 10mil) Between Pad U3-22(11588.819mil,886.22mil) on Top Layer And Pad U3-25(11663.622mil,896.063mil) on Top Layer [Top Solder] Mask Sliver [4.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-23(11588.819mil,866.535mil) on Top Layer And Pad U3-24(11588.819mil,846.85mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.008mil < 10mil) Between Pad U3-23(11588.819mil,866.535mil) on Top Layer And Pad U3-25(11663.622mil,896.063mil) on Top Layer [Top Solder] Mask Sliver [4.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.008mil < 10mil) Between Pad U3-24(11588.819mil,846.85mil) on Top Layer And Pad U3-25(11663.622mil,896.063mil) on Top Layer [Top Solder] Mask Sliver [4.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.008mil < 10mil) Between Pad U3-25(11663.622mil,896.063mil) on Top Layer And Pad U3-3(11653.78mil,821.26mil) on Top Layer [Top Solder] Mask Sliver [4.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.008mil < 10mil) Between Pad U3-25(11663.622mil,896.063mil) on Top Layer And Pad U3-4(11673.465mil,821.26mil) on Top Layer [Top Solder] Mask Sliver [4.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.008mil < 10mil) Between Pad U3-25(11663.622mil,896.063mil) on Top Layer And Pad U3-5(11693.15mil,821.26mil) on Top Layer [Top Solder] Mask Sliver [4.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.008mil < 10mil) Between Pad U3-25(11663.622mil,896.063mil) on Top Layer And Pad U3-6(11712.835mil,821.26mil) on Top Layer [Top Solder] Mask Sliver [4.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.008mil < 10mil) Between Pad U3-25(11663.622mil,896.063mil) on Top Layer And Pad U3-7(11738.425mil,846.85mil) on Top Layer [Top Solder] Mask Sliver [4.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.008mil < 10mil) Between Pad U3-25(11663.622mil,896.063mil) on Top Layer And Pad U3-8(11738.425mil,866.535mil) on Top Layer [Top Solder] Mask Sliver [4.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.008mil < 10mil) Between Pad U3-25(11663.622mil,896.063mil) on Top Layer And Pad U3-9(11738.425mil,886.22mil) on Top Layer [Top Solder] Mask Sliver [4.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-3(11653.78mil,821.26mil) on Top Layer And Pad U3-4(11673.465mil,821.26mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-4(11673.465mil,821.26mil) on Top Layer And Pad U3-5(11693.15mil,821.26mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-5(11693.15mil,821.26mil) on Top Layer And Pad U3-6(11712.835mil,821.26mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-7(11738.425mil,846.85mil) on Top Layer And Pad U3-8(11738.425mil,866.535mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-8(11738.425mil,866.535mil) on Top Layer And Pad U3-9(11738.425mil,886.22mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U43-1(10079.843mil,2411.772mil) on Top Layer And Pad U43-29(10195mil,2335mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U43-10(10169.409mil,2219.843mil) on Top Layer And Pad U43-11(10195mil,2219.843mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U43-10(10169.409mil,2219.843mil) on Top Layer And Pad U43-29(10195mil,2335mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U43-11(10195mil,2219.843mil) on Top Layer And Pad U43-29(10195mil,2335mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U43-12(10220.591mil,2219.843mil) on Top Layer And Pad U43-13(10246.181mil,2219.843mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U43-12(10220.591mil,2219.843mil) on Top Layer And Pad U43-29(10195mil,2335mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U43-13(10246.181mil,2219.843mil) on Top Layer And Pad U43-29(10195mil,2335mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U43-14(10271.772mil,2219.843mil) on Top Layer And Pad U43-29(10195mil,2335mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U43-15(10310.157mil,2258.228mil) on Top Layer And Pad U43-29(10195mil,2335mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U43-16(10310.157mil,2283.819mil) on Top Layer And Pad U43-17(10310.157mil,2309.41mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U43-16(10310.157mil,2283.819mil) on Top Layer And Pad U43-29(10195mil,2335mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U43-17(10310.157mil,2309.41mil) on Top Layer And Pad U43-29(10195mil,2335mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.947mil < 10mil) Between Pad U43-17(10310.157mil,2309.41mil) on Top Layer And Via (10259.961mil,2313.347mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.947mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U43-18(10310.157mil,2335mil) on Top Layer And Pad U43-19(10310.157mil,2360.591mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U43-18(10310.157mil,2335mil) on Top Layer And Pad U43-29(10195mil,2335mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U43-19(10310.157mil,2360.591mil) on Top Layer And Pad U43-29(10195mil,2335mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.947mil < 10mil) Between Pad U43-19(10310.157mil,2360.591mil) on Top Layer And Via (10259.961mil,2356.654mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.947mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U43-2(10079.843mil,2386.181mil) on Top Layer And Pad U43-29(10195mil,2335mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U43-20(10310.157mil,2386.181mil) on Top Layer And Pad U43-21(10310.157mil,2411.772mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U43-20(10310.157mil,2386.181mil) on Top Layer And Pad U43-29(10195mil,2335mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U43-21(10310.157mil,2411.772mil) on Top Layer And Pad U43-29(10195mil,2335mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U43-22(10271.772mil,2450.157mil) on Top Layer And Pad U43-23(10246.181mil,2450.157mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U43-22(10271.772mil,2450.157mil) on Top Layer And Pad U43-29(10195mil,2335mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U43-23(10246.181mil,2450.157mil) on Top Layer And Pad U43-29(10195mil,2335mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U43-24(10220.591mil,2450.157mil) on Top Layer And Pad U43-25(10195mil,2450.157mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U43-24(10220.591mil,2450.157mil) on Top Layer And Pad U43-29(10195mil,2335mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U43-25(10195mil,2450.157mil) on Top Layer And Pad U43-29(10195mil,2335mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U43-26(10169.409mil,2450.157mil) on Top Layer And Pad U43-27(10143.819mil,2450.157mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U43-26(10169.409mil,2450.157mil) on Top Layer And Pad U43-29(10195mil,2335mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U43-27(10143.819mil,2450.157mil) on Top Layer And Pad U43-29(10195mil,2335mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U43-28(10118.228mil,2450.157mil) on Top Layer And Pad U43-29(10195mil,2335mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U43-29(10195mil,2335mil) on Top Layer And Pad U43-3(10079.843mil,2360.591mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U43-29(10195mil,2335mil) on Top Layer And Pad U43-4(10079.843mil,2335mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U43-29(10195mil,2335mil) on Top Layer And Pad U43-5(10079.843mil,2309.41mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U43-29(10195mil,2335mil) on Top Layer And Pad U43-6(10079.843mil,2283.819mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U43-29(10195mil,2335mil) on Top Layer And Pad U43-7(10079.843mil,2258.228mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U43-29(10195mil,2335mil) on Top Layer And Pad U43-8(10118.228mil,2219.843mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U43-29(10195mil,2335mil) on Top Layer And Pad U43-9(10143.819mil,2219.843mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.947mil < 10mil) Between Pad U43-3(10079.843mil,2360.591mil) on Top Layer And Via (10130.039mil,2356.654mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.947mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U43-4(10079.843mil,2335mil) on Top Layer And Pad U43-5(10079.843mil,2309.41mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.947mil < 10mil) Between Pad U43-5(10079.843mil,2309.41mil) on Top Layer And Via (10130.039mil,2313.347mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.947mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U43-6(10079.843mil,2283.819mil) on Top Layer And Pad U43-7(10079.843mil,2258.228mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U43-8(10118.228mil,2219.843mil) on Top Layer And Pad U43-9(10143.819mil,2219.843mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U7-0(12230mil,-1352.402mil) on Top Layer And Pad U7-1(12281.182mil,-1389.804mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U7-0(12230mil,-1352.402mil) on Top Layer And Pad U7-2(12281.182mil,-1352.402mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U7-0(12230mil,-1352.402mil) on Top Layer And Pad U7-3(12281.182mil,-1315mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U7-0(12230mil,-1352.402mil) on Top Layer And Pad U7-4(12178.818mil,-1315mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U7-0(12230mil,-1352.402mil) on Top Layer And Pad U7-5(12178.818mil,-1352.402mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U7-0(12230mil,-1352.402mil) on Top Layer And Pad U7-6(12178.818mil,-1389.804mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad X42-1(10730mil,1695.197mil) on Top Layer And Pad X42-2(10730mil,1770mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
Rule Violations :115

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.756mil < 10mil) Between Arc (10189.837mil,-1755.512mil) on Top Overlay And Pad CN42-1(10189.685mil,-1799.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.915mil < 10mil) Between Arc (10446.937mil,-1809mil) on Top Overlay And Pad LD43-1(10468.031mil,-1830mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Arc (10446.937mil,-1851mil) on Top Overlay And Pad LD43-1(10468.031mil,-1830mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.915mil < 10mil) Between Arc (10556.055mil,-1809mil) on Top Overlay And Pad LD43-2(10534.961mil,-1830mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Arc (10556.055mil,-1851mil) on Top Overlay And Pad LD43-2(10534.961mil,-1830mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.852mil < 10mil) Between Arc (10568.417mil,-1666mil) on Top Overlay And Pad T41-1(10535.079mil,-1685.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.63mil < 10mil) Between Arc (11595.937mil,801.063mil) on Top Overlay And Pad U3-1(11614.409mil,821.26mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Arc (11664mil,2945.441mil) on Top Overlay And Pad LD41-1(11685mil,2966.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Arc (11664mil,3054.559mil) on Top Overlay And Pad LD41-2(11685mil,3033.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.915mil < 10mil) Between Arc (11706mil,2945.441mil) on Top Overlay And Pad LD41-1(11685mil,2966.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.915mil < 10mil) Between Arc (11706mil,3054.559mil) on Top Overlay And Pad LD41-2(11685mil,3033.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Arc (11989mil,-1242.843mil) on Top Overlay And Pad LD1-2(12010mil,-1263.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Arc (11989mil,-1351.961mil) on Top Overlay And Pad LD1-1(12010mil,-1330.867mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.796mil < 10mil) Between Arc (11989mil,-1351.961mil) on Top Overlay And Pad R28-1(12010mil,-1390.906mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.915mil < 10mil) Between Arc (12031mil,-1242.843mil) on Top Overlay And Pad LD1-2(12010mil,-1263.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.915mil < 10mil) Between Arc (12031mil,-1351.961mil) on Top Overlay And Pad LD1-1(12010mil,-1330.867mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.796mil < 10mil) Between Arc (12031mil,-1351.961mil) on Top Overlay And Pad R28-1(12010mil,-1390.906mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.462mil < 10mil) Between Area Fill (10546.478mil,-1863.447mil) (10572.078mil,-1856.147mil) on Top Overlay And Pad LD43-2(10534.961mil,-1830mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.462mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.368mil < 10mil) Between Area Fill (10549.078mil,-1802.947mil) (10572.078mil,-1796.447mil) on Top Overlay And Pad LD43-2(10534.961mil,-1830mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.368mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.932mil < 10mil) Between Area Fill (10561.578mil,-1863.447mil) (10579.578mil,-1796.447mil) on Top Overlay And Pad LD43-2(10534.961mil,-1830mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.256mil < 10mil) Between Area Fill (11643.308mil,3055.997mil) (11666.308mil,3062.497mil) on Top Overlay And Pad LD41-2(11685mil,3033.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.256mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.097mil < 10mil) Between Area Fill (11676.058mil,3035.747mil) (11694.058mil,3102.747mil) on Top Overlay And Pad LD41-2(11685mil,3033.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.574mil < 10mil) Between Area Fill (11702.109mil,3054.297mil) (11727.709mil,3061.597mil) on Top Overlay And Pad LD41-2(11685mil,3033.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.285mil < 10mil) Between Area Fill (11968.281mil,-1241.505mil) (11991.281mil,-1235.005mil) on Top Overlay And Pad LD1-2(12010mil,-1263.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.997mil < 10mil) Between Area Fill (12001.031mil,-1261.755mil) (12019.031mil,-1194.755mil) on Top Overlay And Pad LD1-2(12010mil,-1263.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.545mil < 10mil) Between Area Fill (12027.081mil,-1243.206mil) (12052.681mil,-1235.906mil) on Top Overlay And Pad LD1-2(12010mil,-1263.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.545mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.606mil < 10mil) Between Pad B41-4(10986.417mil,2914.724mil) on Top Layer And Track (10956.89mil,2973.543mil)(10956.89mil,3195.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.606mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.606mil < 10mil) Between Pad B41-4(10986.417mil,2914.724mil) on Top Layer And Track (10956.89mil,2973.543mil)(11193.11mil,2973.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.606mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-1(11383.031mil,699.252mil) on Top Layer And Track (11412.559mil,683.504mil)(11416.496mil,683.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-1(11383.031mil,699.252mil) on Top Layer And Track (11412.559mil,715mil)(11416.496mil,715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-1(11633.622mil,601.496mil) on Top Layer And Track (11617.874mil,568.031mil)(11617.874mil,571.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-1(11633.622mil,601.496mil) on Top Layer And Track (11649.37mil,568.031mil)(11649.37mil,571.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-2(11633.622mil,538.504mil) on Top Layer And Track (11617.874mil,568.031mil)(11617.874mil,571.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-2(11633.622mil,538.504mil) on Top Layer And Track (11649.37mil,568.031mil)(11649.37mil,571.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-1(10260mil,1651.378mil) on Top Layer And Track (10244.252mil,1680.906mil)(10244.252mil,1684.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-1(10260mil,1651.378mil) on Top Layer And Track (10275.748mil,1680.906mil)(10275.748mil,1684.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-1(12075mil,-1333.898mil) on Top Layer And Track (12059.252mil,-1304.37mil)(12059.252mil,-1300.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-1(12075mil,-1333.898mil) on Top Layer And Track (12090.748mil,-1304.37mil)(12090.748mil,-1300.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-2(12075mil,-1270.906mil) on Top Layer And Track (12059.252mil,-1304.37mil)(12059.252mil,-1300.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-2(12075mil,-1270.906mil) on Top Layer And Track (12090.748mil,-1304.37mil)(12090.748mil,-1300.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.352mil < 10mil) Between Pad C18-1(12135mil,-1453.898mil) on Top Layer And Text "TP_GND1" (12164.556mil,-1471.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.352mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-1(12135mil,-1453.898mil) on Top Layer And Track (12119.252mil,-1424.37mil)(12119.252mil,-1420.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-1(12135mil,-1453.898mil) on Top Layer And Track (12150.748mil,-1424.37mil)(12150.748mil,-1420.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-2(12135mil,-1390.906mil) on Top Layer And Track (12119.252mil,-1424.37mil)(12119.252mil,-1420.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-2(12135mil,-1390.906mil) on Top Layer And Track (12150.748mil,-1424.37mil)(12150.748mil,-1420.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-1(12135mil,-1269.41mil) on Top Layer And Track (12119.252mil,-1302.874mil)(12119.252mil,-1298.938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-1(12135mil,-1269.41mil) on Top Layer And Track (12150.748mil,-1302.874mil)(12150.748mil,-1298.938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-2(12135mil,-1332.402mil) on Top Layer And Track (12119.252mil,-1302.874mil)(12119.252mil,-1298.938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-2(12135mil,-1332.402mil) on Top Layer And Track (12150.748mil,-1302.874mil)(12150.748mil,-1298.938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.298mil < 10mil) Between Pad C4-1(11738.622mil,707.008mil) on Top Layer And Text "C4" (11776.944mil,674.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.298mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-1(11738.622mil,707.008mil) on Top Layer And Track (11722.874mil,736.535mil)(11722.874mil,740.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-1(11738.622mil,707.008mil) on Top Layer And Track (11754.37mil,736.535mil)(11754.37mil,740.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C41-1(11086.496mil,2760mil) on Top Layer And Track (11053.031mil,2744.252mil)(11056.968mil,2744.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C41-1(11086.496mil,2760mil) on Top Layer And Track (11053.031mil,2775.748mil)(11056.968mil,2775.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-2(11738.622mil,770mil) on Top Layer And Track (11722.874mil,736.535mil)(11722.874mil,740.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-2(11738.622mil,770mil) on Top Layer And Track (11754.37mil,736.535mil)(11754.37mil,740.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C42-1(10561.496mil,2011.81mil) on Top Layer And Track (10528.031mil,1996.062mil)(10531.968mil,1996.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C42-1(10561.496mil,2011.81mil) on Top Layer And Track (10528.031mil,2027.558mil)(10531.968mil,2027.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C42-2(10498.504mil,2011.81mil) on Top Layer And Track (10528.031mil,1996.062mil)(10531.968mil,1996.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C42-2(10498.504mil,2011.81mil) on Top Layer And Track (10528.031mil,2027.558mil)(10531.968mil,2027.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C45-1(10636.496mil,1700mil) on Top Layer And Track (10603.031mil,1684.252mil)(10606.968mil,1684.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C45-1(10636.496mil,1700mil) on Top Layer And Track (10603.031mil,1715.748mil)(10606.968mil,1715.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C46-1(11378.504mil,2820mil) on Top Layer And Track (11408.032mil,2804.252mil)(11411.969mil,2804.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C46-1(11378.504mil,2820mil) on Top Layer And Track (11408.032mil,2835.748mil)(11411.969mil,2835.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C46-2(11441.496mil,2820mil) on Top Layer And Track (11408.032mil,2804.252mil)(11411.969mil,2804.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C46-2(11441.496mil,2820mil) on Top Layer And Track (11408.032mil,2835.748mil)(11411.969mil,2835.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C51-1(10766.496mil,1910mil) on Top Layer And Track (10733.031mil,1894.252mil)(10736.968mil,1894.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C51-1(10766.496mil,1910mil) on Top Layer And Track (10733.031mil,1925.748mil)(10736.968mil,1925.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C52-1(10766.496mil,1850mil) on Top Layer And Track (10733.031mil,1834.252mil)(10736.968mil,1834.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C52-1(10766.496mil,1850mil) on Top Layer And Track (10733.031mil,1865.748mil)(10736.968mil,1865.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C52-2(10703.504mil,1850mil) on Top Layer And Track (10733.031mil,1834.252mil)(10736.968mil,1834.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C52-2(10703.504mil,1850mil) on Top Layer And Track (10733.031mil,1865.748mil)(10736.968mil,1865.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C55-1(10981.496mil,1350mil) on Top Layer And Track (10948.031mil,1334.252mil)(10951.968mil,1334.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C55-1(10981.496mil,1350mil) on Top Layer And Track (10948.031mil,1365.748mil)(10951.968mil,1365.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C56-1(11436.496mil,1350mil) on Top Layer And Track (11403.031mil,1334.252mil)(11406.968mil,1334.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C56-1(11436.496mil,1350mil) on Top Layer And Track (11403.031mil,1365.748mil)(11406.968mil,1365.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C56-2(11373.504mil,1350mil) on Top Layer And Track (11403.031mil,1334.252mil)(11406.968mil,1334.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C56-2(11373.504mil,1350mil) on Top Layer And Track (11403.031mil,1365.748mil)(11406.968mil,1365.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C59-1(10905mil,2375mil) on Top Layer And Track (10889.252mil,2404.528mil)(10889.252mil,2408.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C59-1(10905mil,2375mil) on Top Layer And Track (10920.748mil,2404.528mil)(10920.748mil,2408.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C60-1(10965mil,2375mil) on Top Layer And Track (10949.252mil,2404.528mil)(10949.252mil,2408.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C60-1(10965mil,2375mil) on Top Layer And Track (10980.748mil,2404.528mil)(10980.748mil,2408.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C60-2(10965mil,2437.992mil) on Top Layer And Track (10949.252mil,2404.528mil)(10949.252mil,2408.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C60-2(10965mil,2437.992mil) on Top Layer And Track (10980.748mil,2404.528mil)(10980.748mil,2408.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C64-1(10830mil,-1725mil) on Top Layer And Track (10820mil,-1700mil)(10840mil,-1700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C64-1(10830mil,-1725mil) on Top Layer And Track (10830mil,-1710mil)(10830mil,-1690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C65-1(10735mil,-1725mil) on Top Layer And Track (10725mil,-1700mil)(10745mil,-1700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C65-1(10735mil,-1725mil) on Top Layer And Track (10735mil,-1710mil)(10735mil,-1690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C66-1(10830mil,-1635mil) on Top Layer And Track (10820mil,-1660mil)(10840mil,-1660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C66-1(10830mil,-1635mil) on Top Layer And Track (10830mil,-1670mil)(10830mil,-1650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C68-1(10965mil,-1708.504mil) on Top Layer And Track (10949.252mil,-1741.969mil)(10949.252mil,-1738.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C68-1(10965mil,-1708.504mil) on Top Layer And Track (10980.748mil,-1741.969mil)(10980.748mil,-1738.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C68-2(10965mil,-1771.496mil) on Top Layer And Track (10949.252mil,-1741.969mil)(10949.252mil,-1738.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C68-2(10965mil,-1771.496mil) on Top Layer And Track (10980.748mil,-1741.969mil)(10980.748mil,-1738.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.828mil < 10mil) Between Pad C69-1(10905mil,-1708.504mil) on Top Layer And Track (10785mil,-1685mil)(10875mil,-1685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.828mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C69-1(10905mil,-1708.504mil) on Top Layer And Track (10875mil,-1730mil)(10875mil,-1685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C69-1(10905mil,-1708.504mil) on Top Layer And Track (10889.252mil,-1741.969mil)(10889.252mil,-1738.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C69-1(10905mil,-1708.504mil) on Top Layer And Track (10920.748mil,-1741.969mil)(10920.748mil,-1738.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C69-2(10905mil,-1771.496mil) on Top Layer And Track (10889.252mil,-1741.969mil)(10889.252mil,-1738.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C69-2(10905mil,-1771.496mil) on Top Layer And Track (10920.748mil,-1741.969mil)(10920.748mil,-1738.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C70-1(10965mil,-1651.496mil) on Top Layer And Track (10949.252mil,-1621.968mil)(10949.252mil,-1618.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C70-1(10965mil,-1651.496mil) on Top Layer And Track (10980.748mil,-1621.968mil)(10980.748mil,-1618.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C70-2(10965mil,-1588.504mil) on Top Layer And Track (10949.252mil,-1621.968mil)(10949.252mil,-1618.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C70-2(10965mil,-1588.504mil) on Top Layer And Track (10980.748mil,-1621.968mil)(10980.748mil,-1618.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.691mil < 10mil) Between Pad C7-1(11381.653mil,760.63mil) on Top Layer And Text "R6" (11371.944mil,834.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.691mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(11381.653mil,760.63mil) on Top Layer And Track (11411.181mil,744.882mil)(11415.118mil,744.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(11381.653mil,760.63mil) on Top Layer And Track (11411.181mil,776.378mil)(11415.118mil,776.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.828mil < 10mil) Between Pad C71-1(10905mil,-1651.496mil) on Top Layer And Track (10785mil,-1675mil)(10875mil,-1675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.828mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C71-1(10905mil,-1651.496mil) on Top Layer And Track (10875mil,-1675mil)(10875mil,-1630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C71-1(10905mil,-1651.496mil) on Top Layer And Track (10889.252mil,-1621.968mil)(10889.252mil,-1618.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C71-1(10905mil,-1651.496mil) on Top Layer And Track (10920.748mil,-1621.968mil)(10920.748mil,-1618.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C74-1(9990.748mil,2324.528mil) on Top Layer And Track (10006.496mil,2291.063mil)(10006.496mil,2295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C74-1(9990.748mil,2324.528mil) on Top Layer And Track (9975mil,2291.063mil)(9975mil,2295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C74-2(9990.748mil,2261.535mil) on Top Layer And Track (10006.496mil,2291.063mil)(10006.496mil,2295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C74-2(9990.748mil,2261.535mil) on Top Layer And Track (9975mil,2291.063mil)(9975mil,2295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C75-1(9930.748mil,2324.528mil) on Top Layer And Track (9915mil,2291.063mil)(9915mil,2295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C75-1(9930.748mil,2324.528mil) on Top Layer And Track (9946.496mil,2291.063mil)(9946.496mil,2295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-1(11315.084mil,1203.662mil) on Top Layer And Track (11299.335mil,1170.197mil)(11299.335mil,1174.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-1(11315.084mil,1203.662mil) on Top Layer And Track (11330.832mil,1170.197mil)(11330.832mil,1174.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-2(11315.084mil,1140.67mil) on Top Layer And Track (11299.335mil,1170.197mil)(11299.335mil,1174.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-2(11315.084mil,1140.67mil) on Top Layer And Track (11330.832mil,1170.197mil)(11330.832mil,1174.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.618mil < 10mil) Between Pad L2-1(10320mil,1705.374mil) on Top Layer And Track (10304.249mil,1675.909mil)(10304.249mil,1679.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.618mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.621mil < 10mil) Between Pad L2-1(10320mil,1705.374mil) on Top Layer And Track (10304.252mil,1675.906mil)(10304.252mil,1679.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.621mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.618mil < 10mil) Between Pad L2-1(10320mil,1705.374mil) on Top Layer And Track (10335.745mil,1675.909mil)(10335.745mil,1679.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.621mil < 10mil) Between Pad L2-1(10320mil,1705.374mil) on Top Layer And Track (10335.748mil,1675.906mil)(10335.748mil,1679.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.621mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.625mil < 10mil) Between Pad L2-2(10320mil,1650.374mil) on Top Layer And Track (10304.249mil,1675.909mil)(10304.249mil,1679.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.625mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.621mil < 10mil) Between Pad L2-2(10320mil,1650.374mil) on Top Layer And Track (10304.252mil,1675.906mil)(10304.252mil,1679.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.621mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.624mil < 10mil) Between Pad L2-2(10320mil,1650.374mil) on Top Layer And Track (10335.745mil,1675.909mil)(10335.745mil,1679.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.621mil < 10mil) Between Pad L2-2(10320mil,1650.374mil) on Top Layer And Track (10335.748mil,1675.906mil)(10335.748mil,1679.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.621mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.618mil < 10mil) Between Pad L41-1(10677.5mil,1545mil) on Top Layer And Track (10703.028mil,1529.249mil)(10706.965mil,1529.249mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.618mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Pad L41-1(10677.5mil,1545mil) on Top Layer And Track (10703.028mil,1560.745mil)(10706.965mil,1560.745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.621mil < 10mil) Between Pad L41-1(10677.5mil,1545mil) on Top Layer And Track (10703.031mil,1529.252mil)(10706.969mil,1529.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.621mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.621mil < 10mil) Between Pad L41-1(10677.5mil,1545mil) on Top Layer And Track (10703.031mil,1560.748mil)(10706.969mil,1560.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.621mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Pad LD1-1(12010mil,-1330.867mil) on Top Layer And Track (11980.5mil,-1351.961mil)(11980.5mil,-1242.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Pad LD1-1(12010mil,-1330.867mil) on Top Layer And Track (11989mil,-1360.461mil)(12031mil,-1360.461mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Pad LD1-1(12010mil,-1330.867mil) on Top Layer And Track (12039.5mil,-1351.961mil)(12039.5mil,-1242.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Pad LD1-2(12010mil,-1263.937mil) on Top Layer And Track (11980.5mil,-1351.961mil)(11980.5mil,-1242.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Pad LD1-2(12010mil,-1263.937mil) on Top Layer And Track (11989mil,-1234.343mil)(12031mil,-1234.343mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Pad LD1-2(12010mil,-1263.937mil) on Top Layer And Track (12039.5mil,-1351.961mil)(12039.5mil,-1242.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Pad LD41-1(11685mil,2966.535mil) on Top Layer And Track (11655.5mil,2945.441mil)(11655.5mil,3054.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Pad LD41-1(11685mil,2966.535mil) on Top Layer And Track (11664mil,2936.941mil)(11706mil,2936.941mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Pad LD41-1(11685mil,2966.535mil) on Top Layer And Track (11714.5mil,2945.441mil)(11714.5mil,3054.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Pad LD41-2(11685mil,3033.465mil) on Top Layer And Track (11655.5mil,2945.441mil)(11655.5mil,3054.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Pad LD41-2(11685mil,3033.465mil) on Top Layer And Track (11664mil,3063.059mil)(11706mil,3063.059mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Pad LD41-2(11685mil,3033.465mil) on Top Layer And Track (11714.5mil,2945.441mil)(11714.5mil,3054.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Pad LD43-1(10468.031mil,-1830mil) on Top Layer And Track (10438.437mil,-1851mil)(10438.437mil,-1809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Pad LD43-1(10468.031mil,-1830mil) on Top Layer And Track (10446.937mil,-1800.5mil)(10556.055mil,-1800.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Pad LD43-1(10468.031mil,-1830mil) on Top Layer And Track (10446.937mil,-1859.5mil)(10556.055mil,-1859.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Pad LD43-2(10534.961mil,-1830mil) on Top Layer And Track (10446.937mil,-1800.5mil)(10556.055mil,-1800.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Pad LD43-2(10534.961mil,-1830mil) on Top Layer And Track (10446.937mil,-1859.5mil)(10556.055mil,-1859.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Pad LD43-2(10534.961mil,-1830mil) on Top Layer And Track (10564.555mil,-1851mil)(10564.555mil,-1809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R0-1(10043.504mil,2080mil) on Top Layer And Track (10073.031mil,2064.252mil)(10076.969mil,2064.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R0-1(10043.504mil,2080mil) on Top Layer And Track (10073.031mil,2095.748mil)(10076.969mil,2095.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-1(11957.126mil,930mil) on Top Layer And Track (11986.654mil,914.252mil)(11990.591mil,914.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-1(11957.126mil,930mil) on Top Layer And Track (11986.654mil,945.748mil)(11990.591mil,945.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-1(10446.063mil,1090mil) on Top Layer And Track (10475.591mil,1074.252mil)(10479.528mil,1074.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-1(10446.063mil,1090mil) on Top Layer And Track (10475.591mil,1105.748mil)(10479.528mil,1105.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-2(10509.055mil,1090mil) on Top Layer And Track (10475.591mil,1074.252mil)(10479.528mil,1074.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-2(10509.055mil,1090mil) on Top Layer And Track (10475.591mil,1105.748mil)(10479.528mil,1105.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-1(10289.055mil,1090mil) on Top Layer And Track (10255.591mil,1074.252mil)(10259.528mil,1074.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-1(10289.055mil,1090mil) on Top Layer And Track (10255.591mil,1105.748mil)(10259.528mil,1105.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-1(11698.622mil,601.496mil) on Top Layer And Track (11682.874mil,568.032mil)(11682.874mil,571.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-1(11698.622mil,601.496mil) on Top Layer And Track (11714.37mil,568.032mil)(11714.37mil,571.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-2(11698.622mil,538.504mil) on Top Layer And Track (11682.874mil,568.032mil)(11682.874mil,571.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-2(11698.622mil,538.504mil) on Top Layer And Track (11714.37mil,568.032mil)(11714.37mil,571.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R18-2(11573.622mil,601.496mil) on Top Layer And Track (11557.874mil,568.032mil)(11557.874mil,571.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R18-2(11573.622mil,601.496mil) on Top Layer And Track (11589.37mil,568.032mil)(11589.37mil,571.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-1(11683.622mil,1048.504mil) on Top Layer And Track (11667.874mil,1078.032mil)(11667.874mil,1081.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-1(11683.622mil,1048.504mil) on Top Layer And Track (11699.37mil,1078.032mil)(11699.37mil,1081.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-2(11683.622mil,1111.496mil) on Top Layer And Track (11667.874mil,1078.032mil)(11667.874mil,1081.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-2(11683.622mil,1111.496mil) on Top Layer And Track (11699.37mil,1078.032mil)(11699.37mil,1081.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-1(11533.622mil,968.504mil) on Top Layer And Track (11517.874mil,998.032mil)(11517.874mil,1001.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-1(11533.622mil,968.504mil) on Top Layer And Track (11549.37mil,998.032mil)(11549.37mil,1001.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-1(10241.063mil,710mil) on Top Layer And Track (10270.591mil,694.252mil)(10274.528mil,694.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-1(10241.063mil,710mil) on Top Layer And Track (10270.591mil,725.748mil)(10274.528mil,725.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R24-1(9978.504mil,1822.874mil) on Top Layer And Track (9945.039mil,1807.126mil)(9948.976mil,1807.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R24-1(9978.504mil,1822.874mil) on Top Layer And Track (9945.039mil,1838.622mil)(9948.976mil,1838.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R25-1(9915.512mil,1882.874mil) on Top Layer And Track (9945.039mil,1867.126mil)(9948.976mil,1867.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R25-1(9915.512mil,1882.874mil) on Top Layer And Track (9945.039mil,1898.622mil)(9948.976mil,1898.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R25-2(9978.504mil,1882.874mil) on Top Layer And Track (9945.039mil,1867.126mil)(9948.976mil,1867.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R25-2(9978.504mil,1882.874mil) on Top Layer And Track (9945.039mil,1898.622mil)(9948.976mil,1898.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.729mil < 10mil) Between Pad R28-1(12010mil,-1390.906mil) on Top Layer And Track (11989mil,-1360.461mil)(12031mil,-1360.461mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R28-1(12010mil,-1390.906mil) on Top Layer And Track (11994.252mil,-1424.37mil)(11994.252mil,-1420.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R28-1(12010mil,-1390.906mil) on Top Layer And Track (12025.748mil,-1424.37mil)(12025.748mil,-1420.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R28-2(12010mil,-1453.898mil) on Top Layer And Track (11994.252mil,-1424.37mil)(11994.252mil,-1420.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R28-2(12010mil,-1453.898mil) on Top Layer And Track (12025.748mil,-1424.37mil)(12025.748mil,-1420.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R29-2(9916.063mil,575mil) on Top Layer And Track (9945.591mil,559.252mil)(9949.528mil,559.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R29-2(9916.063mil,575mil) on Top Layer And Track (9945.591mil,590.748mil)(9949.528mil,590.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-1(11822.126mil,868.504mil) on Top Layer And Track (11851.654mil,852.756mil)(11855.591mil,852.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-1(11822.126mil,868.504mil) on Top Layer And Track (11851.654mil,884.252mil)(11855.591mil,884.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-2(11885.118mil,868.504mil) on Top Layer And Track (11851.654mil,852.756mil)(11855.591mil,852.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-2(11885.118mil,868.504mil) on Top Layer And Track (11851.654mil,884.252mil)(11855.591mil,884.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R43-1(11831.496mil,2080mil) on Top Layer And Track (11798.031mil,2064.252mil)(11801.969mil,2064.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R43-1(11831.496mil,2080mil) on Top Layer And Track (11798.031mil,2095.748mil)(11801.969mil,2095.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R43-2(11768.504mil,2080mil) on Top Layer And Track (11798.031mil,2064.252mil)(11801.969mil,2064.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R43-2(11768.504mil,2080mil) on Top Layer And Track (11798.031mil,2095.748mil)(11801.969mil,2095.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R44-1(11615mil,3173.504mil) on Top Layer And Track (11599.252mil,3203.032mil)(11599.252mil,3206.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R44-1(11615mil,3173.504mil) on Top Layer And Track (11630.748mil,3203.032mil)(11630.748mil,3206.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R46-1(11146.496mil,2820mil) on Top Layer And Track (11113.031mil,2804.252mil)(11116.969mil,2804.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R46-1(11146.496mil,2820mil) on Top Layer And Track (11113.031mil,2835.748mil)(11116.969mil,2835.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R46-2(11083.504mil,2820mil) on Top Layer And Track (11113.031mil,2804.252mil)(11116.969mil,2804.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R46-2(11083.504mil,2820mil) on Top Layer And Track (11113.031mil,2835.748mil)(11116.969mil,2835.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R49-1(10900mil,2953.504mil) on Top Layer And Track (10884.252mil,2983.032mil)(10884.252mil,2986.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R49-1(10900mil,2953.504mil) on Top Layer And Track (10915.748mil,2983.032mil)(10915.748mil,2986.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R50-1(11530mil,2461.496mil) on Top Layer And Track (11514.252mil,2428.032mil)(11514.252mil,2431.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R50-1(11530mil,2461.496mil) on Top Layer And Track (11545.748mil,2428.032mil)(11545.748mil,2431.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R50-2(11530mil,2398.504mil) on Top Layer And Track (11514.252mil,2428.032mil)(11514.252mil,2431.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R50-2(11530mil,2398.504mil) on Top Layer And Track (11545.748mil,2428.032mil)(11545.748mil,2431.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R51-1(11395mil,2461.496mil) on Top Layer And Track (11379.252mil,2428.032mil)(11379.252mil,2431.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R51-1(11395mil,2461.496mil) on Top Layer And Track (11410.748mil,2428.032mil)(11410.748mil,2431.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R51-2(11395mil,2398.504mil) on Top Layer And Track (11379.252mil,2428.032mil)(11379.252mil,2431.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R51-2(11395mil,2398.504mil) on Top Layer And Track (11410.748mil,2428.032mil)(11410.748mil,2431.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R52-1(11275mil,2461.496mil) on Top Layer And Track (11259.252mil,2428.032mil)(11259.252mil,2431.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R52-1(11275mil,2461.496mil) on Top Layer And Track (11290.748mil,2428.032mil)(11290.748mil,2431.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R56-1(10264.961mil,-1616.496mil) on Top Layer And Track (10249.213mil,-1586.968mil)(10249.213mil,-1583.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R56-1(10264.961mil,-1616.496mil) on Top Layer And Track (10280.709mil,-1586.968mil)(10280.709mil,-1583.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R57-1(10040mil,-1690mil) on Top Layer And Track (10006.535mil,-1674.252mil)(10010.472mil,-1674.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R57-1(10040mil,-1690mil) on Top Layer And Track (10006.535mil,-1705.748mil)(10010.472mil,-1705.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R57-2(9977.008mil,-1690mil) on Top Layer And Track (10006.535mil,-1674.252mil)(10010.472mil,-1674.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R57-2(9977.008mil,-1690mil) on Top Layer And Track (10006.535mil,-1705.748mil)(10010.472mil,-1705.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R58-1(10263.465mil,-1495mil) on Top Layer And Track (10292.993mil,-1479.252mil)(10296.93mil,-1479.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R58-1(10263.465mil,-1495mil) on Top Layer And Track (10292.993mil,-1510.748mil)(10296.93mil,-1510.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R58-2(10326.457mil,-1495mil) on Top Layer And Track (10292.993mil,-1479.252mil)(10296.93mil,-1479.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R58-2(10326.457mil,-1495mil) on Top Layer And Track (10292.993mil,-1510.748mil)(10296.93mil,-1510.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R59-1(10389.961mil,-1876.496mil) on Top Layer And Track (10374.213mil,-1846.968mil)(10374.213mil,-1843.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R59-1(10389.961mil,-1876.496mil) on Top Layer And Track (10405.709mil,-1846.968mil)(10405.709mil,-1843.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R59-2(10389.961mil,-1813.504mil) on Top Layer And Track (10374.213mil,-1846.968mil)(10374.213mil,-1843.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R59-2(10389.961mil,-1813.504mil) on Top Layer And Track (10405.709mil,-1846.968mil)(10405.709mil,-1843.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R60-1(10526.496mil,-1563.504mil) on Top Layer And Track (10510.748mil,-1596.968mil)(10510.748mil,-1593.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R60-1(10526.496mil,-1563.504mil) on Top Layer And Track (10542.244mil,-1596.968mil)(10542.244mil,-1593.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6-1(11475.118mil,815mil) on Top Layer And Track (11441.654mil,799.252mil)(11445.591mil,799.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6-1(11475.118mil,815mil) on Top Layer And Track (11441.654mil,830.748mil)(11445.591mil,830.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R61-1(10466.496mil,-1563.504mil) on Top Layer And Track (10450.748mil,-1596.968mil)(10450.748mil,-1593.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R61-1(10466.496mil,-1563.504mil) on Top Layer And Track (10482.244mil,-1596.968mil)(10482.244mil,-1593.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R61-2(10466.496mil,-1626.496mil) on Top Layer And Track (10450.748mil,-1596.968mil)(10450.748mil,-1593.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R61-2(10466.496mil,-1626.496mil) on Top Layer And Track (10482.244mil,-1596.968mil)(10482.244mil,-1593.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-1(11533.622mil,861.496mil) on Top Layer And Track (11517.874mil,828.032mil)(11517.874mil,831.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-1(11533.622mil,861.496mil) on Top Layer And Track (11549.37mil,828.032mil)(11549.37mil,831.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.391mil < 10mil) Between Pad R7-2(11533.622mil,798.504mil) on Top Layer And Text "R7" (11611.944mil,789.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.391mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-2(11533.622mil,798.504mil) on Top Layer And Track (11517.874mil,828.032mil)(11517.874mil,831.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-2(11533.622mil,798.504mil) on Top Layer And Track (11549.37mil,828.032mil)(11549.37mil,831.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad T41-3(10496.496mil,-1764.37mil) on Top Layer And Track (10437.441mil,-1752.559mil)(10468.937mil,-1752.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad T41-3(10496.496mil,-1764.37mil) on Top Layer And Track (10524.055mil,-1752.559mil)(10555.551mil,-1752.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Pad U3-1(11614.409mil,821.26mil) on Top Layer And Track (11582.913mil,815.354mil)(11598.622mil,815.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Pad U3-12(11738.425mil,945.275mil) on Top Layer And Track (11744.331mil,961.063mil)(11744.331mil,976.771mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Pad U3-18(11614.409mil,970.866mil) on Top Layer And Track (11582.913mil,976.771mil)(11598.622mil,976.771mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Pad U3-19(11588.819mil,945.275mil) on Top Layer And Track (11582.913mil,961.063mil)(11582.913mil,976.771mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.414mil < 10mil) Between Pad U42-107(11692.244mil,2199.803mil) on Top Layer And Track (11710mil,2170mil)(11710mil,2190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.06mil < 10mil) Between Pad U7-1(12281.182mil,-1389.804mil) on Top Layer And Track (12261.496mil,-1411.458mil)(12264.776mil,-1408.178mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.06mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.24mil < 10mil) Between Pad U7-4(12178.818mil,-1315mil) on Top Layer And Track (12178.818mil,-1296.402mil)(12178.818mil,-1293.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.24mil < 10mil) Between Pad U7-6(12178.818mil,-1389.804mil) on Top Layer And Track (12178.818mil,-1411.458mil)(12178.818mil,-1407.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.441mil < 10mil) Between Pad X1-1(11668.425mil,695mil) on Top Layer And Text "C4" (11776.944mil,674.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.699mil < 10mil) Between Pad X1-1(11668.425mil,695mil) on Top Layer And Text "X1" (11700.28mil,789.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.699mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.699mil < 10mil) Between Pad X1-2(11518.819mil,695mil) on Top Layer And Text "R7" (11611.944mil,789.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.699mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.764mil < 10mil) Between Pad X1-2(11518.819mil,695mil) on Top Layer And Track (11428.622mil,660mil)(11473.622mil,660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.764mil < 10mil) Between Pad X1-2(11518.819mil,695mil) on Top Layer And Track (11473.622mil,570mil)(11473.622mil,660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.764mil]
Rule Violations :256

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=100mil) (InNet('TD_N'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=100mil) (InNet('RD_P'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=100mil) (InNet('TD_P'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=100mil) (InNet('RD_N'))
Rule Violations :0

Processing Rule : Room U_MCU_144 (Bounding Region = (13095mil, 5530mil, 15470mil, 7875mil) (InComponentClass('U_MCU_144'))
Rule Violations :0

Processing Rule : Room U_Ethernet (Bounding Region = (13088.937mil, 4936.496mil, 15508.622mil, 5881.496mil) (InComponentClass('U_Ethernet'))
   Violation between Room Definition: Between Component J1-RJHSE-5381 (9912.52mil,984.37mil) on Top Layer And Room U_Ethernet (Bounding Region = (13088.937mil, 4936.496mil, 15508.622mil, 5881.496mil) (InComponentClass('U_Ethernet')) 
Rule Violations :1

Processing Rule : Room U_DCI_MCU_Power (Bounding Region = (14435mil, 2385mil, 15891.182mil, 3311.063mil) (InComponentClass('U_DCI_MCU_Power'))
   Violation between Room Definition: Between Room U_DCI_MCU_Power (Bounding Region = (14435mil, 2385mil, 15891.182mil, 3311.063mil) (InComponentClass('U_DCI_MCU_Power')) And SMT Small Component TP_AGND-TP_AGND (6306.182mil,-45mil) on Top Layer 
   Violation between Room Definition: Between Room U_DCI_MCU_Power (Bounding Region = (14435mil, 2385mil, 15891.182mil, 3311.063mil) (InComponentClass('U_DCI_MCU_Power')) And SMT Small Component TP_AV_C-TP_AVDD_C (10320mil,1585mil) on Top Layer 
   Violation between Room Definition: Between Room U_DCI_MCU_Power (Bounding Region = (14435mil, 2385mil, 15891.182mil, 3311.063mil) (InComponentClass('U_DCI_MCU_Power')) And SMT Small Component TP_AV-TP_AVDD (10735mil,1480mil) on Top Layer 
Rule Violations :3

Processing Rule : Room U_DC1_ADC_Conditioning (Bounding Region = (13178.504mil, 5937.874mil, 13773.504mil, 6472.874mil) (InComponentClass('U_DC1_ADC_Conditioning'))
Rule Violations :0

Processing Rule : Room U_USB (Bounding Region = (13285mil, 2380mil, 14430mil, 3110mil) (InComponentClass('U_USB'))
Rule Violations :0

Processing Rule : Room U_DCI_TCAN_2 (Bounding Region = (13730mil, 7160mil, 14280mil, 7895mil) (InComponentClass('U_DCI_TCAN_2'))
Rule Violations :0

Processing Rule : Room U_DCI_TCAN_1 (Bounding Region = (13180mil, 7160mil, 13730mil, 7895mil) (InComponentClass('U_DCI_TCAN_1'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02