{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1496330685249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496330685265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 01 20:54:45 2017 " "Processing started: Thu Jun 01 20:54:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496330685265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496330685265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_unit -c alu_unit " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_unit -c alu_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496330685265 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1496330685859 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1496330685859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-reg " "Found design unit 1: registers-reg" {  } { { "../ALL Code Files/registers.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496330699157 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "../ALL Code Files/registers.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496330699157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496330699157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "../ALL Code Files/components.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496330699161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496330699161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/alu_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/alu_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_unit-alu_arch " "Found design unit 1: alu_unit-alu_arch" {  } { { "../ALL Code Files/alu_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496330699165 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_unit " "Found entity 1: alu_unit" {  } { { "../ALL Code Files/alu_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496330699165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496330699165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/add_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/add_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_unit-add_arch " "Found design unit 1: add_unit-add_arch" {  } { { "../ALL Code Files/add_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/add_unit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496330699165 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_unit " "Found entity 1: add_unit" {  } { { "../ALL Code Files/add_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/add_unit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496330699165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496330699165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/nand_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/nand_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_unit-nand_arch " "Found design unit 1: nand_unit-nand_arch" {  } { { "../ALL Code Files/nand_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/nand_unit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496330699169 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_unit " "Found entity 1: nand_unit" {  } { { "../ALL Code Files/nand_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/nand_unit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496330699169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496330699169 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_unit " "Elaborating entity \"alu_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1496330699205 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output alu_unit.vhd(18) " "VHDL Signal Declaration warning at alu_unit.vhd(18): used implicit default value for signal \"output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ALL Code Files/alu_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1496330699207 "|alu_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "add_out alu_unit.vhd(24) " "Verilog HDL or VHDL warning at alu_unit.vhd(24): object \"add_out\" assigned a value but never read" {  } { { "../ALL Code Files/alu_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1496330699208 "|alu_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nand_out alu_unit.vhd(24) " "Verilog HDL or VHDL warning at alu_unit.vhd(24): object \"nand_out\" assigned a value but never read" {  } { { "../ALL Code Files/alu_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1496330699208 "|alu_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_add alu_unit.vhd(25) " "Verilog HDL or VHDL warning at alu_unit.vhd(25): object \"c_add\" assigned a value but never read" {  } { { "../ALL Code Files/alu_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1496330699208 "|alu_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_nand alu_unit.vhd(25) " "Verilog HDL or VHDL warning at alu_unit.vhd(25): object \"c_nand\" assigned a value but never read" {  } { { "../ALL Code Files/alu_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1496330699208 "|alu_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z_add alu_unit.vhd(25) " "Verilog HDL or VHDL warning at alu_unit.vhd(25): object \"z_add\" assigned a value but never read" {  } { { "../ALL Code Files/alu_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1496330699208 "|alu_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z_nand alu_unit.vhd(25) " "Verilog HDL or VHDL warning at alu_unit.vhd(25): object \"z_nand\" assigned a value but never read" {  } { { "../ALL Code Files/alu_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1496330699208 "|alu_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_unit add_unit:Adding_unit " "Elaborating entity \"add_unit\" for hierarchy \"add_unit:Adding_unit\"" {  } { { "../ALL Code Files/alu_unit.vhd" "Adding_unit" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496330699229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_unit nand_unit:Nanding_unit " "Elaborating entity \"nand_unit\" for hierarchy \"nand_unit:Nanding_unit\"" {  } { { "../ALL Code Files/alu_unit.vhd" "Nanding_unit" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496330699241 ""}
{ "Error" "EVRFX_VHDL_ERROR_INDEX_VALUE_IS_OUTSIDE_ARRAY_RANGE" "16 15 downto 0 temp nand_unit.vhd(37) " "VHDL error at nand_unit.vhd(37): index value 16 is outside the range (15 downto 0) of object \"temp\"" {  } { { "../ALL Code Files/nand_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/nand_unit.vhd" 37 0 0 } }  } 0 10385 "VHDL error at %4!s!: index value %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496330699245 ""}
{ "Error" "EVRFX_VHDL_OPERATOR_CALL_FAILED" "\"or\" nand_unit.vhd(37) " "VHDL Operator error at nand_unit.vhd(37): failed to evaluate call to operator \"\"or\"\"" {  } { { "../ALL Code Files/nand_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/nand_unit.vhd" 37 0 0 } }  } 0 10658 "VHDL Operator error at %2!s!: failed to evaluate call to operator \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496330699245 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "nand_unit:Nanding_unit " "Can't elaborate user hierarchy \"nand_unit:Nanding_unit\"" {  } { { "../ALL Code Files/alu_unit.vhd" "Nanding_unit" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd" 38 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496330699245 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "662 " "Peak virtual memory: 662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496330699385 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 01 20:54:59 2017 " "Processing ended: Thu Jun 01 20:54:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496330699385 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496330699385 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496330699385 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1496330699385 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1496330700130 ""}
