
*** Running vivado
    with args -log uc_system_BRAM_Interconnect_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uc_system_BRAM_Interconnect_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source uc_system_BRAM_Interconnect_0_0.tcl -notrace
Command: synth_design -top uc_system_BRAM_Interconnect_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19144 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 319.930 ; gain = 85.086
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uc_system_BRAM_Interconnect_0_0' [d:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/synth/uc_system_BRAM_Interconnect_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'BRAM_Interconnect' [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v:23]
	Parameter addr1_0 bound to: 24 - type: integer 
	Parameter addr1_1 bound to: 32 - type: integer 
	Parameter addr2_0 bound to: 0 - type: integer 
	Parameter addr2_1 bound to: 11 - type: integer 
	Parameter addr3_0 bound to: 12 - type: integer 
	Parameter addr3_1 bound to: 23 - type: integer 
WARNING: [Synth 8-3848] Net rddata_bo in module/entity BRAM_Interconnect does not have driver. [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v:40]
INFO: [Synth 8-256] done synthesizing module 'BRAM_Interconnect' (1#1) [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v:23]
INFO: [Synth 8-256] done synthesizing module 'uc_system_BRAM_Interconnect_0_0' (2#1) [d:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/synth/uc_system_BRAM_Interconnect_0_0.v:57]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[31]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[30]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[29]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[28]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[27]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[26]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[25]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[24]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[23]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[22]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[21]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[20]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[19]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[18]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[17]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[16]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[15]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[14]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[13]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[12]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[11]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[10]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[9]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[8]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[7]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[6]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[5]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[4]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[3]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[2]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[1]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rddata_bo[0]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port rst_i
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port we_bi[3]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port we_bi[2]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port we_bi[1]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port we_bi[0]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[31]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[30]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[29]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[28]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[27]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[26]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[25]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[24]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[23]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[22]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[21]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[20]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[19]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[18]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[17]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[16]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[15]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[14]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[13]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[12]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[11]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[10]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[9]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[8]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[7]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[6]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[5]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[4]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[3]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[2]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[1]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s1_rddata_bi[0]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s2_rddata_bi[31]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s2_rddata_bi[30]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s2_rddata_bi[29]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s2_rddata_bi[28]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s2_rddata_bi[27]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s2_rddata_bi[26]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s2_rddata_bi[25]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s2_rddata_bi[24]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s2_rddata_bi[23]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s2_rddata_bi[22]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s2_rddata_bi[21]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s2_rddata_bi[20]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s2_rddata_bi[19]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s2_rddata_bi[18]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s2_rddata_bi[17]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s2_rddata_bi[16]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s2_rddata_bi[15]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s2_rddata_bi[14]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s2_rddata_bi[13]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s2_rddata_bi[12]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s2_rddata_bi[11]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s2_rddata_bi[10]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s2_rddata_bi[9]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s2_rddata_bi[8]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s2_rddata_bi[7]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s2_rddata_bi[6]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s2_rddata_bi[5]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s2_rddata_bi[4]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s2_rddata_bi[3]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s2_rddata_bi[2]
WARNING: [Synth 8-3331] design BRAM_Interconnect has unconnected port s2_rddata_bi[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 369.801 ; gain = 134.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 369.801 ; gain = 134.957
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.371 . Memory (MB): peak = 687.859 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 687.859 ; gain = 453.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 687.859 ; gain = 453.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 687.859 ; gain = 453.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 687.859 ; gain = 453.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 3     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BRAM_Interconnect 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 3     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design uc_system_BRAM_Interconnect_0_0 has port s1_en_o driven by constant 1
INFO: [Synth 8-3917] design uc_system_BRAM_Interconnect_0_0 has port s2_en_o driven by constant 1
INFO: [Synth 8-3917] design uc_system_BRAM_Interconnect_0_0 has port s3_en_o driven by constant 1
INFO: [Synth 8-3886] merging instance 'inst/s3_we_bo_reg[1]' (FDRE) to 'inst/s2_we_bo_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/s3_we_bo_reg[2]' (FDRE) to 'inst/s2_we_bo_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/s3_we_bo_reg[3]' (FDRE) to 'inst/s2_we_bo_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/s2_we_bo_reg[1]' (FDRE) to 'inst/s2_we_bo_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s2_we_bo_reg[2]' (FDRE) to 'inst/s2_we_bo_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/s2_we_bo_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/s1_we_bo_reg[1]' (FDRE) to 'inst/s1_we_bo_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/s1_we_bo_reg[2]' (FDRE) to 'inst/s1_we_bo_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/s1_we_bo_reg[3] )
INFO: [Synth 8-3332] Sequential element (inst/s1_we_bo_reg[3]) is unused and will be removed from module uc_system_BRAM_Interconnect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/s2_we_bo_reg[3]) is unused and will be removed from module uc_system_BRAM_Interconnect_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 687.859 ; gain = 453.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 687.859 ; gain = 453.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 687.859 ; gain = 453.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 705.805 ; gain = 470.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 705.805 ; gain = 470.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 705.805 ; gain = 470.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 705.805 ; gain = 470.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 705.805 ; gain = 470.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 705.805 ; gain = 470.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 705.805 ; gain = 470.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     2|
|2     |LUT4 |     4|
|3     |LUT5 |     4|
|4     |LUT6 |     5|
|5     |FDRE |   138|
+------+-----+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |   153|
|2     |  inst   |BRAM_Interconnect |   153|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 705.805 ; gain = 470.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 133 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 705.805 ; gain = 152.902
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 705.805 ; gain = 470.961
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

27 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 706.738 ; gain = 474.000
INFO: [Common 17-1381] The checkpoint 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/uc_system_BRAM_Interconnect_0_0_synth_1/uc_system_BRAM_Interconnect_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/uc_system_BRAM_Interconnect_0_0_synth_1/uc_system_BRAM_Interconnect_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.219 . Memory (MB): peak = 706.738 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 12 21:18:46 2017...
