[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[INFO]: Running Synthesis (log: designs/ram_example/runs/openlane_test/logs/synthesis/1-synthesis.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/ram_example/runs/openlane_test/logs/synthesis/2-sta.log)...
[INFO]: Creating a netlist with power/ground pins.
[INFO]: Running Initial Floorplanning (log: designs/ram_example/runs/openlane_test/logs/floorplan/3-initial_fp.log)...
[INFO]: Extracting core dimensions...
[INFO]: Set CORE_WIDTH to 737.84, CORE_HEIGHT to 737.12.
[INFO]: Running IO Placement...
[INFO]: Performing Manual Macro Placement (log: designs/ram_example/runs/openlane_test/logs/placement/5-macro_placement.log)...
[INFO]: Running Tap/Decap Insertion (log: designs/ram_example/runs/openlane_test/logs/floorplan/6-tap.log)...
[INFO]: Power planning with power {vccd1} and ground {vssd1}...
[INFO]: Generating PDN (log: designs/ram_example/runs/openlane_test/logs/floorplan/7-pdn.log)...
[INFO]: Running Global Placement (log: designs/ram_example/runs/openlane_test/logs/placement/8-global.log)...
[INFO]: Running Placement Resizer Design Optimizations (log: designs/ram_example/runs/openlane_test/logs/placement/9-resizer.log)...
[INFO]: Writing Verilog...
[INFO]: Removing Buffers from Ports (If Applicable) (log: designs/ram_example/runs/openlane_test/logs/placement/11-remove_buffers.log)...
[INFO]: Running Detailed Placement (log: designs/ram_example/runs/openlane_test/logs/placement/12-detailed.log)...
[INFO]: Running Placement Resizer Timing Optimizations (log: designs/ram_example/runs/openlane_test/logs/cts/13-resizer.log)...
[INFO]: Writing Verilog...
[INFO]: Removing Buffers from Ports (If Applicable) (log: designs/ram_example/runs/openlane_test/logs/placement/15-remove_buffers.log)...
[INFO]: Routing...
[INFO]: Skipping Global Routing Resizer Timing Optimizations.
[INFO]: Removing Buffers from Ports (If Applicable) (log: designs/ram_example/runs/openlane_test/logs/placement/16-remove_buffers.log)...
[INFO]: Running Detailed Placement (log: designs/ram_example/runs/openlane_test/logs/routing/17-diode_legalization.log)...
[INFO]: Running Fill Insertion (log: designs/ram_example/runs/openlane_test/logs/routing/18-fill.log)...
[INFO]: Running Global Routing...
[INFO]: Writing Verilog...
[INFO]: Running Detailed Routing (log: designs/ram_example/runs/openlane_test/logs/routing/21-detailed.log)...
[INFO]: No DRC violations after detailed routing.
[INFO]: Writing Verilog...
[INFO]: Running parasitics-based static timing analysis...
[INFO]: Running SPEF Extraction at the min process corner (log: designs/ram_example/runs/openlane_test/logs/signoff/23-parasitics_extraction.min.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the min process corner (log: designs/ram_example/runs/openlane_test/logs/signoff/24-parasitics_multi_corner_sta.min.log)...
[INFO]: Running SPEF Extraction at the max process corner (log: designs/ram_example/runs/openlane_test/logs/signoff/25-parasitics_extraction.max.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the max process corner (log: designs/ram_example/runs/openlane_test/logs/signoff/26-parasitics_multi_corner_sta.max.log)...
[INFO]: Running SPEF Extraction at the nom process corner (log: designs/ram_example/runs/openlane_test/logs/signoff/27-parasitics_extraction.nom.log)...
[INFO]: Running Single-Corner Static Timing Analysis at the nom process corner (log: designs/ram_example/runs/openlane_test/logs/signoff/28-parasitics_sta.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the nom process corner (log: designs/ram_example/runs/openlane_test/logs/signoff/29-parasitics_multi_corner_sta.log)...
[INFO]: Creating IR Drop Report (log: designs/ram_example/runs/openlane_test/logs/signoff/30-irdrop.log)...
[INFO]: Running Magic to generate various views...
[INFO]: Streaming out GDSII with Magic (log: designs/ram_example/runs/openlane_test/logs/signoff/31-gdsii.log)...
[INFO]: Generating MAGLEF views...
[INFO]: Streaming out GDSII with KLayout (log: designs/ram_example/runs/openlane_test/logs/signoff/32-gdsii-klayout.log)...
[INFO]: Running XOR on the layouts using KLayout (log: designs/ram_example/runs/openlane_test/logs/signoff/33-xor.log)...
[INFO]: Running Magic Spice Export from LEF (log: designs/ram_example/runs/openlane_test/logs/signoff/34-spice.log)...
[INFO]: Writing Powered Verilog (log: ../dev/null)...
[INFO]: Writing Verilog...
[INFO]: Running LEF LVS...
[ERROR]: There are LVS errors in the design: See 'designs/ram_example/runs/openlane_test/logs/signoff/37-ram_example.lvs.lef.log' for details.
[INFO]: Saving current set of views in 'designs/ram_example/runs/openlane_test/results/final'...
[INFO]: Generating final set of reports...
[INFO]: Created manufacturability report at 'designs/ram_example/runs/openlane_test/reports/manufacturability.rpt'.
[INFO]: Created metrics report at 'designs/ram_example/runs/openlane_test/reports/metrics.csv'.
[INFO]: Saving runtime environment...
[ERROR]: Flow failed.
