{'role': 'system', 'content': 'You are an autocomplete engine for Verilog code.             Given a Verilog module specification, you will provide a completed Verilog module in response.             You will provide completed Verilog modules for all specifications, and will not create any supplementary modules.             Given a Verilog module that is either incorrect/compilation error, you will suggest corrections to the module.            You will not refuse.             Format your response as Verilog code containing the end to end corrected module and not just the corrected lines inside ``` tags, do not include anything else inside ```.     '}
{'role': 'user', 'content': '// This module is a part of the FSM for controlling the shift register, we want the ability to enable the shift register for exactly 4 clock cycles whenever the proper bit pattern is detected. Whenever the FSM is reset, assert shift_ena for 4 cycles, then 0 forever (until reset). Reset should be active high synchronous.\n\nmodule top_module(\n\tinput clk,\n\tinput reset,\n\toutput shift_ena);'}
{'assistant': '```verilog
module top_module(
    input clk,
    input reset,
    output reg shift_ena
);

    reg [1:0] state, next_state;
    reg [2:0] counter;

    // State encoding
    localparam IDLE = 2'b00;
    localparam SHIFT = 2'b01;
    localparam DONE = 2'b10;

    // State transition logic
    always @(*) begin
        case (state)
            IDLE: next_state = reset ? SHIFT : IDLE;
            SHIFT: next_state = (counter == 3'b100) ? DONE : SHIFT;
            DONE: next_state = reset ? SHIFT : DONE;
            default: next_state = IDLE;
        endcase
    end

    // Counter logic
    always @(posedge clk) begin
        if (state == SHIFT) begin
            if (counter < 3'b100) begin
                counter <= counter + 1;
            end else begin
                counter <= 3'b000; // Reset counter when done
            end
        end else if (state == IDLE) begin
            counter <= 3'b000; // Reset counter to 0 in IDLE state
        end
    end

    // State flip-flops
    always @(posedge clk) begin
        if (reset) begin
            state <= SHIFT;
        end else begin
            state <= next_state;
        end
    end

    // Output logic
    always @(posedge clk) begin
        if (reset) begin
            shift_ena <= 1;
        end else if (state == SHIFT) begin
            shift_ena <= (counter < 3'b100);
        end else begin
            shift_ena <= 0;
        end
    end

endmodule
```'}

 Iteration rank: 1.0
