

================================================================
== Vivado HLS Report for 'ImgProcess_Top'
================================================================
* Date:           Tue Jul 28 10:09:21 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        skin_detect
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    11.000|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+---------+-----+---------+---------+
        |                         |                      |    Latency    |    Interval   | Pipeline|
        |         Instance        |        Module        | min |   max   | min |   max   |   Type  |
        +-------------------------+----------------------+-----+---------+-----+---------+---------+
        |hls_skin_dection_U0      |hls_skin_dection      |    ?|        ?|    ?|        ?|   none  |
        |AXIvideo2Mat_U0          |AXIvideo2Mat          |    3|  2080083|    3|  2080083|   none  |
        |Mat2AXIvideo_U0          |Mat2AXIvideo          |    1|  2076841|    1|  2076841|   none  |
        |Block_Mat_exit45_pro_U0  |Block_Mat_exit45_pro  |    0|        0|    0|        0|   none  |
        +-------------------------+----------------------+-----+---------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|   116|
|FIFO             |        0|      -|     90|   636|
|Instance         |        -|      6|   1023|  1638|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|    54|
|Register         |        -|      -|      8|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      6|   1121|  2444|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|     15|      7|    30|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |AXIvideo2Mat_U0          |AXIvideo2Mat          |        0|      0|  302|  531|
    |Block_Mat_exit45_pro_U0  |Block_Mat_exit45_pro  |        0|      0|   67|  134|
    |Mat2AXIvideo_U0          |Mat2AXIvideo          |        0|      0|  203|  400|
    |hls_skin_dection_U0      |hls_skin_dection      |        0|      6|  451|  573|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      6| 1023| 1638|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+---+----+------+-----+---------+
    |          Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------------+---------+---+----+------+-----+---------+
    |cb_lower_c_U            |        0|  5|  43|     3|   32|       96|
    |cb_upper_c_U            |        0|  5|  43|     3|   32|       96|
    |cols_c_U                |        0|  5|  43|     3|   32|       96|
    |cr_lower_c_U            |        0|  5|  43|     3|   32|       96|
    |cr_upper_c_U            |        0|  5|  43|     3|   32|       96|
    |img_0_cols_V_channel_U  |        0|  5|  43|     2|   32|       64|
    |img_0_data_stream_0_U   |        0|  5|  20|     2|    8|       16|
    |img_0_data_stream_1_U   |        0|  5|  20|     2|    8|       16|
    |img_0_data_stream_2_U   |        0|  5|  20|     2|    8|       16|
    |img_0_rows_V_channel_U  |        0|  5|  43|     2|   32|       64|
    |img_1_cols_V_c_U        |        0|  5|  43|     4|   32|      128|
    |img_1_data_stream_0_U   |        0|  5|  20|     2|    8|       16|
    |img_1_data_stream_1_U   |        0|  5|  20|     2|    8|       16|
    |img_1_data_stream_2_U   |        0|  5|  20|     2|    8|       16|
    |img_1_rows_V_c_U        |        0|  5|  43|     4|   32|      128|
    |rows_c_U                |        0|  5|  43|     3|   32|       96|
    |y_lower_c_U             |        0|  5|  43|     3|   32|       96|
    |y_upper_c_U             |        0|  5|  43|     3|   32|       96|
    +------------------------+---------+---+----+------+-----+---------+
    |Total                   |        0| 90| 636|    48|  432|     1248|
    +------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |AXIvideo2Mat_U0_ap_ready_count              |     +    |      0|  0|  10|           2|           1|
    |Block_Mat_exit45_pro_U0_ap_ready_count      |     +    |      0|  0|  10|           2|           1|
    |AXIvideo2Mat_U0_ap_start                    |    and   |      0|  0|   8|           1|           1|
    |Block_Mat_exit45_pro_U0_ap_continue         |    and   |      0|  0|   8|           1|           1|
    |Block_Mat_exit45_pro_U0_ap_start            |    and   |      0|  0|   8|           1|           1|
    |Block_Mat_exit45_pro_U0_start_full_n        |    and   |      0|  0|   8|           1|           1|
    |ap_channel_done_img_0_cols_V_channel        |    and   |      0|  0|   8|           1|           1|
    |ap_channel_done_img_0_rows_V_channel        |    and   |      0|  0|   8|           1|           1|
    |ap_idle                                     |    and   |      0|  0|   8|           1|           1|
    |ap_sync_ready                               |    and   |      0|  0|   8|           1|           1|
    |ap_sync_AXIvideo2Mat_U0_ap_ready            |    or    |      0|  0|   8|           1|           1|
    |ap_sync_Block_Mat_exit45_pro_U0_ap_ready    |    or    |      0|  0|   8|           1|           1|
    |ap_sync_channel_write_img_0_cols_V_channel  |    or    |      0|  0|   8|           1|           1|
    |ap_sync_channel_write_img_0_rows_V_channel  |    or    |      0|  0|   8|           1|           1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                       |          |      0|  0| 116|          16|          14|
    +--------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |AXIvideo2Mat_U0_ap_ready_count                  |   9|          2|    2|          4|
    |Block_Mat_exit45_pro_U0_ap_ready_count          |   9|          2|    2|          4|
    |ap_sync_reg_AXIvideo2Mat_U0_ap_ready            |   9|          2|    1|          2|
    |ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_img_0_cols_V_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_img_0_rows_V_channel  |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           |  54|         12|    8|         16|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |AXIvideo2Mat_U0_ap_ready_count                  |  2|   0|    2|          0|
    |Block_Mat_exit45_pro_U0_ap_ready_count          |  2|   0|    2|          0|
    |ap_sync_reg_AXIvideo2Mat_U0_ap_ready            |  1|   0|    1|          0|
    |ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_img_0_cols_V_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_img_0_rows_V_channel  |  1|   0|    1|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           |  8|   0|    8|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|input_V_data_V_dout     |  in |   32|   ap_fifo  |  input_V_data_V |    pointer   |
|input_V_data_V_empty_n  |  in |    1|   ap_fifo  |  input_V_data_V |    pointer   |
|input_V_data_V_read     | out |    1|   ap_fifo  |  input_V_data_V |    pointer   |
|input_V_keep_V_dout     |  in |    4|   ap_fifo  |  input_V_keep_V |    pointer   |
|input_V_keep_V_empty_n  |  in |    1|   ap_fifo  |  input_V_keep_V |    pointer   |
|input_V_keep_V_read     | out |    1|   ap_fifo  |  input_V_keep_V |    pointer   |
|input_V_strb_V_dout     |  in |    4|   ap_fifo  |  input_V_strb_V |    pointer   |
|input_V_strb_V_empty_n  |  in |    1|   ap_fifo  |  input_V_strb_V |    pointer   |
|input_V_strb_V_read     | out |    1|   ap_fifo  |  input_V_strb_V |    pointer   |
|input_V_user_V_dout     |  in |    1|   ap_fifo  |  input_V_user_V |    pointer   |
|input_V_user_V_empty_n  |  in |    1|   ap_fifo  |  input_V_user_V |    pointer   |
|input_V_user_V_read     | out |    1|   ap_fifo  |  input_V_user_V |    pointer   |
|input_V_last_V_dout     |  in |    1|   ap_fifo  |  input_V_last_V |    pointer   |
|input_V_last_V_empty_n  |  in |    1|   ap_fifo  |  input_V_last_V |    pointer   |
|input_V_last_V_read     | out |    1|   ap_fifo  |  input_V_last_V |    pointer   |
|input_V_id_V_dout       |  in |    1|   ap_fifo  |   input_V_id_V  |    pointer   |
|input_V_id_V_empty_n    |  in |    1|   ap_fifo  |   input_V_id_V  |    pointer   |
|input_V_id_V_read       | out |    1|   ap_fifo  |   input_V_id_V  |    pointer   |
|input_V_dest_V_dout     |  in |    1|   ap_fifo  |  input_V_dest_V |    pointer   |
|input_V_dest_V_empty_n  |  in |    1|   ap_fifo  |  input_V_dest_V |    pointer   |
|input_V_dest_V_read     | out |    1|   ap_fifo  |  input_V_dest_V |    pointer   |
|output_V_data_V_din     | out |   32|   ap_fifo  | output_V_data_V |    pointer   |
|output_V_data_V_full_n  |  in |    1|   ap_fifo  | output_V_data_V |    pointer   |
|output_V_data_V_write   | out |    1|   ap_fifo  | output_V_data_V |    pointer   |
|output_V_keep_V_din     | out |    4|   ap_fifo  | output_V_keep_V |    pointer   |
|output_V_keep_V_full_n  |  in |    1|   ap_fifo  | output_V_keep_V |    pointer   |
|output_V_keep_V_write   | out |    1|   ap_fifo  | output_V_keep_V |    pointer   |
|output_V_strb_V_din     | out |    4|   ap_fifo  | output_V_strb_V |    pointer   |
|output_V_strb_V_full_n  |  in |    1|   ap_fifo  | output_V_strb_V |    pointer   |
|output_V_strb_V_write   | out |    1|   ap_fifo  | output_V_strb_V |    pointer   |
|output_V_user_V_din     | out |    1|   ap_fifo  | output_V_user_V |    pointer   |
|output_V_user_V_full_n  |  in |    1|   ap_fifo  | output_V_user_V |    pointer   |
|output_V_user_V_write   | out |    1|   ap_fifo  | output_V_user_V |    pointer   |
|output_V_last_V_din     | out |    1|   ap_fifo  | output_V_last_V |    pointer   |
|output_V_last_V_full_n  |  in |    1|   ap_fifo  | output_V_last_V |    pointer   |
|output_V_last_V_write   | out |    1|   ap_fifo  | output_V_last_V |    pointer   |
|output_V_id_V_din       | out |    1|   ap_fifo  |  output_V_id_V  |    pointer   |
|output_V_id_V_full_n    |  in |    1|   ap_fifo  |  output_V_id_V  |    pointer   |
|output_V_id_V_write     | out |    1|   ap_fifo  |  output_V_id_V  |    pointer   |
|output_V_dest_V_din     | out |    1|   ap_fifo  | output_V_dest_V |    pointer   |
|output_V_dest_V_full_n  |  in |    1|   ap_fifo  | output_V_dest_V |    pointer   |
|output_V_dest_V_write   | out |    1|   ap_fifo  | output_V_dest_V |    pointer   |
|rows                    |  in |   32|   ap_none  |       rows      |    scalar    |
|cols                    |  in |   32|   ap_none  |       cols      |    scalar    |
|y_lower                 |  in |   32|   ap_none  |     y_lower     |    scalar    |
|y_upper                 |  in |   32|   ap_none  |     y_upper     |    scalar    |
|cb_lower                |  in |   32|   ap_none  |     cb_lower    |    scalar    |
|cb_upper                |  in |   32|   ap_none  |     cb_upper    |    scalar    |
|cr_lower                |  in |   32|   ap_none  |     cr_lower    |    scalar    |
|cr_upper                |  in |   32|   ap_none  |     cr_upper    |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |  ImgProcess_Top | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |  ImgProcess_Top | return value |
|ap_start                |  in |    1| ap_ctrl_hs |  ImgProcess_Top | return value |
|ap_done                 | out |    1| ap_ctrl_hs |  ImgProcess_Top | return value |
|ap_ready                | out |    1| ap_ctrl_hs |  ImgProcess_Top | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |  ImgProcess_Top | return value |
+------------------------+-----+-----+------------+-----------------+--------------+

