// Seed: 3191772871
module module_0 #(
    parameter id_17 = 32'd19
);
  logic [7:0] id_1;
  assign id_1[-1] = id_1;
  logic id_2 = id_1;
  logic [7:0]["" : -1]
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      _id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32;
  assign id_4[-1'b0 :-1] = 1;
  assign id_19[id_17] = id_2;
endmodule
module module_1 #(
    parameter id_5 = 32'd46
) (
    input wire id_0,
    input tri0 id_1,
    input wire id_2,
    input wire id_3,
    input wire id_4,
    output tri0 _id_5,
    input wor id_6,
    input tri0 id_7,
    input supply0 id_8,
    input tri1 id_9
);
  logic [-1 : id_5] id_11, id_12;
  module_0 modCall_1 ();
endmodule
