// Seed: 3807246633
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output uwire id_6;
  output wire id_5;
  assign module_1.id_1 = 0;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd46
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  inout wire _id_3;
  output wire id_2;
  output tri0 id_1;
  assign id_1 = 1'd0;
  buf primCall (id_5, id_4);
  wire id_6;
  logic [7:0] id_7;
  ;
  assign id_7[id_3] = 1;
endmodule
