#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Nov 17 22:37:44 2024
# Process ID: 67812
# Current directory: C:/Xilinx/Vivado/EE415/projectTest23Combined
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33692 C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.xpr
# Log file: C:/Xilinx/Vivado/EE415/projectTest23Combined/vivado.log
# Journal file: C:/Xilinx/Vivado/EE415/projectTest23Combined\vivado.jou
# Running On        :Marlofst
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 9 5900HS with Radeon Graphics        
# CPU Frequency     :3294 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16542 MB
# Swap memory       :25769 MB
# Total Virtual     :42312 MB
# Available Virtual :9411 MB
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/NoahG/Downloads/ttte2/ttte/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1801.102 ; gain = 535.457
update_compile_order -fileset sources_1
open_bd_design {C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:microblaze_riscv:1.0 - microblaze_riscv_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_riscv_0_axi_intc
Adding component instance block -- xilinx.com:ip:mdm_riscv:1.0 - mdm_2
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_riscv_0_xlconcat
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_1
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- user.org:user:axi_vga:1.0 - axi_vga_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- realdigital.org:realdigital:hdmi_tx:1.0 - hdmi_tx_0
Adding component instance block -- xilinx.com:module_ref:VGA:1.0 - VGA_0
Adding component instance block -- xilinx.com:module_ref:combinedAudio:1.0 - combinedAudio_0
Successfully read diagram <design_1> from block design file <C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1880.500 ; gain = 28.562
report_ip_status -name ip_status 
update_module_reference [get_ips  {design_1_VGA_0_0 design_1_combinedAudio_0_0}]
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'MIC_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'MIC_CLK': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'MIC_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'MIC_CLK': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_VGA_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_combinedAudio_0_0 to use current project options
Wrote  : <C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
report_ip_status -name ip_status 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.runs/synth_1/design_1_wrapper.dcp
reset_run design_1_mig_7series_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects {}'
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 128M ]> from slave interface '/smartconnect_1/S00_AXI' to master interface '/smartconnect_1/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/smartconnect_1/S00_AXI' to master interface '/smartconnect_1/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4120_0000 [ 64K ]> from slave interface '/smartconnect_1/S00_AXI' to master interface '/smartconnect_1/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/smartconnect_1/S00_AXI' to master interface '/smartconnect_1/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4001_0000 [ 64K ]> from slave interface '/smartconnect_1/S00_AXI' to master interface '/smartconnect_1/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 4K ]> from slave interface '/smartconnect_1/S00_AXI' to master interface '/smartconnect_1/M05_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 128M ]> from slave interface '/smartconnect_1/S01_AXI' to master interface '/smartconnect_1/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/smartconnect_1/S01_AXI' to master interface '/smartconnect_1/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4120_0000 [ 64K ]> from slave interface '/smartconnect_1/S01_AXI' to master interface '/smartconnect_1/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/smartconnect_1/S01_AXI' to master interface '/smartconnect_1/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4001_0000 [ 64K ]> from slave interface '/smartconnect_1/S01_AXI' to master interface '/smartconnect_1/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 64K ]> from slave interface '/smartconnect_1/S01_AXI' to master interface '/smartconnect_1/M05_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 128M ]> from slave interface '/smartconnect_1/S02_AXI' to master interface '/smartconnect_1/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/smartconnect_1/S02_AXI' to master interface '/smartconnect_1/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4120_0000 [ 64K ]> from slave interface '/smartconnect_1/S02_AXI' to master interface '/smartconnect_1/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/smartconnect_1/S02_AXI' to master interface '/smartconnect_1/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4001_0000 [ 64K ]> from slave interface '/smartconnect_1/S02_AXI' to master interface '/smartconnect_1/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 4K ]> from slave interface '/smartconnect_1/S02_AXI' to master interface '/smartconnect_1/M05_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_1_0: SmartConnect design_1_smartconnect_1_0 is in High-performance Mode.
CRITICAL WARNING: [BD 41-1343] Reset pin /VGA_0/rst (associated clock /VGA_0/clk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_reset (synchronous to clock source /mig_7series_0/ui_clk).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk125MHz.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:microblaze_riscv:1.0-16] /microblaze_riscv_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x00000000 and high address C_DCACHE_HIGHADDR to 0x7FFFFFFF.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-16] /microblaze_riscv_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x00000000 and high address C_ICACHE_HIGHADDR to 0x7FFFFFFF.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-9] /microblaze_riscv_0: Setting C_BASE_VECTORS to 0x00000000.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-23] /microblaze_riscv_0: Setting C_PC_WIDTH to 27.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_riscv_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_riscv_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <C:\Xilinx\Vivado\EE415\projectTest23Combined\projectTest23Combined.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : c:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
Exporting to file c:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/hw_handoff/design_1_smartconnect_1_0.hwh
Generated Hardware Definition File c:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/design_1_smartconnect_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VGA_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block combinedAudio_0 .
Exporting to file c:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_smartconnect_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7863154fa79d97db to dir: c:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.cache/ip/2024.1/7/8/7863154fa79d97db/design_1_smartconnect_1_0.dcp to c:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/design_1_smartconnect_1_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/design_1_smartconnect_1_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.cache/ip/2024.1/7/8/7863154fa79d97db/design_1_smartconnect_1_0_sim_netlist.v to c:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/design_1_smartconnect_1_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/design_1_smartconnect_1_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.cache/ip/2024.1/7/8/7863154fa79d97db/design_1_smartconnect_1_0_sim_netlist.vhdl to c:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/design_1_smartconnect_1_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/design_1_smartconnect_1_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.cache/ip/2024.1/7/8/7863154fa79d97db/design_1_smartconnect_1_0_stub.v to c:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/design_1_smartconnect_1_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/design_1_smartconnect_1_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.cache/ip/2024.1/7/8/7863154fa79d97db/design_1_smartconnect_1_0_stub.vhdl to c:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/design_1_smartconnect_1_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/design_1_smartconnect_1_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_smartconnect_1_0, cache-ID = 7863154fa79d97db; cache size = 45.488 MB.
config_ip_cache: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2806.566 ; gain = 54.965
[Sun Nov 17 22:42:15 2024] Launched design_1_mig_7series_0_0_synth_1, design_1_VGA_0_0_synth_1, design_1_combinedAudio_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_mig_7series_0_0_synth_1: C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.runs/design_1_mig_7series_0_0_synth_1/runme.log
design_1_VGA_0_0_synth_1: C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.runs/design_1_VGA_0_0_synth_1/runme.log
design_1_combinedAudio_0_0_synth_1: C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.runs/design_1_combinedAudio_0_0_synth_1/runme.log
synth_1: C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.runs/synth_1/runme.log
[Sun Nov 17 22:42:16 2024] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/EE415/projectTest23Combined/projectTest23Combined.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:10 ; elapsed = 00:01:54 . Memory (MB): peak = 2806.566 ; gain = 867.305
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 17 22:51:28 2024...
