INFO: [VRFC 10-2263] Analyzing Verilog file "/home/psh/work/project_9/project_9.srcs/sources_1/new/clock_library.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div_100
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/psh/work/project_9/project_9.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnd_cntr
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module btn_cntr
INFO: [VRFC 10-311] analyzing module dht11_cntr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/psh/work/project_9/project_9.srcs/sources_1/new/exam02_sequential_logic2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_flip_flop_n
INFO: [VRFC 10-311] analyzing module D_flip_flop_p
INFO: [VRFC 10-311] analyzing module T_flip_flop_n
INFO: [VRFC 10-311] analyzing module T_flip_flop_p
INFO: [VRFC 10-311] analyzing module up_counter_asyc
INFO: [VRFC 10-311] analyzing module down_counter_asyc
INFO: [VRFC 10-311] analyzing module up_counter_p
INFO: [VRFC 10-311] analyzing module up_counter_n
INFO: [VRFC 10-311] analyzing module down_counter_p
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-311] analyzing module ring_counter_shift
INFO: [VRFC 10-311] analyzing module ring_counter_p
INFO: [VRFC 10-311] analyzing module ring_counter_led
INFO: [VRFC 10-311] analyzing module edge_detector_n
INFO: [VRFC 10-311] analyzing module edge_detector_p
INFO: [VRFC 10-311] analyzing module edge_detector_pos
INFO: [VRFC 10-311] analyzing module bin_to_dec
INFO: [VRFC 10-311] analyzing module anode_selector
INFO: [VRFC 10-311] analyzing module seg_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/psh/work/project_9/project_9.srcs/sim_1/new/tb_dht11_cntr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dht11_cntr
