
CONTROL_MCU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000026c8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000020  00800060  000026c8  0000275c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000019  00800080  00800080  0000277c  2**0
                  ALLOC
  3 .stab         000027cc  00000000  00000000  0000277c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001619  00000000  00000000  00004f48  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00006561  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  000066a1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00006811  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  0000845a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00009345  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000a0f4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000a254  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000a4e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000acaf  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 ca 0e 	jmp	0x1d94	; 0x1d94 <__vector_3>
      10:	0c 94 97 0e 	jmp	0x1d2e	; 0x1d2e <__vector_4>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 64 0e 	jmp	0x1cc8	; 0x1cc8 <__vector_6>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 31 0e 	jmp	0x1c62	; 0x1c62 <__vector_8>
      24:	0c 94 cb 0d 	jmp	0x1b96	; 0x1b96 <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 fe 0d 	jmp	0x1bfc	; 0x1bfc <__vector_19>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e8 ec       	ldi	r30, 0xC8	; 200
      68:	f6 e2       	ldi	r31, 0x26	; 38
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a0 38       	cpi	r26, 0x80	; 128
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a0 e8       	ldi	r26, 0x80	; 128
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a9 39       	cpi	r26, 0x99	; 153
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 a3 05 	call	0xb46	; 0xb46 <main>
      8a:	0c 94 62 13 	jmp	0x26c4	; 0x26c4 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 2b 13 	jmp	0x2656	; 0x2656 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 47 13 	jmp	0x268e	; 0x268e <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 37 13 	jmp	0x266e	; 0x266e <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 53 13 	jmp	0x26a6	; 0x26a6 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 37 13 	jmp	0x266e	; 0x266e <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 53 13 	jmp	0x26a6	; 0x26a6 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 2b 13 	jmp	0x2656	; 0x2656 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 47 13 	jmp	0x268e	; 0x268e <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 37 13 	jmp	0x266e	; 0x266e <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 53 13 	jmp	0x26a6	; 0x26a6 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 37 13 	jmp	0x266e	; 0x266e <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 53 13 	jmp	0x26a6	; 0x26a6 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 37 13 	jmp	0x266e	; 0x266e <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 53 13 	jmp	0x26a6	; 0x26a6 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 3b 13 	jmp	0x2676	; 0x2676 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 57 13 	jmp	0x26ae	; 0x26ae <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__pack_f+0x178>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__pack_f+0x172>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__pack_f+0x17c>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__pack_f+0x114>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__pack_f+0x76>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__pack_f+0xca>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__pack_f+0x86>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__pack_f+0x7e>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__pack_f+0x9c>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__pack_f+0x94>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__pack_f+0xbe>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__pack_f+0xee>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__pack_f+0xf6>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__pack_f+0xf6>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__pack_f+0x10e>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__pack_f+0x162>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__pack_f+0x172>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__pack_f+0x144>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__pack_f+0x154>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__pack_f+0x14c>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__pack_f+0x162>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__pack_f+0x164>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__pack_f+0x17c>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <main>:
 *                      Functions Definitions                                  *
 *******************************************************************************/

/* Function main begins program execution */
int main(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
     b4e:	6a 97       	sbiw	r28, 0x1a	; 26
     b50:	0f b6       	in	r0, 0x3f	; 63
     b52:	f8 94       	cli
     b54:	de bf       	out	0x3e, r29	; 62
     b56:	0f be       	out	0x3f, r0	; 63
     b58:	cd bf       	out	0x3d, r28	; 61
	/**************************** Initialization Code ****************************/

	/* Variable to store the pressed key */
	uint8 key_option;

	SREG  |= ( 1 << 7 ); /* Enable Global Interrupts */
     b5a:	af e5       	ldi	r26, 0x5F	; 95
     b5c:	b0 e0       	ldi	r27, 0x00	; 0
     b5e:	ef e5       	ldi	r30, 0x5F	; 95
     b60:	f0 e0       	ldi	r31, 0x00	; 0
     b62:	80 81       	ld	r24, Z
     b64:	80 68       	ori	r24, 0x80	; 128
     b66:	8c 93       	st	X, r24

	/* Initialize the UART with Configuration */
	UART_ConfigType UART_Config = {9600, EIGHT_BITS, ONE_STOP_BIT, DISABLED};
     b68:	9e 01       	movw	r18, r28
     b6a:	2e 5f       	subi	r18, 0xFE	; 254
     b6c:	3f 4f       	sbci	r19, 0xFF	; 255
     b6e:	3a 8b       	std	Y+18, r19	; 0x12
     b70:	29 8b       	std	Y+17, r18	; 0x11
     b72:	8e e6       	ldi	r24, 0x6E	; 110
     b74:	90 e0       	ldi	r25, 0x00	; 0
     b76:	9c 8b       	std	Y+20, r25	; 0x14
     b78:	8b 8b       	std	Y+19, r24	; 0x13
     b7a:	97 e0       	ldi	r25, 0x07	; 7
     b7c:	9d 8b       	std	Y+21, r25	; 0x15
     b7e:	eb 89       	ldd	r30, Y+19	; 0x13
     b80:	fc 89       	ldd	r31, Y+20	; 0x14
     b82:	00 80       	ld	r0, Z
     b84:	2b 89       	ldd	r18, Y+19	; 0x13
     b86:	3c 89       	ldd	r19, Y+20	; 0x14
     b88:	2f 5f       	subi	r18, 0xFF	; 255
     b8a:	3f 4f       	sbci	r19, 0xFF	; 255
     b8c:	3c 8b       	std	Y+20, r19	; 0x14
     b8e:	2b 8b       	std	Y+19, r18	; 0x13
     b90:	e9 89       	ldd	r30, Y+17	; 0x11
     b92:	fa 89       	ldd	r31, Y+18	; 0x12
     b94:	00 82       	st	Z, r0
     b96:	29 89       	ldd	r18, Y+17	; 0x11
     b98:	3a 89       	ldd	r19, Y+18	; 0x12
     b9a:	2f 5f       	subi	r18, 0xFF	; 255
     b9c:	3f 4f       	sbci	r19, 0xFF	; 255
     b9e:	3a 8b       	std	Y+18, r19	; 0x12
     ba0:	29 8b       	std	Y+17, r18	; 0x11
     ba2:	3d 89       	ldd	r19, Y+21	; 0x15
     ba4:	31 50       	subi	r19, 0x01	; 1
     ba6:	3d 8b       	std	Y+21, r19	; 0x15
     ba8:	8d 89       	ldd	r24, Y+21	; 0x15
     baa:	88 23       	and	r24, r24
     bac:	41 f7       	brne	.-48     	; 0xb7e <main+0x38>
	UART_init(&UART_Config);
     bae:	ce 01       	movw	r24, r28
     bb0:	02 96       	adiw	r24, 0x02	; 2
     bb2:	0e 94 e3 11 	call	0x23c6	; 0x23c6 <UART_init>

	/* Initialize TWI with Configuration */
	TWI_ConfigType TWI_Config = {FastMode_400Kb, Prescaler_1, TWI_ADDRESS};
     bb6:	fe 01       	movw	r30, r28
     bb8:	39 96       	adiw	r30, 0x09	; 9
     bba:	ff 8b       	std	Y+23, r31	; 0x17
     bbc:	ee 8b       	std	Y+22, r30	; 0x16
     bbe:	28 e6       	ldi	r18, 0x68	; 104
     bc0:	30 e0       	ldi	r19, 0x00	; 0
     bc2:	39 8f       	std	Y+25, r19	; 0x19
     bc4:	28 8f       	std	Y+24, r18	; 0x18
     bc6:	36 e0       	ldi	r19, 0x06	; 6
     bc8:	3a 8f       	std	Y+26, r19	; 0x1a
     bca:	e8 8d       	ldd	r30, Y+24	; 0x18
     bcc:	f9 8d       	ldd	r31, Y+25	; 0x19
     bce:	00 80       	ld	r0, Z
     bd0:	28 8d       	ldd	r18, Y+24	; 0x18
     bd2:	39 8d       	ldd	r19, Y+25	; 0x19
     bd4:	2f 5f       	subi	r18, 0xFF	; 255
     bd6:	3f 4f       	sbci	r19, 0xFF	; 255
     bd8:	39 8f       	std	Y+25, r19	; 0x19
     bda:	28 8f       	std	Y+24, r18	; 0x18
     bdc:	ee 89       	ldd	r30, Y+22	; 0x16
     bde:	ff 89       	ldd	r31, Y+23	; 0x17
     be0:	00 82       	st	Z, r0
     be2:	2e 89       	ldd	r18, Y+22	; 0x16
     be4:	3f 89       	ldd	r19, Y+23	; 0x17
     be6:	2f 5f       	subi	r18, 0xFF	; 255
     be8:	3f 4f       	sbci	r19, 0xFF	; 255
     bea:	3f 8b       	std	Y+23, r19	; 0x17
     bec:	2e 8b       	std	Y+22, r18	; 0x16
     bee:	3a 8d       	ldd	r19, Y+26	; 0x1a
     bf0:	31 50       	subi	r19, 0x01	; 1
     bf2:	3a 8f       	std	Y+26, r19	; 0x1a
     bf4:	8a 8d       	ldd	r24, Y+26	; 0x1a
     bf6:	88 23       	and	r24, r24
     bf8:	41 f7       	brne	.-48     	; 0xbca <main+0x84>
	TWI_init(&TWI_Config);
     bfa:	ce 01       	movw	r24, r28
     bfc:	09 96       	adiw	r24, 0x09	; 9
     bfe:	0e 94 1b 11 	call	0x2236	; 0x2236 <TWI_init>

	/* Initialize DC Motor */
	DcMotor_Init();
     c02:	0e 94 9e 09 	call	0x133c	; 0x133c <DcMotor_Init>

	/* Initialize Buzzer */
	Buzzer_Init();
     c06:	0e 94 7a 09 	call	0x12f4	; 0x12f4 <Buzzer_Init>

	/* Save the Password for the first time */
	CONTROL_newPassword();
     c0a:	0e 94 ad 06 	call	0xd5a	; 0xd5a <CONTROL_newPassword>
	for(;;)
	{
		/**************************** Application Code ****************************/

		/* Wait until the HMI MCU send the inputed password */
		while(CONTROL_receiveCommand() != SEND_CHECK_PASSWORD);
     c0e:	0e 94 63 09 	call	0x12c6	; 0x12c6 <CONTROL_receiveCommand>
     c12:	88 3f       	cpi	r24, 0xF8	; 248
     c14:	e1 f7       	brne	.-8      	; 0xc0e <main+0xc8>
		/* Receive the inputed password and store it */
		CONTROL_receivePassword(g_receivedPassword);
     c16:	8e e8       	ldi	r24, 0x8E	; 142
     c18:	90 e0       	ldi	r25, 0x00	; 0
     c1a:	0e 94 e7 06 	call	0xdce	; 0xdce <CONTROL_receivePassword>
		/* Receive the command from the HMI MCU */
		key_option = CONTROL_receiveCommand();
     c1e:	0e 94 63 09 	call	0x12c6	; 0x12c6 <CONTROL_receiveCommand>
     c22:	89 83       	std	Y+1, r24	; 0x01

		/* Depending on the pressed key, Perform some operation */
		switch (key_option)
     c24:	89 81       	ldd	r24, Y+1	; 0x01
     c26:	e8 2f       	mov	r30, r24
     c28:	f0 e0       	ldi	r31, 0x00	; 0
     c2a:	f8 8b       	std	Y+16, r31	; 0x10
     c2c:	ef 87       	std	Y+15, r30	; 0x0f
     c2e:	2f 85       	ldd	r18, Y+15	; 0x0f
     c30:	38 89       	ldd	r19, Y+16	; 0x10
     c32:	2b 32       	cpi	r18, 0x2B	; 43
     c34:	31 05       	cpc	r19, r1
     c36:	31 f0       	breq	.+12     	; 0xc44 <main+0xfe>
     c38:	8f 85       	ldd	r24, Y+15	; 0x0f
     c3a:	98 89       	ldd	r25, Y+16	; 0x10
     c3c:	8d 32       	cpi	r24, 0x2D	; 45
     c3e:	91 05       	cpc	r25, r1
     c40:	11 f1       	breq	.+68     	; 0xc86 <main+0x140>
     c42:	e5 cf       	rjmp	.-54     	; 0xc0e <main+0xc8>

		/************** OPEN DOOR CASE *************/
		case OPEN_DOOR:

			/* Read Password from the EEPROM */
			CONTROL_readPassword(g_storedPassword);
     c44:	83 e9       	ldi	r24, 0x93	; 147
     c46:	90 e0       	ldi	r25, 0x00	; 0
     c48:	0e 94 5f 08 	call	0x10be	; 0x10be <CONTROL_readPassword>
			/* Compare it with the inputed user */
			g_matchStatus = CONTROL_comparePasswords(g_receivedPassword, g_storedPassword);
     c4c:	8e e8       	ldi	r24, 0x8E	; 142
     c4e:	90 e0       	ldi	r25, 0x00	; 0
     c50:	23 e9       	ldi	r18, 0x93	; 147
     c52:	30 e0       	ldi	r19, 0x00	; 0
     c54:	b9 01       	movw	r22, r18
     c56:	0e 94 87 07 	call	0xf0e	; 0xf0e <CONTROL_comparePasswords>
     c5a:	80 93 80 00 	sts	0x0080, r24

			/* In case the two passwords matches */
			if(g_matchStatus == PASS_MATCHED)
     c5e:	80 91 80 00 	lds	r24, 0x0080
     c62:	81 30       	cpi	r24, 0x01	; 1
     c64:	31 f4       	brne	.+12     	; 0xc72 <main+0x12c>
			{
				/* Send Opening Door command to HMI MCU */
				CONTROL_sendCommand(OPENING_DOOR);
     c66:	80 ef       	ldi	r24, 0xF0	; 240
     c68:	0e 94 4b 09 	call	0x1296	; 0x1296 <CONTROL_sendCommand>
				/* Start Opening Door sequence */
				CONTROL_openingDoor();
     c6c:	0e 94 00 09 	call	0x1200	; 0x1200 <CONTROL_openingDoor>
     c70:	ce cf       	rjmp	.-100    	; 0xc0e <main+0xc8>
			}
			/* In case the two passwords did not match */
			else if(g_matchStatus == PASS_MIS_MATCHED)
     c72:	80 91 80 00 	lds	r24, 0x0080
     c76:	88 23       	and	r24, r24
     c78:	51 f6       	brne	.-108    	; 0xc0e <main+0xc8>
			{
				/* Send Wrong Password command to HMI MCU */
				CONTROL_sendCommand(WRONG_PASSWORD);
     c7a:	81 ef       	ldi	r24, 0xF1	; 241
     c7c:	0e 94 4b 09 	call	0x1296	; 0x1296 <CONTROL_sendCommand>
				/* Start Wrong Password sequence */
				CONTROL_wrongPassword();
     c80:	0e 94 2a 09 	call	0x1254	; 0x1254 <CONTROL_wrongPassword>
     c84:	c4 cf       	rjmp	.-120    	; 0xc0e <main+0xc8>

			/************* CHANGE PASSWORD CASE *************/
			case CHANGE_PASSWORD:

				/* Read Password from the EEPROM */
				CONTROL_readPassword(g_storedPassword);
     c86:	83 e9       	ldi	r24, 0x93	; 147
     c88:	90 e0       	ldi	r25, 0x00	; 0
     c8a:	0e 94 5f 08 	call	0x10be	; 0x10be <CONTROL_readPassword>
				/* Compare it with the inputed user */
				g_matchStatus = CONTROL_comparePasswords(g_receivedPassword, g_storedPassword);
     c8e:	8e e8       	ldi	r24, 0x8E	; 142
     c90:	90 e0       	ldi	r25, 0x00	; 0
     c92:	23 e9       	ldi	r18, 0x93	; 147
     c94:	30 e0       	ldi	r19, 0x00	; 0
     c96:	b9 01       	movw	r22, r18
     c98:	0e 94 87 07 	call	0xf0e	; 0xf0e <CONTROL_comparePasswords>
     c9c:	80 93 80 00 	sts	0x0080, r24

				/* In case the two passwords matches */
				if(g_matchStatus == PASS_MATCHED)
     ca0:	80 91 80 00 	lds	r24, 0x0080
     ca4:	81 30       	cpi	r24, 0x01	; 1
     ca6:	31 f4       	brne	.+12     	; 0xcb4 <main+0x16e>
				{
					/* Send Changing Password command to HMI MCU */
					CONTROL_sendCommand(CHANGING_PASSWORD);
     ca8:	82 ef       	ldi	r24, 0xF2	; 242
     caa:	0e 94 4b 09 	call	0x1296	; 0x1296 <CONTROL_sendCommand>
					/* Start New Password sequence */
					CONTROL_newPassword();
     cae:	0e 94 ad 06 	call	0xd5a	; 0xd5a <CONTROL_newPassword>
     cb2:	ad cf       	rjmp	.-166    	; 0xc0e <main+0xc8>
				}
				/* In case the two passwords did not match */
				else if(g_matchStatus == PASS_MIS_MATCHED)
     cb4:	80 91 80 00 	lds	r24, 0x0080
     cb8:	88 23       	and	r24, r24
     cba:	09 f0       	breq	.+2      	; 0xcbe <main+0x178>
     cbc:	a8 cf       	rjmp	.-176    	; 0xc0e <main+0xc8>
				{
					/* Send Wrong Password command to HMI MCU */
					CONTROL_sendCommand(WRONG_PASSWORD);
     cbe:	81 ef       	ldi	r24, 0xF1	; 241
     cc0:	0e 94 4b 09 	call	0x1296	; 0x1296 <CONTROL_sendCommand>
					/* Start Wrong Password sequence */
					CONTROL_wrongPassword();
     cc4:	0e 94 2a 09 	call	0x1254	; 0x1254 <CONTROL_wrongPassword>
     cc8:	a2 cf       	rjmp	.-188    	; 0xc0e <main+0xc8>

00000cca <CONTROL_TimerCallBackProcessing>:
} /* End main Function */



void CONTROL_TimerCallBackProcessing(void)
{
     cca:	df 93       	push	r29
     ccc:	cf 93       	push	r28
     cce:	cd b7       	in	r28, 0x3d	; 61
     cd0:	de b7       	in	r29, 0x3e	; 62
	g_tick++; /* Increment the counter */
     cd2:	80 91 81 00 	lds	r24, 0x0081
     cd6:	8f 5f       	subi	r24, 0xFF	; 255
     cd8:	80 93 81 00 	sts	0x0081, r24
} /* End HMI_TimerCallBackProcessing Function */
     cdc:	cf 91       	pop	r28
     cde:	df 91       	pop	r29
     ce0:	08 95       	ret

00000ce2 <CONTROL_startTimer>:
 * Resolution = 1 / F)timer = 1 / 7812.5										----->	Resolution = 128 us
 * Maximum suitable number of counts per compare match = 7812.5 Counts			----->	T)ctc = 1000 us
 * Number of compare matches per One Second = 1 / T)ctc = 1 / ( 1000 us )		----->	Number of compare matches per One Second = 1
 */
void CONTROL_startTimer(void)
{
     ce2:	df 93       	push	r29
     ce4:	cf 93       	push	r28
     ce6:	cd b7       	in	r28, 0x3d	; 61
     ce8:	de b7       	in	r29, 0x3e	; 62
     cea:	60 97       	sbiw	r28, 0x10	; 16
     cec:	0f b6       	in	r0, 0x3f	; 63
     cee:	f8 94       	cli
     cf0:	de bf       	out	0x3e, r29	; 62
     cf2:	0f be       	out	0x3f, r0	; 63
     cf4:	cd bf       	out	0x3d, r28	; 61
	/* Setup Timer Configuration */
	TIMER_ConfigType TIMER_Config = { TIMER1_ID, TIMER_CTC_Mode, 0, F_CPU_1024, 7813 };
     cf6:	ce 01       	movw	r24, r28
     cf8:	01 96       	adiw	r24, 0x01	; 1
     cfa:	9d 87       	std	Y+13, r25	; 0x0d
     cfc:	8c 87       	std	Y+12, r24	; 0x0c
     cfe:	e5 e7       	ldi	r30, 0x75	; 117
     d00:	f0 e0       	ldi	r31, 0x00	; 0
     d02:	ff 87       	std	Y+15, r31	; 0x0f
     d04:	ee 87       	std	Y+14, r30	; 0x0e
     d06:	fb e0       	ldi	r31, 0x0B	; 11
     d08:	f8 8b       	std	Y+16, r31	; 0x10
     d0a:	ee 85       	ldd	r30, Y+14	; 0x0e
     d0c:	ff 85       	ldd	r31, Y+15	; 0x0f
     d0e:	00 80       	ld	r0, Z
     d10:	8e 85       	ldd	r24, Y+14	; 0x0e
     d12:	9f 85       	ldd	r25, Y+15	; 0x0f
     d14:	01 96       	adiw	r24, 0x01	; 1
     d16:	9f 87       	std	Y+15, r25	; 0x0f
     d18:	8e 87       	std	Y+14, r24	; 0x0e
     d1a:	ec 85       	ldd	r30, Y+12	; 0x0c
     d1c:	fd 85       	ldd	r31, Y+13	; 0x0d
     d1e:	00 82       	st	Z, r0
     d20:	8c 85       	ldd	r24, Y+12	; 0x0c
     d22:	9d 85       	ldd	r25, Y+13	; 0x0d
     d24:	01 96       	adiw	r24, 0x01	; 1
     d26:	9d 87       	std	Y+13, r25	; 0x0d
     d28:	8c 87       	std	Y+12, r24	; 0x0c
     d2a:	98 89       	ldd	r25, Y+16	; 0x10
     d2c:	91 50       	subi	r25, 0x01	; 1
     d2e:	98 8b       	std	Y+16, r25	; 0x10
     d30:	e8 89       	ldd	r30, Y+16	; 0x10
     d32:	ee 23       	and	r30, r30
     d34:	51 f7       	brne	.-44     	; 0xd0a <CONTROL_startTimer+0x28>

	/* Initialize the Timer */
	Timer_init(&TIMER_Config);
     d36:	ce 01       	movw	r24, r28
     d38:	01 96       	adiw	r24, 0x01	; 1
     d3a:	0e 94 fd 0e 	call	0x1dfa	; 0x1dfa <Timer_init>

	/* Set Call Back function for the timer */
	Timer_setCallBack(CONTROL_TimerCallBackProcessing, TIMER1_ID);
     d3e:	85 e6       	ldi	r24, 0x65	; 101
     d40:	96 e0       	ldi	r25, 0x06	; 6
     d42:	61 e0       	ldi	r22, 0x01	; 1
     d44:	0e 94 46 10 	call	0x208c	; 0x208c <Timer_setCallBack>
} /* End HMI_startTimer Function */
     d48:	60 96       	adiw	r28, 0x10	; 16
     d4a:	0f b6       	in	r0, 0x3f	; 63
     d4c:	f8 94       	cli
     d4e:	de bf       	out	0x3e, r29	; 62
     d50:	0f be       	out	0x3f, r0	; 63
     d52:	cd bf       	out	0x3d, r28	; 61
     d54:	cf 91       	pop	r28
     d56:	df 91       	pop	r29
     d58:	08 95       	ret

00000d5a <CONTROL_newPassword>:



void CONTROL_newPassword(void)
{
     d5a:	df 93       	push	r29
     d5c:	cf 93       	push	r28
     d5e:	cd b7       	in	r28, 0x3d	; 61
     d60:	de b7       	in	r29, 0x3e	; 62
	/* Set its status at first as mis-matched */
	g_matchStatus = PASS_MIS_MATCHED;
     d62:	10 92 80 00 	sts	0x0080, r1
     d66:	2c c0       	rjmp	.+88     	; 0xdc0 <CONTROL_newPassword+0x66>

	/* Loop until the HMI MCU get the same password */
	while(g_matchStatus == PASS_MIS_MATCHED)
	{
		/* Wait until the HMI MCU send command for first password */
		while (CONTROL_receiveCommand() != SEND_FIRST_PASSWORD );
     d68:	0e 94 63 09 	call	0x12c6	; 0x12c6 <CONTROL_receiveCommand>
     d6c:	86 3f       	cpi	r24, 0xF6	; 246
     d6e:	e1 f7       	brne	.-8      	; 0xd68 <CONTROL_newPassword+0xe>
		/* Receive the first password from HMI MCU */
		CONTROL_receivePassword(g_receivedPassword);
     d70:	8e e8       	ldi	r24, 0x8E	; 142
     d72:	90 e0       	ldi	r25, 0x00	; 0
     d74:	0e 94 e7 06 	call	0xdce	; 0xdce <CONTROL_receivePassword>

		/* Wait until the HMI MCU send command for second password */
		while (CONTROL_receiveCommand() != SEND_SECOND_PASSWORD );
     d78:	0e 94 63 09 	call	0x12c6	; 0x12c6 <CONTROL_receiveCommand>
     d7c:	87 3f       	cpi	r24, 0xF7	; 247
     d7e:	e1 f7       	brne	.-8      	; 0xd78 <CONTROL_newPassword+0x1e>
		/* Receive the first password from HMI MCU */
		CONTROL_receivePassword(g_confirmPassword);
     d80:	89 e8       	ldi	r24, 0x89	; 137
     d82:	90 e0       	ldi	r25, 0x00	; 0
     d84:	0e 94 e7 06 	call	0xdce	; 0xdce <CONTROL_receivePassword>

		/* Compare the Two received passwords */
		g_matchStatus = CONTROL_comparePasswords(g_receivedPassword, g_confirmPassword);
     d88:	8e e8       	ldi	r24, 0x8E	; 142
     d8a:	90 e0       	ldi	r25, 0x00	; 0
     d8c:	29 e8       	ldi	r18, 0x89	; 137
     d8e:	30 e0       	ldi	r19, 0x00	; 0
     d90:	b9 01       	movw	r22, r18
     d92:	0e 94 87 07 	call	0xf0e	; 0xf0e <CONTROL_comparePasswords>
     d96:	80 93 80 00 	sts	0x0080, r24

		/* In case the Two Passwords did not match */
		if( g_matchStatus == PASS_MIS_MATCHED )
     d9a:	80 91 80 00 	lds	r24, 0x0080
     d9e:	88 23       	and	r24, r24
     da0:	21 f4       	brne	.+8      	; 0xdaa <CONTROL_newPassword+0x50>
		{
			/* Send command informing that the passwords mis-matched */
			CONTROL_sendCommand(PASS_MIS_MATCHED);
     da2:	80 e0       	ldi	r24, 0x00	; 0
     da4:	0e 94 4b 09 	call	0x1296	; 0x1296 <CONTROL_sendCommand>
     da8:	0b c0       	rjmp	.+22     	; 0xdc0 <CONTROL_newPassword+0x66>
		}
		/* In case the Two Passwords matches */
		else if( g_matchStatus == PASS_MATCHED )
     daa:	80 91 80 00 	lds	r24, 0x0080
     dae:	81 30       	cpi	r24, 0x01	; 1
     db0:	39 f4       	brne	.+14     	; 0xdc0 <CONTROL_newPassword+0x66>
		{
			CONTROL_savePassword(g_receivedPassword);
     db2:	8e e8       	ldi	r24, 0x8E	; 142
     db4:	90 e0       	ldi	r25, 0x00	; 0
     db6:	0e 94 bc 07 	call	0xf78	; 0xf78 <CONTROL_savePassword>
			/* Send command informing that the passwords matched */
			CONTROL_sendCommand(PASS_MATCHED);
     dba:	81 e0       	ldi	r24, 0x01	; 1
     dbc:	0e 94 4b 09 	call	0x1296	; 0x1296 <CONTROL_sendCommand>
{
	/* Set its status at first as mis-matched */
	g_matchStatus = PASS_MIS_MATCHED;

	/* Loop until the HMI MCU get the same password */
	while(g_matchStatus == PASS_MIS_MATCHED)
     dc0:	80 91 80 00 	lds	r24, 0x0080
     dc4:	88 23       	and	r24, r24
     dc6:	81 f2       	breq	.-96     	; 0xd68 <CONTROL_newPassword+0xe>
			CONTROL_savePassword(g_receivedPassword);
			/* Send command informing that the passwords matched */
			CONTROL_sendCommand(PASS_MATCHED);
		}
	} /* End while loop */
} /* End CONTROL_newPassword Function */
     dc8:	cf 91       	pop	r28
     dca:	df 91       	pop	r29
     dcc:	08 95       	ret

00000dce <CONTROL_receivePassword>:



void CONTROL_receivePassword(uint8 a_Password[])
{
     dce:	0f 93       	push	r16
     dd0:	1f 93       	push	r17
     dd2:	df 93       	push	r29
     dd4:	cf 93       	push	r28
     dd6:	cd b7       	in	r28, 0x3d	; 61
     dd8:	de b7       	in	r29, 0x3e	; 62
     dda:	61 97       	sbiw	r28, 0x11	; 17
     ddc:	0f b6       	in	r0, 0x3f	; 63
     dde:	f8 94       	cli
     de0:	de bf       	out	0x3e, r29	; 62
     de2:	0f be       	out	0x3f, r0	; 63
     de4:	cd bf       	out	0x3d, r28	; 61
     de6:	99 8b       	std	Y+17, r25	; 0x11
     de8:	88 8b       	std	Y+16, r24	; 0x10
	uint8 counter; /* Variable to work as a counter */

	/* Loop on the passwords elements */
	for( counter = 0; counter < PASSWORD_LENGTH; counter++)
     dea:	1f 86       	std	Y+15, r1	; 0x0f
     dec:	81 c0       	rjmp	.+258    	; 0xef0 <CONTROL_receivePassword+0x122>
	{
		a_Password[counter] = UART_recieveByte(); /* Receive Password from HMI MCU */
     dee:	8f 85       	ldd	r24, Y+15	; 0x0f
     df0:	28 2f       	mov	r18, r24
     df2:	30 e0       	ldi	r19, 0x00	; 0
     df4:	88 89       	ldd	r24, Y+16	; 0x10
     df6:	99 89       	ldd	r25, Y+17	; 0x11
     df8:	8c 01       	movw	r16, r24
     dfa:	02 0f       	add	r16, r18
     dfc:	13 1f       	adc	r17, r19
     dfe:	0e 94 8e 12 	call	0x251c	; 0x251c <UART_recieveByte>
     e02:	f8 01       	movw	r30, r16
     e04:	80 83       	st	Z, r24
     e06:	80 e0       	ldi	r24, 0x00	; 0
     e08:	90 e0       	ldi	r25, 0x00	; 0
     e0a:	a0 e2       	ldi	r26, 0x20	; 32
     e0c:	b1 e4       	ldi	r27, 0x41	; 65
     e0e:	8b 87       	std	Y+11, r24	; 0x0b
     e10:	9c 87       	std	Y+12, r25	; 0x0c
     e12:	ad 87       	std	Y+13, r26	; 0x0d
     e14:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     e16:	6b 85       	ldd	r22, Y+11	; 0x0b
     e18:	7c 85       	ldd	r23, Y+12	; 0x0c
     e1a:	8d 85       	ldd	r24, Y+13	; 0x0d
     e1c:	9e 85       	ldd	r25, Y+14	; 0x0e
     e1e:	20 e0       	ldi	r18, 0x00	; 0
     e20:	30 e0       	ldi	r19, 0x00	; 0
     e22:	4a e7       	ldi	r20, 0x7A	; 122
     e24:	53 e4       	ldi	r21, 0x43	; 67
     e26:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     e2a:	dc 01       	movw	r26, r24
     e2c:	cb 01       	movw	r24, r22
     e2e:	8f 83       	std	Y+7, r24	; 0x07
     e30:	98 87       	std	Y+8, r25	; 0x08
     e32:	a9 87       	std	Y+9, r26	; 0x09
     e34:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     e36:	6f 81       	ldd	r22, Y+7	; 0x07
     e38:	78 85       	ldd	r23, Y+8	; 0x08
     e3a:	89 85       	ldd	r24, Y+9	; 0x09
     e3c:	9a 85       	ldd	r25, Y+10	; 0x0a
     e3e:	20 e0       	ldi	r18, 0x00	; 0
     e40:	30 e0       	ldi	r19, 0x00	; 0
     e42:	40 e8       	ldi	r20, 0x80	; 128
     e44:	5f e3       	ldi	r21, 0x3F	; 63
     e46:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     e4a:	88 23       	and	r24, r24
     e4c:	2c f4       	brge	.+10     	; 0xe58 <CONTROL_receivePassword+0x8a>
		__ticks = 1;
     e4e:	81 e0       	ldi	r24, 0x01	; 1
     e50:	90 e0       	ldi	r25, 0x00	; 0
     e52:	9e 83       	std	Y+6, r25	; 0x06
     e54:	8d 83       	std	Y+5, r24	; 0x05
     e56:	3f c0       	rjmp	.+126    	; 0xed6 <CONTROL_receivePassword+0x108>
	else if (__tmp > 65535)
     e58:	6f 81       	ldd	r22, Y+7	; 0x07
     e5a:	78 85       	ldd	r23, Y+8	; 0x08
     e5c:	89 85       	ldd	r24, Y+9	; 0x09
     e5e:	9a 85       	ldd	r25, Y+10	; 0x0a
     e60:	20 e0       	ldi	r18, 0x00	; 0
     e62:	3f ef       	ldi	r19, 0xFF	; 255
     e64:	4f e7       	ldi	r20, 0x7F	; 127
     e66:	57 e4       	ldi	r21, 0x47	; 71
     e68:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     e6c:	18 16       	cp	r1, r24
     e6e:	4c f5       	brge	.+82     	; 0xec2 <CONTROL_receivePassword+0xf4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     e70:	6b 85       	ldd	r22, Y+11	; 0x0b
     e72:	7c 85       	ldd	r23, Y+12	; 0x0c
     e74:	8d 85       	ldd	r24, Y+13	; 0x0d
     e76:	9e 85       	ldd	r25, Y+14	; 0x0e
     e78:	20 e0       	ldi	r18, 0x00	; 0
     e7a:	30 e0       	ldi	r19, 0x00	; 0
     e7c:	40 e2       	ldi	r20, 0x20	; 32
     e7e:	51 e4       	ldi	r21, 0x41	; 65
     e80:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     e84:	dc 01       	movw	r26, r24
     e86:	cb 01       	movw	r24, r22
     e88:	bc 01       	movw	r22, r24
     e8a:	cd 01       	movw	r24, r26
     e8c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     e90:	dc 01       	movw	r26, r24
     e92:	cb 01       	movw	r24, r22
     e94:	9e 83       	std	Y+6, r25	; 0x06
     e96:	8d 83       	std	Y+5, r24	; 0x05
     e98:	0f c0       	rjmp	.+30     	; 0xeb8 <CONTROL_receivePassword+0xea>
     e9a:	89 e1       	ldi	r24, 0x19	; 25
     e9c:	90 e0       	ldi	r25, 0x00	; 0
     e9e:	9c 83       	std	Y+4, r25	; 0x04
     ea0:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     ea2:	8b 81       	ldd	r24, Y+3	; 0x03
     ea4:	9c 81       	ldd	r25, Y+4	; 0x04
     ea6:	01 97       	sbiw	r24, 0x01	; 1
     ea8:	f1 f7       	brne	.-4      	; 0xea6 <CONTROL_receivePassword+0xd8>
     eaa:	9c 83       	std	Y+4, r25	; 0x04
     eac:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     eae:	8d 81       	ldd	r24, Y+5	; 0x05
     eb0:	9e 81       	ldd	r25, Y+6	; 0x06
     eb2:	01 97       	sbiw	r24, 0x01	; 1
     eb4:	9e 83       	std	Y+6, r25	; 0x06
     eb6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     eb8:	8d 81       	ldd	r24, Y+5	; 0x05
     eba:	9e 81       	ldd	r25, Y+6	; 0x06
     ebc:	00 97       	sbiw	r24, 0x00	; 0
     ebe:	69 f7       	brne	.-38     	; 0xe9a <CONTROL_receivePassword+0xcc>
     ec0:	14 c0       	rjmp	.+40     	; 0xeea <CONTROL_receivePassword+0x11c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     ec2:	6f 81       	ldd	r22, Y+7	; 0x07
     ec4:	78 85       	ldd	r23, Y+8	; 0x08
     ec6:	89 85       	ldd	r24, Y+9	; 0x09
     ec8:	9a 85       	ldd	r25, Y+10	; 0x0a
     eca:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     ece:	dc 01       	movw	r26, r24
     ed0:	cb 01       	movw	r24, r22
     ed2:	9e 83       	std	Y+6, r25	; 0x06
     ed4:	8d 83       	std	Y+5, r24	; 0x05
     ed6:	8d 81       	ldd	r24, Y+5	; 0x05
     ed8:	9e 81       	ldd	r25, Y+6	; 0x06
     eda:	9a 83       	std	Y+2, r25	; 0x02
     edc:	89 83       	std	Y+1, r24	; 0x01
     ede:	89 81       	ldd	r24, Y+1	; 0x01
     ee0:	9a 81       	ldd	r25, Y+2	; 0x02
     ee2:	01 97       	sbiw	r24, 0x01	; 1
     ee4:	f1 f7       	brne	.-4      	; 0xee2 <CONTROL_receivePassword+0x114>
     ee6:	9a 83       	std	Y+2, r25	; 0x02
     ee8:	89 83       	std	Y+1, r24	; 0x01
void CONTROL_receivePassword(uint8 a_Password[])
{
	uint8 counter; /* Variable to work as a counter */

	/* Loop on the passwords elements */
	for( counter = 0; counter < PASSWORD_LENGTH; counter++)
     eea:	8f 85       	ldd	r24, Y+15	; 0x0f
     eec:	8f 5f       	subi	r24, 0xFF	; 255
     eee:	8f 87       	std	Y+15, r24	; 0x0f
     ef0:	8f 85       	ldd	r24, Y+15	; 0x0f
     ef2:	85 30       	cpi	r24, 0x05	; 5
     ef4:	08 f4       	brcc	.+2      	; 0xef8 <CONTROL_receivePassword+0x12a>
     ef6:	7b cf       	rjmp	.-266    	; 0xdee <CONTROL_receivePassword+0x20>
	{
		a_Password[counter] = UART_recieveByte(); /* Receive Password from HMI MCU */
		_delay_ms(SEND_RECEIVE_TIME);      /* Delay for the time gap for sending receiving time between the MCUs */
	} /* End for */
} /* End CONTROL_receivePassword Function */
     ef8:	61 96       	adiw	r28, 0x11	; 17
     efa:	0f b6       	in	r0, 0x3f	; 63
     efc:	f8 94       	cli
     efe:	de bf       	out	0x3e, r29	; 62
     f00:	0f be       	out	0x3f, r0	; 63
     f02:	cd bf       	out	0x3d, r28	; 61
     f04:	cf 91       	pop	r28
     f06:	df 91       	pop	r29
     f08:	1f 91       	pop	r17
     f0a:	0f 91       	pop	r16
     f0c:	08 95       	ret

00000f0e <CONTROL_comparePasswords>:



uint8 CONTROL_comparePasswords(uint8 a_password1[], uint8 a_password2[])
{
     f0e:	df 93       	push	r29
     f10:	cf 93       	push	r28
     f12:	00 d0       	rcall	.+0      	; 0xf14 <CONTROL_comparePasswords+0x6>
     f14:	00 d0       	rcall	.+0      	; 0xf16 <CONTROL_comparePasswords+0x8>
     f16:	00 d0       	rcall	.+0      	; 0xf18 <CONTROL_comparePasswords+0xa>
     f18:	cd b7       	in	r28, 0x3d	; 61
     f1a:	de b7       	in	r29, 0x3e	; 62
     f1c:	9b 83       	std	Y+3, r25	; 0x03
     f1e:	8a 83       	std	Y+2, r24	; 0x02
     f20:	7d 83       	std	Y+5, r23	; 0x05
     f22:	6c 83       	std	Y+4, r22	; 0x04
	uint8 counter; /* Variable to work as a counter */

	/* Loop on the passwords elements */
	for( counter = 0; counter < PASSWORD_LENGTH; counter++)
     f24:	19 82       	std	Y+1, r1	; 0x01
     f26:	19 c0       	rjmp	.+50     	; 0xf5a <CONTROL_comparePasswords+0x4c>
	{
		if (a_password1[counter] != a_password2[counter])
     f28:	89 81       	ldd	r24, Y+1	; 0x01
     f2a:	28 2f       	mov	r18, r24
     f2c:	30 e0       	ldi	r19, 0x00	; 0
     f2e:	8a 81       	ldd	r24, Y+2	; 0x02
     f30:	9b 81       	ldd	r25, Y+3	; 0x03
     f32:	fc 01       	movw	r30, r24
     f34:	e2 0f       	add	r30, r18
     f36:	f3 1f       	adc	r31, r19
     f38:	40 81       	ld	r20, Z
     f3a:	89 81       	ldd	r24, Y+1	; 0x01
     f3c:	28 2f       	mov	r18, r24
     f3e:	30 e0       	ldi	r19, 0x00	; 0
     f40:	8c 81       	ldd	r24, Y+4	; 0x04
     f42:	9d 81       	ldd	r25, Y+5	; 0x05
     f44:	fc 01       	movw	r30, r24
     f46:	e2 0f       	add	r30, r18
     f48:	f3 1f       	adc	r31, r19
     f4a:	80 81       	ld	r24, Z
     f4c:	48 17       	cp	r20, r24
     f4e:	11 f0       	breq	.+4      	; 0xf54 <CONTROL_comparePasswords+0x46>
		{
			return PASS_MIS_MATCHED; /* Return passwords has not matched of one element mis-matched */
     f50:	1e 82       	std	Y+6, r1	; 0x06
     f52:	08 c0       	rjmp	.+16     	; 0xf64 <CONTROL_comparePasswords+0x56>
uint8 CONTROL_comparePasswords(uint8 a_password1[], uint8 a_password2[])
{
	uint8 counter; /* Variable to work as a counter */

	/* Loop on the passwords elements */
	for( counter = 0; counter < PASSWORD_LENGTH; counter++)
     f54:	89 81       	ldd	r24, Y+1	; 0x01
     f56:	8f 5f       	subi	r24, 0xFF	; 255
     f58:	89 83       	std	Y+1, r24	; 0x01
     f5a:	89 81       	ldd	r24, Y+1	; 0x01
     f5c:	85 30       	cpi	r24, 0x05	; 5
     f5e:	20 f3       	brcs	.-56     	; 0xf28 <CONTROL_comparePasswords+0x1a>
		{
			return PASS_MIS_MATCHED; /* Return passwords has not matched of one element mis-matched */
		} /* End if */
	} /* End for */

	return PASS_MATCHED; /* Return passwords matches if known of their elements mis-match */
     f60:	81 e0       	ldi	r24, 0x01	; 1
     f62:	8e 83       	std	Y+6, r24	; 0x06
     f64:	8e 81       	ldd	r24, Y+6	; 0x06
} /* End CONTROL_comparePasswords Function */
     f66:	26 96       	adiw	r28, 0x06	; 6
     f68:	0f b6       	in	r0, 0x3f	; 63
     f6a:	f8 94       	cli
     f6c:	de bf       	out	0x3e, r29	; 62
     f6e:	0f be       	out	0x3f, r0	; 63
     f70:	cd bf       	out	0x3d, r28	; 61
     f72:	cf 91       	pop	r28
     f74:	df 91       	pop	r29
     f76:	08 95       	ret

00000f78 <CONTROL_savePassword>:



void CONTROL_savePassword(uint8 a_receivedPassword[])
{
     f78:	df 93       	push	r29
     f7a:	cf 93       	push	r28
     f7c:	cd b7       	in	r28, 0x3d	; 61
     f7e:	de b7       	in	r29, 0x3e	; 62
     f80:	61 97       	sbiw	r28, 0x11	; 17
     f82:	0f b6       	in	r0, 0x3f	; 63
     f84:	f8 94       	cli
     f86:	de bf       	out	0x3e, r29	; 62
     f88:	0f be       	out	0x3f, r0	; 63
     f8a:	cd bf       	out	0x3d, r28	; 61
     f8c:	99 8b       	std	Y+17, r25	; 0x11
     f8e:	88 8b       	std	Y+16, r24	; 0x10
	uint8 counter; /* Variable to work as a counter */

	/* Loop on the passwords elements */
	for( counter = 0; counter < PASSWORD_LENGTH; counter++)
     f90:	1f 86       	std	Y+15, r1	; 0x0f
     f92:	88 c0       	rjmp	.+272    	; 0x10a4 <CONTROL_savePassword+0x12c>
	{
		/* Save each element of the password in external EEPROM */
		EEPROM_writeByte( (0x0311+counter), a_receivedPassword[counter]);
     f94:	8f 85       	ldd	r24, Y+15	; 0x0f
     f96:	88 2f       	mov	r24, r24
     f98:	90 e0       	ldi	r25, 0x00	; 0
     f9a:	8f 5e       	subi	r24, 0xEF	; 239
     f9c:	9c 4f       	sbci	r25, 0xFC	; 252
     f9e:	ac 01       	movw	r20, r24
     fa0:	8f 85       	ldd	r24, Y+15	; 0x0f
     fa2:	28 2f       	mov	r18, r24
     fa4:	30 e0       	ldi	r19, 0x00	; 0
     fa6:	88 89       	ldd	r24, Y+16	; 0x10
     fa8:	99 89       	ldd	r25, Y+17	; 0x11
     faa:	fc 01       	movw	r30, r24
     fac:	e2 0f       	add	r30, r18
     fae:	f3 1f       	adc	r31, r19
     fb0:	20 81       	ld	r18, Z
     fb2:	ca 01       	movw	r24, r20
     fb4:	62 2f       	mov	r22, r18
     fb6:	0e 94 ec 09 	call	0x13d8	; 0x13d8 <EEPROM_writeByte>
     fba:	80 e0       	ldi	r24, 0x00	; 0
     fbc:	90 e0       	ldi	r25, 0x00	; 0
     fbe:	a0 ea       	ldi	r26, 0xA0	; 160
     fc0:	b2 e4       	ldi	r27, 0x42	; 66
     fc2:	8b 87       	std	Y+11, r24	; 0x0b
     fc4:	9c 87       	std	Y+12, r25	; 0x0c
     fc6:	ad 87       	std	Y+13, r26	; 0x0d
     fc8:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     fca:	6b 85       	ldd	r22, Y+11	; 0x0b
     fcc:	7c 85       	ldd	r23, Y+12	; 0x0c
     fce:	8d 85       	ldd	r24, Y+13	; 0x0d
     fd0:	9e 85       	ldd	r25, Y+14	; 0x0e
     fd2:	20 e0       	ldi	r18, 0x00	; 0
     fd4:	30 e0       	ldi	r19, 0x00	; 0
     fd6:	4a e7       	ldi	r20, 0x7A	; 122
     fd8:	53 e4       	ldi	r21, 0x43	; 67
     fda:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     fde:	dc 01       	movw	r26, r24
     fe0:	cb 01       	movw	r24, r22
     fe2:	8f 83       	std	Y+7, r24	; 0x07
     fe4:	98 87       	std	Y+8, r25	; 0x08
     fe6:	a9 87       	std	Y+9, r26	; 0x09
     fe8:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     fea:	6f 81       	ldd	r22, Y+7	; 0x07
     fec:	78 85       	ldd	r23, Y+8	; 0x08
     fee:	89 85       	ldd	r24, Y+9	; 0x09
     ff0:	9a 85       	ldd	r25, Y+10	; 0x0a
     ff2:	20 e0       	ldi	r18, 0x00	; 0
     ff4:	30 e0       	ldi	r19, 0x00	; 0
     ff6:	40 e8       	ldi	r20, 0x80	; 128
     ff8:	5f e3       	ldi	r21, 0x3F	; 63
     ffa:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     ffe:	88 23       	and	r24, r24
    1000:	2c f4       	brge	.+10     	; 0x100c <CONTROL_savePassword+0x94>
		__ticks = 1;
    1002:	81 e0       	ldi	r24, 0x01	; 1
    1004:	90 e0       	ldi	r25, 0x00	; 0
    1006:	9e 83       	std	Y+6, r25	; 0x06
    1008:	8d 83       	std	Y+5, r24	; 0x05
    100a:	3f c0       	rjmp	.+126    	; 0x108a <CONTROL_savePassword+0x112>
	else if (__tmp > 65535)
    100c:	6f 81       	ldd	r22, Y+7	; 0x07
    100e:	78 85       	ldd	r23, Y+8	; 0x08
    1010:	89 85       	ldd	r24, Y+9	; 0x09
    1012:	9a 85       	ldd	r25, Y+10	; 0x0a
    1014:	20 e0       	ldi	r18, 0x00	; 0
    1016:	3f ef       	ldi	r19, 0xFF	; 255
    1018:	4f e7       	ldi	r20, 0x7F	; 127
    101a:	57 e4       	ldi	r21, 0x47	; 71
    101c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1020:	18 16       	cp	r1, r24
    1022:	4c f5       	brge	.+82     	; 0x1076 <CONTROL_savePassword+0xfe>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1024:	6b 85       	ldd	r22, Y+11	; 0x0b
    1026:	7c 85       	ldd	r23, Y+12	; 0x0c
    1028:	8d 85       	ldd	r24, Y+13	; 0x0d
    102a:	9e 85       	ldd	r25, Y+14	; 0x0e
    102c:	20 e0       	ldi	r18, 0x00	; 0
    102e:	30 e0       	ldi	r19, 0x00	; 0
    1030:	40 e2       	ldi	r20, 0x20	; 32
    1032:	51 e4       	ldi	r21, 0x41	; 65
    1034:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1038:	dc 01       	movw	r26, r24
    103a:	cb 01       	movw	r24, r22
    103c:	bc 01       	movw	r22, r24
    103e:	cd 01       	movw	r24, r26
    1040:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1044:	dc 01       	movw	r26, r24
    1046:	cb 01       	movw	r24, r22
    1048:	9e 83       	std	Y+6, r25	; 0x06
    104a:	8d 83       	std	Y+5, r24	; 0x05
    104c:	0f c0       	rjmp	.+30     	; 0x106c <CONTROL_savePassword+0xf4>
    104e:	89 e1       	ldi	r24, 0x19	; 25
    1050:	90 e0       	ldi	r25, 0x00	; 0
    1052:	9c 83       	std	Y+4, r25	; 0x04
    1054:	8b 83       	std	Y+3, r24	; 0x03
    1056:	8b 81       	ldd	r24, Y+3	; 0x03
    1058:	9c 81       	ldd	r25, Y+4	; 0x04
    105a:	01 97       	sbiw	r24, 0x01	; 1
    105c:	f1 f7       	brne	.-4      	; 0x105a <CONTROL_savePassword+0xe2>
    105e:	9c 83       	std	Y+4, r25	; 0x04
    1060:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1062:	8d 81       	ldd	r24, Y+5	; 0x05
    1064:	9e 81       	ldd	r25, Y+6	; 0x06
    1066:	01 97       	sbiw	r24, 0x01	; 1
    1068:	9e 83       	std	Y+6, r25	; 0x06
    106a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    106c:	8d 81       	ldd	r24, Y+5	; 0x05
    106e:	9e 81       	ldd	r25, Y+6	; 0x06
    1070:	00 97       	sbiw	r24, 0x00	; 0
    1072:	69 f7       	brne	.-38     	; 0x104e <CONTROL_savePassword+0xd6>
    1074:	14 c0       	rjmp	.+40     	; 0x109e <CONTROL_savePassword+0x126>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1076:	6f 81       	ldd	r22, Y+7	; 0x07
    1078:	78 85       	ldd	r23, Y+8	; 0x08
    107a:	89 85       	ldd	r24, Y+9	; 0x09
    107c:	9a 85       	ldd	r25, Y+10	; 0x0a
    107e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1082:	dc 01       	movw	r26, r24
    1084:	cb 01       	movw	r24, r22
    1086:	9e 83       	std	Y+6, r25	; 0x06
    1088:	8d 83       	std	Y+5, r24	; 0x05
    108a:	8d 81       	ldd	r24, Y+5	; 0x05
    108c:	9e 81       	ldd	r25, Y+6	; 0x06
    108e:	9a 83       	std	Y+2, r25	; 0x02
    1090:	89 83       	std	Y+1, r24	; 0x01
    1092:	89 81       	ldd	r24, Y+1	; 0x01
    1094:	9a 81       	ldd	r25, Y+2	; 0x02
    1096:	01 97       	sbiw	r24, 0x01	; 1
    1098:	f1 f7       	brne	.-4      	; 0x1096 <CONTROL_savePassword+0x11e>
    109a:	9a 83       	std	Y+2, r25	; 0x02
    109c:	89 83       	std	Y+1, r24	; 0x01
void CONTROL_savePassword(uint8 a_receivedPassword[])
{
	uint8 counter; /* Variable to work as a counter */

	/* Loop on the passwords elements */
	for( counter = 0; counter < PASSWORD_LENGTH; counter++)
    109e:	8f 85       	ldd	r24, Y+15	; 0x0f
    10a0:	8f 5f       	subi	r24, 0xFF	; 255
    10a2:	8f 87       	std	Y+15, r24	; 0x0f
    10a4:	8f 85       	ldd	r24, Y+15	; 0x0f
    10a6:	85 30       	cpi	r24, 0x05	; 5
    10a8:	08 f4       	brcc	.+2      	; 0x10ac <CONTROL_savePassword+0x134>
    10aa:	74 cf       	rjmp	.-280    	; 0xf94 <CONTROL_savePassword+0x1c>
		/* Save each element of the password in external EEPROM */
		EEPROM_writeByte( (0x0311+counter), a_receivedPassword[counter]);
		/* Delay for the time gap for storing data in EEPROM */
		_delay_ms(STORING_TIME);
	} /* End for */
} /* End CONTROL_savePassword Function */
    10ac:	61 96       	adiw	r28, 0x11	; 17
    10ae:	0f b6       	in	r0, 0x3f	; 63
    10b0:	f8 94       	cli
    10b2:	de bf       	out	0x3e, r29	; 62
    10b4:	0f be       	out	0x3f, r0	; 63
    10b6:	cd bf       	out	0x3d, r28	; 61
    10b8:	cf 91       	pop	r28
    10ba:	df 91       	pop	r29
    10bc:	08 95       	ret

000010be <CONTROL_readPassword>:



void CONTROL_readPassword(uint8 a_storedPassword[])
{
    10be:	df 93       	push	r29
    10c0:	cf 93       	push	r28
    10c2:	cd b7       	in	r28, 0x3d	; 61
    10c4:	de b7       	in	r29, 0x3e	; 62
    10c6:	61 97       	sbiw	r28, 0x11	; 17
    10c8:	0f b6       	in	r0, 0x3f	; 63
    10ca:	f8 94       	cli
    10cc:	de bf       	out	0x3e, r29	; 62
    10ce:	0f be       	out	0x3f, r0	; 63
    10d0:	cd bf       	out	0x3d, r28	; 61
    10d2:	99 8b       	std	Y+17, r25	; 0x11
    10d4:	88 8b       	std	Y+16, r24	; 0x10
	uint8 counter; /* Variable to work as a counter */

	/* Loop on the passwords elements */
	for( counter = 0; counter < PASSWORD_LENGTH; counter++)
    10d6:	1f 86       	std	Y+15, r1	; 0x0f
    10d8:	86 c0       	rjmp	.+268    	; 0x11e6 <CONTROL_readPassword+0x128>
	{
		/* Read each element of the password in external EEPROM */
		EEPROM_readByte( (0x0311+counter), &a_storedPassword[counter]);
    10da:	8f 85       	ldd	r24, Y+15	; 0x0f
    10dc:	88 2f       	mov	r24, r24
    10de:	90 e0       	ldi	r25, 0x00	; 0
    10e0:	8f 5e       	subi	r24, 0xEF	; 239
    10e2:	9c 4f       	sbci	r25, 0xFC	; 252
    10e4:	ac 01       	movw	r20, r24
    10e6:	8f 85       	ldd	r24, Y+15	; 0x0f
    10e8:	28 2f       	mov	r18, r24
    10ea:	30 e0       	ldi	r19, 0x00	; 0
    10ec:	88 89       	ldd	r24, Y+16	; 0x10
    10ee:	99 89       	ldd	r25, Y+17	; 0x11
    10f0:	28 0f       	add	r18, r24
    10f2:	39 1f       	adc	r19, r25
    10f4:	ca 01       	movw	r24, r20
    10f6:	b9 01       	movw	r22, r18
    10f8:	0e 94 2d 0a 	call	0x145a	; 0x145a <EEPROM_readByte>
    10fc:	80 e0       	ldi	r24, 0x00	; 0
    10fe:	90 e0       	ldi	r25, 0x00	; 0
    1100:	a0 ea       	ldi	r26, 0xA0	; 160
    1102:	b2 e4       	ldi	r27, 0x42	; 66
    1104:	8b 87       	std	Y+11, r24	; 0x0b
    1106:	9c 87       	std	Y+12, r25	; 0x0c
    1108:	ad 87       	std	Y+13, r26	; 0x0d
    110a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    110c:	6b 85       	ldd	r22, Y+11	; 0x0b
    110e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1110:	8d 85       	ldd	r24, Y+13	; 0x0d
    1112:	9e 85       	ldd	r25, Y+14	; 0x0e
    1114:	20 e0       	ldi	r18, 0x00	; 0
    1116:	30 e0       	ldi	r19, 0x00	; 0
    1118:	4a e7       	ldi	r20, 0x7A	; 122
    111a:	53 e4       	ldi	r21, 0x43	; 67
    111c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1120:	dc 01       	movw	r26, r24
    1122:	cb 01       	movw	r24, r22
    1124:	8f 83       	std	Y+7, r24	; 0x07
    1126:	98 87       	std	Y+8, r25	; 0x08
    1128:	a9 87       	std	Y+9, r26	; 0x09
    112a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    112c:	6f 81       	ldd	r22, Y+7	; 0x07
    112e:	78 85       	ldd	r23, Y+8	; 0x08
    1130:	89 85       	ldd	r24, Y+9	; 0x09
    1132:	9a 85       	ldd	r25, Y+10	; 0x0a
    1134:	20 e0       	ldi	r18, 0x00	; 0
    1136:	30 e0       	ldi	r19, 0x00	; 0
    1138:	40 e8       	ldi	r20, 0x80	; 128
    113a:	5f e3       	ldi	r21, 0x3F	; 63
    113c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1140:	88 23       	and	r24, r24
    1142:	2c f4       	brge	.+10     	; 0x114e <CONTROL_readPassword+0x90>
		__ticks = 1;
    1144:	81 e0       	ldi	r24, 0x01	; 1
    1146:	90 e0       	ldi	r25, 0x00	; 0
    1148:	9e 83       	std	Y+6, r25	; 0x06
    114a:	8d 83       	std	Y+5, r24	; 0x05
    114c:	3f c0       	rjmp	.+126    	; 0x11cc <CONTROL_readPassword+0x10e>
	else if (__tmp > 65535)
    114e:	6f 81       	ldd	r22, Y+7	; 0x07
    1150:	78 85       	ldd	r23, Y+8	; 0x08
    1152:	89 85       	ldd	r24, Y+9	; 0x09
    1154:	9a 85       	ldd	r25, Y+10	; 0x0a
    1156:	20 e0       	ldi	r18, 0x00	; 0
    1158:	3f ef       	ldi	r19, 0xFF	; 255
    115a:	4f e7       	ldi	r20, 0x7F	; 127
    115c:	57 e4       	ldi	r21, 0x47	; 71
    115e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1162:	18 16       	cp	r1, r24
    1164:	4c f5       	brge	.+82     	; 0x11b8 <CONTROL_readPassword+0xfa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1166:	6b 85       	ldd	r22, Y+11	; 0x0b
    1168:	7c 85       	ldd	r23, Y+12	; 0x0c
    116a:	8d 85       	ldd	r24, Y+13	; 0x0d
    116c:	9e 85       	ldd	r25, Y+14	; 0x0e
    116e:	20 e0       	ldi	r18, 0x00	; 0
    1170:	30 e0       	ldi	r19, 0x00	; 0
    1172:	40 e2       	ldi	r20, 0x20	; 32
    1174:	51 e4       	ldi	r21, 0x41	; 65
    1176:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    117a:	dc 01       	movw	r26, r24
    117c:	cb 01       	movw	r24, r22
    117e:	bc 01       	movw	r22, r24
    1180:	cd 01       	movw	r24, r26
    1182:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1186:	dc 01       	movw	r26, r24
    1188:	cb 01       	movw	r24, r22
    118a:	9e 83       	std	Y+6, r25	; 0x06
    118c:	8d 83       	std	Y+5, r24	; 0x05
    118e:	0f c0       	rjmp	.+30     	; 0x11ae <CONTROL_readPassword+0xf0>
    1190:	89 e1       	ldi	r24, 0x19	; 25
    1192:	90 e0       	ldi	r25, 0x00	; 0
    1194:	9c 83       	std	Y+4, r25	; 0x04
    1196:	8b 83       	std	Y+3, r24	; 0x03
    1198:	8b 81       	ldd	r24, Y+3	; 0x03
    119a:	9c 81       	ldd	r25, Y+4	; 0x04
    119c:	01 97       	sbiw	r24, 0x01	; 1
    119e:	f1 f7       	brne	.-4      	; 0x119c <CONTROL_readPassword+0xde>
    11a0:	9c 83       	std	Y+4, r25	; 0x04
    11a2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    11a4:	8d 81       	ldd	r24, Y+5	; 0x05
    11a6:	9e 81       	ldd	r25, Y+6	; 0x06
    11a8:	01 97       	sbiw	r24, 0x01	; 1
    11aa:	9e 83       	std	Y+6, r25	; 0x06
    11ac:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    11ae:	8d 81       	ldd	r24, Y+5	; 0x05
    11b0:	9e 81       	ldd	r25, Y+6	; 0x06
    11b2:	00 97       	sbiw	r24, 0x00	; 0
    11b4:	69 f7       	brne	.-38     	; 0x1190 <CONTROL_readPassword+0xd2>
    11b6:	14 c0       	rjmp	.+40     	; 0x11e0 <CONTROL_readPassword+0x122>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    11b8:	6f 81       	ldd	r22, Y+7	; 0x07
    11ba:	78 85       	ldd	r23, Y+8	; 0x08
    11bc:	89 85       	ldd	r24, Y+9	; 0x09
    11be:	9a 85       	ldd	r25, Y+10	; 0x0a
    11c0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    11c4:	dc 01       	movw	r26, r24
    11c6:	cb 01       	movw	r24, r22
    11c8:	9e 83       	std	Y+6, r25	; 0x06
    11ca:	8d 83       	std	Y+5, r24	; 0x05
    11cc:	8d 81       	ldd	r24, Y+5	; 0x05
    11ce:	9e 81       	ldd	r25, Y+6	; 0x06
    11d0:	9a 83       	std	Y+2, r25	; 0x02
    11d2:	89 83       	std	Y+1, r24	; 0x01
    11d4:	89 81       	ldd	r24, Y+1	; 0x01
    11d6:	9a 81       	ldd	r25, Y+2	; 0x02
    11d8:	01 97       	sbiw	r24, 0x01	; 1
    11da:	f1 f7       	brne	.-4      	; 0x11d8 <CONTROL_readPassword+0x11a>
    11dc:	9a 83       	std	Y+2, r25	; 0x02
    11de:	89 83       	std	Y+1, r24	; 0x01
void CONTROL_readPassword(uint8 a_storedPassword[])
{
	uint8 counter; /* Variable to work as a counter */

	/* Loop on the passwords elements */
	for( counter = 0; counter < PASSWORD_LENGTH; counter++)
    11e0:	8f 85       	ldd	r24, Y+15	; 0x0f
    11e2:	8f 5f       	subi	r24, 0xFF	; 255
    11e4:	8f 87       	std	Y+15, r24	; 0x0f
    11e6:	8f 85       	ldd	r24, Y+15	; 0x0f
    11e8:	85 30       	cpi	r24, 0x05	; 5
    11ea:	08 f4       	brcc	.+2      	; 0x11ee <CONTROL_readPassword+0x130>
    11ec:	76 cf       	rjmp	.-276    	; 0x10da <CONTROL_readPassword+0x1c>
		/* Read each element of the password in external EEPROM */
		EEPROM_readByte( (0x0311+counter), &a_storedPassword[counter]);
		/* Delay for the time gap for storing data in EEPROM */
		_delay_ms(STORING_TIME);
	} /* End for */
} /* End CONTROL_readPassword Function */
    11ee:	61 96       	adiw	r28, 0x11	; 17
    11f0:	0f b6       	in	r0, 0x3f	; 63
    11f2:	f8 94       	cli
    11f4:	de bf       	out	0x3e, r29	; 62
    11f6:	0f be       	out	0x3f, r0	; 63
    11f8:	cd bf       	out	0x3d, r28	; 61
    11fa:	cf 91       	pop	r28
    11fc:	df 91       	pop	r29
    11fe:	08 95       	ret

00001200 <CONTROL_openingDoor>:



void CONTROL_openingDoor(void)
{
    1200:	df 93       	push	r29
    1202:	cf 93       	push	r28
    1204:	cd b7       	in	r28, 0x3d	; 61
    1206:	de b7       	in	r29, 0x3e	; 62
	CONTROL_startTimer(); /* Start the Timer */
    1208:	0e 94 71 06 	call	0xce2	; 0xce2 <CONTROL_startTimer>
	 * Do Open Door Task:
	 * 					 --> Rotate the DC Motor
	 * 					 --> Clock Wise
	 * 					 --> 15 seconds
	 */
	DcMotor_Rotate(DC_MOTOR_CW);
    120c:	81 e0       	ldi	r24, 0x01	; 1
    120e:	0e 94 b9 09 	call	0x1372	; 0x1372 <DcMotor_Rotate>
	while(g_tick != OPEN_DOOR_TIME); /* Count up to 15 */
    1212:	80 91 81 00 	lds	r24, 0x0081
    1216:	8f 30       	cpi	r24, 0x0F	; 15
    1218:	e1 f7       	brne	.-8      	; 0x1212 <CONTROL_openingDoor+0x12>
    g_tick = 0; /* Reset counter to reuse it */
    121a:	10 92 81 00 	sts	0x0081, r1

	/*
	 * Do Hold Task:
	 * 					 --> Stop the DC Motor
	 */
    DcMotor_Rotate(DC_MOTOR_STOP);
    121e:	80 e0       	ldi	r24, 0x00	; 0
    1220:	0e 94 b9 09 	call	0x1372	; 0x1372 <DcMotor_Rotate>
	while(g_tick != HOLD_DOOR_TIME); /* Count up to 15 */
    1224:	80 91 81 00 	lds	r24, 0x0081
    1228:	83 30       	cpi	r24, 0x03	; 3
    122a:	e1 f7       	brne	.-8      	; 0x1224 <CONTROL_openingDoor+0x24>
    g_tick = 0; /* Reset counter to reuse it */
    122c:	10 92 81 00 	sts	0x0081, r1
	 * Do Close Door Task:
	 * 					 --> Rotate the DC Motor
	 * 					 --> Anti Clock Wise
	 * 					 --> 15 seconds
	 */
    DcMotor_Rotate(DC_MOTOR_ACW);
    1230:	82 e0       	ldi	r24, 0x02	; 2
    1232:	0e 94 b9 09 	call	0x1372	; 0x1372 <DcMotor_Rotate>
	while(g_tick != CLOSE_DOOR_TIME); /* Count up to 15 */
    1236:	80 91 81 00 	lds	r24, 0x0081
    123a:	8f 30       	cpi	r24, 0x0F	; 15
    123c:	e1 f7       	brne	.-8      	; 0x1236 <CONTROL_openingDoor+0x36>
    g_tick = 0; /* Reset counter to reuse it */
    123e:	10 92 81 00 	sts	0x0081, r1

    DcMotor_Rotate(DC_MOTOR_STOP); /* Stop the Motor */
    1242:	80 e0       	ldi	r24, 0x00	; 0
    1244:	0e 94 b9 09 	call	0x1372	; 0x1372 <DcMotor_Rotate>

    Timer_DeInit(TIMER1_ID); /* Stop the timer */
    1248:	81 e0       	ldi	r24, 0x01	; 1
    124a:	0e 94 7f 10 	call	0x20fe	; 0x20fe <Timer_DeInit>
} /* End CONTROL_openingDoor Function */
    124e:	cf 91       	pop	r28
    1250:	df 91       	pop	r29
    1252:	08 95       	ret

00001254 <CONTROL_wrongPassword>:



void CONTROL_wrongPassword(void)
{
    1254:	df 93       	push	r29
    1256:	cf 93       	push	r28
    1258:	cd b7       	in	r28, 0x3d	; 61
    125a:	de b7       	in	r29, 0x3e	; 62
	g_passwordMistakes++; /* Increment the wrong counter */
    125c:	80 91 82 00 	lds	r24, 0x0082
    1260:	8f 5f       	subi	r24, 0xFF	; 255
    1262:	80 93 82 00 	sts	0x0082, r24

	/* If the user entered the password 3 times wrong */
	if(g_passwordMistakes == MAX_NUM_OF_MISTAKES)
    1266:	80 91 82 00 	lds	r24, 0x0082
    126a:	83 30       	cpi	r24, 0x03	; 3
    126c:	79 f4       	brne	.+30     	; 0x128c <CONTROL_wrongPassword+0x38>
	{
		CONTROL_startTimer(); /* Start the timer to measure time period */
    126e:	0e 94 71 06 	call	0xce2	; 0xce2 <CONTROL_startTimer>

		Buzzer_On(); /* Turn on the buzzer */
    1272:	0e 94 86 09 	call	0x130c	; 0x130c <Buzzer_On>
		while(g_tick != WARNING_TIME); /* Count up to 15 */
    1276:	80 91 81 00 	lds	r24, 0x0081
    127a:	8c 33       	cpi	r24, 0x3C	; 60
    127c:	e1 f7       	brne	.-8      	; 0x1276 <CONTROL_wrongPassword+0x22>

		/* Reset the counters */
		g_tick = 0;
    127e:	10 92 81 00 	sts	0x0081, r1
		g_passwordMistakes = 0;
    1282:	10 92 82 00 	sts	0x0082, r1


		Timer_DeInit(TIMER1_ID); /* Stop the timer */
    1286:	81 e0       	ldi	r24, 0x01	; 1
    1288:	0e 94 7f 10 	call	0x20fe	; 0x20fe <Timer_DeInit>
	} /* End if */

	Buzzer_Off(); /* Turn off the buzzer */
    128c:	0e 94 92 09 	call	0x1324	; 0x1324 <Buzzer_Off>
} /* End CONTROL_wrongPassword Function */
    1290:	cf 91       	pop	r28
    1292:	df 91       	pop	r29
    1294:	08 95       	ret

00001296 <CONTROL_sendCommand>:



void CONTROL_sendCommand(uint8 g_command)
{
    1296:	df 93       	push	r29
    1298:	cf 93       	push	r28
    129a:	0f 92       	push	r0
    129c:	cd b7       	in	r28, 0x3d	; 61
    129e:	de b7       	in	r29, 0x3e	; 62
    12a0:	89 83       	std	Y+1, r24	; 0x01
	/* Inform HMI MCU that you are to send */
	UART_sendByte(READY_TO_SEND);
    12a2:	83 ef       	ldi	r24, 0xF3	; 243
    12a4:	0e 94 77 12 	call	0x24ee	; 0x24ee <UART_sendByte>

	/* Wait until HMI MCU are ready to receive */
	while(UART_recieveByte() != READY_TO_RECEIVE);
    12a8:	0e 94 8e 12 	call	0x251c	; 0x251c <UART_recieveByte>
    12ac:	84 3f       	cpi	r24, 0xF4	; 244
    12ae:	e1 f7       	brne	.-8      	; 0x12a8 <CONTROL_sendCommand+0x12>

	/* Send the required command to the HMI MCU */
	UART_sendByte(g_command);
    12b0:	89 81       	ldd	r24, Y+1	; 0x01
    12b2:	0e 94 77 12 	call	0x24ee	; 0x24ee <UART_sendByte>

	/* Wait until the HMI MCU receive the command */
	while(UART_recieveByte() != RECEIVE_DONE);
    12b6:	0e 94 8e 12 	call	0x251c	; 0x251c <UART_recieveByte>
    12ba:	85 3f       	cpi	r24, 0xF5	; 245
    12bc:	e1 f7       	brne	.-8      	; 0x12b6 <CONTROL_sendCommand+0x20>
} /* End CONTROL_sendCommand Function */
    12be:	0f 90       	pop	r0
    12c0:	cf 91       	pop	r28
    12c2:	df 91       	pop	r29
    12c4:	08 95       	ret

000012c6 <CONTROL_receiveCommand>:



uint8 CONTROL_receiveCommand(void)
{
    12c6:	df 93       	push	r29
    12c8:	cf 93       	push	r28
    12ca:	cd b7       	in	r28, 0x3d	; 61
    12cc:	de b7       	in	r29, 0x3e	; 62
	/* Wait until the HMI MCU is ready to send */
	while(UART_recieveByte() != READY_TO_SEND);
    12ce:	0e 94 8e 12 	call	0x251c	; 0x251c <UART_recieveByte>
    12d2:	83 3f       	cpi	r24, 0xF3	; 243
    12d4:	e1 f7       	brne	.-8      	; 0x12ce <CONTROL_receiveCommand+0x8>

	/* Inform the HMI MCU that you are ready to receive */
	UART_sendByte(READY_TO_RECEIVE);
    12d6:	84 ef       	ldi	r24, 0xF4	; 244
    12d8:	0e 94 77 12 	call	0x24ee	; 0x24ee <UART_sendByte>

	/* Receive the command from the CONTROL MCU */
	g_command = UART_recieveByte();
    12dc:	0e 94 8e 12 	call	0x251c	; 0x251c <UART_recieveByte>
    12e0:	80 93 98 00 	sts	0x0098, r24

	/* Inform the HMI MCU that the receive has been done successfully */
	UART_sendByte(RECEIVE_DONE);
    12e4:	85 ef       	ldi	r24, 0xF5	; 245
    12e6:	0e 94 77 12 	call	0x24ee	; 0x24ee <UART_sendByte>

	return g_command; /* Return the command value */
    12ea:	80 91 98 00 	lds	r24, 0x0098
} /* End CONTROL_receiveCommand Function */
    12ee:	cf 91       	pop	r28
    12f0:	df 91       	pop	r29
    12f2:	08 95       	ret

000012f4 <Buzzer_Init>:
/*
 * Description :
 * 				Initialize Buzzer by adjusting the direction of its Pin as Output
 */
void Buzzer_Init(void)
{
    12f4:	df 93       	push	r29
    12f6:	cf 93       	push	r28
    12f8:	cd b7       	in	r28, 0x3d	; 61
    12fa:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPinDirection(BUZZER_PORT_ID, BUZZER_PIN_ID, PIN_OUTPUT);
    12fc:	80 e0       	ldi	r24, 0x00	; 0
    12fe:	60 e0       	ldi	r22, 0x00	; 0
    1300:	41 e0       	ldi	r20, 0x01	; 1
    1302:	0e 94 8d 0a 	call	0x151a	; 0x151a <GPIO_setupPinDirection>
} /* End Buzzer_Init Function */
    1306:	cf 91       	pop	r28
    1308:	df 91       	pop	r29
    130a:	08 95       	ret

0000130c <Buzzer_On>:
/*
 * Description :
 * 				Turn On the Buzzer
 */
void Buzzer_On(void)
{
    130c:	df 93       	push	r29
    130e:	cf 93       	push	r28
    1310:	cd b7       	in	r28, 0x3d	; 61
    1312:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID, LOGIC_HIGH);
    1314:	80 e0       	ldi	r24, 0x00	; 0
    1316:	60 e0       	ldi	r22, 0x00	; 0
    1318:	41 e0       	ldi	r20, 0x01	; 1
    131a:	0e 94 78 0b 	call	0x16f0	; 0x16f0 <GPIO_writePin>
} /* End Buzzer_On Function */
    131e:	cf 91       	pop	r28
    1320:	df 91       	pop	r29
    1322:	08 95       	ret

00001324 <Buzzer_Off>:
/*
 * Description :
 * 				Turn Off the Buzzer
 */
void Buzzer_Off(void)
{
    1324:	df 93       	push	r29
    1326:	cf 93       	push	r28
    1328:	cd b7       	in	r28, 0x3d	; 61
    132a:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID, LOGIC_LOW);
    132c:	80 e0       	ldi	r24, 0x00	; 0
    132e:	60 e0       	ldi	r22, 0x00	; 0
    1330:	40 e0       	ldi	r20, 0x00	; 0
    1332:	0e 94 78 0b 	call	0x16f0	; 0x16f0 <GPIO_writePin>
} /* End Buzzer_Off Function */
    1336:	cf 91       	pop	r28
    1338:	df 91       	pop	r29
    133a:	08 95       	ret

0000133c <DcMotor_Init>:
 * Initialize the DC Motor by:
 * 1. Setup the direction of the two motor pins as output by send the request to GPIO driver.
 * 2. Stop the motor at the beginning
 */
void DcMotor_Init(void)
{
    133c:	df 93       	push	r29
    133e:	cf 93       	push	r28
    1340:	cd b7       	in	r28, 0x3d	; 61
    1342:	de b7       	in	r29, 0x3e	; 62
	/* Setup the two motor pins as output pins */
	GPIO_setupPinDirection(DC_MOTOR_PORT1_ID,DC_MOTOR_PIN1_ID,PIN_OUTPUT);
    1344:	81 e0       	ldi	r24, 0x01	; 1
    1346:	60 e0       	ldi	r22, 0x00	; 0
    1348:	41 e0       	ldi	r20, 0x01	; 1
    134a:	0e 94 8d 0a 	call	0x151a	; 0x151a <GPIO_setupPinDirection>
	GPIO_setupPinDirection(DC_MOTOR_PORT2_ID,DC_MOTOR_PIN2_ID,PIN_OUTPUT);
    134e:	81 e0       	ldi	r24, 0x01	; 1
    1350:	61 e0       	ldi	r22, 0x01	; 1
    1352:	41 e0       	ldi	r20, 0x01	; 1
    1354:	0e 94 8d 0a 	call	0x151a	; 0x151a <GPIO_setupPinDirection>

	/* Motor is stopped at the beginning */
	GPIO_writePin(DC_MOTOR_PORT1_ID,DC_MOTOR_PIN1_ID,LOGIC_LOW);
    1358:	81 e0       	ldi	r24, 0x01	; 1
    135a:	60 e0       	ldi	r22, 0x00	; 0
    135c:	40 e0       	ldi	r20, 0x00	; 0
    135e:	0e 94 78 0b 	call	0x16f0	; 0x16f0 <GPIO_writePin>
	GPIO_writePin(DC_MOTOR_PORT2_ID,DC_MOTOR_PIN2_ID,LOGIC_LOW);
    1362:	81 e0       	ldi	r24, 0x01	; 1
    1364:	61 e0       	ldi	r22, 0x01	; 1
    1366:	40 e0       	ldi	r20, 0x00	; 0
    1368:	0e 94 78 0b 	call	0x16f0	; 0x16f0 <GPIO_writePin>
}
    136c:	cf 91       	pop	r28
    136e:	df 91       	pop	r29
    1370:	08 95       	ret

00001372 <DcMotor_Rotate>:
/*
 * Description :
 * 1. Rotate  or Stop the motor according to the state input variable.
 */
void DcMotor_Rotate(DcMotor_State state)
{
    1372:	df 93       	push	r29
    1374:	cf 93       	push	r28
    1376:	0f 92       	push	r0
    1378:	cd b7       	in	r28, 0x3d	; 61
    137a:	de b7       	in	r29, 0x3e	; 62
    137c:	89 83       	std	Y+1, r24	; 0x01
	if(state == DC_MOTOR_CW)
    137e:	89 81       	ldd	r24, Y+1	; 0x01
    1380:	81 30       	cpi	r24, 0x01	; 1
    1382:	59 f4       	brne	.+22     	; 0x139a <DcMotor_Rotate+0x28>
	{
		/* Rotates the Motor CW */
		GPIO_writePin(DC_MOTOR_PORT1_ID,DC_MOTOR_PIN1_ID,LOGIC_LOW);
    1384:	81 e0       	ldi	r24, 0x01	; 1
    1386:	60 e0       	ldi	r22, 0x00	; 0
    1388:	40 e0       	ldi	r20, 0x00	; 0
    138a:	0e 94 78 0b 	call	0x16f0	; 0x16f0 <GPIO_writePin>
		GPIO_writePin(DC_MOTOR_PORT2_ID,DC_MOTOR_PIN2_ID,LOGIC_HIGH);
    138e:	81 e0       	ldi	r24, 0x01	; 1
    1390:	61 e0       	ldi	r22, 0x01	; 1
    1392:	41 e0       	ldi	r20, 0x01	; 1
    1394:	0e 94 78 0b 	call	0x16f0	; 0x16f0 <GPIO_writePin>
    1398:	1b c0       	rjmp	.+54     	; 0x13d0 <DcMotor_Rotate+0x5e>
	}
	else if(state == DC_MOTOR_ACW)
    139a:	89 81       	ldd	r24, Y+1	; 0x01
    139c:	82 30       	cpi	r24, 0x02	; 2
    139e:	59 f4       	brne	.+22     	; 0x13b6 <DcMotor_Rotate+0x44>
	{
		/* Rotates the Motor A-CW */
		GPIO_writePin(DC_MOTOR_PORT1_ID,DC_MOTOR_PIN1_ID,LOGIC_HIGH);
    13a0:	81 e0       	ldi	r24, 0x01	; 1
    13a2:	60 e0       	ldi	r22, 0x00	; 0
    13a4:	41 e0       	ldi	r20, 0x01	; 1
    13a6:	0e 94 78 0b 	call	0x16f0	; 0x16f0 <GPIO_writePin>
		GPIO_writePin(DC_MOTOR_PORT2_ID,DC_MOTOR_PIN2_ID,LOGIC_LOW);
    13aa:	81 e0       	ldi	r24, 0x01	; 1
    13ac:	61 e0       	ldi	r22, 0x01	; 1
    13ae:	40 e0       	ldi	r20, 0x00	; 0
    13b0:	0e 94 78 0b 	call	0x16f0	; 0x16f0 <GPIO_writePin>
    13b4:	0d c0       	rjmp	.+26     	; 0x13d0 <DcMotor_Rotate+0x5e>
	}
	else if(state == DC_MOTOR_STOP)
    13b6:	89 81       	ldd	r24, Y+1	; 0x01
    13b8:	88 23       	and	r24, r24
    13ba:	51 f4       	brne	.+20     	; 0x13d0 <DcMotor_Rotate+0x5e>
	{
		/* Stop the Motor */
		GPIO_writePin(DC_MOTOR_PORT1_ID,DC_MOTOR_PIN1_ID,LOGIC_LOW);
    13bc:	81 e0       	ldi	r24, 0x01	; 1
    13be:	60 e0       	ldi	r22, 0x00	; 0
    13c0:	40 e0       	ldi	r20, 0x00	; 0
    13c2:	0e 94 78 0b 	call	0x16f0	; 0x16f0 <GPIO_writePin>
		GPIO_writePin(DC_MOTOR_PORT2_ID,DC_MOTOR_PIN2_ID,LOGIC_LOW);
    13c6:	81 e0       	ldi	r24, 0x01	; 1
    13c8:	61 e0       	ldi	r22, 0x01	; 1
    13ca:	40 e0       	ldi	r20, 0x00	; 0
    13cc:	0e 94 78 0b 	call	0x16f0	; 0x16f0 <GPIO_writePin>
    }
	else
	{
		/* Invalid Input State - Do Nothing */
	}
}
    13d0:	0f 90       	pop	r0
    13d2:	cf 91       	pop	r28
    13d4:	df 91       	pop	r29
    13d6:	08 95       	ret

000013d8 <EEPROM_writeByte>:
 *******************************************************************************/
#include "external_eeprom.h"
#include "twi.h"

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    13d8:	df 93       	push	r29
    13da:	cf 93       	push	r28
    13dc:	00 d0       	rcall	.+0      	; 0x13de <EEPROM_writeByte+0x6>
    13de:	00 d0       	rcall	.+0      	; 0x13e0 <EEPROM_writeByte+0x8>
    13e0:	cd b7       	in	r28, 0x3d	; 61
    13e2:	de b7       	in	r29, 0x3e	; 62
    13e4:	9a 83       	std	Y+2, r25	; 0x02
    13e6:	89 83       	std	Y+1, r24	; 0x01
    13e8:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    13ea:	0e 94 7c 11 	call	0x22f8	; 0x22f8 <TWI_start>
    if (TWI_getStatus() != TWI_START)
    13ee:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <TWI_getStatus>
    13f2:	88 30       	cpi	r24, 0x08	; 8
    13f4:	11 f0       	breq	.+4      	; 0x13fa <EEPROM_writeByte+0x22>
        return ERROR;
    13f6:	1c 82       	std	Y+4, r1	; 0x04
    13f8:	28 c0       	rjmp	.+80     	; 0x144a <EEPROM_writeByte+0x72>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
    13fa:	89 81       	ldd	r24, Y+1	; 0x01
    13fc:	9a 81       	ldd	r25, Y+2	; 0x02
    13fe:	80 70       	andi	r24, 0x00	; 0
    1400:	97 70       	andi	r25, 0x07	; 7
    1402:	88 0f       	add	r24, r24
    1404:	89 2f       	mov	r24, r25
    1406:	88 1f       	adc	r24, r24
    1408:	99 0b       	sbc	r25, r25
    140a:	91 95       	neg	r25
    140c:	80 6a       	ori	r24, 0xA0	; 160
    140e:	0e 94 97 11 	call	0x232e	; 0x232e <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    1412:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <TWI_getStatus>
    1416:	88 31       	cpi	r24, 0x18	; 24
    1418:	11 f0       	breq	.+4      	; 0x141e <EEPROM_writeByte+0x46>
        return ERROR; 
    141a:	1c 82       	std	Y+4, r1	; 0x04
    141c:	16 c0       	rjmp	.+44     	; 0x144a <EEPROM_writeByte+0x72>
		 
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    141e:	89 81       	ldd	r24, Y+1	; 0x01
    1420:	0e 94 97 11 	call	0x232e	; 0x232e <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    1424:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <TWI_getStatus>
    1428:	88 32       	cpi	r24, 0x28	; 40
    142a:	11 f0       	breq	.+4      	; 0x1430 <EEPROM_writeByte+0x58>
        return ERROR;
    142c:	1c 82       	std	Y+4, r1	; 0x04
    142e:	0d c0       	rjmp	.+26     	; 0x144a <EEPROM_writeByte+0x72>
		
    /* write byte to eeprom */
    TWI_writeByte(u8data);
    1430:	8b 81       	ldd	r24, Y+3	; 0x03
    1432:	0e 94 97 11 	call	0x232e	; 0x232e <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    1436:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <TWI_getStatus>
    143a:	88 32       	cpi	r24, 0x28	; 40
    143c:	11 f0       	breq	.+4      	; 0x1442 <EEPROM_writeByte+0x6a>
        return ERROR;
    143e:	1c 82       	std	Y+4, r1	; 0x04
    1440:	04 c0       	rjmp	.+8      	; 0x144a <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
    1442:	0e 94 8c 11 	call	0x2318	; 0x2318 <TWI_stop>
	
    return SUCCESS;
    1446:	81 e0       	ldi	r24, 0x01	; 1
    1448:	8c 83       	std	Y+4, r24	; 0x04
    144a:	8c 81       	ldd	r24, Y+4	; 0x04
}
    144c:	0f 90       	pop	r0
    144e:	0f 90       	pop	r0
    1450:	0f 90       	pop	r0
    1452:	0f 90       	pop	r0
    1454:	cf 91       	pop	r28
    1456:	df 91       	pop	r29
    1458:	08 95       	ret

0000145a <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    145a:	df 93       	push	r29
    145c:	cf 93       	push	r28
    145e:	00 d0       	rcall	.+0      	; 0x1460 <EEPROM_readByte+0x6>
    1460:	00 d0       	rcall	.+0      	; 0x1462 <EEPROM_readByte+0x8>
    1462:	0f 92       	push	r0
    1464:	cd b7       	in	r28, 0x3d	; 61
    1466:	de b7       	in	r29, 0x3e	; 62
    1468:	9a 83       	std	Y+2, r25	; 0x02
    146a:	89 83       	std	Y+1, r24	; 0x01
    146c:	7c 83       	std	Y+4, r23	; 0x04
    146e:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    1470:	0e 94 7c 11 	call	0x22f8	; 0x22f8 <TWI_start>
    if (TWI_getStatus() != TWI_START)
    1474:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <TWI_getStatus>
    1478:	88 30       	cpi	r24, 0x08	; 8
    147a:	11 f0       	breq	.+4      	; 0x1480 <EEPROM_readByte+0x26>
        return ERROR;
    147c:	1d 82       	std	Y+5, r1	; 0x05
    147e:	44 c0       	rjmp	.+136    	; 0x1508 <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
    1480:	89 81       	ldd	r24, Y+1	; 0x01
    1482:	9a 81       	ldd	r25, Y+2	; 0x02
    1484:	80 70       	andi	r24, 0x00	; 0
    1486:	97 70       	andi	r25, 0x07	; 7
    1488:	88 0f       	add	r24, r24
    148a:	89 2f       	mov	r24, r25
    148c:	88 1f       	adc	r24, r24
    148e:	99 0b       	sbc	r25, r25
    1490:	91 95       	neg	r25
    1492:	80 6a       	ori	r24, 0xA0	; 160
    1494:	0e 94 97 11 	call	0x232e	; 0x232e <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    1498:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <TWI_getStatus>
    149c:	88 31       	cpi	r24, 0x18	; 24
    149e:	11 f0       	breq	.+4      	; 0x14a4 <EEPROM_readByte+0x4a>
        return ERROR;
    14a0:	1d 82       	std	Y+5, r1	; 0x05
    14a2:	32 c0       	rjmp	.+100    	; 0x1508 <EEPROM_readByte+0xae>
		
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    14a4:	89 81       	ldd	r24, Y+1	; 0x01
    14a6:	0e 94 97 11 	call	0x232e	; 0x232e <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    14aa:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <TWI_getStatus>
    14ae:	88 32       	cpi	r24, 0x28	; 40
    14b0:	11 f0       	breq	.+4      	; 0x14b6 <EEPROM_readByte+0x5c>
        return ERROR;
    14b2:	1d 82       	std	Y+5, r1	; 0x05
    14b4:	29 c0       	rjmp	.+82     	; 0x1508 <EEPROM_readByte+0xae>
		
    /* Send the Repeated Start Bit */
    TWI_start();
    14b6:	0e 94 7c 11 	call	0x22f8	; 0x22f8 <TWI_start>
    if (TWI_getStatus() != TWI_REP_START)
    14ba:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <TWI_getStatus>
    14be:	80 31       	cpi	r24, 0x10	; 16
    14c0:	11 f0       	breq	.+4      	; 0x14c6 <EEPROM_readByte+0x6c>
        return ERROR;
    14c2:	1d 82       	std	Y+5, r1	; 0x05
    14c4:	21 c0       	rjmp	.+66     	; 0x1508 <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
    14c6:	89 81       	ldd	r24, Y+1	; 0x01
    14c8:	9a 81       	ldd	r25, Y+2	; 0x02
    14ca:	80 70       	andi	r24, 0x00	; 0
    14cc:	97 70       	andi	r25, 0x07	; 7
    14ce:	88 0f       	add	r24, r24
    14d0:	89 2f       	mov	r24, r25
    14d2:	88 1f       	adc	r24, r24
    14d4:	99 0b       	sbc	r25, r25
    14d6:	91 95       	neg	r25
    14d8:	81 6a       	ori	r24, 0xA1	; 161
    14da:	0e 94 97 11 	call	0x232e	; 0x232e <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
    14de:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <TWI_getStatus>
    14e2:	80 34       	cpi	r24, 0x40	; 64
    14e4:	11 f0       	breq	.+4      	; 0x14ea <EEPROM_readByte+0x90>
        return ERROR;
    14e6:	1d 82       	std	Y+5, r1	; 0x05
    14e8:	0f c0       	rjmp	.+30     	; 0x1508 <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readByteWithNACK();
    14ea:	0e 94 c1 11 	call	0x2382	; 0x2382 <TWI_readByteWithNACK>
    14ee:	eb 81       	ldd	r30, Y+3	; 0x03
    14f0:	fc 81       	ldd	r31, Y+4	; 0x04
    14f2:	80 83       	st	Z, r24
    if (TWI_getStatus() != TWI_MR_DATA_NACK)
    14f4:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <TWI_getStatus>
    14f8:	88 35       	cpi	r24, 0x58	; 88
    14fa:	11 f0       	breq	.+4      	; 0x1500 <EEPROM_readByte+0xa6>
        return ERROR;
    14fc:	1d 82       	std	Y+5, r1	; 0x05
    14fe:	04 c0       	rjmp	.+8      	; 0x1508 <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
    1500:	0e 94 8c 11 	call	0x2318	; 0x2318 <TWI_stop>

    return SUCCESS;
    1504:	81 e0       	ldi	r24, 0x01	; 1
    1506:	8d 83       	std	Y+5, r24	; 0x05
    1508:	8d 81       	ldd	r24, Y+5	; 0x05
}
    150a:	0f 90       	pop	r0
    150c:	0f 90       	pop	r0
    150e:	0f 90       	pop	r0
    1510:	0f 90       	pop	r0
    1512:	0f 90       	pop	r0
    1514:	cf 91       	pop	r28
    1516:	df 91       	pop	r29
    1518:	08 95       	ret

0000151a <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
    151a:	df 93       	push	r29
    151c:	cf 93       	push	r28
    151e:	00 d0       	rcall	.+0      	; 0x1520 <GPIO_setupPinDirection+0x6>
    1520:	00 d0       	rcall	.+0      	; 0x1522 <GPIO_setupPinDirection+0x8>
    1522:	0f 92       	push	r0
    1524:	cd b7       	in	r28, 0x3d	; 61
    1526:	de b7       	in	r29, 0x3e	; 62
    1528:	89 83       	std	Y+1, r24	; 0x01
    152a:	6a 83       	std	Y+2, r22	; 0x02
    152c:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    152e:	8a 81       	ldd	r24, Y+2	; 0x02
    1530:	88 30       	cpi	r24, 0x08	; 8
    1532:	08 f0       	brcs	.+2      	; 0x1536 <GPIO_setupPinDirection+0x1c>
    1534:	d5 c0       	rjmp	.+426    	; 0x16e0 <GPIO_setupPinDirection+0x1c6>
    1536:	89 81       	ldd	r24, Y+1	; 0x01
    1538:	84 30       	cpi	r24, 0x04	; 4
    153a:	08 f0       	brcs	.+2      	; 0x153e <GPIO_setupPinDirection+0x24>
    153c:	d1 c0       	rjmp	.+418    	; 0x16e0 <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    153e:	89 81       	ldd	r24, Y+1	; 0x01
    1540:	28 2f       	mov	r18, r24
    1542:	30 e0       	ldi	r19, 0x00	; 0
    1544:	3d 83       	std	Y+5, r19	; 0x05
    1546:	2c 83       	std	Y+4, r18	; 0x04
    1548:	8c 81       	ldd	r24, Y+4	; 0x04
    154a:	9d 81       	ldd	r25, Y+5	; 0x05
    154c:	81 30       	cpi	r24, 0x01	; 1
    154e:	91 05       	cpc	r25, r1
    1550:	09 f4       	brne	.+2      	; 0x1554 <GPIO_setupPinDirection+0x3a>
    1552:	43 c0       	rjmp	.+134    	; 0x15da <GPIO_setupPinDirection+0xc0>
    1554:	2c 81       	ldd	r18, Y+4	; 0x04
    1556:	3d 81       	ldd	r19, Y+5	; 0x05
    1558:	22 30       	cpi	r18, 0x02	; 2
    155a:	31 05       	cpc	r19, r1
    155c:	2c f4       	brge	.+10     	; 0x1568 <GPIO_setupPinDirection+0x4e>
    155e:	8c 81       	ldd	r24, Y+4	; 0x04
    1560:	9d 81       	ldd	r25, Y+5	; 0x05
    1562:	00 97       	sbiw	r24, 0x00	; 0
    1564:	71 f0       	breq	.+28     	; 0x1582 <GPIO_setupPinDirection+0x68>
    1566:	bc c0       	rjmp	.+376    	; 0x16e0 <GPIO_setupPinDirection+0x1c6>
    1568:	2c 81       	ldd	r18, Y+4	; 0x04
    156a:	3d 81       	ldd	r19, Y+5	; 0x05
    156c:	22 30       	cpi	r18, 0x02	; 2
    156e:	31 05       	cpc	r19, r1
    1570:	09 f4       	brne	.+2      	; 0x1574 <GPIO_setupPinDirection+0x5a>
    1572:	5f c0       	rjmp	.+190    	; 0x1632 <GPIO_setupPinDirection+0x118>
    1574:	8c 81       	ldd	r24, Y+4	; 0x04
    1576:	9d 81       	ldd	r25, Y+5	; 0x05
    1578:	83 30       	cpi	r24, 0x03	; 3
    157a:	91 05       	cpc	r25, r1
    157c:	09 f4       	brne	.+2      	; 0x1580 <GPIO_setupPinDirection+0x66>
    157e:	85 c0       	rjmp	.+266    	; 0x168a <GPIO_setupPinDirection+0x170>
    1580:	af c0       	rjmp	.+350    	; 0x16e0 <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
    1582:	8b 81       	ldd	r24, Y+3	; 0x03
    1584:	81 30       	cpi	r24, 0x01	; 1
    1586:	a1 f4       	brne	.+40     	; 0x15b0 <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
    1588:	aa e3       	ldi	r26, 0x3A	; 58
    158a:	b0 e0       	ldi	r27, 0x00	; 0
    158c:	ea e3       	ldi	r30, 0x3A	; 58
    158e:	f0 e0       	ldi	r31, 0x00	; 0
    1590:	80 81       	ld	r24, Z
    1592:	48 2f       	mov	r20, r24
    1594:	8a 81       	ldd	r24, Y+2	; 0x02
    1596:	28 2f       	mov	r18, r24
    1598:	30 e0       	ldi	r19, 0x00	; 0
    159a:	81 e0       	ldi	r24, 0x01	; 1
    159c:	90 e0       	ldi	r25, 0x00	; 0
    159e:	02 2e       	mov	r0, r18
    15a0:	02 c0       	rjmp	.+4      	; 0x15a6 <GPIO_setupPinDirection+0x8c>
    15a2:	88 0f       	add	r24, r24
    15a4:	99 1f       	adc	r25, r25
    15a6:	0a 94       	dec	r0
    15a8:	e2 f7       	brpl	.-8      	; 0x15a2 <GPIO_setupPinDirection+0x88>
    15aa:	84 2b       	or	r24, r20
    15ac:	8c 93       	st	X, r24
    15ae:	98 c0       	rjmp	.+304    	; 0x16e0 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
    15b0:	aa e3       	ldi	r26, 0x3A	; 58
    15b2:	b0 e0       	ldi	r27, 0x00	; 0
    15b4:	ea e3       	ldi	r30, 0x3A	; 58
    15b6:	f0 e0       	ldi	r31, 0x00	; 0
    15b8:	80 81       	ld	r24, Z
    15ba:	48 2f       	mov	r20, r24
    15bc:	8a 81       	ldd	r24, Y+2	; 0x02
    15be:	28 2f       	mov	r18, r24
    15c0:	30 e0       	ldi	r19, 0x00	; 0
    15c2:	81 e0       	ldi	r24, 0x01	; 1
    15c4:	90 e0       	ldi	r25, 0x00	; 0
    15c6:	02 2e       	mov	r0, r18
    15c8:	02 c0       	rjmp	.+4      	; 0x15ce <GPIO_setupPinDirection+0xb4>
    15ca:	88 0f       	add	r24, r24
    15cc:	99 1f       	adc	r25, r25
    15ce:	0a 94       	dec	r0
    15d0:	e2 f7       	brpl	.-8      	; 0x15ca <GPIO_setupPinDirection+0xb0>
    15d2:	80 95       	com	r24
    15d4:	84 23       	and	r24, r20
    15d6:	8c 93       	st	X, r24
    15d8:	83 c0       	rjmp	.+262    	; 0x16e0 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
    15da:	8b 81       	ldd	r24, Y+3	; 0x03
    15dc:	81 30       	cpi	r24, 0x01	; 1
    15de:	a1 f4       	brne	.+40     	; 0x1608 <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
    15e0:	a7 e3       	ldi	r26, 0x37	; 55
    15e2:	b0 e0       	ldi	r27, 0x00	; 0
    15e4:	e7 e3       	ldi	r30, 0x37	; 55
    15e6:	f0 e0       	ldi	r31, 0x00	; 0
    15e8:	80 81       	ld	r24, Z
    15ea:	48 2f       	mov	r20, r24
    15ec:	8a 81       	ldd	r24, Y+2	; 0x02
    15ee:	28 2f       	mov	r18, r24
    15f0:	30 e0       	ldi	r19, 0x00	; 0
    15f2:	81 e0       	ldi	r24, 0x01	; 1
    15f4:	90 e0       	ldi	r25, 0x00	; 0
    15f6:	02 2e       	mov	r0, r18
    15f8:	02 c0       	rjmp	.+4      	; 0x15fe <GPIO_setupPinDirection+0xe4>
    15fa:	88 0f       	add	r24, r24
    15fc:	99 1f       	adc	r25, r25
    15fe:	0a 94       	dec	r0
    1600:	e2 f7       	brpl	.-8      	; 0x15fa <GPIO_setupPinDirection+0xe0>
    1602:	84 2b       	or	r24, r20
    1604:	8c 93       	st	X, r24
    1606:	6c c0       	rjmp	.+216    	; 0x16e0 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
    1608:	a7 e3       	ldi	r26, 0x37	; 55
    160a:	b0 e0       	ldi	r27, 0x00	; 0
    160c:	e7 e3       	ldi	r30, 0x37	; 55
    160e:	f0 e0       	ldi	r31, 0x00	; 0
    1610:	80 81       	ld	r24, Z
    1612:	48 2f       	mov	r20, r24
    1614:	8a 81       	ldd	r24, Y+2	; 0x02
    1616:	28 2f       	mov	r18, r24
    1618:	30 e0       	ldi	r19, 0x00	; 0
    161a:	81 e0       	ldi	r24, 0x01	; 1
    161c:	90 e0       	ldi	r25, 0x00	; 0
    161e:	02 2e       	mov	r0, r18
    1620:	02 c0       	rjmp	.+4      	; 0x1626 <GPIO_setupPinDirection+0x10c>
    1622:	88 0f       	add	r24, r24
    1624:	99 1f       	adc	r25, r25
    1626:	0a 94       	dec	r0
    1628:	e2 f7       	brpl	.-8      	; 0x1622 <GPIO_setupPinDirection+0x108>
    162a:	80 95       	com	r24
    162c:	84 23       	and	r24, r20
    162e:	8c 93       	st	X, r24
    1630:	57 c0       	rjmp	.+174    	; 0x16e0 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
    1632:	8b 81       	ldd	r24, Y+3	; 0x03
    1634:	81 30       	cpi	r24, 0x01	; 1
    1636:	a1 f4       	brne	.+40     	; 0x1660 <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
    1638:	a4 e3       	ldi	r26, 0x34	; 52
    163a:	b0 e0       	ldi	r27, 0x00	; 0
    163c:	e4 e3       	ldi	r30, 0x34	; 52
    163e:	f0 e0       	ldi	r31, 0x00	; 0
    1640:	80 81       	ld	r24, Z
    1642:	48 2f       	mov	r20, r24
    1644:	8a 81       	ldd	r24, Y+2	; 0x02
    1646:	28 2f       	mov	r18, r24
    1648:	30 e0       	ldi	r19, 0x00	; 0
    164a:	81 e0       	ldi	r24, 0x01	; 1
    164c:	90 e0       	ldi	r25, 0x00	; 0
    164e:	02 2e       	mov	r0, r18
    1650:	02 c0       	rjmp	.+4      	; 0x1656 <GPIO_setupPinDirection+0x13c>
    1652:	88 0f       	add	r24, r24
    1654:	99 1f       	adc	r25, r25
    1656:	0a 94       	dec	r0
    1658:	e2 f7       	brpl	.-8      	; 0x1652 <GPIO_setupPinDirection+0x138>
    165a:	84 2b       	or	r24, r20
    165c:	8c 93       	st	X, r24
    165e:	40 c0       	rjmp	.+128    	; 0x16e0 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
    1660:	a4 e3       	ldi	r26, 0x34	; 52
    1662:	b0 e0       	ldi	r27, 0x00	; 0
    1664:	e4 e3       	ldi	r30, 0x34	; 52
    1666:	f0 e0       	ldi	r31, 0x00	; 0
    1668:	80 81       	ld	r24, Z
    166a:	48 2f       	mov	r20, r24
    166c:	8a 81       	ldd	r24, Y+2	; 0x02
    166e:	28 2f       	mov	r18, r24
    1670:	30 e0       	ldi	r19, 0x00	; 0
    1672:	81 e0       	ldi	r24, 0x01	; 1
    1674:	90 e0       	ldi	r25, 0x00	; 0
    1676:	02 2e       	mov	r0, r18
    1678:	02 c0       	rjmp	.+4      	; 0x167e <GPIO_setupPinDirection+0x164>
    167a:	88 0f       	add	r24, r24
    167c:	99 1f       	adc	r25, r25
    167e:	0a 94       	dec	r0
    1680:	e2 f7       	brpl	.-8      	; 0x167a <GPIO_setupPinDirection+0x160>
    1682:	80 95       	com	r24
    1684:	84 23       	and	r24, r20
    1686:	8c 93       	st	X, r24
    1688:	2b c0       	rjmp	.+86     	; 0x16e0 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
    168a:	8b 81       	ldd	r24, Y+3	; 0x03
    168c:	81 30       	cpi	r24, 0x01	; 1
    168e:	a1 f4       	brne	.+40     	; 0x16b8 <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
    1690:	a1 e3       	ldi	r26, 0x31	; 49
    1692:	b0 e0       	ldi	r27, 0x00	; 0
    1694:	e1 e3       	ldi	r30, 0x31	; 49
    1696:	f0 e0       	ldi	r31, 0x00	; 0
    1698:	80 81       	ld	r24, Z
    169a:	48 2f       	mov	r20, r24
    169c:	8a 81       	ldd	r24, Y+2	; 0x02
    169e:	28 2f       	mov	r18, r24
    16a0:	30 e0       	ldi	r19, 0x00	; 0
    16a2:	81 e0       	ldi	r24, 0x01	; 1
    16a4:	90 e0       	ldi	r25, 0x00	; 0
    16a6:	02 2e       	mov	r0, r18
    16a8:	02 c0       	rjmp	.+4      	; 0x16ae <GPIO_setupPinDirection+0x194>
    16aa:	88 0f       	add	r24, r24
    16ac:	99 1f       	adc	r25, r25
    16ae:	0a 94       	dec	r0
    16b0:	e2 f7       	brpl	.-8      	; 0x16aa <GPIO_setupPinDirection+0x190>
    16b2:	84 2b       	or	r24, r20
    16b4:	8c 93       	st	X, r24
    16b6:	14 c0       	rjmp	.+40     	; 0x16e0 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
    16b8:	a1 e3       	ldi	r26, 0x31	; 49
    16ba:	b0 e0       	ldi	r27, 0x00	; 0
    16bc:	e1 e3       	ldi	r30, 0x31	; 49
    16be:	f0 e0       	ldi	r31, 0x00	; 0
    16c0:	80 81       	ld	r24, Z
    16c2:	48 2f       	mov	r20, r24
    16c4:	8a 81       	ldd	r24, Y+2	; 0x02
    16c6:	28 2f       	mov	r18, r24
    16c8:	30 e0       	ldi	r19, 0x00	; 0
    16ca:	81 e0       	ldi	r24, 0x01	; 1
    16cc:	90 e0       	ldi	r25, 0x00	; 0
    16ce:	02 2e       	mov	r0, r18
    16d0:	02 c0       	rjmp	.+4      	; 0x16d6 <GPIO_setupPinDirection+0x1bc>
    16d2:	88 0f       	add	r24, r24
    16d4:	99 1f       	adc	r25, r25
    16d6:	0a 94       	dec	r0
    16d8:	e2 f7       	brpl	.-8      	; 0x16d2 <GPIO_setupPinDirection+0x1b8>
    16da:	80 95       	com	r24
    16dc:	84 23       	and	r24, r20
    16de:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    16e0:	0f 90       	pop	r0
    16e2:	0f 90       	pop	r0
    16e4:	0f 90       	pop	r0
    16e6:	0f 90       	pop	r0
    16e8:	0f 90       	pop	r0
    16ea:	cf 91       	pop	r28
    16ec:	df 91       	pop	r29
    16ee:	08 95       	ret

000016f0 <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    16f0:	df 93       	push	r29
    16f2:	cf 93       	push	r28
    16f4:	00 d0       	rcall	.+0      	; 0x16f6 <GPIO_writePin+0x6>
    16f6:	00 d0       	rcall	.+0      	; 0x16f8 <GPIO_writePin+0x8>
    16f8:	0f 92       	push	r0
    16fa:	cd b7       	in	r28, 0x3d	; 61
    16fc:	de b7       	in	r29, 0x3e	; 62
    16fe:	89 83       	std	Y+1, r24	; 0x01
    1700:	6a 83       	std	Y+2, r22	; 0x02
    1702:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1704:	8a 81       	ldd	r24, Y+2	; 0x02
    1706:	88 30       	cpi	r24, 0x08	; 8
    1708:	08 f0       	brcs	.+2      	; 0x170c <GPIO_writePin+0x1c>
    170a:	d5 c0       	rjmp	.+426    	; 0x18b6 <GPIO_writePin+0x1c6>
    170c:	89 81       	ldd	r24, Y+1	; 0x01
    170e:	84 30       	cpi	r24, 0x04	; 4
    1710:	08 f0       	brcs	.+2      	; 0x1714 <GPIO_writePin+0x24>
    1712:	d1 c0       	rjmp	.+418    	; 0x18b6 <GPIO_writePin+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Write the pin value as required */
		switch(port_num)
    1714:	89 81       	ldd	r24, Y+1	; 0x01
    1716:	28 2f       	mov	r18, r24
    1718:	30 e0       	ldi	r19, 0x00	; 0
    171a:	3d 83       	std	Y+5, r19	; 0x05
    171c:	2c 83       	std	Y+4, r18	; 0x04
    171e:	8c 81       	ldd	r24, Y+4	; 0x04
    1720:	9d 81       	ldd	r25, Y+5	; 0x05
    1722:	81 30       	cpi	r24, 0x01	; 1
    1724:	91 05       	cpc	r25, r1
    1726:	09 f4       	brne	.+2      	; 0x172a <GPIO_writePin+0x3a>
    1728:	43 c0       	rjmp	.+134    	; 0x17b0 <GPIO_writePin+0xc0>
    172a:	2c 81       	ldd	r18, Y+4	; 0x04
    172c:	3d 81       	ldd	r19, Y+5	; 0x05
    172e:	22 30       	cpi	r18, 0x02	; 2
    1730:	31 05       	cpc	r19, r1
    1732:	2c f4       	brge	.+10     	; 0x173e <GPIO_writePin+0x4e>
    1734:	8c 81       	ldd	r24, Y+4	; 0x04
    1736:	9d 81       	ldd	r25, Y+5	; 0x05
    1738:	00 97       	sbiw	r24, 0x00	; 0
    173a:	71 f0       	breq	.+28     	; 0x1758 <GPIO_writePin+0x68>
    173c:	bc c0       	rjmp	.+376    	; 0x18b6 <GPIO_writePin+0x1c6>
    173e:	2c 81       	ldd	r18, Y+4	; 0x04
    1740:	3d 81       	ldd	r19, Y+5	; 0x05
    1742:	22 30       	cpi	r18, 0x02	; 2
    1744:	31 05       	cpc	r19, r1
    1746:	09 f4       	brne	.+2      	; 0x174a <GPIO_writePin+0x5a>
    1748:	5f c0       	rjmp	.+190    	; 0x1808 <GPIO_writePin+0x118>
    174a:	8c 81       	ldd	r24, Y+4	; 0x04
    174c:	9d 81       	ldd	r25, Y+5	; 0x05
    174e:	83 30       	cpi	r24, 0x03	; 3
    1750:	91 05       	cpc	r25, r1
    1752:	09 f4       	brne	.+2      	; 0x1756 <GPIO_writePin+0x66>
    1754:	85 c0       	rjmp	.+266    	; 0x1860 <GPIO_writePin+0x170>
    1756:	af c0       	rjmp	.+350    	; 0x18b6 <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value == LOGIC_HIGH)
    1758:	8b 81       	ldd	r24, Y+3	; 0x03
    175a:	81 30       	cpi	r24, 0x01	; 1
    175c:	a1 f4       	brne	.+40     	; 0x1786 <GPIO_writePin+0x96>
			{
				SET_BIT(PORTA,pin_num);
    175e:	ab e3       	ldi	r26, 0x3B	; 59
    1760:	b0 e0       	ldi	r27, 0x00	; 0
    1762:	eb e3       	ldi	r30, 0x3B	; 59
    1764:	f0 e0       	ldi	r31, 0x00	; 0
    1766:	80 81       	ld	r24, Z
    1768:	48 2f       	mov	r20, r24
    176a:	8a 81       	ldd	r24, Y+2	; 0x02
    176c:	28 2f       	mov	r18, r24
    176e:	30 e0       	ldi	r19, 0x00	; 0
    1770:	81 e0       	ldi	r24, 0x01	; 1
    1772:	90 e0       	ldi	r25, 0x00	; 0
    1774:	02 2e       	mov	r0, r18
    1776:	02 c0       	rjmp	.+4      	; 0x177c <GPIO_writePin+0x8c>
    1778:	88 0f       	add	r24, r24
    177a:	99 1f       	adc	r25, r25
    177c:	0a 94       	dec	r0
    177e:	e2 f7       	brpl	.-8      	; 0x1778 <GPIO_writePin+0x88>
    1780:	84 2b       	or	r24, r20
    1782:	8c 93       	st	X, r24
    1784:	98 c0       	rjmp	.+304    	; 0x18b6 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTA,pin_num);
    1786:	ab e3       	ldi	r26, 0x3B	; 59
    1788:	b0 e0       	ldi	r27, 0x00	; 0
    178a:	eb e3       	ldi	r30, 0x3B	; 59
    178c:	f0 e0       	ldi	r31, 0x00	; 0
    178e:	80 81       	ld	r24, Z
    1790:	48 2f       	mov	r20, r24
    1792:	8a 81       	ldd	r24, Y+2	; 0x02
    1794:	28 2f       	mov	r18, r24
    1796:	30 e0       	ldi	r19, 0x00	; 0
    1798:	81 e0       	ldi	r24, 0x01	; 1
    179a:	90 e0       	ldi	r25, 0x00	; 0
    179c:	02 2e       	mov	r0, r18
    179e:	02 c0       	rjmp	.+4      	; 0x17a4 <GPIO_writePin+0xb4>
    17a0:	88 0f       	add	r24, r24
    17a2:	99 1f       	adc	r25, r25
    17a4:	0a 94       	dec	r0
    17a6:	e2 f7       	brpl	.-8      	; 0x17a0 <GPIO_writePin+0xb0>
    17a8:	80 95       	com	r24
    17aa:	84 23       	and	r24, r20
    17ac:	8c 93       	st	X, r24
    17ae:	83 c0       	rjmp	.+262    	; 0x18b6 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value == LOGIC_HIGH)
    17b0:	8b 81       	ldd	r24, Y+3	; 0x03
    17b2:	81 30       	cpi	r24, 0x01	; 1
    17b4:	a1 f4       	brne	.+40     	; 0x17de <GPIO_writePin+0xee>
			{
				SET_BIT(PORTB,pin_num);
    17b6:	a8 e3       	ldi	r26, 0x38	; 56
    17b8:	b0 e0       	ldi	r27, 0x00	; 0
    17ba:	e8 e3       	ldi	r30, 0x38	; 56
    17bc:	f0 e0       	ldi	r31, 0x00	; 0
    17be:	80 81       	ld	r24, Z
    17c0:	48 2f       	mov	r20, r24
    17c2:	8a 81       	ldd	r24, Y+2	; 0x02
    17c4:	28 2f       	mov	r18, r24
    17c6:	30 e0       	ldi	r19, 0x00	; 0
    17c8:	81 e0       	ldi	r24, 0x01	; 1
    17ca:	90 e0       	ldi	r25, 0x00	; 0
    17cc:	02 2e       	mov	r0, r18
    17ce:	02 c0       	rjmp	.+4      	; 0x17d4 <GPIO_writePin+0xe4>
    17d0:	88 0f       	add	r24, r24
    17d2:	99 1f       	adc	r25, r25
    17d4:	0a 94       	dec	r0
    17d6:	e2 f7       	brpl	.-8      	; 0x17d0 <GPIO_writePin+0xe0>
    17d8:	84 2b       	or	r24, r20
    17da:	8c 93       	st	X, r24
    17dc:	6c c0       	rjmp	.+216    	; 0x18b6 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTB,pin_num);
    17de:	a8 e3       	ldi	r26, 0x38	; 56
    17e0:	b0 e0       	ldi	r27, 0x00	; 0
    17e2:	e8 e3       	ldi	r30, 0x38	; 56
    17e4:	f0 e0       	ldi	r31, 0x00	; 0
    17e6:	80 81       	ld	r24, Z
    17e8:	48 2f       	mov	r20, r24
    17ea:	8a 81       	ldd	r24, Y+2	; 0x02
    17ec:	28 2f       	mov	r18, r24
    17ee:	30 e0       	ldi	r19, 0x00	; 0
    17f0:	81 e0       	ldi	r24, 0x01	; 1
    17f2:	90 e0       	ldi	r25, 0x00	; 0
    17f4:	02 2e       	mov	r0, r18
    17f6:	02 c0       	rjmp	.+4      	; 0x17fc <GPIO_writePin+0x10c>
    17f8:	88 0f       	add	r24, r24
    17fa:	99 1f       	adc	r25, r25
    17fc:	0a 94       	dec	r0
    17fe:	e2 f7       	brpl	.-8      	; 0x17f8 <GPIO_writePin+0x108>
    1800:	80 95       	com	r24
    1802:	84 23       	and	r24, r20
    1804:	8c 93       	st	X, r24
    1806:	57 c0       	rjmp	.+174    	; 0x18b6 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == LOGIC_HIGH)
    1808:	8b 81       	ldd	r24, Y+3	; 0x03
    180a:	81 30       	cpi	r24, 0x01	; 1
    180c:	a1 f4       	brne	.+40     	; 0x1836 <GPIO_writePin+0x146>
			{
				SET_BIT(PORTC,pin_num);
    180e:	a5 e3       	ldi	r26, 0x35	; 53
    1810:	b0 e0       	ldi	r27, 0x00	; 0
    1812:	e5 e3       	ldi	r30, 0x35	; 53
    1814:	f0 e0       	ldi	r31, 0x00	; 0
    1816:	80 81       	ld	r24, Z
    1818:	48 2f       	mov	r20, r24
    181a:	8a 81       	ldd	r24, Y+2	; 0x02
    181c:	28 2f       	mov	r18, r24
    181e:	30 e0       	ldi	r19, 0x00	; 0
    1820:	81 e0       	ldi	r24, 0x01	; 1
    1822:	90 e0       	ldi	r25, 0x00	; 0
    1824:	02 2e       	mov	r0, r18
    1826:	02 c0       	rjmp	.+4      	; 0x182c <GPIO_writePin+0x13c>
    1828:	88 0f       	add	r24, r24
    182a:	99 1f       	adc	r25, r25
    182c:	0a 94       	dec	r0
    182e:	e2 f7       	brpl	.-8      	; 0x1828 <GPIO_writePin+0x138>
    1830:	84 2b       	or	r24, r20
    1832:	8c 93       	st	X, r24
    1834:	40 c0       	rjmp	.+128    	; 0x18b6 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTC,pin_num);
    1836:	a5 e3       	ldi	r26, 0x35	; 53
    1838:	b0 e0       	ldi	r27, 0x00	; 0
    183a:	e5 e3       	ldi	r30, 0x35	; 53
    183c:	f0 e0       	ldi	r31, 0x00	; 0
    183e:	80 81       	ld	r24, Z
    1840:	48 2f       	mov	r20, r24
    1842:	8a 81       	ldd	r24, Y+2	; 0x02
    1844:	28 2f       	mov	r18, r24
    1846:	30 e0       	ldi	r19, 0x00	; 0
    1848:	81 e0       	ldi	r24, 0x01	; 1
    184a:	90 e0       	ldi	r25, 0x00	; 0
    184c:	02 2e       	mov	r0, r18
    184e:	02 c0       	rjmp	.+4      	; 0x1854 <GPIO_writePin+0x164>
    1850:	88 0f       	add	r24, r24
    1852:	99 1f       	adc	r25, r25
    1854:	0a 94       	dec	r0
    1856:	e2 f7       	brpl	.-8      	; 0x1850 <GPIO_writePin+0x160>
    1858:	80 95       	com	r24
    185a:	84 23       	and	r24, r20
    185c:	8c 93       	st	X, r24
    185e:	2b c0       	rjmp	.+86     	; 0x18b6 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == LOGIC_HIGH)
    1860:	8b 81       	ldd	r24, Y+3	; 0x03
    1862:	81 30       	cpi	r24, 0x01	; 1
    1864:	a1 f4       	brne	.+40     	; 0x188e <GPIO_writePin+0x19e>
			{
				SET_BIT(PORTD,pin_num);
    1866:	a2 e3       	ldi	r26, 0x32	; 50
    1868:	b0 e0       	ldi	r27, 0x00	; 0
    186a:	e2 e3       	ldi	r30, 0x32	; 50
    186c:	f0 e0       	ldi	r31, 0x00	; 0
    186e:	80 81       	ld	r24, Z
    1870:	48 2f       	mov	r20, r24
    1872:	8a 81       	ldd	r24, Y+2	; 0x02
    1874:	28 2f       	mov	r18, r24
    1876:	30 e0       	ldi	r19, 0x00	; 0
    1878:	81 e0       	ldi	r24, 0x01	; 1
    187a:	90 e0       	ldi	r25, 0x00	; 0
    187c:	02 2e       	mov	r0, r18
    187e:	02 c0       	rjmp	.+4      	; 0x1884 <GPIO_writePin+0x194>
    1880:	88 0f       	add	r24, r24
    1882:	99 1f       	adc	r25, r25
    1884:	0a 94       	dec	r0
    1886:	e2 f7       	brpl	.-8      	; 0x1880 <GPIO_writePin+0x190>
    1888:	84 2b       	or	r24, r20
    188a:	8c 93       	st	X, r24
    188c:	14 c0       	rjmp	.+40     	; 0x18b6 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTD,pin_num);
    188e:	a2 e3       	ldi	r26, 0x32	; 50
    1890:	b0 e0       	ldi	r27, 0x00	; 0
    1892:	e2 e3       	ldi	r30, 0x32	; 50
    1894:	f0 e0       	ldi	r31, 0x00	; 0
    1896:	80 81       	ld	r24, Z
    1898:	48 2f       	mov	r20, r24
    189a:	8a 81       	ldd	r24, Y+2	; 0x02
    189c:	28 2f       	mov	r18, r24
    189e:	30 e0       	ldi	r19, 0x00	; 0
    18a0:	81 e0       	ldi	r24, 0x01	; 1
    18a2:	90 e0       	ldi	r25, 0x00	; 0
    18a4:	02 2e       	mov	r0, r18
    18a6:	02 c0       	rjmp	.+4      	; 0x18ac <GPIO_writePin+0x1bc>
    18a8:	88 0f       	add	r24, r24
    18aa:	99 1f       	adc	r25, r25
    18ac:	0a 94       	dec	r0
    18ae:	e2 f7       	brpl	.-8      	; 0x18a8 <GPIO_writePin+0x1b8>
    18b0:	80 95       	com	r24
    18b2:	84 23       	and	r24, r20
    18b4:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    18b6:	0f 90       	pop	r0
    18b8:	0f 90       	pop	r0
    18ba:	0f 90       	pop	r0
    18bc:	0f 90       	pop	r0
    18be:	0f 90       	pop	r0
    18c0:	cf 91       	pop	r28
    18c2:	df 91       	pop	r29
    18c4:	08 95       	ret

000018c6 <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    18c6:	df 93       	push	r29
    18c8:	cf 93       	push	r28
    18ca:	00 d0       	rcall	.+0      	; 0x18cc <GPIO_readPin+0x6>
    18cc:	00 d0       	rcall	.+0      	; 0x18ce <GPIO_readPin+0x8>
    18ce:	0f 92       	push	r0
    18d0:	cd b7       	in	r28, 0x3d	; 61
    18d2:	de b7       	in	r29, 0x3e	; 62
    18d4:	8a 83       	std	Y+2, r24	; 0x02
    18d6:	6b 83       	std	Y+3, r22	; 0x03
	uint8 pin_value = LOGIC_LOW;
    18d8:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    18da:	8b 81       	ldd	r24, Y+3	; 0x03
    18dc:	88 30       	cpi	r24, 0x08	; 8
    18de:	08 f0       	brcs	.+2      	; 0x18e2 <GPIO_readPin+0x1c>
    18e0:	84 c0       	rjmp	.+264    	; 0x19ea <GPIO_readPin+0x124>
    18e2:	8a 81       	ldd	r24, Y+2	; 0x02
    18e4:	84 30       	cpi	r24, 0x04	; 4
    18e6:	08 f0       	brcs	.+2      	; 0x18ea <GPIO_readPin+0x24>
    18e8:	80 c0       	rjmp	.+256    	; 0x19ea <GPIO_readPin+0x124>
		/* Do Nothing */
	}
	else
	{
		/* Read the pin value as required */
		switch(port_num)
    18ea:	8a 81       	ldd	r24, Y+2	; 0x02
    18ec:	28 2f       	mov	r18, r24
    18ee:	30 e0       	ldi	r19, 0x00	; 0
    18f0:	3d 83       	std	Y+5, r19	; 0x05
    18f2:	2c 83       	std	Y+4, r18	; 0x04
    18f4:	4c 81       	ldd	r20, Y+4	; 0x04
    18f6:	5d 81       	ldd	r21, Y+5	; 0x05
    18f8:	41 30       	cpi	r20, 0x01	; 1
    18fa:	51 05       	cpc	r21, r1
    18fc:	79 f1       	breq	.+94     	; 0x195c <GPIO_readPin+0x96>
    18fe:	8c 81       	ldd	r24, Y+4	; 0x04
    1900:	9d 81       	ldd	r25, Y+5	; 0x05
    1902:	82 30       	cpi	r24, 0x02	; 2
    1904:	91 05       	cpc	r25, r1
    1906:	34 f4       	brge	.+12     	; 0x1914 <GPIO_readPin+0x4e>
    1908:	2c 81       	ldd	r18, Y+4	; 0x04
    190a:	3d 81       	ldd	r19, Y+5	; 0x05
    190c:	21 15       	cp	r18, r1
    190e:	31 05       	cpc	r19, r1
    1910:	69 f0       	breq	.+26     	; 0x192c <GPIO_readPin+0x66>
    1912:	6b c0       	rjmp	.+214    	; 0x19ea <GPIO_readPin+0x124>
    1914:	4c 81       	ldd	r20, Y+4	; 0x04
    1916:	5d 81       	ldd	r21, Y+5	; 0x05
    1918:	42 30       	cpi	r20, 0x02	; 2
    191a:	51 05       	cpc	r21, r1
    191c:	b9 f1       	breq	.+110    	; 0x198c <GPIO_readPin+0xc6>
    191e:	8c 81       	ldd	r24, Y+4	; 0x04
    1920:	9d 81       	ldd	r25, Y+5	; 0x05
    1922:	83 30       	cpi	r24, 0x03	; 3
    1924:	91 05       	cpc	r25, r1
    1926:	09 f4       	brne	.+2      	; 0x192a <GPIO_readPin+0x64>
    1928:	49 c0       	rjmp	.+146    	; 0x19bc <GPIO_readPin+0xf6>
    192a:	5f c0       	rjmp	.+190    	; 0x19ea <GPIO_readPin+0x124>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    192c:	e9 e3       	ldi	r30, 0x39	; 57
    192e:	f0 e0       	ldi	r31, 0x00	; 0
    1930:	80 81       	ld	r24, Z
    1932:	28 2f       	mov	r18, r24
    1934:	30 e0       	ldi	r19, 0x00	; 0
    1936:	8b 81       	ldd	r24, Y+3	; 0x03
    1938:	88 2f       	mov	r24, r24
    193a:	90 e0       	ldi	r25, 0x00	; 0
    193c:	a9 01       	movw	r20, r18
    193e:	02 c0       	rjmp	.+4      	; 0x1944 <GPIO_readPin+0x7e>
    1940:	55 95       	asr	r21
    1942:	47 95       	ror	r20
    1944:	8a 95       	dec	r24
    1946:	e2 f7       	brpl	.-8      	; 0x1940 <GPIO_readPin+0x7a>
    1948:	ca 01       	movw	r24, r20
    194a:	81 70       	andi	r24, 0x01	; 1
    194c:	90 70       	andi	r25, 0x00	; 0
    194e:	88 23       	and	r24, r24
    1950:	19 f0       	breq	.+6      	; 0x1958 <GPIO_readPin+0x92>
			{
				pin_value = LOGIC_HIGH;
    1952:	81 e0       	ldi	r24, 0x01	; 1
    1954:	89 83       	std	Y+1, r24	; 0x01
    1956:	49 c0       	rjmp	.+146    	; 0x19ea <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1958:	19 82       	std	Y+1, r1	; 0x01
    195a:	47 c0       	rjmp	.+142    	; 0x19ea <GPIO_readPin+0x124>
			}
			break;
		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    195c:	e6 e3       	ldi	r30, 0x36	; 54
    195e:	f0 e0       	ldi	r31, 0x00	; 0
    1960:	80 81       	ld	r24, Z
    1962:	28 2f       	mov	r18, r24
    1964:	30 e0       	ldi	r19, 0x00	; 0
    1966:	8b 81       	ldd	r24, Y+3	; 0x03
    1968:	88 2f       	mov	r24, r24
    196a:	90 e0       	ldi	r25, 0x00	; 0
    196c:	a9 01       	movw	r20, r18
    196e:	02 c0       	rjmp	.+4      	; 0x1974 <GPIO_readPin+0xae>
    1970:	55 95       	asr	r21
    1972:	47 95       	ror	r20
    1974:	8a 95       	dec	r24
    1976:	e2 f7       	brpl	.-8      	; 0x1970 <GPIO_readPin+0xaa>
    1978:	ca 01       	movw	r24, r20
    197a:	81 70       	andi	r24, 0x01	; 1
    197c:	90 70       	andi	r25, 0x00	; 0
    197e:	88 23       	and	r24, r24
    1980:	19 f0       	breq	.+6      	; 0x1988 <GPIO_readPin+0xc2>
			{
				pin_value = LOGIC_HIGH;
    1982:	81 e0       	ldi	r24, 0x01	; 1
    1984:	89 83       	std	Y+1, r24	; 0x01
    1986:	31 c0       	rjmp	.+98     	; 0x19ea <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1988:	19 82       	std	Y+1, r1	; 0x01
    198a:	2f c0       	rjmp	.+94     	; 0x19ea <GPIO_readPin+0x124>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    198c:	e3 e3       	ldi	r30, 0x33	; 51
    198e:	f0 e0       	ldi	r31, 0x00	; 0
    1990:	80 81       	ld	r24, Z
    1992:	28 2f       	mov	r18, r24
    1994:	30 e0       	ldi	r19, 0x00	; 0
    1996:	8b 81       	ldd	r24, Y+3	; 0x03
    1998:	88 2f       	mov	r24, r24
    199a:	90 e0       	ldi	r25, 0x00	; 0
    199c:	a9 01       	movw	r20, r18
    199e:	02 c0       	rjmp	.+4      	; 0x19a4 <GPIO_readPin+0xde>
    19a0:	55 95       	asr	r21
    19a2:	47 95       	ror	r20
    19a4:	8a 95       	dec	r24
    19a6:	e2 f7       	brpl	.-8      	; 0x19a0 <GPIO_readPin+0xda>
    19a8:	ca 01       	movw	r24, r20
    19aa:	81 70       	andi	r24, 0x01	; 1
    19ac:	90 70       	andi	r25, 0x00	; 0
    19ae:	88 23       	and	r24, r24
    19b0:	19 f0       	breq	.+6      	; 0x19b8 <GPIO_readPin+0xf2>
			{
				pin_value = LOGIC_HIGH;
    19b2:	81 e0       	ldi	r24, 0x01	; 1
    19b4:	89 83       	std	Y+1, r24	; 0x01
    19b6:	19 c0       	rjmp	.+50     	; 0x19ea <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    19b8:	19 82       	std	Y+1, r1	; 0x01
    19ba:	17 c0       	rjmp	.+46     	; 0x19ea <GPIO_readPin+0x124>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    19bc:	e0 e3       	ldi	r30, 0x30	; 48
    19be:	f0 e0       	ldi	r31, 0x00	; 0
    19c0:	80 81       	ld	r24, Z
    19c2:	28 2f       	mov	r18, r24
    19c4:	30 e0       	ldi	r19, 0x00	; 0
    19c6:	8b 81       	ldd	r24, Y+3	; 0x03
    19c8:	88 2f       	mov	r24, r24
    19ca:	90 e0       	ldi	r25, 0x00	; 0
    19cc:	a9 01       	movw	r20, r18
    19ce:	02 c0       	rjmp	.+4      	; 0x19d4 <GPIO_readPin+0x10e>
    19d0:	55 95       	asr	r21
    19d2:	47 95       	ror	r20
    19d4:	8a 95       	dec	r24
    19d6:	e2 f7       	brpl	.-8      	; 0x19d0 <GPIO_readPin+0x10a>
    19d8:	ca 01       	movw	r24, r20
    19da:	81 70       	andi	r24, 0x01	; 1
    19dc:	90 70       	andi	r25, 0x00	; 0
    19de:	88 23       	and	r24, r24
    19e0:	19 f0       	breq	.+6      	; 0x19e8 <GPIO_readPin+0x122>
			{
				pin_value = LOGIC_HIGH;
    19e2:	81 e0       	ldi	r24, 0x01	; 1
    19e4:	89 83       	std	Y+1, r24	; 0x01
    19e6:	01 c0       	rjmp	.+2      	; 0x19ea <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    19e8:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}

	return pin_value;
    19ea:	89 81       	ldd	r24, Y+1	; 0x01
}
    19ec:	0f 90       	pop	r0
    19ee:	0f 90       	pop	r0
    19f0:	0f 90       	pop	r0
    19f2:	0f 90       	pop	r0
    19f4:	0f 90       	pop	r0
    19f6:	cf 91       	pop	r28
    19f8:	df 91       	pop	r29
    19fa:	08 95       	ret

000019fc <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    19fc:	df 93       	push	r29
    19fe:	cf 93       	push	r28
    1a00:	00 d0       	rcall	.+0      	; 0x1a02 <GPIO_setupPortDirection+0x6>
    1a02:	00 d0       	rcall	.+0      	; 0x1a04 <GPIO_setupPortDirection+0x8>
    1a04:	cd b7       	in	r28, 0x3d	; 61
    1a06:	de b7       	in	r29, 0x3e	; 62
    1a08:	89 83       	std	Y+1, r24	; 0x01
    1a0a:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1a0c:	89 81       	ldd	r24, Y+1	; 0x01
    1a0e:	84 30       	cpi	r24, 0x04	; 4
    1a10:	90 f5       	brcc	.+100    	; 0x1a76 <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    1a12:	89 81       	ldd	r24, Y+1	; 0x01
    1a14:	28 2f       	mov	r18, r24
    1a16:	30 e0       	ldi	r19, 0x00	; 0
    1a18:	3c 83       	std	Y+4, r19	; 0x04
    1a1a:	2b 83       	std	Y+3, r18	; 0x03
    1a1c:	8b 81       	ldd	r24, Y+3	; 0x03
    1a1e:	9c 81       	ldd	r25, Y+4	; 0x04
    1a20:	81 30       	cpi	r24, 0x01	; 1
    1a22:	91 05       	cpc	r25, r1
    1a24:	d1 f0       	breq	.+52     	; 0x1a5a <GPIO_setupPortDirection+0x5e>
    1a26:	2b 81       	ldd	r18, Y+3	; 0x03
    1a28:	3c 81       	ldd	r19, Y+4	; 0x04
    1a2a:	22 30       	cpi	r18, 0x02	; 2
    1a2c:	31 05       	cpc	r19, r1
    1a2e:	2c f4       	brge	.+10     	; 0x1a3a <GPIO_setupPortDirection+0x3e>
    1a30:	8b 81       	ldd	r24, Y+3	; 0x03
    1a32:	9c 81       	ldd	r25, Y+4	; 0x04
    1a34:	00 97       	sbiw	r24, 0x00	; 0
    1a36:	61 f0       	breq	.+24     	; 0x1a50 <GPIO_setupPortDirection+0x54>
    1a38:	1e c0       	rjmp	.+60     	; 0x1a76 <GPIO_setupPortDirection+0x7a>
    1a3a:	2b 81       	ldd	r18, Y+3	; 0x03
    1a3c:	3c 81       	ldd	r19, Y+4	; 0x04
    1a3e:	22 30       	cpi	r18, 0x02	; 2
    1a40:	31 05       	cpc	r19, r1
    1a42:	81 f0       	breq	.+32     	; 0x1a64 <GPIO_setupPortDirection+0x68>
    1a44:	8b 81       	ldd	r24, Y+3	; 0x03
    1a46:	9c 81       	ldd	r25, Y+4	; 0x04
    1a48:	83 30       	cpi	r24, 0x03	; 3
    1a4a:	91 05       	cpc	r25, r1
    1a4c:	81 f0       	breq	.+32     	; 0x1a6e <GPIO_setupPortDirection+0x72>
    1a4e:	13 c0       	rjmp	.+38     	; 0x1a76 <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    1a50:	ea e3       	ldi	r30, 0x3A	; 58
    1a52:	f0 e0       	ldi	r31, 0x00	; 0
    1a54:	8a 81       	ldd	r24, Y+2	; 0x02
    1a56:	80 83       	st	Z, r24
    1a58:	0e c0       	rjmp	.+28     	; 0x1a76 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    1a5a:	e7 e3       	ldi	r30, 0x37	; 55
    1a5c:	f0 e0       	ldi	r31, 0x00	; 0
    1a5e:	8a 81       	ldd	r24, Y+2	; 0x02
    1a60:	80 83       	st	Z, r24
    1a62:	09 c0       	rjmp	.+18     	; 0x1a76 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    1a64:	e4 e3       	ldi	r30, 0x34	; 52
    1a66:	f0 e0       	ldi	r31, 0x00	; 0
    1a68:	8a 81       	ldd	r24, Y+2	; 0x02
    1a6a:	80 83       	st	Z, r24
    1a6c:	04 c0       	rjmp	.+8      	; 0x1a76 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    1a6e:	e1 e3       	ldi	r30, 0x31	; 49
    1a70:	f0 e0       	ldi	r31, 0x00	; 0
    1a72:	8a 81       	ldd	r24, Y+2	; 0x02
    1a74:	80 83       	st	Z, r24
			break;
		}
	}
}
    1a76:	0f 90       	pop	r0
    1a78:	0f 90       	pop	r0
    1a7a:	0f 90       	pop	r0
    1a7c:	0f 90       	pop	r0
    1a7e:	cf 91       	pop	r28
    1a80:	df 91       	pop	r29
    1a82:	08 95       	ret

00001a84 <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    1a84:	df 93       	push	r29
    1a86:	cf 93       	push	r28
    1a88:	00 d0       	rcall	.+0      	; 0x1a8a <GPIO_writePort+0x6>
    1a8a:	00 d0       	rcall	.+0      	; 0x1a8c <GPIO_writePort+0x8>
    1a8c:	cd b7       	in	r28, 0x3d	; 61
    1a8e:	de b7       	in	r29, 0x3e	; 62
    1a90:	89 83       	std	Y+1, r24	; 0x01
    1a92:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1a94:	89 81       	ldd	r24, Y+1	; 0x01
    1a96:	84 30       	cpi	r24, 0x04	; 4
    1a98:	90 f5       	brcc	.+100    	; 0x1afe <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Write the port value as required */
		switch(port_num)
    1a9a:	89 81       	ldd	r24, Y+1	; 0x01
    1a9c:	28 2f       	mov	r18, r24
    1a9e:	30 e0       	ldi	r19, 0x00	; 0
    1aa0:	3c 83       	std	Y+4, r19	; 0x04
    1aa2:	2b 83       	std	Y+3, r18	; 0x03
    1aa4:	8b 81       	ldd	r24, Y+3	; 0x03
    1aa6:	9c 81       	ldd	r25, Y+4	; 0x04
    1aa8:	81 30       	cpi	r24, 0x01	; 1
    1aaa:	91 05       	cpc	r25, r1
    1aac:	d1 f0       	breq	.+52     	; 0x1ae2 <GPIO_writePort+0x5e>
    1aae:	2b 81       	ldd	r18, Y+3	; 0x03
    1ab0:	3c 81       	ldd	r19, Y+4	; 0x04
    1ab2:	22 30       	cpi	r18, 0x02	; 2
    1ab4:	31 05       	cpc	r19, r1
    1ab6:	2c f4       	brge	.+10     	; 0x1ac2 <GPIO_writePort+0x3e>
    1ab8:	8b 81       	ldd	r24, Y+3	; 0x03
    1aba:	9c 81       	ldd	r25, Y+4	; 0x04
    1abc:	00 97       	sbiw	r24, 0x00	; 0
    1abe:	61 f0       	breq	.+24     	; 0x1ad8 <GPIO_writePort+0x54>
    1ac0:	1e c0       	rjmp	.+60     	; 0x1afe <GPIO_writePort+0x7a>
    1ac2:	2b 81       	ldd	r18, Y+3	; 0x03
    1ac4:	3c 81       	ldd	r19, Y+4	; 0x04
    1ac6:	22 30       	cpi	r18, 0x02	; 2
    1ac8:	31 05       	cpc	r19, r1
    1aca:	81 f0       	breq	.+32     	; 0x1aec <GPIO_writePort+0x68>
    1acc:	8b 81       	ldd	r24, Y+3	; 0x03
    1ace:	9c 81       	ldd	r25, Y+4	; 0x04
    1ad0:	83 30       	cpi	r24, 0x03	; 3
    1ad2:	91 05       	cpc	r25, r1
    1ad4:	81 f0       	breq	.+32     	; 0x1af6 <GPIO_writePort+0x72>
    1ad6:	13 c0       	rjmp	.+38     	; 0x1afe <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    1ad8:	eb e3       	ldi	r30, 0x3B	; 59
    1ada:	f0 e0       	ldi	r31, 0x00	; 0
    1adc:	8a 81       	ldd	r24, Y+2	; 0x02
    1ade:	80 83       	st	Z, r24
    1ae0:	0e c0       	rjmp	.+28     	; 0x1afe <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    1ae2:	e8 e3       	ldi	r30, 0x38	; 56
    1ae4:	f0 e0       	ldi	r31, 0x00	; 0
    1ae6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ae8:	80 83       	st	Z, r24
    1aea:	09 c0       	rjmp	.+18     	; 0x1afe <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    1aec:	e5 e3       	ldi	r30, 0x35	; 53
    1aee:	f0 e0       	ldi	r31, 0x00	; 0
    1af0:	8a 81       	ldd	r24, Y+2	; 0x02
    1af2:	80 83       	st	Z, r24
    1af4:	04 c0       	rjmp	.+8      	; 0x1afe <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    1af6:	e2 e3       	ldi	r30, 0x32	; 50
    1af8:	f0 e0       	ldi	r31, 0x00	; 0
    1afa:	8a 81       	ldd	r24, Y+2	; 0x02
    1afc:	80 83       	st	Z, r24
			break;
		}
	}
}
    1afe:	0f 90       	pop	r0
    1b00:	0f 90       	pop	r0
    1b02:	0f 90       	pop	r0
    1b04:	0f 90       	pop	r0
    1b06:	cf 91       	pop	r28
    1b08:	df 91       	pop	r29
    1b0a:	08 95       	ret

00001b0c <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    1b0c:	df 93       	push	r29
    1b0e:	cf 93       	push	r28
    1b10:	00 d0       	rcall	.+0      	; 0x1b12 <GPIO_readPort+0x6>
    1b12:	00 d0       	rcall	.+0      	; 0x1b14 <GPIO_readPort+0x8>
    1b14:	cd b7       	in	r28, 0x3d	; 61
    1b16:	de b7       	in	r29, 0x3e	; 62
    1b18:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value = LOGIC_LOW;
    1b1a:	19 82       	std	Y+1, r1	; 0x01

	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1b1c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b1e:	84 30       	cpi	r24, 0x04	; 4
    1b20:	90 f5       	brcc	.+100    	; 0x1b86 <GPIO_readPort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Read the port value as required */
		switch(port_num)
    1b22:	8a 81       	ldd	r24, Y+2	; 0x02
    1b24:	28 2f       	mov	r18, r24
    1b26:	30 e0       	ldi	r19, 0x00	; 0
    1b28:	3c 83       	std	Y+4, r19	; 0x04
    1b2a:	2b 83       	std	Y+3, r18	; 0x03
    1b2c:	8b 81       	ldd	r24, Y+3	; 0x03
    1b2e:	9c 81       	ldd	r25, Y+4	; 0x04
    1b30:	81 30       	cpi	r24, 0x01	; 1
    1b32:	91 05       	cpc	r25, r1
    1b34:	d1 f0       	breq	.+52     	; 0x1b6a <GPIO_readPort+0x5e>
    1b36:	2b 81       	ldd	r18, Y+3	; 0x03
    1b38:	3c 81       	ldd	r19, Y+4	; 0x04
    1b3a:	22 30       	cpi	r18, 0x02	; 2
    1b3c:	31 05       	cpc	r19, r1
    1b3e:	2c f4       	brge	.+10     	; 0x1b4a <GPIO_readPort+0x3e>
    1b40:	8b 81       	ldd	r24, Y+3	; 0x03
    1b42:	9c 81       	ldd	r25, Y+4	; 0x04
    1b44:	00 97       	sbiw	r24, 0x00	; 0
    1b46:	61 f0       	breq	.+24     	; 0x1b60 <GPIO_readPort+0x54>
    1b48:	1e c0       	rjmp	.+60     	; 0x1b86 <GPIO_readPort+0x7a>
    1b4a:	2b 81       	ldd	r18, Y+3	; 0x03
    1b4c:	3c 81       	ldd	r19, Y+4	; 0x04
    1b4e:	22 30       	cpi	r18, 0x02	; 2
    1b50:	31 05       	cpc	r19, r1
    1b52:	81 f0       	breq	.+32     	; 0x1b74 <GPIO_readPort+0x68>
    1b54:	8b 81       	ldd	r24, Y+3	; 0x03
    1b56:	9c 81       	ldd	r25, Y+4	; 0x04
    1b58:	83 30       	cpi	r24, 0x03	; 3
    1b5a:	91 05       	cpc	r25, r1
    1b5c:	81 f0       	breq	.+32     	; 0x1b7e <GPIO_readPort+0x72>
    1b5e:	13 c0       	rjmp	.+38     	; 0x1b86 <GPIO_readPort+0x7a>
		{
		case PORTA_ID:
			value = PINA;
    1b60:	e9 e3       	ldi	r30, 0x39	; 57
    1b62:	f0 e0       	ldi	r31, 0x00	; 0
    1b64:	80 81       	ld	r24, Z
    1b66:	89 83       	std	Y+1, r24	; 0x01
    1b68:	0e c0       	rjmp	.+28     	; 0x1b86 <GPIO_readPort+0x7a>
			break;
		case PORTB_ID:
			value = PINB;
    1b6a:	e6 e3       	ldi	r30, 0x36	; 54
    1b6c:	f0 e0       	ldi	r31, 0x00	; 0
    1b6e:	80 81       	ld	r24, Z
    1b70:	89 83       	std	Y+1, r24	; 0x01
    1b72:	09 c0       	rjmp	.+18     	; 0x1b86 <GPIO_readPort+0x7a>
			break;
		case PORTC_ID:
			value = PINC;
    1b74:	e3 e3       	ldi	r30, 0x33	; 51
    1b76:	f0 e0       	ldi	r31, 0x00	; 0
    1b78:	80 81       	ld	r24, Z
    1b7a:	89 83       	std	Y+1, r24	; 0x01
    1b7c:	04 c0       	rjmp	.+8      	; 0x1b86 <GPIO_readPort+0x7a>
			break;
		case PORTD_ID:
			value = PIND;
    1b7e:	e0 e3       	ldi	r30, 0x30	; 48
    1b80:	f0 e0       	ldi	r31, 0x00	; 0
    1b82:	80 81       	ld	r24, Z
    1b84:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}

	return value;
    1b86:	89 81       	ldd	r24, Y+1	; 0x01
}
    1b88:	0f 90       	pop	r0
    1b8a:	0f 90       	pop	r0
    1b8c:	0f 90       	pop	r0
    1b8e:	0f 90       	pop	r0
    1b90:	cf 91       	pop	r28
    1b92:	df 91       	pop	r29
    1b94:	08 95       	ret

00001b96 <__vector_9>:
/*
 * Description :
 * Calls the call back function of timer 0 in case of OVERFLOW interrupt occurs
 */
ISR(TIMER0_OVF_vect)
{
    1b96:	1f 92       	push	r1
    1b98:	0f 92       	push	r0
    1b9a:	0f b6       	in	r0, 0x3f	; 63
    1b9c:	0f 92       	push	r0
    1b9e:	11 24       	eor	r1, r1
    1ba0:	2f 93       	push	r18
    1ba2:	3f 93       	push	r19
    1ba4:	4f 93       	push	r20
    1ba6:	5f 93       	push	r21
    1ba8:	6f 93       	push	r22
    1baa:	7f 93       	push	r23
    1bac:	8f 93       	push	r24
    1bae:	9f 93       	push	r25
    1bb0:	af 93       	push	r26
    1bb2:	bf 93       	push	r27
    1bb4:	ef 93       	push	r30
    1bb6:	ff 93       	push	r31
    1bb8:	df 93       	push	r29
    1bba:	cf 93       	push	r28
    1bbc:	cd b7       	in	r28, 0x3d	; 61
    1bbe:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer0_callBackPtr != NULL_PTR)
    1bc0:	80 91 83 00 	lds	r24, 0x0083
    1bc4:	90 91 84 00 	lds	r25, 0x0084
    1bc8:	00 97       	sbiw	r24, 0x00	; 0
    1bca:	29 f0       	breq	.+10     	; 0x1bd6 <__vector_9+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_Timer0_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1bcc:	e0 91 83 00 	lds	r30, 0x0083
    1bd0:	f0 91 84 00 	lds	r31, 0x0084
    1bd4:	09 95       	icall
	}
}
    1bd6:	cf 91       	pop	r28
    1bd8:	df 91       	pop	r29
    1bda:	ff 91       	pop	r31
    1bdc:	ef 91       	pop	r30
    1bde:	bf 91       	pop	r27
    1be0:	af 91       	pop	r26
    1be2:	9f 91       	pop	r25
    1be4:	8f 91       	pop	r24
    1be6:	7f 91       	pop	r23
    1be8:	6f 91       	pop	r22
    1bea:	5f 91       	pop	r21
    1bec:	4f 91       	pop	r20
    1bee:	3f 91       	pop	r19
    1bf0:	2f 91       	pop	r18
    1bf2:	0f 90       	pop	r0
    1bf4:	0f be       	out	0x3f, r0	; 63
    1bf6:	0f 90       	pop	r0
    1bf8:	1f 90       	pop	r1
    1bfa:	18 95       	reti

00001bfc <__vector_19>:
/*
 * Description :
 * Calls the call back function of timer 0 in case of TIMER_CTC_Mode MATCH interrupt occurs
 */
ISR(TIMER0_COMP_vect)
{
    1bfc:	1f 92       	push	r1
    1bfe:	0f 92       	push	r0
    1c00:	0f b6       	in	r0, 0x3f	; 63
    1c02:	0f 92       	push	r0
    1c04:	11 24       	eor	r1, r1
    1c06:	2f 93       	push	r18
    1c08:	3f 93       	push	r19
    1c0a:	4f 93       	push	r20
    1c0c:	5f 93       	push	r21
    1c0e:	6f 93       	push	r22
    1c10:	7f 93       	push	r23
    1c12:	8f 93       	push	r24
    1c14:	9f 93       	push	r25
    1c16:	af 93       	push	r26
    1c18:	bf 93       	push	r27
    1c1a:	ef 93       	push	r30
    1c1c:	ff 93       	push	r31
    1c1e:	df 93       	push	r29
    1c20:	cf 93       	push	r28
    1c22:	cd b7       	in	r28, 0x3d	; 61
    1c24:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer0_callBackPtr != NULL_PTR)
    1c26:	80 91 83 00 	lds	r24, 0x0083
    1c2a:	90 91 84 00 	lds	r25, 0x0084
    1c2e:	00 97       	sbiw	r24, 0x00	; 0
    1c30:	29 f0       	breq	.+10     	; 0x1c3c <__vector_19+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_Timer0_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1c32:	e0 91 83 00 	lds	r30, 0x0083
    1c36:	f0 91 84 00 	lds	r31, 0x0084
    1c3a:	09 95       	icall
	}
}
    1c3c:	cf 91       	pop	r28
    1c3e:	df 91       	pop	r29
    1c40:	ff 91       	pop	r31
    1c42:	ef 91       	pop	r30
    1c44:	bf 91       	pop	r27
    1c46:	af 91       	pop	r26
    1c48:	9f 91       	pop	r25
    1c4a:	8f 91       	pop	r24
    1c4c:	7f 91       	pop	r23
    1c4e:	6f 91       	pop	r22
    1c50:	5f 91       	pop	r21
    1c52:	4f 91       	pop	r20
    1c54:	3f 91       	pop	r19
    1c56:	2f 91       	pop	r18
    1c58:	0f 90       	pop	r0
    1c5a:	0f be       	out	0x3f, r0	; 63
    1c5c:	0f 90       	pop	r0
    1c5e:	1f 90       	pop	r1
    1c60:	18 95       	reti

00001c62 <__vector_8>:
/*
 * Description :
 * Calls the call back function of timer 1 in case of OVERFLOW interrupt occurs
 */
ISR(TIMER1_OVF_vect)
{
    1c62:	1f 92       	push	r1
    1c64:	0f 92       	push	r0
    1c66:	0f b6       	in	r0, 0x3f	; 63
    1c68:	0f 92       	push	r0
    1c6a:	11 24       	eor	r1, r1
    1c6c:	2f 93       	push	r18
    1c6e:	3f 93       	push	r19
    1c70:	4f 93       	push	r20
    1c72:	5f 93       	push	r21
    1c74:	6f 93       	push	r22
    1c76:	7f 93       	push	r23
    1c78:	8f 93       	push	r24
    1c7a:	9f 93       	push	r25
    1c7c:	af 93       	push	r26
    1c7e:	bf 93       	push	r27
    1c80:	ef 93       	push	r30
    1c82:	ff 93       	push	r31
    1c84:	df 93       	push	r29
    1c86:	cf 93       	push	r28
    1c88:	cd b7       	in	r28, 0x3d	; 61
    1c8a:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer1_callBackPtr != NULL_PTR)
    1c8c:	80 91 85 00 	lds	r24, 0x0085
    1c90:	90 91 86 00 	lds	r25, 0x0086
    1c94:	00 97       	sbiw	r24, 0x00	; 0
    1c96:	29 f0       	breq	.+10     	; 0x1ca2 <__vector_8+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_Timer1_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1c98:	e0 91 85 00 	lds	r30, 0x0085
    1c9c:	f0 91 86 00 	lds	r31, 0x0086
    1ca0:	09 95       	icall
	}
}
    1ca2:	cf 91       	pop	r28
    1ca4:	df 91       	pop	r29
    1ca6:	ff 91       	pop	r31
    1ca8:	ef 91       	pop	r30
    1caa:	bf 91       	pop	r27
    1cac:	af 91       	pop	r26
    1cae:	9f 91       	pop	r25
    1cb0:	8f 91       	pop	r24
    1cb2:	7f 91       	pop	r23
    1cb4:	6f 91       	pop	r22
    1cb6:	5f 91       	pop	r21
    1cb8:	4f 91       	pop	r20
    1cba:	3f 91       	pop	r19
    1cbc:	2f 91       	pop	r18
    1cbe:	0f 90       	pop	r0
    1cc0:	0f be       	out	0x3f, r0	; 63
    1cc2:	0f 90       	pop	r0
    1cc4:	1f 90       	pop	r1
    1cc6:	18 95       	reti

00001cc8 <__vector_6>:
/*
 * Description :
 * Calls the call back function of timer 1 in case of TIMER_CTC_Mode MATCH interrupt occurs
 */
ISR(TIMER1_COMPA_vect)
{
    1cc8:	1f 92       	push	r1
    1cca:	0f 92       	push	r0
    1ccc:	0f b6       	in	r0, 0x3f	; 63
    1cce:	0f 92       	push	r0
    1cd0:	11 24       	eor	r1, r1
    1cd2:	2f 93       	push	r18
    1cd4:	3f 93       	push	r19
    1cd6:	4f 93       	push	r20
    1cd8:	5f 93       	push	r21
    1cda:	6f 93       	push	r22
    1cdc:	7f 93       	push	r23
    1cde:	8f 93       	push	r24
    1ce0:	9f 93       	push	r25
    1ce2:	af 93       	push	r26
    1ce4:	bf 93       	push	r27
    1ce6:	ef 93       	push	r30
    1ce8:	ff 93       	push	r31
    1cea:	df 93       	push	r29
    1cec:	cf 93       	push	r28
    1cee:	cd b7       	in	r28, 0x3d	; 61
    1cf0:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer1_callBackPtr != NULL_PTR)
    1cf2:	80 91 85 00 	lds	r24, 0x0085
    1cf6:	90 91 86 00 	lds	r25, 0x0086
    1cfa:	00 97       	sbiw	r24, 0x00	; 0
    1cfc:	29 f0       	breq	.+10     	; 0x1d08 <__vector_6+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_Timer1_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1cfe:	e0 91 85 00 	lds	r30, 0x0085
    1d02:	f0 91 86 00 	lds	r31, 0x0086
    1d06:	09 95       	icall
	}
}
    1d08:	cf 91       	pop	r28
    1d0a:	df 91       	pop	r29
    1d0c:	ff 91       	pop	r31
    1d0e:	ef 91       	pop	r30
    1d10:	bf 91       	pop	r27
    1d12:	af 91       	pop	r26
    1d14:	9f 91       	pop	r25
    1d16:	8f 91       	pop	r24
    1d18:	7f 91       	pop	r23
    1d1a:	6f 91       	pop	r22
    1d1c:	5f 91       	pop	r21
    1d1e:	4f 91       	pop	r20
    1d20:	3f 91       	pop	r19
    1d22:	2f 91       	pop	r18
    1d24:	0f 90       	pop	r0
    1d26:	0f be       	out	0x3f, r0	; 63
    1d28:	0f 90       	pop	r0
    1d2a:	1f 90       	pop	r1
    1d2c:	18 95       	reti

00001d2e <__vector_4>:
/*
 * Description :
 * Calls the call back function of timer 2 in case of OVERFLOW interrupt occurs
 */
ISR(TIMER2_OVF_vect)
{
    1d2e:	1f 92       	push	r1
    1d30:	0f 92       	push	r0
    1d32:	0f b6       	in	r0, 0x3f	; 63
    1d34:	0f 92       	push	r0
    1d36:	11 24       	eor	r1, r1
    1d38:	2f 93       	push	r18
    1d3a:	3f 93       	push	r19
    1d3c:	4f 93       	push	r20
    1d3e:	5f 93       	push	r21
    1d40:	6f 93       	push	r22
    1d42:	7f 93       	push	r23
    1d44:	8f 93       	push	r24
    1d46:	9f 93       	push	r25
    1d48:	af 93       	push	r26
    1d4a:	bf 93       	push	r27
    1d4c:	ef 93       	push	r30
    1d4e:	ff 93       	push	r31
    1d50:	df 93       	push	r29
    1d52:	cf 93       	push	r28
    1d54:	cd b7       	in	r28, 0x3d	; 61
    1d56:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer2_callBackPtr != NULL_PTR)
    1d58:	80 91 87 00 	lds	r24, 0x0087
    1d5c:	90 91 88 00 	lds	r25, 0x0088
    1d60:	00 97       	sbiw	r24, 0x00	; 0
    1d62:	29 f0       	breq	.+10     	; 0x1d6e <__vector_4+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_Timer2_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1d64:	e0 91 87 00 	lds	r30, 0x0087
    1d68:	f0 91 88 00 	lds	r31, 0x0088
    1d6c:	09 95       	icall
	}
}
    1d6e:	cf 91       	pop	r28
    1d70:	df 91       	pop	r29
    1d72:	ff 91       	pop	r31
    1d74:	ef 91       	pop	r30
    1d76:	bf 91       	pop	r27
    1d78:	af 91       	pop	r26
    1d7a:	9f 91       	pop	r25
    1d7c:	8f 91       	pop	r24
    1d7e:	7f 91       	pop	r23
    1d80:	6f 91       	pop	r22
    1d82:	5f 91       	pop	r21
    1d84:	4f 91       	pop	r20
    1d86:	3f 91       	pop	r19
    1d88:	2f 91       	pop	r18
    1d8a:	0f 90       	pop	r0
    1d8c:	0f be       	out	0x3f, r0	; 63
    1d8e:	0f 90       	pop	r0
    1d90:	1f 90       	pop	r1
    1d92:	18 95       	reti

00001d94 <__vector_3>:
/*
 * Description :
 * Calls the call back function of timer 2 in case of TIMER_CTC_Mode MATCH interrupt occurs
 */
ISR(TIMER2_COMP_vect)
{
    1d94:	1f 92       	push	r1
    1d96:	0f 92       	push	r0
    1d98:	0f b6       	in	r0, 0x3f	; 63
    1d9a:	0f 92       	push	r0
    1d9c:	11 24       	eor	r1, r1
    1d9e:	2f 93       	push	r18
    1da0:	3f 93       	push	r19
    1da2:	4f 93       	push	r20
    1da4:	5f 93       	push	r21
    1da6:	6f 93       	push	r22
    1da8:	7f 93       	push	r23
    1daa:	8f 93       	push	r24
    1dac:	9f 93       	push	r25
    1dae:	af 93       	push	r26
    1db0:	bf 93       	push	r27
    1db2:	ef 93       	push	r30
    1db4:	ff 93       	push	r31
    1db6:	df 93       	push	r29
    1db8:	cf 93       	push	r28
    1dba:	cd b7       	in	r28, 0x3d	; 61
    1dbc:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer2_callBackPtr != NULL_PTR)
    1dbe:	80 91 87 00 	lds	r24, 0x0087
    1dc2:	90 91 88 00 	lds	r25, 0x0088
    1dc6:	00 97       	sbiw	r24, 0x00	; 0
    1dc8:	29 f0       	breq	.+10     	; 0x1dd4 <__vector_3+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_Timer2_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1dca:	e0 91 87 00 	lds	r30, 0x0087
    1dce:	f0 91 88 00 	lds	r31, 0x0088
    1dd2:	09 95       	icall
	}
}
    1dd4:	cf 91       	pop	r28
    1dd6:	df 91       	pop	r29
    1dd8:	ff 91       	pop	r31
    1dda:	ef 91       	pop	r30
    1ddc:	bf 91       	pop	r27
    1dde:	af 91       	pop	r26
    1de0:	9f 91       	pop	r25
    1de2:	8f 91       	pop	r24
    1de4:	7f 91       	pop	r23
    1de6:	6f 91       	pop	r22
    1de8:	5f 91       	pop	r21
    1dea:	4f 91       	pop	r20
    1dec:	3f 91       	pop	r19
    1dee:	2f 91       	pop	r18
    1df0:	0f 90       	pop	r0
    1df2:	0f be       	out	0x3f, r0	; 63
    1df4:	0f 90       	pop	r0
    1df6:	1f 90       	pop	r1
    1df8:	18 95       	reti

00001dfa <Timer_init>:
 * 		3. Choose which initial value to start the counting from
 * 		4. Choose the prescaler of the CPU clock to generate a clock for Timer to operate by
 * 		5. Choose Compare Value ((if)) the Timer operate in Compare Mode
 */
void Timer_init(const TIMER_ConfigType * Config_Ptr)
{
    1dfa:	df 93       	push	r29
    1dfc:	cf 93       	push	r28
    1dfe:	00 d0       	rcall	.+0      	; 0x1e00 <Timer_init+0x6>
    1e00:	00 d0       	rcall	.+0      	; 0x1e02 <Timer_init+0x8>
    1e02:	cd b7       	in	r28, 0x3d	; 61
    1e04:	de b7       	in	r29, 0x3e	; 62
    1e06:	9a 83       	std	Y+2, r25	; 0x02
    1e08:	89 83       	std	Y+1, r24	; 0x01
	/* Select which Timer depending on the configuration structure */
	switch(Config_Ptr->timer_ID)
    1e0a:	e9 81       	ldd	r30, Y+1	; 0x01
    1e0c:	fa 81       	ldd	r31, Y+2	; 0x02
    1e0e:	80 81       	ld	r24, Z
    1e10:	28 2f       	mov	r18, r24
    1e12:	30 e0       	ldi	r19, 0x00	; 0
    1e14:	3c 83       	std	Y+4, r19	; 0x04
    1e16:	2b 83       	std	Y+3, r18	; 0x03
    1e18:	8b 81       	ldd	r24, Y+3	; 0x03
    1e1a:	9c 81       	ldd	r25, Y+4	; 0x04
    1e1c:	81 30       	cpi	r24, 0x01	; 1
    1e1e:	91 05       	cpc	r25, r1
    1e20:	09 f4       	brne	.+2      	; 0x1e24 <Timer_init+0x2a>
    1e22:	76 c0       	rjmp	.+236    	; 0x1f10 <Timer_init+0x116>
    1e24:	eb 81       	ldd	r30, Y+3	; 0x03
    1e26:	fc 81       	ldd	r31, Y+4	; 0x04
    1e28:	e2 30       	cpi	r30, 0x02	; 2
    1e2a:	f1 05       	cpc	r31, r1
    1e2c:	09 f4       	brne	.+2      	; 0x1e30 <Timer_init+0x36>
    1e2e:	bf c0       	rjmp	.+382    	; 0x1fae <Timer_init+0x1b4>
    1e30:	2b 81       	ldd	r18, Y+3	; 0x03
    1e32:	3c 81       	ldd	r19, Y+4	; 0x04
    1e34:	21 15       	cp	r18, r1
    1e36:	31 05       	cpc	r19, r1
    1e38:	09 f0       	breq	.+2      	; 0x1e3c <Timer_init+0x42>
    1e3a:	21 c1       	rjmp	.+578    	; 0x207e <Timer_init+0x284>
		 * As we work in non-PWM Phase because we implement it in seperate driver
		 * Set Bit of Force Output Compare (FOC0) in Register (TCCR0)
		 * And we will use PWM Driver to generate waves
		 * Clear Bits Compare Match Output Mode (COM00, COM01)
		 */
		TCCR0 |= ( 1 << FOC0 );
    1e3c:	a3 e5       	ldi	r26, 0x53	; 83
    1e3e:	b0 e0       	ldi	r27, 0x00	; 0
    1e40:	e3 e5       	ldi	r30, 0x53	; 83
    1e42:	f0 e0       	ldi	r31, 0x00	; 0
    1e44:	80 81       	ld	r24, Z
    1e46:	80 68       	ori	r24, 0x80	; 128
    1e48:	8c 93       	st	X, r24

		/*
		 * Configure Timer wave generation in the selected mode
		 * Insert it depending on the configuration
		 */
		TCCR0 = ( TCCR0 & 0xF7 ) | ( ( Config_Ptr->timer_mode ) << 3 );
    1e4a:	a3 e5       	ldi	r26, 0x53	; 83
    1e4c:	b0 e0       	ldi	r27, 0x00	; 0
    1e4e:	e3 e5       	ldi	r30, 0x53	; 83
    1e50:	f0 e0       	ldi	r31, 0x00	; 0
    1e52:	80 81       	ld	r24, Z
    1e54:	28 2f       	mov	r18, r24
    1e56:	27 7f       	andi	r18, 0xF7	; 247
    1e58:	e9 81       	ldd	r30, Y+1	; 0x01
    1e5a:	fa 81       	ldd	r31, Y+2	; 0x02
    1e5c:	81 81       	ldd	r24, Z+1	; 0x01
    1e5e:	88 2f       	mov	r24, r24
    1e60:	90 e0       	ldi	r25, 0x00	; 0
    1e62:	88 0f       	add	r24, r24
    1e64:	99 1f       	adc	r25, r25
    1e66:	88 0f       	add	r24, r24
    1e68:	99 1f       	adc	r25, r25
    1e6a:	88 0f       	add	r24, r24
    1e6c:	99 1f       	adc	r25, r25
    1e6e:	82 2b       	or	r24, r18
    1e70:	8c 93       	st	X, r24

		/*
		 * Put the required prescaler for the clock
		 * In the first three bits of Register (TCCR0)
		 */
		TCCR0 = ( TCCR0 & 0xF8 ) | ( Config_Ptr->timer_clock );
    1e72:	a3 e5       	ldi	r26, 0x53	; 83
    1e74:	b0 e0       	ldi	r27, 0x00	; 0
    1e76:	e3 e5       	ldi	r30, 0x53	; 83
    1e78:	f0 e0       	ldi	r31, 0x00	; 0
    1e7a:	80 81       	ld	r24, Z
    1e7c:	98 2f       	mov	r25, r24
    1e7e:	98 7f       	andi	r25, 0xF8	; 248
    1e80:	e9 81       	ldd	r30, Y+1	; 0x01
    1e82:	fa 81       	ldd	r31, Y+2	; 0x02
    1e84:	86 81       	ldd	r24, Z+6	; 0x06
    1e86:	89 2b       	or	r24, r25
    1e88:	8c 93       	st	X, r24

		/*
		 * Enable the Required Intterupt mode
		 * Depending on configuration
		 */
		TIMSK |= (1<<(Config_Ptr->timer_mode));
    1e8a:	a9 e5       	ldi	r26, 0x59	; 89
    1e8c:	b0 e0       	ldi	r27, 0x00	; 0
    1e8e:	e9 e5       	ldi	r30, 0x59	; 89
    1e90:	f0 e0       	ldi	r31, 0x00	; 0
    1e92:	80 81       	ld	r24, Z
    1e94:	48 2f       	mov	r20, r24
    1e96:	e9 81       	ldd	r30, Y+1	; 0x01
    1e98:	fa 81       	ldd	r31, Y+2	; 0x02
    1e9a:	81 81       	ldd	r24, Z+1	; 0x01
    1e9c:	28 2f       	mov	r18, r24
    1e9e:	30 e0       	ldi	r19, 0x00	; 0
    1ea0:	81 e0       	ldi	r24, 0x01	; 1
    1ea2:	90 e0       	ldi	r25, 0x00	; 0
    1ea4:	02 c0       	rjmp	.+4      	; 0x1eaa <Timer_init+0xb0>
    1ea6:	88 0f       	add	r24, r24
    1ea8:	99 1f       	adc	r25, r25
    1eaa:	2a 95       	dec	r18
    1eac:	e2 f7       	brpl	.-8      	; 0x1ea6 <Timer_init+0xac>
    1eae:	84 2b       	or	r24, r20
    1eb0:	8c 93       	st	X, r24

		/* Insert the required initial value in TCNT0 register */
		TCNT0 = (Config_Ptr->timer_intial_value);
    1eb2:	22 e5       	ldi	r18, 0x52	; 82
    1eb4:	30 e0       	ldi	r19, 0x00	; 0
    1eb6:	e9 81       	ldd	r30, Y+1	; 0x01
    1eb8:	fa 81       	ldd	r31, Y+2	; 0x02
    1eba:	82 81       	ldd	r24, Z+2	; 0x02
    1ebc:	93 81       	ldd	r25, Z+3	; 0x03
    1ebe:	a4 81       	ldd	r26, Z+4	; 0x04
    1ec0:	b5 81       	ldd	r27, Z+5	; 0x05
    1ec2:	f9 01       	movw	r30, r18
    1ec4:	80 83       	st	Z, r24

		/*
		 * Enable the Required Interrupt Modes
		 * Insert data depending on configuration
		 */
		if ( Config_Ptr->timer_mode == TIMER_CTC_Mode )
    1ec6:	e9 81       	ldd	r30, Y+1	; 0x01
    1ec8:	fa 81       	ldd	r31, Y+2	; 0x02
    1eca:	81 81       	ldd	r24, Z+1	; 0x01
    1ecc:	81 30       	cpi	r24, 0x01	; 1
    1ece:	91 f4       	brne	.+36     	; 0x1ef4 <Timer_init+0xfa>
		{
			/* Insert the required compare value in OCR0 register */
			OCR0 = Config_Ptr->timer_compare_value;
    1ed0:	2c e5       	ldi	r18, 0x5C	; 92
    1ed2:	30 e0       	ldi	r19, 0x00	; 0
    1ed4:	e9 81       	ldd	r30, Y+1	; 0x01
    1ed6:	fa 81       	ldd	r31, Y+2	; 0x02
    1ed8:	87 81       	ldd	r24, Z+7	; 0x07
    1eda:	90 85       	ldd	r25, Z+8	; 0x08
    1edc:	a1 85       	ldd	r26, Z+9	; 0x09
    1ede:	b2 85       	ldd	r27, Z+10	; 0x0a
    1ee0:	f9 01       	movw	r30, r18
    1ee2:	80 83       	st	Z, r24
			/* Enable Compare Mode flag */
			TIMSK |= (1<<OCIE0);
    1ee4:	a9 e5       	ldi	r26, 0x59	; 89
    1ee6:	b0 e0       	ldi	r27, 0x00	; 0
    1ee8:	e9 e5       	ldi	r30, 0x59	; 89
    1eea:	f0 e0       	ldi	r31, 0x00	; 0
    1eec:	80 81       	ld	r24, Z
    1eee:	82 60       	ori	r24, 0x02	; 2
    1ef0:	8c 93       	st	X, r24
    1ef2:	c5 c0       	rjmp	.+394    	; 0x207e <Timer_init+0x284>
		}
		else if ( Config_Ptr->timer_mode == TIMER_CTC_Mode )
    1ef4:	e9 81       	ldd	r30, Y+1	; 0x01
    1ef6:	fa 81       	ldd	r31, Y+2	; 0x02
    1ef8:	81 81       	ldd	r24, Z+1	; 0x01
    1efa:	81 30       	cpi	r24, 0x01	; 1
    1efc:	09 f0       	breq	.+2      	; 0x1f00 <Timer_init+0x106>
    1efe:	bf c0       	rjmp	.+382    	; 0x207e <Timer_init+0x284>
		{
			/* Enable overflow Mode flag */
			TIMSK |= (1<<TOIE0);
    1f00:	a9 e5       	ldi	r26, 0x59	; 89
    1f02:	b0 e0       	ldi	r27, 0x00	; 0
    1f04:	e9 e5       	ldi	r30, 0x59	; 89
    1f06:	f0 e0       	ldi	r31, 0x00	; 0
    1f08:	80 81       	ld	r24, Z
    1f0a:	81 60       	ori	r24, 0x01	; 1
    1f0c:	8c 93       	st	X, r24
    1f0e:	b7 c0       	rjmp	.+366    	; 0x207e <Timer_init+0x284>
		 * Configure compare output mode to work with normal port operation [ OC1A/OC1B Disconnected ]
		 * 					Clear the last 4-Bits of (TCCR1A) Register to Clear ( COM1A0 / COM1A1 / COM1B0 /COM1B1 )
		 * As we work in non-PWM Phase because we implement it in seperate driver
		 * 					Set Bit of Force Output Compare (FOC1A / FOC1B) in Register (TCCR1A)
		 */
		TCCR1A = (1<<FOC1A) | (1<<FOC1B);
    1f10:	ef e4       	ldi	r30, 0x4F	; 79
    1f12:	f0 e0       	ldi	r31, 0x00	; 0
    1f14:	8c e0       	ldi	r24, 0x0C	; 12
    1f16:	80 83       	st	Z, r24

		/*
		 * Put the required prescaler for the clock
		 * In the first three bits of Register (TCCR1)
		 */
		TCCR1B = Config_Ptr->timer_clock;
    1f18:	ae e4       	ldi	r26, 0x4E	; 78
    1f1a:	b0 e0       	ldi	r27, 0x00	; 0
    1f1c:	e9 81       	ldd	r30, Y+1	; 0x01
    1f1e:	fa 81       	ldd	r31, Y+2	; 0x02
    1f20:	86 81       	ldd	r24, Z+6	; 0x06
    1f22:	8c 93       	st	X, r24

		/*
		 * Configure Timer wave generation in the selected mode
		 * Insert it depending on the configuration
		 */
		TCCR1B = (TCCR1B & 0xF7) | ((Config_Ptr->timer_mode)<<WGM12);
    1f24:	ae e4       	ldi	r26, 0x4E	; 78
    1f26:	b0 e0       	ldi	r27, 0x00	; 0
    1f28:	ee e4       	ldi	r30, 0x4E	; 78
    1f2a:	f0 e0       	ldi	r31, 0x00	; 0
    1f2c:	80 81       	ld	r24, Z
    1f2e:	28 2f       	mov	r18, r24
    1f30:	27 7f       	andi	r18, 0xF7	; 247
    1f32:	e9 81       	ldd	r30, Y+1	; 0x01
    1f34:	fa 81       	ldd	r31, Y+2	; 0x02
    1f36:	81 81       	ldd	r24, Z+1	; 0x01
    1f38:	88 2f       	mov	r24, r24
    1f3a:	90 e0       	ldi	r25, 0x00	; 0
    1f3c:	88 0f       	add	r24, r24
    1f3e:	99 1f       	adc	r25, r25
    1f40:	88 0f       	add	r24, r24
    1f42:	99 1f       	adc	r25, r25
    1f44:	88 0f       	add	r24, r24
    1f46:	99 1f       	adc	r25, r25
    1f48:	82 2b       	or	r24, r18
    1f4a:	8c 93       	st	X, r24

		/* Insert the required initial value in TCNT1 register */
		TCNT1 = Config_Ptr->timer_intial_value;
    1f4c:	2c e4       	ldi	r18, 0x4C	; 76
    1f4e:	30 e0       	ldi	r19, 0x00	; 0
    1f50:	e9 81       	ldd	r30, Y+1	; 0x01
    1f52:	fa 81       	ldd	r31, Y+2	; 0x02
    1f54:	82 81       	ldd	r24, Z+2	; 0x02
    1f56:	93 81       	ldd	r25, Z+3	; 0x03
    1f58:	a4 81       	ldd	r26, Z+4	; 0x04
    1f5a:	b5 81       	ldd	r27, Z+5	; 0x05
    1f5c:	f9 01       	movw	r30, r18
    1f5e:	91 83       	std	Z+1, r25	; 0x01
    1f60:	80 83       	st	Z, r24

		/*
		 * Enable the Required Interrupt Modes
		 * Insert data depending on configuration
		 */
		if ( Config_Ptr->timer_mode == TIMER_CTC_Mode )
    1f62:	e9 81       	ldd	r30, Y+1	; 0x01
    1f64:	fa 81       	ldd	r31, Y+2	; 0x02
    1f66:	81 81       	ldd	r24, Z+1	; 0x01
    1f68:	81 30       	cpi	r24, 0x01	; 1
    1f6a:	99 f4       	brne	.+38     	; 0x1f92 <Timer_init+0x198>
		{
			/* Insert the required compare value in OCR1A register */
			OCR1A = Config_Ptr->timer_compare_value;
    1f6c:	2a e4       	ldi	r18, 0x4A	; 74
    1f6e:	30 e0       	ldi	r19, 0x00	; 0
    1f70:	e9 81       	ldd	r30, Y+1	; 0x01
    1f72:	fa 81       	ldd	r31, Y+2	; 0x02
    1f74:	87 81       	ldd	r24, Z+7	; 0x07
    1f76:	90 85       	ldd	r25, Z+8	; 0x08
    1f78:	a1 85       	ldd	r26, Z+9	; 0x09
    1f7a:	b2 85       	ldd	r27, Z+10	; 0x0a
    1f7c:	f9 01       	movw	r30, r18
    1f7e:	91 83       	std	Z+1, r25	; 0x01
    1f80:	80 83       	st	Z, r24
			/* Enable Compare Mode flag */
			TIMSK |= (1<<OCIE1A);
    1f82:	a9 e5       	ldi	r26, 0x59	; 89
    1f84:	b0 e0       	ldi	r27, 0x00	; 0
    1f86:	e9 e5       	ldi	r30, 0x59	; 89
    1f88:	f0 e0       	ldi	r31, 0x00	; 0
    1f8a:	80 81       	ld	r24, Z
    1f8c:	80 61       	ori	r24, 0x10	; 16
    1f8e:	8c 93       	st	X, r24
    1f90:	76 c0       	rjmp	.+236    	; 0x207e <Timer_init+0x284>
		}
		else if ( Config_Ptr->timer_mode == TIMER_CTC_Mode )
    1f92:	e9 81       	ldd	r30, Y+1	; 0x01
    1f94:	fa 81       	ldd	r31, Y+2	; 0x02
    1f96:	81 81       	ldd	r24, Z+1	; 0x01
    1f98:	81 30       	cpi	r24, 0x01	; 1
    1f9a:	09 f0       	breq	.+2      	; 0x1f9e <Timer_init+0x1a4>
    1f9c:	70 c0       	rjmp	.+224    	; 0x207e <Timer_init+0x284>
		{
			/* Enable overflow Mode flag */
			TIMSK |= (1<<TOIE1);
    1f9e:	a9 e5       	ldi	r26, 0x59	; 89
    1fa0:	b0 e0       	ldi	r27, 0x00	; 0
    1fa2:	e9 e5       	ldi	r30, 0x59	; 89
    1fa4:	f0 e0       	ldi	r31, 0x00	; 0
    1fa6:	80 81       	ld	r24, Z
    1fa8:	84 60       	ori	r24, 0x04	; 4
    1faa:	8c 93       	st	X, r24
    1fac:	68 c0       	rjmp	.+208    	; 0x207e <Timer_init+0x284>
		 * As we work in non-PWM Phase because we implement it in seperate driver
		 * Set Bit of Force Output Compare (FOC0) in Register (TCCR0)
		 * And we will use PWM Driver to generate waves
		 * Clear Bits Compare Match Output Mode (COM00, COM01)
		 */
		TCCR0 |= ( 1 << FOC2 );
    1fae:	a3 e5       	ldi	r26, 0x53	; 83
    1fb0:	b0 e0       	ldi	r27, 0x00	; 0
    1fb2:	e3 e5       	ldi	r30, 0x53	; 83
    1fb4:	f0 e0       	ldi	r31, 0x00	; 0
    1fb6:	80 81       	ld	r24, Z
    1fb8:	80 68       	ori	r24, 0x80	; 128
    1fba:	8c 93       	st	X, r24

		/*
		 * Configure Timer wave generation in the selected mode
		 * Insert it depending on the configuration
		 */
		TCCR2 = ( TCCR2 & 0xF7 ) | ( ( Config_Ptr->timer_mode ) << 3 );
    1fbc:	a5 e4       	ldi	r26, 0x45	; 69
    1fbe:	b0 e0       	ldi	r27, 0x00	; 0
    1fc0:	e5 e4       	ldi	r30, 0x45	; 69
    1fc2:	f0 e0       	ldi	r31, 0x00	; 0
    1fc4:	80 81       	ld	r24, Z
    1fc6:	28 2f       	mov	r18, r24
    1fc8:	27 7f       	andi	r18, 0xF7	; 247
    1fca:	e9 81       	ldd	r30, Y+1	; 0x01
    1fcc:	fa 81       	ldd	r31, Y+2	; 0x02
    1fce:	81 81       	ldd	r24, Z+1	; 0x01
    1fd0:	88 2f       	mov	r24, r24
    1fd2:	90 e0       	ldi	r25, 0x00	; 0
    1fd4:	88 0f       	add	r24, r24
    1fd6:	99 1f       	adc	r25, r25
    1fd8:	88 0f       	add	r24, r24
    1fda:	99 1f       	adc	r25, r25
    1fdc:	88 0f       	add	r24, r24
    1fde:	99 1f       	adc	r25, r25
    1fe0:	82 2b       	or	r24, r18
    1fe2:	8c 93       	st	X, r24

		/*
		 * Put the required prescaler for the clock
		 * In the first three bits of Register (TCCR0)
		 */
		TCCR2 = ( TCCR2 & 0xF8 ) | ( Config_Ptr->timer_clock );
    1fe4:	a5 e4       	ldi	r26, 0x45	; 69
    1fe6:	b0 e0       	ldi	r27, 0x00	; 0
    1fe8:	e5 e4       	ldi	r30, 0x45	; 69
    1fea:	f0 e0       	ldi	r31, 0x00	; 0
    1fec:	80 81       	ld	r24, Z
    1fee:	98 2f       	mov	r25, r24
    1ff0:	98 7f       	andi	r25, 0xF8	; 248
    1ff2:	e9 81       	ldd	r30, Y+1	; 0x01
    1ff4:	fa 81       	ldd	r31, Y+2	; 0x02
    1ff6:	86 81       	ldd	r24, Z+6	; 0x06
    1ff8:	89 2b       	or	r24, r25
    1ffa:	8c 93       	st	X, r24

		/*
		 * Enable the Required Intterupt mode
		 * Depending on configuration
		 */
		TIMSK |= (1<<(Config_Ptr->timer_mode));
    1ffc:	a9 e5       	ldi	r26, 0x59	; 89
    1ffe:	b0 e0       	ldi	r27, 0x00	; 0
    2000:	e9 e5       	ldi	r30, 0x59	; 89
    2002:	f0 e0       	ldi	r31, 0x00	; 0
    2004:	80 81       	ld	r24, Z
    2006:	48 2f       	mov	r20, r24
    2008:	e9 81       	ldd	r30, Y+1	; 0x01
    200a:	fa 81       	ldd	r31, Y+2	; 0x02
    200c:	81 81       	ldd	r24, Z+1	; 0x01
    200e:	28 2f       	mov	r18, r24
    2010:	30 e0       	ldi	r19, 0x00	; 0
    2012:	81 e0       	ldi	r24, 0x01	; 1
    2014:	90 e0       	ldi	r25, 0x00	; 0
    2016:	02 c0       	rjmp	.+4      	; 0x201c <Timer_init+0x222>
    2018:	88 0f       	add	r24, r24
    201a:	99 1f       	adc	r25, r25
    201c:	2a 95       	dec	r18
    201e:	e2 f7       	brpl	.-8      	; 0x2018 <Timer_init+0x21e>
    2020:	84 2b       	or	r24, r20
    2022:	8c 93       	st	X, r24

		/* Insert the required initial value in TCNT0 register */
		TCNT2 = (Config_Ptr->timer_intial_value);
    2024:	24 e4       	ldi	r18, 0x44	; 68
    2026:	30 e0       	ldi	r19, 0x00	; 0
    2028:	e9 81       	ldd	r30, Y+1	; 0x01
    202a:	fa 81       	ldd	r31, Y+2	; 0x02
    202c:	82 81       	ldd	r24, Z+2	; 0x02
    202e:	93 81       	ldd	r25, Z+3	; 0x03
    2030:	a4 81       	ldd	r26, Z+4	; 0x04
    2032:	b5 81       	ldd	r27, Z+5	; 0x05
    2034:	f9 01       	movw	r30, r18
    2036:	80 83       	st	Z, r24

		/*
		 * Enable the Required Interrupt Modes
		 * Insert data depending on configuration
		 */
		if ( Config_Ptr->timer_mode == TIMER_CTC_Mode )
    2038:	e9 81       	ldd	r30, Y+1	; 0x01
    203a:	fa 81       	ldd	r31, Y+2	; 0x02
    203c:	81 81       	ldd	r24, Z+1	; 0x01
    203e:	81 30       	cpi	r24, 0x01	; 1
    2040:	91 f4       	brne	.+36     	; 0x2066 <Timer_init+0x26c>
		{
			/* Insert the required compare value in OCR0 register */
			OCR0 = Config_Ptr->timer_compare_value;
    2042:	2c e5       	ldi	r18, 0x5C	; 92
    2044:	30 e0       	ldi	r19, 0x00	; 0
    2046:	e9 81       	ldd	r30, Y+1	; 0x01
    2048:	fa 81       	ldd	r31, Y+2	; 0x02
    204a:	87 81       	ldd	r24, Z+7	; 0x07
    204c:	90 85       	ldd	r25, Z+8	; 0x08
    204e:	a1 85       	ldd	r26, Z+9	; 0x09
    2050:	b2 85       	ldd	r27, Z+10	; 0x0a
    2052:	f9 01       	movw	r30, r18
    2054:	80 83       	st	Z, r24
			/* Enable Compare Mode flag */
			TIMSK |= (1<<OCIE2);
    2056:	a9 e5       	ldi	r26, 0x59	; 89
    2058:	b0 e0       	ldi	r27, 0x00	; 0
    205a:	e9 e5       	ldi	r30, 0x59	; 89
    205c:	f0 e0       	ldi	r31, 0x00	; 0
    205e:	80 81       	ld	r24, Z
    2060:	80 68       	ori	r24, 0x80	; 128
    2062:	8c 93       	st	X, r24
    2064:	0c c0       	rjmp	.+24     	; 0x207e <Timer_init+0x284>
		}
		else if ( Config_Ptr->timer_mode == TIMER_CTC_Mode )
    2066:	e9 81       	ldd	r30, Y+1	; 0x01
    2068:	fa 81       	ldd	r31, Y+2	; 0x02
    206a:	81 81       	ldd	r24, Z+1	; 0x01
    206c:	81 30       	cpi	r24, 0x01	; 1
    206e:	39 f4       	brne	.+14     	; 0x207e <Timer_init+0x284>
		{
			/* Enable overflow Mode flag */
			TIMSK |= (1<<TOIE2);
    2070:	a9 e5       	ldi	r26, 0x59	; 89
    2072:	b0 e0       	ldi	r27, 0x00	; 0
    2074:	e9 e5       	ldi	r30, 0x59	; 89
    2076:	f0 e0       	ldi	r31, 0x00	; 0
    2078:	80 81       	ld	r24, Z
    207a:	80 64       	ori	r24, 0x40	; 64
    207c:	8c 93       	st	X, r24
		}

		break; /* End Timer2 */
	} /* End of the outer switch */
} /* End Timer_init Function */
    207e:	0f 90       	pop	r0
    2080:	0f 90       	pop	r0
    2082:	0f 90       	pop	r0
    2084:	0f 90       	pop	r0
    2086:	cf 91       	pop	r28
    2088:	df 91       	pop	r29
    208a:	08 95       	ret

0000208c <Timer_setCallBack>:
/*
 * Description :
 * Function to set the Call Back Function Address
 */
void Timer_setCallBack(void(*a_ptr)(void), TIMER_ID timer_number)
{
    208c:	df 93       	push	r29
    208e:	cf 93       	push	r28
    2090:	00 d0       	rcall	.+0      	; 0x2092 <Timer_setCallBack+0x6>
    2092:	00 d0       	rcall	.+0      	; 0x2094 <Timer_setCallBack+0x8>
    2094:	0f 92       	push	r0
    2096:	cd b7       	in	r28, 0x3d	; 61
    2098:	de b7       	in	r29, 0x3e	; 62
    209a:	9a 83       	std	Y+2, r25	; 0x02
    209c:	89 83       	std	Y+1, r24	; 0x01
    209e:	6b 83       	std	Y+3, r22	; 0x03
	switch(timer_number)
    20a0:	8b 81       	ldd	r24, Y+3	; 0x03
    20a2:	28 2f       	mov	r18, r24
    20a4:	30 e0       	ldi	r19, 0x00	; 0
    20a6:	3d 83       	std	Y+5, r19	; 0x05
    20a8:	2c 83       	std	Y+4, r18	; 0x04
    20aa:	8c 81       	ldd	r24, Y+4	; 0x04
    20ac:	9d 81       	ldd	r25, Y+5	; 0x05
    20ae:	81 30       	cpi	r24, 0x01	; 1
    20b0:	91 05       	cpc	r25, r1
    20b2:	81 f0       	breq	.+32     	; 0x20d4 <Timer_setCallBack+0x48>
    20b4:	2c 81       	ldd	r18, Y+4	; 0x04
    20b6:	3d 81       	ldd	r19, Y+5	; 0x05
    20b8:	22 30       	cpi	r18, 0x02	; 2
    20ba:	31 05       	cpc	r19, r1
    20bc:	91 f0       	breq	.+36     	; 0x20e2 <Timer_setCallBack+0x56>
    20be:	8c 81       	ldd	r24, Y+4	; 0x04
    20c0:	9d 81       	ldd	r25, Y+5	; 0x05
    20c2:	00 97       	sbiw	r24, 0x00	; 0
    20c4:	a1 f4       	brne	.+40     	; 0x20ee <Timer_setCallBack+0x62>
	{
	/************************************ Timer0 ************************************/
	case TIMER0_ID:
		/* Save the address of the Call back function in a global variable */
		g_Timer0_callBackPtr = a_ptr;
    20c6:	89 81       	ldd	r24, Y+1	; 0x01
    20c8:	9a 81       	ldd	r25, Y+2	; 0x02
    20ca:	90 93 84 00 	sts	0x0084, r25
    20ce:	80 93 83 00 	sts	0x0083, r24
    20d2:	0d c0       	rjmp	.+26     	; 0x20ee <Timer_setCallBack+0x62>
		break;

	/************************************ Timer1 ************************************/
	case TIMER1_ID:
		/* Save the address of the Call back function in a global variable */
		g_Timer1_callBackPtr = a_ptr;
    20d4:	89 81       	ldd	r24, Y+1	; 0x01
    20d6:	9a 81       	ldd	r25, Y+2	; 0x02
    20d8:	90 93 86 00 	sts	0x0086, r25
    20dc:	80 93 85 00 	sts	0x0085, r24
    20e0:	06 c0       	rjmp	.+12     	; 0x20ee <Timer_setCallBack+0x62>
		break;

	/************************************ Timer2 ************************************/
	case TIMER2_ID:
		/* Save the address of the Call back function in a global variable */
		g_Timer2_callBackPtr = a_ptr;
    20e2:	89 81       	ldd	r24, Y+1	; 0x01
    20e4:	9a 81       	ldd	r25, Y+2	; 0x02
    20e6:	90 93 88 00 	sts	0x0088, r25
    20ea:	80 93 87 00 	sts	0x0087, r24
		break;
	} /* End of switch case */
} /* End Timer_setCallBack Function */
    20ee:	0f 90       	pop	r0
    20f0:	0f 90       	pop	r0
    20f2:	0f 90       	pop	r0
    20f4:	0f 90       	pop	r0
    20f6:	0f 90       	pop	r0
    20f8:	cf 91       	pop	r28
    20fa:	df 91       	pop	r29
    20fc:	08 95       	ret

000020fe <Timer_DeInit>:
/*
 * Description :
 * Function to stop the clock and DeInit the whole Timer
 */
void Timer_DeInit(TIMER_ID timer_number)
{
    20fe:	df 93       	push	r29
    2100:	cf 93       	push	r28
    2102:	cd b7       	in	r28, 0x3d	; 61
    2104:	de b7       	in	r29, 0x3e	; 62
    2106:	2f 97       	sbiw	r28, 0x0f	; 15
    2108:	0f b6       	in	r0, 0x3f	; 63
    210a:	f8 94       	cli
    210c:	de bf       	out	0x3e, r29	; 62
    210e:	0f be       	out	0x3f, r0	; 63
    2110:	cd bf       	out	0x3d, r28	; 61
    2112:	89 83       	std	Y+1, r24	; 0x01
	switch(timer_number)
    2114:	89 81       	ldd	r24, Y+1	; 0x01
    2116:	28 2f       	mov	r18, r24
    2118:	30 e0       	ldi	r19, 0x00	; 0
    211a:	3f 87       	std	Y+15, r19	; 0x0f
    211c:	2e 87       	std	Y+14, r18	; 0x0e
    211e:	8e 85       	ldd	r24, Y+14	; 0x0e
    2120:	9f 85       	ldd	r25, Y+15	; 0x0f
    2122:	81 30       	cpi	r24, 0x01	; 1
    2124:	91 05       	cpc	r25, r1
    2126:	61 f1       	breq	.+88     	; 0x2180 <Timer_DeInit+0x82>
    2128:	2e 85       	ldd	r18, Y+14	; 0x0e
    212a:	3f 85       	ldd	r19, Y+15	; 0x0f
    212c:	22 30       	cpi	r18, 0x02	; 2
    212e:	31 05       	cpc	r19, r1
    2130:	09 f4       	brne	.+2      	; 0x2134 <Timer_DeInit+0x36>
    2132:	58 c0       	rjmp	.+176    	; 0x21e4 <Timer_DeInit+0xe6>
    2134:	8e 85       	ldd	r24, Y+14	; 0x0e
    2136:	9f 85       	ldd	r25, Y+15	; 0x0f
    2138:	00 97       	sbiw	r24, 0x00	; 0
    213a:	09 f0       	breq	.+2      	; 0x213e <Timer_DeInit+0x40>
    213c:	73 c0       	rjmp	.+230    	; 0x2224 <Timer_DeInit+0x126>
	{
	/***************************************** Timer0 *****************************************/
	case TIMER0_ID:
		/* Clear Registers in Timer0 */
		TCCR0 &= 0x00;
    213e:	e3 e5       	ldi	r30, 0x53	; 83
    2140:	f0 e0       	ldi	r31, 0x00	; 0
    2142:	90 81       	ld	r25, Z
    2144:	e3 e5       	ldi	r30, 0x53	; 83
    2146:	f0 e0       	ldi	r31, 0x00	; 0
    2148:	10 82       	st	Z, r1
		TCNT0 &= 0x00;
    214a:	e2 e5       	ldi	r30, 0x52	; 82
    214c:	f0 e0       	ldi	r31, 0x00	; 0
    214e:	20 81       	ld	r18, Z
    2150:	e2 e5       	ldi	r30, 0x52	; 82
    2152:	f0 e0       	ldi	r31, 0x00	; 0
    2154:	10 82       	st	Z, r1
		OCR0 &= 0x00;
    2156:	ec e5       	ldi	r30, 0x5C	; 92
    2158:	f0 e0       	ldi	r31, 0x00	; 0
    215a:	30 81       	ld	r19, Z
    215c:	ec e5       	ldi	r30, 0x5C	; 92
    215e:	f0 e0       	ldi	r31, 0x00	; 0
    2160:	10 82       	st	Z, r1
		TIMSK &= ( 1 << OCIE0 ); /* Disable Output Compare Match Interrupt */
    2162:	a9 e5       	ldi	r26, 0x59	; 89
    2164:	b0 e0       	ldi	r27, 0x00	; 0
    2166:	e9 e5       	ldi	r30, 0x59	; 89
    2168:	f0 e0       	ldi	r31, 0x00	; 0
    216a:	80 81       	ld	r24, Z
    216c:	82 70       	andi	r24, 0x02	; 2
    216e:	8c 93       	st	X, r24
		TIMSK &= ( 1 << TOIE0 ); /* Disable Overflow Interrupt */
    2170:	a9 e5       	ldi	r26, 0x59	; 89
    2172:	b0 e0       	ldi	r27, 0x00	; 0
    2174:	e9 e5       	ldi	r30, 0x59	; 89
    2176:	f0 e0       	ldi	r31, 0x00	; 0
    2178:	80 81       	ld	r24, Z
    217a:	81 70       	andi	r24, 0x01	; 1
    217c:	8c 93       	st	X, r24
    217e:	52 c0       	rjmp	.+164    	; 0x2224 <Timer_DeInit+0x126>
		break;

	/***************************************** Timer1 *****************************************/
	case TIMER1_ID:
		/* Clear Registers in Timer1 */
		TCCR1A &= 0x00;
    2180:	ef e4       	ldi	r30, 0x4F	; 79
    2182:	f0 e0       	ldi	r31, 0x00	; 0
    2184:	80 81       	ld	r24, Z
    2186:	ef e4       	ldi	r30, 0x4F	; 79
    2188:	f0 e0       	ldi	r31, 0x00	; 0
    218a:	10 82       	st	Z, r1
		TCCR1B &= 0x00;
    218c:	ee e4       	ldi	r30, 0x4E	; 78
    218e:	f0 e0       	ldi	r31, 0x00	; 0
    2190:	90 81       	ld	r25, Z
    2192:	ee e4       	ldi	r30, 0x4E	; 78
    2194:	f0 e0       	ldi	r31, 0x00	; 0
    2196:	10 82       	st	Z, r1
		TCNT1 &= 0x0000;
    2198:	ec e4       	ldi	r30, 0x4C	; 76
    219a:	f0 e0       	ldi	r31, 0x00	; 0
    219c:	20 81       	ld	r18, Z
    219e:	31 81       	ldd	r19, Z+1	; 0x01
    21a0:	ec e4       	ldi	r30, 0x4C	; 76
    21a2:	f0 e0       	ldi	r31, 0x00	; 0
    21a4:	11 82       	std	Z+1, r1	; 0x01
    21a6:	10 82       	st	Z, r1
		OCR1A &= 0x0000;
    21a8:	ea e4       	ldi	r30, 0x4A	; 74
    21aa:	f0 e0       	ldi	r31, 0x00	; 0
    21ac:	80 81       	ld	r24, Z
    21ae:	91 81       	ldd	r25, Z+1	; 0x01
    21b0:	ea e4       	ldi	r30, 0x4A	; 74
    21b2:	f0 e0       	ldi	r31, 0x00	; 0
    21b4:	11 82       	std	Z+1, r1	; 0x01
    21b6:	10 82       	st	Z, r1
		TIMSK &= ( 1 << OCIE1A ); /* Disable Output Compare Match Interrupt --> Channel A */
    21b8:	a9 e5       	ldi	r26, 0x59	; 89
    21ba:	b0 e0       	ldi	r27, 0x00	; 0
    21bc:	e9 e5       	ldi	r30, 0x59	; 89
    21be:	f0 e0       	ldi	r31, 0x00	; 0
    21c0:	80 81       	ld	r24, Z
    21c2:	80 71       	andi	r24, 0x10	; 16
    21c4:	8c 93       	st	X, r24
		TIMSK &= ( 1 << OCIE1B ); /* Disable Output Compare Match Interrupt --> Channel B */
    21c6:	a9 e5       	ldi	r26, 0x59	; 89
    21c8:	b0 e0       	ldi	r27, 0x00	; 0
    21ca:	e9 e5       	ldi	r30, 0x59	; 89
    21cc:	f0 e0       	ldi	r31, 0x00	; 0
    21ce:	80 81       	ld	r24, Z
    21d0:	88 70       	andi	r24, 0x08	; 8
    21d2:	8c 93       	st	X, r24
		TIMSK &= ( 1 << TOIE1 ); /* Disable Overflow Interrupt */
    21d4:	a9 e5       	ldi	r26, 0x59	; 89
    21d6:	b0 e0       	ldi	r27, 0x00	; 0
    21d8:	e9 e5       	ldi	r30, 0x59	; 89
    21da:	f0 e0       	ldi	r31, 0x00	; 0
    21dc:	80 81       	ld	r24, Z
    21de:	84 70       	andi	r24, 0x04	; 4
    21e0:	8c 93       	st	X, r24
    21e2:	20 c0       	rjmp	.+64     	; 0x2224 <Timer_DeInit+0x126>
		break;

	/***************************************** Timer2 *****************************************/
	case TIMER2_ID:
		/* Clear Registers in Timer2 */
		TCCR2 &= 0x00;
    21e4:	e5 e4       	ldi	r30, 0x45	; 69
    21e6:	f0 e0       	ldi	r31, 0x00	; 0
    21e8:	90 81       	ld	r25, Z
    21ea:	e5 e4       	ldi	r30, 0x45	; 69
    21ec:	f0 e0       	ldi	r31, 0x00	; 0
    21ee:	10 82       	st	Z, r1
		TCNT2 &= 0x00;
    21f0:	e4 e4       	ldi	r30, 0x44	; 68
    21f2:	f0 e0       	ldi	r31, 0x00	; 0
    21f4:	20 81       	ld	r18, Z
    21f6:	e4 e4       	ldi	r30, 0x44	; 68
    21f8:	f0 e0       	ldi	r31, 0x00	; 0
    21fa:	10 82       	st	Z, r1
		OCR2 &= 0x00;
    21fc:	e3 e4       	ldi	r30, 0x43	; 67
    21fe:	f0 e0       	ldi	r31, 0x00	; 0
    2200:	30 81       	ld	r19, Z
    2202:	e3 e4       	ldi	r30, 0x43	; 67
    2204:	f0 e0       	ldi	r31, 0x00	; 0
    2206:	10 82       	st	Z, r1
		TIMSK &= ( 1 << OCIE2 ); /* Disable Output Compare Match Interrupt */
    2208:	a9 e5       	ldi	r26, 0x59	; 89
    220a:	b0 e0       	ldi	r27, 0x00	; 0
    220c:	e9 e5       	ldi	r30, 0x59	; 89
    220e:	f0 e0       	ldi	r31, 0x00	; 0
    2210:	80 81       	ld	r24, Z
    2212:	80 78       	andi	r24, 0x80	; 128
    2214:	8c 93       	st	X, r24
		TIMSK &= ( 1 << TOIE2 ); /* Disable Overflow Interrupt */
    2216:	a9 e5       	ldi	r26, 0x59	; 89
    2218:	b0 e0       	ldi	r27, 0x00	; 0
    221a:	e9 e5       	ldi	r30, 0x59	; 89
    221c:	f0 e0       	ldi	r31, 0x00	; 0
    221e:	80 81       	ld	r24, Z
    2220:	80 74       	andi	r24, 0x40	; 64
    2222:	8c 93       	st	X, r24
		break;
	} /* End of switch case */
} /* End Timer_DeInit Function */
    2224:	2f 96       	adiw	r28, 0x0f	; 15
    2226:	0f b6       	in	r0, 0x3f	; 63
    2228:	f8 94       	cli
    222a:	de bf       	out	0x3e, r29	; 62
    222c:	0f be       	out	0x3f, r0	; 63
    222e:	cd bf       	out	0x3d, r28	; 61
    2230:	cf 91       	pop	r28
    2232:	df 91       	pop	r29
    2234:	08 95       	ret

00002236 <TWI_init>:

#include "common_macros.h"
#include <avr/io.h>

void TWI_init(const TWI_ConfigType * Config_Ptr)
{
    2236:	cf 92       	push	r12
    2238:	df 92       	push	r13
    223a:	ef 92       	push	r14
    223c:	ff 92       	push	r15
    223e:	0f 93       	push	r16
    2240:	1f 93       	push	r17
    2242:	df 93       	push	r29
    2244:	cf 93       	push	r28
    2246:	00 d0       	rcall	.+0      	; 0x2248 <TWI_init+0x12>
    2248:	cd b7       	in	r28, 0x3d	; 61
    224a:	de b7       	in	r29, 0x3e	; 62
    224c:	9a 83       	std	Y+2, r25	; 0x02
    224e:	89 83       	std	Y+1, r24	; 0x01
    /*
     * Insert the required Prescaler on TWSR Register
     * It will occupy the first two bits as the other bits are Read Only
     */
	TWSR = Config_Ptr->prescaler;
    2250:	a1 e2       	ldi	r26, 0x21	; 33
    2252:	b0 e0       	ldi	r27, 0x00	; 0
    2254:	e9 81       	ldd	r30, Y+1	; 0x01
    2256:	fa 81       	ldd	r31, Y+2	; 0x02
    2258:	84 81       	ldd	r24, Z+4	; 0x04
    225a:	8c 93       	st	X, r24

	/*
	 * Calculate the division factor for the bit rate generator
	 * then Insert it on TWBR Register ( It will occupy the whole Register )
	 */
	TWBR = ( ( F_CPU / Config_Ptr->mode ) - 16 ) / ( 2 * ( 4 ^ Config_Ptr->prescaler ) );
    225c:	cc 24       	eor	r12, r12
    225e:	dd 24       	eor	r13, r13
    2260:	68 94       	set
    2262:	c5 f8       	bld	r12, 5
    2264:	e9 81       	ldd	r30, Y+1	; 0x01
    2266:	fa 81       	ldd	r31, Y+2	; 0x02
    2268:	20 81       	ld	r18, Z
    226a:	31 81       	ldd	r19, Z+1	; 0x01
    226c:	42 81       	ldd	r20, Z+2	; 0x02
    226e:	53 81       	ldd	r21, Z+3	; 0x03
    2270:	80 e4       	ldi	r24, 0x40	; 64
    2272:	92 e4       	ldi	r25, 0x42	; 66
    2274:	af e0       	ldi	r26, 0x0F	; 15
    2276:	b0 e0       	ldi	r27, 0x00	; 0
    2278:	bc 01       	movw	r22, r24
    227a:	cd 01       	movw	r24, r26
    227c:	0e 94 09 13 	call	0x2612	; 0x2612 <__udivmodsi4>
    2280:	da 01       	movw	r26, r20
    2282:	c9 01       	movw	r24, r18
    2284:	0f 2e       	mov	r0, r31
    2286:	f0 ef       	ldi	r31, 0xF0	; 240
    2288:	ef 2e       	mov	r14, r31
    228a:	ff ef       	ldi	r31, 0xFF	; 255
    228c:	ff 2e       	mov	r15, r31
    228e:	ff ef       	ldi	r31, 0xFF	; 255
    2290:	0f 2f       	mov	r16, r31
    2292:	ff ef       	ldi	r31, 0xFF	; 255
    2294:	1f 2f       	mov	r17, r31
    2296:	f0 2d       	mov	r31, r0
    2298:	e8 0e       	add	r14, r24
    229a:	f9 1e       	adc	r15, r25
    229c:	0a 1f       	adc	r16, r26
    229e:	1b 1f       	adc	r17, r27
    22a0:	e9 81       	ldd	r30, Y+1	; 0x01
    22a2:	fa 81       	ldd	r31, Y+2	; 0x02
    22a4:	94 81       	ldd	r25, Z+4	; 0x04
    22a6:	84 e0       	ldi	r24, 0x04	; 4
    22a8:	89 27       	eor	r24, r25
    22aa:	88 2f       	mov	r24, r24
    22ac:	90 e0       	ldi	r25, 0x00	; 0
    22ae:	88 0f       	add	r24, r24
    22b0:	99 1f       	adc	r25, r25
    22b2:	9c 01       	movw	r18, r24
    22b4:	44 27       	eor	r20, r20
    22b6:	37 fd       	sbrc	r19, 7
    22b8:	40 95       	com	r20
    22ba:	54 2f       	mov	r21, r20
    22bc:	c8 01       	movw	r24, r16
    22be:	b7 01       	movw	r22, r14
    22c0:	0e 94 09 13 	call	0x2612	; 0x2612 <__udivmodsi4>
    22c4:	da 01       	movw	r26, r20
    22c6:	c9 01       	movw	r24, r18
    22c8:	f6 01       	movw	r30, r12
    22ca:	80 83       	st	Z, r24
    /*
     * Insert Two Wire Bus address: my address if any master device want to call me
     * The address occupy only last 7 Bits So we shift the address one to the left
     * As General Call Recognition: Off >> TWGCE = 0
     */
    TWAR = (Config_Ptr->slaveAddress) << 1;
    22cc:	a2 e2       	ldi	r26, 0x22	; 34
    22ce:	b0 e0       	ldi	r27, 0x00	; 0
    22d0:	e9 81       	ldd	r30, Y+1	; 0x01
    22d2:	fa 81       	ldd	r31, Y+2	; 0x02
    22d4:	85 81       	ldd	r24, Z+5	; 0x05
    22d6:	88 0f       	add	r24, r24
    22d8:	8c 93       	st	X, r24
	
    TWCR = (1<<TWEN); /* enable TWI */
    22da:	e6 e5       	ldi	r30, 0x56	; 86
    22dc:	f0 e0       	ldi	r31, 0x00	; 0
    22de:	84 e0       	ldi	r24, 0x04	; 4
    22e0:	80 83       	st	Z, r24
}
    22e2:	0f 90       	pop	r0
    22e4:	0f 90       	pop	r0
    22e6:	cf 91       	pop	r28
    22e8:	df 91       	pop	r29
    22ea:	1f 91       	pop	r17
    22ec:	0f 91       	pop	r16
    22ee:	ff 90       	pop	r15
    22f0:	ef 90       	pop	r14
    22f2:	df 90       	pop	r13
    22f4:	cf 90       	pop	r12
    22f6:	08 95       	ret

000022f8 <TWI_start>:

void TWI_start(void)
{
    22f8:	df 93       	push	r29
    22fa:	cf 93       	push	r28
    22fc:	cd b7       	in	r28, 0x3d	; 61
    22fe:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    2300:	e6 e5       	ldi	r30, 0x56	; 86
    2302:	f0 e0       	ldi	r31, 0x00	; 0
    2304:	84 ea       	ldi	r24, 0xA4	; 164
    2306:	80 83       	st	Z, r24
    
    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    2308:	e6 e5       	ldi	r30, 0x56	; 86
    230a:	f0 e0       	ldi	r31, 0x00	; 0
    230c:	80 81       	ld	r24, Z
    230e:	88 23       	and	r24, r24
    2310:	dc f7       	brge	.-10     	; 0x2308 <TWI_start+0x10>
}
    2312:	cf 91       	pop	r28
    2314:	df 91       	pop	r29
    2316:	08 95       	ret

00002318 <TWI_stop>:

void TWI_stop(void)
{
    2318:	df 93       	push	r29
    231a:	cf 93       	push	r28
    231c:	cd b7       	in	r28, 0x3d	; 61
    231e:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    2320:	e6 e5       	ldi	r30, 0x56	; 86
    2322:	f0 e0       	ldi	r31, 0x00	; 0
    2324:	84 e9       	ldi	r24, 0x94	; 148
    2326:	80 83       	st	Z, r24
}
    2328:	cf 91       	pop	r28
    232a:	df 91       	pop	r29
    232c:	08 95       	ret

0000232e <TWI_writeByte>:

void TWI_writeByte(uint8 data)
{
    232e:	df 93       	push	r29
    2330:	cf 93       	push	r28
    2332:	0f 92       	push	r0
    2334:	cd b7       	in	r28, 0x3d	; 61
    2336:	de b7       	in	r29, 0x3e	; 62
    2338:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    233a:	e3 e2       	ldi	r30, 0x23	; 35
    233c:	f0 e0       	ldi	r31, 0x00	; 0
    233e:	89 81       	ldd	r24, Y+1	; 0x01
    2340:	80 83       	st	Z, r24
    /* 
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN);
    2342:	e6 e5       	ldi	r30, 0x56	; 86
    2344:	f0 e0       	ldi	r31, 0x00	; 0
    2346:	84 e8       	ldi	r24, 0x84	; 132
    2348:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    234a:	e6 e5       	ldi	r30, 0x56	; 86
    234c:	f0 e0       	ldi	r31, 0x00	; 0
    234e:	80 81       	ld	r24, Z
    2350:	88 23       	and	r24, r24
    2352:	dc f7       	brge	.-10     	; 0x234a <TWI_writeByte+0x1c>
}
    2354:	0f 90       	pop	r0
    2356:	cf 91       	pop	r28
    2358:	df 91       	pop	r29
    235a:	08 95       	ret

0000235c <TWI_readByteWithACK>:

uint8 TWI_readByteWithACK(void)
{
    235c:	df 93       	push	r29
    235e:	cf 93       	push	r28
    2360:	cd b7       	in	r28, 0x3d	; 61
    2362:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    2364:	e6 e5       	ldi	r30, 0x56	; 86
    2366:	f0 e0       	ldi	r31, 0x00	; 0
    2368:	84 ec       	ldi	r24, 0xC4	; 196
    236a:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    236c:	e6 e5       	ldi	r30, 0x56	; 86
    236e:	f0 e0       	ldi	r31, 0x00	; 0
    2370:	80 81       	ld	r24, Z
    2372:	88 23       	and	r24, r24
    2374:	dc f7       	brge	.-10     	; 0x236c <TWI_readByteWithACK+0x10>
    /* Read Data */
    return TWDR;
    2376:	e3 e2       	ldi	r30, 0x23	; 35
    2378:	f0 e0       	ldi	r31, 0x00	; 0
    237a:	80 81       	ld	r24, Z
}
    237c:	cf 91       	pop	r28
    237e:	df 91       	pop	r29
    2380:	08 95       	ret

00002382 <TWI_readByteWithNACK>:

uint8 TWI_readByteWithNACK(void)
{
    2382:	df 93       	push	r29
    2384:	cf 93       	push	r28
    2386:	cd b7       	in	r28, 0x3d	; 61
    2388:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    238a:	e6 e5       	ldi	r30, 0x56	; 86
    238c:	f0 e0       	ldi	r31, 0x00	; 0
    238e:	84 e8       	ldi	r24, 0x84	; 132
    2390:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    2392:	e6 e5       	ldi	r30, 0x56	; 86
    2394:	f0 e0       	ldi	r31, 0x00	; 0
    2396:	80 81       	ld	r24, Z
    2398:	88 23       	and	r24, r24
    239a:	dc f7       	brge	.-10     	; 0x2392 <TWI_readByteWithNACK+0x10>
    /* Read Data */
    return TWDR;
    239c:	e3 e2       	ldi	r30, 0x23	; 35
    239e:	f0 e0       	ldi	r31, 0x00	; 0
    23a0:	80 81       	ld	r24, Z
}
    23a2:	cf 91       	pop	r28
    23a4:	df 91       	pop	r29
    23a6:	08 95       	ret

000023a8 <TWI_getStatus>:

uint8 TWI_getStatus(void)
{
    23a8:	df 93       	push	r29
    23aa:	cf 93       	push	r28
    23ac:	0f 92       	push	r0
    23ae:	cd b7       	in	r28, 0x3d	; 61
    23b0:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    23b2:	e1 e2       	ldi	r30, 0x21	; 33
    23b4:	f0 e0       	ldi	r31, 0x00	; 0
    23b6:	80 81       	ld	r24, Z
    23b8:	88 7f       	andi	r24, 0xF8	; 248
    23ba:	89 83       	std	Y+1, r24	; 0x01
    return status;
    23bc:	89 81       	ldd	r24, Y+1	; 0x01
}
    23be:	0f 90       	pop	r0
    23c0:	cf 91       	pop	r28
    23c2:	df 91       	pop	r29
    23c4:	08 95       	ret

000023c6 <UART_init>:
 * 1. Setup the Frame format like number of data bits, parity bit type and number of stop bits.
 * 2. Enable the UART.
 * 3. Setup the UART baud rate.
 */
void UART_init(const UART_ConfigType * Config_Ptr)
{
    23c6:	df 93       	push	r29
    23c8:	cf 93       	push	r28
    23ca:	00 d0       	rcall	.+0      	; 0x23cc <UART_init+0x6>
    23cc:	00 d0       	rcall	.+0      	; 0x23ce <UART_init+0x8>
    23ce:	cd b7       	in	r28, 0x3d	; 61
    23d0:	de b7       	in	r29, 0x3e	; 62
    23d2:	9c 83       	std	Y+4, r25	; 0x04
    23d4:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ubrr_value = 0;
    23d6:	1a 82       	std	Y+2, r1	; 0x02
    23d8:	19 82       	std	Y+1, r1	; 0x01

	/* U2X = 1 for double transmission speed */
	UCSRA = (1<<U2X);
    23da:	eb e2       	ldi	r30, 0x2B	; 43
    23dc:	f0 e0       	ldi	r31, 0x00	; 0
    23de:	82 e0       	ldi	r24, 0x02	; 2
    23e0:	80 83       	st	Z, r24
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable
	 * UCSZ2 = ?? Number of Data Bits --> Depend on the Configuration
	 * RXB8 & TXB8 not used for 8-bit data mode
	 ***********************************************************************/ 
	UCSRB = (1<<RXEN) | (1<<TXEN);
    23e2:	ea e2       	ldi	r30, 0x2A	; 42
    23e4:	f0 e0       	ldi	r31, 0x00	; 0
    23e6:	88 e1       	ldi	r24, 0x18	; 24
    23e8:	80 83       	st	Z, r24
	 * UPM1:0  = ?? Parity bit 			--> Depend on the Configuration
	 * USBS    = ?? Stop bit   			--> Depend on the Configuration
	 * UCSZ1:0 = ?? Number of Data Bits --> Depend on the Configuration
	 * UCPOL   = 0 	Used with the Synchronous operation only
	 ***********************************************************************/ 	
	UCSRC = (1<<URSEL) | (1<<UCSZ0);
    23ea:	e0 e4       	ldi	r30, 0x40	; 64
    23ec:	f0 e0       	ldi	r31, 0x00	; 0
    23ee:	82 e8       	ldi	r24, 0x82	; 130
    23f0:	80 83       	st	Z, r24
	/*
	 * Insert Required Parity Mode
	 * in (UCSRC) Register
	 * in the bits ( UPM0, UPM1 )
	 */
	UCSRC = (UCSRC & 0xCF) | ( ( Config_Ptr->parity_bit_type ) << 4 );
    23f2:	a0 e4       	ldi	r26, 0x40	; 64
    23f4:	b0 e0       	ldi	r27, 0x00	; 0
    23f6:	e0 e4       	ldi	r30, 0x40	; 64
    23f8:	f0 e0       	ldi	r31, 0x00	; 0
    23fa:	80 81       	ld	r24, Z
    23fc:	28 2f       	mov	r18, r24
    23fe:	2f 7c       	andi	r18, 0xCF	; 207
    2400:	eb 81       	ldd	r30, Y+3	; 0x03
    2402:	fc 81       	ldd	r31, Y+4	; 0x04
    2404:	86 81       	ldd	r24, Z+6	; 0x06
    2406:	88 2f       	mov	r24, r24
    2408:	90 e0       	ldi	r25, 0x00	; 0
    240a:	82 95       	swap	r24
    240c:	92 95       	swap	r25
    240e:	90 7f       	andi	r25, 0xF0	; 240
    2410:	98 27       	eor	r25, r24
    2412:	80 7f       	andi	r24, 0xF0	; 240
    2414:	98 27       	eor	r25, r24
    2416:	82 2b       	or	r24, r18
    2418:	8c 93       	st	X, r24
	/*
	 * Insert Required Stop Bits
	 * in (UCSRC) Register
	 * in the bit ( USBS )
	 */
	UCSRC = (UCSRC & 0xF7)  | ( ( Config_Ptr->number_of_stop_bits ) << 3 );
    241a:	a0 e4       	ldi	r26, 0x40	; 64
    241c:	b0 e0       	ldi	r27, 0x00	; 0
    241e:	e0 e4       	ldi	r30, 0x40	; 64
    2420:	f0 e0       	ldi	r31, 0x00	; 0
    2422:	80 81       	ld	r24, Z
    2424:	28 2f       	mov	r18, r24
    2426:	27 7f       	andi	r18, 0xF7	; 247
    2428:	eb 81       	ldd	r30, Y+3	; 0x03
    242a:	fc 81       	ldd	r31, Y+4	; 0x04
    242c:	85 81       	ldd	r24, Z+5	; 0x05
    242e:	88 2f       	mov	r24, r24
    2430:	90 e0       	ldi	r25, 0x00	; 0
    2432:	88 0f       	add	r24, r24
    2434:	99 1f       	adc	r25, r25
    2436:	88 0f       	add	r24, r24
    2438:	99 1f       	adc	r25, r25
    243a:	88 0f       	add	r24, r24
    243c:	99 1f       	adc	r25, r25
    243e:	82 2b       	or	r24, r18
    2440:	8c 93       	st	X, r24
	 * Insert Required Number Data Bits
	 * in (UCSRC) Register
	 * General : in the bits ( UCSZ0, UCSZ1 )
	 * In 9-bit case : in the bit ( UCSZ2 )
	 */
	if (Config_Ptr->number_of_bits == 9)
    2442:	eb 81       	ldd	r30, Y+3	; 0x03
    2444:	fc 81       	ldd	r31, Y+4	; 0x04
    2446:	84 81       	ldd	r24, Z+4	; 0x04
    2448:	89 30       	cpi	r24, 0x09	; 9
    244a:	79 f4       	brne	.+30     	; 0x246a <UART_init+0xa4>
	{
		UCSRC |= (1<<UCSZ0) | (1<<UCSZ1);
    244c:	a0 e4       	ldi	r26, 0x40	; 64
    244e:	b0 e0       	ldi	r27, 0x00	; 0
    2450:	e0 e4       	ldi	r30, 0x40	; 64
    2452:	f0 e0       	ldi	r31, 0x00	; 0
    2454:	80 81       	ld	r24, Z
    2456:	86 60       	ori	r24, 0x06	; 6
    2458:	8c 93       	st	X, r24
		UCSRB |= (1<<UCSZ2);
    245a:	aa e2       	ldi	r26, 0x2A	; 42
    245c:	b0 e0       	ldi	r27, 0x00	; 0
    245e:	ea e2       	ldi	r30, 0x2A	; 42
    2460:	f0 e0       	ldi	r31, 0x00	; 0
    2462:	80 81       	ld	r24, Z
    2464:	84 60       	ori	r24, 0x04	; 4
    2466:	8c 93       	st	X, r24
    2468:	0f c0       	rjmp	.+30     	; 0x2488 <UART_init+0xc2>
	}
	else
	{
		UCSRC |= ( ( Config_Ptr->number_of_bits ) << 1 );
    246a:	a0 e4       	ldi	r26, 0x40	; 64
    246c:	b0 e0       	ldi	r27, 0x00	; 0
    246e:	e0 e4       	ldi	r30, 0x40	; 64
    2470:	f0 e0       	ldi	r31, 0x00	; 0
    2472:	80 81       	ld	r24, Z
    2474:	28 2f       	mov	r18, r24
    2476:	eb 81       	ldd	r30, Y+3	; 0x03
    2478:	fc 81       	ldd	r31, Y+4	; 0x04
    247a:	84 81       	ldd	r24, Z+4	; 0x04
    247c:	88 2f       	mov	r24, r24
    247e:	90 e0       	ldi	r25, 0x00	; 0
    2480:	88 0f       	add	r24, r24
    2482:	99 1f       	adc	r25, r25
    2484:	82 2b       	or	r24, r18
    2486:	8c 93       	st	X, r24
	}

	/* Calculate the UBRR register value */
	ubrr_value = (uint16)(((F_CPU / (Config_Ptr->baud_rate * 8UL))) - 1);
    2488:	eb 81       	ldd	r30, Y+3	; 0x03
    248a:	fc 81       	ldd	r31, Y+4	; 0x04
    248c:	80 81       	ld	r24, Z
    248e:	91 81       	ldd	r25, Z+1	; 0x01
    2490:	a2 81       	ldd	r26, Z+2	; 0x02
    2492:	b3 81       	ldd	r27, Z+3	; 0x03
    2494:	88 0f       	add	r24, r24
    2496:	99 1f       	adc	r25, r25
    2498:	aa 1f       	adc	r26, r26
    249a:	bb 1f       	adc	r27, r27
    249c:	88 0f       	add	r24, r24
    249e:	99 1f       	adc	r25, r25
    24a0:	aa 1f       	adc	r26, r26
    24a2:	bb 1f       	adc	r27, r27
    24a4:	88 0f       	add	r24, r24
    24a6:	99 1f       	adc	r25, r25
    24a8:	aa 1f       	adc	r26, r26
    24aa:	bb 1f       	adc	r27, r27
    24ac:	9c 01       	movw	r18, r24
    24ae:	ad 01       	movw	r20, r26
    24b0:	80 e0       	ldi	r24, 0x00	; 0
    24b2:	92 e1       	ldi	r25, 0x12	; 18
    24b4:	aa e7       	ldi	r26, 0x7A	; 122
    24b6:	b0 e0       	ldi	r27, 0x00	; 0
    24b8:	bc 01       	movw	r22, r24
    24ba:	cd 01       	movw	r24, r26
    24bc:	0e 94 09 13 	call	0x2612	; 0x2612 <__udivmodsi4>
    24c0:	da 01       	movw	r26, r20
    24c2:	c9 01       	movw	r24, r18
    24c4:	01 97       	sbiw	r24, 0x01	; 1
    24c6:	9a 83       	std	Y+2, r25	; 0x02
    24c8:	89 83       	std	Y+1, r24	; 0x01

	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = ubrr_value>>8;
    24ca:	e0 e4       	ldi	r30, 0x40	; 64
    24cc:	f0 e0       	ldi	r31, 0x00	; 0
    24ce:	89 81       	ldd	r24, Y+1	; 0x01
    24d0:	9a 81       	ldd	r25, Y+2	; 0x02
    24d2:	89 2f       	mov	r24, r25
    24d4:	99 27       	eor	r25, r25
    24d6:	80 83       	st	Z, r24
	UBRRL = ubrr_value;
    24d8:	e9 e2       	ldi	r30, 0x29	; 41
    24da:	f0 e0       	ldi	r31, 0x00	; 0
    24dc:	89 81       	ldd	r24, Y+1	; 0x01
    24de:	80 83       	st	Z, r24
}
    24e0:	0f 90       	pop	r0
    24e2:	0f 90       	pop	r0
    24e4:	0f 90       	pop	r0
    24e6:	0f 90       	pop	r0
    24e8:	cf 91       	pop	r28
    24ea:	df 91       	pop	r29
    24ec:	08 95       	ret

000024ee <UART_sendByte>:
/*
 * Description :
 * Functional responsible for send byte to another UART device.
 */
void UART_sendByte(const uint8 data)
{
    24ee:	df 93       	push	r29
    24f0:	cf 93       	push	r28
    24f2:	0f 92       	push	r0
    24f4:	cd b7       	in	r28, 0x3d	; 61
    24f6:	de b7       	in	r29, 0x3e	; 62
    24f8:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    24fa:	eb e2       	ldi	r30, 0x2B	; 43
    24fc:	f0 e0       	ldi	r31, 0x00	; 0
    24fe:	80 81       	ld	r24, Z
    2500:	88 2f       	mov	r24, r24
    2502:	90 e0       	ldi	r25, 0x00	; 0
    2504:	80 72       	andi	r24, 0x20	; 32
    2506:	90 70       	andi	r25, 0x00	; 0
    2508:	00 97       	sbiw	r24, 0x00	; 0
    250a:	b9 f3       	breq	.-18     	; 0x24fa <UART_sendByte+0xc>

	/*
	 * Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	UDR = data;
    250c:	ec e2       	ldi	r30, 0x2C	; 44
    250e:	f0 e0       	ldi	r31, 0x00	; 0
    2510:	89 81       	ldd	r24, Y+1	; 0x01
    2512:	80 83       	st	Z, r24
	/************************* Another Method *************************
	UDR = data;
	while(BIT_IS_CLEAR(UCSRA,TXC)){} // Wait until the transmission is complete TXC = 1
	SET_BIT(UCSRA,TXC); // Clear the TXC flag
	*******************************************************************/
}
    2514:	0f 90       	pop	r0
    2516:	cf 91       	pop	r28
    2518:	df 91       	pop	r29
    251a:	08 95       	ret

0000251c <UART_recieveByte>:
/*
 * Description :
 * Functional responsible for receive byte from another UART device.
 */
uint8 UART_recieveByte(void)
{
    251c:	df 93       	push	r29
    251e:	cf 93       	push	r28
    2520:	cd b7       	in	r28, 0x3d	; 61
    2522:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
    2524:	eb e2       	ldi	r30, 0x2B	; 43
    2526:	f0 e0       	ldi	r31, 0x00	; 0
    2528:	80 81       	ld	r24, Z
    252a:	88 23       	and	r24, r24
    252c:	dc f7       	brge	.-10     	; 0x2524 <UART_recieveByte+0x8>

	/*
	 * Read the received data from the Rx buffer (UDR)
	 * The RXC flag will be cleared after read the data
	 */
    return UDR;
    252e:	ec e2       	ldi	r30, 0x2C	; 44
    2530:	f0 e0       	ldi	r31, 0x00	; 0
    2532:	80 81       	ld	r24, Z
}
    2534:	cf 91       	pop	r28
    2536:	df 91       	pop	r29
    2538:	08 95       	ret

0000253a <UART_sendString>:
/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str)
{
    253a:	df 93       	push	r29
    253c:	cf 93       	push	r28
    253e:	00 d0       	rcall	.+0      	; 0x2540 <UART_sendString+0x6>
    2540:	0f 92       	push	r0
    2542:	cd b7       	in	r28, 0x3d	; 61
    2544:	de b7       	in	r29, 0x3e	; 62
    2546:	9b 83       	std	Y+3, r25	; 0x03
    2548:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    254a:	19 82       	std	Y+1, r1	; 0x01
    254c:	0e c0       	rjmp	.+28     	; 0x256a <UART_sendString+0x30>

	/* Send the whole string */
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    254e:	89 81       	ldd	r24, Y+1	; 0x01
    2550:	28 2f       	mov	r18, r24
    2552:	30 e0       	ldi	r19, 0x00	; 0
    2554:	8a 81       	ldd	r24, Y+2	; 0x02
    2556:	9b 81       	ldd	r25, Y+3	; 0x03
    2558:	fc 01       	movw	r30, r24
    255a:	e2 0f       	add	r30, r18
    255c:	f3 1f       	adc	r31, r19
    255e:	80 81       	ld	r24, Z
    2560:	0e 94 77 12 	call	0x24ee	; 0x24ee <UART_sendByte>
		i++;
    2564:	89 81       	ldd	r24, Y+1	; 0x01
    2566:	8f 5f       	subi	r24, 0xFF	; 255
    2568:	89 83       	std	Y+1, r24	; 0x01
void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;

	/* Send the whole string */
	while(Str[i] != '\0')
    256a:	89 81       	ldd	r24, Y+1	; 0x01
    256c:	28 2f       	mov	r18, r24
    256e:	30 e0       	ldi	r19, 0x00	; 0
    2570:	8a 81       	ldd	r24, Y+2	; 0x02
    2572:	9b 81       	ldd	r25, Y+3	; 0x03
    2574:	fc 01       	movw	r30, r24
    2576:	e2 0f       	add	r30, r18
    2578:	f3 1f       	adc	r31, r19
    257a:	80 81       	ld	r24, Z
    257c:	88 23       	and	r24, r24
    257e:	39 f7       	brne	.-50     	; 0x254e <UART_sendString+0x14>
	{
		UART_sendByte(*Str);
		Str++;
	}		
	*******************************************************************/
}
    2580:	0f 90       	pop	r0
    2582:	0f 90       	pop	r0
    2584:	0f 90       	pop	r0
    2586:	cf 91       	pop	r28
    2588:	df 91       	pop	r29
    258a:	08 95       	ret

0000258c <UART_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str)
{
    258c:	0f 93       	push	r16
    258e:	1f 93       	push	r17
    2590:	df 93       	push	r29
    2592:	cf 93       	push	r28
    2594:	00 d0       	rcall	.+0      	; 0x2596 <UART_receiveString+0xa>
    2596:	0f 92       	push	r0
    2598:	cd b7       	in	r28, 0x3d	; 61
    259a:	de b7       	in	r29, 0x3e	; 62
    259c:	9b 83       	std	Y+3, r25	; 0x03
    259e:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    25a0:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_recieveByte();
    25a2:	89 81       	ldd	r24, Y+1	; 0x01
    25a4:	28 2f       	mov	r18, r24
    25a6:	30 e0       	ldi	r19, 0x00	; 0
    25a8:	8a 81       	ldd	r24, Y+2	; 0x02
    25aa:	9b 81       	ldd	r25, Y+3	; 0x03
    25ac:	8c 01       	movw	r16, r24
    25ae:	02 0f       	add	r16, r18
    25b0:	13 1f       	adc	r17, r19
    25b2:	0e 94 8e 12 	call	0x251c	; 0x251c <UART_recieveByte>
    25b6:	f8 01       	movw	r30, r16
    25b8:	80 83       	st	Z, r24
    25ba:	0f c0       	rjmp	.+30     	; 0x25da <UART_receiveString+0x4e>

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
	{
		i++;
    25bc:	89 81       	ldd	r24, Y+1	; 0x01
    25be:	8f 5f       	subi	r24, 0xFF	; 255
    25c0:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte();
    25c2:	89 81       	ldd	r24, Y+1	; 0x01
    25c4:	28 2f       	mov	r18, r24
    25c6:	30 e0       	ldi	r19, 0x00	; 0
    25c8:	8a 81       	ldd	r24, Y+2	; 0x02
    25ca:	9b 81       	ldd	r25, Y+3	; 0x03
    25cc:	8c 01       	movw	r16, r24
    25ce:	02 0f       	add	r16, r18
    25d0:	13 1f       	adc	r17, r19
    25d2:	0e 94 8e 12 	call	0x251c	; 0x251c <UART_recieveByte>
    25d6:	f8 01       	movw	r30, r16
    25d8:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_recieveByte();

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
    25da:	89 81       	ldd	r24, Y+1	; 0x01
    25dc:	28 2f       	mov	r18, r24
    25de:	30 e0       	ldi	r19, 0x00	; 0
    25e0:	8a 81       	ldd	r24, Y+2	; 0x02
    25e2:	9b 81       	ldd	r25, Y+3	; 0x03
    25e4:	fc 01       	movw	r30, r24
    25e6:	e2 0f       	add	r30, r18
    25e8:	f3 1f       	adc	r31, r19
    25ea:	80 81       	ld	r24, Z
    25ec:	83 32       	cpi	r24, 0x23	; 35
    25ee:	31 f7       	brne	.-52     	; 0x25bc <UART_receiveString+0x30>
		i++;
		Str[i] = UART_recieveByte();
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
    25f0:	89 81       	ldd	r24, Y+1	; 0x01
    25f2:	28 2f       	mov	r18, r24
    25f4:	30 e0       	ldi	r19, 0x00	; 0
    25f6:	8a 81       	ldd	r24, Y+2	; 0x02
    25f8:	9b 81       	ldd	r25, Y+3	; 0x03
    25fa:	fc 01       	movw	r30, r24
    25fc:	e2 0f       	add	r30, r18
    25fe:	f3 1f       	adc	r31, r19
    2600:	10 82       	st	Z, r1
}
    2602:	0f 90       	pop	r0
    2604:	0f 90       	pop	r0
    2606:	0f 90       	pop	r0
    2608:	cf 91       	pop	r28
    260a:	df 91       	pop	r29
    260c:	1f 91       	pop	r17
    260e:	0f 91       	pop	r16
    2610:	08 95       	ret

00002612 <__udivmodsi4>:
    2612:	a1 e2       	ldi	r26, 0x21	; 33
    2614:	1a 2e       	mov	r1, r26
    2616:	aa 1b       	sub	r26, r26
    2618:	bb 1b       	sub	r27, r27
    261a:	fd 01       	movw	r30, r26
    261c:	0d c0       	rjmp	.+26     	; 0x2638 <__udivmodsi4_ep>

0000261e <__udivmodsi4_loop>:
    261e:	aa 1f       	adc	r26, r26
    2620:	bb 1f       	adc	r27, r27
    2622:	ee 1f       	adc	r30, r30
    2624:	ff 1f       	adc	r31, r31
    2626:	a2 17       	cp	r26, r18
    2628:	b3 07       	cpc	r27, r19
    262a:	e4 07       	cpc	r30, r20
    262c:	f5 07       	cpc	r31, r21
    262e:	20 f0       	brcs	.+8      	; 0x2638 <__udivmodsi4_ep>
    2630:	a2 1b       	sub	r26, r18
    2632:	b3 0b       	sbc	r27, r19
    2634:	e4 0b       	sbc	r30, r20
    2636:	f5 0b       	sbc	r31, r21

00002638 <__udivmodsi4_ep>:
    2638:	66 1f       	adc	r22, r22
    263a:	77 1f       	adc	r23, r23
    263c:	88 1f       	adc	r24, r24
    263e:	99 1f       	adc	r25, r25
    2640:	1a 94       	dec	r1
    2642:	69 f7       	brne	.-38     	; 0x261e <__udivmodsi4_loop>
    2644:	60 95       	com	r22
    2646:	70 95       	com	r23
    2648:	80 95       	com	r24
    264a:	90 95       	com	r25
    264c:	9b 01       	movw	r18, r22
    264e:	ac 01       	movw	r20, r24
    2650:	bd 01       	movw	r22, r26
    2652:	cf 01       	movw	r24, r30
    2654:	08 95       	ret

00002656 <__prologue_saves__>:
    2656:	2f 92       	push	r2
    2658:	3f 92       	push	r3
    265a:	4f 92       	push	r4
    265c:	5f 92       	push	r5
    265e:	6f 92       	push	r6
    2660:	7f 92       	push	r7
    2662:	8f 92       	push	r8
    2664:	9f 92       	push	r9
    2666:	af 92       	push	r10
    2668:	bf 92       	push	r11
    266a:	cf 92       	push	r12
    266c:	df 92       	push	r13
    266e:	ef 92       	push	r14
    2670:	ff 92       	push	r15
    2672:	0f 93       	push	r16
    2674:	1f 93       	push	r17
    2676:	cf 93       	push	r28
    2678:	df 93       	push	r29
    267a:	cd b7       	in	r28, 0x3d	; 61
    267c:	de b7       	in	r29, 0x3e	; 62
    267e:	ca 1b       	sub	r28, r26
    2680:	db 0b       	sbc	r29, r27
    2682:	0f b6       	in	r0, 0x3f	; 63
    2684:	f8 94       	cli
    2686:	de bf       	out	0x3e, r29	; 62
    2688:	0f be       	out	0x3f, r0	; 63
    268a:	cd bf       	out	0x3d, r28	; 61
    268c:	09 94       	ijmp

0000268e <__epilogue_restores__>:
    268e:	2a 88       	ldd	r2, Y+18	; 0x12
    2690:	39 88       	ldd	r3, Y+17	; 0x11
    2692:	48 88       	ldd	r4, Y+16	; 0x10
    2694:	5f 84       	ldd	r5, Y+15	; 0x0f
    2696:	6e 84       	ldd	r6, Y+14	; 0x0e
    2698:	7d 84       	ldd	r7, Y+13	; 0x0d
    269a:	8c 84       	ldd	r8, Y+12	; 0x0c
    269c:	9b 84       	ldd	r9, Y+11	; 0x0b
    269e:	aa 84       	ldd	r10, Y+10	; 0x0a
    26a0:	b9 84       	ldd	r11, Y+9	; 0x09
    26a2:	c8 84       	ldd	r12, Y+8	; 0x08
    26a4:	df 80       	ldd	r13, Y+7	; 0x07
    26a6:	ee 80       	ldd	r14, Y+6	; 0x06
    26a8:	fd 80       	ldd	r15, Y+5	; 0x05
    26aa:	0c 81       	ldd	r16, Y+4	; 0x04
    26ac:	1b 81       	ldd	r17, Y+3	; 0x03
    26ae:	aa 81       	ldd	r26, Y+2	; 0x02
    26b0:	b9 81       	ldd	r27, Y+1	; 0x01
    26b2:	ce 0f       	add	r28, r30
    26b4:	d1 1d       	adc	r29, r1
    26b6:	0f b6       	in	r0, 0x3f	; 63
    26b8:	f8 94       	cli
    26ba:	de bf       	out	0x3e, r29	; 62
    26bc:	0f be       	out	0x3f, r0	; 63
    26be:	cd bf       	out	0x3d, r28	; 61
    26c0:	ed 01       	movw	r28, r26
    26c2:	08 95       	ret

000026c4 <_exit>:
    26c4:	f8 94       	cli

000026c6 <__stop_program>:
    26c6:	ff cf       	rjmp	.-2      	; 0x26c6 <__stop_program>
