
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a75tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4304 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 281.441 ; gain = 71.078
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/19079/lab01/lab01.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/19079/lab01/lab01.srcs/sources_1/new/top.v:23]
	Parameter A_NOP bound to: 5'b00000 
	Parameter A_ADD bound to: 5'b00001 
	Parameter A_SUB bound to: 5'b00010 
	Parameter A_AND bound to: 5'b00011 
	Parameter A_OR bound to: 5'b00100 
	Parameter A_XOR bound to: 5'b00101 
	Parameter A_NOR bound to: 5'b00110 
INFO: [Synth 8-256] done synthesizing module 'alu' (1#1) [C:/Users/19079/lab01/lab01.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'alu_a' does not match port width (32) of module 'alu' [C:/Users/19079/lab01/lab01.srcs/sources_1/new/main.v:36]
WARNING: [Synth 8-689] width (1) of port connection 'alu_b' does not match port width (32) of module 'alu' [C:/Users/19079/lab01/lab01.srcs/sources_1/new/main.v:37]
WARNING: [Synth 8-689] width (1) of port connection 'alu_a' does not match port width (32) of module 'alu' [C:/Users/19079/lab01/lab01.srcs/sources_1/new/main.v:46]
WARNING: [Synth 8-689] width (1) of port connection 'alu_b' does not match port width (32) of module 'alu' [C:/Users/19079/lab01/lab01.srcs/sources_1/new/main.v:47]
WARNING: [Synth 8-689] width (1) of port connection 'alu_op' does not match port width (5) of module 'alu' [C:/Users/19079/lab01/lab01.srcs/sources_1/new/main.v:48]
WARNING: [Synth 8-689] width (1) of port connection 'alu_a' does not match port width (32) of module 'alu' [C:/Users/19079/lab01/lab01.srcs/sources_1/new/main.v:54]
WARNING: [Synth 8-689] width (1) of port connection 'alu_b' does not match port width (32) of module 'alu' [C:/Users/19079/lab01/lab01.srcs/sources_1/new/main.v:55]
WARNING: [Synth 8-689] width (1) of port connection 'alu_op' does not match port width (5) of module 'alu' [C:/Users/19079/lab01/lab01.srcs/sources_1/new/main.v:56]
WARNING: [Synth 8-689] width (1) of port connection 'alu_a' does not match port width (32) of module 'alu' [C:/Users/19079/lab01/lab01.srcs/sources_1/new/main.v:62]
WARNING: [Synth 8-689] width (1) of port connection 'alu_b' does not match port width (32) of module 'alu' [C:/Users/19079/lab01/lab01.srcs/sources_1/new/main.v:63]
WARNING: [Synth 8-689] width (1) of port connection 'alu_op' does not match port width (5) of module 'alu' [C:/Users/19079/lab01/lab01.srcs/sources_1/new/main.v:64]
WARNING: [Synth 8-3848] Net op in module/entity main does not have driver. [C:/Users/19079/lab01/lab01.srcs/sources_1/new/main.v:48]
INFO: [Synth 8-256] done synthesizing module 'main' (2#1) [C:/Users/19079/lab01/lab01.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[31]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[30]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[29]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[28]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[27]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[26]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[25]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[24]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[23]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[22]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[21]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[20]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[19]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[18]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[17]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[16]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[15]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[14]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[13]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[12]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[11]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[10]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[9]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[8]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[7]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[6]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[5]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[4]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[3]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[2]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[1]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[0]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[31]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[30]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[29]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[28]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[27]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[26]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[25]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[24]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[23]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[22]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[21]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[20]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[19]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[18]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[17]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[16]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[15]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[14]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[13]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[12]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[11]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[10]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[9]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[8]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[7]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[6]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[5]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[4]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[3]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[2]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[1]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 318.855 ; gain = 108.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 318.855 ; gain = 108.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 318.855 ; gain = 108.492
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/19079/lab01/lab01.srcs/sources_1/new/top.v:37]
INFO: [Device 21-403] Loading part xc7a75tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 334.867 ; gain = 124.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design main has unconnected port alu_a[31]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[30]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[29]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[28]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[27]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[26]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[25]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[24]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[23]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[22]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[21]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[20]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[19]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[18]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[17]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[16]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[15]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[14]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[13]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[12]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[11]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[10]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[9]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[8]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[7]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[6]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[5]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[4]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[3]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[2]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[1]
WARNING: [Synth 8-3331] design main has unconnected port alu_a[0]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[31]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[30]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[29]
WARNING: [Synth 8-3331] design main has unconnected port alu_b[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-3352] multi-driven net p_1_out[1] with 1st driver pin 'i_0/alu1//i_/O' [C:/Users/19079/lab01/lab01.srcs/sources_1/new/top.v:39]
CRITICAL WARNING: [Synth 8-3352] multi-driven net p_1_out[1] with 2nd driver pin 'GND' [C:/Users/19079/lab01/lab01.srcs/sources_1/new/top.v:39]
CRITICAL WARNING: [Synth 8-5559] multi-driven net p_1_out[1] is connected to constant driver, other driver is ignored [C:/Users/19079/lab01/lab01.srcs/sources_1/new/top.v:39]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 449.266 ; gain = 238.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 449.266 ; gain = 238.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 450.313 ; gain = 239.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 450.313 ; gain = 239.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 450.313 ; gain = 239.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 450.313 ; gain = 239.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 450.313 ; gain = 239.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 450.313 ; gain = 239.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 450.313 ; gain = 239.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    32|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 450.313 ; gain = 239.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 140 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 450.313 ; gain = 239.949
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 450.313 ; gain = 239.949
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 112 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 530.383 ; gain = 320.020
INFO: [Common 17-1381] The checkpoint 'C:/Users/19079/lab01/lab01.runs/synth_1/main.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 530.383 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 29 20:12:41 2018...
