vendor_name = ModelSim
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/audio_subsystem_w_histogram.qxp
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/audio_subsystem_no_histogram.qxp
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/var_clk_div32.qxp
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/waveform_gen.vhd
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/sincos_lut.vhd
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/sdram1.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/plot_graph.v
source_file = 1, frecGen.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/FFXII_LB_Cursor2.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/FFXII_LB_Cursor.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/Cursor.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/hack_ltm_sincronization.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/ScanCodeToEvent.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/PS2_ScanCodeReader.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/Keyboard_Controller.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.qip
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.qip
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_controller.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_unpack_data.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_stream_output.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.sdc
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_control.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_to_binary.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_trigger_sync.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_frame_counter.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sample_counter.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_timer.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid_qsys.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_signal_selector.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.qip
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mouse_pos.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_modulation_selector.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_lfsr_val.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_lfsr_clk_interrupt_gen.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_keyboard_keys.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_key.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_dds_increment.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.ocp
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.sdc
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_bht_ram.mif
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_dc_tag_ram.mif
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_ic_tag_ram.mif
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_tck.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_ociram_default_contents.mif
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_oci_test_bench.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_rf_ram_a.mif
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_rf_ram_b.mif
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_test_bench.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_sel.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_fifo_used.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_OUT_PAUSE.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_EMPTY.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_DATA_FREGEN.v
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/dds_and_nios_lab.sdc
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/solutions/Chain1.cdf
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/lfsr.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/flipflop.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/lfsr.vwf
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/clk_divider.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/fast_to_slow_sync.sv
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/fast_to_slow_sync.vwf
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/dds.vwf
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/db/dds_and_nios_lab.work.audio_subsystem_w_histogram.qxp.txt
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/db/dds_and_nios_lab.work.audio_subsystem_no_histogram.qxp.txt
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/db/dds_and_nios_lab.work.var_clk_div32.qxp.txt
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/scan_events.h
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/db/altsyncram_h4e1.tdf
source_file = 1, C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/lab5_template_de1soc/db/dds_and_nios_lab.waveform_gen0.rtl.mif
design_name = waveform_gen
instance = comp, \sin_out[0]~output , sin_out[0]~output, waveform_gen, 1
instance = comp, \sin_out[1]~output , sin_out[1]~output, waveform_gen, 1
instance = comp, \sin_out[2]~output , sin_out[2]~output, waveform_gen, 1
instance = comp, \sin_out[3]~output , sin_out[3]~output, waveform_gen, 1
instance = comp, \sin_out[4]~output , sin_out[4]~output, waveform_gen, 1
instance = comp, \sin_out[5]~output , sin_out[5]~output, waveform_gen, 1
instance = comp, \sin_out[6]~output , sin_out[6]~output, waveform_gen, 1
instance = comp, \sin_out[7]~output , sin_out[7]~output, waveform_gen, 1
instance = comp, \sin_out[8]~output , sin_out[8]~output, waveform_gen, 1
instance = comp, \sin_out[9]~output , sin_out[9]~output, waveform_gen, 1
instance = comp, \sin_out[10]~output , sin_out[10]~output, waveform_gen, 1
instance = comp, \sin_out[11]~output , sin_out[11]~output, waveform_gen, 1
instance = comp, \cos_out[0]~output , cos_out[0]~output, waveform_gen, 1
instance = comp, \cos_out[1]~output , cos_out[1]~output, waveform_gen, 1
instance = comp, \cos_out[2]~output , cos_out[2]~output, waveform_gen, 1
instance = comp, \cos_out[3]~output , cos_out[3]~output, waveform_gen, 1
instance = comp, \cos_out[4]~output , cos_out[4]~output, waveform_gen, 1
instance = comp, \cos_out[5]~output , cos_out[5]~output, waveform_gen, 1
instance = comp, \cos_out[6]~output , cos_out[6]~output, waveform_gen, 1
instance = comp, \cos_out[7]~output , cos_out[7]~output, waveform_gen, 1
instance = comp, \cos_out[8]~output , cos_out[8]~output, waveform_gen, 1
instance = comp, \cos_out[9]~output , cos_out[9]~output, waveform_gen, 1
instance = comp, \cos_out[10]~output , cos_out[10]~output, waveform_gen, 1
instance = comp, \cos_out[11]~output , cos_out[11]~output, waveform_gen, 1
instance = comp, \squ_out[0]~output , squ_out[0]~output, waveform_gen, 1
instance = comp, \squ_out[1]~output , squ_out[1]~output, waveform_gen, 1
instance = comp, \squ_out[2]~output , squ_out[2]~output, waveform_gen, 1
instance = comp, \squ_out[3]~output , squ_out[3]~output, waveform_gen, 1
instance = comp, \squ_out[4]~output , squ_out[4]~output, waveform_gen, 1
instance = comp, \squ_out[5]~output , squ_out[5]~output, waveform_gen, 1
instance = comp, \squ_out[6]~output , squ_out[6]~output, waveform_gen, 1
instance = comp, \squ_out[7]~output , squ_out[7]~output, waveform_gen, 1
instance = comp, \squ_out[8]~output , squ_out[8]~output, waveform_gen, 1
instance = comp, \squ_out[9]~output , squ_out[9]~output, waveform_gen, 1
instance = comp, \squ_out[10]~output , squ_out[10]~output, waveform_gen, 1
instance = comp, \squ_out[11]~output , squ_out[11]~output, waveform_gen, 1
instance = comp, \saw_out[0]~output , saw_out[0]~output, waveform_gen, 1
instance = comp, \saw_out[1]~output , saw_out[1]~output, waveform_gen, 1
instance = comp, \saw_out[2]~output , saw_out[2]~output, waveform_gen, 1
instance = comp, \saw_out[3]~output , saw_out[3]~output, waveform_gen, 1
instance = comp, \saw_out[4]~output , saw_out[4]~output, waveform_gen, 1
instance = comp, \saw_out[5]~output , saw_out[5]~output, waveform_gen, 1
instance = comp, \saw_out[6]~output , saw_out[6]~output, waveform_gen, 1
instance = comp, \saw_out[7]~output , saw_out[7]~output, waveform_gen, 1
instance = comp, \saw_out[8]~output , saw_out[8]~output, waveform_gen, 1
instance = comp, \saw_out[9]~output , saw_out[9]~output, waveform_gen, 1
instance = comp, \saw_out[10]~output , saw_out[10]~output, waveform_gen, 1
instance = comp, \saw_out[11]~output , saw_out[11]~output, waveform_gen, 1
instance = comp, \clk~input , clk~input, waveform_gen, 1
instance = comp, \en~input , en~input, waveform_gen, 1
instance = comp, \phase_inc[20]~input , phase_inc[20]~input, waveform_gen, 1
instance = comp, \phase_inc[19]~input , phase_inc[19]~input, waveform_gen, 1
instance = comp, \phase_inc[18]~input , phase_inc[18]~input, waveform_gen, 1
instance = comp, \phase_inc[17]~input , phase_inc[17]~input, waveform_gen, 1
instance = comp, \phase_inc[16]~input , phase_inc[16]~input, waveform_gen, 1
instance = comp, \phase_inc[15]~input , phase_inc[15]~input, waveform_gen, 1
instance = comp, \phase_inc[14]~input , phase_inc[14]~input, waveform_gen, 1
instance = comp, \phase_inc[13]~input , phase_inc[13]~input, waveform_gen, 1
instance = comp, \phase_inc[12]~input , phase_inc[12]~input, waveform_gen, 1
instance = comp, \phase_inc[11]~input , phase_inc[11]~input, waveform_gen, 1
instance = comp, \phase_inc[10]~input , phase_inc[10]~input, waveform_gen, 1
instance = comp, \phase_inc[9]~input , phase_inc[9]~input, waveform_gen, 1
instance = comp, \phase_inc[8]~input , phase_inc[8]~input, waveform_gen, 1
instance = comp, \phase_inc[7]~input , phase_inc[7]~input, waveform_gen, 1
instance = comp, \phase_inc[6]~input , phase_inc[6]~input, waveform_gen, 1
instance = comp, \phase_inc[5]~input , phase_inc[5]~input, waveform_gen, 1
instance = comp, \phase_inc[4]~input , phase_inc[4]~input, waveform_gen, 1
instance = comp, \phase_inc[3]~input , phase_inc[3]~input, waveform_gen, 1
instance = comp, \phase_inc[2]~input , phase_inc[2]~input, waveform_gen, 1
instance = comp, \phase_inc[1]~input , phase_inc[1]~input, waveform_gen, 1
instance = comp, \phase_inc[0]~input , phase_inc[0]~input, waveform_gen, 1
instance = comp, \Add0~125 , Add0~125, waveform_gen, 1
instance = comp, \reset~input , reset~input, waveform_gen, 1
instance = comp, \phase_acc[0] , phase_acc[0], waveform_gen, 1
instance = comp, \Add0~121 , Add0~121, waveform_gen, 1
instance = comp, \phase_acc[1] , phase_acc[1], waveform_gen, 1
instance = comp, \Add0~117 , Add0~117, waveform_gen, 1
instance = comp, \phase_acc[2] , phase_acc[2], waveform_gen, 1
instance = comp, \Add0~113 , Add0~113, waveform_gen, 1
instance = comp, \phase_acc[3] , phase_acc[3], waveform_gen, 1
instance = comp, \Add0~109 , Add0~109, waveform_gen, 1
instance = comp, \phase_acc[4] , phase_acc[4], waveform_gen, 1
instance = comp, \Add0~105 , Add0~105, waveform_gen, 1
instance = comp, \phase_acc[5] , phase_acc[5], waveform_gen, 1
instance = comp, \Add0~101 , Add0~101, waveform_gen, 1
instance = comp, \phase_acc[6] , phase_acc[6], waveform_gen, 1
instance = comp, \Add0~97 , Add0~97, waveform_gen, 1
instance = comp, \phase_acc[7] , phase_acc[7], waveform_gen, 1
instance = comp, \Add0~93 , Add0~93, waveform_gen, 1
instance = comp, \phase_acc[8] , phase_acc[8], waveform_gen, 1
instance = comp, \Add0~89 , Add0~89, waveform_gen, 1
instance = comp, \phase_acc[9] , phase_acc[9], waveform_gen, 1
instance = comp, \Add0~85 , Add0~85, waveform_gen, 1
instance = comp, \phase_acc[10] , phase_acc[10], waveform_gen, 1
instance = comp, \Add0~81 , Add0~81, waveform_gen, 1
instance = comp, \phase_acc[11] , phase_acc[11], waveform_gen, 1
instance = comp, \Add0~77 , Add0~77, waveform_gen, 1
instance = comp, \phase_acc[12] , phase_acc[12], waveform_gen, 1
instance = comp, \Add0~73 , Add0~73, waveform_gen, 1
instance = comp, \phase_acc[13] , phase_acc[13], waveform_gen, 1
instance = comp, \Add0~69 , Add0~69, waveform_gen, 1
instance = comp, \phase_acc[14] , phase_acc[14], waveform_gen, 1
instance = comp, \Add0~65 , Add0~65, waveform_gen, 1
instance = comp, \phase_acc[15] , phase_acc[15], waveform_gen, 1
instance = comp, \Add0~61 , Add0~61, waveform_gen, 1
instance = comp, \phase_acc[16] , phase_acc[16], waveform_gen, 1
instance = comp, \Add0~57 , Add0~57, waveform_gen, 1
instance = comp, \phase_acc[17] , phase_acc[17], waveform_gen, 1
instance = comp, \Add0~53 , Add0~53, waveform_gen, 1
instance = comp, \phase_acc[18] , phase_acc[18], waveform_gen, 1
instance = comp, \Add0~49 , Add0~49, waveform_gen, 1
instance = comp, \phase_acc[19] , phase_acc[19], waveform_gen, 1
instance = comp, \Add0~1 , Add0~1, waveform_gen, 1
instance = comp, \phase_acc[20] , phase_acc[20], waveform_gen, 1
instance = comp, \phase_inc[21]~input , phase_inc[21]~input, waveform_gen, 1
instance = comp, \Add0~5 , Add0~5, waveform_gen, 1
instance = comp, \phase_acc[21] , phase_acc[21], waveform_gen, 1
instance = comp, \phase_inc[22]~input , phase_inc[22]~input, waveform_gen, 1
instance = comp, \Add0~9 , Add0~9, waveform_gen, 1
instance = comp, \phase_acc[22] , phase_acc[22], waveform_gen, 1
instance = comp, \phase_inc[23]~input , phase_inc[23]~input, waveform_gen, 1
instance = comp, \Add0~13 , Add0~13, waveform_gen, 1
instance = comp, \phase_acc[23] , phase_acc[23], waveform_gen, 1
instance = comp, \phase_inc[24]~input , phase_inc[24]~input, waveform_gen, 1
instance = comp, \Add0~17 , Add0~17, waveform_gen, 1
instance = comp, \phase_acc[24] , phase_acc[24], waveform_gen, 1
instance = comp, \phase_inc[25]~input , phase_inc[25]~input, waveform_gen, 1
instance = comp, \Add0~21 , Add0~21, waveform_gen, 1
instance = comp, \phase_acc[25] , phase_acc[25], waveform_gen, 1
instance = comp, \phase_inc[26]~input , phase_inc[26]~input, waveform_gen, 1
instance = comp, \Add0~25 , Add0~25, waveform_gen, 1
instance = comp, \phase_acc[26] , phase_acc[26], waveform_gen, 1
instance = comp, \phase_inc[27]~input , phase_inc[27]~input, waveform_gen, 1
instance = comp, \Add0~29 , Add0~29, waveform_gen, 1
instance = comp, \phase_acc[27] , phase_acc[27], waveform_gen, 1
instance = comp, \phase_inc[28]~input , phase_inc[28]~input, waveform_gen, 1
instance = comp, \Add0~33 , Add0~33, waveform_gen, 1
instance = comp, \phase_acc[28] , phase_acc[28], waveform_gen, 1
instance = comp, \phase_inc[29]~input , phase_inc[29]~input, waveform_gen, 1
instance = comp, \Add0~37 , Add0~37, waveform_gen, 1
instance = comp, \phase_acc[29] , phase_acc[29], waveform_gen, 1
instance = comp, \phase_inc[30]~input , phase_inc[30]~input, waveform_gen, 1
instance = comp, \Add0~41 , Add0~41, waveform_gen, 1
instance = comp, \phase_acc[30] , phase_acc[30], waveform_gen, 1
instance = comp, \phase_inc[31]~input , phase_inc[31]~input, waveform_gen, 1
instance = comp, \Add0~45 , Add0~45, waveform_gen, 1
instance = comp, \phase_acc[31] , phase_acc[31], waveform_gen, 1
instance = comp, \lut|Mux22_rtl_0|auto_generated|ram_block1a23 , lut|Mux22_rtl_0|auto_generated|ram_block1a23, waveform_gen, 1
instance = comp, \lut|Mux22_rtl_0|auto_generated|ram_block1a11 , lut|Mux22_rtl_0|auto_generated|ram_block1a11, waveform_gen, 1
instance = comp, \lut|Mux22_rtl_0|auto_generated|ram_block1a12 , lut|Mux22_rtl_0|auto_generated|ram_block1a12, waveform_gen, 1
instance = comp, \lut|Mux22_rtl_0|auto_generated|ram_block1a13 , lut|Mux22_rtl_0|auto_generated|ram_block1a13, waveform_gen, 1
instance = comp, \lut|Mux22_rtl_0|auto_generated|ram_block1a14 , lut|Mux22_rtl_0|auto_generated|ram_block1a14, waveform_gen, 1
instance = comp, \lut|Mux22_rtl_0|auto_generated|ram_block1a15 , lut|Mux22_rtl_0|auto_generated|ram_block1a15, waveform_gen, 1
instance = comp, \lut|Mux22_rtl_0|auto_generated|ram_block1a16 , lut|Mux22_rtl_0|auto_generated|ram_block1a16, waveform_gen, 1
instance = comp, \lut|Mux22_rtl_0|auto_generated|ram_block1a17 , lut|Mux22_rtl_0|auto_generated|ram_block1a17, waveform_gen, 1
instance = comp, \lut|Mux22_rtl_0|auto_generated|ram_block1a18 , lut|Mux22_rtl_0|auto_generated|ram_block1a18, waveform_gen, 1
instance = comp, \lut|Mux22_rtl_0|auto_generated|ram_block1a19 , lut|Mux22_rtl_0|auto_generated|ram_block1a19, waveform_gen, 1
instance = comp, \lut|Mux22_rtl_0|auto_generated|ram_block1a20 , lut|Mux22_rtl_0|auto_generated|ram_block1a20, waveform_gen, 1
instance = comp, \lut|Mux22_rtl_0|auto_generated|ram_block1a21 , lut|Mux22_rtl_0|auto_generated|ram_block1a21, waveform_gen, 1
instance = comp, \lut|Mux22_rtl_0|auto_generated|ram_block1a22 , lut|Mux22_rtl_0|auto_generated|ram_block1a22, waveform_gen, 1
instance = comp, \lut|Mux22_rtl_0|auto_generated|ram_block1a0 , lut|Mux22_rtl_0|auto_generated|ram_block1a0, waveform_gen, 1
instance = comp, \lut|Mux22_rtl_0|auto_generated|ram_block1a1 , lut|Mux22_rtl_0|auto_generated|ram_block1a1, waveform_gen, 1
instance = comp, \lut|Mux22_rtl_0|auto_generated|ram_block1a2 , lut|Mux22_rtl_0|auto_generated|ram_block1a2, waveform_gen, 1
instance = comp, \lut|Mux22_rtl_0|auto_generated|ram_block1a3 , lut|Mux22_rtl_0|auto_generated|ram_block1a3, waveform_gen, 1
instance = comp, \lut|Mux22_rtl_0|auto_generated|ram_block1a4 , lut|Mux22_rtl_0|auto_generated|ram_block1a4, waveform_gen, 1
instance = comp, \lut|Mux22_rtl_0|auto_generated|ram_block1a5 , lut|Mux22_rtl_0|auto_generated|ram_block1a5, waveform_gen, 1
instance = comp, \lut|Mux22_rtl_0|auto_generated|ram_block1a6 , lut|Mux22_rtl_0|auto_generated|ram_block1a6, waveform_gen, 1
instance = comp, \lut|Mux22_rtl_0|auto_generated|ram_block1a7 , lut|Mux22_rtl_0|auto_generated|ram_block1a7, waveform_gen, 1
instance = comp, \lut|Mux22_rtl_0|auto_generated|ram_block1a8 , lut|Mux22_rtl_0|auto_generated|ram_block1a8, waveform_gen, 1
instance = comp, \lut|Mux22_rtl_0|auto_generated|ram_block1a9 , lut|Mux22_rtl_0|auto_generated|ram_block1a9, waveform_gen, 1
instance = comp, \lut|Mux22_rtl_0|auto_generated|ram_block1a10 , lut|Mux22_rtl_0|auto_generated|ram_block1a10, waveform_gen, 1
instance = comp, \lut_addr_reg[11] , lut_addr_reg[11], waveform_gen, 1
instance = comp, \lut_addr_reg[0] , lut_addr_reg[0], waveform_gen, 1
instance = comp, \lut_addr_reg[1] , lut_addr_reg[1], waveform_gen, 1
instance = comp, \lut_addr_reg[2] , lut_addr_reg[2], waveform_gen, 1
instance = comp, \lut_addr_reg[3] , lut_addr_reg[3], waveform_gen, 1
instance = comp, \lut_addr_reg[4] , lut_addr_reg[4], waveform_gen, 1
instance = comp, \lut_addr_reg[5] , lut_addr_reg[5], waveform_gen, 1
instance = comp, \lut_addr_reg[6] , lut_addr_reg[6], waveform_gen, 1
instance = comp, \lut_addr_reg[7] , lut_addr_reg[7], waveform_gen, 1
instance = comp, \lut_addr_reg[8] , lut_addr_reg[8], waveform_gen, 1
instance = comp, \lut_addr_reg[9] , lut_addr_reg[9], waveform_gen, 1
instance = comp, \lut_addr_reg[10] , lut_addr_reg[10], waveform_gen, 1
