INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_3/project_experiment_3.sim/sim_1/impl/timing/xsim/experiment3_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module with_decoder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_3/project_experiment_3.srcs/sim_1/imports/Kodlar/sstu 3 testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module experiment3_tb
