{"vcs1":{"timestamp_begin":1741690842.730286083, "rt":5.57, "ut":5.29, "st":0.21}}
{"vcselab":{"timestamp_begin":1741690848.367986004, "rt":0.28, "ut":0.18, "st":0.10}}
{"link":{"timestamp_begin":1741690848.703633079, "rt":0.28, "ut":0.12, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741690842.445388983}
{"VCS_COMP_START_TIME": 1741690842.445388983}
{"VCS_COMP_END_TIME": 1741690849.044760759}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 378608}}
{"vcselab": {"peak_mem": 174728}}
