0
-1076911081
1660786192
672045937
1400537344
41693329
1831351056
-366911359
-282783744
-1195188329
2027921808
-743426265
726798592
1599873929
-1023953904
-1160475423
-8847360
-1570363625
1169199120
-1084983247
1849299200
-535636527
1426104592
1744575553
924848128
717616129
-359686384
-1374619887
146907392
-2069974799
1157913104
-1450729823
-254803968
-1686062825
1321515536
-138166031
-351805184
1440786193
79019792
576201729
1170739200
1058577241
233664528
830905379
1353142528
79023371
-565934064
943733857
-1481048064
-551576351
-1815014384
1885664689
-1215885056
-422501295
1503956240
-335284287
-1653796864
867315841
-573304048
-690257775
145948928
-1358918799
-100714992
-1319573983
-687865856
1242109729
1770298896
-1218931087
2065318144
1692913041
809634576
1189484417
1671892992
893894849
22304016
1190922065
1642778880
757275313
-1512608752
-1908139039
277413888
1635982689
1671845904
1238836017
977547520
-247455023
1679505680
1677525825
1086197760
1807850753
449791760
-353584623
-2093522688
935204337
-1403334128
2005687713
-984612864
-100978783
1427456528
-1808720911
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_poly5_top glbl -prj poly5.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s poly5 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/poly5_ama_addmuladd_16s_9s_16s_13ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly5_ama_addmuladd_16s_9s_16s_13ns_32_1_1_DSP48_4
INFO: [VRFC 10-311] analyzing module poly5_ama_addmuladd_16s_9s_16s_13ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/poly5_mac_muladd_16s_8ns_15s_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly5_mac_muladd_16s_8ns_15s_23_1_1_DSP48_1
INFO: [VRFC 10-311] analyzing module poly5_mac_muladd_16s_8ns_15s_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/poly5.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_poly5_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/poly5_am_addmul_24s_22s_16s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly5_am_addmul_24s_22s_16s_32_1_1_DSP48_3
INFO: [VRFC 10-311] analyzing module poly5_am_addmul_24s_22s_16s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/poly5_mac_mulsub_16s_18s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly5_mac_mulsub_16s_18s_32s_32_1_1_DSP48_5
INFO: [VRFC 10-311] analyzing module poly5_mac_mulsub_16s_18s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/poly5_mac_muladd_16s_16s_17ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly5_mac_muladd_16s_16s_17ns_32_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module poly5_mac_muladd_16s_16s_17ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/AESL_automem_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/AESL_automem_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/AESL_automem_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/AESL_automem_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/poly5_mul_mul_16s_16s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly5_mul_mul_16s_16s_32_1_1_DSP48_6
INFO: [VRFC 10-311] analyzing module poly5_mul_mul_16s_16s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/poly5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/poly5_mac_muladd_16s_23s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly5_mac_muladd_16s_23s_32s_32_1_1_DSP48_2
INFO: [VRFC 10-311] analyzing module poly5_mac_muladd_16s_23s_32s_32_1_1
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.poly5_mac_muladd_16s_16s_17ns_32...
Compiling module xil_defaultlib.poly5_mac_muladd_16s_16s_17ns_32...
Compiling module xil_defaultlib.poly5_mac_muladd_16s_8ns_15s_23_...
Compiling module xil_defaultlib.poly5_mac_muladd_16s_8ns_15s_23_...
Compiling module xil_defaultlib.poly5_mac_muladd_16s_23s_32s_32_...
Compiling module xil_defaultlib.poly5_mac_muladd_16s_23s_32s_32_...
Compiling module xil_defaultlib.poly5_am_addmul_24s_22s_16s_32_1...
Compiling module xil_defaultlib.poly5_am_addmul_24s_22s_16s_32_1...
Compiling module xil_defaultlib.poly5_ama_addmuladd_16s_9s_16s_1...
Compiling module xil_defaultlib.poly5_ama_addmuladd_16s_9s_16s_1...
Compiling module xil_defaultlib.poly5_mac_mulsub_16s_18s_32s_32_...
Compiling module xil_defaultlib.poly5_mac_mulsub_16s_18s_32s_32_...
Compiling module xil_defaultlib.poly5_mul_mul_16s_16s_32_1_1_DSP...
Compiling module xil_defaultlib.poly5_mul_mul_16s_16s_32_1_1(ID=...
Compiling module xil_defaultlib.poly5
Compiling module xil_defaultlib.AESL_automem_a
Compiling module xil_defaultlib.AESL_automem_b
Compiling module xil_defaultlib.AESL_automem_c
Compiling module xil_defaultlib.AESL_automem_out_r
Compiling module xil_defaultlib.apatb_poly5_top
Compiling module work.glbl
Built simulation snapshot poly5

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/xsim.dir/poly5/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 27 12:26:36 2020...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/poly5/xsim_script.tcl
# xsim {poly5} -autoloadwcfg -tclbatch {poly5.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source poly5.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "302165000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 302205 ns : File "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/poly5.autotb.v" Line 419
## quit
INFO: [Common 17-206] Exiting xsim at Mon Apr 27 12:26:45 2020...
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
0
-1076510065
1624165648
397949227
425558272
921254375
2067435536
-917788509
2076512256
98195903
-1785980912
-1217703909
-67464960
-1631005929
794969360
1009986707
-8847360
241032943
173707024
1425744651
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
-1481048064
1535047855
827155216
543373259
-450326272
-278650873
1420411408
-954312381
-1867706368
-1832244257
1256166928
-612417861
444039424
-1545229001
-228401392
2087142707
-687865856
-571228913
-512609008
-647319125
-1633304320
700333159
-669661168
-1226772189
-731443200
-1752034241
501899280
-1608853349
-585543424
-1945143913
-719299312
-785980141
277413888
691804527
1276557072
-510952565
770289920
-46169913
1459224080
962537731
1560154112
3224735
-1160816112
1512497787
-983572224
-362740233
-1286370544
81937651
-984612864
-327070257
-1659508464
1185797483
