// Seed: 1777285956
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  assign module_1.id_3 = 0;
  inout logic [7:0] id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_10[1] = -1;
  wire id_13;
  assign id_5 = id_10;
  wire id_14;
  wire [1 : 1] id_15;
  logic [1 : -1 'b0 >=  -1] id_16;
endmodule
module module_1 #(
    parameter id_1 = 32'd56,
    parameter id_2 = 32'd89
) (
    input tri0  id_0,
    input uwire _id_1,
    input wand  _id_2,
    input wand  id_3
);
  logic id_5;
  assign id_5[-1 :-1'b0] = -1;
  logic id_6;
  ;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5,
      id_6,
      id_6
  );
  logic [id_1 : (  id_2  )] id_7;
  ;
endmodule
