<stg><name>dbfs_converter</name>


<trans_list>

<trans id="71" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry:4 %linear_value_read = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %linear_value

]]></Node>
<StgValue><ssdm name="linear_value_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry:5 %sub_ln152 = sub i48 0, i48 %linear_value_read

]]></Node>
<StgValue><ssdm name="sub_ln152"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="32" op_3_bw="1">
<![CDATA[
entry:6 %tmp = bitset i48 @_ssdm_op_BitSet.i48.i48.i32.i1, i48 %sub_ln152, i32 47, i1 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
entry:7 %tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %linear_value_read, i32 47

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="48" op_0_bw="1" op_1_bw="48" op_2_bw="48">
<![CDATA[
entry:8 %select_ln154 = select i1 %tmp_50, i48 %tmp, i48 %linear_value_read

]]></Node>
<StgValue><ssdm name="select_ln154"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
entry:10 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %select_ln154, i32 47

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="25" op_0_bw="25" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:14 %tmp_57 = partselect i25 @_ssdm_op_PartSelect.i25.i48.i32.i32, i48 %select_ln154, i32 23, i32 47

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="72" op_0_bw="72" op_1_bw="48" op_2_bw="24">
<![CDATA[
entry:9 %shl_ln7 = bitconcatenate i72 @_ssdm_op_BitConcatenate.i72.i48.i24, i48 %select_ln154, i24 0

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
entry:11 %sub_ln7 = sub i72 0, i72 %shl_ln7

]]></Node>
<StgValue><ssdm name="sub_ln7"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="25" op_0_bw="25" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:12 %tmp_s = partselect i25 @_ssdm_op_PartSelect.i25.i72.i32.i32, i72 %sub_ln7, i32 47, i32 71

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="26" op_0_bw="25">
<![CDATA[
entry:13 %zext_ln7 = zext i25 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="26" op_0_bw="25">
<![CDATA[
entry:15 %zext_ln7_1 = zext i25 %tmp_57

]]></Node>
<StgValue><ssdm name="zext_ln7_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:16 %sub_ln7_1 = sub i26 0, i26 %zext_ln7

]]></Node>
<StgValue><ssdm name="sub_ln7_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
entry:17 %x = select i1 %tmp_51, i26 %sub_ln7_1, i26 %zext_ln7_1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="21" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="28" op_0_bw="28" op_1_bw="26" op_2_bw="6" op_3_bw="37" op_4_bw="33" op_5_bw="30">
<![CDATA[
entry:18 %ref_tmp5 = call i28 @log10<48, 24>, i26 %x, i6 %log_apfixed_reduce_log_inverse_lut_table_array, i37 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array, i33 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array, i30 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array

]]></Node>
<StgValue><ssdm name="ref_tmp5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="20" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="28" op_0_bw="28" op_1_bw="26" op_2_bw="6" op_3_bw="37" op_4_bw="33" op_5_bw="30">
<![CDATA[
entry:18 %ref_tmp5 = call i28 @log10<48, 24>, i26 %x, i6 %log_apfixed_reduce_log_inverse_lut_table_array, i37 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array, i33 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array, i30 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array

]]></Node>
<StgValue><ssdm name="ref_tmp5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="41" st_id="5" stage="19" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="28" op_0_bw="28" op_1_bw="26" op_2_bw="6" op_3_bw="37" op_4_bw="33" op_5_bw="30">
<![CDATA[
entry:18 %ref_tmp5 = call i28 @log10<48, 24>, i26 %x, i6 %log_apfixed_reduce_log_inverse_lut_table_array, i37 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array, i33 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array, i30 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array

]]></Node>
<StgValue><ssdm name="ref_tmp5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="42" st_id="6" stage="18" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="28" op_0_bw="28" op_1_bw="26" op_2_bw="6" op_3_bw="37" op_4_bw="33" op_5_bw="30">
<![CDATA[
entry:18 %ref_tmp5 = call i28 @log10<48, 24>, i26 %x, i6 %log_apfixed_reduce_log_inverse_lut_table_array, i37 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array, i33 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array, i30 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array

]]></Node>
<StgValue><ssdm name="ref_tmp5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="43" st_id="7" stage="17" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="28" op_0_bw="28" op_1_bw="26" op_2_bw="6" op_3_bw="37" op_4_bw="33" op_5_bw="30">
<![CDATA[
entry:18 %ref_tmp5 = call i28 @log10<48, 24>, i26 %x, i6 %log_apfixed_reduce_log_inverse_lut_table_array, i37 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array, i33 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array, i30 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array

]]></Node>
<StgValue><ssdm name="ref_tmp5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="44" st_id="8" stage="16" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="28" op_0_bw="28" op_1_bw="26" op_2_bw="6" op_3_bw="37" op_4_bw="33" op_5_bw="30">
<![CDATA[
entry:18 %ref_tmp5 = call i28 @log10<48, 24>, i26 %x, i6 %log_apfixed_reduce_log_inverse_lut_table_array, i37 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array, i33 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array, i30 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array

]]></Node>
<StgValue><ssdm name="ref_tmp5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="45" st_id="9" stage="15" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="28" op_0_bw="28" op_1_bw="26" op_2_bw="6" op_3_bw="37" op_4_bw="33" op_5_bw="30">
<![CDATA[
entry:18 %ref_tmp5 = call i28 @log10<48, 24>, i26 %x, i6 %log_apfixed_reduce_log_inverse_lut_table_array, i37 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array, i33 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array, i30 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array

]]></Node>
<StgValue><ssdm name="ref_tmp5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="46" st_id="10" stage="14" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="28" op_0_bw="28" op_1_bw="26" op_2_bw="6" op_3_bw="37" op_4_bw="33" op_5_bw="30">
<![CDATA[
entry:18 %ref_tmp5 = call i28 @log10<48, 24>, i26 %x, i6 %log_apfixed_reduce_log_inverse_lut_table_array, i37 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array, i33 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array, i30 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array

]]></Node>
<StgValue><ssdm name="ref_tmp5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="47" st_id="11" stage="13" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="28" op_0_bw="28" op_1_bw="26" op_2_bw="6" op_3_bw="37" op_4_bw="33" op_5_bw="30">
<![CDATA[
entry:18 %ref_tmp5 = call i28 @log10<48, 24>, i26 %x, i6 %log_apfixed_reduce_log_inverse_lut_table_array, i37 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array, i33 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array, i30 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array

]]></Node>
<StgValue><ssdm name="ref_tmp5"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="48" st_id="12" stage="12" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="28" op_0_bw="28" op_1_bw="26" op_2_bw="6" op_3_bw="37" op_4_bw="33" op_5_bw="30">
<![CDATA[
entry:18 %ref_tmp5 = call i28 @log10<48, 24>, i26 %x, i6 %log_apfixed_reduce_log_inverse_lut_table_array, i37 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array, i33 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array, i30 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array

]]></Node>
<StgValue><ssdm name="ref_tmp5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="49" st_id="13" stage="11" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="28" op_0_bw="28" op_1_bw="26" op_2_bw="6" op_3_bw="37" op_4_bw="33" op_5_bw="30">
<![CDATA[
entry:18 %ref_tmp5 = call i28 @log10<48, 24>, i26 %x, i6 %log_apfixed_reduce_log_inverse_lut_table_array, i37 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array, i33 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array, i30 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array

]]></Node>
<StgValue><ssdm name="ref_tmp5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="50" st_id="14" stage="10" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="28" op_0_bw="28" op_1_bw="26" op_2_bw="6" op_3_bw="37" op_4_bw="33" op_5_bw="30">
<![CDATA[
entry:18 %ref_tmp5 = call i28 @log10<48, 24>, i26 %x, i6 %log_apfixed_reduce_log_inverse_lut_table_array, i37 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array, i33 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array, i30 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array

]]></Node>
<StgValue><ssdm name="ref_tmp5"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="51" st_id="15" stage="9" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="28" op_0_bw="28" op_1_bw="26" op_2_bw="6" op_3_bw="37" op_4_bw="33" op_5_bw="30">
<![CDATA[
entry:18 %ref_tmp5 = call i28 @log10<48, 24>, i26 %x, i6 %log_apfixed_reduce_log_inverse_lut_table_array, i37 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array, i33 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array, i30 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array

]]></Node>
<StgValue><ssdm name="ref_tmp5"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="52" st_id="16" stage="8" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="28" op_0_bw="28" op_1_bw="26" op_2_bw="6" op_3_bw="37" op_4_bw="33" op_5_bw="30">
<![CDATA[
entry:18 %ref_tmp5 = call i28 @log10<48, 24>, i26 %x, i6 %log_apfixed_reduce_log_inverse_lut_table_array, i37 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array, i33 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array, i30 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array

]]></Node>
<StgValue><ssdm name="ref_tmp5"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="53" st_id="17" stage="7" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="28" op_0_bw="28" op_1_bw="26" op_2_bw="6" op_3_bw="37" op_4_bw="33" op_5_bw="30">
<![CDATA[
entry:18 %ref_tmp5 = call i28 @log10<48, 24>, i26 %x, i6 %log_apfixed_reduce_log_inverse_lut_table_array, i37 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array, i33 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array, i30 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array

]]></Node>
<StgValue><ssdm name="ref_tmp5"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="54" st_id="18" stage="6" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="28" op_0_bw="28" op_1_bw="26" op_2_bw="6" op_3_bw="37" op_4_bw="33" op_5_bw="30">
<![CDATA[
entry:18 %ref_tmp5 = call i28 @log10<48, 24>, i26 %x, i6 %log_apfixed_reduce_log_inverse_lut_table_array, i37 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array, i33 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array, i30 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array

]]></Node>
<StgValue><ssdm name="ref_tmp5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="55" st_id="19" stage="5" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="28" op_0_bw="28" op_1_bw="26" op_2_bw="6" op_3_bw="37" op_4_bw="33" op_5_bw="30">
<![CDATA[
entry:18 %ref_tmp5 = call i28 @log10<48, 24>, i26 %x, i6 %log_apfixed_reduce_log_inverse_lut_table_array, i37 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array, i33 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array, i30 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array

]]></Node>
<StgValue><ssdm name="ref_tmp5"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="56" st_id="20" stage="4" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="28" op_0_bw="28" op_1_bw="26" op_2_bw="6" op_3_bw="37" op_4_bw="33" op_5_bw="30">
<![CDATA[
entry:18 %ref_tmp5 = call i28 @log10<48, 24>, i26 %x, i6 %log_apfixed_reduce_log_inverse_lut_table_array, i37 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array, i33 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array, i30 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array

]]></Node>
<StgValue><ssdm name="ref_tmp5"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="57" st_id="21" stage="3" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="28" op_0_bw="28" op_1_bw="26" op_2_bw="6" op_3_bw="37" op_4_bw="33" op_5_bw="30">
<![CDATA[
entry:18 %ref_tmp5 = call i28 @log10<48, 24>, i26 %x, i6 %log_apfixed_reduce_log_inverse_lut_table_array, i37 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array, i33 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array, i30 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array

]]></Node>
<StgValue><ssdm name="ref_tmp5"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="58" st_id="22" stage="2" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="28" op_0_bw="28" op_1_bw="26" op_2_bw="6" op_3_bw="37" op_4_bw="33" op_5_bw="30">
<![CDATA[
entry:18 %ref_tmp5 = call i28 @log10<48, 24>, i26 %x, i6 %log_apfixed_reduce_log_inverse_lut_table_array, i37 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array, i33 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array, i30 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array

]]></Node>
<StgValue><ssdm name="ref_tmp5"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="59" st_id="23" stage="1" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="28" op_0_bw="28" op_1_bw="26" op_2_bw="6" op_3_bw="37" op_4_bw="33" op_5_bw="30">
<![CDATA[
entry:18 %ref_tmp5 = call i28 @log10<48, 24>, i26 %x, i6 %log_apfixed_reduce_log_inverse_lut_table_array, i37 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array, i33 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array, i30 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array

]]></Node>
<StgValue><ssdm name="ref_tmp5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="60" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
entry:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i48 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="62" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i48 %linear_value

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %linear_value, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
entry:19 %shl_ln8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %ref_tmp5, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln8"/></StgValue>
</operation>

<operation id="65" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="33" op_0_bw="32">
<![CDATA[
entry:20 %sext_ln8 = sext i32 %shl_ln8

]]></Node>
<StgValue><ssdm name="sext_ln8"/></StgValue>
</operation>

<operation id="66" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="30" op_0_bw="30" op_1_bw="28" op_2_bw="2">
<![CDATA[
entry:21 %shl_ln8_1 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %ref_tmp5, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln8_1"/></StgValue>
</operation>

<operation id="67" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="33" op_0_bw="30">
<![CDATA[
entry:22 %sext_ln8_1 = sext i30 %shl_ln8_1

]]></Node>
<StgValue><ssdm name="sext_ln8_1"/></StgValue>
</operation>

<operation id="68" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:23 %add_ln8 = add i33 %sext_ln8, i33 %sext_ln8_1

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="69" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="48" op_0_bw="33">
<![CDATA[
entry:24 %sext_ln8_2 = sext i33 %add_ln8

]]></Node>
<StgValue><ssdm name="sext_ln8_2"/></StgValue>
</operation>

<operation id="70" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="48">
<![CDATA[
entry:25 %ret_ln8 = ret i48 %sext_ln8_2

]]></Node>
<StgValue><ssdm name="ret_ln8"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
