<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>AArch64 System Instructions</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><span class="goodlink"><a href="AArch32-regindex.html">AArch32 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-regindex.html">AArch64 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch32-sysindex.html">AArch32 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-sysindex.html">AArch64 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="enc_index.html">Index by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_alpha_index.html">External Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_enc_index.html">External Registers by Offset</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="func_index.html">Registers by Functional Group</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><hr/><h1 class="alphindextitle">AArch64 System Instructions</h1><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-apas.html unchanged">APAS</span>:
        Associate PA space</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-at-s12e0r.html">AT S12E0R</a></span>:
        Address Translate Stages 1 and 2 EL0 Read</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-at-s12e0w.html">AT S12E0W</a></span>:
        Address Translate Stages 1 and 2 EL0 Write</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-at-s12e1r.html unchanged">AT S12E1R</span>:
        Address Translate Stages 1 and 2 EL1 Read</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-at-s12e1w.html unchanged">AT S12E1W</span>:
        Address Translate Stages 1 and 2 EL1 Write</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-at-s1e0r.html">AT S1E0R</a></span>:
        Address Translate Stage 1 EL0 Read</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-at-s1e0w.html">AT S1E0W</a></span>:
        Address Translate Stage 1 EL0 Write</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-at-s1e1a.html unchanged">AT S1E1A</span>:
        Address Translate Stage 1 EL1 Without Permission checks</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-at-s1e1r.html unchanged">AT S1E1R</span>:
        Address Translate Stage 1 EL1 Read</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-at-s1e1rp.html unchanged">AT S1E1RP</span>:
        Address Translate Stage 1 EL1 Read PAN</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-at-s1e1w.html unchanged">AT S1E1W</span>:
        Address Translate Stage 1 EL1 Write</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-at-s1e1wp.html unchanged">AT S1E1WP</span>:
        Address Translate Stage 1 EL1 Write PAN</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-at-s1e2a.html unchanged">AT S1E2A</span>:
        Address Translate Stage 1 EL2 Without Permission checks</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-at-s1e2r.html unchanged">AT S1E2R</span>:
        Address Translate Stage 1 EL2 Read</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-at-s1e2w.html unchanged">AT S1E2W</span>:
        Address Translate Stage 1 EL2 Write</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-at-s1e3a.html unchanged">AT S1E3A</span>:
        Address Translate Stage 1 EL3 Without Permission checks</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-at-s1e3r.html unchanged">AT S1E3R</span>:
        Address Translate Stage 1 EL3 Read</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-at-s1e3w.html unchanged">AT S1E3W</span>:
        Address Translate Stage 1 EL3 Write</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-brb-iall.html unchanged">BRB IALL</span>:
        Invalidate the Branch Record Buffer</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-brb-inj.html unchanged">BRB INJ</span>:
        Branch Record Injection into the Branch Record Buffer</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-cfp-rctx.html unchanged">CFP RCTX</span>:
        Control Flow Prediction Restriction by Context</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-cosp-rctx.html unchanged">COSP RCTX</span>:
        Clear Other Speculative Prediction Restriction by Context</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-cpp-rctx.html unchanged">CPP RCTX</span>:
        Cache Prefetch Prediction Restriction by Context</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cgdsw.html unchanged">DC CGDSW</span>:
        Clean of Data and Allocation Tags by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cgdvac.html unchanged">DC CGDVAC</span>:
        Clean of Data and Allocation Tags by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cgdvadp.html unchanged">DC CGDVADP</span>:
        Clean of Data and Allocation Tags by VA to PoDP</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cgdvaoc.html unchanged">DC CGDVAOC</span>:
        Clean of Data and Allocation Tags by VA to Outer Cache level</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cgdvap.html unchanged">DC CGDVAP</span>:
        Clean of Data and Allocation Tags by VA to PoP</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cgsw.html unchanged">DC CGSW</span>:
        Clean of Allocation Tags by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cgvac.html unchanged">DC CGVAC</span>:
        Clean of Allocation Tags by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cgvadp.html unchanged">DC CGVADP</span>:
        Clean of Allocation Tags by VA to PoDP</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cgvap.html unchanged">DC CGVAP</span>:
        Clean of Allocation Tags by VA to PoP</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cigdpae.html unchanged">DC CIGDPAE</span>:
        Clean and invalidate of data and allocation tags by PA to PoE</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cigdpapa.html unchanged">DC CIGDPAPA</span>:
        Clean and Invalidate of Data and Allocation Tags by PA to PoPA</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cigdsw.html unchanged">DC CIGDSW</span>:
        Clean and Invalidate of Data and Allocation Tags by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cigdvac.html unchanged">DC CIGDVAC</span>:
        Clean and Invalidate of Data and Allocation Tags by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cigdvaoc.html unchanged">DC CIGDVAOC</span>:
        Clean and Invalidate of Data and Allocation Tags by VA to Outer Cache level</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cigdvaps.html unchanged">DC CIGDVAPS</span>:
        Clean and Invalidate of Data and Allocation Tags by VA to PoPS</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cigsw.html unchanged">DC CIGSW</span>:
        Clean and Invalidate of Allocation Tags by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cigvac.html unchanged">DC CIGVAC</span>:
        Clean and Invalidate of Allocation Tags by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cipae.html unchanged">DC CIPAE</span>:
        Data or unified Cache line Clean and Invalidate by PA to PoE</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cipapa.html unchanged">DC CIPAPA</span>:
        Data or unified Cache line Clean and Invalidate by PA to PoPA</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cisw.html unchanged">DC CISW</span>:
        Data or unified Cache line Clean and Invalidate by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-civac.html unchanged">DC CIVAC</span>:
        Data or unified Cache line Clean and Invalidate by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-civaoc.html unchanged">DC CIVAOC</span>:
        Data or unified Cache line Clean and Invalidate by VA to Outer Cache level</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-civaps.html unchanged">DC CIVAPS</span>:
        Clean and Invalidate of Data by VA to PoPS</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-csw.html unchanged">DC CSW</span>:
        Data or unified Cache line Clean by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cvac.html unchanged">DC CVAC</span>:
        Data or unified Cache line Clean by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cvadp.html unchanged">DC CVADP</span>:
        Data or unified Cache line Clean by VA to PoDP</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cvaoc.html unchanged">DC CVAOC</span>:
        Data or unified Cache line Clean by VA to Outer Cache level</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cvap.html unchanged">DC CVAP</span>:
        Data or unified Cache line Clean by VA to PoP</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cvau.html unchanged">DC CVAU</span>:
        Data or unified Cache line Clean by VA to PoU</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-dc-gva.html">DC GVA</a></span>:
        Data Cache set Allocation Tag by VA</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-gzva.html unchanged">DC GZVA</span>:
        Data Cache set Allocation Tags and Zero by VA</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-igdsw.html unchanged">DC IGDSW</span>:
        Invalidate of Data and Allocation Tags by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-dc-igdvac.html">DC IGDVAC</a></span>:
        Invalidate of Data and Allocation Tags by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-igsw.html unchanged">DC IGSW</span>:
        Invalidate of Allocation Tags by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-dc-igvac.html">DC IGVAC</a></span>:
        Invalidate of Allocation Tags by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-isw.html unchanged">DC ISW</span>:
        Data or unified Cache line Invalidate by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-dc-ivac.html">DC IVAC</a></span>:
        Data or unified Cache line Invalidate by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-zva.html unchanged">DC ZVA</span>:
        Data Cache Zero by VA</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dvp-rctx.html unchanged">DVP RCTX</span>:
        Data Value Prediction Restriction by Context</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-gcspopcx.html unchanged">GCSPOPCX</span>:
        Guarded Control Stack Pop and Compare exception return record</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-gcspopm.html unchanged">GCSPOPM</span>:
        Guarded Control Stack Pop</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-gcspopx.html unchanged">GCSPOPX</span>:
        Guarded Control Stack Pop exception return record</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-gcspushm.html unchanged">GCSPUSHM</span>:
        Guarded Control Stack Push</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-gcspushx.html unchanged">GCSPUSHX</span>:
        Guarded Control Stack Push exception return record</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-gcsss1.html unchanged">GCSSS1</span>:
        Guarded Control Stack Switch Stack 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-gcsss2.html unchanged">GCSSS2</span>:
        Guarded Control Stack Switch Stack 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-ic-iallu.html unchanged">IC IALLU</span>:
        Instruction Cache Invalidate All to PoU</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-ic-ialluis.html unchanged">IC IALLUIS</span>:
        Instruction Cache Invalidate All to PoU, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-ic-ivau.html unchanged">IC IVAU</span>:
        Instruction Cache line Invalidate by VA to PoU</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-s1_op1_cn_cm_op2.html"><ins>SYS S1_&lt;op1>_&lt;Cn>_&lt;Cm>_&lt;op2>, SYSL S1_&lt;op1>_&lt;Cn>_&lt;Cm>_&lt;op2>, SYSP </ins>S1_&lt;op1>_&lt;Cn>_&lt;Cm>_&lt;op2></a></span>:
        IMPLEMENTATION DEFINED System instructions</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-alle1.html unchanged">TLBI ALLE1<ins>, TLBI ALLE1NXS</ins></span>:
        TLB Invalidate All, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-alle1is.html unchanged">TLBI ALLE1IS<ins>, TLBI ALLE1ISNXS</ins></span>:
        TLB Invalidate All, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-alle1os.html unchanged">TLBI ALLE1OS<ins>, TLBI ALLE1OSNXS</ins></span>:
        TLB Invalidate All, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-alle2.html unchanged">TLBI ALLE2<ins>, TLBI ALLE2NXS</ins></span>:
        TLB Invalidate All, EL2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-alle2is.html unchanged">TLBI ALLE2IS<ins>, TLBI ALLE2ISNXS</ins></span>:
        TLB Invalidate All, EL2, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-alle2os.html unchanged">TLBI ALLE2OS<ins>, TLBI ALLE2OSNXS</ins></span>:
        TLB Invalidate All, EL2, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-alle3.html unchanged">TLBI ALLE3<ins>, TLBI ALLE3NXS</ins></span>:
        TLB Invalidate All, EL3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-alle3is.html unchanged">TLBI ALLE3IS<ins>, TLBI ALLE3ISNXS</ins></span>:
        TLB Invalidate All, EL3, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-alle3os.html unchanged">TLBI ALLE3OS<ins>, TLBI ALLE3OSNXS</ins></span>:
        TLB Invalidate All, EL3, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-aside1.html unchanged">TLBI ASIDE1<ins>, TLBI ASIDE1NXS</ins></span>:
        TLB Invalidate by ASID, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-aside1is.html unchanged">TLBI ASIDE1IS<ins>, TLBI ASIDE1ISNXS</ins></span>:
        TLB Invalidate by ASID, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-aside1os.html unchanged">TLBI ASIDE1OS<ins>, TLBI ASIDE1OSNXS</ins></span>:
        TLB Invalidate by ASID, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-ipas2e1.html">TLBI IPAS2E1<ins>, TLBI IPAS2E1NXS</ins></a></span>:
        TLB Invalidate by Intermediate Physical Address, Stage 2, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-ipas2e1is.html">TLBI IPAS2E1IS<ins>, TLBI IPAS2E1ISNXS</ins></a></span>:
        TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-ipas2e1os.html">TLBI IPAS2E1OS<ins>, TLBI IPAS2E1OSNXS</ins></a></span>:
        TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-ipas2le1.html">TLBI IPAS2LE1<ins>, TLBI IPAS2LE1NXS</ins></a></span>:
        TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-ipas2le1is.html">TLBI IPAS2LE1IS<ins>, TLBI IPAS2LE1ISNXS</ins></a></span>:
        TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-ipas2le1os.html">TLBI IPAS2LE1OS<ins>, TLBI IPAS2LE1OSNXS</ins></a></span>:
        TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-paall.html unchanged">TLBI PAALL</span>:
        TLB Invalidate GPT Information by PA, All Entries, Local</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-paallos.html unchanged">TLBI PAALLOS</span>:
        TLB Invalidate GPT Information by PA, All Entries, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-ripas2e1.html">TLBI RIPAS2E1<ins>, TLBI RIPAS2E1NXS</ins></a></span>:
        TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-ripas2e1is.html">TLBI RIPAS2E1IS<ins>, TLBI RIPAS2E1ISNXS</ins></a></span>:
        TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-ripas2e1os.html">TLBI RIPAS2E1OS<ins>, TLBI RIPAS2E1OSNXS</ins></a></span>:
        TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-ripas2le1.html">TLBI RIPAS2LE1<ins>, TLBI RIPAS2LE1NXS</ins></a></span>:
        TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-ripas2le1is.html">TLBI RIPAS2LE1IS<ins>, TLBI RIPAS2LE1ISNXS</ins></a></span>:
        TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-ripas2le1os.html">TLBI RIPAS2LE1OS<ins>, TLBI RIPAS2LE1OSNXS</ins></a></span>:
        TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rpalos.html unchanged">TLBI RPALOS</span>:
        TLB Range Invalidate GPT Information by PA, Last level, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rpaos.html unchanged">TLBI RPAOS</span>:
        TLB Range Invalidate GPT Information by PA, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvaae1.html unchanged">TLBI RVAAE1<ins>, TLBI RVAAE1NXS</ins></span>:
        TLB Range Invalidate by VA, All ASID, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvaae1is.html unchanged">TLBI RVAAE1IS<ins>, TLBI RVAAE1ISNXS</ins></span>:
        TLB Range Invalidate by VA, All ASID, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvaae1os.html unchanged">TLBI RVAAE1OS<ins>, TLBI RVAAE1OSNXS</ins></span>:
        TLB Range Invalidate by VA, All ASID, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvaale1.html unchanged">TLBI RVAALE1<ins>, TLBI RVAALE1NXS</ins></span>:
        TLB Range Invalidate by VA, All ASID, Last level, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvaale1is.html unchanged">TLBI RVAALE1IS<ins>, TLBI RVAALE1ISNXS</ins></span>:
        TLB Range Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvaale1os.html unchanged">TLBI RVAALE1OS<ins>, TLBI RVAALE1OSNXS</ins></span>:
        TLB Range Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvae1.html unchanged">TLBI RVAE1<ins>, TLBI RVAE1NXS</ins></span>:
        TLB Range Invalidate by VA, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvae1is.html unchanged">TLBI RVAE1IS<ins>, TLBI RVAE1ISNXS</ins></span>:
        TLB Range Invalidate by VA, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvae1os.html unchanged">TLBI RVAE1OS<ins>, TLBI RVAE1OSNXS</ins></span>:
        TLB Range Invalidate by VA, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvae2.html unchanged">TLBI RVAE2<ins>, TLBI RVAE2NXS</ins></span>:
        TLB Range Invalidate by VA, EL2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvae2is.html unchanged">TLBI RVAE2IS<ins>, TLBI RVAE2ISNXS</ins></span>:
        TLB Range Invalidate by VA, EL2, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvae2os.html unchanged">TLBI RVAE2OS<ins>, TLBI RVAE2OSNXS</ins></span>:
        TLB Range Invalidate by VA, EL2, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvae3.html unchanged">TLBI RVAE3<ins>, TLBI RVAE3NXS</ins></span>:
        TLB Range Invalidate by VA, EL3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvae3is.html unchanged">TLBI RVAE3IS<ins>, TLBI RVAE3ISNXS</ins></span>:
        TLB Range Invalidate by VA, EL3, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvae3os.html unchanged">TLBI RVAE3OS<ins>, TLBI RVAE3OSNXS</ins></span>:
        TLB Range Invalidate by VA, EL3, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-rvale1.html">TLBI RVALE1<ins>, TLBI RVALE1NXS</ins></a></span>:
        TLB Range Invalidate by VA, Last level, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvale1is.html unchanged">TLBI RVALE1IS<ins>, TLBI RVALE1ISNXS</ins></span>:
        TLB Range Invalidate by VA, Last level, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvale1os.html unchanged">TLBI RVALE1OS<ins>, TLBI RVALE1OSNXS</ins></span>:
        TLB Range Invalidate by VA, Last level, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvale2.html unchanged">TLBI RVALE2<ins>, TLBI RVALE2NXS</ins></span>:
        TLB Range Invalidate by VA, Last level, EL2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvale2is.html unchanged">TLBI RVALE2IS<ins>, TLBI RVALE2ISNXS</ins></span>:
        TLB Range Invalidate by VA, Last level, EL2, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvale2os.html unchanged">TLBI RVALE2OS<ins>, TLBI RVALE2OSNXS</ins></span>:
        TLB Range Invalidate by VA, Last level, EL2, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvale3.html unchanged">TLBI RVALE3<ins>, TLBI RVALE3NXS</ins></span>:
        TLB Range Invalidate by VA, Last level, EL3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvale3is.html unchanged">TLBI RVALE3IS<ins>, TLBI RVALE3ISNXS</ins></span>:
        TLB Range Invalidate by VA, Last level, EL3, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvale3os.html unchanged">TLBI RVALE3OS<ins>, TLBI RVALE3OSNXS</ins></span>:
        TLB Range Invalidate by VA, Last level, EL3, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vaae1.html unchanged">TLBI VAAE1<ins>, TLBI VAAE1NXS</ins></span>:
        TLB Invalidate by VA, All ASID, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vaae1is.html unchanged">TLBI VAAE1IS<ins>, TLBI VAAE1ISNXS</ins></span>:
        TLB Invalidate by VA, All ASID, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vaae1os.html unchanged">TLBI VAAE1OS<ins>, TLBI VAAE1OSNXS</ins></span>:
        TLB Invalidate by VA, All ASID, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vaale1.html unchanged">TLBI VAALE1<ins>, TLBI VAALE1NXS</ins></span>:
        TLB Invalidate by VA, All ASID, Last level, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vaale1is.html unchanged">TLBI VAALE1IS<ins>, TLBI VAALE1ISNXS</ins></span>:
        TLB Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vaale1os.html unchanged">TLBI VAALE1OS<ins>, TLBI VAALE1OSNXS</ins></span>:
        TLB Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vae1.html unchanged">TLBI VAE1<ins>, TLBI VAE1NXS</ins></span>:
        TLB Invalidate by VA, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vae1is.html unchanged">TLBI VAE1IS<ins>, TLBI VAE1ISNXS</ins></span>:
        TLB Invalidate by VA, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vae1os.html unchanged">TLBI VAE1OS<ins>, TLBI VAE1OSNXS</ins></span>:
        TLB Invalidate by VA, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vae2.html unchanged">TLBI VAE2<ins>, TLBI VAE2NXS</ins></span>:
        TLB Invalidate by VA, EL2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vae2is.html unchanged">TLBI VAE2IS<ins>, TLBI VAE2ISNXS</ins></span>:
        TLB Invalidate by VA, EL2, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vae2os.html unchanged">TLBI VAE2OS<ins>, TLBI VAE2OSNXS</ins></span>:
        TLB Invalidate by VA, EL2, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vae3.html unchanged">TLBI VAE3<ins>, TLBI VAE3NXS</ins></span>:
        TLB Invalidate by VA, EL3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vae3is.html unchanged">TLBI VAE3IS<ins>, TLBI VAE3ISNXS</ins></span>:
        TLB Invalidate by VA, EL3, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vae3os.html unchanged">TLBI VAE3OS<ins>, TLBI VAE3OSNXS</ins></span>:
        TLB Invalidate by VA, EL3, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vale1.html unchanged">TLBI VALE1<ins>, TLBI VALE1NXS</ins></span>:
        TLB Invalidate by VA, Last level, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vale1is.html unchanged">TLBI VALE1IS<ins>, TLBI VALE1ISNXS</ins></span>:
        TLB Invalidate by VA, Last level, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vale1os.html unchanged">TLBI VALE1OS<ins>, TLBI VALE1OSNXS</ins></span>:
        TLB Invalidate by VA, Last level, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vale2.html unchanged">TLBI VALE2<ins>, TLBI VALE2NXS</ins></span>:
        TLB Invalidate by VA, Last level, EL2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vale2is.html unchanged">TLBI VALE2IS<ins>, TLBI VALE2ISNXS</ins></span>:
        TLB Invalidate by VA, Last level, EL2, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vale2os.html unchanged">TLBI VALE2OS<ins>, TLBI VALE2OSNXS</ins></span>:
        TLB Invalidate by VA, Last level, EL2, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vale3.html unchanged">TLBI VALE3<ins>, TLBI VALE3NXS</ins></span>:
        TLB Invalidate by VA, Last level, EL3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vale3is.html unchanged">TLBI VALE3IS<ins>, TLBI VALE3ISNXS</ins></span>:
        TLB Invalidate by VA, Last level, EL3, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vale3os.html unchanged">TLBI VALE3OS<ins>, TLBI VALE3OSNXS</ins></span>:
        TLB Invalidate by VA, Last level, EL3, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vmalle1.html unchanged">TLBI VMALLE1<ins>, TLBI VMALLE1NXS</ins></span>:
        TLB Invalidate by VMID, All at stage 1, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vmalle1is.html unchanged">TLBI VMALLE1IS<ins>, TLBI VMALLE1ISNXS</ins></span>:
        TLB Invalidate by VMID, All at stage 1, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vmalle1os.html unchanged">TLBI VMALLE1OS<ins>, TLBI VMALLE1OSNXS</ins></span>:
        TLB Invalidate by VMID, All at stage 1, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vmalls12e1.html unchanged">TLBI VMALLS12E1<ins>, TLBI VMALLS12E1NXS</ins></span>:
        TLB Invalidate by VMID, All at Stage 1 and 2, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vmalls12e1is.html unchanged">TLBI VMALLS12E1IS<ins>, TLBI VMALLS12E1ISNXS</ins></span>:
        TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vmalls12e1os.html unchanged">TLBI VMALLS12E1OS<ins>, TLBI VMALLS12E1OSNXS</ins></span>:
        TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vmallws2e1.html unchanged">TLBI VMALLWS2E1<ins>, TLBI VMALLWS2E1NXS</ins></span>:
        TLB Invalidate stage 2 dirty state by VMID, EL1&amp;0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vmallws2e1is.html unchanged">TLBI VMALLWS2E1IS<ins>, TLBI VMALLWS2E1ISNXS</ins></span>:
        TLB Invalidate stage 2 dirty state by VMID, EL1&amp;0, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vmallws2e1os.html unchanged">TLBI VMALLWS2E1OS<ins>, TLBI VMALLWS2E1OSNXS</ins></span>:
        TLB Invalidate stage 2 write permission by VMID, EL1&amp;0, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-ipas2e1.html">TLBIP IPAS2E1<ins>, TLBIP IPAS2E1NXS</ins></a></span>:
        TLB Invalidate Pair by Intermediate Physical Address, Stage 2, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-ipas2e1is.html">TLBIP IPAS2E1IS<ins>, TLBIP IPAS2E1ISNXS</ins></a></span>:
        TLB Invalidate Pair by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-ipas2e1os.html">TLBIP IPAS2E1OS<ins>, TLBIP IPAS2E1OSNXS</ins></a></span>:
        TLB Invalidate Pair by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-ipas2le1.html">TLBIP IPAS2LE1<ins>, TLBIP IPAS2LE1NXS</ins></a></span>:
        TLB Invalidate Pair by Intermediate Physical Address, Stage 2, Last level, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-ipas2le1is.html">TLBIP IPAS2LE1IS<ins>, TLBIP IPAS2LE1ISNXS</ins></a></span>:
        TLB Invalidate Pair by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-ipas2le1os.html">TLBIP IPAS2LE1OS<ins>, TLBIP IPAS2LE1OSNXS</ins></a></span>:
        TLB Invalidate Pair by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-ripas2e1.html">TLBIP RIPAS2E1<ins>, TLBIP RIPAS2E1NXS</ins></a></span>:
        TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-ripas2e1is.html">TLBIP RIPAS2E1IS<ins>, TLBIP RIPAS2E1ISNXS</ins></a></span>:
        TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-ripas2e1os.html">TLBIP RIPAS2E1OS<ins>, TLBIP RIPAS2E1OSNXS</ins></a></span>:
        TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-ripas2le1.html">TLBIP RIPAS2LE1<ins>, TLBIP RIPAS2LE1NXS</ins></a></span>:
        TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-ripas2le1is.html">TLBIP RIPAS2LE1IS<ins>, TLBIP RIPAS2LE1ISNXS</ins></a></span>:
        TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-ripas2le1os.html">TLBIP RIPAS2LE1OS<ins>, TLBIP RIPAS2LE1OSNXS</ins></a></span>:
        TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-rvaae1.html">TLBIP RVAAE1<ins>, TLBIP RVAAE1NXS</ins></a></span>:
        TLB Range Invalidate by VA, All ASID, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-rvaae1is.html">TLBIP RVAAE1IS<ins>, TLBIP RVAAE1ISNXS</ins></a></span>:
        TLB Range Invalidate by VA, All ASID, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-rvaae1os.html">TLBIP RVAAE1OS<ins>, TLBIP RVAAE1OSNXS</ins></a></span>:
        TLB Range Invalidate by VA, All ASID, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-rvaale1.html">TLBIP RVAALE1<ins>, TLBIP RVAALE1NXS</ins></a></span>:
        TLB Range Invalidate by VA, All ASID, Last level, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-rvaale1is.html">TLBIP RVAALE1IS<ins>, TLBIP RVAALE1ISNXS</ins></a></span>:
        TLB Range Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-rvaale1os.html">TLBIP RVAALE1OS<ins>, TLBIP RVAALE1OSNXS</ins></a></span>:
        TLB Range Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-rvae1.html">TLBIP RVAE1<ins>, TLBIP RVAE1NXS</ins></a></span>:
        TLB Range Invalidate by VA, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-rvae1is.html">TLBIP RVAE1IS<ins>, TLBIP RVAE1ISNXS</ins></a></span>:
        TLB Range Invalidate by VA, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-rvae1os.html">TLBIP RVAE1OS<ins>, TLBIP RVAE1OSNXS</ins></a></span>:
        TLB Range Invalidate by VA, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-rvae2.html">TLBIP RVAE2<ins>, TLBIP RVAE2NXS</ins></a></span>:
        TLB Range Invalidate by VA, EL2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-rvae2is.html">TLBIP RVAE2IS<ins>, TLBIP RVAE2ISNXS</ins></a></span>:
        TLB Range Invalidate by VA, EL2, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-rvae2os.html">TLBIP RVAE2OS<ins>, TLBIP RVAE2OSNXS</ins></a></span>:
        TLB Range Invalidate by VA, EL2, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-rvae3.html">TLBIP RVAE3<ins>, TLBIP RVAE3NXS</ins></a></span>:
        TLB Range Invalidate by VA, EL3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-rvae3is.html">TLBIP RVAE3IS<ins>, TLBIP RVAE3ISNXS</ins></a></span>:
        TLB Range Invalidate by VA, EL3, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-rvae3os.html">TLBIP RVAE3OS<ins>, TLBIP RVAE3OSNXS</ins></a></span>:
        TLB Range Invalidate by VA, EL3, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-rvale1.html">TLBIP RVALE1<ins>, TLBIP RVALE1NXS</ins></a></span>:
        TLB Range Invalidate by VA, Last level, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-rvale1is.html">TLBIP RVALE1IS<ins>, TLBIP RVALE1ISNXS</ins></a></span>:
        TLB Range Invalidate by VA, Last level, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-rvale1os.html">TLBIP RVALE1OS<ins>, TLBIP RVALE1OSNXS</ins></a></span>:
        TLB Range Invalidate by VA, Last level, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-rvale2.html">TLBIP RVALE2<ins>, TLBIP RVALE2NXS</ins></a></span>:
        TLB Range Invalidate by VA, Last level, EL2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-rvale2is.html">TLBIP RVALE2IS<ins>, TLBIP RVALE2ISNXS</ins></a></span>:
        TLB Range Invalidate by VA, Last level, EL2, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-rvale2os.html">TLBIP RVALE2OS<ins>, TLBIP RVALE2OSNXS</ins></a></span>:
        TLB Range Invalidate by VA, Last level, EL2, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-rvale3.html">TLBIP RVALE3<ins>, TLBIP RVALE3NXS</ins></a></span>:
        TLB Range Invalidate by VA, Last level, EL3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-rvale3is.html">TLBIP RVALE3IS<ins>, TLBIP RVALE3ISNXS</ins></a></span>:
        TLB Range Invalidate by VA, Last level, EL3, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-rvale3os.html">TLBIP RVALE3OS<ins>, TLBIP RVALE3OSNXS</ins></a></span>:
        TLB Range Invalidate by VA, Last level, EL3, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-vaae1.html">TLBIP VAAE1<ins>, TLBIP VAAE1NXS</ins></a></span>:
        TLB Invalidate Pair by VA, All ASID, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-vaae1is.html">TLBIP VAAE1IS<ins>, TLBIP VAAE1ISNXS</ins></a></span>:
        TLB Invalidate Pair by VA, All ASID, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-vaae1os.html">TLBIP VAAE1OS<ins>, TLBIP VAAE1OSNXS</ins></a></span>:
        TLB Invalidate Pair by VA, All ASID, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-vaale1.html">TLBIP VAALE1<ins>, TLBIP VAALE1NXS</ins></a></span>:
        TLB Invalidate Pair by VA, All ASID, Last level, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-vaale1is.html">TLBIP VAALE1IS<ins>, TLBIP VAALE1ISNXS</ins></a></span>:
        TLB Invalidate Pair by VA, All ASID, Last Level, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-vaale1os.html">TLBIP VAALE1OS<ins>, TLBIP VAALE1OSNXS</ins></a></span>:
        TLB Invalidate Pair by VA, All ASID, Last Level, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-vae1.html">TLBIP VAE1<ins>, TLBIP VAE1NXS</ins></a></span>:
        TLB Invalidate Pair by VA, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-vae1is.html">TLBIP VAE1IS<ins>, TLBIP VAE1ISNXS</ins></a></span>:
        TLB Invalidate Pair by VA, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-vae1os.html">TLBIP VAE1OS<ins>, TLBIP VAE1OSNXS</ins></a></span>:
        TLB Invalidate Pair by VA, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-vae2.html">TLBIP VAE2<ins>, TLBIP VAE2NXS</ins></a></span>:
        TLB Invalidate Pair by VA, EL2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-vae2is.html">TLBIP VAE2IS<ins>, TLBIP VAE2ISNXS</ins></a></span>:
        TLB Invalidate Pair by VA, EL2, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-vae2os.html">TLBIP VAE2OS<ins>, TLBIP VAE2OSNXS</ins></a></span>:
        TLB Invalidate Pair by VA, EL2, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-vae3.html">TLBIP VAE3<ins>, TLBIP VAE3NXS</ins></a></span>:
        TLB Invalidate Pair by VA, EL3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-vae3is.html">TLBIP VAE3IS<ins>, TLBIP VAE3ISNXS</ins></a></span>:
        TLB Invalidate Pair by VA, EL3, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-vae3os.html">TLBIP VAE3OS<ins>, TLBIP VAE3OSNXS</ins></a></span>:
        TLB Invalidate Pair by VA, EL3, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-vale1.html">TLBIP VALE1<ins>, TLBIP VALE1NXS</ins></a></span>:
        TLB Invalidate Pair by VA, Last level, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-vale1is.html">TLBIP VALE1IS<ins>, TLBIP VALE1ISNXS</ins></a></span>:
        TLB Invalidate Pair by VA, Last level, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-vale1os.html">TLBIP VALE1OS<ins>, TLBIP VALE1OSNXS</ins></a></span>:
        TLB Invalidate Pair by VA, Last level, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-vale2.html">TLBIP VALE2<ins>, TLBIP VALE2NXS</ins></a></span>:
        TLB Invalidate Pair by VA, Last level, EL2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-vale2is.html">TLBIP VALE2IS<ins>, TLBIP VALE2ISNXS</ins></a></span>:
        TLB Invalidate Pair by VA, Last level, EL2, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-vale2os.html">TLBIP VALE2OS<ins>, TLBIP VALE2OSNXS</ins></a></span>:
        TLB Invalidate Pair by VA, Last level, EL2, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-vale3.html">TLBIP VALE3<ins>, TLBIP VALE3NXS</ins></a></span>:
        TLB Invalidate Pair by VA, Last level, EL3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-vale3is.html">TLBIP VALE3IS<ins>, TLBIP VALE3ISNXS</ins></a></span>:
        TLB Invalidate Pair by VA, Last level, EL3, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbip-vale3os.html">TLBIP VALE3OS<ins>, TLBIP VALE3OSNXS</ins></a></span>:
        TLB Invalidate Pair by VA, Last level, EL3, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-trcit.html unchanged">TRCIT</span>:
        Trace Instrumentation</span></p></div><hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><span class="goodlink"><a href="AArch32-regindex.html">AArch32 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-regindex.html">AArch64 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch32-sysindex.html">AArch32 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-sysindex.html">AArch64 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="enc_index.html">Index by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_alpha_index.html">External Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_enc_index.html">External Registers by Offset</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="func_index.html">Registers by Functional Group</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><p class="versions"><ins>21</ins><del>18</del>/03/2025 <ins>17</ins><del>10</del>:<ins>53</ins><del>59</del></p><p class="copyconf">Copyright  <ins>2010-2025</ins><del>2010-2024</del> Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>