<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MyCPU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AC_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CPU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CPU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CPU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CPU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CPU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CPU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CPU.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CPU_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPU_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Cal_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Calcom_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IF_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IF_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="IF_test_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IFctrl_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MEM_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="WB_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clk_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="clk_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="clk_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1500963758" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1500963758">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1500970948" xil_pn:in_ck="8101434279040094829" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1500970948">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AC_test.vhd"/>
      <outfile xil_pn:name="ACcom.vhd"/>
      <outfile xil_pn:name="CLKcom.vhd"/>
      <outfile xil_pn:name="CPU.vhd"/>
      <outfile xil_pn:name="CPU_test.vhd"/>
      <outfile xil_pn:name="Cal_test.vhd"/>
      <outfile xil_pn:name="Calcom.vhd"/>
      <outfile xil_pn:name="IF_test.vhd"/>
      <outfile xil_pn:name="IFcom.vhd"/>
      <outfile xil_pn:name="MEM_test.vhd"/>
      <outfile xil_pn:name="MEMcom.vhd"/>
      <outfile xil_pn:name="WB_test.vhd"/>
      <outfile xil_pn:name="WBcom.vhd"/>
      <outfile xil_pn:name="clk_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1500970927" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7108056848347525169" xil_pn:start_ts="1500970927">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1500970927" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1989926826783329325" xil_pn:start_ts="1500970927">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1500963758" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4963885694173883633" xil_pn:start_ts="1500963758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1500970948" xil_pn:in_ck="8101434279040094829" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1500970948">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AC_test.vhd"/>
      <outfile xil_pn:name="ACcom.vhd"/>
      <outfile xil_pn:name="CLKcom.vhd"/>
      <outfile xil_pn:name="CPU.vhd"/>
      <outfile xil_pn:name="CPU_test.vhd"/>
      <outfile xil_pn:name="Cal_test.vhd"/>
      <outfile xil_pn:name="Calcom.vhd"/>
      <outfile xil_pn:name="IF_test.vhd"/>
      <outfile xil_pn:name="IFcom.vhd"/>
      <outfile xil_pn:name="MEM_test.vhd"/>
      <outfile xil_pn:name="MEMcom.vhd"/>
      <outfile xil_pn:name="WB_test.vhd"/>
      <outfile xil_pn:name="WBcom.vhd"/>
      <outfile xil_pn:name="clk_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1500970951" xil_pn:in_ck="8101434279040094829" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8540653796886375218" xil_pn:start_ts="1500970948">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="clk_test_beh.prj"/>
      <outfile xil_pn:name="clk_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1500970952" xil_pn:in_ck="7927126212119219667" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3106086630397109573" xil_pn:start_ts="1500970951">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="clk_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1500963527" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1500963527">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1500963527" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5532216337957890775" xil_pn:start_ts="1500963527">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1500963527" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4963885694173883633" xil_pn:start_ts="1500963527">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1500963527" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1500963527">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1500963527" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7140285439900407413" xil_pn:start_ts="1500963527">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1500963527" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1500963527">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1500963527" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4258655136323044677" xil_pn:start_ts="1500963527">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1500963584" xil_pn:in_ck="-8436323669433164569" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-4276161861312133128" xil_pn:start_ts="1500963573">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CPU.lso"/>
      <outfile xil_pn:name="CPU.ngc"/>
      <outfile xil_pn:name="CPU.ngr"/>
      <outfile xil_pn:name="CPU.prj"/>
      <outfile xil_pn:name="CPU.stx"/>
      <outfile xil_pn:name="CPU.syr"/>
      <outfile xil_pn:name="CPU.xst"/>
      <outfile xil_pn:name="CPU_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
