/*
 * Device Tree Source for K2G SOC
 *
 * Copyright (C) 2016 Texas Instruments Incorporated - http://www.ti.com/
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed "as is" WITHOUT ANY WARRANTY of any
 * kind, whether express or implied; without even the implied warranty
 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/pinctrl/keystone.h>
#include <dt-bindings/genpd/k2g.h>
#include <dt-bindings/clock/k2g.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/reset/k2g.h>
#include "skeleton.dtsi"

/ {
	compatible = "ti,k2g","ti,keystone";
	model = "Texas Instruments K2G SoC";
	#address-cells = <2>;
	#size-cells = <2>;
	interrupt-parent = <&gic>;

	aliases {
		serial0 = &uart0;
		rproc0 = &dsp0;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			compatible = "arm,cortex-a15";
			device_type = "cpu";
			reg = <0>;
		};
	};

	gic: interrupt-controller@02561000 {
		compatible = "arm,cortex-a15-gic";
		#interrupt-cells = <3>;
		interrupt-controller;
		reg = <0x0 0x02561000 0x0 0x1000>,
		      <0x0 0x02562000 0x0 0x2000>,
		      <0x0 0x02564000 0x0 0x1000>,
		      <0x0 0x02566000 0x0 0x2000>;
		interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) |
				IRQ_TYPE_LEVEL_HIGH)>;
	};

	timer {
		compatible = "arm,armv7-timer";
		interrupts =
			<GIC_PPI 13
				(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
			<GIC_PPI 14
				(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
			<GIC_PPI 11
				(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
			<GIC_PPI 10
				(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
	};

	pmu {
		compatible = "arm,cortex-a15-pmu";
		interrupts = <GIC_SPI 4 IRQ_TYPE_EDGE_RISING>;
	};

	soc {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "ti,keystone","simple-bus";
		ranges = <0x0 0x0 0x0 0xc0000000>;
		dma-ranges = <0x80000000 0x8 0x00000000 0x80000000>;

		msm_ram: msmram@0c000000 {
			compatible = "mmio-sram";
			reg = <0x0c000000 0x100000>;
			ranges = <0x0 0x0c000000 0x100000>;
			#address-cells = <1>;
			#size-cells = <1>;

			sram-bm@f7000 {
				reg = <0x000f7000 0x8000>;
			};
		};

		k2g_pinctrl: pinmux@02621000 {
			compatible = "pinctrl-single";
			reg = <0x02621000 0x410>;
			pinctrl-single,register-width = <32>;
			pinctrl-single,function-mask = <0x001b0007>;
		};

		devctrl: device-state-control@02620000 {
			compatible = "ti,keystone-devctrl", "syscon";
			reg = <0x02620000 0x1000>;
		};

		uart0: serial@02530c00 {
			compatible = "ns16550a";
			current-speed = <115200>;
			reg-shift = <2>;
			reg-io-width = <4>;
			reg = <0x02530c00 0x100>;
			interrupts = <GIC_SPI 164 IRQ_TYPE_EDGE_RISING>;
			clock-frequency = <200000000>;
			status = "disabled";
		};

		kirq0: keystone_irq@026202a0 {
			compatible = "ti,keystone-irq";
			interrupts = <GIC_SPI 1 IRQ_TYPE_EDGE_RISING>;
			interrupt-controller;
			#interrupt-cells = <1>;
			ti,syscon-dev = <&devctrl 0x2a0>;
		};

		dspgpio0: keystone_dsp_gpio@02620240 {
			compatible = "ti,keystone-dsp-gpio";
			gpio-controller;
			#gpio-cells = <2>;
			gpio,syscon-dev = <&devctrl 0x240>;
		};

		prussgpio0: keystone_pruss_gpio0 {
			compatible = "ti,keystone-dsp-gpio";
			gpio-controller;
			#gpio-cells = <2>;
			gpio,syscon-dev = <&devctrl 0x26c>;
		};

		prussgpio1: keystone_pruss_gpio1 {
			compatible = "ti,keystone-dsp-gpio";
			gpio-controller;
			#gpio-cells = <2>;
			gpio,syscon-dev = <&devctrl 0x270>;
		};

		prussgpio2: keystone_pruss_gpio2 {
			compatible = "ti,keystone-dsp-gpio";
			gpio-controller;
			#gpio-cells = <2>;
			gpio,syscon-dev = <&devctrl 0x274>;
		};

		prussgpio3: keystone_pruss_gpio3 {
			compatible = "ti,keystone-dsp-gpio";
			gpio-controller;
			#gpio-cells = <2>;
			gpio,syscon-dev = <&devctrl 0x278>;
		};

		clock_event: timer@2210000 {
			compatible = "ti,keystone-timer";
			reg = <0x02210000 0x50>;
			interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH
					GIC_SPI 18 IRQ_TYPE_LEVEL_LOW>;
			clocks = <&k2g_clks K2G_DEV_TIMER64_1
					K2G_DEV_TIMER64_VBUS_CLK>;
		};

		gpio0: gpio@2603000 {
			compatible = "ti,k2g-gpio";
			reg = <0x02603000 0x100>;
			gpio-controller;
			#gpio-cells = <2>;
			interrupts = <GIC_SPI 432 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 433 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 434 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 435 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 436 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 437 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 438 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 439 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 440 IRQ_TYPE_EDGE_RISING>;
			interrupt-controller;
			#interrupt-cells = <2>;
			ti,ngpio = <144>;
			ti,davinci-gpio-unbanked = <0>;
			power-domains = <&k2g_pds>;
			ti,sci-id = <K2G_DEV_GPIO0>;
			clocks = <&k2g_clks K2G_DEV_GPIO0
					K2G_DEV_GPIO_VBUS_CLK>;
			clock-names = "fck";
		};

		gpio1: gpio@260a000 {
			compatible = "ti,k2g-gpio";
			reg = <0x0260a000 0x100>;
			gpio-controller;
			#gpio-cells = <2>;
			interrupts = <GIC_SPI 442 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 443 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 444 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 445 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 446 IRQ_TYPE_EDGE_RISING>;
			interrupt-controller;
			#interrupt-cells = <2>;
			ti,ngpio = <68>;
			ti,davinci-gpio-unbanked = <0>;
			power-domains = <&k2g_pds>;
			ti,sci-id = <K2G_DEV_GPIO1>;
			clocks = <&k2g_clks K2G_DEV_GPIO1
					K2G_DEV_GPIO_VBUS_CLK>;
			clock-names = "fck";
		};

		wdt: wdt@02250000 {
			compatible = "ti,keystone-wdt", "ti,davinci-wdt";
			reg = <0x02250000 0x80>;
			power-domains = <&k2g_pds>;
			ti,sci-id = <K2G_DEV_TIMER64_5>;
			clocks = <&k2g_clks K2G_DEV_TIMER64_5 0>;
		};

		msgmgr: msgmgr@02a00000 {
			compatible = "ti,k2g-message-manager";
			#mbox-cells = <2>;
			reg-names = "queue_proxy_region",
				    "queue_state_debug_region";
			reg = <0x02a00000 0x400000>, <0x028c3400 0x400>;
			interrupt-names = "rx_005",
					  "rx_057";
			interrupts = <GIC_SPI 324 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH>;
		};

		pmmc: pmmc {
			compatible = "ti,k2g-sci";
			/*
			 * In case of rare platforms that does not use k2g as
			 * system master, use /delete-property/
			 */
			ti,system-reboot-controller;
			mbox-names = "rx", "tx";
			mboxes= <&msgmgr 5 2>,
				<&msgmgr 0 0>;
			reg-names = "debug_messages";
			reg = <0x02921c00 0x400>;

			k2g_clks: k2g_clks {
				compatible = "ti,k2g-sci-clk";
				#clock-cells = <2>;
			};

			k2g_pds: k2g_pds {
				compatible = "ti,sci-pm-domain";
				#power-domain-cells = <0>;
			};

			k2g_reset: k2g_reset {
				compatible = "ti,sci-reset";
				#reset-cells = <2>;
			};
		};

		ddr3edac: edac@21010000 {
			compatible = "ti,keystone-ddr3-mc-edac";
			reg = <0x21010000 0x200>;
			interrupts = <GIC_SPI 123 IRQ_TYPE_EDGE_RISING>;
			status = "disabled";
		};

		dsp0: dsp@10800000 {
			compatible = "ti,k2g-dsp";
			reg = <0x10800000 0x00100000>,
			      <0x10e00000 0x00008000>,
			      <0x10f00000 0x00008000>;
			reg-names = "l2sram", "l1pram", "l1dram";
			label = "dsp0";
			power-domains = <&k2g_pds>;
			ti,sci-id = <K2G_DEV_CGEM0>;
			clocks = <&k2g_clks K2G_DEV_CGEM0 0>;
			ti,syscon-dev = <&devctrl 0x844>;
			resets = <&k2g_reset K2G_DEV_CGEM0 K2G_DEV_CGEM0_DSP0_RESET>;
			interrupt-parent = <&kirq0>;
			interrupts = <0 8>;
			interrupt-names = "vring", "exception";
			kick-gpio = <&dspgpio0 27 0>;
		};

		pruss_soc_bus0: pruss_soc_bus@20aa6000 {
			compatible = "ti,k2g-pruss-soc-bus";
			reg = <0x20aa6000 0x2000>;
			power-domains = <&k2g_pds>;
			ti,sci-id = <K2G_DEV_ICSS0>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;
			dma-ranges;
			dma-coherent;

			pruss0: pruss@20a80000 {
				compatible = "ti,k2g-pruss";
				reg = <0x20a80000 0x2000>,
				      <0x20a82000 0x2000>,
				      <0x20a90000 0x10000>,
				      <0x20aa6000 0x2000>,
				      <0x20aae000 0x31c>,
				      <0x20ab2000 0x70>;
				reg-names = "dram0", "dram1", "shrdram2", "cfg",
					    "iep", "mii_rt";
				#address-cells = <1>;
				#size-cells = <1>;
				ranges;
				dma-ranges;
				dma-coherent;

				pruss0_intc: intc@20aa0000 {
					compatible = "ti,k2g-pruss-intc";
					reg = <0x20aa0000 0x2000>;
					reg-names = "intc";
					interrupts =
					    <GIC_SPI 224 IRQ_TYPE_EDGE_RISING>,
					    <GIC_SPI 225 IRQ_TYPE_EDGE_RISING>,
					    <GIC_SPI 226 IRQ_TYPE_EDGE_RISING>,
					    <GIC_SPI 227 IRQ_TYPE_EDGE_RISING>,
					    <GIC_SPI 228 IRQ_TYPE_EDGE_RISING>,
					    <GIC_SPI 230 IRQ_TYPE_EDGE_RISING>,
					    <GIC_SPI 231 IRQ_TYPE_EDGE_RISING>;
					interrupt-names = "host2", "host3",
							  "host4", "host5",
							  "host6", "host8",
							  "host9";
					interrupt-controller;
					#interrupt-cells = <1>;
				};

				pru0_0: pru@20ab4000 {
					compatible = "ti,k2g-pru";
					reg = <0x20ab4000 0x3000>,
					      <0x20aa2000 0x400>,
					      <0x20aa2400 0x100>;
					reg-names = "iram", "control", "debug";
					interrupt-parent = <&pruss0_intc>;
					interrupts = <16>, <17>;
					interrupt-names = "vring", "kick";
					label = "pru0";
				};

				pru0_1: pru@20ab8000 {
					compatible = "ti,k2g-pru";
					reg = <0x20ab8000 0x3000>,
					      <0x20aa4000 0x400>,
					      <0x20aa4400 0x100>;
					reg-names = "iram", "control", "debug";
					interrupt-parent = <&pruss0_intc>;
					interrupts = <18>, <19>;
					interrupt-names = "vring", "kick";
					label = "pru1";
				};

				pruss0_mdio: mdio@20ab2400 {
					compatible = "ti,davinci_mdio";
					reg = <0x20ab2400 0x90>;
					clocks = <&k2g_clks K2G_DEV_ICSS0 K2G_DEV_ICSS_CORE_CLK>;
					clock-names = "fck";
					#address-cells = <1>;
					#size-cells = <0>;
					bus_freq = <2500000>;
					status = "disabled";
				};
			};
		};

		pruss_soc_bus1: pruss_soc_bus@20ae6000 {
			compatible = "ti,k2g-pruss-soc-bus";
			reg = <0x20ae6000 0x2000>;
			power-domains = <&k2g_pds>;
			ti,sci-id = <K2G_DEV_ICSS1>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;
			dma-ranges;
			dma-coherent;

			pruss1: pruss@20ac0000 {
				compatible = "ti,k2g-pruss";
				reg = <0x20ac0000 0x2000>,
				      <0x20ac2000 0x2000>,
				      <0x20ad0000 0x10000>,
				      <0x20ae6000 0x2000>,
				      <0x20aee000 0x31c>,
				      <0x20af2000 0x70>;
				reg-names = "dram0", "dram1", "shrdram2", "cfg",
					    "iep", "mii_rt";
				#address-cells = <1>;
				#size-cells = <1>;
				ranges;
				dma-ranges;
				dma-coherent;

				pruss1_intc: intc@20ae0000 {
					compatible = "ti,k2g-pruss-intc";
					reg = <0x20ae0000 0x2000>;
					reg-names = "intc";
					interrupts =
					    <GIC_SPI 232 IRQ_TYPE_EDGE_RISING>,
					    <GIC_SPI 233 IRQ_TYPE_EDGE_RISING>,
					    <GIC_SPI 234 IRQ_TYPE_EDGE_RISING>,
					    <GIC_SPI 235 IRQ_TYPE_EDGE_RISING>,
					    <GIC_SPI 236 IRQ_TYPE_EDGE_RISING>,
					    <GIC_SPI 238 IRQ_TYPE_EDGE_RISING>,
					    <GIC_SPI 239 IRQ_TYPE_EDGE_RISING>;
					interrupt-names = "host2", "host3",
							  "host4", "host5",
							  "host6", "host8",
							  "host9";
					interrupt-controller;
					#interrupt-cells = <1>;
				};

				pru1_0: pru@20af4000 {
					compatible = "ti,k2g-pru";
						reg = <0x20af4000 0x3000>,
						      <0x20ae2000 0x400>,
						      <0x20ae2400 0x100>;
					reg-names = "iram", "control", "debug";
					interrupt-parent = <&pruss1_intc>;
					interrupts = <16>, <17>;
					interrupt-names = "vring", "kick";
					label = "pru0";
				};

				pru1_1: pru@20af8000 {
					compatible = "ti,k2g-pru";
					reg = <0x20af8000 0x3000>,
					      <0x20ae4000 0x400>,
					      <0x20ae4400 0x100>;
					reg-names = "iram", "control", "debug";
					interrupt-parent = <&pruss1_intc>;
					interrupts = <18>, <19>;
					interrupt-names = "vring", "kick";
					label = "pru1";
				};

				pruss1_mdio: mdio@20af2400 {
					compatible = "ti,davinci_mdio";
					reg = <0x20af2400 0x90>;
					clocks = <&k2g_clks K2G_DEV_ICSS1 K2G_DEV_ICSS_CORE_CLK>;
					clock-names = "fck";
					#address-cells = <1>;
					#size-cells = <0>;
					bus_freq = <2500000>;
					status = "disabled";
				};
			};
		};
	};
};
