0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1724238046,verilog,,,,clk_wiz_0,,uvm,../../../../tangerineA7_200.ip_user_files/ipstatic,,,,,
C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1724238046,verilog,,C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,uvm,../../../../tangerineA7_200.ip_user_files/ipstatic,,,,,
C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.v,1723979272,verilog,,C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,clk_wiz_1,,uvm,../../../../tangerineA7_200.ip_user_files/ipstatic,,,,,
C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v,1723979272,verilog,,C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.v,,clk_wiz_1_clk_wiz,,uvm,../../../../tangerineA7_200.ip_user_files/ipstatic,,,,,
C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/fastRam/sim/fastRam.v,1724138534,verilog,,C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/systemRam/sim/systemRam.v,,fastRam,,uvm,../../../../tangerineA7_200.ip_user_files/ipstatic,,,,,
C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/fontPROM/sim/fontPROM.v,1724234785,verilog,,C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v,,fontPROM,,uvm,../../../../tangerineA7_200.ip_user_files/ipstatic,,,,,
C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/gfxBufRam/sim/gfxBufRam.v,1723979272,verilog,,C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/keyboardFifo/sim/keyboardFifo.v,,gfxBufRam,,uvm,../../../../tangerineA7_200.ip_user_files/ipstatic,,,,,
C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/keyboardFifo/sim/keyboardFifo.v,1723979272,verilog,,C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/uartFiFo/sim/uartFiFo.v,,keyboardFifo,,uvm,../../../../tangerineA7_200.ip_user_files/ipstatic,,,,,
C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/systemRam/sim/systemRam.v,1726041453,verilog,,C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/fontPROM/sim/fontPROM.v,,systemRam,,uvm,../../../../tangerineA7_200.ip_user_files/ipstatic,,,,,
C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/uartFiFo/sim/uartFiFo.v,1723979272,verilog,,C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/fastRam/sim/fastRam.v,,uartFiFo,,uvm,../../../../tangerineA7_200.ip_user_files/ipstatic,,,,,
C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host.v,1723979272,systemVerilog,,C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host_rom.v,,ukp;usb_hid_host,,uvm,../../../../tangerineA7_200.ip_user_files/ipstatic,,,,,
C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/sources_1/new/usb_hid_host_rom.v,1723979272,systemVerilog,,,,usb_hid_host_rom,,uvm,../../../../tangerineA7_200.ip_user_files/ipstatic,,,,,
