// Seed: 1673646016
module module_0 (
    output tri0 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input uwire id_3,
    input wire id_4
);
  wire id_6;
  assign id_0 = id_4;
  uwire id_7;
  assign id_7 = id_4;
  integer id_8;
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    output wand id_2,
    input supply0 id_3,
    output logic id_4,
    input tri1 id_5,
    input tri id_6,
    input wor id_7,
    inout wire id_8,
    input tri0 id_9,
    input logic id_10,
    input tri id_11,
    output wand id_12,
    input tri0 id_13,
    output uwire id_14,
    input tri0 id_15,
    output wor id_16,
    input tri0 id_17,
    input tri1 id_18,
    input supply1 id_19,
    input tri1 id_20,
    input uwire id_21,
    input supply1 id_22
);
  module_0(
      id_0, id_11, id_19, id_6, id_11
  );
  assign id_4 = 1;
  wire id_24;
  initial id_4 <= id_10;
endmodule
