strict digraph "compose( ,  )" {
	node [label="\N"];
	"Leaf_256:AL"	 [def_var="['prescaler']",
		label="Leaf_256:AL"];
	"266:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f1146a54c10>",
		def_var="['mmc_clk']",
		fillcolor=deepskyblue,
		label="266:AS
mmc_clk = (mode_transfer)? sys_clk : prescaler[3];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['mode_transfer', 'sys_clk', 'prescaler']"];
	"Leaf_256:AL" -> "266:AS";
	"256:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f1146a54750>",
		clk_sens=False,
		fillcolor=gold,
		label="256:AL",
		sens="['sys_clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'prescaler']"];
	"Leaf_256:AL" -> "256:AL";
	"260:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1146a54ad0>",
		fillcolor=firebrick,
		label="260:NS
prescaler <= prescaler + 4'b0001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1146a54ad0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"260:NS" -> "Leaf_256:AL"	 [cond="[]",
		lineno=None];
	"258:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1146a548d0>",
		fillcolor=firebrick,
		label="258:NS
prescaler <= 4'b0000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1146a548d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"258:NS" -> "Leaf_256:AL"	 [cond="[]",
		lineno=None];
	"257:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1146a54890>",
		fillcolor=springgreen,
		label="257:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"256:AL" -> "257:IF"	 [cond="[]",
		lineno=None];
	"257:IF" -> "260:NS"	 [cond="['rst']",
		label="!(rst)",
		lineno=257];
	"257:IF" -> "258:NS"	 [cond="['rst']",
		label=rst,
		lineno=257];
}
