Figure~\ref{fig:tbbd} illustrates how to instantiate the IP core and, if
apllicable, the required external blocks. A Verilog file describing this setup
is provided.

\begin{figure}[!htbp]
    \centerline{\includegraphics[width=14cm]{inst.pdf}}
    \vspace{0cm}\caption{Core instance and required surrounding blocks}
    \label{fig:inst}
\end{figure}

\input{inst}

