\doxysection{Drivers/\+STM32\+G0xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32g0xx\+\_\+hal\+\_\+pwr.h File Reference}
\hypertarget{stm32g0xx__hal__pwr_8h}{}\label{stm32g0xx__hal__pwr_8h}\index{Drivers/STM32G0xx\_HAL\_Driver/Inc/stm32g0xx\_hal\_pwr.h@{Drivers/STM32G0xx\_HAL\_Driver/Inc/stm32g0xx\_hal\_pwr.h}}


Header file of PWR HAL module.  


{\ttfamily \#include "{}stm32g0xx\+\_\+hal\+\_\+def.\+h"{}}\newline
{\ttfamily \#include "{}stm32g0xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h"{}}\newline
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_w_r___wake_up___pins_ga0da8e7cbe0826e93b777ae4419a1cd05}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba5b1bb0f7578bd4df5ffd485dad6f7}{PWR\+\_\+\+CR3\+\_\+\+EWUP1}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___wake_up___pins_ga0c718de5967a8d2cec63d0b5fe0b2ada}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga036dea83addcbda947918308749aef3e}{PWR\+\_\+\+CR3\+\_\+\+EWUP2}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___wake_up___pins_ga043f15e42e900b9609b0558f68ba4bb9}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05117e0615c20ef3d154b6e1381d88f3}{PWR\+\_\+\+CR3\+\_\+\+EWUP4}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___wake_up___pins_gabe5bf6bf78f3beecf4eb7180e7e31671}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9646d58b37691d79b58ef8efb6e05f5b}{PWR\+\_\+\+CR3\+\_\+\+EWUP6}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___wake_up___pins_gaeb626f09f1270e2a23729dac3fd269d1}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN1\+\_\+\+HIGH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba5b1bb0f7578bd4df5ffd485dad6f7}{PWR\+\_\+\+CR3\+\_\+\+EWUP1}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___wake_up___pins_ga1216218e63be4edd833ba66170266903}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN2\+\_\+\+HIGH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga036dea83addcbda947918308749aef3e}{PWR\+\_\+\+CR3\+\_\+\+EWUP2}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___wake_up___pins_gaa53d4e6305c7d8aa72c851c8d2749fa9}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN4\+\_\+\+HIGH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05117e0615c20ef3d154b6e1381d88f3}{PWR\+\_\+\+CR3\+\_\+\+EWUP4}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___wake_up___pins_ga1c391eb7544741b9d981d0d38bfcf52e}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN6\+\_\+\+HIGH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9646d58b37691d79b58ef8efb6e05f5b}{PWR\+\_\+\+CR3\+\_\+\+EWUP6}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___wake_up___pins_ga71106c9ef5fe0ce824983011cf5812db}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN1\+\_\+\+LOW}}~((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb881b2131d164390abd9046375a465}{PWR\+\_\+\+CR4\+\_\+\+WP1}} $<$$<$ \mbox{\hyperlink{group___p_w_r___w_u_p___polarity_ga21257e8b8c5dd0d90f68aa5ac31c818b}{PWR\+\_\+\+WUP\+\_\+\+POLARITY\+\_\+\+SHIFT}}) \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba5b1bb0f7578bd4df5ffd485dad6f7}{PWR\+\_\+\+CR3\+\_\+\+EWUP1}})
\item 
\#define \mbox{\hyperlink{group___p_w_r___wake_up___pins_ga2fa3e2360a56cd447dd49de0b075313f}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN2\+\_\+\+LOW}}~((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga633d809286b1e03055734e7eb447b00e}{PWR\+\_\+\+CR4\+\_\+\+WP2}} $<$$<$ \mbox{\hyperlink{group___p_w_r___w_u_p___polarity_ga21257e8b8c5dd0d90f68aa5ac31c818b}{PWR\+\_\+\+WUP\+\_\+\+POLARITY\+\_\+\+SHIFT}}) \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga036dea83addcbda947918308749aef3e}{PWR\+\_\+\+CR3\+\_\+\+EWUP2}})
\item 
\#define \mbox{\hyperlink{group___p_w_r___wake_up___pins_ga5345ca56a0983765d0d6a97c5a53d910}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN4\+\_\+\+LOW}}~((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eeb1e8d0f91ac9c298ba6adbb297744}{PWR\+\_\+\+CR4\+\_\+\+WP4}} $<$$<$ \mbox{\hyperlink{group___p_w_r___w_u_p___polarity_ga21257e8b8c5dd0d90f68aa5ac31c818b}{PWR\+\_\+\+WUP\+\_\+\+POLARITY\+\_\+\+SHIFT}}) \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05117e0615c20ef3d154b6e1381d88f3}{PWR\+\_\+\+CR3\+\_\+\+EWUP4}})
\item 
\#define \mbox{\hyperlink{group___p_w_r___wake_up___pins_ga46e1b210a3805f27c4ae46a4cdc22f82}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN6\+\_\+\+LOW}}~((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb2a2d37bff687789313dbcfad5572ce}{PWR\+\_\+\+CR4\+\_\+\+WP6}} $<$$<$ \mbox{\hyperlink{group___p_w_r___w_u_p___polarity_ga21257e8b8c5dd0d90f68aa5ac31c818b}{PWR\+\_\+\+WUP\+\_\+\+POLARITY\+\_\+\+SHIFT}}) \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9646d58b37691d79b58ef8efb6e05f5b}{PWR\+\_\+\+CR3\+\_\+\+EWUP6}})
\item 
\#define \mbox{\hyperlink{group___p_w_r___low___power___mode___selection_gae163dddadea03ea51d61e4d86c6efe86}{PWR\+\_\+\+LOWPOWERMODE\+\_\+\+STOP0}}~(0x00000000u)
\item 
\#define \mbox{\hyperlink{group___p_w_r___low___power___mode___selection_ga6e436b19d68a17f664de329633049aa9}{PWR\+\_\+\+LOWPOWERMODE\+\_\+\+STOP1}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce752abd8bb8fcf2292868e67bdd590}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___p_w_r___low___power___mode___selection_ga2174d41ab7c2a94ce6d059aa739e388b}{PWR\+\_\+\+LOWPOWERMODE\+\_\+\+STANDBY}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce752abd8bb8fcf2292868e67bdd590}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+0}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga606cc4cd7b7b88aff883479b84917a3c}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___p_w_r___regulator__state__in___s_l_e_e_p___s_t_o_p__mode_ga1d5b4e1482184286e28c16162f530039}{PWR\+\_\+\+MAINREGULATOR\+\_\+\+ON}}~(0x00000000u)
\item 
\#define \mbox{\hyperlink{group___p_w_r___regulator__state__in___s_l_e_e_p___s_t_o_p__mode_gab9922a15f8414818d736d5e7fcace963}{PWR\+\_\+\+LOWPOWERREGULATOR\+\_\+\+ON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f44f2d21d09b8200203851c6b7bac5}{PWR\+\_\+\+CR1\+\_\+\+LPR}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___s_l_e_e_p__mode__entry_ga4f0f99a3526c57efb3501b016639fa45}{PWR\+\_\+\+SLEEPENTRY\+\_\+\+WFI}}~((uint8\+\_\+t)0x01u)
\item 
\#define \mbox{\hyperlink{group___p_w_r___s_l_e_e_p__mode__entry_ga2ef4bd42ad37dcfcd0813676087d559e}{PWR\+\_\+\+SLEEPENTRY\+\_\+\+WFE}}~((uint8\+\_\+t)0x02u)
\item 
\#define \mbox{\hyperlink{group___p_w_r___s_t_o_p__mode__entry_ga3bdb1a9c9b421b73ab148d45eb90fa9b}{PWR\+\_\+\+STOPENTRY\+\_\+\+WFI}}~((uint8\+\_\+t)0x01u)
\item 
\#define \mbox{\hyperlink{group___p_w_r___s_t_o_p__mode__entry_ga2e1ee5c9577cc322474a826fa97de798}{PWR\+\_\+\+STOPENTRY\+\_\+\+WFE}}~((uint8\+\_\+t)0x02u)
\item 
\#define \mbox{\hyperlink{group___p_w_r___flag_gaa3527e755c08ac2b2d95edd7adc4ee70}{PWR\+\_\+\+FLAG\+\_\+\+WUF1}}~(0x00010000u \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5ea0407844efe67f89d52468199bf9}{PWR\+\_\+\+SR1\+\_\+\+WUF1}})
\item 
\#define \mbox{\hyperlink{group___p_w_r___flag_ga6be7514eb20788bbd92e78eed13c551c}{PWR\+\_\+\+FLAG\+\_\+\+WUF2}}~(0x00010000u \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb2045f5b3571c37bba90051c2b5ea6}{PWR\+\_\+\+SR1\+\_\+\+WUF2}})
\item 
\#define \mbox{\hyperlink{group___p_w_r___flag_gad406114253e536be4850a82229988d9c}{PWR\+\_\+\+FLAG\+\_\+\+WUF4}}~(0x00010000u \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92613bf31b9b2a8d63c24a0a1e8c5516}{PWR\+\_\+\+SR1\+\_\+\+WUF4}})
\item 
\#define \mbox{\hyperlink{group___p_w_r___flag_ga09f26e2a5727b4d1a57129108a5b68bb}{PWR\+\_\+\+FLAG\+\_\+\+WUF6}}~(0x00010000u \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2358ee724f9b8fcdc1e1afd76118bd6}{PWR\+\_\+\+SR1\+\_\+\+WUF6}})
\item 
\#define \mbox{\hyperlink{group___p_w_r___flag_ga2281815d6abca4ef74b06c46f27e31d2}{PWR\+\_\+\+FLAG\+\_\+\+WUF}}~(0x00010000u \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cee25727108665face0ac2f709fcb72}{PWR\+\_\+\+SR1\+\_\+\+WUF}})
\item 
\#define \mbox{\hyperlink{group___p_w_r___flag_ga9e55f0b5dec2346d5c8dee3ab3c0c2df}{PWR\+\_\+\+FLAG\+\_\+\+SB}}~(0x00010000u \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52067a339f2800cca29e0373f1b7d5f1}{PWR\+\_\+\+SR1\+\_\+\+SBF}})
\item 
\#define \mbox{\hyperlink{group___p_w_r___flag_ga6be01d28369a777d1d372baa9ed5b488}{PWR\+\_\+\+FLAG\+\_\+\+WUFI}}~(0x00010000u \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9bcd91a779fee2f98a91b1ac734b6c9}{PWR\+\_\+\+SR1\+\_\+\+WUFI}})
\item 
\#define \mbox{\hyperlink{group___p_w_r___flag_ga03c7da76614e39540680e3bb693c0b6d}{PWR\+\_\+\+FLAG\+\_\+\+FLASH\+\_\+\+READY}}~(0x00020000u \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f445dadc401ac52d801fdcab051a40a}{PWR\+\_\+\+SR2\+\_\+\+FLASH\+\_\+\+RDY}})
\item 
\#define \mbox{\hyperlink{group___p_w_r___flag_ga83a0e30086ec21630b8a175ae48a2672}{PWR\+\_\+\+FLAG\+\_\+\+REGLPS}}~(0x00020000u \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911a8a399671b6dc3fca4948f1ad6872}{PWR\+\_\+\+SR2\+\_\+\+REGLPS}})
\item 
\#define \mbox{\hyperlink{group___p_w_r___flag_ga8ed9097fdb76809257ecc0e398a2904f}{PWR\+\_\+\+FLAG\+\_\+\+REGLPF}}~(0x00020000u \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b4c0d31f1dbb17ccb85a6e582a00b9d}{PWR\+\_\+\+SR2\+\_\+\+REGLPF}})
\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macros_ga2977135bbea35b786805eea640d1c884}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Check whether or not a specific PWR flag is set. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macros_ga96f24bf4b16c9f944cd829100bf746e5}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+CLEAR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$SCR = (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear a specific PWR flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___w_u_p___polarity_ga21257e8b8c5dd0d90f68aa5ac31c818b}{PWR\+\_\+\+WUP\+\_\+\+POLARITY\+\_\+\+SHIFT}}~0x08u
\item 
\#define \mbox{\hyperlink{group___p_w_r___private___macros_gac6fcc59d6ff95b8feda1b228517f9c3f}{IS\+\_\+\+PWR\+\_\+\+WAKEUP\+\_\+\+PIN}}(PIN)
\item 
\#define \mbox{\hyperlink{group___p_w_r___private___macros_ga03c105070272141c0bab5f2b74469072}{IS\+\_\+\+PWR\+\_\+\+REGULATOR}}(REGULATOR)
\item 
\#define \mbox{\hyperlink{group___p_w_r___private___macros_ga9b36a9c213a77d36340788b2e7e277ff}{IS\+\_\+\+PWR\+\_\+\+SLEEP\+\_\+\+ENTRY}}(ENTRY)
\item 
\#define \mbox{\hyperlink{group___p_w_r___private___macros_ga4a94eb1f400dec6e486fbc229cbea8a0}{IS\+\_\+\+PWR\+\_\+\+STOP\+\_\+\+ENTRY}}(ENTRY)
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___p_w_r___exported___functions___group1_ga7edb99b94a46448c34f0301b0a077ff5}{HAL\+\_\+\+PWR\+\_\+\+De\+Init}} (void)
\item 
void \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga3d07cef39bf294db4aed7e06e5dbf9af}{HAL\+\_\+\+PWR\+\_\+\+Enable\+Bk\+Up\+Access}} (void)
\item 
void \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga1513de5f2e4b72e094fb04bab786fec8}{HAL\+\_\+\+PWR\+\_\+\+Disable\+Bk\+Up\+Access}} (void)
\item 
void \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gab821ac9058a5feb78491bff15d9ae591}{HAL\+\_\+\+PWR\+\_\+\+Enable\+Wake\+Up\+Pin}} (uint32\+\_\+t Wake\+Up\+Pin\+Polarity)
\item 
void \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gab12ca816929e23e36f5ed8f4ccdb1472}{HAL\+\_\+\+PWR\+\_\+\+Disable\+Wake\+Up\+Pin}} (uint32\+\_\+t Wake\+Up\+Pinx)
\item 
void \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga5c84f4e046525c22d233c8a3443fab5f}{HAL\+\_\+\+PWR\+\_\+\+Enter\+SLEEPMode}} (uint32\+\_\+t Regulator, uint8\+\_\+t SLEEPEntry)
\item 
void \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gacfca5f1062274423e08317c0a5a225fa}{HAL\+\_\+\+PWR\+\_\+\+Enter\+STOPMode}} (uint32\+\_\+t Regulator, uint8\+\_\+t STOPEntry)
\item 
void \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga40736f74c169077fcd08f34470559aa2}{HAL\+\_\+\+PWR\+\_\+\+Enter\+STANDBYMode}} (void)
\item 
void \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga85d0154c96068b286072a64fca4c7e6a}{HAL\+\_\+\+PWR\+\_\+\+Enable\+Sleep\+On\+Exit}} (void)
\item 
void \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga1da299e8186a3e08a694865bd41c3bb0}{HAL\+\_\+\+PWR\+\_\+\+Disable\+Sleep\+On\+Exit}} (void)
\item 
void \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga6f33b1c8c8cc85129c68ac302a281033}{HAL\+\_\+\+PWR\+\_\+\+Enable\+SEVOn\+Pend}} (void)
\item 
void \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga7811014def9b864dd490a63ada4bab68}{HAL\+\_\+\+PWR\+\_\+\+Disable\+SEVOn\+Pend}} (void)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of PWR HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2018 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 