  **** HLS Build v2025.1.1 6214317
Sourcing Tcl script '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/script.tcl'
INFO: [HLS 200-1510] Running: open_component project_1 
INFO: [HLS 200-10] Creating and opening component '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.48 seconds. CPU system time: 0.1 seconds. Elapsed time: 8.14 seconds; current allocated memory: 690.164 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.5 seconds. CPU system time: 1.07 seconds. Elapsed time: 7.72 seconds; current allocated memory: 692.145 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,978 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,102 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 741 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 617 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 565 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,418 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,520 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,520 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,520 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,522 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,522 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,522 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,146 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 4,464 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 4,417 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 4,372 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_160_5' is marked as complete unroll implied by the pipeline pragma (top.cpp:160:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_105_1' is marked as complete unroll implied by the pipeline pragma (top.cpp:105:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_160_5' (top.cpp:160:27) in function 'top_kernel' completely with a factor of 16 (top.cpp:77:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_1' (top.cpp:105:27) in function 'top_kernel' completely with a factor of 16 (top.cpp:77:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:86:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:83:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'top_kernel(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const (*) [256], ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [256])::mem_A' due to pipeline pragma (top.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_10' due to pipeline pragma (top.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_11' due to pipeline pragma (top.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_12' due to pipeline pragma (top.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_13' due to pipeline pragma (top.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_14' due to pipeline pragma (top.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_15' due to pipeline pragma (top.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'top_kernel(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const (*) [256], ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [256])::mem_B' due to pipeline pragma (top.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_10' due to pipeline pragma (top.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_11' due to pipeline pragma (top.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_12' due to pipeline pragma (top.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_13' due to pipeline pragma (top.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_14' due to pipeline pragma (top.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_15' due to pipeline pragma (top.cpp:123:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_9': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_8': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_7': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_6': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_5': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_4': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_3': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_2': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_15': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_14': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_13': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_12': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_11': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_10': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_1': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_0': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_9': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_8': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_7': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_6': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_5': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_4': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_3': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_2': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_15': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_14': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_13': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_12': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_11': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_10': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_1': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_0': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-115] Multiple burst reads of length 4096 and bit width 512 in loop 'load_loop'(top.cpp:102:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:102:5)
INFO: [HLS 214-115] Multiple burst writes of length 4096 and bit width 512 in loop 'store_loop'(top.cpp:157:5) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:157:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10.58 seconds. CPU system time: 1.05 seconds. Elapsed time: 16.21 seconds; current allocated memory: 703.539 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 703.539 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 711.980 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 715.035 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:134:53) to (top.cpp:145:25) in function 'top_kernel'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8.7 seconds. CPU system time: 0.07 seconds. Elapsed time: 8.85 seconds; current allocated memory: 747.629 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_121_3'(top.cpp:121:27) and 'VITIS_LOOP_122_4'(top.cpp:122:31) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(top.cpp:118:23) and 'VITIS_LOOP_121_3'(top.cpp:121:27) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_3' (top.cpp:121:27) in function 'top_kernel'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (top.cpp:118:23) in function 'top_kernel'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.72'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.73'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.74'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.75'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.76'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.77'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.78'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.79'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.80'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_A'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_A.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_A.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.81'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.82'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.83'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.84'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.85'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.86'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.64'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.65'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.66'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.67'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.68'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.69'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.70'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.71'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.87'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.88'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.89'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_B'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_B.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_B.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.72'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.73'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.74'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.75'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.76'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.77'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.78'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.79'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.80'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_A'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_A.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_A.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.81'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.82'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.83'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.84'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.85'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.86'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.64'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.65'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.66'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.67'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.68'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.69'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.70'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.71'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.87'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.88'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.89'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_B'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_B.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_B.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.44'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 16.81 seconds. CPU system time: 0.07 seconds. Elapsed time: 17.01 seconds; current allocated memory: 771.219 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_load_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'load_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.81 seconds; current allocated memory: 772.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.22 seconds; current allocated memory: 772.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 78 seconds. CPU system time: 0.16 seconds. Elapsed time: 78.67 seconds; current allocated memory: 844.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.73 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.21 seconds; current allocated memory: 844.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_store_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'store_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 844.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 844.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 844.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 844.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_load_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_load_loop' pipeline 'load_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_loop/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_loop/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_loop/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_loop/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_loop/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_loop/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_loop/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_loop/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_loop/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_loop/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_loop/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_loop/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_load_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 844.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_44_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_43_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_42_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_26_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_25_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_24_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_23_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_22_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_21_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_20_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_19_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_18_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_17_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_16_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_15_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_14_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_13_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_12_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_11_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_10_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_9_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_8_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_7_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_6_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_5_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_4_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_3_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10Bew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_2_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10CeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10Ee0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_41_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_40_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10Gfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_39_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_38_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_37_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10JfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_36_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10KfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_2_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_top_keLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_1_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_top_keMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_top_keNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_35_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10OgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_34_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10PgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_33_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10QgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_32_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10Rg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_31_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10Shg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_30_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10Thq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_29_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10UhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_28_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10VhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10WhU' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4' pipeline 'VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4' is 5472 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_126_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_24_1_1': 96 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_3ns_2_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10bkb' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 10.84 seconds; current allocated memory: 848.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_store_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_store_loop' pipeline 'store_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_loop/m_axi_gmem1_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_loop/m_axi_gmem1_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_loop/m_axi_gmem1_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_loop/m_axi_gmem1_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_loop/m_axi_gmem1_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_loop/m_axi_gmem1_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_loop/m_axi_gmem1_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_loop/m_axi_gmem1_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_loop/m_axi_gmem1_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_loop/m_axi_gmem1_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_loop/m_axi_gmem1_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_loop/m_axi_gmem1_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_loop/m_axi_gmem1_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_store_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.76 seconds; current allocated memory: 920.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_89_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25Xh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_71_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25Yie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_68_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25Zio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_65_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA250iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_62_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA251iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_59_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA252iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_56_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA253i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_53_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA254jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_50_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA255jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_47_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_86_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA257jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_83_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA258jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_80_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA259j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_77_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_74_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_88_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_70_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_67_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_64_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_61_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_58_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_55_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_52_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_49_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_46_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_85_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_82_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_79_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_76_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_73_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_87_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25brm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_69_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_66_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25btn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_63_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_60_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_57_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_54_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_51_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25byn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_48_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_45_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_84_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_81_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_78_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_75_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_72_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bFp' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'A_in', 'A_out' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25Xh4' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.53 seconds; current allocated memory: 920.957 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.96 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.56 seconds; current allocated memory: 928.957 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.09 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.46 seconds; current allocated memory: 928.957 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:02:42; Allocated memory: 255.793 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang++"
   Compiling host.cpp_pre.cpp.tb.cpp
   Compiling apatb_top_kernel.cpp
   Compiling top.cpp_pre.cpp.tb.cpp
   Compiling apatb_top_kernel_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
TEST PASSED
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2025.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/software/xilinx/2025.1.1/Vivado/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_top_kernel_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj top_kernel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib ieee_proposed=./ieee_proposed -L uvm -relax -i ./svr -i ./svtb -i ./file_agent -i ./top_kernel_subsystem -s top_kernel 
Multi-threading is on. Using 110 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_top_kernel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_load_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_load_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_store_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_store_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_mul_8ns_10ns_17_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_mul_8ns_10ns_17_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_urem_8ns_3ns_2_12_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_urem_8ns_3ns_2_12_1_divider
INFO: [VRFC 10-311] analyzing module top_kernel_urem_8ns_3ns_2_12_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_mul_39s_24ns_63_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_mul_39s_24ns_63_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_mul_39s_26ns_65_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_mul_39s_26ns_65_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_mul_64ns_66ns_126_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_mul_64ns_66ns_126_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_sparsemux_7_2_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_7_2_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_sparsemux_33_4_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_33_4_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_urem_9ns_3ns_2_13_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_urem_9ns_3ns_2_13_1_divider
INFO: [VRFC 10-311] analyzing module top_kernel_urem_9ns_3ns_2_13_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_mul_9ns_11ns_19_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_mul_9ns_11ns_19_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25Xh4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25Xh4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module top_kernel_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module top_kernel_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module top_kernel_gmem0_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module top_kernel_gmem0_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module top_kernel_gmem0_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module top_kernel_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module top_kernel_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module top_kernel_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module top_kernel_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/file_agent/file_agent_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/axivip/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/axivip/axi_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_subsystem/top_kernel_subsystem_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/svtb/misc_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/svtb/sv_module_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv_module_top
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_sv_module_top_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.top_kernel_subsystem_pkg
Compiling package xil_defaultlib.file_agent_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.top_kernel_p_ZZ10top_kernelPA256...
Compiling module xil_defaultlib.top_kernel_mul_8ns_10ns_17_1_1(N...
Compiling module xil_defaultlib.top_kernel_urem_8ns_3ns_2_12_1_d...
Compiling module xil_defaultlib.top_kernel_urem_8ns_3ns_2_12_1(N...
Compiling module xil_defaultlib.top_kernel_flow_control_loop_pip...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_l...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_mul_39s_24ns_63_1_1(N...
Compiling module xil_defaultlib.top_kernel_mul_39s_26ns_65_1_1(N...
Compiling module xil_defaultlib.top_kernel_mul_64ns_66ns_126_1_1...
Compiling module xil_defaultlib.top_kernel_sparsemux_7_2_24_1_1(...
Compiling module xil_defaultlib.top_kernel_sparsemux_33_4_24_1_1...
Compiling module xil_defaultlib.top_kernel_urem_9ns_3ns_2_13_1_d...
Compiling module xil_defaultlib.top_kernel_urem_9ns_3ns_2_13_1(N...
Compiling module xil_defaultlib.top_kernel_mul_9ns_11ns_19_1_1(N...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_s...
Compiling module xil_defaultlib.top_kernel_control_s_axi
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_load(NUM_...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_reg_slice...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_burst_seq...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_reg_slice...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_read(C_US...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi(C_M_AXI_A...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_store(CON...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_burst_seq...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_throttle(...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_write(CON...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi(C_M_AXI_A...
Compiling module xil_defaultlib.top_kernel
Compiling module xil_defaultlib.misc_interface_default
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=64,STRB_WIDTH=...
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=6,STRB_WIDTH=4...
Compiling module xil_defaultlib.sv_module_top
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_top_kernel_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_kernel

****** xsim v2025.1.1 (64-bit)
  **** SW Build 6233196 on Thu Sep 11 21:27:11 MDT 2025
  **** IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
  **** SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
  **** Start of session at: Sat Feb 21 19:15:00 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/top_kernel/xsim_script.tcl
# xsim {top_kernel} -testplusarg UVM_VERBOSITY=UVM_NONE -testplusarg UVM_TESTNAME=top_kernel_test_lib -testplusarg UVM_TIMEOUT=20000000000000 -autoloadwcfg -tclbatch {top_kernel.tcl}
Time resolution is 1 ps
source top_kernel.tcl
## run all
UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------------------------------
Name                         Type                              Size  Value            
--------------------------------------------------------------------------------------
uvm_test_top                 top_kernel_test_lib               -     @369             
  top_env                    top_kernel_env                    -     @380             
    axi_lite_control         uvm_env                           -     @465             
      item_rtr_port          uvm_analysis_port                 -     @484             
      item_wtr_port          uvm_analysis_port                 -     @474             
      master                 uvm_agent                         -     @897             
        ardrv                uvm_driver #(REQ,RSP)             -     @1572            
          item_read_imp      uvm_analysis_port                 -     @1601            
          rsp_port           uvm_analysis_port                 -     @1591            
          seq_item_port      uvm_seq_item_pull_port            -     @1581            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @1611            
          rsp_export         uvm_analysis_export               -     @1620            
          seq_item_export    uvm_seq_item_pull_imp             -     @1738            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @1044            
          item_read_imp      uvm_analysis_port                 -     @1073            
          rsp_port           uvm_analysis_port                 -     @1063            
          seq_item_port      uvm_seq_item_pull_port            -     @1053            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @1083            
          rsp_export         uvm_analysis_export               -     @1092            
          seq_item_export    uvm_seq_item_pull_imp             -     @1210            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @1396            
          item_read_imp      uvm_analysis_port                 -     @1425            
          rsp_port           uvm_analysis_port                 -     @1415            
          seq_item_port      uvm_seq_item_pull_port            -     @1405            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @1435            
          rsp_export         uvm_analysis_export               -     @1444            
          seq_item_export    uvm_seq_item_pull_imp             -     @1562            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @1748            
          item_read_imp      uvm_analysis_port                 -     @1777            
          rsp_port           uvm_analysis_port                 -     @1767            
          seq_item_port      uvm_seq_item_pull_port            -     @1757            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @1787            
          rsp_export         uvm_analysis_export               -     @1796            
          seq_item_export    uvm_seq_item_pull_imp             -     @1914            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @1220            
          item_read_imp      uvm_analysis_port                 -     @1249            
          rsp_port           uvm_analysis_port                 -     @1239            
          seq_item_port      uvm_seq_item_pull_port            -     @1229            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @1259            
          rsp_export         uvm_analysis_export               -     @1268            
          seq_item_export    uvm_seq_item_pull_imp             -     @1386            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      monitor                uvm_monitor                       -     @719             
        item_ar2r_port       uvm_analysis_port                 -     @788             
        item_ar_port         uvm_analysis_port                 -     @758             
        item_aw2b_port       uvm_analysis_port                 -     @778             
        item_aw_port         uvm_analysis_port                 -     @728             
        item_b_port          uvm_analysis_port                 -     @748             
        item_r_port          uvm_analysis_port                 -     @768             
        item_w_port          uvm_analysis_port                 -     @738             
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      state                  axi_state                         -     @798             
        ar2r_imp             uvm_analysis_imp_ar2r             -     @867             
        ar_imp               uvm_analysis_imp_ar               -     @837             
        aw2b_imp             uvm_analysis_imp_aw2b             -     @857             
        aw_imp               uvm_analysis_imp_aw               -     @807             
        b_imp                uvm_analysis_imp_b                -     @827             
        item_rtr_port        uvm_analysis_port                 -     @887             
        item_wtr_port        uvm_analysis_port                 -     @877             
        r_imp                uvm_analysis_imp_r                -     @847             
        w_imp                uvm_analysis_imp_w                -     @817             
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @906             
        rsp_export           uvm_analysis_export               -     @915             
        seq_item_export      uvm_seq_item_pull_imp             -     @1033            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @397             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    MASTER           
        write_latency_mode   latency_mode_enum                 32    CHANNEL_FIRST    
        read_latency_mode    latency_mode_enum                 32    CHANNEL_FIRST    
        clatency             axi_latency                       -     @463             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    axi_master_gmem0         uvm_env                           -     @403             
      item_rtr_port          uvm_analysis_port                 -     @422             
      item_wtr_port          uvm_analysis_port                 -     @412             
      monitor                uvm_monitor                       -     @1997            
        item_ar2r_port       uvm_analysis_port                 -     @2066            
        item_ar_port         uvm_analysis_port                 -     @2036            
        item_aw2b_port       uvm_analysis_port                 -     @2056            
        item_aw_port         uvm_analysis_port                 -     @2006            
        item_b_port          uvm_analysis_port                 -     @2026            
        item_r_port          uvm_analysis_port                 -     @2046            
        item_w_port          uvm_analysis_port                 -     @2016            
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      slave                  uvm_agent                         -     @2175            
        ardrv                uvm_driver #(REQ,RSP)             -     @2852            
          item_read_imp      uvm_analysis_port                 -     @2881            
          rsp_port           uvm_analysis_port                 -     @2871            
          seq_item_port      uvm_seq_item_pull_port            -     @2861            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @2891            
          rsp_export         uvm_analysis_export               -     @2900            
          seq_item_export    uvm_seq_item_pull_imp             -     @3018            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @2324            
          item_read_imp      uvm_analysis_port                 -     @2353            
          rsp_port           uvm_analysis_port                 -     @2343            
          seq_item_port      uvm_seq_item_pull_port            -     @2333            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @2363            
          rsp_export         uvm_analysis_export               -     @2372            
          seq_item_export    uvm_seq_item_pull_imp             -     @2490            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @2676            
          item_read_imp      uvm_analysis_port                 -     @2705            
          rsp_port           uvm_analysis_port                 -     @2695            
          seq_item_port      uvm_seq_item_pull_port            -     @2685            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @2715            
          rsp_export         uvm_analysis_export               -     @2724            
          seq_item_export    uvm_seq_item_pull_imp             -     @2842            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @3028            
          item_read_imp      uvm_analysis_port                 -     @3057            
          rsp_port           uvm_analysis_port                 -     @3047            
          seq_item_port      uvm_seq_item_pull_port            -     @3037            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @3067            
          rsp_export         uvm_analysis_export               -     @3076            
          seq_item_export    uvm_seq_item_pull_imp             -     @3194            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @2500            
          item_read_imp      uvm_analysis_port                 -     @2529            
          rsp_port           uvm_analysis_port                 -     @2519            
          seq_item_port      uvm_seq_item_pull_port            -     @2509            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @2539            
          rsp_export         uvm_analysis_export               -     @2548            
          seq_item_export    uvm_seq_item_pull_imp             -     @2666            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      state                  axi_state                         -     @2076            
        ar2r_imp             uvm_analysis_imp_ar2r             -     @2145            
        ar_imp               uvm_analysis_imp_ar               -     @2115            
        aw2b_imp             uvm_analysis_imp_aw2b             -     @2135            
        aw_imp               uvm_analysis_imp_aw               -     @2085            
        b_imp                uvm_analysis_imp_b                -     @2105            
        item_rtr_port        uvm_analysis_port                 -     @2165            
        item_wtr_port        uvm_analysis_port                 -     @2155            
        r_imp                uvm_analysis_imp_r                -     @2125            
        w_imp                uvm_analysis_imp_w                -     @2095            
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @2184            
        rsp_export           uvm_analysis_export               -     @2193            
        seq_item_export      uvm_seq_item_pull_imp             -     @2311            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @395             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @398             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    axi_master_gmem1         uvm_env                           -     @434             
      item_rtr_port          uvm_analysis_port                 -     @453             
      item_wtr_port          uvm_analysis_port                 -     @443             
      monitor                uvm_monitor                       -     @3275            
        item_ar2r_port       uvm_analysis_port                 -     @3344            
        item_ar_port         uvm_analysis_port                 -     @3314            
        item_aw2b_port       uvm_analysis_port                 -     @3334            
        item_aw_port         uvm_analysis_port                 -     @3284            
        item_b_port          uvm_analysis_port                 -     @3304            
        item_r_port          uvm_analysis_port                 -     @3324            
        item_w_port          uvm_analysis_port                 -     @3294            
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      slave                  uvm_agent                         -     @3453            
        ardrv                uvm_driver #(REQ,RSP)             -     @4130            
          item_read_imp      uvm_analysis_port                 -     @4159            
          rsp_port           uvm_analysis_port                 -     @4149            
          seq_item_port      uvm_seq_item_pull_port            -     @4139            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @4169            
          rsp_export         uvm_analysis_export               -     @4178            
          seq_item_export    uvm_seq_item_pull_imp             -     @4296            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @3602            
          item_read_imp      uvm_analysis_port                 -     @3631            
          rsp_port           uvm_analysis_port                 -     @3621            
          seq_item_port      uvm_seq_item_pull_port            -     @3611            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @3641            
          rsp_export         uvm_analysis_export               -     @3650            
          seq_item_export    uvm_seq_item_pull_imp             -     @3768            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @3954            
          item_read_imp      uvm_analysis_port                 -     @3983            
          rsp_port           uvm_analysis_port                 -     @3973            
          seq_item_port      uvm_seq_item_pull_port            -     @3963            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @3993            
          rsp_export         uvm_analysis_export               -     @4002            
          seq_item_export    uvm_seq_item_pull_imp             -     @4120            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @4306            
          item_read_imp      uvm_analysis_port                 -     @4335            
          rsp_port           uvm_analysis_port                 -     @4325            
          seq_item_port      uvm_seq_item_pull_port            -     @4315            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @4345            
          rsp_export         uvm_analysis_export               -     @4354            
          seq_item_export    uvm_seq_item_pull_imp             -     @4472            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @3778            
          item_read_imp      uvm_analysis_port                 -     @3807            
          rsp_port           uvm_analysis_port                 -     @3797            
          seq_item_port      uvm_seq_item_pull_port            -     @3787            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @3817            
          rsp_export         uvm_analysis_export               -     @3826            
          seq_item_export    uvm_seq_item_pull_imp             -     @3944            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      state                  axi_state                         -     @3354            
        ar2r_imp             uvm_analysis_imp_ar2r             -     @3423            
        ar_imp               uvm_analysis_imp_ar               -     @3393            
        aw2b_imp             uvm_analysis_imp_aw2b             -     @3413            
        aw_imp               uvm_analysis_imp_aw               -     @3363            
        b_imp                uvm_analysis_imp_b                -     @3383            
        item_rtr_port        uvm_analysis_port                 -     @3443            
        item_wtr_port        uvm_analysis_port                 -     @3433            
        r_imp                uvm_analysis_imp_r                -     @3403            
        w_imp                uvm_analysis_imp_w                -     @3373            
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @3462            
        rsp_export           uvm_analysis_export               -     @3471            
        seq_item_export      uvm_seq_item_pull_imp             -     @3589            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @396             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @432             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    refm                     top_kernel_reference_model        -     @494             
      trans_num_idx          integral                          32    'h0              
    subsys_mon               top_kernel_subsystem_monitor      -     @507             
      control_rtr_imp        uvm_analysis_imp_axi_rtr_control  -     @566             
      control_wtr_imp        uvm_analysis_imp_axi_wtr_control  -     @556             
      gmem0_rtr_imp          uvm_analysis_imp_axi_rtr_gmem0    -     @526             
      gmem0_wtr_imp          uvm_analysis_imp_axi_wtr_gmem0    -     @516             
      gmem1_rtr_imp          uvm_analysis_imp_axi_rtr_gmem1    -     @546             
      gmem1_wtr_imp          uvm_analysis_imp_axi_wtr_gmem1    -     @536             
      scbd                   top_kernel_scoreboard             -     @4554            
        refm                 top_kernel_reference_model        -     @494             
          trans_num_idx      integral                          32    'h0              
    top_kernel_virtual_sqr   top_kernel_virtual_sequencer      -     @576             
      rsp_export             uvm_analysis_export               -     @585             
      seq_item_export        uvm_seq_item_pull_imp             -     @703             
      arbitration_queue      array                             0     -                
      lock_queue             array                             0     -                
      num_last_reqs          integral                          32    'd1              
      num_last_rsps          integral                          32    'd1              
    refm                     top_kernel_reference_model        -     @494             
    top_kernel_virtual_sqr   top_kernel_virtual_sequencer      -     @576             
    top_kernel_cfg           top_kernel_config                 -     @394             
      gmem0_cfg              axi_cfg                           -     @395             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @398             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      gmem1_cfg              axi_cfg                           -     @396             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @432             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      control_cfg            axi_cfg                           -     @397             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    MASTER           
        write_latency_mode   latency_mode_enum                 32    CHANNEL_FIRST    
        read_latency_mode    latency_mode_enum                 32    CHANNEL_FIRST    
        clatency             axi_latency                       -     @463             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      check_ena              integral                          32    'h0              
      cover_ena              integral                          32    'h0              
--------------------------------------------------------------------------------------

UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "19744285000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 19744355 ns : File "/tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
run: Time (s): cpu = 00:00:00.59 ; elapsed = 00:52:46 . Memory (MB): peak = 1608.957 ; gain = 0.000 ; free physical = 66136 ; free virtual = 121206
## quit
INFO: xsimkernel Simulation Memory Usage: 9596080 KB (Peak: 9603216 KB), Simulation CPU Usage: 3139880 ms
INFO: [Common 17-206] Exiting xsim at Sat Feb 21 20:07:53 2026...
INFO: [COSIM 212-316] Starting C post checking ...
TEST PASSED
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:56:15; Allocated memory: 126.176 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2025.1.1 (64-bit)
  **** SW Build 6233196 on Thu Sep 11 21:27:11 MDT 2025
  **** IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
  **** SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
  **** Start of session at: Sat Feb 21 20:08:28 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/hls_data.json outdir=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/ip srcdir=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls ippack_options_dict= ippack_options_dict=
INFO: Copied 1 ipmisc file(s) to /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/ip/misc
INFO: Copied 21 verilog file(s) to /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/ip/hdl/verilog
INFO: Copied 19 vhdl file(s) to /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/ip/drivers
INFO: Import ports from HDL: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/ip/hdl/vhdl/top_kernel.vhd (top_kernel)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/2025.1.1/data/ip'.
INFO: Add axi4full interface m_axi_gmem0
INFO: Add axi4full interface m_axi_gmem1
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/ip/component.xml
INFO: Created IP archive /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/ip/xilinx_com_hls_top_kernel_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sat Feb 21 20:08:42 2026...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2025.1.1 (64-bit)
  **** SW Build 6233196 on Thu Sep 11 21:27:11 MDT 2025
  **** IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
  **** SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
  **** Start of session at: Sat Feb 21 20:09:06 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module top_kernel
## set language verilog
## set family zynquplus
## set device xczu3eg
## set package -sbva484
## set speed -1-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set other_clks_freq_hz {}
# set ip_vlnv xilinx.com:hls:top_kernel:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set has_subcore 0
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project project_1
# dict set report_options hls_solution hls
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "top_kernel"
# dict set report_options funcmodules {top_kernel_top_kernel_Pipeline_load_loop top_kernel_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 top_kernel_top_kernel_Pipeline_store_loop}
# dict set report_options bindmodules {top_kernel_mul_8ns_10ns_17_1_1 top_kernel_urem_8ns_3ns_2_12_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_mul_39s_24ns_63_1_1 top_kernel_mul_39s_26ns_65_1_1 top_kernel_mul_64ns_66ns_126_1_1 top_kernel_sparsemux_7_2_24_1_1 top_kernel_sparsemux_33_4_24_1_1 top_kernel_urem_9ns_3ns_2_13_1 top_kernel_mul_9ns_11ns_19_1_1 top_kernel_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10bkb top_kernel_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25Xh4 top_kernel_gmem0_m_axi top_kernel_gmem1_m_axi top_kernel_control_s_axi}
# dict set report_options max_module_depth 6
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/2025.1.1/data/ip'.
# create_bd_design bd_0
Wrote  : </nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { $target_clk_freq_hz ne "" } { 
#   foreach bd_clk_port $bd_clk_ports {
#     # Remove "_0" suffix from BD ports & interfaces so they match IP ports 
#     set clk_name [regsub {_0$} [get_property name $bd_clk_port] {}]
#     set port_freq_hz $target_clk_freq_hz
#     if { [dict exists $other_clks_freq_hz $clk_name] } {
#         set port_freq_hz [dict get $other_clks_freq_hz $clk_name]
#     }
#     set_property CONFIG.FREQ_HZ $port_freq_hz $bd_clk_port
#   }
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_gmem0/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem0' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem1' at <0x44A0_0000 [ 64K ]>.
Wrote  : </nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2050.129 ; gain = 40.020 ; free physical = 78180 ; free virtual = 133411
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2026-02-21 20:09:31 EST
# if { $has_subcore } { report_ip_status }
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Feb 21 20:09:31 2026] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sat Feb 21 20:09:31 2026] Launched synth_1...
Run output will be captured here: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/synth_1/runme.log
[Sat Feb 21 20:09:31 2026] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2025.1.1 (64-bit)
  **** SW Build 6233196 on Thu Sep 11 21:27:11 MDT 2025
  **** IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
  **** SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
  **** Start of session at: Sat Feb 21 20:15:25 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 40973
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/2025.1.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 245970
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2912.625 ; gain = 138.578 ; free physical = 79208 ; free virtual = 135233
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/synth_1/.Xil/Vivado-226212-ece-linlabsrv01/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/synth_1/.Xil/Vivado-226212-ece-linlabsrv01/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2992.594 ; gain = 218.547 ; free physical = 79168 ; free virtual = 134883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2992.594 ; gain = 218.547 ; free physical = 79165 ; free virtual = 134880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2992.594 ; gain = 218.547 ; free physical = 79165 ; free virtual = 134880
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2992.594 ; gain = 0.000 ; free physical = 79151 ; free virtual = 134868
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/top_kernel.xdc]
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3046.480 ; gain = 6.234 ; free physical = 78402 ; free virtual = 134190
Finished Parsing XDC File [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/top_kernel.xdc]
Parsing XDC File [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.480 ; gain = 0.000 ; free physical = 78399 ; free virtual = 134187
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3046.516 ; gain = 0.000 ; free physical = 78339 ; free virtual = 134129
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3046.516 ; gain = 272.469 ; free physical = 78021 ; free virtual = 133870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3054.484 ; gain = 280.438 ; free physical = 78016 ; free virtual = 133864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3054.484 ; gain = 280.438 ; free physical = 78058 ; free virtual = 133906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3054.484 ; gain = 280.438 ; free physical = 78009 ; free virtual = 133858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3054.484 ; gain = 280.438 ; free physical = 78040 ; free virtual = 133903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 3690.293 ; gain = 916.246 ; free physical = 76529 ; free virtual = 132454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 3691.293 ; gain = 917.246 ; free physical = 76514 ; free virtual = 132439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 3701.301 ; gain = 927.254 ; free physical = 76481 ; free virtual = 132405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 3872.113 ; gain = 1098.066 ; free physical = 76584 ; free virtual = 132536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 3872.113 ; gain = 1098.066 ; free physical = 76583 ; free virtual = 132535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 3872.113 ; gain = 1098.066 ; free physical = 76672 ; free virtual = 132624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 3872.113 ; gain = 1098.066 ; free physical = 76671 ; free virtual = 132624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 3872.113 ; gain = 1098.066 ; free physical = 76673 ; free virtual = 132626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 3872.113 ; gain = 1098.066 ; free physical = 76669 ; free virtual = 132622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 3872.113 ; gain = 1098.066 ; free physical = 76658 ; free virtual = 132610
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 3872.113 ; gain = 1044.145 ; free physical = 76645 ; free virtual = 132609
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 3872.113 ; gain = 1098.066 ; free physical = 76645 ; free virtual = 132609
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3872.113 ; gain = 0.000 ; free physical = 76882 ; free virtual = 132853
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3872.113 ; gain = 0.000 ; free physical = 76711 ; free virtual = 132788
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 687dda75
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:06 . Memory (MB): peak = 3872.113 ; gain = 1972.207 ; free physical = 76687 ; free virtual = 132764
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2795.856; main = 2580.276; forked = 224.872
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5470.348; main = 3872.117; forked = 1598.230
INFO: [Common 17-1381] The checkpoint '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 21 20:16:48 2026...
[Sat Feb 21 20:17:08 2026] synth_1 finished
wait_on_runs: Time (s): cpu = 00:07:01 ; elapsed = 00:07:37 . Memory (MB): peak = 2056.270 ; gain = 0.000 ; free physical = 76957 ; free virtual = 133090
TIMESTAMP: HLS-REPORT: synthesis open_run: 2026-02-21 20:17:08 EST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu3eg-sbva484-1-e
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2895.250 ; gain = 0.000 ; free physical = 76891 ; free virtual = 133084
INFO: [Netlist 29-17] Analyzing 1064 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/top_kernel.xdc]
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2927.262 ; gain = 8.000 ; free physical = 76413 ; free virtual = 132644
Finished Parsing XDC File [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/top_kernel.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3209.824 ; gain = 0.000 ; free physical = 74137 ; free virtual = 130403
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 21 instances

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 3209.859 ; gain = 1153.590 ; free physical = 74112 ; free virtual = 130378
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2026-02-21 20:17:43 EST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/top_kernel_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 6 -file ./report/top_kernel_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/top_kernel_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 4520.750 ; gain = 1310.891 ; free physical = 72903 ; free virtual = 129271
INFO: HLS-REPORT: Running report: report_power -file ./report/top_kernel_power_synth.rpt -xpe ./top_kernel_power.xpe
Command: report_power -file ./report/top_kernel_power_synth.rpt -xpe ./top_kernel_power.xpe
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4696.215 ; gain = 175.465 ; free physical = 72528 ; free virtual = 128931
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/top_kernel_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/top_kernel_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/top_kernel_failfast_synth.rpt
 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 1 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 2 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 2 seconds
 -I- average fanout metrics completed in 5 seconds (0 modules)
 -I- non-FD high fanout nets completed in 2 seconds
 -I- path budgeting metrics completed in 1 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xczu3eg-sbva484-1-e                                                                     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 17.58% | OK     |
#  | FD                                                        | 50%       | 3.50%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.94%  | OK     |
#  | CARRY8                                                    | 25%       | 1.33%  | OK     |
#  | MUXF7                                                     | 15%       | 2.08%  | OK     |
#  | DSP                                                       | 80%       | 5.83%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 96.53% | REVIEW |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 51.18% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 1323      | 122    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.44   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.350ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.239ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/report/top_kernel_failfast_synth.rpt
 -I- Number of criteria to review: 1
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 14 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2026-02-21 20:18:37 EST
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2026-02-21 20:18:37 EST
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2026-02-21 20:18:37 EST
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2026-02-21 20:18:37 EST
TIMESTAMP: HLS-REPORT: synth process timing paths: 2026-02-21 20:18:37 EST
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2026-02-21 20:18:37 EST
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2026-02-21 20:18:37 EST
HLS EXTRACTION: synth area_totals:  0 70560 141120 360 432 0 0
HLS EXTRACTION: synth area_current: 0 12405 4939 21 417 0 271 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 70560 LUT 12405 AVAIL_FF 141120 FF 4939 AVAIL_DSP 360 DSP 21 AVAIL_BRAM 432 BRAM 417 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 271 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/report/verilog/top_kernel_export.rpt


Implementation tool: Xilinx Vivado v.2025.1.1
Project:             project_1
Solution:            hls
Device target:       xczu3eg-sbva484-1-e
Report date:         Sat Feb 21 20:18:37 EST 2026

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          12405
FF:            4939
DSP:             21
BRAM:           417
URAM:             0
LATCH:            0
SRL:            271
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      5.435
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2026-02-21 20:18:37 EST
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4696.215 ; gain = 0.000 ; free physical = 71638 ; free virtual = 128119
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Sat Feb 21 20:18:40 2026] Launched impl_1...
Run output will be captured here: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/impl_1/runme.log
[Sat Feb 21 20:18:40 2026] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2025.1.1 (64-bit)
  **** SW Build 6233196 on Thu Sep 11 21:27:11 MDT 2025
  **** IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
  **** SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
  **** Start of session at: Sat Feb 21 20:18:44 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 40973
Command: open_checkpoint /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2770.086 ; gain = 0.000 ; free physical = 68296 ; free virtual = 124963
INFO: [Netlist 29-17] Analyzing 1064 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2770.086 ; gain = 0.000 ; free physical = 67852 ; free virtual = 124532
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3458.777 ; gain = 0.000 ; free physical = 64792 ; free virtual = 121565
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 21 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2025.1.1 (64-bit) build 6233196
open_checkpoint: Time (s): cpu = 00:00:47 ; elapsed = 00:00:41 . Memory (MB): peak = 3458.812 ; gain = 1718.816 ; free physical = 64748 ; free virtual = 121520
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/2025.1.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3604.879 ; gain = 146.066 ; free physical = 64546 ; free virtual = 121321

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 11342a114

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3604.879 ; gain = 0.000 ; free physical = 64280 ; free virtual = 120988

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 11342a114

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3878.777 ; gain = 0.000 ; free physical = 63207 ; free virtual = 119926

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 11342a114

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3878.777 ; gain = 0.000 ; free physical = 63197 ; free virtual = 119917
Phase 1 Initialization | Checksum: 11342a114

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3878.777 ; gain = 0.000 ; free physical = 63193 ; free virtual = 119912

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 11342a114

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3878.777 ; gain = 0.000 ; free physical = 63058 ; free virtual = 119769

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 11342a114

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3878.777 ; gain = 0.000 ; free physical = 63099 ; free virtual = 119810
Phase 2 Timer Update And Timing Data Collection | Checksum: 11342a114

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3878.777 ; gain = 0.000 ; free physical = 63098 ; free virtual = 119809

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 8 inverters resulting in an inversion of 269 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1351 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: a86b386c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3934.805 ; gain = 56.027 ; free physical = 62909 ; free virtual = 119622
Retarget | Checksum: a86b386c
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 9 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1010fc139

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3934.805 ; gain = 56.027 ; free physical = 62853 ; free virtual = 119566
Constant propagation | Checksum: 1010fc139
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3934.805 ; gain = 0.000 ; free physical = 62836 ; free virtual = 119549
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3934.805 ; gain = 0.000 ; free physical = 62800 ; free virtual = 119513
Phase 5 Sweep | Checksum: e1df31b1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3934.805 ; gain = 56.027 ; free physical = 62726 ; free virtual = 119439
Sweep | Checksum: e1df31b1
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: e1df31b1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3966.820 ; gain = 88.043 ; free physical = 62658 ; free virtual = 119371
BUFG optimization | Checksum: e1df31b1
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: e1df31b1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3966.820 ; gain = 88.043 ; free physical = 62644 ; free virtual = 119357
Shift Register Optimization | Checksum: e1df31b1
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: e1df31b1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3966.820 ; gain = 88.043 ; free physical = 62560 ; free virtual = 119273
Post Processing Netlist | Checksum: e1df31b1
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1512f6069

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3966.820 ; gain = 88.043 ; free physical = 62766 ; free virtual = 119478

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3966.820 ; gain = 0.000 ; free physical = 62759 ; free virtual = 119471
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1512f6069

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3966.820 ; gain = 88.043 ; free physical = 62761 ; free virtual = 119473
Phase 9 Finalization | Checksum: 1512f6069

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3966.820 ; gain = 88.043 ; free physical = 62762 ; free virtual = 119473
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               9  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1512f6069

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3966.820 ; gain = 88.043 ; free physical = 62762 ; free virtual = 119473

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 257 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 45 WE to EN ports
Number of BRAM Ports augmented: 96 newly gated: 45 Total Ports: 514
Ending PowerOpt Patch Enables Task | Checksum: 110e17b5e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4414.836 ; gain = 0.000 ; free physical = 61127 ; free virtual = 117837
Ending Power Optimization Task | Checksum: 110e17b5e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 4414.836 ; gain = 448.016 ; free physical = 61124 ; free virtual = 117834

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 12aa38658

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4414.836 ; gain = 0.000 ; free physical = 60596 ; free virtual = 117315
Ending Final Cleanup Task | Checksum: 12aa38658

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4414.836 ; gain = 0.000 ; free physical = 60587 ; free virtual = 117320

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4414.836 ; gain = 0.000 ; free physical = 60585 ; free virtual = 117322
Ending Netlist Obfuscation Task | Checksum: 12aa38658

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4414.836 ; gain = 0.000 ; free physical = 60583 ; free virtual = 117322
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:11 ; elapsed = 00:00:44 . Memory (MB): peak = 4414.836 ; gain = 956.023 ; free physical = 60580 ; free virtual = 117322
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 4414.836 ; gain = 0.000 ; free physical = 65454 ; free virtual = 122154
generate_parallel_reports: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 4414.836 ; gain = 0.000 ; free physical = 65454 ; free virtual = 122154
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4414.836 ; gain = 0.000 ; free physical = 65278 ; free virtual = 121968
INFO: [Common 17-1381] The checkpoint '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4414.836 ; gain = 0.000 ; free physical = 64871 ; free virtual = 121542
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10665a0c1

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4414.836 ; gain = 0.000 ; free physical = 64867 ; free virtual = 121538
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4414.836 ; gain = 0.000 ; free physical = 64863 ; free virtual = 121534

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ee229d66

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 4845.895 ; gain = 431.059 ; free physical = 65476 ; free virtual = 122138

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1208dcd59

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 4877.910 ; gain = 463.074 ; free physical = 65086 ; free virtual = 121754

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1208dcd59

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 4877.910 ; gain = 463.074 ; free physical = 65084 ; free virtual = 121751
Phase 1 Placer Initialization | Checksum: 1208dcd59

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 4877.910 ; gain = 463.074 ; free physical = 65083 ; free virtual = 121750

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1aead1daa

Time (s): cpu = 00:01:10 ; elapsed = 00:00:42 . Memory (MB): peak = 4877.910 ; gain = 463.074 ; free physical = 64544 ; free virtual = 121224

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3164] Check ILP status : ILP-based clock placer is skipped.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1aead1daa

Time (s): cpu = 00:01:10 ; elapsed = 00:00:42 . Memory (MB): peak = 4877.910 ; gain = 463.074 ; free physical = 64492 ; free virtual = 121171

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 1314be7aa

Time (s): cpu = 00:01:11 ; elapsed = 00:00:43 . Memory (MB): peak = 4877.910 ; gain = 463.074 ; free physical = 64472 ; free virtual = 121156

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 1314be7aa

Time (s): cpu = 00:01:30 ; elapsed = 00:00:49 . Memory (MB): peak = 5083.895 ; gain = 669.059 ; free physical = 63753 ; free virtual = 120439

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 169aa9e4b

Time (s): cpu = 00:01:32 ; elapsed = 00:00:50 . Memory (MB): peak = 5083.895 ; gain = 669.059 ; free physical = 63535 ; free virtual = 120222

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 24d87224e

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 5115.910 ; gain = 701.074 ; free physical = 63370 ; free virtual = 120056

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 24d87224e

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 5115.910 ; gain = 701.074 ; free physical = 63363 ; free virtual = 120049
Phase 2.1.1 Partition Driven Placement | Checksum: 24d87224e

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 5115.910 ; gain = 701.074 ; free physical = 63352 ; free virtual = 120038
Phase 2.1 Floorplanning | Checksum: 222a1f763

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 5115.910 ; gain = 701.074 ; free physical = 63343 ; free virtual = 120029

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 222a1f763

Time (s): cpu = 00:01:36 ; elapsed = 00:00:51 . Memory (MB): peak = 5115.910 ; gain = 701.074 ; free physical = 63331 ; free virtual = 120017

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 222a1f763

Time (s): cpu = 00:01:36 ; elapsed = 00:00:51 . Memory (MB): peak = 5115.910 ; gain = 701.074 ; free physical = 63262 ; free virtual = 119948

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1a2b708f1

Time (s): cpu = 00:03:16 ; elapsed = 00:01:23 . Memory (MB): peak = 5162.910 ; gain = 748.074 ; free physical = 57074 ; free virtual = 113791

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 207f36773

Time (s): cpu = 00:03:19 ; elapsed = 00:01:24 . Memory (MB): peak = 5162.910 ; gain = 748.074 ; free physical = 56989 ; free virtual = 113712

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 500 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 215 nets or LUTs. Breaked 0 LUT, combined 215 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-670] No setup violation found.  Equivalent Driver Rewiring was not performed.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5162.910 ; gain = 0.000 ; free physical = 60450 ; free virtual = 117162

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            215  |                   215  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            215  |                   215  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 213d65e72

Time (s): cpu = 00:03:24 ; elapsed = 00:01:27 . Memory (MB): peak = 5162.910 ; gain = 748.074 ; free physical = 60351 ; free virtual = 117063
Phase 2.5 Global Place Phase2 | Checksum: 26b5511ba

Time (s): cpu = 00:03:44 ; elapsed = 00:01:33 . Memory (MB): peak = 5162.910 ; gain = 748.074 ; free physical = 59895 ; free virtual = 116601
Phase 2 Global Placement | Checksum: 26b5511ba

Time (s): cpu = 00:03:44 ; elapsed = 00:01:33 . Memory (MB): peak = 5162.910 ; gain = 748.074 ; free physical = 59893 ; free virtual = 116599

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e47a2524

Time (s): cpu = 00:04:05 ; elapsed = 00:01:38 . Memory (MB): peak = 5162.910 ; gain = 748.074 ; free physical = 59663 ; free virtual = 116371

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22618f1dc

Time (s): cpu = 00:04:08 ; elapsed = 00:01:40 . Memory (MB): peak = 5162.910 ; gain = 748.074 ; free physical = 59553 ; free virtual = 116307

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 265aa3f86

Time (s): cpu = 00:04:26 ; elapsed = 00:01:45 . Memory (MB): peak = 5162.910 ; gain = 748.074 ; free physical = 59415 ; free virtual = 116120

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 27e5ee8bd

Time (s): cpu = 00:04:28 ; elapsed = 00:01:46 . Memory (MB): peak = 5162.910 ; gain = 748.074 ; free physical = 59368 ; free virtual = 116074
Phase 3.3.2 Slice Area Swap | Checksum: 27e5ee8bd

Time (s): cpu = 00:04:28 ; elapsed = 00:01:46 . Memory (MB): peak = 5162.910 ; gain = 748.074 ; free physical = 59365 ; free virtual = 116070
Phase 3.3 Small Shape DP | Checksum: 2a49a57ee

Time (s): cpu = 00:04:35 ; elapsed = 00:01:48 . Memory (MB): peak = 5162.910 ; gain = 748.074 ; free physical = 59339 ; free virtual = 116044

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 2203e8ea0

Time (s): cpu = 00:04:36 ; elapsed = 00:01:50 . Memory (MB): peak = 5162.910 ; gain = 748.074 ; free physical = 59319 ; free virtual = 116025

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 2158e89c9

Time (s): cpu = 00:04:37 ; elapsed = 00:01:50 . Memory (MB): peak = 5162.910 ; gain = 748.074 ; free physical = 59307 ; free virtual = 116012
Phase 3 Detail Placement | Checksum: 2158e89c9

Time (s): cpu = 00:04:37 ; elapsed = 00:01:50 . Memory (MB): peak = 5162.910 ; gain = 748.074 ; free physical = 59314 ; free virtual = 116019

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12af61ef7

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.162 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 6cbd0c72

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.25 . Memory (MB): peak = 5162.910 ; gain = 0.000 ; free physical = 59294 ; free virtual = 116010
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 12b2d0e8a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.44 . Memory (MB): peak = 5162.910 ; gain = 0.000 ; free physical = 59287 ; free virtual = 116004
Phase 4.1.1.1 BUFG Insertion | Checksum: 12af61ef7

Time (s): cpu = 00:05:10 ; elapsed = 00:01:59 . Memory (MB): peak = 5162.910 ; gain = 748.074 ; free physical = 59285 ; free virtual = 116002

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.162. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 10871c17d

Time (s): cpu = 00:05:11 ; elapsed = 00:01:59 . Memory (MB): peak = 5162.910 ; gain = 748.074 ; free physical = 59284 ; free virtual = 116001

Time (s): cpu = 00:05:11 ; elapsed = 00:01:59 . Memory (MB): peak = 5162.910 ; gain = 748.074 ; free physical = 59284 ; free virtual = 116001
Phase 4.1 Post Commit Optimization | Checksum: 10871c17d

Time (s): cpu = 00:05:11 ; elapsed = 00:01:59 . Memory (MB): peak = 5162.910 ; gain = 748.074 ; free physical = 59276 ; free virtual = 115993

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10871c17d

Time (s): cpu = 00:05:31 ; elapsed = 00:02:06 . Memory (MB): peak = 5176.895 ; gain = 762.059 ; free physical = 58653 ; free virtual = 115437

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 10871c17d

Time (s): cpu = 00:05:31 ; elapsed = 00:02:07 . Memory (MB): peak = 5176.895 ; gain = 762.059 ; free physical = 58709 ; free virtual = 115496
Phase 4.3 Placer Reporting | Checksum: 10871c17d

Time (s): cpu = 00:05:32 ; elapsed = 00:02:07 . Memory (MB): peak = 5176.895 ; gain = 762.059 ; free physical = 58686 ; free virtual = 115476

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 58683 ; free virtual = 115474

Time (s): cpu = 00:05:32 ; elapsed = 00:02:07 . Memory (MB): peak = 5176.895 ; gain = 762.059 ; free physical = 58683 ; free virtual = 115474
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a832f064

Time (s): cpu = 00:05:32 ; elapsed = 00:02:07 . Memory (MB): peak = 5176.895 ; gain = 762.059 ; free physical = 58682 ; free virtual = 115475
Ending Placer Task | Checksum: 1a6b057da

Time (s): cpu = 00:05:32 ; elapsed = 00:02:07 . Memory (MB): peak = 5176.895 ; gain = 762.059 ; free physical = 58652 ; free virtual = 115446
79 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:48 ; elapsed = 00:02:12 . Memory (MB): peak = 5176.895 ; gain = 762.059 ; free physical = 58597 ; free virtual = 115391
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.42 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 58764 ; free virtual = 115506
INFO: [Vivado 12-24828] Executing command : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.62 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 58755 ; free virtual = 115497
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 58746 ; free virtual = 115488
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 58606 ; free virtual = 115374
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 58606 ; free virtual = 115374
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.3 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 58595 ; free virtual = 115364
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.12 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 58590 ; free virtual = 115361
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 58583 ; free virtual = 115357
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 58582 ; free virtual = 115356
INFO: [Common 17-1381] The checkpoint '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 58258 ; free virtual = 115007
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 4.162 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 58138 ; free virtual = 114889
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 57772 ; free virtual = 114548
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 57771 ; free virtual = 114547
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 57716 ; free virtual = 114493
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 57642 ; free virtual = 114421
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 57615 ; free virtual = 114396
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 57607 ; free virtual = 114389
INFO: [Common 17-1381] The checkpoint '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c2e4805e ConstDB: 0 ShapeSum: c4395fbe RouteDB: 1f9277be
Nodegraph reading from file.  Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.75 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 57090 ; free virtual = 113846
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[86]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[86]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[91]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[91]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[113]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[113]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[80]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[80]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[84]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[84]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[88]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[88]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[89]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[89]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[76]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[76]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[92]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[92]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[94]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[94]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[96]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[96]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[75]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[75]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[90]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[90]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[93]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[93]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[104]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[104]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[81]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[81]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[83]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[83]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[85]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[85]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[87]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[87]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[95]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[95]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[129]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[129]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[131]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[131]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[132]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[132]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[133]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[133]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[137]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[137]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[139]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[139]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[183]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[183]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[192]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[192]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[199]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[199]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[201]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[201]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[204]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[204]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[185]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[185]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[189]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[189]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[191]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[191]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[205]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[205]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[210]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[210]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[211]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[211]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[213]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[213]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[117]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[117]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[119]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[119]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[188]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[188]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[198]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[198]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[208]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[208]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[209]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[209]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[212]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[212]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[214]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[214]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[134]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[134]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Post Restoration Checksum: NetGraph: 68a255b1 | NumContArr: 9bc9a11b | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 289bdec06

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 55918 ; free virtual = 112732

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 289bdec06

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 55875 ; free virtual = 112688

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 289bdec06

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 55854 ; free virtual = 112667

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 289bdec06

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 55682 ; free virtual = 112496

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1cae1821b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 55340 ; free virtual = 112134
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.184  | TNS=0.000  | WHS=0.018  | THS=0.000  |


Phase 2.5 Soft Constraint Pins - Fast Budgeting
Phase 2.5 Soft Constraint Pins - Fast Budgeting | Checksum: 28edebcc9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:09 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 54229 ; free virtual = 110994

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 21608
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14077
  Number of Partially Routed Nets     = 7531
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 28edebcc9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:10 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 53946 ; free virtual = 110712

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 28edebcc9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:10 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 53926 ; free virtual = 110692

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 27ee911e2

Time (s): cpu = 00:00:48 ; elapsed = 00:00:14 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 52975 ; free virtual = 109738
Phase 4 Initial Routing | Checksum: 25bbcda9e

Time (s): cpu = 00:00:50 ; elapsed = 00:00:14 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 52914 ; free virtual = 109677

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 2890
 Number of Nodes with overlaps = 158
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.068  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 5.1 Global Iteration 0 | Checksum: 15cc87d01

Time (s): cpu = 00:01:44 ; elapsed = 00:00:36 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 53013 ; free virtual = 109783

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 152bfa951

Time (s): cpu = 00:01:45 ; elapsed = 00:00:36 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 53017 ; free virtual = 109787
Phase 5 Rip-up And Reroute | Checksum: 152bfa951

Time (s): cpu = 00:01:45 ; elapsed = 00:00:36 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 53017 ; free virtual = 109787

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 152bfa951

Time (s): cpu = 00:01:45 ; elapsed = 00:00:36 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 52972 ; free virtual = 109742

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 152bfa951

Time (s): cpu = 00:01:45 ; elapsed = 00:00:36 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 52987 ; free virtual = 109757
Phase 6 Delay and Skew Optimization | Checksum: 152bfa951

Time (s): cpu = 00:01:46 ; elapsed = 00:00:36 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 52987 ; free virtual = 109756

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.068  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1a73dfb2f

Time (s): cpu = 00:01:52 ; elapsed = 00:00:38 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 52990 ; free virtual = 109761
Phase 7 Post Hold Fix | Checksum: 1a73dfb2f

Time (s): cpu = 00:01:52 ; elapsed = 00:00:38 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 52989 ; free virtual = 109760

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.8526 %
  Global Horizontal Routing Utilization  = 9.08245 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1a73dfb2f

Time (s): cpu = 00:01:54 ; elapsed = 00:00:38 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 52979 ; free virtual = 109750

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1a73dfb2f

Time (s): cpu = 00:01:54 ; elapsed = 00:00:38 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 52983 ; free virtual = 109754

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1a73dfb2f

Time (s): cpu = 00:01:57 ; elapsed = 00:00:40 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 52863 ; free virtual = 109633

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 1a73dfb2f

Time (s): cpu = 00:01:58 ; elapsed = 00:00:40 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 52863 ; free virtual = 109633

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 1a73dfb2f

Time (s): cpu = 00:01:58 ; elapsed = 00:00:40 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 52856 ; free virtual = 109626

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.068  | TNS=0.000  | WHS=0.038  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 1a73dfb2f

Time (s): cpu = 00:01:58 ; elapsed = 00:00:40 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 52856 ; free virtual = 109627
Total Elapsed time in route_design: 40.29 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: 21d50ee36

Time (s): cpu = 00:01:59 ; elapsed = 00:00:40 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 52862 ; free virtual = 109618
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 21d50ee36

Time (s): cpu = 00:01:59 ; elapsed = 00:00:41 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 53162 ; free virtual = 109611

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:00 ; elapsed = 00:00:41 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 53214 ; free virtual = 109595
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 52863 ; free virtual = 109261
INFO: [Vivado 12-24828] Executing command : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:28 ; elapsed = 00:00:06 . Memory (MB): peak = 5176.895 ; gain = 0.000 ; free physical = 52412 ; free virtual = 108800
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
122 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 5232.922 ; gain = 56.027 ; free physical = 50410 ; free virtual = 107149
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:01:24 ; elapsed = 00:00:33 . Memory (MB): peak = 5232.922 ; gain = 56.027 ; free physical = 52218 ; free virtual = 108962
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5232.922 ; gain = 0.000 ; free physical = 52224 ; free virtual = 108969
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 5232.922 ; gain = 0.000 ; free physical = 54961 ; free virtual = 111736
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5232.922 ; gain = 0.000 ; free physical = 54961 ; free virtual = 111736
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.83 . Memory (MB): peak = 5232.922 ; gain = 0.000 ; free physical = 54777 ; free virtual = 111561
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5232.922 ; gain = 0.000 ; free physical = 54746 ; free virtual = 111533
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5232.922 ; gain = 0.000 ; free physical = 54721 ; free virtual = 111510
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 5232.922 ; gain = 0.000 ; free physical = 54705 ; free virtual = 111493
INFO: [Common 17-1381] The checkpoint '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Feb 21 20:24:09 2026...
[Sat Feb 21 20:24:34 2026] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:05:55 . Memory (MB): peak = 4696.215 ; gain = 0.000 ; free physical = 56647 ; free virtual = 113495
TIMESTAMP: HLS-REPORT: implementation open_run: 2026-02-21 20:24:34 EST
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.31 . Memory (MB): peak = 4696.215 ; gain = 0.000 ; free physical = 56315 ; free virtual = 113216
INFO: [Netlist 29-17] Analyzing 1064 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4696.215 ; gain = 0.000 ; free physical = 56111 ; free virtual = 113027
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4709.137 ; gain = 0.000 ; free physical = 57626 ; free virtual = 114153
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4709.137 ; gain = 0.000 ; free physical = 57624 ; free virtual = 114151
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4719.098 ; gain = 9.961 ; free physical = 57560 ; free virtual = 114087
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4719.098 ; gain = 0.000 ; free physical = 57561 ; free virtual = 114087
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 4732.746 ; gain = 13.648 ; free physical = 57427 ; free virtual = 113954
Read Physdb Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4732.746 ; gain = 23.609 ; free physical = 57404 ; free virtual = 113931
Restored from archive | CPU: 2.510000 secs | Memory: 31.893425 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4732.746 ; gain = 23.609 ; free physical = 57399 ; free virtual = 113925
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4732.746 ; gain = 0.000 ; free physical = 57417 ; free virtual = 113945
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 21 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 4732.781 ; gain = 36.566 ; free physical = 57312 ; free virtual = 113840
TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2026-02-21 20:24:48 EST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/top_kernel_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 6 -file ./report/top_kernel_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/top_kernel_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 4786.168 ; gain = 53.387 ; free physical = 56919 ; free virtual = 113456
INFO: HLS-REPORT: Running report: report_power -file ./report/top_kernel_power_routed.rpt -xpe ./top_kernel_power.xpe
Command: report_power -file ./report/top_kernel_power_routed.rpt -xpe ./top_kernel_power.xpe
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 4941.336 ; gain = 155.168 ; free physical = 56637 ; free virtual = 113230
INFO: HLS-REPORT: Running report: report_route_status -file ./report/top_kernel_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/top_kernel_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/top_kernel_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/top_kernel_failfast_routed.rpt
 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 1 seconds
 -I- utilization metrics completed in 2 seconds
 -I- control set metrics completed in 1 seconds
 -I- methodology check metrics completed in 2 seconds
 -I- average fanout metrics completed in 4 seconds (0 modules)
 -I- non-FD high fanout nets completed in 2 seconds
 -I- path budgeting metrics completed in 1 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xczu3eg-sbva484-1-e                                                                     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 17.22% | OK     |
#  | FD                                                        | 50%       | 3.50%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.66%  | OK     |
#  | CARRY8                                                    | 25%       | 1.33%  | OK     |
#  | MUXF7                                                     | 15%       | 2.08%  | OK     |
#  | DSP                                                       | 80%       | 5.83%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 96.53% | REVIEW |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 51.18% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 1323      | 122    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.36   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.350ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.239ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/report/top_kernel_failfast_routed.rpt
 -I- Number of criteria to review: 1
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 14 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2026-02-21 20:25:20 EST
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2026-02-21 20:25:20 EST
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2026-02-21 20:25:20 EST
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2026-02-21 20:25:20 EST
TIMESTAMP: HLS-REPORT: impl process timing paths: 2026-02-21 20:25:20 EST
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2026-02-21 20:25:20 EST
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2026-02-21 20:25:20 EST
HLS EXTRACTION: impl area_totals:  0 70560 141120 360 432 8820 0
HLS EXTRACTION: impl area_current: 0 12150 4939 21 417 0 191 2615 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_LUT 70560 LUT 12150 AVAIL_FF 141120 FF 4939 AVAIL_DSP 360 DSP 21 AVAIL_BRAM 432 BRAM 417 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 191 AVAIL_CLB 8820 CLB 2615
INFO: HLS-REPORT: generated /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/report/verilog/top_kernel_export.rpt


Implementation tool: Xilinx Vivado v.2025.1.1
Project:             project_1
Solution:            hls
Device target:       xczu3eg-sbva484-1-e
Report date:         Sat Feb 21 20:25:21 EST 2026

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:          12150
FF:            4939
DSP:             21
BRAM:           417
URAM:             0
LATCH:            0
SRL:            191
CLB:           2615

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      5.435
CP achieved post-implementation: 6.917
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2026-02-21 20:25:21 EST
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=3.082907, worst hold slack (WHS)=0.038696, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2026-02-21 20:25:21 EST
INFO: [Common 17-206] Exiting Vivado at Sat Feb 21 20:25:21 2026...
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:17:29; Allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4704.03 seconds. Total CPU system time: 151.29 seconds. Total elapsed time: 4596.22 seconds; peak allocated memory: 1.030 GB.
INFO: [vitis-run 60-791] Total elapsed time: 1h 16m 39s
INFO: [vitis-run 60-1662] Stopping dispatch session having empty uuid.
