// Seed: 3457444726
module module_0 (
    input wor  id_0,
    input wand id_1
);
  assign id_3 = id_0;
  supply0 id_4 = 1;
  wire id_5;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input tri0 id_2,
    output tri1 id_3,
    input wire id_4,
    input tri1 id_5,
    input tri0 id_6,
    output logic id_7,
    input supply1 id_8,
    output supply1 id_9
);
  assign id_3 = 1;
  always_comb id_7 <= 1'b0;
  wire id_11;
  module_0(
      id_2, id_2
  );
endmodule
