;redcode
;assert 1
	SPL 0, <332
	CMP -277, <-127
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SLT #0, 0
	SUB @121, 106
	ADD 240, 60
	SUB 0, 0
	SLT <-31, 9
	SLT 0, <4
	SUB 2, <40
	MOV -1, <-20
	ADD -401, <-21
	SUB 2, <40
	SUB 0, 0
	SPL 1, <332
	SUB 0, 11
	SPL 1, <332
	SLT #0, 0
	SUB 0, 11
	CMP 22, 0
	CMP 0, 11
	SLT @121, 103
	SUB 0, 1
	SLT <30, -601
	SPL 0, 11
	JMZ @0, 92
	ADD 210, 60
	ADD <30, 1
	SLT <30, 1
	ADD <30, 1
	SLT #0, 0
	MOV -4, <-20
	MOV #277, <1
	CMP -277, <-127
	SLT #0, 0
	SUB 0, 11
	DJN -100, 0
	SLT #0, 0
	ADD <-30, 9
	SLT 0, 832
	SLT 0, 832
	SUB 0, 11
	CMP -277, <-127
	JMP <621, 106
	CMP 0, 1
	MOV -4, <-20
	CMP 0, 1
	MOV -4, <-20
	CMP -277, <-127
	SPL 0, <332
