<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.3.144
Sun Mar 03 16:02:14 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     Main
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY NET 'S_UARTClock' 10.230769 MH"></A>================================================================================
Preference: FREQUENCY NET "S_UARTClock" 10.230769 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 90.377ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CompDataSelect/SLICE_4">CompDataSelect/i359</A>  (from <A href="#@net:CompDataSelect/s_counter_2__N_70">CompDataSelect/s_counter_2__N_70</A> +)
   Destination:    FF         Data in        <A href="#@comp:CompDataSelect/SLICE_19">CompDataSelect/s_data_i1</A>  (to <A href="#@net:S_UARTClock">S_UARTClock</A> +)
                   FF                        <A href="#@net:CompDataSelect/s_data_i0">CompDataSelect/s_data_i0</A>

   Delay:               2.710ns  (31.8% logic, 68.2% route), 2 logic levels.

 Constraint Details:

      2.710ns physical path delay CompDataSelect/SLICE_4 to CompDataSelect/SLICE_19 meets
     97.744ns delay constraint less
      4.409ns skew and
      0.000ns feedback compensation and
      0.248ns LSR_SET requirement (totaling 93.087ns) by 90.377ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'S_UARTClock' 10.230769 MHz ;:REG_DEL, 0.409,R8C2B.CLK,R8C2B.Q0,CompDataSelect/SLICE_4:ROUTE, 0.868,R8C2B.Q0,R8C2A.A1,CompDataSelect/n437:CTOF_DEL, 0.452,R8C2A.A1,R8C2A.F1,SLICE_26:ROUTE, 0.981,R8C2A.F1,R9C2A.LSR,CompDataSelect/n707">Data path</A> CompDataSelect/SLICE_4 to CompDataSelect/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409      R8C2B.CLK to       R8C2B.Q0 <A href="#@comp:CompDataSelect/SLICE_4">CompDataSelect/SLICE_4</A> (from <A href="#@net:CompDataSelect/s_counter_2__N_70">CompDataSelect/s_counter_2__N_70</A>)
ROUTE         2     0.868<A href="#@net:CompDataSelect/n437:R8C2B.Q0:R8C2A.A1:0.868">       R8C2B.Q0 to R8C2A.A1      </A> <A href="#@net:CompDataSelect/n437">CompDataSelect/n437</A>
CTOF_DEL    ---     0.452       R8C2A.A1 to       R8C2A.F1 <A href="#@comp:SLICE_26">SLICE_26</A>
ROUTE         6     0.981<A href="#@net:CompDataSelect/n707:R8C2A.F1:R9C2A.LSR:0.981">       R8C2A.F1 to R9C2A.LSR     </A> <A href="#@net:CompDataSelect/n707">CompDataSelect/n707</A> (to <A href="#@net:S_UARTClock">S_UARTClock</A>)
                  --------
                    2.710   (31.8% logic, 68.2% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'S_UARTClock' 10.230769 MHz ;:ROUTE, 0.000,OSC.OSC,LPLL.CLKI,CompClock/osc_int:CLKI2OP_DEL, 0.000,LPLL.CLKI,LPLL.CLKOP,CompClock/CompPll/PLLInst_0:ROUTE, 1.711,LPLL.CLKOP,R7C3C.CLK,S_UARTClock:REG_DEL, 0.409,R7C3C.CLK,R7C3C.Q0,CompRS232/SLICE_23:ROUTE, 1.308,R7C3C.Q0,R9C2B.CLK,w_TX_DONE:REG_DEL, 0.409,R9C2B.CLK,R9C2B.Q1,CompDataSelect/SLICE_8:ROUTE, 0.907,R9C2B.Q1,R9C2D.A0,CompDataSelect/s_counter_1:CTOF_DEL, 0.452,R9C2D.A0,R9C2D.F0,SLICE_28:ROUTE, 0.923,R9C2D.F0,R8C2B.CLK,CompDataSelect/s_counter_2__N_70">Source Clock Path</A> CompClock/Clock to CompDataSelect/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000<A href="#@net:CompClock/osc_int:OSC.OSC:LPLL.CLKI:0.000">        OSC.OSC to LPLL.CLKI     </A> <A href="#@net:CompClock/osc_int">CompClock/osc_int</A>
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP <A href="#@comp:CompClock/CompPll/PLLInst_0">CompClock/CompPll/PLLInst_0</A>
ROUTE        19     1.711<A href="#@net:S_UARTClock:LPLL.CLKOP:R7C3C.CLK:1.711">     LPLL.CLKOP to R7C3C.CLK     </A> <A href="#@net:S_UARTClock">S_UARTClock</A>
REG_DEL     ---     0.409      R7C3C.CLK to       R7C3C.Q0 <A href="#@comp:CompRS232/SLICE_23">CompRS232/SLICE_23</A>
ROUTE         4     1.308<A href="#@net:w_TX_DONE:R7C3C.Q0:R9C2B.CLK:1.308">       R7C3C.Q0 to R9C2B.CLK     </A> <A href="#@net:w_TX_DONE">w_TX_DONE</A>
REG_DEL     ---     0.409      R9C2B.CLK to       R9C2B.Q1 <A href="#@comp:CompDataSelect/SLICE_8">CompDataSelect/SLICE_8</A>
ROUTE        10     0.907<A href="#@net:CompDataSelect/s_counter_1:R9C2B.Q1:R9C2D.A0:0.907">       R9C2B.Q1 to R9C2D.A0      </A> <A href="#@net:CompDataSelect/s_counter_1">CompDataSelect/s_counter_1</A>
CTOF_DEL    ---     0.452       R9C2D.A0 to       R9C2D.F0 <A href="#@comp:SLICE_28">SLICE_28</A>
ROUTE         2     0.923<A href="#@net:CompDataSelect/s_counter_2__N_70:R9C2D.F0:R8C2B.CLK:0.923">       R9C2D.F0 to R8C2B.CLK     </A> <A href="#@net:CompDataSelect/s_counter_2__N_70">CompDataSelect/s_counter_2__N_70</A>
                  --------
                    6.119   (20.8% logic, 79.2% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:CompClock/CompPll/PLLInst_0">CompClock/CompPll/PLLInst_0</A>
ROUTE        19     1.863<A href="#@net:S_UARTClock:LPLL.CLKOP:LPLL.CLKFB:1.863">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:S_UARTClock">S_UARTClock</A>
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'S_UARTClock' 10.230769 MHz ;:ROUTE, 0.000,OSC.OSC,LPLL.CLKI,CompClock/osc_int:CLKI2OP_DEL, 0.000,LPLL.CLKI,LPLL.CLKOP,CompClock/CompPll/PLLInst_0:ROUTE, 1.710,LPLL.CLKOP,R9C2A.CLK,S_UARTClock">Destination Clock Path</A> CompClock/Clock to CompDataSelect/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000<A href="#@net:CompClock/osc_int:OSC.OSC:LPLL.CLKI:0.000">        OSC.OSC to LPLL.CLKI     </A> <A href="#@net:CompClock/osc_int">CompClock/osc_int</A>
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP <A href="#@comp:CompClock/CompPll/PLLInst_0">CompClock/CompPll/PLLInst_0</A>
ROUTE        19     1.710<A href="#@net:S_UARTClock:LPLL.CLKOP:R9C2A.CLK:1.710">     LPLL.CLKOP to R9C2A.CLK     </A> <A href="#@net:S_UARTClock">S_UARTClock</A>
                  --------
                    1.710   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:CompClock/CompPll/PLLInst_0">CompClock/CompPll/PLLInst_0</A>
ROUTE        19     1.863<A href="#@net:S_UARTClock:LPLL.CLKOP:LPLL.CLKFB:1.863">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:S_UARTClock">S_UARTClock</A>
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 90.730ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CompDataSelect/SLICE_4">CompDataSelect/i359</A>  (from <A href="#@net:CompDataSelect/s_counter_2__N_70">CompDataSelect/s_counter_2__N_70</A> +)
   Destination:    FF         Data in        <A href="#@comp:CompDataSelect/SLICE_21">CompDataSelect/s_data_i5</A>  (to <A href="#@net:S_UARTClock">S_UARTClock</A> +)
                   FF                        <A href="#@net:CompDataSelect/s_data_i4">CompDataSelect/s_data_i4</A>

   Delay:               2.357ns  (36.5% logic, 63.5% route), 2 logic levels.

 Constraint Details:

      2.357ns physical path delay CompDataSelect/SLICE_4 to CompDataSelect/SLICE_21 meets
     97.744ns delay constraint less
      4.409ns skew and
      0.000ns feedback compensation and
      0.248ns LSR_SET requirement (totaling 93.087ns) by 90.730ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'S_UARTClock' 10.230769 MHz ;:REG_DEL, 0.409,R8C2B.CLK,R8C2B.Q0,CompDataSelect/SLICE_4:ROUTE, 0.899,R8C2B.Q0,R8C2D.B1,CompDataSelect/n437:CTOF_DEL, 0.452,R8C2D.B1,R8C2D.F1,CompDataSelect/SLICE_5:ROUTE, 0.597,R8C2D.F1,R7C2A.LSR,CompDataSelect/n286">Data path</A> CompDataSelect/SLICE_4 to CompDataSelect/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409      R8C2B.CLK to       R8C2B.Q0 <A href="#@comp:CompDataSelect/SLICE_4">CompDataSelect/SLICE_4</A> (from <A href="#@net:CompDataSelect/s_counter_2__N_70">CompDataSelect/s_counter_2__N_70</A>)
ROUTE         2     0.899<A href="#@net:CompDataSelect/n437:R8C2B.Q0:R8C2D.B1:0.899">       R8C2B.Q0 to R8C2D.B1      </A> <A href="#@net:CompDataSelect/n437">CompDataSelect/n437</A>
CTOF_DEL    ---     0.452       R8C2D.B1 to       R8C2D.F1 <A href="#@comp:CompDataSelect/SLICE_5">CompDataSelect/SLICE_5</A>
ROUTE         2     0.597<A href="#@net:CompDataSelect/n286:R8C2D.F1:R7C2A.LSR:0.597">       R8C2D.F1 to R7C2A.LSR     </A> <A href="#@net:CompDataSelect/n286">CompDataSelect/n286</A> (to <A href="#@net:S_UARTClock">S_UARTClock</A>)
                  --------
                    2.357   (36.5% logic, 63.5% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'S_UARTClock' 10.230769 MHz ;:ROUTE, 0.000,OSC.OSC,LPLL.CLKI,CompClock/osc_int:CLKI2OP_DEL, 0.000,LPLL.CLKI,LPLL.CLKOP,CompClock/CompPll/PLLInst_0:ROUTE, 1.711,LPLL.CLKOP,R7C3C.CLK,S_UARTClock:REG_DEL, 0.409,R7C3C.CLK,R7C3C.Q0,CompRS232/SLICE_23:ROUTE, 1.308,R7C3C.Q0,R9C2B.CLK,w_TX_DONE:REG_DEL, 0.409,R9C2B.CLK,R9C2B.Q1,CompDataSelect/SLICE_8:ROUTE, 0.907,R9C2B.Q1,R9C2D.A0,CompDataSelect/s_counter_1:CTOF_DEL, 0.452,R9C2D.A0,R9C2D.F0,SLICE_28:ROUTE, 0.923,R9C2D.F0,R8C2B.CLK,CompDataSelect/s_counter_2__N_70">Source Clock Path</A> CompClock/Clock to CompDataSelect/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000<A href="#@net:CompClock/osc_int:OSC.OSC:LPLL.CLKI:0.000">        OSC.OSC to LPLL.CLKI     </A> <A href="#@net:CompClock/osc_int">CompClock/osc_int</A>
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP <A href="#@comp:CompClock/CompPll/PLLInst_0">CompClock/CompPll/PLLInst_0</A>
ROUTE        19     1.711<A href="#@net:S_UARTClock:LPLL.CLKOP:R7C3C.CLK:1.711">     LPLL.CLKOP to R7C3C.CLK     </A> <A href="#@net:S_UARTClock">S_UARTClock</A>
REG_DEL     ---     0.409      R7C3C.CLK to       R7C3C.Q0 <A href="#@comp:CompRS232/SLICE_23">CompRS232/SLICE_23</A>
ROUTE         4     1.308<A href="#@net:w_TX_DONE:R7C3C.Q0:R9C2B.CLK:1.308">       R7C3C.Q0 to R9C2B.CLK     </A> <A href="#@net:w_TX_DONE">w_TX_DONE</A>
REG_DEL     ---     0.409      R9C2B.CLK to       R9C2B.Q1 <A href="#@comp:CompDataSelect/SLICE_8">CompDataSelect/SLICE_8</A>
ROUTE        10     0.907<A href="#@net:CompDataSelect/s_counter_1:R9C2B.Q1:R9C2D.A0:0.907">       R9C2B.Q1 to R9C2D.A0      </A> <A href="#@net:CompDataSelect/s_counter_1">CompDataSelect/s_counter_1</A>
CTOF_DEL    ---     0.452       R9C2D.A0 to       R9C2D.F0 <A href="#@comp:SLICE_28">SLICE_28</A>
ROUTE         2     0.923<A href="#@net:CompDataSelect/s_counter_2__N_70:R9C2D.F0:R8C2B.CLK:0.923">       R9C2D.F0 to R8C2B.CLK     </A> <A href="#@net:CompDataSelect/s_counter_2__N_70">CompDataSelect/s_counter_2__N_70</A>
                  --------
                    6.119   (20.8% logic, 79.2% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:CompClock/CompPll/PLLInst_0">CompClock/CompPll/PLLInst_0</A>
ROUTE        19     1.863<A href="#@net:S_UARTClock:LPLL.CLKOP:LPLL.CLKFB:1.863">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:S_UARTClock">S_UARTClock</A>
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'S_UARTClock' 10.230769 MHz ;:ROUTE, 0.000,OSC.OSC,LPLL.CLKI,CompClock/osc_int:CLKI2OP_DEL, 0.000,LPLL.CLKI,LPLL.CLKOP,CompClock/CompPll/PLLInst_0:ROUTE, 1.710,LPLL.CLKOP,R7C2A.CLK,S_UARTClock">Destination Clock Path</A> CompClock/Clock to CompDataSelect/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000<A href="#@net:CompClock/osc_int:OSC.OSC:LPLL.CLKI:0.000">        OSC.OSC to LPLL.CLKI     </A> <A href="#@net:CompClock/osc_int">CompClock/osc_int</A>
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP <A href="#@comp:CompClock/CompPll/PLLInst_0">CompClock/CompPll/PLLInst_0</A>
ROUTE        19     1.710<A href="#@net:S_UARTClock:LPLL.CLKOP:R7C2A.CLK:1.710">     LPLL.CLKOP to R7C2A.CLK     </A> <A href="#@net:S_UARTClock">S_UARTClock</A>
                  --------
                    1.710   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:CompClock/CompPll/PLLInst_0">CompClock/CompPll/PLLInst_0</A>
ROUTE        19     1.863<A href="#@net:S_UARTClock:LPLL.CLKOP:LPLL.CLKFB:1.863">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:S_UARTClock">S_UARTClock</A>
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 90.730ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CompDataSelect/SLICE_4">CompDataSelect/i359</A>  (from <A href="#@net:CompDataSelect/s_counter_2__N_70">CompDataSelect/s_counter_2__N_70</A> +)
   Destination:    FF         Data in        <A href="#@comp:CompDataSelect/SLICE_22">CompDataSelect/s_data_i7</A>  (to <A href="#@net:S_UARTClock">S_UARTClock</A> +)
                   FF                        <A href="#@net:CompDataSelect/s_data_i6">CompDataSelect/s_data_i6</A>

   Delay:               2.357ns  (36.5% logic, 63.5% route), 2 logic levels.

 Constraint Details:

      2.357ns physical path delay CompDataSelect/SLICE_4 to CompDataSelect/SLICE_22 meets
     97.744ns delay constraint less
      4.409ns skew and
      0.000ns feedback compensation and
      0.248ns LSR_SET requirement (totaling 93.087ns) by 90.730ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'S_UARTClock' 10.230769 MHz ;:REG_DEL, 0.409,R8C2B.CLK,R8C2B.Q0,CompDataSelect/SLICE_4:ROUTE, 0.899,R8C2B.Q0,R8C2D.B1,CompDataSelect/n437:CTOF_DEL, 0.452,R8C2D.B1,R8C2D.F1,CompDataSelect/SLICE_5:ROUTE, 0.597,R8C2D.F1,R10C2A.LSR,CompDataSelect/n286">Data path</A> CompDataSelect/SLICE_4 to CompDataSelect/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409      R8C2B.CLK to       R8C2B.Q0 <A href="#@comp:CompDataSelect/SLICE_4">CompDataSelect/SLICE_4</A> (from <A href="#@net:CompDataSelect/s_counter_2__N_70">CompDataSelect/s_counter_2__N_70</A>)
ROUTE         2     0.899<A href="#@net:CompDataSelect/n437:R8C2B.Q0:R8C2D.B1:0.899">       R8C2B.Q0 to R8C2D.B1      </A> <A href="#@net:CompDataSelect/n437">CompDataSelect/n437</A>
CTOF_DEL    ---     0.452       R8C2D.B1 to       R8C2D.F1 <A href="#@comp:CompDataSelect/SLICE_5">CompDataSelect/SLICE_5</A>
ROUTE         2     0.597<A href="#@net:CompDataSelect/n286:R8C2D.F1:R10C2A.LSR:0.597">       R8C2D.F1 to R10C2A.LSR    </A> <A href="#@net:CompDataSelect/n286">CompDataSelect/n286</A> (to <A href="#@net:S_UARTClock">S_UARTClock</A>)
                  --------
                    2.357   (36.5% logic, 63.5% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'S_UARTClock' 10.230769 MHz ;:ROUTE, 0.000,OSC.OSC,LPLL.CLKI,CompClock/osc_int:CLKI2OP_DEL, 0.000,LPLL.CLKI,LPLL.CLKOP,CompClock/CompPll/PLLInst_0:ROUTE, 1.711,LPLL.CLKOP,R7C3C.CLK,S_UARTClock:REG_DEL, 0.409,R7C3C.CLK,R7C3C.Q0,CompRS232/SLICE_23:ROUTE, 1.308,R7C3C.Q0,R9C2B.CLK,w_TX_DONE:REG_DEL, 0.409,R9C2B.CLK,R9C2B.Q1,CompDataSelect/SLICE_8:ROUTE, 0.907,R9C2B.Q1,R9C2D.A0,CompDataSelect/s_counter_1:CTOF_DEL, 0.452,R9C2D.A0,R9C2D.F0,SLICE_28:ROUTE, 0.923,R9C2D.F0,R8C2B.CLK,CompDataSelect/s_counter_2__N_70">Source Clock Path</A> CompClock/Clock to CompDataSelect/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000<A href="#@net:CompClock/osc_int:OSC.OSC:LPLL.CLKI:0.000">        OSC.OSC to LPLL.CLKI     </A> <A href="#@net:CompClock/osc_int">CompClock/osc_int</A>
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP <A href="#@comp:CompClock/CompPll/PLLInst_0">CompClock/CompPll/PLLInst_0</A>
ROUTE        19     1.711<A href="#@net:S_UARTClock:LPLL.CLKOP:R7C3C.CLK:1.711">     LPLL.CLKOP to R7C3C.CLK     </A> <A href="#@net:S_UARTClock">S_UARTClock</A>
REG_DEL     ---     0.409      R7C3C.CLK to       R7C3C.Q0 <A href="#@comp:CompRS232/SLICE_23">CompRS232/SLICE_23</A>
ROUTE         4     1.308<A href="#@net:w_TX_DONE:R7C3C.Q0:R9C2B.CLK:1.308">       R7C3C.Q0 to R9C2B.CLK     </A> <A href="#@net:w_TX_DONE">w_TX_DONE</A>
REG_DEL     ---     0.409      R9C2B.CLK to       R9C2B.Q1 <A href="#@comp:CompDataSelect/SLICE_8">CompDataSelect/SLICE_8</A>
ROUTE        10     0.907<A href="#@net:CompDataSelect/s_counter_1:R9C2B.Q1:R9C2D.A0:0.907">       R9C2B.Q1 to R9C2D.A0      </A> <A href="#@net:CompDataSelect/s_counter_1">CompDataSelect/s_counter_1</A>
CTOF_DEL    ---     0.452       R9C2D.A0 to       R9C2D.F0 <A href="#@comp:SLICE_28">SLICE_28</A>
ROUTE         2     0.923<A href="#@net:CompDataSelect/s_counter_2__N_70:R9C2D.F0:R8C2B.CLK:0.923">       R9C2D.F0 to R8C2B.CLK     </A> <A href="#@net:CompDataSelect/s_counter_2__N_70">CompDataSelect/s_counter_2__N_70</A>
                  --------
                    6.119   (20.8% logic, 79.2% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:CompClock/CompPll/PLLInst_0">CompClock/CompPll/PLLInst_0</A>
ROUTE        19     1.863<A href="#@net:S_UARTClock:LPLL.CLKOP:LPLL.CLKFB:1.863">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:S_UARTClock">S_UARTClock</A>
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'S_UARTClock' 10.230769 MHz ;:ROUTE, 0.000,OSC.OSC,LPLL.CLKI,CompClock/osc_int:CLKI2OP_DEL, 0.000,LPLL.CLKI,LPLL.CLKOP,CompClock/CompPll/PLLInst_0:ROUTE, 1.710,LPLL.CLKOP,R10C2A.CLK,S_UARTClock">Destination Clock Path</A> CompClock/Clock to CompDataSelect/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000<A href="#@net:CompClock/osc_int:OSC.OSC:LPLL.CLKI:0.000">        OSC.OSC to LPLL.CLKI     </A> <A href="#@net:CompClock/osc_int">CompClock/osc_int</A>
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP <A href="#@comp:CompClock/CompPll/PLLInst_0">CompClock/CompPll/PLLInst_0</A>
ROUTE        19     1.710<A href="#@net:S_UARTClock:LPLL.CLKOP:R10C2A.CLK:1.710">     LPLL.CLKOP to R10C2A.CLK    </A> <A href="#@net:S_UARTClock">S_UARTClock</A>
                  --------
                    1.710   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:CompClock/CompPll/PLLInst_0">CompClock/CompPll/PLLInst_0</A>
ROUTE        19     1.863<A href="#@net:S_UARTClock:LPLL.CLKOP:LPLL.CLKFB:1.863">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:S_UARTClock">S_UARTClock</A>
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 90.759ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CompDataSelect/SLICE_4">CompDataSelect/i359</A>  (from <A href="#@net:CompDataSelect/s_counter_2__N_70">CompDataSelect/s_counter_2__N_70</A> +)
   Destination:    FF         Data in        <A href="#@comp:CompDataSelect/SLICE_20">CompDataSelect/s_data_i3</A>  (to <A href="#@net:S_UARTClock">S_UARTClock</A> +)
                   FF                        <A href="#@net:CompDataSelect/s_data_i2">CompDataSelect/s_data_i2</A>

   Delay:               2.328ns  (37.0% logic, 63.0% route), 2 logic levels.

 Constraint Details:

      2.328ns physical path delay CompDataSelect/SLICE_4 to CompDataSelect/SLICE_20 meets
     97.744ns delay constraint less
      4.409ns skew and
      0.000ns feedback compensation and
      0.248ns LSR_SET requirement (totaling 93.087ns) by 90.759ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'S_UARTClock' 10.230769 MHz ;:REG_DEL, 0.409,R8C2B.CLK,R8C2B.Q0,CompDataSelect/SLICE_4:ROUTE, 0.868,R8C2B.Q0,R8C2A.A1,CompDataSelect/n437:CTOF_DEL, 0.452,R8C2A.A1,R8C2A.F1,SLICE_26:ROUTE, 0.599,R8C2A.F1,R8C2C.LSR,CompDataSelect/n707">Data path</A> CompDataSelect/SLICE_4 to CompDataSelect/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409      R8C2B.CLK to       R8C2B.Q0 <A href="#@comp:CompDataSelect/SLICE_4">CompDataSelect/SLICE_4</A> (from <A href="#@net:CompDataSelect/s_counter_2__N_70">CompDataSelect/s_counter_2__N_70</A>)
ROUTE         2     0.868<A href="#@net:CompDataSelect/n437:R8C2B.Q0:R8C2A.A1:0.868">       R8C2B.Q0 to R8C2A.A1      </A> <A href="#@net:CompDataSelect/n437">CompDataSelect/n437</A>
CTOF_DEL    ---     0.452       R8C2A.A1 to       R8C2A.F1 <A href="#@comp:SLICE_26">SLICE_26</A>
ROUTE         6     0.599<A href="#@net:CompDataSelect/n707:R8C2A.F1:R8C2C.LSR:0.599">       R8C2A.F1 to R8C2C.LSR     </A> <A href="#@net:CompDataSelect/n707">CompDataSelect/n707</A> (to <A href="#@net:S_UARTClock">S_UARTClock</A>)
                  --------
                    2.328   (37.0% logic, 63.0% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'S_UARTClock' 10.230769 MHz ;:ROUTE, 0.000,OSC.OSC,LPLL.CLKI,CompClock/osc_int:CLKI2OP_DEL, 0.000,LPLL.CLKI,LPLL.CLKOP,CompClock/CompPll/PLLInst_0:ROUTE, 1.711,LPLL.CLKOP,R7C3C.CLK,S_UARTClock:REG_DEL, 0.409,R7C3C.CLK,R7C3C.Q0,CompRS232/SLICE_23:ROUTE, 1.308,R7C3C.Q0,R9C2B.CLK,w_TX_DONE:REG_DEL, 0.409,R9C2B.CLK,R9C2B.Q1,CompDataSelect/SLICE_8:ROUTE, 0.907,R9C2B.Q1,R9C2D.A0,CompDataSelect/s_counter_1:CTOF_DEL, 0.452,R9C2D.A0,R9C2D.F0,SLICE_28:ROUTE, 0.923,R9C2D.F0,R8C2B.CLK,CompDataSelect/s_counter_2__N_70">Source Clock Path</A> CompClock/Clock to CompDataSelect/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000<A href="#@net:CompClock/osc_int:OSC.OSC:LPLL.CLKI:0.000">        OSC.OSC to LPLL.CLKI     </A> <A href="#@net:CompClock/osc_int">CompClock/osc_int</A>
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP <A href="#@comp:CompClock/CompPll/PLLInst_0">CompClock/CompPll/PLLInst_0</A>
ROUTE        19     1.711<A href="#@net:S_UARTClock:LPLL.CLKOP:R7C3C.CLK:1.711">     LPLL.CLKOP to R7C3C.CLK     </A> <A href="#@net:S_UARTClock">S_UARTClock</A>
REG_DEL     ---     0.409      R7C3C.CLK to       R7C3C.Q0 <A href="#@comp:CompRS232/SLICE_23">CompRS232/SLICE_23</A>
ROUTE         4     1.308<A href="#@net:w_TX_DONE:R7C3C.Q0:R9C2B.CLK:1.308">       R7C3C.Q0 to R9C2B.CLK     </A> <A href="#@net:w_TX_DONE">w_TX_DONE</A>
REG_DEL     ---     0.409      R9C2B.CLK to       R9C2B.Q1 <A href="#@comp:CompDataSelect/SLICE_8">CompDataSelect/SLICE_8</A>
ROUTE        10     0.907<A href="#@net:CompDataSelect/s_counter_1:R9C2B.Q1:R9C2D.A0:0.907">       R9C2B.Q1 to R9C2D.A0      </A> <A href="#@net:CompDataSelect/s_counter_1">CompDataSelect/s_counter_1</A>
CTOF_DEL    ---     0.452       R9C2D.A0 to       R9C2D.F0 <A href="#@comp:SLICE_28">SLICE_28</A>
ROUTE         2     0.923<A href="#@net:CompDataSelect/s_counter_2__N_70:R9C2D.F0:R8C2B.CLK:0.923">       R9C2D.F0 to R8C2B.CLK     </A> <A href="#@net:CompDataSelect/s_counter_2__N_70">CompDataSelect/s_counter_2__N_70</A>
                  --------
                    6.119   (20.8% logic, 79.2% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:CompClock/CompPll/PLLInst_0">CompClock/CompPll/PLLInst_0</A>
ROUTE        19     1.863<A href="#@net:S_UARTClock:LPLL.CLKOP:LPLL.CLKFB:1.863">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:S_UARTClock">S_UARTClock</A>
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'S_UARTClock' 10.230769 MHz ;:ROUTE, 0.000,OSC.OSC,LPLL.CLKI,CompClock/osc_int:CLKI2OP_DEL, 0.000,LPLL.CLKI,LPLL.CLKOP,CompClock/CompPll/PLLInst_0:ROUTE, 1.710,LPLL.CLKOP,R8C2C.CLK,S_UARTClock">Destination Clock Path</A> CompClock/Clock to CompDataSelect/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000<A href="#@net:CompClock/osc_int:OSC.OSC:LPLL.CLKI:0.000">        OSC.OSC to LPLL.CLKI     </A> <A href="#@net:CompClock/osc_int">CompClock/osc_int</A>
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP <A href="#@comp:CompClock/CompPll/PLLInst_0">CompClock/CompPll/PLLInst_0</A>
ROUTE        19     1.710<A href="#@net:S_UARTClock:LPLL.CLKOP:R8C2C.CLK:1.710">     LPLL.CLKOP to R8C2C.CLK     </A> <A href="#@net:S_UARTClock">S_UARTClock</A>
                  --------
                    1.710   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:CompClock/CompPll/PLLInst_0">CompClock/CompPll/PLLInst_0</A>
ROUTE        19     1.863<A href="#@net:S_UARTClock:LPLL.CLKOP:LPLL.CLKFB:1.863">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:S_UARTClock">S_UARTClock</A>
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 92.284ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CompRS232/SLICE_3">CompRS232/r_Clk_Count_89__i2</A>  (from <A href="#@net:S_UARTClock">S_UARTClock</A> +)
   Destination:    FF         Data in        <A href="#@comp:CompRS232/SLICE_10">CompRS232/r_Bit_Index_i2</A>  (to <A href="#@net:S_UARTClock">S_UARTClock</A> +)

   Delay:               5.211ns  (33.9% logic, 66.1% route), 4 logic levels.

 Constraint Details:

      5.211ns physical path delay CompRS232/SLICE_3 to CompRS232/SLICE_10 meets
     97.744ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 97.495ns) by 92.284ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'S_UARTClock' 10.230769 MHz ;:REG_DEL, 0.409,R7C4B.CLK,R7C4B.Q1,CompRS232/SLICE_3:ROUTE, 0.911,R7C4B.Q1,R7C3D.B0,CompRS232/r_Clk_Count_2:CTOF_DEL, 0.452,R7C3D.B0,R7C3D.F0,SLICE_18:ROUTE, 0.659,R7C3D.F0,R7C3A.C0,CompRS232/n520:CTOF_DEL, 0.452,R7C3A.C0,R7C3A.F0,CompRS232/SLICE_12:ROUTE, 0.923,R7C3A.F0,R8C3C.A0,CompRS232/r_SM_Main_2_N_47_1:CTOF_DEL, 0.452,R8C3C.A0,R8C3C.F0,SLICE_27:ROUTE, 0.953,R8C3C.F0,R8C4D.CE,CompRS232/S_UARTClock_enable_20">Data path</A> CompRS232/SLICE_3 to CompRS232/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409      R7C4B.CLK to       R7C4B.Q1 <A href="#@comp:CompRS232/SLICE_3">CompRS232/SLICE_3</A> (from <A href="#@net:S_UARTClock">S_UARTClock</A>)
ROUTE         2     0.911<A href="#@net:CompRS232/r_Clk_Count_2:R7C4B.Q1:R7C3D.B0:0.911">       R7C4B.Q1 to R7C3D.B0      </A> <A href="#@net:CompRS232/r_Clk_Count_2">CompRS232/r_Clk_Count_2</A>
CTOF_DEL    ---     0.452       R7C3D.B0 to       R7C3D.F0 <A href="#@comp:SLICE_18">SLICE_18</A>
ROUTE         1     0.659<A href="#@net:CompRS232/n520:R7C3D.F0:R7C3A.C0:0.659">       R7C3D.F0 to R7C3A.C0      </A> <A href="#@net:CompRS232/n520">CompRS232/n520</A>
CTOF_DEL    ---     0.452       R7C3A.C0 to       R7C3A.F0 <A href="#@comp:CompRS232/SLICE_12">CompRS232/SLICE_12</A>
ROUTE         8     0.923<A href="#@net:CompRS232/r_SM_Main_2_N_47_1:R7C3A.F0:R8C3C.A0:0.923">       R7C3A.F0 to R8C3C.A0      </A> <A href="#@net:CompRS232/r_SM_Main_2_N_47_1">CompRS232/r_SM_Main_2_N_47_1</A>
CTOF_DEL    ---     0.452       R8C3C.A0 to       R8C3C.F0 <A href="#@comp:SLICE_27">SLICE_27</A>
ROUTE         2     0.953<A href="#@net:CompRS232/S_UARTClock_enable_20:R8C3C.F0:R8C4D.CE:0.953">       R8C3C.F0 to R8C4D.CE      </A> <A href="#@net:CompRS232/S_UARTClock_enable_20">CompRS232/S_UARTClock_enable_20</A> (to <A href="#@net:S_UARTClock">S_UARTClock</A>)
                  --------
                    5.211   (33.9% logic, 66.1% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'S_UARTClock' 10.230769 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R7C4B.CLK,S_UARTClock">Source Clock Path</A> CompClock/CompPll/PLLInst_0 to CompRS232/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     1.711<A href="#@net:S_UARTClock:LPLL.CLKOP:R7C4B.CLK:1.711">     LPLL.CLKOP to R7C4B.CLK     </A> <A href="#@net:S_UARTClock">S_UARTClock</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'S_UARTClock' 10.230769 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R8C4D.CLK,S_UARTClock">Destination Clock Path</A> CompClock/CompPll/PLLInst_0 to CompRS232/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     1.711<A href="#@net:S_UARTClock:LPLL.CLKOP:R8C4D.CLK:1.711">     LPLL.CLKOP to R8C4D.CLK     </A> <A href="#@net:S_UARTClock">S_UARTClock</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 92.284ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CompRS232/SLICE_3">CompRS232/r_Clk_Count_89__i2</A>  (from <A href="#@net:S_UARTClock">S_UARTClock</A> +)
   Destination:    FF         Data in        <A href="#@comp:CompRS232/SLICE_9">CompRS232/r_Bit_Index_i1</A>  (to <A href="#@net:S_UARTClock">S_UARTClock</A> +)
                   FF                        <A href="#@net:CompRS232/r_Bit_Index_i0">CompRS232/r_Bit_Index_i0</A>

   Delay:               5.211ns  (33.9% logic, 66.1% route), 4 logic levels.

 Constraint Details:

      5.211ns physical path delay CompRS232/SLICE_3 to CompRS232/SLICE_9 meets
     97.744ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 97.495ns) by 92.284ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'S_UARTClock' 10.230769 MHz ;:REG_DEL, 0.409,R7C4B.CLK,R7C4B.Q1,CompRS232/SLICE_3:ROUTE, 0.911,R7C4B.Q1,R7C3D.B0,CompRS232/r_Clk_Count_2:CTOF_DEL, 0.452,R7C3D.B0,R7C3D.F0,SLICE_18:ROUTE, 0.659,R7C3D.F0,R7C3A.C0,CompRS232/n520:CTOF_DEL, 0.452,R7C3A.C0,R7C3A.F0,CompRS232/SLICE_12:ROUTE, 0.923,R7C3A.F0,R8C3C.A0,CompRS232/r_SM_Main_2_N_47_1:CTOF_DEL, 0.452,R8C3C.A0,R8C3C.F0,SLICE_27:ROUTE, 0.953,R8C3C.F0,R8C4B.CE,CompRS232/S_UARTClock_enable_20">Data path</A> CompRS232/SLICE_3 to CompRS232/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409      R7C4B.CLK to       R7C4B.Q1 <A href="#@comp:CompRS232/SLICE_3">CompRS232/SLICE_3</A> (from <A href="#@net:S_UARTClock">S_UARTClock</A>)
ROUTE         2     0.911<A href="#@net:CompRS232/r_Clk_Count_2:R7C4B.Q1:R7C3D.B0:0.911">       R7C4B.Q1 to R7C3D.B0      </A> <A href="#@net:CompRS232/r_Clk_Count_2">CompRS232/r_Clk_Count_2</A>
CTOF_DEL    ---     0.452       R7C3D.B0 to       R7C3D.F0 <A href="#@comp:SLICE_18">SLICE_18</A>
ROUTE         1     0.659<A href="#@net:CompRS232/n520:R7C3D.F0:R7C3A.C0:0.659">       R7C3D.F0 to R7C3A.C0      </A> <A href="#@net:CompRS232/n520">CompRS232/n520</A>
CTOF_DEL    ---     0.452       R7C3A.C0 to       R7C3A.F0 <A href="#@comp:CompRS232/SLICE_12">CompRS232/SLICE_12</A>
ROUTE         8     0.923<A href="#@net:CompRS232/r_SM_Main_2_N_47_1:R7C3A.F0:R8C3C.A0:0.923">       R7C3A.F0 to R8C3C.A0      </A> <A href="#@net:CompRS232/r_SM_Main_2_N_47_1">CompRS232/r_SM_Main_2_N_47_1</A>
CTOF_DEL    ---     0.452       R8C3C.A0 to       R8C3C.F0 <A href="#@comp:SLICE_27">SLICE_27</A>
ROUTE         2     0.953<A href="#@net:CompRS232/S_UARTClock_enable_20:R8C3C.F0:R8C4B.CE:0.953">       R8C3C.F0 to R8C4B.CE      </A> <A href="#@net:CompRS232/S_UARTClock_enable_20">CompRS232/S_UARTClock_enable_20</A> (to <A href="#@net:S_UARTClock">S_UARTClock</A>)
                  --------
                    5.211   (33.9% logic, 66.1% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'S_UARTClock' 10.230769 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R7C4B.CLK,S_UARTClock">Source Clock Path</A> CompClock/CompPll/PLLInst_0 to CompRS232/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     1.711<A href="#@net:S_UARTClock:LPLL.CLKOP:R7C4B.CLK:1.711">     LPLL.CLKOP to R7C4B.CLK     </A> <A href="#@net:S_UARTClock">S_UARTClock</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'S_UARTClock' 10.230769 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R8C4B.CLK,S_UARTClock">Destination Clock Path</A> CompClock/CompPll/PLLInst_0 to CompRS232/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     1.711<A href="#@net:S_UARTClock:LPLL.CLKOP:R8C4B.CLK:1.711">     LPLL.CLKOP to R8C4B.CLK     </A> <A href="#@net:S_UARTClock">S_UARTClock</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 92.285ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CompRS232/SLICE_3">CompRS232/r_Clk_Count_89__i2</A>  (from <A href="#@net:S_UARTClock">S_UARTClock</A> +)
   Destination:    FF         Data in        <A href="#@comp:CompRS232/SLICE_1">CompRS232/r_Clk_Count_89__i4</A>  (to <A href="#@net:S_UARTClock">S_UARTClock</A> +)
                   FF                        <A href="#@net:CompRS232/r_Clk_Count_89__i3">CompRS232/r_Clk_Count_89__i3</A>

   Delay:               5.211ns  (33.9% logic, 66.1% route), 4 logic levels.

 Constraint Details:

      5.211ns physical path delay CompRS232/SLICE_3 to CompRS232/SLICE_1 meets
     97.744ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 97.496ns) by 92.285ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'S_UARTClock' 10.230769 MHz ;:REG_DEL, 0.409,R7C4B.CLK,R7C4B.Q1,CompRS232/SLICE_3:ROUTE, 0.911,R7C4B.Q1,R7C3D.B0,CompRS232/r_Clk_Count_2:CTOF_DEL, 0.452,R7C3D.B0,R7C3D.F0,SLICE_18:ROUTE, 0.659,R7C3D.F0,R7C3A.C0,CompRS232/n520:CTOF_DEL, 0.452,R7C3A.C0,R7C3A.F0,CompRS232/SLICE_12:ROUTE, 0.897,R7C3A.F0,R7C3C.A1,CompRS232/r_SM_Main_2_N_47_1:CTOF_DEL, 0.452,R7C3C.A1,R7C3C.F1,CompRS232/SLICE_23:ROUTE, 0.979,R7C3C.F1,R7C4C.LSR,CompRS232/n444">Data path</A> CompRS232/SLICE_3 to CompRS232/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409      R7C4B.CLK to       R7C4B.Q1 <A href="#@comp:CompRS232/SLICE_3">CompRS232/SLICE_3</A> (from <A href="#@net:S_UARTClock">S_UARTClock</A>)
ROUTE         2     0.911<A href="#@net:CompRS232/r_Clk_Count_2:R7C4B.Q1:R7C3D.B0:0.911">       R7C4B.Q1 to R7C3D.B0      </A> <A href="#@net:CompRS232/r_Clk_Count_2">CompRS232/r_Clk_Count_2</A>
CTOF_DEL    ---     0.452       R7C3D.B0 to       R7C3D.F0 <A href="#@comp:SLICE_18">SLICE_18</A>
ROUTE         1     0.659<A href="#@net:CompRS232/n520:R7C3D.F0:R7C3A.C0:0.659">       R7C3D.F0 to R7C3A.C0      </A> <A href="#@net:CompRS232/n520">CompRS232/n520</A>
CTOF_DEL    ---     0.452       R7C3A.C0 to       R7C3A.F0 <A href="#@comp:CompRS232/SLICE_12">CompRS232/SLICE_12</A>
ROUTE         8     0.897<A href="#@net:CompRS232/r_SM_Main_2_N_47_1:R7C3A.F0:R7C3C.A1:0.897">       R7C3A.F0 to R7C3C.A1      </A> <A href="#@net:CompRS232/r_SM_Main_2_N_47_1">CompRS232/r_SM_Main_2_N_47_1</A>
CTOF_DEL    ---     0.452       R7C3C.A1 to       R7C3C.F1 <A href="#@comp:CompRS232/SLICE_23">CompRS232/SLICE_23</A>
ROUTE         4     0.979<A href="#@net:CompRS232/n444:R7C3C.F1:R7C4C.LSR:0.979">       R7C3C.F1 to R7C4C.LSR     </A> <A href="#@net:CompRS232/n444">CompRS232/n444</A> (to <A href="#@net:S_UARTClock">S_UARTClock</A>)
                  --------
                    5.211   (33.9% logic, 66.1% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'S_UARTClock' 10.230769 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R7C4B.CLK,S_UARTClock">Source Clock Path</A> CompClock/CompPll/PLLInst_0 to CompRS232/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     1.711<A href="#@net:S_UARTClock:LPLL.CLKOP:R7C4B.CLK:1.711">     LPLL.CLKOP to R7C4B.CLK     </A> <A href="#@net:S_UARTClock">S_UARTClock</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'S_UARTClock' 10.230769 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R7C4C.CLK,S_UARTClock">Destination Clock Path</A> CompClock/CompPll/PLLInst_0 to CompRS232/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     1.711<A href="#@net:S_UARTClock:LPLL.CLKOP:R7C4C.CLK:1.711">     LPLL.CLKOP to R7C4C.CLK     </A> <A href="#@net:S_UARTClock">S_UARTClock</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 92.285ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CompRS232/SLICE_3">CompRS232/r_Clk_Count_89__i2</A>  (from <A href="#@net:S_UARTClock">S_UARTClock</A> +)
   Destination:    FF         Data in        <A href="#@comp:CompRS232/SLICE_3">CompRS232/r_Clk_Count_89__i2</A>  (to <A href="#@net:S_UARTClock">S_UARTClock</A> +)
                   FF                        <A href="#@net:CompRS232/r_Clk_Count_89__i1">CompRS232/r_Clk_Count_89__i1</A>

   Delay:               5.211ns  (33.9% logic, 66.1% route), 4 logic levels.

 Constraint Details:

      5.211ns physical path delay CompRS232/SLICE_3 to CompRS232/SLICE_3 meets
     97.744ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 97.496ns) by 92.285ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'S_UARTClock' 10.230769 MHz ;:REG_DEL, 0.409,R7C4B.CLK,R7C4B.Q1,CompRS232/SLICE_3:ROUTE, 0.911,R7C4B.Q1,R7C3D.B0,CompRS232/r_Clk_Count_2:CTOF_DEL, 0.452,R7C3D.B0,R7C3D.F0,SLICE_18:ROUTE, 0.659,R7C3D.F0,R7C3A.C0,CompRS232/n520:CTOF_DEL, 0.452,R7C3A.C0,R7C3A.F0,CompRS232/SLICE_12:ROUTE, 0.897,R7C3A.F0,R7C3C.A1,CompRS232/r_SM_Main_2_N_47_1:CTOF_DEL, 0.452,R7C3C.A1,R7C3C.F1,CompRS232/SLICE_23:ROUTE, 0.979,R7C3C.F1,R7C4B.LSR,CompRS232/n444">Data path</A> CompRS232/SLICE_3 to CompRS232/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409      R7C4B.CLK to       R7C4B.Q1 <A href="#@comp:CompRS232/SLICE_3">CompRS232/SLICE_3</A> (from <A href="#@net:S_UARTClock">S_UARTClock</A>)
ROUTE         2     0.911<A href="#@net:CompRS232/r_Clk_Count_2:R7C4B.Q1:R7C3D.B0:0.911">       R7C4B.Q1 to R7C3D.B0      </A> <A href="#@net:CompRS232/r_Clk_Count_2">CompRS232/r_Clk_Count_2</A>
CTOF_DEL    ---     0.452       R7C3D.B0 to       R7C3D.F0 <A href="#@comp:SLICE_18">SLICE_18</A>
ROUTE         1     0.659<A href="#@net:CompRS232/n520:R7C3D.F0:R7C3A.C0:0.659">       R7C3D.F0 to R7C3A.C0      </A> <A href="#@net:CompRS232/n520">CompRS232/n520</A>
CTOF_DEL    ---     0.452       R7C3A.C0 to       R7C3A.F0 <A href="#@comp:CompRS232/SLICE_12">CompRS232/SLICE_12</A>
ROUTE         8     0.897<A href="#@net:CompRS232/r_SM_Main_2_N_47_1:R7C3A.F0:R7C3C.A1:0.897">       R7C3A.F0 to R7C3C.A1      </A> <A href="#@net:CompRS232/r_SM_Main_2_N_47_1">CompRS232/r_SM_Main_2_N_47_1</A>
CTOF_DEL    ---     0.452       R7C3C.A1 to       R7C3C.F1 <A href="#@comp:CompRS232/SLICE_23">CompRS232/SLICE_23</A>
ROUTE         4     0.979<A href="#@net:CompRS232/n444:R7C3C.F1:R7C4B.LSR:0.979">       R7C3C.F1 to R7C4B.LSR     </A> <A href="#@net:CompRS232/n444">CompRS232/n444</A> (to <A href="#@net:S_UARTClock">S_UARTClock</A>)
                  --------
                    5.211   (33.9% logic, 66.1% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'S_UARTClock' 10.230769 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R7C4B.CLK,S_UARTClock">Source Clock Path</A> CompClock/CompPll/PLLInst_0 to CompRS232/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     1.711<A href="#@net:S_UARTClock:LPLL.CLKOP:R7C4B.CLK:1.711">     LPLL.CLKOP to R7C4B.CLK     </A> <A href="#@net:S_UARTClock">S_UARTClock</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'S_UARTClock' 10.230769 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R7C4B.CLK,S_UARTClock">Destination Clock Path</A> CompClock/CompPll/PLLInst_0 to CompRS232/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     1.711<A href="#@net:S_UARTClock:LPLL.CLKOP:R7C4B.CLK:1.711">     LPLL.CLKOP to R7C4B.CLK     </A> <A href="#@net:S_UARTClock">S_UARTClock</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 92.285ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CompRS232/SLICE_3">CompRS232/r_Clk_Count_89__i2</A>  (from <A href="#@net:S_UARTClock">S_UARTClock</A> +)
   Destination:    FF         Data in        <A href="#@comp:CompRS232/SLICE_0">CompRS232/r_Clk_Count_89__i6</A>  (to <A href="#@net:S_UARTClock">S_UARTClock</A> +)
                   FF                        <A href="#@net:CompRS232/r_Clk_Count_89__i5">CompRS232/r_Clk_Count_89__i5</A>

   Delay:               5.211ns  (33.9% logic, 66.1% route), 4 logic levels.

 Constraint Details:

      5.211ns physical path delay CompRS232/SLICE_3 to CompRS232/SLICE_0 meets
     97.744ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 97.496ns) by 92.285ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'S_UARTClock' 10.230769 MHz ;:REG_DEL, 0.409,R7C4B.CLK,R7C4B.Q1,CompRS232/SLICE_3:ROUTE, 0.911,R7C4B.Q1,R7C3D.B0,CompRS232/r_Clk_Count_2:CTOF_DEL, 0.452,R7C3D.B0,R7C3D.F0,SLICE_18:ROUTE, 0.659,R7C3D.F0,R7C3A.C0,CompRS232/n520:CTOF_DEL, 0.452,R7C3A.C0,R7C3A.F0,CompRS232/SLICE_12:ROUTE, 0.897,R7C3A.F0,R7C3C.A1,CompRS232/r_SM_Main_2_N_47_1:CTOF_DEL, 0.452,R7C3C.A1,R7C3C.F1,CompRS232/SLICE_23:ROUTE, 0.979,R7C3C.F1,R7C4D.LSR,CompRS232/n444">Data path</A> CompRS232/SLICE_3 to CompRS232/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409      R7C4B.CLK to       R7C4B.Q1 <A href="#@comp:CompRS232/SLICE_3">CompRS232/SLICE_3</A> (from <A href="#@net:S_UARTClock">S_UARTClock</A>)
ROUTE         2     0.911<A href="#@net:CompRS232/r_Clk_Count_2:R7C4B.Q1:R7C3D.B0:0.911">       R7C4B.Q1 to R7C3D.B0      </A> <A href="#@net:CompRS232/r_Clk_Count_2">CompRS232/r_Clk_Count_2</A>
CTOF_DEL    ---     0.452       R7C3D.B0 to       R7C3D.F0 <A href="#@comp:SLICE_18">SLICE_18</A>
ROUTE         1     0.659<A href="#@net:CompRS232/n520:R7C3D.F0:R7C3A.C0:0.659">       R7C3D.F0 to R7C3A.C0      </A> <A href="#@net:CompRS232/n520">CompRS232/n520</A>
CTOF_DEL    ---     0.452       R7C3A.C0 to       R7C3A.F0 <A href="#@comp:CompRS232/SLICE_12">CompRS232/SLICE_12</A>
ROUTE         8     0.897<A href="#@net:CompRS232/r_SM_Main_2_N_47_1:R7C3A.F0:R7C3C.A1:0.897">       R7C3A.F0 to R7C3C.A1      </A> <A href="#@net:CompRS232/r_SM_Main_2_N_47_1">CompRS232/r_SM_Main_2_N_47_1</A>
CTOF_DEL    ---     0.452       R7C3C.A1 to       R7C3C.F1 <A href="#@comp:CompRS232/SLICE_23">CompRS232/SLICE_23</A>
ROUTE         4     0.979<A href="#@net:CompRS232/n444:R7C3C.F1:R7C4D.LSR:0.979">       R7C3C.F1 to R7C4D.LSR     </A> <A href="#@net:CompRS232/n444">CompRS232/n444</A> (to <A href="#@net:S_UARTClock">S_UARTClock</A>)
                  --------
                    5.211   (33.9% logic, 66.1% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'S_UARTClock' 10.230769 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R7C4B.CLK,S_UARTClock">Source Clock Path</A> CompClock/CompPll/PLLInst_0 to CompRS232/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     1.711<A href="#@net:S_UARTClock:LPLL.CLKOP:R7C4B.CLK:1.711">     LPLL.CLKOP to R7C4B.CLK     </A> <A href="#@net:S_UARTClock">S_UARTClock</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'S_UARTClock' 10.230769 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R7C4D.CLK,S_UARTClock">Destination Clock Path</A> CompClock/CompPll/PLLInst_0 to CompRS232/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     1.711<A href="#@net:S_UARTClock:LPLL.CLKOP:R7C4D.CLK:1.711">     LPLL.CLKOP to R7C4D.CLK     </A> <A href="#@net:S_UARTClock">S_UARTClock</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 92.285ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CompRS232/SLICE_3">CompRS232/r_Clk_Count_89__i2</A>  (from <A href="#@net:S_UARTClock">S_UARTClock</A> +)
   Destination:    FF         Data in        <A href="#@comp:CompRS232/SLICE_2">CompRS232/r_Clk_Count_89__i0</A>  (to <A href="#@net:S_UARTClock">S_UARTClock</A> +)

   Delay:               5.211ns  (33.9% logic, 66.1% route), 4 logic levels.

 Constraint Details:

      5.211ns physical path delay CompRS232/SLICE_3 to CompRS232/SLICE_2 meets
     97.744ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 97.496ns) by 92.285ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'S_UARTClock' 10.230769 MHz ;:REG_DEL, 0.409,R7C4B.CLK,R7C4B.Q1,CompRS232/SLICE_3:ROUTE, 0.911,R7C4B.Q1,R7C3D.B0,CompRS232/r_Clk_Count_2:CTOF_DEL, 0.452,R7C3D.B0,R7C3D.F0,SLICE_18:ROUTE, 0.659,R7C3D.F0,R7C3A.C0,CompRS232/n520:CTOF_DEL, 0.452,R7C3A.C0,R7C3A.F0,CompRS232/SLICE_12:ROUTE, 0.897,R7C3A.F0,R7C3C.A1,CompRS232/r_SM_Main_2_N_47_1:CTOF_DEL, 0.452,R7C3C.A1,R7C3C.F1,CompRS232/SLICE_23:ROUTE, 0.979,R7C3C.F1,R7C4A.LSR,CompRS232/n444">Data path</A> CompRS232/SLICE_3 to CompRS232/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409      R7C4B.CLK to       R7C4B.Q1 <A href="#@comp:CompRS232/SLICE_3">CompRS232/SLICE_3</A> (from <A href="#@net:S_UARTClock">S_UARTClock</A>)
ROUTE         2     0.911<A href="#@net:CompRS232/r_Clk_Count_2:R7C4B.Q1:R7C3D.B0:0.911">       R7C4B.Q1 to R7C3D.B0      </A> <A href="#@net:CompRS232/r_Clk_Count_2">CompRS232/r_Clk_Count_2</A>
CTOF_DEL    ---     0.452       R7C3D.B0 to       R7C3D.F0 <A href="#@comp:SLICE_18">SLICE_18</A>
ROUTE         1     0.659<A href="#@net:CompRS232/n520:R7C3D.F0:R7C3A.C0:0.659">       R7C3D.F0 to R7C3A.C0      </A> <A href="#@net:CompRS232/n520">CompRS232/n520</A>
CTOF_DEL    ---     0.452       R7C3A.C0 to       R7C3A.F0 <A href="#@comp:CompRS232/SLICE_12">CompRS232/SLICE_12</A>
ROUTE         8     0.897<A href="#@net:CompRS232/r_SM_Main_2_N_47_1:R7C3A.F0:R7C3C.A1:0.897">       R7C3A.F0 to R7C3C.A1      </A> <A href="#@net:CompRS232/r_SM_Main_2_N_47_1">CompRS232/r_SM_Main_2_N_47_1</A>
CTOF_DEL    ---     0.452       R7C3C.A1 to       R7C3C.F1 <A href="#@comp:CompRS232/SLICE_23">CompRS232/SLICE_23</A>
ROUTE         4     0.979<A href="#@net:CompRS232/n444:R7C3C.F1:R7C4A.LSR:0.979">       R7C3C.F1 to R7C4A.LSR     </A> <A href="#@net:CompRS232/n444">CompRS232/n444</A> (to <A href="#@net:S_UARTClock">S_UARTClock</A>)
                  --------
                    5.211   (33.9% logic, 66.1% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'S_UARTClock' 10.230769 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R7C4B.CLK,S_UARTClock">Source Clock Path</A> CompClock/CompPll/PLLInst_0 to CompRS232/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     1.711<A href="#@net:S_UARTClock:LPLL.CLKOP:R7C4B.CLK:1.711">     LPLL.CLKOP to R7C4B.CLK     </A> <A href="#@net:S_UARTClock">S_UARTClock</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'S_UARTClock' 10.230769 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R7C4A.CLK,S_UARTClock">Destination Clock Path</A> CompClock/CompPll/PLLInst_0 to CompRS232/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     1.711<A href="#@net:S_UARTClock:LPLL.CLKOP:R7C4A.CLK:1.711">     LPLL.CLKOP to R7C4A.CLK     </A> <A href="#@net:S_UARTClock">S_UARTClock</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

Report:  135.740MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY NET 'CompClock/osc_int' 133.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "CompClock/osc_int" 133.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "S_UARTClock" 10.230769   |             |             |
MHz ;                                   |   10.231 MHz|  135.740 MHz|   2  
                                        |             |             |
FREQUENCY NET "CompClock/osc_int"       |             |             |
133.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: <A href="#@net:P_Reset_c">P_Reset_c</A>   Source: P_Reset.PAD   Loads: 4
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:w_TX_DONE">w_TX_DONE</A>   Source: CompRS232/SLICE_23.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:S_UARTClock">S_UARTClock</A>   Source: CompClock/CompPll/PLLInst_0.CLKOP   Loads: 19
   Covered under: FREQUENCY NET "S_UARTClock" 10.230769 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:P_Reset_c">P_Reset_c</A>   Source: P_Reset.PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:w_TX_DONE">w_TX_DONE</A>   Source: CompRS232/SLICE_23.Q0
      Covered under: FREQUENCY NET "S_UARTClock" 10.230769 MHz ;   Transfers: 4

   Clock Domain: <A href="#@net:CompDataSelect/s_counter_2__N_70">CompDataSelect/s_counter_2__N_70</A>   Source: SLICE_28.F0
      Covered under: FREQUENCY NET "S_UARTClock" 10.230769 MHz ;   Transfers: 1

Clock Domain: <A href="#@net:CompClock/osc_int">CompClock/osc_int</A>   Source: CompClock/Clock.OSC   Loads: 1
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 238 paths, 2 nets, and 200 connections (81.97% coverage)

