
build/ch.elf:     file format elf32-littlearm


Disassembly of section .vectors:

08000000 <__vectors_base__>:
 8000000:	20000400 	.word	0x20000400
 8000004:	080003d9 	.word	0x080003d9
 8000008:	080003db 	.word	0x080003db
 800000c:	080003db 	.word	0x080003db
 8000010:	080003db 	.word	0x080003db
 8000014:	080003db 	.word	0x080003db
 8000018:	080003db 	.word	0x080003db
 800001c:	080003db 	.word	0x080003db
 8000020:	080003db 	.word	0x080003db
 8000024:	080003db 	.word	0x080003db
 8000028:	080003db 	.word	0x080003db
 800002c:	08008c15 	.word	0x08008c15
 8000030:	080003db 	.word	0x080003db
 8000034:	080003db 	.word	0x080003db
 8000038:	080003db 	.word	0x080003db
 800003c:	080003db 	.word	0x080003db
 8000040:	080003db 	.word	0x080003db
 8000044:	080003db 	.word	0x080003db
 8000048:	080003db 	.word	0x080003db
 800004c:	080003db 	.word	0x080003db
 8000050:	080003db 	.word	0x080003db
 8000054:	080003db 	.word	0x080003db
 8000058:	080003db 	.word	0x080003db
 800005c:	080003db 	.word	0x080003db
 8000060:	080003db 	.word	0x080003db
 8000064:	080003db 	.word	0x080003db
 8000068:	080003db 	.word	0x080003db
 800006c:	08003c95 	.word	0x08003c95
 8000070:	08003ce5 	.word	0x08003ce5
 8000074:	08003d39 	.word	0x08003d39
 8000078:	08003d8d 	.word	0x08003d8d
 800007c:	08003de1 	.word	0x08003de1
 8000080:	08003e31 	.word	0x08003e31
 8000084:	08003e85 	.word	0x08003e85
 8000088:	08003515 	.word	0x08003515
 800008c:	080003db 	.word	0x080003db
 8000090:	080003db 	.word	0x080003db
 8000094:	080003db 	.word	0x080003db
 8000098:	080003db 	.word	0x080003db
 800009c:	080003db 	.word	0x080003db
 80000a0:	080003db 	.word	0x080003db
 80000a4:	080003db 	.word	0x080003db
 80000a8:	080003db 	.word	0x080003db
 80000ac:	080003db 	.word	0x080003db
 80000b0:	08002a6d 	.word	0x08002a6d
 80000b4:	080003db 	.word	0x080003db
 80000b8:	080003db 	.word	0x080003db
 80000bc:	080003db 	.word	0x080003db
 80000c0:	080003db 	.word	0x080003db
 80000c4:	0800490d 	.word	0x0800490d
 80000c8:	08004951 	.word	0x08004951
 80000cc:	08006621 	.word	0x08006621
 80000d0:	08006649 	.word	0x08006649
 80000d4:	08002985 	.word	0x08002985
 80000d8:	080003db 	.word	0x080003db
 80000dc:	080003db 	.word	0x080003db
 80000e0:	080003db 	.word	0x080003db
 80000e4:	080003db 	.word	0x080003db
 80000e8:	080003db 	.word	0x080003db
 80000ec:	080003db 	.word	0x080003db
 80000f0:	080003db 	.word	0x080003db
 80000f4:	080003db 	.word	0x080003db
 80000f8:	080003db 	.word	0x080003db
 80000fc:	08003ed9 	.word	0x08003ed9
 8000100:	080027d1 	.word	0x080027d1
 8000104:	080003db 	.word	0x080003db
 8000108:	080003db 	.word	0x080003db
 800010c:	08006671 	.word	0x08006671
 8000110:	080003db 	.word	0x080003db
 8000114:	080029e1 	.word	0x080029e1
 8000118:	080003db 	.word	0x080003db
 800011c:	080003db 	.word	0x080003db
 8000120:	08003f2d 	.word	0x08003f2d
 8000124:	08003f7d 	.word	0x08003f7d
 8000128:	08003fd1 	.word	0x08003fd1
 800012c:	08004025 	.word	0x08004025
 8000130:	08004079 	.word	0x08004079
 8000134:	080003db 	.word	0x080003db
 8000138:	080003db 	.word	0x080003db
 800013c:	080003db 	.word	0x080003db
 8000140:	080003db 	.word	0x080003db
 8000144:	080003db 	.word	0x080003db
 8000148:	080003db 	.word	0x080003db
 800014c:	080003db 	.word	0x080003db
 8000150:	080040c9 	.word	0x080040c9
 8000154:	0800411d 	.word	0x0800411d
 8000158:	08004171 	.word	0x08004171
 800015c:	080003db 	.word	0x080003db
 8000160:	080003db 	.word	0x080003db
 8000164:	080003db 	.word	0x080003db
 8000168:	080003db 	.word	0x080003db
 800016c:	080003db 	.word	0x080003db
 8000170:	080003db 	.word	0x080003db
 8000174:	080003db 	.word	0x080003db
 8000178:	080003db 	.word	0x080003db
 800017c:	080003db 	.word	0x080003db
 8000180:	080003db 	.word	0x080003db
 8000184:	080003db 	.word	0x080003db
 8000188:	080003db 	.word	0x080003db
 800018c:	080003db 	.word	0x080003db
 8000190:	080003db 	.word	0x080003db
 8000194:	08006699 	.word	0x08006699
 8000198:	080066c1 	.word	0x080066c1
 800019c:	080003db 	.word	0x080003db
 80001a0:	080003db 	.word	0x080003db
 80001a4:	080003db 	.word	0x080003db
 80001a8:	080003db 	.word	0x080003db
 80001ac:	080003db 	.word	0x080003db
 80001b0:	080003db 	.word	0x080003db
 80001b4:	080003db 	.word	0x080003db
 80001b8:	080003db 	.word	0x080003db
 80001bc:	080003db 	.word	0x080003db
 80001c0:	080003db 	.word	0x080003db
 80001c4:	080003db 	.word	0x080003db
 80001c8:	080003db 	.word	0x080003db
 80001cc:	080003db 	.word	0x080003db
 80001d0:	080003db 	.word	0x080003db
 80001d4:	0800560d 	.word	0x0800560d
 80001d8:	080003db 	.word	0x080003db
 80001dc:	080003db 	.word	0x080003db
 80001e0:	080003db 	.word	0x080003db
 80001e4:	080003db 	.word	0x080003db
 80001e8:	080003db 	.word	0x080003db
 80001ec:	080003db 	.word	0x080003db
 80001f0:	080003db 	.word	0x080003db
 80001f4:	080003db 	.word	0x080003db
 80001f8:	080003db 	.word	0x080003db
 80001fc:	080003db 	.word	0x080003db
 8000200:	080003db 	.word	0x080003db
 8000204:	080003db 	.word	0x080003db
 8000208:	080003db 	.word	0x080003db
 800020c:	080003db 	.word	0x080003db
 8000210:	080003db 	.word	0x080003db
 8000214:	080003db 	.word	0x080003db
 8000218:	080003db 	.word	0x080003db
 800021c:	080003db 	.word	0x080003db
 8000220:	080003db 	.word	0x080003db
 8000224:	080003db 	.word	0x080003db
 8000228:	080003db 	.word	0x080003db
 800022c:	080003db 	.word	0x080003db
 8000230:	080003db 	.word	0x080003db
 8000234:	080003db 	.word	0x080003db
 8000238:	080003db 	.word	0x080003db
 800023c:	08003555 	.word	0x08003555
 8000240:	080003db 	.word	0x080003db
 8000244:	0800377d 	.word	0x0800377d
 8000248:	080037cd 	.word	0x080037cd
 800024c:	08003821 	.word	0x08003821
 8000250:	08003875 	.word	0x08003875
 8000254:	080038c9 	.word	0x080038c9
 8000258:	0800391d 	.word	0x0800391d
 800025c:	08003971 	.word	0x08003971
 8000260:	080039c5 	.word	0x080039c5
 8000264:	080003db 	.word	0x080003db
 8000268:	080003db 	.word	0x080003db
 800026c:	080003db 	.word	0x080003db
 8000270:	080003db 	.word	0x080003db
 8000274:	080003db 	.word	0x080003db
 8000278:	080003db 	.word	0x080003db
 800027c:	080003db 	.word	0x080003db
 8000280:	080003db 	.word	0x080003db
 8000284:	080003db 	.word	0x080003db
 8000288:	080003db 	.word	0x080003db
 800028c:	080003db 	.word	0x080003db
 8000290:	080003db 	.word	0x080003db
 8000294:	080003db 	.word	0x080003db
 8000298:	080003db 	.word	0x080003db
 800029c:	080003db 	.word	0x080003db
 80002a0:	080003db 	.word	0x080003db
 80002a4:	080003db 	.word	0x080003db
 80002a8:	080003db 	.word	0x080003db
 80002ac:	080003db 	.word	0x080003db
 80002b0:	080003db 	.word	0x080003db
 80002b4:	080003db 	.word	0x080003db
 80002b8:	080003db 	.word	0x080003db
 80002bc:	080003db 	.word	0x080003db
 80002c0:	080003db 	.word	0x080003db
 80002c4:	080003db 	.word	0x080003db
 80002c8:	080003db 	.word	0x080003db
 80002cc:	080003db 	.word	0x080003db
 80002d0:	080003db 	.word	0x080003db
 80002d4:	080003db 	.word	0x080003db
 80002d8:	080003db 	.word	0x080003db
 80002dc:	080003db 	.word	0x080003db

Disassembly of section .text:

08000300 <_crt0_entry>:
                .align  2
                .thumb_func
                .global _crt0_entry
_crt0_entry:
                /* Interrupts are globally masked initially.*/
                cpsid   i
 8000300:	b672      	cpsid	i

#if CRT0_FORCE_MSP_INIT == TRUE
                /* MSP stack pointers initialization.*/
                ldr     r0, =__main_stack_end__
 8000302:	4826      	ldr	r0, [pc, #152]	; (800039c <_crt0_entry+0x9c>)
                msr     MSP, r0
 8000304:	f380 8808 	msr	MSP, r0
#endif

                /* PSP stack pointers initialization.*/
                ldr     r0, =__process_stack_end__
 8000308:	4825      	ldr	r0, [pc, #148]	; (80003a0 <_crt0_entry+0xa0>)
                msr     PSP, r0
 800030a:	f380 8809 	msr	PSP, r0

#if CRT0_VTOR_INIT == TRUE
                /* Initial VTOR position enforced.*/
                ldr     r0, =_vectors
 800030e:	4825      	ldr	r0, [pc, #148]	; (80003a4 <_crt0_entry+0xa4>)
                ldr     r1, =SCB_VTOR
 8000310:	4925      	ldr	r1, [pc, #148]	; (80003a8 <_crt0_entry+0xa8>)
                str     r0, [r1]
 8000312:	6008      	str	r0, [r1, #0]
                movt    r1, #SCB_FPDSCR >> 16
                str     r0, [r1]
#endif

                /* CONTROL register initialization as configured.*/
                movs    r0, #CRT0_CONTROL_INIT
 8000314:	2002      	movs	r0, #2
                msr     CONTROL, r0
 8000316:	f380 8814 	msr	CONTROL, r0
                isb
 800031a:	f3bf 8f6f 	isb	sy

#if CRT0_INIT_CORE == TRUE
                /* Core initialization.*/
                bl      __cpu_init
 800031e:	f000 ff2b 	bl	8001178 <__cpu_init>
#endif

                /* Early initialization.*/
                bl      __early_init
 8000322:	f006 ffcd 	bl	80072c0 <__early_init>

#if CRT0_INIT_STACKS == TRUE
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
 8000326:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
                /* Main Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__main_stack_base__
 800032a:	4920      	ldr	r1, [pc, #128]	; (80003ac <_crt0_entry+0xac>)
                ldr     r2, =__main_stack_end__
 800032c:	4a1b      	ldr	r2, [pc, #108]	; (800039c <_crt0_entry+0x9c>)
.Lmsloop:
                cmp     r1, r2
 800032e:	4291      	cmp	r1, r2
                itt     lo
 8000330:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000332:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lmsloop
 8000336:	e7fa      	bcc.n	800032e <_crt0_entry+0x2e>

                /* Process Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__process_stack_base__
 8000338:	491d      	ldr	r1, [pc, #116]	; (80003b0 <_crt0_entry+0xb0>)
                ldr     r2, =__process_stack_end__
 800033a:	4a19      	ldr	r2, [pc, #100]	; (80003a0 <_crt0_entry+0xa0>)
.Lpsloop:
                cmp     r1, r2
 800033c:	4291      	cmp	r1, r2
                itt     lo
 800033e:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000340:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lpsloop
 8000344:	e7fa      	bcc.n	800033c <_crt0_entry+0x3c>

#if CRT0_INIT_DATA == TRUE
                /* Data initialization. Note, it assumes that the DATA
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                ldr     r1, =__textdata_base__
 8000346:	491b      	ldr	r1, [pc, #108]	; (80003b4 <_crt0_entry+0xb4>)
                ldr     r2, =__data_base__
 8000348:	4a1b      	ldr	r2, [pc, #108]	; (80003b8 <_crt0_entry+0xb8>)
                ldr     r3, =__data_end__
 800034a:	4b1c      	ldr	r3, [pc, #112]	; (80003bc <_crt0_entry+0xbc>)
.Ldloop:
                cmp     r2, r3
 800034c:	429a      	cmp	r2, r3
                ittt    lo
 800034e:	bf3e      	ittt	cc
                ldrlo   r0, [r1], #4
 8000350:	f851 0b04 	ldrcc.w	r0, [r1], #4
                strlo   r0, [r2], #4
 8000354:	f842 0b04 	strcc.w	r0, [r2], #4
                blo     .Ldloop
 8000358:	e7f8      	bcc.n	800034c <_crt0_entry+0x4c>

#if CRT0_INIT_BSS == TRUE
                /* BSS initialization. Note, it assumes that the BSS
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                movs    r0, #0
 800035a:	2000      	movs	r0, #0
                ldr     r1, =__bss_base__
 800035c:	4918      	ldr	r1, [pc, #96]	; (80003c0 <_crt0_entry+0xc0>)
                ldr     r2, =__bss_end__
 800035e:	4a19      	ldr	r2, [pc, #100]	; (80003c4 <_crt0_entry+0xc4>)
.Lbloop:
                cmp     r1, r2
 8000360:	4291      	cmp	r1, r2
                itt     lo
 8000362:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000364:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lbloop
 8000368:	e7fa      	bcc.n	8000360 <_crt0_entry+0x60>
#endif

#if CRT0_INIT_RAM_AREAS == TRUE
                /* RAM areas initialization.*/
                bl      __init_ram_areas
 800036a:	f000 ff17 	bl	800119c <__init_ram_areas>
#endif

                /* Late initialization..*/
                bl      __late_init
 800036e:	f000 ff0b 	bl	8001188 <__late_init>

#if CRT0_CALL_CONSTRUCTORS == TRUE
                /* Constructors invocation.*/
                ldr     r4, =__init_array_base__
 8000372:	4c15      	ldr	r4, [pc, #84]	; (80003c8 <_crt0_entry+0xc8>)
                ldr     r5, =__init_array_end__
 8000374:	4d15      	ldr	r5, [pc, #84]	; (80003cc <_crt0_entry+0xcc>)
.Linitloop:
                cmp     r4, r5
 8000376:	42ac      	cmp	r4, r5
                bge     .Lendinitloop
 8000378:	da03      	bge.n	8000382 <_crt0_entry+0x82>
                ldr     r1, [r4], #4
 800037a:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 800037e:	4788      	blx	r1
                b       .Linitloop
 8000380:	e7f9      	b.n	8000376 <_crt0_entry+0x76>
.Lendinitloop:
#endif

                /* Main program invocation, r0 contains the returned value.*/
                bl      main
 8000382:	f008 fdd7 	bl	8008f34 <main>

#if CRT0_CALL_DESTRUCTORS == TRUE
                /* Destructors invocation.*/
                ldr     r4, =__fini_array_base__
 8000386:	4c12      	ldr	r4, [pc, #72]	; (80003d0 <_crt0_entry+0xd0>)
                ldr     r5, =__fini_array_end__
 8000388:	4d12      	ldr	r5, [pc, #72]	; (80003d4 <_crt0_entry+0xd4>)
.Lfiniloop:
                cmp     r4, r5
 800038a:	42ac      	cmp	r4, r5
                bge     .Lendfiniloop
 800038c:	da03      	bge.n	8000396 <_crt0_entry+0x96>
                ldr     r1, [r4], #4
 800038e:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 8000392:	4788      	blx	r1
                b       .Lfiniloop
 8000394:	e7f9      	b.n	800038a <_crt0_entry+0x8a>
.Lendfiniloop:
#endif

                /* Branching to the defined exit handler.*/
                b       __default_exit
 8000396:	f000 befd 	b.w	8001194 <__default_exit>
 800039a:	0000      	.short	0x0000
                ldr     r0, =__main_stack_end__
 800039c:	20000400 	.word	0x20000400
                ldr     r0, =__process_stack_end__
 80003a0:	20000800 	.word	0x20000800
                ldr     r0, =_vectors
 80003a4:	08000000 	.word	0x08000000
                ldr     r1, =SCB_VTOR
 80003a8:	e000ed08 	.word	0xe000ed08
                ldr     r1, =__main_stack_base__
 80003ac:	20000000 	.word	0x20000000
                ldr     r1, =__process_stack_base__
 80003b0:	20000400 	.word	0x20000400
                ldr     r1, =__textdata_base__
 80003b4:	08010234 	.word	0x08010234
                ldr     r2, =__data_base__
 80003b8:	24000000 	.word	0x24000000
                ldr     r3, =__data_end__
 80003bc:	240006ac 	.word	0x240006ac
                ldr     r1, =__bss_base__
 80003c0:	240006b0 	.word	0x240006b0
                ldr     r2, =__bss_end__
 80003c4:	24001b10 	.word	0x24001b10
                ldr     r4, =__init_array_base__
 80003c8:	080002e0 	.word	0x080002e0
                ldr     r5, =__init_array_end__
 80003cc:	080002e0 	.word	0x080002e0
                ldr     r4, =__fini_array_base__
 80003d0:	080002e0 	.word	0x080002e0
                ldr     r5, =__fini_array_end__
 80003d4:	080002e0 	.word	0x080002e0

080003d8 <Reset_Handler>:

        .align      2
        .thumb_func
        .weak       Reset_Handler
Reset_Handler:
         b          _crt0_entry
 80003d8:	e792      	b.n	8000300 <_crt0_entry>

080003da <BusFault_Handler>:
        .thumb_func
Vector3F8:
        .thumb_func
Vector3FC:
#endif
        bl          _unhandled_exception
 80003da:	f000 f800 	bl	80003de <_unhandled_exception>

080003de <_unhandled_exception>:

        .thumb_func
        .weak       _unhandled_exception
_unhandled_exception:
.stay:
        b           .stay
 80003de:	e7fe      	b.n	80003de <_unhandled_exception>

080003e0 <__port_switch>:
 * Performs a context switch between two threads.
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  __port_switch
__port_switch:
                push    {r4, r5, r6, r7, r8, r9, r10, r11, lr}
 80003e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if PORT_SWITCHED_REGIONS_NUMBER == 4
                push    {r4, r5, r6, r7, r8, r9, r10, r11}
#endif
#endif

                str     sp, [r1, #CONTEXT_OFFSET]
 80003e4:	f8c1 d00c 	str.w	sp, [r1, #12]
                /* Workaround for ARM errata 752419, only applied if
                   condition exists for it to be triggered.*/
                ldr     r3, [r0, #CONTEXT_OFFSET]
                mov     sp, r3
#else
                ldr     sp, [r0, #CONTEXT_OFFSET]
 80003e8:	f8d0 d00c 	ldr.w	sp, [r0, #12]

#if CORTEX_USE_FPU
                /* Restoring FPU context.*/
                vpop    {s16-s31}
#endif
                pop     {r4, r5, r6, r7, r8, r9, r10, r11, pc}
 80003ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080003f0 <__port_thread_start>:
                bl      __stats_stop_measure_crit_thd
#endif
#if CORTEX_SIMPLIFIED_PRIORITY
                cpsie   i
#else
                movs    r3, #0              /* CORTEX_BASEPRI_DISABLED */
 80003f0:	2300      	movs	r3, #0
                msr     BASEPRI, r3
 80003f2:	f383 8811 	msr	BASEPRI, r3
#endif
                mov     r0, r5
 80003f6:	4628      	mov	r0, r5
                blx     r4
 80003f8:	47a0      	blx	r4
                movs    r0, #0              /* MSG_OK */
 80003fa:	2000      	movs	r0, #0
                bl      chThdExit
 80003fc:	f008 f8d6 	bl	80085ac <chThdExit>

08000400 <.zombies>:
.zombies:       b       .zombies
 8000400:	e7fe      	b.n	8000400 <.zombies>

08000402 <__port_switch_from_isr>:
                bl      __stats_start_measure_crit_thd
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      __dbg_check_lock
#endif
                bl      chSchDoPreemption
 8000402:	f007 fe6b 	bl	80080dc <chSchDoPreemption>

08000406 <__port_exit_from_isr>:
                movt    r3, #:upper16:SCB_ICSR
                mov     r2, ICSR_PENDSVSET
                str     r2, [r3, #0]
                cpsie   i
#else /* !CORTEX_SIMPLIFIED_PRIORITY */
                svc     #0
 8000406:	df00      	svc	0
#endif /* !CORTEX_SIMPLIFIED_PRIORITY */
.L1:            b       .L1
 8000408:	e7fe      	b.n	8000408 <__port_exit_from_isr+0x2>
	...

0800040c <memcpy>:
 800040c:	4684      	mov	ip, r0
 800040e:	ea41 0300 	orr.w	r3, r1, r0
 8000412:	f013 0303 	ands.w	r3, r3, #3
 8000416:	d16d      	bne.n	80004f4 <memcpy+0xe8>
 8000418:	3a40      	subs	r2, #64	; 0x40
 800041a:	d341      	bcc.n	80004a0 <memcpy+0x94>
 800041c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000420:	f840 3b04 	str.w	r3, [r0], #4
 8000424:	f851 3b04 	ldr.w	r3, [r1], #4
 8000428:	f840 3b04 	str.w	r3, [r0], #4
 800042c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000430:	f840 3b04 	str.w	r3, [r0], #4
 8000434:	f851 3b04 	ldr.w	r3, [r1], #4
 8000438:	f840 3b04 	str.w	r3, [r0], #4
 800043c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000440:	f840 3b04 	str.w	r3, [r0], #4
 8000444:	f851 3b04 	ldr.w	r3, [r1], #4
 8000448:	f840 3b04 	str.w	r3, [r0], #4
 800044c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000450:	f840 3b04 	str.w	r3, [r0], #4
 8000454:	f851 3b04 	ldr.w	r3, [r1], #4
 8000458:	f840 3b04 	str.w	r3, [r0], #4
 800045c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000460:	f840 3b04 	str.w	r3, [r0], #4
 8000464:	f851 3b04 	ldr.w	r3, [r1], #4
 8000468:	f840 3b04 	str.w	r3, [r0], #4
 800046c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000470:	f840 3b04 	str.w	r3, [r0], #4
 8000474:	f851 3b04 	ldr.w	r3, [r1], #4
 8000478:	f840 3b04 	str.w	r3, [r0], #4
 800047c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000480:	f840 3b04 	str.w	r3, [r0], #4
 8000484:	f851 3b04 	ldr.w	r3, [r1], #4
 8000488:	f840 3b04 	str.w	r3, [r0], #4
 800048c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000490:	f840 3b04 	str.w	r3, [r0], #4
 8000494:	f851 3b04 	ldr.w	r3, [r1], #4
 8000498:	f840 3b04 	str.w	r3, [r0], #4
 800049c:	3a40      	subs	r2, #64	; 0x40
 800049e:	d2bd      	bcs.n	800041c <memcpy+0x10>
 80004a0:	3230      	adds	r2, #48	; 0x30
 80004a2:	d311      	bcc.n	80004c8 <memcpy+0xbc>
 80004a4:	f851 3b04 	ldr.w	r3, [r1], #4
 80004a8:	f840 3b04 	str.w	r3, [r0], #4
 80004ac:	f851 3b04 	ldr.w	r3, [r1], #4
 80004b0:	f840 3b04 	str.w	r3, [r0], #4
 80004b4:	f851 3b04 	ldr.w	r3, [r1], #4
 80004b8:	f840 3b04 	str.w	r3, [r0], #4
 80004bc:	f851 3b04 	ldr.w	r3, [r1], #4
 80004c0:	f840 3b04 	str.w	r3, [r0], #4
 80004c4:	3a10      	subs	r2, #16
 80004c6:	d2ed      	bcs.n	80004a4 <memcpy+0x98>
 80004c8:	320c      	adds	r2, #12
 80004ca:	d305      	bcc.n	80004d8 <memcpy+0xcc>
 80004cc:	f851 3b04 	ldr.w	r3, [r1], #4
 80004d0:	f840 3b04 	str.w	r3, [r0], #4
 80004d4:	3a04      	subs	r2, #4
 80004d6:	d2f9      	bcs.n	80004cc <memcpy+0xc0>
 80004d8:	3204      	adds	r2, #4
 80004da:	d008      	beq.n	80004ee <memcpy+0xe2>
 80004dc:	07d2      	lsls	r2, r2, #31
 80004de:	bf1c      	itt	ne
 80004e0:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80004e4:	f800 3b01 	strbne.w	r3, [r0], #1
 80004e8:	d301      	bcc.n	80004ee <memcpy+0xe2>
 80004ea:	880b      	ldrh	r3, [r1, #0]
 80004ec:	8003      	strh	r3, [r0, #0]
 80004ee:	4660      	mov	r0, ip
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop
 80004f4:	2a08      	cmp	r2, #8
 80004f6:	d313      	bcc.n	8000520 <memcpy+0x114>
 80004f8:	078b      	lsls	r3, r1, #30
 80004fa:	d08d      	beq.n	8000418 <memcpy+0xc>
 80004fc:	f010 0303 	ands.w	r3, r0, #3
 8000500:	d08a      	beq.n	8000418 <memcpy+0xc>
 8000502:	f1c3 0304 	rsb	r3, r3, #4
 8000506:	1ad2      	subs	r2, r2, r3
 8000508:	07db      	lsls	r3, r3, #31
 800050a:	bf1c      	itt	ne
 800050c:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000510:	f800 3b01 	strbne.w	r3, [r0], #1
 8000514:	d380      	bcc.n	8000418 <memcpy+0xc>
 8000516:	f831 3b02 	ldrh.w	r3, [r1], #2
 800051a:	f820 3b02 	strh.w	r3, [r0], #2
 800051e:	e77b      	b.n	8000418 <memcpy+0xc>
 8000520:	3a04      	subs	r2, #4
 8000522:	d3d9      	bcc.n	80004d8 <memcpy+0xcc>
 8000524:	3a01      	subs	r2, #1
 8000526:	f811 3b01 	ldrb.w	r3, [r1], #1
 800052a:	f800 3b01 	strb.w	r3, [r0], #1
 800052e:	d2f9      	bcs.n	8000524 <memcpy+0x118>
 8000530:	780b      	ldrb	r3, [r1, #0]
 8000532:	7003      	strb	r3, [r0, #0]
 8000534:	784b      	ldrb	r3, [r1, #1]
 8000536:	7043      	strb	r3, [r0, #1]
 8000538:	788b      	ldrb	r3, [r1, #2]
 800053a:	7083      	strb	r3, [r0, #2]
 800053c:	4660      	mov	r0, ip
 800053e:	4770      	bx	lr

08000540 <memchr>:
 8000540:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000544:	2a10      	cmp	r2, #16
 8000546:	db2b      	blt.n	80005a0 <memchr+0x60>
 8000548:	f010 0f07 	tst.w	r0, #7
 800054c:	d008      	beq.n	8000560 <memchr+0x20>
 800054e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000552:	3a01      	subs	r2, #1
 8000554:	428b      	cmp	r3, r1
 8000556:	d02d      	beq.n	80005b4 <memchr+0x74>
 8000558:	f010 0f07 	tst.w	r0, #7
 800055c:	b342      	cbz	r2, 80005b0 <memchr+0x70>
 800055e:	d1f6      	bne.n	800054e <memchr+0xe>
 8000560:	b4f0      	push	{r4, r5, r6, r7}
 8000562:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000566:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800056a:	f022 0407 	bic.w	r4, r2, #7
 800056e:	f07f 0700 	mvns.w	r7, #0
 8000572:	2300      	movs	r3, #0
 8000574:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000578:	3c08      	subs	r4, #8
 800057a:	ea85 0501 	eor.w	r5, r5, r1
 800057e:	ea86 0601 	eor.w	r6, r6, r1
 8000582:	fa85 f547 	uadd8	r5, r5, r7
 8000586:	faa3 f587 	sel	r5, r3, r7
 800058a:	fa86 f647 	uadd8	r6, r6, r7
 800058e:	faa5 f687 	sel	r6, r5, r7
 8000592:	b98e      	cbnz	r6, 80005b8 <memchr+0x78>
 8000594:	d1ee      	bne.n	8000574 <memchr+0x34>
 8000596:	bcf0      	pop	{r4, r5, r6, r7}
 8000598:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800059c:	f002 0207 	and.w	r2, r2, #7
 80005a0:	b132      	cbz	r2, 80005b0 <memchr+0x70>
 80005a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80005a6:	3a01      	subs	r2, #1
 80005a8:	ea83 0301 	eor.w	r3, r3, r1
 80005ac:	b113      	cbz	r3, 80005b4 <memchr+0x74>
 80005ae:	d1f8      	bne.n	80005a2 <memchr+0x62>
 80005b0:	2000      	movs	r0, #0
 80005b2:	4770      	bx	lr
 80005b4:	3801      	subs	r0, #1
 80005b6:	4770      	bx	lr
 80005b8:	2d00      	cmp	r5, #0
 80005ba:	bf06      	itte	eq
 80005bc:	4635      	moveq	r5, r6
 80005be:	3803      	subeq	r0, #3
 80005c0:	3807      	subne	r0, #7
 80005c2:	f015 0f01 	tst.w	r5, #1
 80005c6:	d107      	bne.n	80005d8 <memchr+0x98>
 80005c8:	3001      	adds	r0, #1
 80005ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80005ce:	bf02      	ittt	eq
 80005d0:	3001      	addeq	r0, #1
 80005d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80005d6:	3001      	addeq	r0, #1
 80005d8:	bcf0      	pop	{r4, r5, r6, r7}
 80005da:	3801      	subs	r0, #1
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop
	...

08000600 <strlen>:
 8000600:	f890 f000 	pld	[r0]
 8000604:	e96d 4502 	strd	r4, r5, [sp, #-8]!
 8000608:	f020 0107 	bic.w	r1, r0, #7
 800060c:	f06f 0c00 	mvn.w	ip, #0
 8000610:	f010 0407 	ands.w	r4, r0, #7
 8000614:	f891 f020 	pld	[r1, #32]
 8000618:	f040 8049 	bne.w	80006ae <strlen+0xae>
 800061c:	f04f 0400 	mov.w	r4, #0
 8000620:	f06f 0007 	mvn.w	r0, #7
 8000624:	e9d1 2300 	ldrd	r2, r3, [r1]
 8000628:	f891 f040 	pld	[r1, #64]	; 0x40
 800062c:	f100 0008 	add.w	r0, r0, #8
 8000630:	fa82 f24c 	uadd8	r2, r2, ip
 8000634:	faa4 f28c 	sel	r2, r4, ip
 8000638:	fa83 f34c 	uadd8	r3, r3, ip
 800063c:	faa2 f38c 	sel	r3, r2, ip
 8000640:	bb4b      	cbnz	r3, 8000696 <strlen+0x96>
 8000642:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 8000646:	fa82 f24c 	uadd8	r2, r2, ip
 800064a:	f100 0008 	add.w	r0, r0, #8
 800064e:	faa4 f28c 	sel	r2, r4, ip
 8000652:	fa83 f34c 	uadd8	r3, r3, ip
 8000656:	faa2 f38c 	sel	r3, r2, ip
 800065a:	b9e3      	cbnz	r3, 8000696 <strlen+0x96>
 800065c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
 8000660:	fa82 f24c 	uadd8	r2, r2, ip
 8000664:	f100 0008 	add.w	r0, r0, #8
 8000668:	faa4 f28c 	sel	r2, r4, ip
 800066c:	fa83 f34c 	uadd8	r3, r3, ip
 8000670:	faa2 f38c 	sel	r3, r2, ip
 8000674:	b97b      	cbnz	r3, 8000696 <strlen+0x96>
 8000676:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
 800067a:	f101 0120 	add.w	r1, r1, #32
 800067e:	fa82 f24c 	uadd8	r2, r2, ip
 8000682:	f100 0008 	add.w	r0, r0, #8
 8000686:	faa4 f28c 	sel	r2, r4, ip
 800068a:	fa83 f34c 	uadd8	r3, r3, ip
 800068e:	faa2 f38c 	sel	r3, r2, ip
 8000692:	2b00      	cmp	r3, #0
 8000694:	d0c6      	beq.n	8000624 <strlen+0x24>
 8000696:	2a00      	cmp	r2, #0
 8000698:	bf04      	itt	eq
 800069a:	3004      	addeq	r0, #4
 800069c:	461a      	moveq	r2, r3
 800069e:	ba12      	rev	r2, r2
 80006a0:	fab2 f282 	clz	r2, r2
 80006a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
 80006a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 80006ac:	4770      	bx	lr
 80006ae:	e9d1 2300 	ldrd	r2, r3, [r1]
 80006b2:	f004 0503 	and.w	r5, r4, #3
 80006b6:	f1c4 0000 	rsb	r0, r4, #0
 80006ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
 80006be:	f014 0f04 	tst.w	r4, #4
 80006c2:	f891 f040 	pld	[r1, #64]	; 0x40
 80006c6:	fa0c f505 	lsl.w	r5, ip, r5
 80006ca:	ea62 0205 	orn	r2, r2, r5
 80006ce:	bf1c      	itt	ne
 80006d0:	ea63 0305 	ornne	r3, r3, r5
 80006d4:	4662      	movne	r2, ip
 80006d6:	f04f 0400 	mov.w	r4, #0
 80006da:	e7a9      	b.n	8000630 <strlen+0x30>

080006dc <__aeabi_drsub>:
 80006dc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	e002      	b.n	80006e8 <__adddf3>
 80006e2:	bf00      	nop

080006e4 <__aeabi_dsub>:
 80006e4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080006e8 <__adddf3>:
 80006e8:	b530      	push	{r4, r5, lr}
 80006ea:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80006ee:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80006f2:	ea94 0f05 	teq	r4, r5
 80006f6:	bf08      	it	eq
 80006f8:	ea90 0f02 	teqeq	r0, r2
 80006fc:	bf1f      	itttt	ne
 80006fe:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000702:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000706:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800070a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800070e:	f000 80e2 	beq.w	80008d6 <__adddf3+0x1ee>
 8000712:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000716:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800071a:	bfb8      	it	lt
 800071c:	426d      	neglt	r5, r5
 800071e:	dd0c      	ble.n	800073a <__adddf3+0x52>
 8000720:	442c      	add	r4, r5
 8000722:	ea80 0202 	eor.w	r2, r0, r2
 8000726:	ea81 0303 	eor.w	r3, r1, r3
 800072a:	ea82 0000 	eor.w	r0, r2, r0
 800072e:	ea83 0101 	eor.w	r1, r3, r1
 8000732:	ea80 0202 	eor.w	r2, r0, r2
 8000736:	ea81 0303 	eor.w	r3, r1, r3
 800073a:	2d36      	cmp	r5, #54	; 0x36
 800073c:	bf88      	it	hi
 800073e:	bd30      	pophi	{r4, r5, pc}
 8000740:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000744:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000748:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800074c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000750:	d002      	beq.n	8000758 <__adddf3+0x70>
 8000752:	4240      	negs	r0, r0
 8000754:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000758:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800075c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000760:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000764:	d002      	beq.n	800076c <__adddf3+0x84>
 8000766:	4252      	negs	r2, r2
 8000768:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800076c:	ea94 0f05 	teq	r4, r5
 8000770:	f000 80a7 	beq.w	80008c2 <__adddf3+0x1da>
 8000774:	f1a4 0401 	sub.w	r4, r4, #1
 8000778:	f1d5 0e20 	rsbs	lr, r5, #32
 800077c:	db0d      	blt.n	800079a <__adddf3+0xb2>
 800077e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000782:	fa22 f205 	lsr.w	r2, r2, r5
 8000786:	1880      	adds	r0, r0, r2
 8000788:	f141 0100 	adc.w	r1, r1, #0
 800078c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000790:	1880      	adds	r0, r0, r2
 8000792:	fa43 f305 	asr.w	r3, r3, r5
 8000796:	4159      	adcs	r1, r3
 8000798:	e00e      	b.n	80007b8 <__adddf3+0xd0>
 800079a:	f1a5 0520 	sub.w	r5, r5, #32
 800079e:	f10e 0e20 	add.w	lr, lr, #32
 80007a2:	2a01      	cmp	r2, #1
 80007a4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80007a8:	bf28      	it	cs
 80007aa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80007ae:	fa43 f305 	asr.w	r3, r3, r5
 80007b2:	18c0      	adds	r0, r0, r3
 80007b4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80007b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007bc:	d507      	bpl.n	80007ce <__adddf3+0xe6>
 80007be:	f04f 0e00 	mov.w	lr, #0
 80007c2:	f1dc 0c00 	rsbs	ip, ip, #0
 80007c6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80007ca:	eb6e 0101 	sbc.w	r1, lr, r1
 80007ce:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80007d2:	d31b      	bcc.n	800080c <__adddf3+0x124>
 80007d4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80007d8:	d30c      	bcc.n	80007f4 <__adddf3+0x10c>
 80007da:	0849      	lsrs	r1, r1, #1
 80007dc:	ea5f 0030 	movs.w	r0, r0, rrx
 80007e0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80007e4:	f104 0401 	add.w	r4, r4, #1
 80007e8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80007ec:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80007f0:	f080 809a 	bcs.w	8000928 <__adddf3+0x240>
 80007f4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80007f8:	bf08      	it	eq
 80007fa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80007fe:	f150 0000 	adcs.w	r0, r0, #0
 8000802:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000806:	ea41 0105 	orr.w	r1, r1, r5
 800080a:	bd30      	pop	{r4, r5, pc}
 800080c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000810:	4140      	adcs	r0, r0
 8000812:	eb41 0101 	adc.w	r1, r1, r1
 8000816:	3c01      	subs	r4, #1
 8000818:	bf28      	it	cs
 800081a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800081e:	d2e9      	bcs.n	80007f4 <__adddf3+0x10c>
 8000820:	f091 0f00 	teq	r1, #0
 8000824:	bf04      	itt	eq
 8000826:	4601      	moveq	r1, r0
 8000828:	2000      	moveq	r0, #0
 800082a:	fab1 f381 	clz	r3, r1
 800082e:	bf08      	it	eq
 8000830:	3320      	addeq	r3, #32
 8000832:	f1a3 030b 	sub.w	r3, r3, #11
 8000836:	f1b3 0220 	subs.w	r2, r3, #32
 800083a:	da0c      	bge.n	8000856 <__adddf3+0x16e>
 800083c:	320c      	adds	r2, #12
 800083e:	dd08      	ble.n	8000852 <__adddf3+0x16a>
 8000840:	f102 0c14 	add.w	ip, r2, #20
 8000844:	f1c2 020c 	rsb	r2, r2, #12
 8000848:	fa01 f00c 	lsl.w	r0, r1, ip
 800084c:	fa21 f102 	lsr.w	r1, r1, r2
 8000850:	e00c      	b.n	800086c <__adddf3+0x184>
 8000852:	f102 0214 	add.w	r2, r2, #20
 8000856:	bfd8      	it	le
 8000858:	f1c2 0c20 	rsble	ip, r2, #32
 800085c:	fa01 f102 	lsl.w	r1, r1, r2
 8000860:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000864:	bfdc      	itt	le
 8000866:	ea41 010c 	orrle.w	r1, r1, ip
 800086a:	4090      	lslle	r0, r2
 800086c:	1ae4      	subs	r4, r4, r3
 800086e:	bfa2      	ittt	ge
 8000870:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000874:	4329      	orrge	r1, r5
 8000876:	bd30      	popge	{r4, r5, pc}
 8000878:	ea6f 0404 	mvn.w	r4, r4
 800087c:	3c1f      	subs	r4, #31
 800087e:	da1c      	bge.n	80008ba <__adddf3+0x1d2>
 8000880:	340c      	adds	r4, #12
 8000882:	dc0e      	bgt.n	80008a2 <__adddf3+0x1ba>
 8000884:	f104 0414 	add.w	r4, r4, #20
 8000888:	f1c4 0220 	rsb	r2, r4, #32
 800088c:	fa20 f004 	lsr.w	r0, r0, r4
 8000890:	fa01 f302 	lsl.w	r3, r1, r2
 8000894:	ea40 0003 	orr.w	r0, r0, r3
 8000898:	fa21 f304 	lsr.w	r3, r1, r4
 800089c:	ea45 0103 	orr.w	r1, r5, r3
 80008a0:	bd30      	pop	{r4, r5, pc}
 80008a2:	f1c4 040c 	rsb	r4, r4, #12
 80008a6:	f1c4 0220 	rsb	r2, r4, #32
 80008aa:	fa20 f002 	lsr.w	r0, r0, r2
 80008ae:	fa01 f304 	lsl.w	r3, r1, r4
 80008b2:	ea40 0003 	orr.w	r0, r0, r3
 80008b6:	4629      	mov	r1, r5
 80008b8:	bd30      	pop	{r4, r5, pc}
 80008ba:	fa21 f004 	lsr.w	r0, r1, r4
 80008be:	4629      	mov	r1, r5
 80008c0:	bd30      	pop	{r4, r5, pc}
 80008c2:	f094 0f00 	teq	r4, #0
 80008c6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80008ca:	bf06      	itte	eq
 80008cc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80008d0:	3401      	addeq	r4, #1
 80008d2:	3d01      	subne	r5, #1
 80008d4:	e74e      	b.n	8000774 <__adddf3+0x8c>
 80008d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80008da:	bf18      	it	ne
 80008dc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80008e0:	d029      	beq.n	8000936 <__adddf3+0x24e>
 80008e2:	ea94 0f05 	teq	r4, r5
 80008e6:	bf08      	it	eq
 80008e8:	ea90 0f02 	teqeq	r0, r2
 80008ec:	d005      	beq.n	80008fa <__adddf3+0x212>
 80008ee:	ea54 0c00 	orrs.w	ip, r4, r0
 80008f2:	bf04      	itt	eq
 80008f4:	4619      	moveq	r1, r3
 80008f6:	4610      	moveq	r0, r2
 80008f8:	bd30      	pop	{r4, r5, pc}
 80008fa:	ea91 0f03 	teq	r1, r3
 80008fe:	bf1e      	ittt	ne
 8000900:	2100      	movne	r1, #0
 8000902:	2000      	movne	r0, #0
 8000904:	bd30      	popne	{r4, r5, pc}
 8000906:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800090a:	d105      	bne.n	8000918 <__adddf3+0x230>
 800090c:	0040      	lsls	r0, r0, #1
 800090e:	4149      	adcs	r1, r1
 8000910:	bf28      	it	cs
 8000912:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000916:	bd30      	pop	{r4, r5, pc}
 8000918:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800091c:	bf3c      	itt	cc
 800091e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000922:	bd30      	popcc	{r4, r5, pc}
 8000924:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000928:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800092c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000930:	f04f 0000 	mov.w	r0, #0
 8000934:	bd30      	pop	{r4, r5, pc}
 8000936:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800093a:	bf1a      	itte	ne
 800093c:	4619      	movne	r1, r3
 800093e:	4610      	movne	r0, r2
 8000940:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000944:	bf1c      	itt	ne
 8000946:	460b      	movne	r3, r1
 8000948:	4602      	movne	r2, r0
 800094a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800094e:	bf06      	itte	eq
 8000950:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000954:	ea91 0f03 	teqeq	r1, r3
 8000958:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800095c:	bd30      	pop	{r4, r5, pc}
 800095e:	bf00      	nop

08000960 <__aeabi_ui2d>:
 8000960:	f090 0f00 	teq	r0, #0
 8000964:	bf04      	itt	eq
 8000966:	2100      	moveq	r1, #0
 8000968:	4770      	bxeq	lr
 800096a:	b530      	push	{r4, r5, lr}
 800096c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000970:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000974:	f04f 0500 	mov.w	r5, #0
 8000978:	f04f 0100 	mov.w	r1, #0
 800097c:	e750      	b.n	8000820 <__adddf3+0x138>
 800097e:	bf00      	nop

08000980 <__aeabi_i2d>:
 8000980:	f090 0f00 	teq	r0, #0
 8000984:	bf04      	itt	eq
 8000986:	2100      	moveq	r1, #0
 8000988:	4770      	bxeq	lr
 800098a:	b530      	push	{r4, r5, lr}
 800098c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000990:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000994:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000998:	bf48      	it	mi
 800099a:	4240      	negmi	r0, r0
 800099c:	f04f 0100 	mov.w	r1, #0
 80009a0:	e73e      	b.n	8000820 <__adddf3+0x138>
 80009a2:	bf00      	nop

080009a4 <__aeabi_f2d>:
 80009a4:	0042      	lsls	r2, r0, #1
 80009a6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80009aa:	ea4f 0131 	mov.w	r1, r1, rrx
 80009ae:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80009b2:	bf1f      	itttt	ne
 80009b4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80009b8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80009bc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80009c0:	4770      	bxne	lr
 80009c2:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80009c6:	bf08      	it	eq
 80009c8:	4770      	bxeq	lr
 80009ca:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80009ce:	bf04      	itt	eq
 80009d0:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80009d4:	4770      	bxeq	lr
 80009d6:	b530      	push	{r4, r5, lr}
 80009d8:	f44f 7460 	mov.w	r4, #896	; 0x380
 80009dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80009e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80009e4:	e71c      	b.n	8000820 <__adddf3+0x138>
 80009e6:	bf00      	nop

080009e8 <__aeabi_ul2d>:
 80009e8:	ea50 0201 	orrs.w	r2, r0, r1
 80009ec:	bf08      	it	eq
 80009ee:	4770      	bxeq	lr
 80009f0:	b530      	push	{r4, r5, lr}
 80009f2:	f04f 0500 	mov.w	r5, #0
 80009f6:	e00a      	b.n	8000a0e <__aeabi_l2d+0x16>

080009f8 <__aeabi_l2d>:
 80009f8:	ea50 0201 	orrs.w	r2, r0, r1
 80009fc:	bf08      	it	eq
 80009fe:	4770      	bxeq	lr
 8000a00:	b530      	push	{r4, r5, lr}
 8000a02:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000a06:	d502      	bpl.n	8000a0e <__aeabi_l2d+0x16>
 8000a08:	4240      	negs	r0, r0
 8000a0a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000a0e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000a12:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000a16:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000a1a:	f43f aed8 	beq.w	80007ce <__adddf3+0xe6>
 8000a1e:	f04f 0203 	mov.w	r2, #3
 8000a22:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000a26:	bf18      	it	ne
 8000a28:	3203      	addne	r2, #3
 8000a2a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000a2e:	bf18      	it	ne
 8000a30:	3203      	addne	r2, #3
 8000a32:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000a36:	f1c2 0320 	rsb	r3, r2, #32
 8000a3a:	fa00 fc03 	lsl.w	ip, r0, r3
 8000a3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a42:	fa01 fe03 	lsl.w	lr, r1, r3
 8000a46:	ea40 000e 	orr.w	r0, r0, lr
 8000a4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000a4e:	4414      	add	r4, r2
 8000a50:	e6bd      	b.n	80007ce <__adddf3+0xe6>
 8000a52:	bf00      	nop

08000a54 <__aeabi_dmul>:
 8000a54:	b570      	push	{r4, r5, r6, lr}
 8000a56:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000a5a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000a5e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000a62:	bf1d      	ittte	ne
 8000a64:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000a68:	ea94 0f0c 	teqne	r4, ip
 8000a6c:	ea95 0f0c 	teqne	r5, ip
 8000a70:	f000 f8de 	bleq	8000c30 <__aeabi_dmul+0x1dc>
 8000a74:	442c      	add	r4, r5
 8000a76:	ea81 0603 	eor.w	r6, r1, r3
 8000a7a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000a7e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000a82:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000a86:	bf18      	it	ne
 8000a88:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000a8c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000a94:	d038      	beq.n	8000b08 <__aeabi_dmul+0xb4>
 8000a96:	fba0 ce02 	umull	ip, lr, r0, r2
 8000a9a:	f04f 0500 	mov.w	r5, #0
 8000a9e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000aa2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000aa6:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000aaa:	f04f 0600 	mov.w	r6, #0
 8000aae:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000ab2:	f09c 0f00 	teq	ip, #0
 8000ab6:	bf18      	it	ne
 8000ab8:	f04e 0e01 	orrne.w	lr, lr, #1
 8000abc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000ac0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000ac4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000ac8:	d204      	bcs.n	8000ad4 <__aeabi_dmul+0x80>
 8000aca:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000ace:	416d      	adcs	r5, r5
 8000ad0:	eb46 0606 	adc.w	r6, r6, r6
 8000ad4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000ad8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000adc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000ae0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000ae4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000ae8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000aec:	bf88      	it	hi
 8000aee:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000af2:	d81e      	bhi.n	8000b32 <__aeabi_dmul+0xde>
 8000af4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000af8:	bf08      	it	eq
 8000afa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000afe:	f150 0000 	adcs.w	r0, r0, #0
 8000b02:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000b06:	bd70      	pop	{r4, r5, r6, pc}
 8000b08:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000b0c:	ea46 0101 	orr.w	r1, r6, r1
 8000b10:	ea40 0002 	orr.w	r0, r0, r2
 8000b14:	ea81 0103 	eor.w	r1, r1, r3
 8000b18:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000b1c:	bfc2      	ittt	gt
 8000b1e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000b22:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000b26:	bd70      	popgt	{r4, r5, r6, pc}
 8000b28:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b2c:	f04f 0e00 	mov.w	lr, #0
 8000b30:	3c01      	subs	r4, #1
 8000b32:	f300 80ab 	bgt.w	8000c8c <__aeabi_dmul+0x238>
 8000b36:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000b3a:	bfde      	ittt	le
 8000b3c:	2000      	movle	r0, #0
 8000b3e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000b42:	bd70      	pople	{r4, r5, r6, pc}
 8000b44:	f1c4 0400 	rsb	r4, r4, #0
 8000b48:	3c20      	subs	r4, #32
 8000b4a:	da35      	bge.n	8000bb8 <__aeabi_dmul+0x164>
 8000b4c:	340c      	adds	r4, #12
 8000b4e:	dc1b      	bgt.n	8000b88 <__aeabi_dmul+0x134>
 8000b50:	f104 0414 	add.w	r4, r4, #20
 8000b54:	f1c4 0520 	rsb	r5, r4, #32
 8000b58:	fa00 f305 	lsl.w	r3, r0, r5
 8000b5c:	fa20 f004 	lsr.w	r0, r0, r4
 8000b60:	fa01 f205 	lsl.w	r2, r1, r5
 8000b64:	ea40 0002 	orr.w	r0, r0, r2
 8000b68:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000b6c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000b70:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000b74:	fa21 f604 	lsr.w	r6, r1, r4
 8000b78:	eb42 0106 	adc.w	r1, r2, r6
 8000b7c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000b80:	bf08      	it	eq
 8000b82:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000b86:	bd70      	pop	{r4, r5, r6, pc}
 8000b88:	f1c4 040c 	rsb	r4, r4, #12
 8000b8c:	f1c4 0520 	rsb	r5, r4, #32
 8000b90:	fa00 f304 	lsl.w	r3, r0, r4
 8000b94:	fa20 f005 	lsr.w	r0, r0, r5
 8000b98:	fa01 f204 	lsl.w	r2, r1, r4
 8000b9c:	ea40 0002 	orr.w	r0, r0, r2
 8000ba0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000ba4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000ba8:	f141 0100 	adc.w	r1, r1, #0
 8000bac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000bb0:	bf08      	it	eq
 8000bb2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000bb6:	bd70      	pop	{r4, r5, r6, pc}
 8000bb8:	f1c4 0520 	rsb	r5, r4, #32
 8000bbc:	fa00 f205 	lsl.w	r2, r0, r5
 8000bc0:	ea4e 0e02 	orr.w	lr, lr, r2
 8000bc4:	fa20 f304 	lsr.w	r3, r0, r4
 8000bc8:	fa01 f205 	lsl.w	r2, r1, r5
 8000bcc:	ea43 0302 	orr.w	r3, r3, r2
 8000bd0:	fa21 f004 	lsr.w	r0, r1, r4
 8000bd4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000bd8:	fa21 f204 	lsr.w	r2, r1, r4
 8000bdc:	ea20 0002 	bic.w	r0, r0, r2
 8000be0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000be4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000be8:	bf08      	it	eq
 8000bea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000bee:	bd70      	pop	{r4, r5, r6, pc}
 8000bf0:	f094 0f00 	teq	r4, #0
 8000bf4:	d10f      	bne.n	8000c16 <__aeabi_dmul+0x1c2>
 8000bf6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000bfa:	0040      	lsls	r0, r0, #1
 8000bfc:	eb41 0101 	adc.w	r1, r1, r1
 8000c00:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000c04:	bf08      	it	eq
 8000c06:	3c01      	subeq	r4, #1
 8000c08:	d0f7      	beq.n	8000bfa <__aeabi_dmul+0x1a6>
 8000c0a:	ea41 0106 	orr.w	r1, r1, r6
 8000c0e:	f095 0f00 	teq	r5, #0
 8000c12:	bf18      	it	ne
 8000c14:	4770      	bxne	lr
 8000c16:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000c1a:	0052      	lsls	r2, r2, #1
 8000c1c:	eb43 0303 	adc.w	r3, r3, r3
 8000c20:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000c24:	bf08      	it	eq
 8000c26:	3d01      	subeq	r5, #1
 8000c28:	d0f7      	beq.n	8000c1a <__aeabi_dmul+0x1c6>
 8000c2a:	ea43 0306 	orr.w	r3, r3, r6
 8000c2e:	4770      	bx	lr
 8000c30:	ea94 0f0c 	teq	r4, ip
 8000c34:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000c38:	bf18      	it	ne
 8000c3a:	ea95 0f0c 	teqne	r5, ip
 8000c3e:	d00c      	beq.n	8000c5a <__aeabi_dmul+0x206>
 8000c40:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000c44:	bf18      	it	ne
 8000c46:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000c4a:	d1d1      	bne.n	8000bf0 <__aeabi_dmul+0x19c>
 8000c4c:	ea81 0103 	eor.w	r1, r1, r3
 8000c50:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000c54:	f04f 0000 	mov.w	r0, #0
 8000c58:	bd70      	pop	{r4, r5, r6, pc}
 8000c5a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000c5e:	bf06      	itte	eq
 8000c60:	4610      	moveq	r0, r2
 8000c62:	4619      	moveq	r1, r3
 8000c64:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000c68:	d019      	beq.n	8000c9e <__aeabi_dmul+0x24a>
 8000c6a:	ea94 0f0c 	teq	r4, ip
 8000c6e:	d102      	bne.n	8000c76 <__aeabi_dmul+0x222>
 8000c70:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000c74:	d113      	bne.n	8000c9e <__aeabi_dmul+0x24a>
 8000c76:	ea95 0f0c 	teq	r5, ip
 8000c7a:	d105      	bne.n	8000c88 <__aeabi_dmul+0x234>
 8000c7c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000c80:	bf1c      	itt	ne
 8000c82:	4610      	movne	r0, r2
 8000c84:	4619      	movne	r1, r3
 8000c86:	d10a      	bne.n	8000c9e <__aeabi_dmul+0x24a>
 8000c88:	ea81 0103 	eor.w	r1, r1, r3
 8000c8c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000c90:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000c94:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000c98:	f04f 0000 	mov.w	r0, #0
 8000c9c:	bd70      	pop	{r4, r5, r6, pc}
 8000c9e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000ca2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000ca6:	bd70      	pop	{r4, r5, r6, pc}

08000ca8 <__aeabi_ddiv>:
 8000ca8:	b570      	push	{r4, r5, r6, lr}
 8000caa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000cae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000cb2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000cb6:	bf1d      	ittte	ne
 8000cb8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000cbc:	ea94 0f0c 	teqne	r4, ip
 8000cc0:	ea95 0f0c 	teqne	r5, ip
 8000cc4:	f000 f8a7 	bleq	8000e16 <__aeabi_ddiv+0x16e>
 8000cc8:	eba4 0405 	sub.w	r4, r4, r5
 8000ccc:	ea81 0e03 	eor.w	lr, r1, r3
 8000cd0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000cd4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000cd8:	f000 8088 	beq.w	8000dec <__aeabi_ddiv+0x144>
 8000cdc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000ce0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000ce4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000ce8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000cec:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000cf0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000cf4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000cf8:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000cfc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000d00:	429d      	cmp	r5, r3
 8000d02:	bf08      	it	eq
 8000d04:	4296      	cmpeq	r6, r2
 8000d06:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000d0a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000d0e:	d202      	bcs.n	8000d16 <__aeabi_ddiv+0x6e>
 8000d10:	085b      	lsrs	r3, r3, #1
 8000d12:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d16:	1ab6      	subs	r6, r6, r2
 8000d18:	eb65 0503 	sbc.w	r5, r5, r3
 8000d1c:	085b      	lsrs	r3, r3, #1
 8000d1e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d22:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000d26:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000d2a:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d2e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d32:	bf22      	ittt	cs
 8000d34:	1ab6      	subcs	r6, r6, r2
 8000d36:	4675      	movcs	r5, lr
 8000d38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d3c:	085b      	lsrs	r3, r3, #1
 8000d3e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d42:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d46:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d4a:	bf22      	ittt	cs
 8000d4c:	1ab6      	subcs	r6, r6, r2
 8000d4e:	4675      	movcs	r5, lr
 8000d50:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d54:	085b      	lsrs	r3, r3, #1
 8000d56:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d5a:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d5e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d62:	bf22      	ittt	cs
 8000d64:	1ab6      	subcs	r6, r6, r2
 8000d66:	4675      	movcs	r5, lr
 8000d68:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d6c:	085b      	lsrs	r3, r3, #1
 8000d6e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d72:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d76:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d7a:	bf22      	ittt	cs
 8000d7c:	1ab6      	subcs	r6, r6, r2
 8000d7e:	4675      	movcs	r5, lr
 8000d80:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d84:	ea55 0e06 	orrs.w	lr, r5, r6
 8000d88:	d018      	beq.n	8000dbc <__aeabi_ddiv+0x114>
 8000d8a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000d8e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000d92:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000d96:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000d9a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000d9e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000da2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000da6:	d1c0      	bne.n	8000d2a <__aeabi_ddiv+0x82>
 8000da8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000dac:	d10b      	bne.n	8000dc6 <__aeabi_ddiv+0x11e>
 8000dae:	ea41 0100 	orr.w	r1, r1, r0
 8000db2:	f04f 0000 	mov.w	r0, #0
 8000db6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000dba:	e7b6      	b.n	8000d2a <__aeabi_ddiv+0x82>
 8000dbc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000dc0:	bf04      	itt	eq
 8000dc2:	4301      	orreq	r1, r0
 8000dc4:	2000      	moveq	r0, #0
 8000dc6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000dca:	bf88      	it	hi
 8000dcc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000dd0:	f63f aeaf 	bhi.w	8000b32 <__aeabi_dmul+0xde>
 8000dd4:	ebb5 0c03 	subs.w	ip, r5, r3
 8000dd8:	bf04      	itt	eq
 8000dda:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000dde:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000de2:	f150 0000 	adcs.w	r0, r0, #0
 8000de6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000dea:	bd70      	pop	{r4, r5, r6, pc}
 8000dec:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000df0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000df4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000df8:	bfc2      	ittt	gt
 8000dfa:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000dfe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000e02:	bd70      	popgt	{r4, r5, r6, pc}
 8000e04:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000e08:	f04f 0e00 	mov.w	lr, #0
 8000e0c:	3c01      	subs	r4, #1
 8000e0e:	e690      	b.n	8000b32 <__aeabi_dmul+0xde>
 8000e10:	ea45 0e06 	orr.w	lr, r5, r6
 8000e14:	e68d      	b.n	8000b32 <__aeabi_dmul+0xde>
 8000e16:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000e1a:	ea94 0f0c 	teq	r4, ip
 8000e1e:	bf08      	it	eq
 8000e20:	ea95 0f0c 	teqeq	r5, ip
 8000e24:	f43f af3b 	beq.w	8000c9e <__aeabi_dmul+0x24a>
 8000e28:	ea94 0f0c 	teq	r4, ip
 8000e2c:	d10a      	bne.n	8000e44 <__aeabi_ddiv+0x19c>
 8000e2e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000e32:	f47f af34 	bne.w	8000c9e <__aeabi_dmul+0x24a>
 8000e36:	ea95 0f0c 	teq	r5, ip
 8000e3a:	f47f af25 	bne.w	8000c88 <__aeabi_dmul+0x234>
 8000e3e:	4610      	mov	r0, r2
 8000e40:	4619      	mov	r1, r3
 8000e42:	e72c      	b.n	8000c9e <__aeabi_dmul+0x24a>
 8000e44:	ea95 0f0c 	teq	r5, ip
 8000e48:	d106      	bne.n	8000e58 <__aeabi_ddiv+0x1b0>
 8000e4a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000e4e:	f43f aefd 	beq.w	8000c4c <__aeabi_dmul+0x1f8>
 8000e52:	4610      	mov	r0, r2
 8000e54:	4619      	mov	r1, r3
 8000e56:	e722      	b.n	8000c9e <__aeabi_dmul+0x24a>
 8000e58:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000e5c:	bf18      	it	ne
 8000e5e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000e62:	f47f aec5 	bne.w	8000bf0 <__aeabi_dmul+0x19c>
 8000e66:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000e6a:	f47f af0d 	bne.w	8000c88 <__aeabi_dmul+0x234>
 8000e6e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000e72:	f47f aeeb 	bne.w	8000c4c <__aeabi_dmul+0x1f8>
 8000e76:	e712      	b.n	8000c9e <__aeabi_dmul+0x24a>

08000e78 <__gedf2>:
 8000e78:	f04f 3cff 	mov.w	ip, #4294967295
 8000e7c:	e006      	b.n	8000e8c <__cmpdf2+0x4>
 8000e7e:	bf00      	nop

08000e80 <__ledf2>:
 8000e80:	f04f 0c01 	mov.w	ip, #1
 8000e84:	e002      	b.n	8000e8c <__cmpdf2+0x4>
 8000e86:	bf00      	nop

08000e88 <__cmpdf2>:
 8000e88:	f04f 0c01 	mov.w	ip, #1
 8000e8c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000e94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000e98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000e9c:	bf18      	it	ne
 8000e9e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ea2:	d01b      	beq.n	8000edc <__cmpdf2+0x54>
 8000ea4:	b001      	add	sp, #4
 8000ea6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000eaa:	bf0c      	ite	eq
 8000eac:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000eb0:	ea91 0f03 	teqne	r1, r3
 8000eb4:	bf02      	ittt	eq
 8000eb6:	ea90 0f02 	teqeq	r0, r2
 8000eba:	2000      	moveq	r0, #0
 8000ebc:	4770      	bxeq	lr
 8000ebe:	f110 0f00 	cmn.w	r0, #0
 8000ec2:	ea91 0f03 	teq	r1, r3
 8000ec6:	bf58      	it	pl
 8000ec8:	4299      	cmppl	r1, r3
 8000eca:	bf08      	it	eq
 8000ecc:	4290      	cmpeq	r0, r2
 8000ece:	bf2c      	ite	cs
 8000ed0:	17d8      	asrcs	r0, r3, #31
 8000ed2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ed6:	f040 0001 	orr.w	r0, r0, #1
 8000eda:	4770      	bx	lr
 8000edc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ee0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ee4:	d102      	bne.n	8000eec <__cmpdf2+0x64>
 8000ee6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000eea:	d107      	bne.n	8000efc <__cmpdf2+0x74>
 8000eec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ef0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ef4:	d1d6      	bne.n	8000ea4 <__cmpdf2+0x1c>
 8000ef6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000efa:	d0d3      	beq.n	8000ea4 <__cmpdf2+0x1c>
 8000efc:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <__aeabi_cdrcmple>:
 8000f04:	4684      	mov	ip, r0
 8000f06:	4610      	mov	r0, r2
 8000f08:	4662      	mov	r2, ip
 8000f0a:	468c      	mov	ip, r1
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	4663      	mov	r3, ip
 8000f10:	e000      	b.n	8000f14 <__aeabi_cdcmpeq>
 8000f12:	bf00      	nop

08000f14 <__aeabi_cdcmpeq>:
 8000f14:	b501      	push	{r0, lr}
 8000f16:	f7ff ffb7 	bl	8000e88 <__cmpdf2>
 8000f1a:	2800      	cmp	r0, #0
 8000f1c:	bf48      	it	mi
 8000f1e:	f110 0f00 	cmnmi.w	r0, #0
 8000f22:	bd01      	pop	{r0, pc}

08000f24 <__aeabi_dcmpeq>:
 8000f24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f28:	f7ff fff4 	bl	8000f14 <__aeabi_cdcmpeq>
 8000f2c:	bf0c      	ite	eq
 8000f2e:	2001      	moveq	r0, #1
 8000f30:	2000      	movne	r0, #0
 8000f32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f36:	bf00      	nop

08000f38 <__aeabi_dcmplt>:
 8000f38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f3c:	f7ff ffea 	bl	8000f14 <__aeabi_cdcmpeq>
 8000f40:	bf34      	ite	cc
 8000f42:	2001      	movcc	r0, #1
 8000f44:	2000      	movcs	r0, #0
 8000f46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f4a:	bf00      	nop

08000f4c <__aeabi_dcmple>:
 8000f4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f50:	f7ff ffe0 	bl	8000f14 <__aeabi_cdcmpeq>
 8000f54:	bf94      	ite	ls
 8000f56:	2001      	movls	r0, #1
 8000f58:	2000      	movhi	r0, #0
 8000f5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f5e:	bf00      	nop

08000f60 <__aeabi_dcmpge>:
 8000f60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f64:	f7ff ffce 	bl	8000f04 <__aeabi_cdrcmple>
 8000f68:	bf94      	ite	ls
 8000f6a:	2001      	movls	r0, #1
 8000f6c:	2000      	movhi	r0, #0
 8000f6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f72:	bf00      	nop

08000f74 <__aeabi_dcmpgt>:
 8000f74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f78:	f7ff ffc4 	bl	8000f04 <__aeabi_cdrcmple>
 8000f7c:	bf34      	ite	cc
 8000f7e:	2001      	movcc	r0, #1
 8000f80:	2000      	movcs	r0, #0
 8000f82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f86:	bf00      	nop

08000f88 <__aeabi_dcmpun>:
 8000f88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000f8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000f90:	d102      	bne.n	8000f98 <__aeabi_dcmpun+0x10>
 8000f92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000f96:	d10a      	bne.n	8000fae <__aeabi_dcmpun+0x26>
 8000f98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000f9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000fa0:	d102      	bne.n	8000fa8 <__aeabi_dcmpun+0x20>
 8000fa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000fa6:	d102      	bne.n	8000fae <__aeabi_dcmpun+0x26>
 8000fa8:	f04f 0000 	mov.w	r0, #0
 8000fac:	4770      	bx	lr
 8000fae:	f04f 0001 	mov.w	r0, #1
 8000fb2:	4770      	bx	lr

08000fb4 <__aeabi_d2iz>:
 8000fb4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000fb8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000fbc:	d215      	bcs.n	8000fea <__aeabi_d2iz+0x36>
 8000fbe:	d511      	bpl.n	8000fe4 <__aeabi_d2iz+0x30>
 8000fc0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000fc4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000fc8:	d912      	bls.n	8000ff0 <__aeabi_d2iz+0x3c>
 8000fca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000fce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000fd2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000fd6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000fda:	fa23 f002 	lsr.w	r0, r3, r2
 8000fde:	bf18      	it	ne
 8000fe0:	4240      	negne	r0, r0
 8000fe2:	4770      	bx	lr
 8000fe4:	f04f 0000 	mov.w	r0, #0
 8000fe8:	4770      	bx	lr
 8000fea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000fee:	d105      	bne.n	8000ffc <__aeabi_d2iz+0x48>
 8000ff0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ff4:	bf08      	it	eq
 8000ff6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ffa:	4770      	bx	lr
 8000ffc:	f04f 0000 	mov.w	r0, #0
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop

08001004 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001008:	f3bf 8f4f 	dsb	sy
}
 800100c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800100e:	f3bf 8f6f 	isb	sy
}
 8001012:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001014:	4b0c      	ldr	r3, [pc, #48]	; (8001048 <SCB_EnableICache+0x44>)
 8001016:	2200      	movs	r2, #0
 8001018:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800101c:	f3bf 8f4f 	dsb	sy
}
 8001020:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001022:	f3bf 8f6f 	isb	sy
}
 8001026:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001028:	4b07      	ldr	r3, [pc, #28]	; (8001048 <SCB_EnableICache+0x44>)
 800102a:	695b      	ldr	r3, [r3, #20]
 800102c:	4a06      	ldr	r2, [pc, #24]	; (8001048 <SCB_EnableICache+0x44>)
 800102e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001032:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001034:	f3bf 8f4f 	dsb	sy
}
 8001038:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800103a:	f3bf 8f6f 	isb	sy
}
 800103e:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8001040:	bf00      	nop
 8001042:	46bd      	mov	sp, r7
 8001044:	bc80      	pop	{r7}
 8001046:	4770      	bx	lr
 8001048:	e000ed00 	.word	0xe000ed00

0800104c <SCB_InvalidateICache>:
/**
  \brief   Invalidate I-Cache
  \details Invalidates I-Cache
  */
__STATIC_INLINE void SCB_InvalidateICache (void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001050:	f3bf 8f4f 	dsb	sy
}
 8001054:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001056:	f3bf 8f6f 	isb	sy
}
 800105a:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;
 800105c:	4b06      	ldr	r3, [pc, #24]	; (8001078 <SCB_InvalidateICache+0x2c>)
 800105e:	2200      	movs	r2, #0
 8001060:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001064:	f3bf 8f4f 	dsb	sy
}
 8001068:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800106a:	f3bf 8f6f 	isb	sy
}
 800106e:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8001070:	bf00      	nop
 8001072:	46bd      	mov	sp, r7
 8001074:	bc80      	pop	{r7}
 8001076:	4770      	bx	lr
 8001078:	e000ed00 	.word	0xe000ed00

0800107c <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 800107c:	b480      	push	{r7}
 800107e:	b085      	sub	sp, #20
 8001080:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8001082:	4b1f      	ldr	r3, [pc, #124]	; (8001100 <SCB_EnableDCache+0x84>)
 8001084:	2200      	movs	r2, #0
 8001086:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800108a:	f3bf 8f4f 	dsb	sy
}
 800108e:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8001090:	4b1b      	ldr	r3, [pc, #108]	; (8001100 <SCB_EnableDCache+0x84>)
 8001092:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001096:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	0b5b      	lsrs	r3, r3, #13
 800109c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80010a0:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	08db      	lsrs	r3, r3, #3
 80010a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80010aa:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	015a      	lsls	r2, r3, #5
 80010b0:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80010b4:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80010b6:	68ba      	ldr	r2, [r7, #8]
 80010b8:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80010ba:	4911      	ldr	r1, [pc, #68]	; (8001100 <SCB_EnableDCache+0x84>)
 80010bc:	4313      	orrs	r3, r2
 80010be:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80010c2:	68bb      	ldr	r3, [r7, #8]
 80010c4:	1e5a      	subs	r2, r3, #1
 80010c6:	60ba      	str	r2, [r7, #8]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d1ef      	bne.n	80010ac <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	1e5a      	subs	r2, r3, #1
 80010d0:	60fa      	str	r2, [r7, #12]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d1e5      	bne.n	80010a2 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 80010d6:	f3bf 8f4f 	dsb	sy
}
 80010da:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80010dc:	4b08      	ldr	r3, [pc, #32]	; (8001100 <SCB_EnableDCache+0x84>)
 80010de:	695b      	ldr	r3, [r3, #20]
 80010e0:	4a07      	ldr	r2, [pc, #28]	; (8001100 <SCB_EnableDCache+0x84>)
 80010e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010e6:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80010e8:	f3bf 8f4f 	dsb	sy
}
 80010ec:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80010ee:	f3bf 8f6f 	isb	sy
}
 80010f2:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 80010f4:	bf00      	nop
 80010f6:	3714      	adds	r7, #20
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bc80      	pop	{r7}
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop
 8001100:	e000ed00 	.word	0xe000ed00

08001104 <SCB_CleanDCache>:
/**
  \brief   Clean D-Cache
  \details Cleans D-Cache
  */
__STATIC_INLINE void SCB_CleanDCache (void)
{
 8001104:	b480      	push	{r7}
 8001106:	b085      	sub	sp, #20
 8001108:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800110a:	4b1a      	ldr	r3, [pc, #104]	; (8001174 <SCB_CleanDCache+0x70>)
 800110c:	2200      	movs	r2, #0
 800110e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8001112:	f3bf 8f4f 	dsb	sy
}
 8001116:	bf00      	nop
   __DSB();

    ccsidr = SCB->CCSIDR;
 8001118:	4b16      	ldr	r3, [pc, #88]	; (8001174 <SCB_CleanDCache+0x70>)
 800111a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800111e:	607b      	str	r3, [r7, #4]

                                            /* clean D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	0b5b      	lsrs	r3, r3, #13
 8001124:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001128:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	08db      	lsrs	r3, r3, #3
 800112e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001132:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	015a      	lsls	r2, r3, #5
 8001138:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 800113c:	4013      	ands	r3, r2
                      ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
 800113e:	68ba      	ldr	r2, [r7, #8]
 8001140:	0792      	lsls	r2, r2, #30
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8001142:	490c      	ldr	r1, [pc, #48]	; (8001174 <SCB_CleanDCache+0x70>)
 8001144:	4313      	orrs	r3, r2
 8001146:	f8c1 326c 	str.w	r3, [r1, #620]	; 0x26c
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	1e5a      	subs	r2, r3, #1
 800114e:	60ba      	str	r2, [r7, #8]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d1ef      	bne.n	8001134 <SCB_CleanDCache+0x30>
    } while(sets-- != 0U);
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	1e5a      	subs	r2, r3, #1
 8001158:	60fa      	str	r2, [r7, #12]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d1e5      	bne.n	800112a <SCB_CleanDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 800115e:	f3bf 8f4f 	dsb	sy
}
 8001162:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001164:	f3bf 8f6f 	isb	sy
}
 8001168:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 800116a:	bf00      	nop
 800116c:	3714      	adds	r7, #20
 800116e:	46bd      	mov	sp, r7
 8001170:	bc80      	pop	{r7}
 8001172:	4770      	bx	lr
 8001174:	e000ed00 	.word	0xe000ed00

08001178 <__cpu_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __cpu_init(void) {
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0

#if CORTEX_MODEL == 7
  SCB_EnableICache();
 800117c:	f7ff ff42 	bl	8001004 <SCB_EnableICache>
  SCB_EnableDCache();
 8001180:	f7ff ff7c 	bl	800107c <SCB_EnableDCache>
#endif
}
 8001184:	bf00      	nop
 8001186:	bd80      	pop	{r7, pc}

08001188 <__late_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __late_init(void) {}
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
 800118c:	bf00      	nop
 800118e:	46bd      	mov	sp, r7
 8001190:	bc80      	pop	{r7}
 8001192:	4770      	bx	lr

08001194 <__default_exit>:
 */
#if !defined(__DOXYGEN__)
__attribute__((noreturn, weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
/*lint -restore*/

  while (true) {
 8001198:	e7fe      	b.n	8001198 <__default_exit+0x4>
	...

0800119c <__init_ram_areas>:
#endif

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
 800119c:	b580      	push	{r7, lr}
 800119e:	b084      	sub	sp, #16
 80011a0:	af00      	add	r7, sp, #0
#if CRT0_AREAS_NUMBER > 0
  const ram_init_area_t *rap = ram_areas;
 80011a2:	4b19      	ldr	r3, [pc, #100]	; (8001208 <__init_ram_areas+0x6c>)
 80011a4:	60fb      	str	r3, [r7, #12]

  do {
    uint32_t *tp = rap->init_text_area;
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	60bb      	str	r3, [r7, #8]
    uint32_t *p = rap->init_area;
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	607b      	str	r3, [r7, #4]

    /* Copying initialization data.*/
    while (p < rap->clear_area) {
 80011b2:	e009      	b.n	80011c8 <__init_ram_areas+0x2c>
      *p = *tp;
 80011b4:	68bb      	ldr	r3, [r7, #8]
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	601a      	str	r2, [r3, #0]
      p++;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	3304      	adds	r3, #4
 80011c0:	607b      	str	r3, [r7, #4]
      tp++;
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	3304      	adds	r3, #4
 80011c6:	60bb      	str	r3, [r7, #8]
    while (p < rap->clear_area) {
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	429a      	cmp	r2, r3
 80011d0:	d3f0      	bcc.n	80011b4 <__init_ram_areas+0x18>
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
 80011d2:	e005      	b.n	80011e0 <__init_ram_areas+0x44>
      *p = 0;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
      p++;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	3304      	adds	r3, #4
 80011de:	607b      	str	r3, [r7, #4]
    while (p < rap->no_init_area) {
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	687a      	ldr	r2, [r7, #4]
 80011e6:	429a      	cmp	r2, r3
 80011e8:	d3f4      	bcc.n	80011d4 <__init_ram_areas+0x38>
    }
    rap++;
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	3310      	adds	r3, #16
 80011ee:	60fb      	str	r3, [r7, #12]
  }
  while (rap < &ram_areas[CRT0_AREAS_NUMBER]);
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	4a06      	ldr	r2, [pc, #24]	; (800120c <__init_ram_areas+0x70>)
 80011f4:	4293      	cmp	r3, r2
 80011f6:	d3d6      	bcc.n	80011a6 <__init_ram_areas+0xa>
#if CORTEX_MODEL == 7
  /* PM0253 - 4.8.7 Cache maintenance design hints and tips - required
     for self-modifying code.*/
  SCB_CleanDCache();
 80011f8:	f7ff ff84 	bl	8001104 <SCB_CleanDCache>
  SCB_InvalidateICache();
 80011fc:	f7ff ff26 	bl	800104c <SCB_InvalidateICache>
#endif
#endif
}
 8001200:	bf00      	nop
 8001202:	3710      	adds	r7, #16
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	0800f684 	.word	0x0800f684
 800120c:	0800f704 	.word	0x0800f704

08001210 <osalInit>:
/**
 * @brief   OSAL module initialization.
 *
 * @api
 */
static inline void osalInit(void) {
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0

}
 8001214:	bf00      	nop
 8001216:	46bd      	mov	sp, r7
 8001218:	bc80      	pop	{r7}
 800121a:	4770      	bx	lr

0800121c <halInit>:
 *          board-specific initialization is performed by invoking
 *          @p boardInit() (usually defined in @p board.c).
 *
 * @init
 */
void halInit(void) {
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0

  /* Initializes the OS Abstraction Layer.*/
  osalInit();
 8001220:	f7ff fff6 	bl	8001210 <osalInit>

  /* Platform low level initializations.*/
  hal_lld_init();
 8001224:	f001 fe82 	bl	8002f2c <hal_lld_init>

#if (HAL_USE_PAL == TRUE) || defined(__DOXYGEN__)
#if defined(PAL_NEW_INIT)
  palInit();
 8001228:	f003 f8dc 	bl	80043e4 <_pal_lld_init>
#else
  palInit(&pal_default_config);
#endif
#endif
#if (HAL_USE_ADC == TRUE) || defined(__DOXYGEN__)
  adcInit();
 800122c:	f000 fb66 	bl	80018fc <adcInit>
#endif
#if (HAL_USE_GPT == TRUE) || defined(__DOXYGEN__)
  gptInit();
#endif
#if (HAL_USE_I2C == TRUE) || defined(__DOXYGEN__)
  i2cInit();
 8001230:	f000 fb94 	bl	800195c <i2cInit>
#endif
#if (HAL_USE_I2S == TRUE) || defined(__DOXYGEN__)
  i2sInit();
#endif
#if (HAL_USE_SAI == TRUE) || defined(__DOXYGEN__)
  saiInit();
 8001234:	f000 fbb1 	bl	800199a <saiInit>
#endif
#if (HAL_USE_PWM == TRUE) || defined(__DOXYGEN__)
  pwmInit();
#endif
#if (HAL_USE_SERIAL == TRUE) || defined(__DOXYGEN__)
  sdInit();
 8001238:	f000 fc9f 	bl	8001b7a <sdInit>
#endif
#if (HAL_USE_SIO == TRUE) || defined(__DOXYGEN__)
  sioInit();
#endif
#if (HAL_USE_SPI == TRUE) || defined(__DOXYGEN__)
  spiInit();
 800123c:	f000 fd14 	bl	8001c68 <spiInit>
#endif
#if (HAL_USE_UART == TRUE) || defined(__DOXYGEN__)
  uartInit();
#endif
#if (HAL_USE_USB == TRUE) || defined(__DOXYGEN__)
  usbInit();
 8001240:	f000 ffb8 	bl	80021b4 <usbInit>
#endif
#if (HAL_USE_MMC_SPI == TRUE) || defined(__DOXYGEN__)
  mmcInit();
 8001244:	f000 fba3 	bl	800198e <mmcInit>
#endif

  /* Community driver overlay initialization.*/
#if defined(HAL_USE_COMMUNITY) || defined(__DOXYGEN__)
#if (HAL_USE_COMMUNITY == TRUE) || defined(__DOXYGEN__)
  halCommunityInit();
 8001248:	f001 faa8 	bl	800279c <halCommunityInit>
#endif
#endif

  /* Board specific initialization.*/
  boardInit();
 800124c:	f006 f840 	bl	80072d0 <boardInit>
/*
 *  The ST driver is a special case, it is only initialized if the OSAL is
 *  configured to require it.
 */
#if OSAL_ST_MODE != OSAL_ST_MODE_NONE
  stInit();
 8001250:	f000 f837 	bl	80012c2 <stInit>
#endif
}
 8001254:	bf00      	nop
 8001256:	bd80      	pop	{r7, pc}

08001258 <st_lld_get_counter>:
 *
 * @return              The counter value.
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0

  return (systime_t)STM32_ST_TIM->CNT;
 800125c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001260:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8001262:	4618      	mov	r0, r3
 8001264:	46bd      	mov	sp, r7
 8001266:	bc80      	pop	{r7}
 8001268:	4770      	bx	lr

0800126a <st_lld_start_alarm>:
 *
 * @param[in] abstime   the time to be set for the first alarm
 *
 * @notapi
 */
static inline void st_lld_start_alarm(systime_t abstime) {
 800126a:	b480      	push	{r7}
 800126c:	b083      	sub	sp, #12
 800126e:	af00      	add	r7, sp, #0
 8001270:	6078      	str	r0, [r7, #4]

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 8001272:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6353      	str	r3, [r2, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
 800127a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800127e:	2200      	movs	r2, #0
 8001280:	611a      	str	r2, [r3, #16]
#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 8001282:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001286:	2202      	movs	r2, #2
 8001288:	60da      	str	r2, [r3, #12]
#else
  STM32_ST_TIM->DIER  |= STM32_TIM_DIER_CC1IE;
#endif
}
 800128a:	bf00      	nop
 800128c:	370c      	adds	r7, #12
 800128e:	46bd      	mov	sp, r7
 8001290:	bc80      	pop	{r7}
 8001292:	4770      	bx	lr

08001294 <st_lld_stop_alarm>:
/**
 * @brief   Stops the alarm interrupt.
 *
 * @notapi
 */
static inline void st_lld_stop_alarm(void) {
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0

#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER = 0U;
 8001298:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800129c:	2200      	movs	r2, #0
 800129e:	60da      	str	r2, [r3, #12]
#else
 STM32_ST_TIM->DIER &= ~STM32_TIM_DIER_CC1IE;
#endif
}
 80012a0:	bf00      	nop
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bc80      	pop	{r7}
 80012a6:	4770      	bx	lr

080012a8 <st_lld_set_alarm>:
 *
 * @param[in] abstime   the time to be set for the next alarm
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t abstime) {
 80012a8:	b480      	push	{r7}
 80012aa:	b083      	sub	sp, #12
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 80012b0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	6353      	str	r3, [r2, #52]	; 0x34
}
 80012b8:	bf00      	nop
 80012ba:	370c      	adds	r7, #12
 80012bc:	46bd      	mov	sp, r7
 80012be:	bc80      	pop	{r7}
 80012c0:	4770      	bx	lr

080012c2 <stInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void stInit(void) {
 80012c2:	b580      	push	{r7, lr}
 80012c4:	af00      	add	r7, sp, #0

  for (i = 0U; i < (unsigned)ST_LLD_NUM_ALARMS; i++) {
    st_callbacks[i] = NULL;
  }
#endif
  st_lld_init();
 80012c6:	f005 fd43 	bl	8006d50 <st_lld_init>
}
 80012ca:	bf00      	nop
 80012cc:	bd80      	pop	{r7, pc}

080012ce <stGetCounter>:
 *
 * @return              The counter value.
 *
 * @api
 */
systime_t stGetCounter(void) {
 80012ce:	b580      	push	{r7, lr}
 80012d0:	af00      	add	r7, sp, #0

  return st_lld_get_counter();
 80012d2:	f7ff ffc1 	bl	8001258 <st_lld_get_counter>
 80012d6:	4603      	mov	r3, r0
}
 80012d8:	4618      	mov	r0, r3
 80012da:	bd80      	pop	{r7, pc}

080012dc <stStartAlarm>:
 *
 * @param[in] abstime   the time to be set for the first alarm
 *
 * @api
 */
void stStartAlarm(systime_t abstime) {
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]

  osalDbgAssert(stIsAlarmActive() == false, "already active");

  st_lld_start_alarm(abstime);
 80012e4:	6878      	ldr	r0, [r7, #4]
 80012e6:	f7ff ffc0 	bl	800126a <st_lld_start_alarm>
}
 80012ea:	bf00      	nop
 80012ec:	3708      	adds	r7, #8
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}

080012f2 <stStopAlarm>:
 * @note    This functionality is only available in free running mode, the
 *          behavior in periodic mode is undefined.
 *
 * @api
 */
void stStopAlarm(void) {
 80012f2:	b580      	push	{r7, lr}
 80012f4:	af00      	add	r7, sp, #0

  st_lld_stop_alarm();
 80012f6:	f7ff ffcd 	bl	8001294 <st_lld_stop_alarm>
}
 80012fa:	bf00      	nop
 80012fc:	bd80      	pop	{r7, pc}

080012fe <stSetAlarm>:
 *
 * @param[in] abstime   the time to be set for the next alarm
 *
 * @api
 */
void stSetAlarm(systime_t abstime) {
 80012fe:	b580      	push	{r7, lr}
 8001300:	b082      	sub	sp, #8
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]

  osalDbgAssert(stIsAlarmActive() != false, "not active");

  st_lld_set_alarm(abstime);
 8001306:	6878      	ldr	r0, [r7, #4]
 8001308:	f7ff ffce 	bl	80012a8 <st_lld_set_alarm>
}
 800130c:	bf00      	nop
 800130e:	3708      	adds	r7, #8
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}

08001314 <ch_queue_init>:
 *
 * @param[out] qp       pointer to the queue header
 *
 * @notapi
 */
static inline void ch_queue_init(ch_queue_t *qp) {
 8001314:	b480      	push	{r7}
 8001316:	b083      	sub	sp, #12
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]

  qp->next = qp;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	687a      	ldr	r2, [r7, #4]
 8001320:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	687a      	ldr	r2, [r7, #4]
 8001326:	605a      	str	r2, [r3, #4]
}
 8001328:	bf00      	nop
 800132a:	370c      	adds	r7, #12
 800132c:	46bd      	mov	sp, r7
 800132e:	bc80      	pop	{r7}
 8001330:	4770      	bx	lr

08001332 <chSysLock>:
 * @note    The exact behavior of this function is port-dependent and could
 *          not be limited to disabling interrupts.
 *
 * @special
 */
static inline void chSysLock(void) {
 8001332:	b480      	push	{r7}
 8001334:	b083      	sub	sp, #12
 8001336:	af00      	add	r7, sp, #0
 8001338:	2330      	movs	r3, #48	; 0x30
 800133a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	f383 8811 	msr	BASEPRI, r3
}
 8001342:	bf00      	nop
#endif
#endif
#else /* CORTEX_SIMPLIFIED_PRIORITY */
  __disable_irq();
#endif /* CORTEX_SIMPLIFIED_PRIORITY */
}
 8001344:	bf00      	nop

  port_lock();
  __stats_start_measure_crit_thd();
  __dbg_check_lock();
}
 8001346:	bf00      	nop
 8001348:	370c      	adds	r7, #12
 800134a:	46bd      	mov	sp, r7
 800134c:	bc80      	pop	{r7}
 800134e:	4770      	bx	lr

08001350 <chSysUnlock>:
 * @note    The exact behavior of this function is port-dependent and could
 *          not be limited to enabling interrupts.
 *
 * @special
 */
static inline void chSysUnlock(void) {
 8001350:	b480      	push	{r7}
 8001352:	b083      	sub	sp, #12
 8001354:	af00      	add	r7, sp, #0
 8001356:	2300      	movs	r3, #0
 8001358:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	f383 8811 	msr	BASEPRI, r3
}
 8001360:	bf00      	nop
#if CORTEX_SIMPLIFIED_PRIORITY == FALSE
  __set_BASEPRI(CORTEX_BASEPRI_DISABLED);
#else /* CORTEX_SIMPLIFIED_PRIORITY */
  __enable_irq();
#endif /* CORTEX_SIMPLIFIED_PRIORITY */
}
 8001362:	bf00      	nop
  chDbgAssert((currcore->rlist.pqueue.next == &currcore->rlist.pqueue) ||
              (currcore->rlist.current->hdr.pqueue.prio >= currcore->rlist.pqueue.next->prio),
              "priority order violation");

  port_unlock();
}
 8001364:	bf00      	nop
 8001366:	370c      	adds	r7, #12
 8001368:	46bd      	mov	sp, r7
 800136a:	bc80      	pop	{r7}
 800136c:	4770      	bx	lr

0800136e <chThdQueueObjectInit>:
 *
 * @param[out] tqp      pointer to the threads queue object
 *
 * @init
 */
static inline void chThdQueueObjectInit(threads_queue_t *tqp) {
 800136e:	b580      	push	{r7, lr}
 8001370:	b082      	sub	sp, #8
 8001372:	af00      	add	r7, sp, #0
 8001374:	6078      	str	r0, [r7, #4]

  ch_queue_init(&tqp->queue);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	4618      	mov	r0, r3
 800137a:	f7ff ffcb 	bl	8001314 <ch_queue_init>
}
 800137e:	bf00      	nop
 8001380:	3708      	adds	r7, #8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}

08001386 <osalSysLock>:
 * @brief   Enters a critical zone from thread context.
 * @note    This function cannot be used for reentrant critical zones.
 *
 * @special
 */
static inline void osalSysLock(void) {
 8001386:	b580      	push	{r7, lr}
 8001388:	af00      	add	r7, sp, #0

  chSysLock();
 800138a:	f7ff ffd2 	bl	8001332 <chSysLock>
}
 800138e:	bf00      	nop
 8001390:	bd80      	pop	{r7, pc}

08001392 <osalSysUnlock>:
 * @brief   Leaves a critical zone from thread context.
 * @note    This function cannot be used for reentrant critical zones.
 *
 * @special
 */
static inline void osalSysUnlock(void) {
 8001392:	b580      	push	{r7, lr}
 8001394:	af00      	add	r7, sp, #0

  chSysUnlock();
 8001396:	f7ff ffdb 	bl	8001350 <chSysUnlock>
}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}

0800139e <osalThreadQueueObjectInit>:
 *
 * @param[out] tqp      pointer to the threads queue object
 *
 * @init
 */
static inline void osalThreadQueueObjectInit(threads_queue_t *tqp) {
 800139e:	b580      	push	{r7, lr}
 80013a0:	b082      	sub	sp, #8
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	6078      	str	r0, [r7, #4]

  chThdQueueObjectInit(tqp);
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	f7ff ffe1 	bl	800136e <chThdQueueObjectInit>
}
 80013ac:	bf00      	nop
 80013ae:	3708      	adds	r7, #8
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}

080013b4 <osalThreadEnqueueTimeoutS>:
 *                      specification.
 *
 * @sclass
 */
static inline msg_t osalThreadEnqueueTimeoutS(threads_queue_t *tqp,
                                              sysinterval_t timeout) {
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
 80013bc:	6039      	str	r1, [r7, #0]

  return chThdEnqueueTimeoutS(tqp, timeout);
 80013be:	6839      	ldr	r1, [r7, #0]
 80013c0:	6878      	ldr	r0, [r7, #4]
 80013c2:	f007 f966 	bl	8008692 <chThdEnqueueTimeoutS>
 80013c6:	4603      	mov	r3, r0
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3708      	adds	r7, #8
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}

080013d0 <osalThreadDequeueNextI>:
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
static inline void osalThreadDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	6039      	str	r1, [r7, #0]

  chThdDequeueNextI(tqp, msg);
 80013da:	6839      	ldr	r1, [r7, #0]
 80013dc:	6878      	ldr	r0, [r7, #4]
 80013de:	f007 f979 	bl	80086d4 <chThdDequeueNextI>
}
 80013e2:	bf00      	nop
 80013e4:	3708      	adds	r7, #8
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}

080013ea <iq_read>:
 *                      value 0 is reserved
 * @return              The number of bytes effectively transferred.
 *
 * @notapi
 */
static size_t iq_read(input_queue_t *iqp, uint8_t *bp, size_t n) {
 80013ea:	b580      	push	{r7, lr}
 80013ec:	b086      	sub	sp, #24
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	60f8      	str	r0, [r7, #12]
 80013f2:	60b9      	str	r1, [r7, #8]
 80013f4:	607a      	str	r2, [r7, #4]
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be read in a single atomic operation.*/
  if (n > iqGetFullI(iqp)) {
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	689b      	ldr	r3, [r3, #8]
 80013fa:	687a      	ldr	r2, [r7, #4]
 80013fc:	429a      	cmp	r2, r3
 80013fe:	d902      	bls.n	8001406 <iq_read+0x1c>
    n = iqGetFullI(iqp);
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	689b      	ldr	r3, [r3, #8]
 8001404:	607b      	str	r3, [r7, #4]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	691a      	ldr	r2, [r3, #16]
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	699b      	ldr	r3, [r3, #24]
 800140e:	1ad3      	subs	r3, r2, r3
 8001410:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  if (n < s1) {
 8001412:	687a      	ldr	r2, [r7, #4]
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	429a      	cmp	r2, r3
 8001418:	d20d      	bcs.n	8001436 <iq_read+0x4c>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	699b      	ldr	r3, [r3, #24]
 800141e:	687a      	ldr	r2, [r7, #4]
 8001420:	4619      	mov	r1, r3
 8001422:	68b8      	ldr	r0, [r7, #8]
 8001424:	f7fe fff2 	bl	800040c <memcpy>
    iqp->q_rdptr += n;
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	699a      	ldr	r2, [r3, #24]
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	441a      	add	r2, r3
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	619a      	str	r2, [r3, #24]
 8001434:	e02b      	b.n	800148e <iq_read+0xa4>
  }
  else if (n > s1) {
 8001436:	687a      	ldr	r2, [r7, #4]
 8001438:	697b      	ldr	r3, [r7, #20]
 800143a:	429a      	cmp	r2, r3
 800143c:	d91c      	bls.n	8001478 <iq_read+0x8e>
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	699b      	ldr	r3, [r3, #24]
 8001442:	697a      	ldr	r2, [r7, #20]
 8001444:	4619      	mov	r1, r3
 8001446:	68b8      	ldr	r0, [r7, #8]
 8001448:	f7fe ffe0 	bl	800040c <memcpy>
    bp += s1;
 800144c:	68ba      	ldr	r2, [r7, #8]
 800144e:	697b      	ldr	r3, [r7, #20]
 8001450:	4413      	add	r3, r2
 8001452:	60bb      	str	r3, [r7, #8]
    s2 = n - s1;
 8001454:	687a      	ldr	r2, [r7, #4]
 8001456:	697b      	ldr	r3, [r7, #20]
 8001458:	1ad3      	subs	r3, r2, r3
 800145a:	613b      	str	r3, [r7, #16]
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	68db      	ldr	r3, [r3, #12]
 8001460:	693a      	ldr	r2, [r7, #16]
 8001462:	4619      	mov	r1, r3
 8001464:	68b8      	ldr	r0, [r7, #8]
 8001466:	f7fe ffd1 	bl	800040c <memcpy>
    iqp->q_rdptr = iqp->q_buffer + s2;
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	68da      	ldr	r2, [r3, #12]
 800146e:	693b      	ldr	r3, [r7, #16]
 8001470:	441a      	add	r2, r3
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	619a      	str	r2, [r3, #24]
 8001476:	e00a      	b.n	800148e <iq_read+0xa4>
  }
  else {
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	699b      	ldr	r3, [r3, #24]
 800147c:	687a      	ldr	r2, [r7, #4]
 800147e:	4619      	mov	r1, r3
 8001480:	68b8      	ldr	r0, [r7, #8]
 8001482:	f7fe ffc3 	bl	800040c <memcpy>
    iqp->q_rdptr = iqp->q_buffer;
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	68da      	ldr	r2, [r3, #12]
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	619a      	str	r2, [r3, #24]
  }

  iqp->q_counter -= n;
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	689a      	ldr	r2, [r3, #8]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	1ad2      	subs	r2, r2, r3
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	609a      	str	r2, [r3, #8]
  return n;
 800149a:	687b      	ldr	r3, [r7, #4]
}
 800149c:	4618      	mov	r0, r3
 800149e:	3718      	adds	r7, #24
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}

080014a4 <oq_write>:
 *                      value 0 is reserved
 * @return              The number of bytes effectively transferred.
 *
 * @notapi
 */
static size_t oq_write(output_queue_t *oqp, const uint8_t *bp, size_t n) {
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b086      	sub	sp, #24
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	60f8      	str	r0, [r7, #12]
 80014ac:	60b9      	str	r1, [r7, #8]
 80014ae:	607a      	str	r2, [r7, #4]
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be written in a single atomic operation.*/
  if (n > oqGetEmptyI(oqp)) {
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	689b      	ldr	r3, [r3, #8]
 80014b4:	687a      	ldr	r2, [r7, #4]
 80014b6:	429a      	cmp	r2, r3
 80014b8:	d902      	bls.n	80014c0 <oq_write+0x1c>
    n = oqGetEmptyI(oqp);
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	689b      	ldr	r3, [r3, #8]
 80014be:	607b      	str	r3, [r7, #4]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	691a      	ldr	r2, [r3, #16]
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	695b      	ldr	r3, [r3, #20]
 80014c8:	1ad3      	subs	r3, r2, r3
 80014ca:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  if (n < s1) {
 80014cc:	687a      	ldr	r2, [r7, #4]
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	429a      	cmp	r2, r3
 80014d2:	d20d      	bcs.n	80014f0 <oq_write+0x4c>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	695b      	ldr	r3, [r3, #20]
 80014d8:	687a      	ldr	r2, [r7, #4]
 80014da:	68b9      	ldr	r1, [r7, #8]
 80014dc:	4618      	mov	r0, r3
 80014de:	f7fe ff95 	bl	800040c <memcpy>
    oqp->q_wrptr += n;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	695a      	ldr	r2, [r3, #20]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	441a      	add	r2, r3
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	615a      	str	r2, [r3, #20]
 80014ee:	e02b      	b.n	8001548 <oq_write+0xa4>
  }
  else if (n > s1) {
 80014f0:	687a      	ldr	r2, [r7, #4]
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	429a      	cmp	r2, r3
 80014f6:	d91c      	bls.n	8001532 <oq_write+0x8e>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	695b      	ldr	r3, [r3, #20]
 80014fc:	697a      	ldr	r2, [r7, #20]
 80014fe:	68b9      	ldr	r1, [r7, #8]
 8001500:	4618      	mov	r0, r3
 8001502:	f7fe ff83 	bl	800040c <memcpy>
    bp += s1;
 8001506:	68ba      	ldr	r2, [r7, #8]
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	4413      	add	r3, r2
 800150c:	60bb      	str	r3, [r7, #8]
    s2 = n - s1;
 800150e:	687a      	ldr	r2, [r7, #4]
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	1ad3      	subs	r3, r2, r3
 8001514:	613b      	str	r3, [r7, #16]
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	68db      	ldr	r3, [r3, #12]
 800151a:	693a      	ldr	r2, [r7, #16]
 800151c:	68b9      	ldr	r1, [r7, #8]
 800151e:	4618      	mov	r0, r3
 8001520:	f7fe ff74 	bl	800040c <memcpy>
    oqp->q_wrptr = oqp->q_buffer + s2;
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	68da      	ldr	r2, [r3, #12]
 8001528:	693b      	ldr	r3, [r7, #16]
 800152a:	441a      	add	r2, r3
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	615a      	str	r2, [r3, #20]
 8001530:	e00a      	b.n	8001548 <oq_write+0xa4>
  }
  else {
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	695b      	ldr	r3, [r3, #20]
 8001536:	687a      	ldr	r2, [r7, #4]
 8001538:	68b9      	ldr	r1, [r7, #8]
 800153a:	4618      	mov	r0, r3
 800153c:	f7fe ff66 	bl	800040c <memcpy>
    oqp->q_wrptr = oqp->q_buffer;
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	68da      	ldr	r2, [r3, #12]
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	615a      	str	r2, [r3, #20]
  }

  oqp->q_counter -= n;
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	689a      	ldr	r2, [r3, #8]
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	1ad2      	subs	r2, r2, r3
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	609a      	str	r2, [r3, #8]
  return n;
 8001554:	687b      	ldr	r3, [r7, #4]
}
 8001556:	4618      	mov	r0, r3
 8001558:	3718      	adds	r7, #24
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}

0800155e <iqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void iqObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                  qnotify_t infy, void *link) {
 800155e:	b580      	push	{r7, lr}
 8001560:	b084      	sub	sp, #16
 8001562:	af00      	add	r7, sp, #0
 8001564:	60f8      	str	r0, [r7, #12]
 8001566:	60b9      	str	r1, [r7, #8]
 8001568:	607a      	str	r2, [r7, #4]
 800156a:	603b      	str	r3, [r7, #0]

  osalThreadQueueObjectInit(&iqp->q_waiting);
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	4618      	mov	r0, r3
 8001570:	f7ff ff15 	bl	800139e <osalThreadQueueObjectInit>
  iqp->q_counter = 0;
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	2200      	movs	r2, #0
 8001578:	609a      	str	r2, [r3, #8]
  iqp->q_buffer  = bp;
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	68ba      	ldr	r2, [r7, #8]
 800157e:	60da      	str	r2, [r3, #12]
  iqp->q_rdptr   = bp;
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	68ba      	ldr	r2, [r7, #8]
 8001584:	619a      	str	r2, [r3, #24]
  iqp->q_wrptr   = bp;
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	68ba      	ldr	r2, [r7, #8]
 800158a:	615a      	str	r2, [r3, #20]
  iqp->q_top     = bp + size;
 800158c:	68ba      	ldr	r2, [r7, #8]
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	441a      	add	r2, r3
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	611a      	str	r2, [r3, #16]
  iqp->q_notify  = infy;
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	683a      	ldr	r2, [r7, #0]
 800159a:	61da      	str	r2, [r3, #28]
  iqp->q_link    = link;
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	69ba      	ldr	r2, [r7, #24]
 80015a0:	621a      	str	r2, [r3, #32]
}
 80015a2:	bf00      	nop
 80015a4:	3710      	adds	r7, #16
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}

080015aa <iqPutI>:
 * @retval MSG_OK       if the operation has been completed with success.
 * @retval MSG_TIMEOUT  if the queue is full.
 *
 * @iclass
 */
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {
 80015aa:	b580      	push	{r7, lr}
 80015ac:	b082      	sub	sp, #8
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	6078      	str	r0, [r7, #4]
 80015b2:	460b      	mov	r3, r1
 80015b4:	70fb      	strb	r3, [r7, #3]

  osalDbgCheckClassI();

  /* Queue space check.*/
  if (!iqIsFullI(iqp)) {
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	695a      	ldr	r2, [r3, #20]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	699b      	ldr	r3, [r3, #24]
 80015be:	429a      	cmp	r2, r3
 80015c0:	d105      	bne.n	80015ce <iqPutI+0x24>
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	689b      	ldr	r3, [r3, #8]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <iqPutI+0x24>
 80015ca:	2301      	movs	r3, #1
 80015cc:	e000      	b.n	80015d0 <iqPutI+0x26>
 80015ce:	2300      	movs	r3, #0
 80015d0:	f003 0301 	and.w	r3, r3, #1
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	f083 0301 	eor.w	r3, r3, #1
 80015da:	b2db      	uxtb	r3, r3
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d01c      	beq.n	800161a <iqPutI+0x70>
    iqp->q_counter++;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	689b      	ldr	r3, [r3, #8]
 80015e4:	1c5a      	adds	r2, r3, #1
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	609a      	str	r2, [r3, #8]
    *iqp->q_wrptr++ = b;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	695b      	ldr	r3, [r3, #20]
 80015ee:	1c59      	adds	r1, r3, #1
 80015f0:	687a      	ldr	r2, [r7, #4]
 80015f2:	6151      	str	r1, [r2, #20]
 80015f4:	78fa      	ldrb	r2, [r7, #3]
 80015f6:	701a      	strb	r2, [r3, #0]
    if (iqp->q_wrptr >= iqp->q_top) {
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	695a      	ldr	r2, [r3, #20]
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	691b      	ldr	r3, [r3, #16]
 8001600:	429a      	cmp	r2, r3
 8001602:	d303      	bcc.n	800160c <iqPutI+0x62>
      iqp->q_wrptr = iqp->q_buffer;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	68da      	ldr	r2, [r3, #12]
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	615a      	str	r2, [r3, #20]
    }

    osalThreadDequeueNextI(&iqp->q_waiting, MSG_OK);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2100      	movs	r1, #0
 8001610:	4618      	mov	r0, r3
 8001612:	f7ff fedd 	bl	80013d0 <osalThreadDequeueNextI>

    return MSG_OK;
 8001616:	2300      	movs	r3, #0
 8001618:	e001      	b.n	800161e <iqPutI+0x74>
  }

  return MSG_TIMEOUT;
 800161a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800161e:	4618      	mov	r0, r3
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}

08001626 <iqGetTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t iqGetTimeout(input_queue_t *iqp, sysinterval_t timeout) {
 8001626:	b580      	push	{r7, lr}
 8001628:	b084      	sub	sp, #16
 800162a:	af00      	add	r7, sp, #0
 800162c:	6078      	str	r0, [r7, #4]
 800162e:	6039      	str	r1, [r7, #0]
  uint8_t b;

  osalSysLock();
 8001630:	f7ff fea9 	bl	8001386 <osalSysLock>

  /* Waiting until there is a character available or a timeout occurs.*/
  while (iqIsEmptyI(iqp)) {
 8001634:	e00c      	b.n	8001650 <iqGetTimeout+0x2a>
    msg_t msg = osalThreadEnqueueTimeoutS(&iqp->q_waiting, timeout);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	6839      	ldr	r1, [r7, #0]
 800163a:	4618      	mov	r0, r3
 800163c:	f7ff feba 	bl	80013b4 <osalThreadEnqueueTimeoutS>
 8001640:	60b8      	str	r0, [r7, #8]
    if (msg < MSG_OK) {
 8001642:	68bb      	ldr	r3, [r7, #8]
 8001644:	2b00      	cmp	r3, #0
 8001646:	da03      	bge.n	8001650 <iqGetTimeout+0x2a>
      osalSysUnlock();
 8001648:	f7ff fea3 	bl	8001392 <osalSysUnlock>
      return msg;
 800164c:	68bb      	ldr	r3, [r7, #8]
 800164e:	e024      	b.n	800169a <iqGetTimeout+0x74>
  while (iqIsEmptyI(iqp)) {
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	689b      	ldr	r3, [r3, #8]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d0ee      	beq.n	8001636 <iqGetTimeout+0x10>
    }
  }

  /* Getting the character from the queue.*/
  iqp->q_counter--;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	689b      	ldr	r3, [r3, #8]
 800165c:	1e5a      	subs	r2, r3, #1
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	609a      	str	r2, [r3, #8]
  b = *iqp->q_rdptr++;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	699b      	ldr	r3, [r3, #24]
 8001666:	1c59      	adds	r1, r3, #1
 8001668:	687a      	ldr	r2, [r7, #4]
 800166a:	6191      	str	r1, [r2, #24]
 800166c:	781b      	ldrb	r3, [r3, #0]
 800166e:	73fb      	strb	r3, [r7, #15]
  if (iqp->q_rdptr >= iqp->q_top) {
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	699a      	ldr	r2, [r3, #24]
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	691b      	ldr	r3, [r3, #16]
 8001678:	429a      	cmp	r2, r3
 800167a:	d303      	bcc.n	8001684 <iqGetTimeout+0x5e>
    iqp->q_rdptr = iqp->q_buffer;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	68da      	ldr	r2, [r3, #12]
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	619a      	str	r2, [r3, #24]
  }

  /* Inform the low side that the queue has at least one slot available.*/
  if (iqp->q_notify != NULL) {
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	69db      	ldr	r3, [r3, #28]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d003      	beq.n	8001694 <iqGetTimeout+0x6e>
    iqp->q_notify(iqp);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	69db      	ldr	r3, [r3, #28]
 8001690:	6878      	ldr	r0, [r7, #4]
 8001692:	4798      	blx	r3
  }

  osalSysUnlock();
 8001694:	f7ff fe7d 	bl	8001392 <osalSysUnlock>

  return (msg_t)b;
 8001698:	7bfb      	ldrb	r3, [r7, #15]
}
 800169a:	4618      	mov	r0, r3
 800169c:	3710      	adds	r7, #16
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}

080016a2 <iqReadTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t iqReadTimeout(input_queue_t *iqp, uint8_t *bp,
                     size_t n, sysinterval_t timeout) {
 80016a2:	b580      	push	{r7, lr}
 80016a4:	b088      	sub	sp, #32
 80016a6:	af00      	add	r7, sp, #0
 80016a8:	60f8      	str	r0, [r7, #12]
 80016aa:	60b9      	str	r1, [r7, #8]
 80016ac:	607a      	str	r2, [r7, #4]
 80016ae:	603b      	str	r3, [r7, #0]
  qnotify_t nfy = iqp->q_notify;
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	69db      	ldr	r3, [r3, #28]
 80016b4:	61fb      	str	r3, [r7, #28]
  size_t max = n;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	61bb      	str	r3, [r7, #24]

  osalDbgCheck(n > 0U);

  osalSysLock();
 80016ba:	f7ff fe64 	bl	8001386 <osalSysLock>

  while (n > 0U) {
 80016be:	e024      	b.n	800170a <iqReadTimeout+0x68>
    size_t done;

    done = iq_read(iqp, bp, n);
 80016c0:	687a      	ldr	r2, [r7, #4]
 80016c2:	68b9      	ldr	r1, [r7, #8]
 80016c4:	68f8      	ldr	r0, [r7, #12]
 80016c6:	f7ff fe90 	bl	80013ea <iq_read>
 80016ca:	6178      	str	r0, [r7, #20]
    if (done == (size_t)0) {
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d109      	bne.n	80016e6 <iqReadTimeout+0x44>
      msg_t msg = osalThreadEnqueueTimeoutS(&iqp->q_waiting, timeout);
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	6839      	ldr	r1, [r7, #0]
 80016d6:	4618      	mov	r0, r3
 80016d8:	f7ff fe6c 	bl	80013b4 <osalThreadEnqueueTimeoutS>
 80016dc:	6138      	str	r0, [r7, #16]

      /* Anything except MSG_OK causes the operation to stop.*/
      if (msg != MSG_OK) {
 80016de:	693b      	ldr	r3, [r7, #16]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d012      	beq.n	800170a <iqReadTimeout+0x68>
        break;
 80016e4:	e014      	b.n	8001710 <iqReadTimeout+0x6e>
      }
    }
    else {
      /* Inform the low side that the queue has at least one empty slot
         available.*/
      if (nfy != NULL) {
 80016e6:	69fb      	ldr	r3, [r7, #28]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d002      	beq.n	80016f2 <iqReadTimeout+0x50>
        nfy(iqp);
 80016ec:	69fb      	ldr	r3, [r7, #28]
 80016ee:	68f8      	ldr	r0, [r7, #12]
 80016f0:	4798      	blx	r3
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();
 80016f2:	f7ff fe4e 	bl	8001392 <osalSysUnlock>

      n  -= done;
 80016f6:	687a      	ldr	r2, [r7, #4]
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	1ad3      	subs	r3, r2, r3
 80016fc:	607b      	str	r3, [r7, #4]
      bp += done;
 80016fe:	68ba      	ldr	r2, [r7, #8]
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	4413      	add	r3, r2
 8001704:	60bb      	str	r3, [r7, #8]

      osalSysLock();
 8001706:	f7ff fe3e 	bl	8001386 <osalSysLock>
  while (n > 0U) {
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d1d7      	bne.n	80016c0 <iqReadTimeout+0x1e>
    }
  }

  osalSysUnlock();
 8001710:	f7ff fe3f 	bl	8001392 <osalSysUnlock>
  return max - n;
 8001714:	69ba      	ldr	r2, [r7, #24]
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	1ad3      	subs	r3, r2, r3
}
 800171a:	4618      	mov	r0, r3
 800171c:	3720      	adds	r7, #32
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}

08001722 <oqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void oqObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                  qnotify_t onfy, void *link) {
 8001722:	b580      	push	{r7, lr}
 8001724:	b084      	sub	sp, #16
 8001726:	af00      	add	r7, sp, #0
 8001728:	60f8      	str	r0, [r7, #12]
 800172a:	60b9      	str	r1, [r7, #8]
 800172c:	607a      	str	r2, [r7, #4]
 800172e:	603b      	str	r3, [r7, #0]

  osalThreadQueueObjectInit(&oqp->q_waiting);
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	4618      	mov	r0, r3
 8001734:	f7ff fe33 	bl	800139e <osalThreadQueueObjectInit>
  oqp->q_counter = size;
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	687a      	ldr	r2, [r7, #4]
 800173c:	609a      	str	r2, [r3, #8]
  oqp->q_buffer  = bp;
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	68ba      	ldr	r2, [r7, #8]
 8001742:	60da      	str	r2, [r3, #12]
  oqp->q_rdptr   = bp;
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	68ba      	ldr	r2, [r7, #8]
 8001748:	619a      	str	r2, [r3, #24]
  oqp->q_wrptr   = bp;
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	68ba      	ldr	r2, [r7, #8]
 800174e:	615a      	str	r2, [r3, #20]
  oqp->q_top     = bp + size;
 8001750:	68ba      	ldr	r2, [r7, #8]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	441a      	add	r2, r3
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	611a      	str	r2, [r3, #16]
  oqp->q_notify  = onfy;
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	683a      	ldr	r2, [r7, #0]
 800175e:	61da      	str	r2, [r3, #28]
  oqp->q_link    = link;
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	69ba      	ldr	r2, [r7, #24]
 8001764:	621a      	str	r2, [r3, #32]
}
 8001766:	bf00      	nop
 8001768:	3710      	adds	r7, #16
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}

0800176e <oqPutTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t oqPutTimeout(output_queue_t *oqp, uint8_t b, sysinterval_t timeout) {
 800176e:	b580      	push	{r7, lr}
 8001770:	b086      	sub	sp, #24
 8001772:	af00      	add	r7, sp, #0
 8001774:	60f8      	str	r0, [r7, #12]
 8001776:	460b      	mov	r3, r1
 8001778:	607a      	str	r2, [r7, #4]
 800177a:	72fb      	strb	r3, [r7, #11]

  osalSysLock();
 800177c:	f7ff fe03 	bl	8001386 <osalSysLock>

  /* Waiting until there is a slot available or a timeout occurs.*/
  while (oqIsFullI(oqp)) {
 8001780:	e00c      	b.n	800179c <oqPutTimeout+0x2e>
    msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	6879      	ldr	r1, [r7, #4]
 8001786:	4618      	mov	r0, r3
 8001788:	f7ff fe14 	bl	80013b4 <osalThreadEnqueueTimeoutS>
 800178c:	6178      	str	r0, [r7, #20]
    if (msg < MSG_OK) {
 800178e:	697b      	ldr	r3, [r7, #20]
 8001790:	2b00      	cmp	r3, #0
 8001792:	da03      	bge.n	800179c <oqPutTimeout+0x2e>
      osalSysUnlock();
 8001794:	f7ff fdfd 	bl	8001392 <osalSysUnlock>
      return msg;
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	e024      	b.n	80017e6 <oqPutTimeout+0x78>
  while (oqIsFullI(oqp)) {
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	689b      	ldr	r3, [r3, #8]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d0ee      	beq.n	8001782 <oqPutTimeout+0x14>
    }
  }

  /* Putting the character into the queue.*/
  oqp->q_counter--;
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	689b      	ldr	r3, [r3, #8]
 80017a8:	1e5a      	subs	r2, r3, #1
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	609a      	str	r2, [r3, #8]
  *oqp->q_wrptr++ = b;
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	695b      	ldr	r3, [r3, #20]
 80017b2:	1c59      	adds	r1, r3, #1
 80017b4:	68fa      	ldr	r2, [r7, #12]
 80017b6:	6151      	str	r1, [r2, #20]
 80017b8:	7afa      	ldrb	r2, [r7, #11]
 80017ba:	701a      	strb	r2, [r3, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	695a      	ldr	r2, [r3, #20]
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	691b      	ldr	r3, [r3, #16]
 80017c4:	429a      	cmp	r2, r3
 80017c6:	d303      	bcc.n	80017d0 <oqPutTimeout+0x62>
    oqp->q_wrptr = oqp->q_buffer;
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	68da      	ldr	r2, [r3, #12]
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	615a      	str	r2, [r3, #20]
  }

  /* Inform the low side that the queue has at least one character available.*/
  if (oqp->q_notify != NULL) {
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	69db      	ldr	r3, [r3, #28]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d003      	beq.n	80017e0 <oqPutTimeout+0x72>
    oqp->q_notify(oqp);
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	69db      	ldr	r3, [r3, #28]
 80017dc:	68f8      	ldr	r0, [r7, #12]
 80017de:	4798      	blx	r3
  }

  osalSysUnlock();
 80017e0:	f7ff fdd7 	bl	8001392 <osalSysUnlock>

  return MSG_OK;
 80017e4:	2300      	movs	r3, #0
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3718      	adds	r7, #24
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}

080017ee <oqGetI>:
 * @return              The byte value from the queue.
 * @retval MSG_TIMEOUT  if the queue is empty.
 *
 * @iclass
 */
msg_t oqGetI(output_queue_t *oqp) {
 80017ee:	b580      	push	{r7, lr}
 80017f0:	b084      	sub	sp, #16
 80017f2:	af00      	add	r7, sp, #0
 80017f4:	6078      	str	r0, [r7, #4]

  osalDbgCheckClassI();

  /* Queue data check.*/
  if (!oqIsEmptyI(oqp)) {
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	695a      	ldr	r2, [r3, #20]
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	699b      	ldr	r3, [r3, #24]
 80017fe:	429a      	cmp	r2, r3
 8001800:	d105      	bne.n	800180e <oqGetI+0x20>
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	689b      	ldr	r3, [r3, #8]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <oqGetI+0x20>
 800180a:	2301      	movs	r3, #1
 800180c:	e000      	b.n	8001810 <oqGetI+0x22>
 800180e:	2300      	movs	r3, #0
 8001810:	f003 0301 	and.w	r3, r3, #1
 8001814:	b2db      	uxtb	r3, r3
 8001816:	f083 0301 	eor.w	r3, r3, #1
 800181a:	b2db      	uxtb	r3, r3
 800181c:	2b00      	cmp	r3, #0
 800181e:	d01c      	beq.n	800185a <oqGetI+0x6c>
    uint8_t b;

    oqp->q_counter++;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	689b      	ldr	r3, [r3, #8]
 8001824:	1c5a      	adds	r2, r3, #1
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	609a      	str	r2, [r3, #8]
    b = *oqp->q_rdptr++;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	699b      	ldr	r3, [r3, #24]
 800182e:	1c59      	adds	r1, r3, #1
 8001830:	687a      	ldr	r2, [r7, #4]
 8001832:	6191      	str	r1, [r2, #24]
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	73fb      	strb	r3, [r7, #15]
    if (oqp->q_rdptr >= oqp->q_top) {
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	699a      	ldr	r2, [r3, #24]
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	691b      	ldr	r3, [r3, #16]
 8001840:	429a      	cmp	r2, r3
 8001842:	d303      	bcc.n	800184c <oqGetI+0x5e>
      oqp->q_rdptr = oqp->q_buffer;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	68da      	ldr	r2, [r3, #12]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	619a      	str	r2, [r3, #24]
    }

    osalThreadDequeueNextI(&oqp->q_waiting, MSG_OK);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2100      	movs	r1, #0
 8001850:	4618      	mov	r0, r3
 8001852:	f7ff fdbd 	bl	80013d0 <osalThreadDequeueNextI>

    return (msg_t)b;
 8001856:	7bfb      	ldrb	r3, [r7, #15]
 8001858:	e001      	b.n	800185e <oqGetI+0x70>
  }

  return MSG_TIMEOUT;
 800185a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800185e:	4618      	mov	r0, r3
 8001860:	3710      	adds	r7, #16
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}

08001866 <oqWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t oqWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                      size_t n, sysinterval_t timeout) {
 8001866:	b580      	push	{r7, lr}
 8001868:	b088      	sub	sp, #32
 800186a:	af00      	add	r7, sp, #0
 800186c:	60f8      	str	r0, [r7, #12]
 800186e:	60b9      	str	r1, [r7, #8]
 8001870:	607a      	str	r2, [r7, #4]
 8001872:	603b      	str	r3, [r7, #0]
  qnotify_t nfy = oqp->q_notify;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	69db      	ldr	r3, [r3, #28]
 8001878:	61fb      	str	r3, [r7, #28]
  size_t max = n;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	61bb      	str	r3, [r7, #24]

  osalDbgCheck(n > 0U);

  osalSysLock();
 800187e:	f7ff fd82 	bl	8001386 <osalSysLock>

  while (n > 0U) {
 8001882:	e024      	b.n	80018ce <oqWriteTimeout+0x68>
    size_t done;

    done = oq_write(oqp, bp, n);
 8001884:	687a      	ldr	r2, [r7, #4]
 8001886:	68b9      	ldr	r1, [r7, #8]
 8001888:	68f8      	ldr	r0, [r7, #12]
 800188a:	f7ff fe0b 	bl	80014a4 <oq_write>
 800188e:	6178      	str	r0, [r7, #20]
    if (done == (size_t)0) {
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d109      	bne.n	80018aa <oqWriteTimeout+0x44>
      msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	6839      	ldr	r1, [r7, #0]
 800189a:	4618      	mov	r0, r3
 800189c:	f7ff fd8a 	bl	80013b4 <osalThreadEnqueueTimeoutS>
 80018a0:	6138      	str	r0, [r7, #16]

      /* Anything except MSG_OK causes the operation to stop.*/
      if (msg != MSG_OK) {
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d012      	beq.n	80018ce <oqWriteTimeout+0x68>
        break;
 80018a8:	e014      	b.n	80018d4 <oqWriteTimeout+0x6e>
      }
    }
    else {
      /* Inform the low side that the queue has at least one character
         available.*/
      if (nfy != NULL) {
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d002      	beq.n	80018b6 <oqWriteTimeout+0x50>
        nfy(oqp);
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	68f8      	ldr	r0, [r7, #12]
 80018b4:	4798      	blx	r3
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();
 80018b6:	f7ff fd6c 	bl	8001392 <osalSysUnlock>

      n  -= done;
 80018ba:	687a      	ldr	r2, [r7, #4]
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	1ad3      	subs	r3, r2, r3
 80018c0:	607b      	str	r3, [r7, #4]
      bp += done;
 80018c2:	68ba      	ldr	r2, [r7, #8]
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	4413      	add	r3, r2
 80018c8:	60bb      	str	r3, [r7, #8]

      osalSysLock();
 80018ca:	f7ff fd5c 	bl	8001386 <osalSysLock>
  while (n > 0U) {
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d1d7      	bne.n	8001884 <oqWriteTimeout+0x1e>
    }
  }

  osalSysUnlock();
 80018d4:	f7ff fd5d 	bl	8001392 <osalSysUnlock>
  return max - n;
 80018d8:	69ba      	ldr	r2, [r7, #24]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	1ad3      	subs	r3, r2, r3
}
 80018de:	4618      	mov	r0, r3
 80018e0:	3720      	adds	r7, #32
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}

080018e6 <osalMutexObjectInit>:
 *
 * @param[out] mp       pointer to the @p mutex_t object
 *
 * @init
 */
static inline void osalMutexObjectInit(mutex_t *mp) {
 80018e6:	b580      	push	{r7, lr}
 80018e8:	b082      	sub	sp, #8
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	6078      	str	r0, [r7, #4]

#if CH_CFG_USE_MUTEXES
  chMtxObjectInit(mp);
 80018ee:	6878      	ldr	r0, [r7, #4]
 80018f0:	f006 ff91 	bl	8008816 <chMtxObjectInit>
#elif CH_CFG_USE_SEMAPHORES
  chSemObjectInit((semaphore_t *)mp, 1);
#else
 *mp = 0;
#endif
}
 80018f4:	bf00      	nop
 80018f6:	3708      	adds	r7, #8
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}

080018fc <adcInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void adcInit(void) {
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0

  adc_lld_init();
 8001900:	f001 fe48 	bl	8003594 <adc_lld_init>
}
 8001904:	bf00      	nop
 8001906:	bd80      	pop	{r7, pc}

08001908 <adcObjectInit>:
 *
 * @param[out] adcp     pointer to the @p ADCDriver object
 *
 * @init
 */
void adcObjectInit(ADCDriver *adcp) {
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]

  adcp->state    = ADC_STOP;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2201      	movs	r2, #1
 8001914:	701a      	strb	r2, [r3, #0]
  adcp->config   = NULL;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2200      	movs	r2, #0
 800191a:	605a      	str	r2, [r3, #4]
  adcp->samples  = NULL;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	2200      	movs	r2, #0
 8001920:	609a      	str	r2, [r3, #8]
  adcp->depth    = 0;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2200      	movs	r2, #0
 8001926:	60da      	str	r2, [r3, #12]
  adcp->grpp     = NULL;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2200      	movs	r2, #0
 800192c:	611a      	str	r2, [r3, #16]
#if ADC_USE_WAIT == TRUE
  adcp->thread   = NULL;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2200      	movs	r2, #0
 8001932:	615a      	str	r2, [r3, #20]
#endif
#if ADC_USE_MUTUAL_EXCLUSION == TRUE
  osalMutexObjectInit(&adcp->mutex);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	3318      	adds	r3, #24
 8001938:	4618      	mov	r0, r3
 800193a:	f7ff ffd4 	bl	80018e6 <osalMutexObjectInit>
#endif
#if defined(ADC_DRIVER_EXT_INIT_HOOK)
  ADC_DRIVER_EXT_INIT_HOOK(adcp);
#endif
}
 800193e:	bf00      	nop
 8001940:	3708      	adds	r7, #8
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}

08001946 <osalMutexObjectInit>:
static inline void osalMutexObjectInit(mutex_t *mp) {
 8001946:	b580      	push	{r7, lr}
 8001948:	b082      	sub	sp, #8
 800194a:	af00      	add	r7, sp, #0
 800194c:	6078      	str	r0, [r7, #4]
  chMtxObjectInit(mp);
 800194e:	6878      	ldr	r0, [r7, #4]
 8001950:	f006 ff61 	bl	8008816 <chMtxObjectInit>
}
 8001954:	bf00      	nop
 8001956:	3708      	adds	r7, #8
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}

0800195c <i2cInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void i2cInit(void) {
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0

  i2c_lld_init();
 8001960:	f003 f818 	bl	8004994 <i2c_lld_init>
}
 8001964:	bf00      	nop
 8001966:	bd80      	pop	{r7, pc}

08001968 <i2cObjectInit>:
 *
 * @param[out] i2cp     pointer to the @p I2CDriver object
 *
 * @init
 */
void i2cObjectInit(I2CDriver *i2cp) {
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]

  i2cp->state  = I2C_STOP;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2201      	movs	r2, #1
 8001974:	701a      	strb	r2, [r3, #0]
  i2cp->config = NULL;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	2200      	movs	r2, #0
 800197a:	605a      	str	r2, [r3, #4]

#if I2C_USE_MUTUAL_EXCLUSION == TRUE
  osalMutexObjectInit(&i2cp->mutex);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	330c      	adds	r3, #12
 8001980:	4618      	mov	r0, r3
 8001982:	f7ff ffe0 	bl	8001946 <osalMutexObjectInit>
#endif

#if defined(I2C_DRIVER_EXT_INIT_HOOK)
  I2C_DRIVER_EXT_INIT_HOOK(i2cp);
#endif
}
 8001986:	bf00      	nop
 8001988:	3708      	adds	r7, #8
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}

0800198e <mmcInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void mmcInit(void) {
 800198e:	b480      	push	{r7}
 8001990:	af00      	add	r7, sp, #0

}
 8001992:	bf00      	nop
 8001994:	46bd      	mov	sp, r7
 8001996:	bc80      	pop	{r7}
 8001998:	4770      	bx	lr

0800199a <saiInit>:
 * @brief   SAI Driver initialization.
 * @note    This function is implicitly invoked by @p halInit().
 *
 * @init
 */
void saiInit(void) {
 800199a:	b580      	push	{r7, lr}
 800199c:	af00      	add	r7, sp, #0

  sai_lld_init();
 800199e:	f005 f961 	bl	8006c64 <sai_lld_init>
}
 80019a2:	bf00      	nop
 80019a4:	bd80      	pop	{r7, pc}

080019a6 <saiObjectInit>:
 *
 * @param[out] saip     pointer to the @p SAIDriver object
 *
 * @init
 */
void saiObjectInit(SAIDriver *saip) {
 80019a6:	b480      	push	{r7}
 80019a8:	b083      	sub	sp, #12
 80019aa:	af00      	add	r7, sp, #0
 80019ac:	6078      	str	r0, [r7, #4]

  saip->state  = SAI_STOP;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2201      	movs	r2, #1
 80019b2:	701a      	strb	r2, [r3, #0]
  saip->config = NULL;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2200      	movs	r2, #0
 80019b8:	605a      	str	r2, [r3, #4]
#if defined(SAI_LLD_ENHANCED_API)
  saip->start_error = HAL_RET_SUCCESS;
#endif
  saip->error_flags = 0U;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2200      	movs	r2, #0
 80019be:	631a      	str	r2, [r3, #48]	; 0x30
  saip->error_repeats = 0U;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2200      	movs	r2, #0
 80019c4:	635a      	str	r2, [r3, #52]	; 0x34
}
 80019c6:	bf00      	nop
 80019c8:	370c      	adds	r7, #12
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bc80      	pop	{r7}
 80019ce:	4770      	bx	lr

080019d0 <chEvtObjectInit>:
 *
 * @param[in] esp       pointer to the @p event_source_t structure
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]

  esp->next = (event_listener_t *)esp;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	687a      	ldr	r2, [r7, #4]
 80019dc:	601a      	str	r2, [r3, #0]
}
 80019de:	bf00      	nop
 80019e0:	370c      	adds	r7, #12
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bc80      	pop	{r7}
 80019e6:	4770      	bx	lr

080019e8 <osalEventObjectInit>:
static inline void osalEventObjectInit(event_source_t *esp) {
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  chEvtObjectInit(esp);
 80019f0:	6878      	ldr	r0, [r7, #4]
 80019f2:	f7ff ffed 	bl	80019d0 <chEvtObjectInit>
}
 80019f6:	bf00      	nop
 80019f8:	3708      	adds	r7, #8
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}

080019fe <osalEventBroadcastFlagsI>:
                                            eventflags_t flags) {
 80019fe:	b580      	push	{r7, lr}
 8001a00:	b082      	sub	sp, #8
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	6078      	str	r0, [r7, #4]
 8001a06:	6039      	str	r1, [r7, #0]
  chEvtBroadcastFlagsI(esp, flags);
 8001a08:	6839      	ldr	r1, [r7, #0]
 8001a0a:	6878      	ldr	r0, [r7, #4]
 8001a0c:	f006 ff41 	bl	8008892 <chEvtBroadcastFlagsI>
}
 8001a10:	bf00      	nop
 8001a12:	3708      	adds	r7, #8
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <_write>:
/*
 * Interface implementation, the following functions just invoke the equivalent
 * queue-level function or macro.
 */

static size_t _write(void *ip, const uint8_t *bp, size_t n) {
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b084      	sub	sp, #16
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	60f8      	str	r0, [r7, #12]
 8001a20:	60b9      	str	r1, [r7, #8]
 8001a22:	607a      	str	r2, [r7, #4]

  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8001a2a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a2e:	687a      	ldr	r2, [r7, #4]
 8001a30:	68b9      	ldr	r1, [r7, #8]
 8001a32:	f7ff ff18 	bl	8001866 <oqWriteTimeout>
 8001a36:	4603      	mov	r3, r0
                        n, TIME_INFINITE);
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3710      	adds	r7, #16
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}

08001a40 <_read>:

static size_t _read(void *ip, uint8_t *bp, size_t n) {
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b084      	sub	sp, #16
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	60f8      	str	r0, [r7, #12]
 8001a48:	60b9      	str	r1, [r7, #8]
 8001a4a:	607a      	str	r2, [r7, #4]

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	f103 000c 	add.w	r0, r3, #12
 8001a52:	f04f 33ff 	mov.w	r3, #4294967295
 8001a56:	687a      	ldr	r2, [r7, #4]
 8001a58:	68b9      	ldr	r1, [r7, #8]
 8001a5a:	f7ff fe22 	bl	80016a2 <iqReadTimeout>
 8001a5e:	4603      	mov	r3, r0
                       n, TIME_INFINITE);
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	3710      	adds	r7, #16
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}

08001a68 <_put>:

static msg_t _put(void *ip, uint8_t b) {
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	460b      	mov	r3, r1
 8001a72:	70fb      	strb	r3, [r7, #3]

  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	3330      	adds	r3, #48	; 0x30
 8001a78:	78f9      	ldrb	r1, [r7, #3]
 8001a7a:	f04f 32ff 	mov.w	r2, #4294967295
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f7ff fe75 	bl	800176e <oqPutTimeout>
 8001a84:	4603      	mov	r3, r0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3708      	adds	r7, #8
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}

08001a8e <_get>:

static msg_t _get(void *ip) {
 8001a8e:	b580      	push	{r7, lr}
 8001a90:	b082      	sub	sp, #8
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	6078      	str	r0, [r7, #4]

  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	330c      	adds	r3, #12
 8001a9a:	f04f 31ff 	mov.w	r1, #4294967295
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f7ff fdc1 	bl	8001626 <iqGetTimeout>
 8001aa4:	4603      	mov	r3, r0
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3708      	adds	r7, #8
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}

08001aae <_putt>:

static msg_t _putt(void *ip, uint8_t b, sysinterval_t timeout) {
 8001aae:	b580      	push	{r7, lr}
 8001ab0:	b084      	sub	sp, #16
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	60f8      	str	r0, [r7, #12]
 8001ab6:	460b      	mov	r3, r1
 8001ab8:	607a      	str	r2, [r7, #4]
 8001aba:	72fb      	strb	r3, [r7, #11]

  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	3330      	adds	r3, #48	; 0x30
 8001ac0:	7af9      	ldrb	r1, [r7, #11]
 8001ac2:	687a      	ldr	r2, [r7, #4]
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f7ff fe52 	bl	800176e <oqPutTimeout>
 8001aca:	4603      	mov	r3, r0
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3710      	adds	r7, #16
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}

08001ad4 <_gett>:

static msg_t _gett(void *ip, sysinterval_t timeout) {
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	6039      	str	r1, [r7, #0]

  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	330c      	adds	r3, #12
 8001ae2:	6839      	ldr	r1, [r7, #0]
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f7ff fd9e 	bl	8001626 <iqGetTimeout>
 8001aea:	4603      	mov	r3, r0
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3708      	adds	r7, #8
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}

08001af4 <_writet>:

static size_t _writet(void *ip, const uint8_t *bp, size_t n,
                      sysinterval_t timeout) {
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b084      	sub	sp, #16
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	60f8      	str	r0, [r7, #12]
 8001afc:	60b9      	str	r1, [r7, #8]
 8001afe:	607a      	str	r2, [r7, #4]
 8001b00:	603b      	str	r3, [r7, #0]

  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	687a      	ldr	r2, [r7, #4]
 8001b0c:	68b9      	ldr	r1, [r7, #8]
 8001b0e:	f7ff feaa 	bl	8001866 <oqWriteTimeout>
 8001b12:	4603      	mov	r3, r0
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3710      	adds	r7, #16
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}

08001b1c <_readt>:

static size_t _readt(void *ip, uint8_t *bp, size_t n,
                     sysinterval_t timeout) {
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b084      	sub	sp, #16
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	60f8      	str	r0, [r7, #12]
 8001b24:	60b9      	str	r1, [r7, #8]
 8001b26:	607a      	str	r2, [r7, #4]
 8001b28:	603b      	str	r3, [r7, #0]

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	f103 000c 	add.w	r0, r3, #12
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	687a      	ldr	r2, [r7, #4]
 8001b34:	68b9      	ldr	r1, [r7, #8]
 8001b36:	f7ff fdb4 	bl	80016a2 <iqReadTimeout>
 8001b3a:	4603      	mov	r3, r0
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	3710      	adds	r7, #16
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}

08001b44 <_ctl>:

static msg_t _ctl(void *ip, unsigned int operation, void *arg) {
 8001b44:	b480      	push	{r7}
 8001b46:	b087      	sub	sp, #28
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	60f8      	str	r0, [r7, #12]
 8001b4c:	60b9      	str	r1, [r7, #8]
 8001b4e:	607a      	str	r2, [r7, #4]
  SerialDriver *sdp = (SerialDriver *)ip;
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	617b      	str	r3, [r7, #20]

  osalDbgCheck(sdp != NULL);

  switch (operation) {
 8001b54:	68bb      	ldr	r3, [r7, #8]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d003      	beq.n	8001b62 <_ctl+0x1e>
 8001b5a:	68bb      	ldr	r3, [r7, #8]
 8001b5c:	2b01      	cmp	r3, #1
 8001b5e:	d103      	bne.n	8001b68 <_ctl+0x24>
  case CHN_CTL_NOP:
    osalDbgCheck(arg == NULL);
    break;
 8001b60:	e005      	b.n	8001b6e <_ctl+0x2a>
  case CHN_CTL_INVALID:
    return HAL_RET_UNKNOWN_CTL;
 8001b62:	f06f 0313 	mvn.w	r3, #19
 8001b66:	e003      	b.n	8001b70 <_ctl+0x2c>
  default:
#if defined(SD_LLD_IMPLEMENTS_CTL)
    /* Delegating to the LLD if supported.*/
    return sd_lld_control(sdp, operation, arg);
#else
    return HAL_RET_UNKNOWN_CTL;
 8001b68:	f06f 0313 	mvn.w	r3, #19
 8001b6c:	e000      	b.n	8001b70 <_ctl+0x2c>
#endif
  }
  return HAL_RET_SUCCESS;
 8001b6e:	2300      	movs	r3, #0
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	371c      	adds	r7, #28
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bc80      	pop	{r7}
 8001b78:	4770      	bx	lr

08001b7a <sdInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void sdInit(void) {
 8001b7a:	b580      	push	{r7, lr}
 8001b7c:	af00      	add	r7, sp, #0

  sd_lld_init();
 8001b7e:	f005 f9d1 	bl	8006f24 <sd_lld_init>
}
 8001b82:	bf00      	nop
 8001b84:	bd80      	pop	{r7, pc}
	...

08001b88 <sdObjectInit>:
  sdp->state = SD_STOP;
  iqObjectInit(&sdp->iqueue, sdp->ib, SERIAL_BUFFERS_SIZE, inotify, sdp);
  oqObjectInit(&sdp->oqueue, sdp->ob, SERIAL_BUFFERS_SIZE, onotify, sdp);
}
#else
void sdObjectInit(SerialDriver *sdp) {
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]

  sdp->vmt = &vmt;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	4a07      	ldr	r2, [pc, #28]	; (8001bb0 <sdObjectInit+0x28>)
 8001b94:	601a      	str	r2, [r3, #0]
  osalEventObjectInit(&sdp->event);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	3304      	adds	r3, #4
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f7ff ff24 	bl	80019e8 <osalEventObjectInit>
  sdp->state = SD_STOP;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	721a      	strb	r2, [r3, #8]
}
 8001ba6:	bf00      	nop
 8001ba8:	3708      	adds	r7, #8
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	0800f704 	.word	0x0800f704

08001bb4 <sdIncomingDataI>:
 * @param[in] sdp       pointer to a @p SerialDriver structure
 * @param[in] b         the byte to be written in the driver's Input Queue
 *
 * @iclass
 */
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
 8001bbc:	460b      	mov	r3, r1
 8001bbe:	70fb      	strb	r3, [r7, #3]

  osalDbgCheckClassI();
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	695b      	ldr	r3, [r3, #20]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d105      	bne.n	8001bd4 <sdIncomingDataI+0x20>
    chnAddFlagsI(sdp, CHN_INPUT_AVAILABLE);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	3304      	adds	r3, #4
 8001bcc:	2104      	movs	r1, #4
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7ff ff15 	bl	80019fe <osalEventBroadcastFlagsI>
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	330c      	adds	r3, #12
 8001bd8:	78fa      	ldrb	r2, [r7, #3]
 8001bda:	4611      	mov	r1, r2
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f7ff fce4 	bl	80015aa <iqPutI>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	da06      	bge.n	8001bf6 <sdIncomingDataI+0x42>
    chnAddFlagsI(sdp, SD_QUEUE_FULL_ERROR);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	3304      	adds	r3, #4
 8001bec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7ff ff04 	bl	80019fe <osalEventBroadcastFlagsI>
}
 8001bf6:	bf00      	nop
 8001bf8:	3708      	adds	r7, #8
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}

08001bfe <chSysLock>:
static inline void chSysLock(void) {
 8001bfe:	b480      	push	{r7}
 8001c00:	b083      	sub	sp, #12
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	2330      	movs	r3, #48	; 0x30
 8001c06:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	f383 8811 	msr	BASEPRI, r3
}
 8001c0e:	bf00      	nop
}
 8001c10:	bf00      	nop
}
 8001c12:	bf00      	nop
 8001c14:	370c      	adds	r7, #12
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bc80      	pop	{r7}
 8001c1a:	4770      	bx	lr

08001c1c <chSysUnlock>:
static inline void chSysUnlock(void) {
 8001c1c:	b480      	push	{r7}
 8001c1e:	b083      	sub	sp, #12
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	2300      	movs	r3, #0
 8001c24:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	f383 8811 	msr	BASEPRI, r3
}
 8001c2c:	bf00      	nop
}
 8001c2e:	bf00      	nop
}
 8001c30:	bf00      	nop
 8001c32:	370c      	adds	r7, #12
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bc80      	pop	{r7}
 8001c38:	4770      	bx	lr

08001c3a <osalSysLock>:
static inline void osalSysLock(void) {
 8001c3a:	b580      	push	{r7, lr}
 8001c3c:	af00      	add	r7, sp, #0
  chSysLock();
 8001c3e:	f7ff ffde 	bl	8001bfe <chSysLock>
}
 8001c42:	bf00      	nop
 8001c44:	bd80      	pop	{r7, pc}

08001c46 <osalSysUnlock>:
static inline void osalSysUnlock(void) {
 8001c46:	b580      	push	{r7, lr}
 8001c48:	af00      	add	r7, sp, #0
  chSysUnlock();
 8001c4a:	f7ff ffe7 	bl	8001c1c <chSysUnlock>
}
 8001c4e:	bf00      	nop
 8001c50:	bd80      	pop	{r7, pc}

08001c52 <osalMutexObjectInit>:
static inline void osalMutexObjectInit(mutex_t *mp) {
 8001c52:	b580      	push	{r7, lr}
 8001c54:	b082      	sub	sp, #8
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	6078      	str	r0, [r7, #4]
  chMtxObjectInit(mp);
 8001c5a:	6878      	ldr	r0, [r7, #4]
 8001c5c:	f006 fddb 	bl	8008816 <chMtxObjectInit>
}
 8001c60:	bf00      	nop
 8001c62:	3708      	adds	r7, #8
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}

08001c68 <spiInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void spiInit(void) {
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	af00      	add	r7, sp, #0

  spi_lld_init();
 8001c6c:	f004 fd3c 	bl	80066e8 <spi_lld_init>
}
 8001c70:	bf00      	nop
 8001c72:	bd80      	pop	{r7, pc}

08001c74 <spiObjectInit>:
 *
 * @param[out] spip             pointer to the @p SPIDriver object
 *
 * @init
 */
void spiObjectInit(SPIDriver *spip) {
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]

  spip->state           = SPI_STOP;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2201      	movs	r2, #1
 8001c80:	701a      	strb	r2, [r3, #0]
  spip->config          = NULL;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	2200      	movs	r2, #0
 8001c86:	605a      	str	r2, [r3, #4]
#if SPI_USE_SYNCHRONIZATION == TRUE
  spip->sync_transfer   = NULL;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	609a      	str	r2, [r3, #8]
#endif
#if SPI_USE_MUTUAL_EXCLUSION == TRUE
  osalMutexObjectInit(&spip->mutex);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	330c      	adds	r3, #12
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7ff ffdd 	bl	8001c52 <osalMutexObjectInit>
#endif
#if defined(SPI_DRIVER_EXT_INIT_HOOK)
  SPI_DRIVER_EXT_INIT_HOOK(spip);
#endif
}
 8001c98:	bf00      	nop
 8001c9a:	3708      	adds	r7, #8
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}

08001ca0 <spiStart>:
 * @param[in] config            pointer to the @p SPIConfig object
 * @return                      The operation status.
 *
 * @api
 */
msg_t spiStart(SPIDriver *spip, const SPIConfig *config) {
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b084      	sub	sp, #16
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
 8001ca8:	6039      	str	r1, [r7, #0]
  msg_t msg;

  osalDbgCheck((spip != NULL) && (config != NULL));

  osalSysLock();
 8001caa:	f7ff ffc6 	bl	8001c3a <osalSysLock>
  osalDbgAssert((spip->state == SPI_STOP) || (spip->state == SPI_READY),
                "invalid state");

  spip->config = config;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	683a      	ldr	r2, [r7, #0]
 8001cb2:	605a      	str	r2, [r3, #4]

  msg = spi_lld_start(spip);
 8001cb4:	6878      	ldr	r0, [r7, #4]
 8001cb6:	f004 fdb7 	bl	8006828 <spi_lld_start>
 8001cba:	60f8      	str	r0, [r7, #12]
  if (msg == HAL_RET_SUCCESS) {
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d103      	bne.n	8001cca <spiStart+0x2a>
    spip->state = SPI_READY;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2202      	movs	r2, #2
 8001cc6:	701a      	strb	r2, [r3, #0]
 8001cc8:	e002      	b.n	8001cd0 <spiStart+0x30>
  }
  else {
    spip->state = SPI_STOP;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2201      	movs	r2, #1
 8001cce:	701a      	strb	r2, [r3, #0]
  }

  osalSysUnlock();
 8001cd0:	f7ff ffb9 	bl	8001c46 <osalSysUnlock>

#if SPI_USE_ASSERT_ON_ERROR == TRUE
  osalDbgAssert(msg == HAL_RET_SUCCESS, "function failed");
#endif

  return msg;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	3710      	adds	r7, #16
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}

08001cde <chSysLockFromISR>:
 *          not be limited to disabling interrupts.
 * @note    This API must be invoked exclusively from interrupt handlers.
 *
 * @special
 */
static inline void chSysLockFromISR(void) {
 8001cde:	b480      	push	{r7}
 8001ce0:	b083      	sub	sp, #12
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	2330      	movs	r3, #48	; 0x30
 8001ce6:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	f383 8811 	msr	BASEPRI, r3
}
 8001cee:	bf00      	nop
}
 8001cf0:	bf00      	nop
 * @note    Same as @p port_lock() in this port.
 */
__STATIC_FORCEINLINE void port_lock_from_isr(void) {

  port_lock();
}
 8001cf2:	bf00      	nop

  port_lock_from_isr();
  __stats_start_measure_crit_isr();
  __dbg_check_lock_from_isr();
}
 8001cf4:	bf00      	nop
 8001cf6:	370c      	adds	r7, #12
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bc80      	pop	{r7}
 8001cfc:	4770      	bx	lr

08001cfe <chSysUnlockFromISR>:
 *          not be limited to enabling interrupts.
 * @note    This API must be invoked exclusively from interrupt handlers.
 *
 * @special
 */
static inline void chSysUnlockFromISR(void) {
 8001cfe:	b480      	push	{r7}
 8001d00:	b083      	sub	sp, #12
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	2300      	movs	r3, #0
 8001d06:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	f383 8811 	msr	BASEPRI, r3
}
 8001d0e:	bf00      	nop
}
 8001d10:	bf00      	nop
 * @note    Same as @p port_unlock() in this port.
 */
__STATIC_FORCEINLINE void port_unlock_from_isr(void) {

  port_unlock();
}
 8001d12:	bf00      	nop

  __dbg_check_unlock_from_isr();
  __stats_stop_measure_crit_isr();
  port_unlock_from_isr();
}
 8001d14:	bf00      	nop
 8001d16:	370c      	adds	r7, #12
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bc80      	pop	{r7}
 8001d1c:	4770      	bx	lr

08001d1e <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8001d1e:	b580      	push	{r7, lr}
 8001d20:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8001d22:	f7ff ffdc 	bl	8001cde <chSysLockFromISR>
}
 8001d26:	bf00      	nop
 8001d28:	bd80      	pop	{r7, pc}

08001d2a <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8001d2a:	b580      	push	{r7, lr}
 8001d2c:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8001d2e:	f7ff ffe6 	bl	8001cfe <chSysUnlockFromISR>
}
 8001d32:	bf00      	nop
 8001d34:	bd80      	pop	{r7, pc}

08001d36 <get_hword>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static uint16_t get_hword(uint8_t *p) {
 8001d36:	b480      	push	{r7}
 8001d38:	b085      	sub	sp, #20
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	6078      	str	r0, [r7, #4]
  uint16_t hw;

  hw  = (uint16_t)*p++;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	1c5a      	adds	r2, r3, #1
 8001d42:	607a      	str	r2, [r7, #4]
 8001d44:	781b      	ldrb	r3, [r3, #0]
 8001d46:	81fb      	strh	r3, [r7, #14]
  hw |= (uint16_t)*p << 8U;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	021b      	lsls	r3, r3, #8
 8001d4e:	b21a      	sxth	r2, r3
 8001d50:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001d54:	4313      	orrs	r3, r2
 8001d56:	b21b      	sxth	r3, r3
 8001d58:	81fb      	strh	r3, [r7, #14]
  return hw;
 8001d5a:	89fb      	ldrh	r3, [r7, #14]
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	3714      	adds	r7, #20
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bc80      	pop	{r7}
 8001d64:	4770      	bx	lr

08001d66 <set_address>:
/**
 * @brief  SET ADDRESS transaction callback.
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 */
static void set_address(USBDriver *usbp) {
 8001d66:	b580      	push	{r7, lr}
 8001d68:	b082      	sub	sp, #8
 8001d6a:	af00      	add	r7, sp, #0
 8001d6c:	6078      	str	r0, [r7, #4]

  usbp->address = usbp->setup[2];
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
  usb_lld_set_address(usbp);
 8001d7a:	6878      	ldr	r0, [r7, #4]
 8001d7c:	f003 fd0c 	bl	8005798 <usb_lld_set_address>
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_ADDRESS);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d005      	beq.n	8001d96 <set_address+0x30>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	2101      	movs	r1, #1
 8001d92:	6878      	ldr	r0, [r7, #4]
 8001d94:	4798      	blx	r3
  usbp->state = USB_SELECTED;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2203      	movs	r2, #3
 8001d9a:	701a      	strb	r2, [r3, #0]
}
 8001d9c:	bf00      	nop
 8001d9e:	3708      	adds	r7, #8
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}

08001da4 <default_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @return              The request handling exit code.
 * @retval false        Request not recognized by the handler or error.
 * @retval true         Request handled.
 */
static bool default_handler(USBDriver *usbp) {
 8001da4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001da6:	b085      	sub	sp, #20
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8001db2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
                                        USB_RTYPE_TYPE_MASK)) |
           ((uint32_t)usbp->setup[1] << 8U))) {
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8001dbc:	021b      	lsls	r3, r3, #8
                                        USB_RTYPE_TYPE_MASK)) |
 8001dbe:	4313      	orrs	r3, r2
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8001dc0:	f640 4202 	movw	r2, #3074	; 0xc02
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	f000 8120 	beq.w	800200a <default_handler+0x266>
 8001dca:	f640 4202 	movw	r2, #3074	; 0xc02
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	f200 81e4 	bhi.w	800219c <default_handler+0x3f8>
 8001dd4:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
 8001dd8:	f000 80d6 	beq.w	8001f88 <default_handler+0x1e4>
 8001ddc:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
 8001de0:	f200 81dc 	bhi.w	800219c <default_handler+0x3f8>
 8001de4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001de8:	f000 80c1 	beq.w	8001f6e <default_handler+0x1ca>
 8001dec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001df0:	f200 81d4 	bhi.w	800219c <default_handler+0x3f8>
 8001df4:	f240 6201 	movw	r2, #1537	; 0x601
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	f200 81cf 	bhi.w	800219c <default_handler+0x3f8>
 8001dfe:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8001e02:	f080 808e 	bcs.w	8001f22 <default_handler+0x17e>
 8001e06:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001e0a:	d072      	beq.n	8001ef2 <default_handler+0x14e>
 8001e0c:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001e10:	f200 81c4 	bhi.w	800219c <default_handler+0x3f8>
 8001e14:	f240 3202 	movw	r2, #770	; 0x302
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	f000 818b 	beq.w	8002134 <default_handler+0x390>
 8001e1e:	f240 3202 	movw	r2, #770	; 0x302
 8001e22:	4293      	cmp	r3, r2
 8001e24:	f200 81ba 	bhi.w	800219c <default_handler+0x3f8>
 8001e28:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001e2c:	d046      	beq.n	8001ebc <default_handler+0x118>
 8001e2e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001e32:	f200 81b3 	bhi.w	800219c <default_handler+0x3f8>
 8001e36:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 8001e3a:	f000 8147 	beq.w	80020cc <default_handler+0x328>
 8001e3e:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 8001e42:	f200 81ab 	bhi.w	800219c <default_handler+0x3f8>
 8001e46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e4a:	d01c      	beq.n	8001e86 <default_handler+0xe2>
 8001e4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e50:	f200 81a4 	bhi.w	800219c <default_handler+0x3f8>
 8001e54:	2b02      	cmp	r3, #2
 8001e56:	f000 80e3 	beq.w	8002020 <default_handler+0x27c>
 8001e5a:	2b02      	cmp	r3, #2
 8001e5c:	f200 819e 	bhi.w	800219c <default_handler+0x3f8>
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d003      	beq.n	8001e6c <default_handler+0xc8>
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	f000 80d0 	beq.w	800200a <default_handler+0x266>
 8001e6a:	e197      	b.n	800219c <default_handler+0x3f8>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Just returns the current status word.*/
    usbSetupTransfer(usbp, (uint8_t *)&usbp->status, 2, NULL);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	f103 0288 	add.w	r2, r3, #136	; 0x88
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	675a      	str	r2, [r3, #116]	; 0x74
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2202      	movs	r2, #2
 8001e7a:	679a      	str	r2, [r3, #120]	; 0x78
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2200      	movs	r2, #0
 8001e80:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 8001e82:	2301      	movs	r3, #1
 8001e84:	e18b      	b.n	800219e <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8001e8c:	2b01      	cmp	r3, #1
 8001e8e:	d113      	bne.n	8001eb8 <default_handler+0x114>
      usbp->status &= ~2U;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8001e96:	f023 0302 	bic.w	r3, r3, #2
 8001e9a:	b29a      	uxth	r2, r3
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	675a      	str	r2, [r3, #116]	; 0x74
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2200      	movs	r2, #0
 8001eac:	679a      	str	r2, [r3, #120]	; 0x78
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	67da      	str	r2, [r3, #124]	; 0x7c
      return true;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	e172      	b.n	800219e <default_handler+0x3fa>
    }
    return false;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	e170      	b.n	800219e <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8001ec2:	2b01      	cmp	r3, #1
 8001ec4:	d113      	bne.n	8001eee <default_handler+0x14a>
      usbp->status |= 2U;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8001ecc:	f043 0302 	orr.w	r3, r3, #2
 8001ed0:	b29a      	uxth	r2, r3
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2200      	movs	r2, #0
 8001edc:	675a      	str	r2, [r3, #116]	; 0x74
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	679a      	str	r2, [r3, #120]	; 0x78
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	67da      	str	r2, [r3, #124]	; 0x7c
      return true;
 8001eea:	2301      	movs	r3, #1
 8001eec:	e157      	b.n	800219e <default_handler+0x3fa>
    }
    return false;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	e155      	b.n	800219e <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_ADDRESS << 8):
    /* The SET_ADDRESS handling can be performed here or postponed after
       the status packed depending on the USB_SET_ADDRESS_MODE low
       driver setting.*/
#if USB_SET_ADDRESS_MODE == USB_EARLY_SET_ADDRESS
    if ((usbp->setup[0] == USB_RTYPE_RECIPIENT_DEVICE) &&
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d107      	bne.n	8001f0c <default_handler+0x168>
        (usbp->setup[1] == USB_REQ_SET_ADDRESS)) {
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
    if ((usbp->setup[0] == USB_RTYPE_RECIPIENT_DEVICE) &&
 8001f02:	2b05      	cmp	r3, #5
 8001f04:	d102      	bne.n	8001f0c <default_handler+0x168>
      set_address(usbp);
 8001f06:	6878      	ldr	r0, [r7, #4]
 8001f08:	f7ff ff2d 	bl	8001d66 <set_address>
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	675a      	str	r2, [r3, #116]	; 0x74
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2200      	movs	r2, #0
 8001f16:	679a      	str	r2, [r3, #120]	; 0x78
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	67da      	str	r2, [r3, #124]	; 0x7c
#else
    usbSetupTransfer(usbp, NULL, 0, set_address);
#endif
    return true;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e13d      	b.n	800219e <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_DESCRIPTOR << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_DESCRIPTOR << 8):
    /* Handling descriptor requests from the host.*/
    dp = usbp->config->get_descriptor_cb(usbp, usbp->setup[3],
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	685c      	ldr	r4, [r3, #4]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	f893 5083 	ldrb.w	r5, [r3, #131]	; 0x83
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	f893 6082 	ldrb.w	r6, [r3, #130]	; 0x82
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	3384      	adds	r3, #132	; 0x84
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f7ff fefc 	bl	8001d36 <get_hword>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	4632      	mov	r2, r6
 8001f42:	4629      	mov	r1, r5
 8001f44:	6878      	ldr	r0, [r7, #4]
 8001f46:	47a0      	blx	r4
 8001f48:	60f8      	str	r0, [r7, #12]
                                         usbp->setup[2],
                                         get_hword(&usbp->setup[4]));
    if (dp == NULL) {
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d101      	bne.n	8001f54 <default_handler+0x1b0>
      return false;
 8001f50:	2300      	movs	r3, #0
 8001f52:	e124      	b.n	800219e <default_handler+0x3fa>
    }
    /*lint -save -e9005 [11.8] Removing const is fine.*/
    usbSetupTransfer(usbp, (uint8_t *)dp->ud_string, dp->ud_size, NULL);
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	685a      	ldr	r2, [r3, #4]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	675a      	str	r2, [r3, #116]	; 0x74
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	679a      	str	r2, [r3, #120]	; 0x78
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2200      	movs	r2, #0
 8001f68:	67da      	str	r2, [r3, #124]	; 0x7c
    /*lint -restore*/
    return true;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e117      	b.n	800219e <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_CONFIGURATION << 8):
    /* Returning the last selected configuration.*/
    usbSetupTransfer(usbp, &usbp->configuration, 1, NULL);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	f103 028b 	add.w	r2, r3, #139	; 0x8b
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	675a      	str	r2, [r3, #116]	; 0x74
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	679a      	str	r2, [r3, #120]	; 0x78
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2200      	movs	r2, #0
 8001f82:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 8001f84:	2301      	movs	r3, #1
 8001f86:	e10a      	b.n	800219e <default_handler+0x3fa>
    if (usbp->configuration != usbp->setup[2])
#endif
    {
      /* If the USB device is already active then we have to perform the clear
         procedure on the current configuration.*/
      if (usbp->state == USB_ACTIVE) {
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	781b      	ldrb	r3, [r3, #0]
 8001f8c:	2b04      	cmp	r3, #4
 8001f8e:	d118      	bne.n	8001fc2 <default_handler+0x21e>
        /* Current configuration cleared.*/
        osalSysLockFromISR ();
 8001f90:	f7ff fec5 	bl	8001d1e <osalSysLockFromISR>
        usbDisableEndpointsI(usbp);
 8001f94:	6878      	ldr	r0, [r7, #4]
 8001f96:	f000 f93d 	bl	8002214 <usbDisableEndpointsI>
        osalSysUnlockFromISR ();
 8001f9a:	f7ff fec6 	bl	8001d2a <osalSysUnlockFromISR>
        usbp->configuration = 0U;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
        usbp->state = USB_SELECTED;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2203      	movs	r2, #3
 8001faa:	701a      	strb	r2, [r3, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_UNCONFIGURED);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d005      	beq.n	8001fc2 <default_handler+0x21e>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	2103      	movs	r1, #3
 8001fbe:	6878      	ldr	r0, [r7, #4]
 8001fc0:	4798      	blx	r3
      }
      if (usbp->setup[2] != 0U) {
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d013      	beq.n	8001ff4 <default_handler+0x250>
        /* New configuration.*/
        usbp->configuration = usbp->setup[2];
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
        usbp->state = USB_ACTIVE;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2204      	movs	r2, #4
 8001fdc:	701a      	strb	r2, [r3, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_CONFIGURED);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d005      	beq.n	8001ff4 <default_handler+0x250>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	2102      	movs	r1, #2
 8001ff0:	6878      	ldr	r0, [r7, #4]
 8001ff2:	4798      	blx	r3
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	675a      	str	r2, [r3, #116]	; 0x74
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	679a      	str	r2, [r3, #120]	; 0x78
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2200      	movs	r2, #0
 8002004:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 8002006:	2301      	movs	r3, #1
 8002008:	e0c9      	b.n	800219e <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_STATUS << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_SYNCH_FRAME << 8):
    /* Just sending two zero bytes, the application can change the behavior
       using a hook..*/
    /*lint -save -e9005 [11.8] Removing const is fine.*/
    usbSetupTransfer(usbp, (uint8_t *)zero_status, 2, NULL);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	4a66      	ldr	r2, [pc, #408]	; (80021a8 <default_handler+0x404>)
 800200e:	675a      	str	r2, [r3, #116]	; 0x74
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2202      	movs	r2, #2
 8002014:	679a      	str	r2, [r3, #120]	; 0x78
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2200      	movs	r2, #0
 800201a:	67da      	str	r2, [r3, #124]	; 0x7c
    /*lint -restore*/
    return true;
 800201c:	2301      	movs	r3, #1
 800201e:	e0be      	b.n	800219e <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Sending the EP status.*/
    if ((usbp->setup[4] & 0x80U) != 0U) {
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002026:	b25b      	sxtb	r3, r3
 8002028:	2b00      	cmp	r3, #0
 800202a:	da27      	bge.n	800207c <default_handler+0x2d8>
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002032:	f003 030f 	and.w	r3, r3, #15
 8002036:	b2db      	uxtb	r3, r3
 8002038:	4619      	mov	r1, r3
 800203a:	6878      	ldr	r0, [r7, #4]
 800203c:	f003 fbf7 	bl	800582e <usb_lld_get_status_in>
 8002040:	4603      	mov	r3, r0
 8002042:	2b01      	cmp	r3, #1
 8002044:	d002      	beq.n	800204c <default_handler+0x2a8>
 8002046:	2b02      	cmp	r3, #2
 8002048:	d00b      	beq.n	8002062 <default_handler+0x2be>
 800204a:	e015      	b.n	8002078 <default_handler+0x2d4>
      case EP_STATUS_STALLED:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	4a57      	ldr	r2, [pc, #348]	; (80021ac <default_handler+0x408>)
 8002050:	675a      	str	r2, [r3, #116]	; 0x74
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2202      	movs	r2, #2
 8002056:	679a      	str	r2, [r3, #120]	; 0x78
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2200      	movs	r2, #0
 800205c:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 800205e:	2301      	movs	r3, #1
 8002060:	e09d      	b.n	800219e <default_handler+0x3fa>
      case EP_STATUS_ACTIVE:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)active_status, 2, NULL);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	4a52      	ldr	r2, [pc, #328]	; (80021b0 <default_handler+0x40c>)
 8002066:	675a      	str	r2, [r3, #116]	; 0x74
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2202      	movs	r2, #2
 800206c:	679a      	str	r2, [r3, #120]	; 0x78
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2200      	movs	r2, #0
 8002072:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 8002074:	2301      	movs	r3, #1
 8002076:	e092      	b.n	800219e <default_handler+0x3fa>
      case EP_STATUS_DISABLED:
      default:
        return false;
 8002078:	2300      	movs	r3, #0
 800207a:	e090      	b.n	800219e <default_handler+0x3fa>
      }
    }
    else {
      switch (usb_lld_get_status_out(usbp, usbp->setup[4] & 0x0FU)) {
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002082:	f003 030f 	and.w	r3, r3, #15
 8002086:	b2db      	uxtb	r3, r3
 8002088:	4619      	mov	r1, r3
 800208a:	6878      	ldr	r0, [r7, #4]
 800208c:	f003 fbac 	bl	80057e8 <usb_lld_get_status_out>
 8002090:	4603      	mov	r3, r0
 8002092:	2b01      	cmp	r3, #1
 8002094:	d002      	beq.n	800209c <default_handler+0x2f8>
 8002096:	2b02      	cmp	r3, #2
 8002098:	d00b      	beq.n	80020b2 <default_handler+0x30e>
 800209a:	e015      	b.n	80020c8 <default_handler+0x324>
      case EP_STATUS_STALLED:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	4a43      	ldr	r2, [pc, #268]	; (80021ac <default_handler+0x408>)
 80020a0:	675a      	str	r2, [r3, #116]	; 0x74
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2202      	movs	r2, #2
 80020a6:	679a      	str	r2, [r3, #120]	; 0x78
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2200      	movs	r2, #0
 80020ac:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e075      	b.n	800219e <default_handler+0x3fa>
      case EP_STATUS_ACTIVE:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)active_status, 2, NULL);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4a3e      	ldr	r2, [pc, #248]	; (80021b0 <default_handler+0x40c>)
 80020b6:	675a      	str	r2, [r3, #116]	; 0x74
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2202      	movs	r2, #2
 80020bc:	679a      	str	r2, [r3, #120]	; 0x78
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2200      	movs	r2, #0
 80020c2:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e06a      	b.n	800219e <default_handler+0x3fa>
      case EP_STATUS_DISABLED:
      default:
        return false;
 80020c8:	2300      	movs	r3, #0
 80020ca:	e068      	b.n	800219e <default_handler+0x3fa>
      }
    }
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only ENDPOINT_HALT is handled as feature.*/
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <default_handler+0x336>
      return false;
 80020d6:	2300      	movs	r3, #0
 80020d8:	e061      	b.n	800219e <default_handler+0x3fa>
    }
    /* Clearing the EP status, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80020e0:	f003 030f 	and.w	r3, r3, #15
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d01a      	beq.n	800211e <default_handler+0x37a>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80020ee:	b25b      	sxtb	r3, r3
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	da0a      	bge.n	800210a <default_handler+0x366>
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80020fa:	f003 030f 	and.w	r3, r3, #15
 80020fe:	b2db      	uxtb	r3, r3
 8002100:	4619      	mov	r1, r3
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f003 fd72 	bl	8005bec <usb_lld_clear_in>
 8002108:	e009      	b.n	800211e <default_handler+0x37a>
      }
      else {
        usb_lld_clear_out(usbp, usbp->setup[4] & 0x0FU);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002110:	f003 030f 	and.w	r3, r3, #15
 8002114:	b2db      	uxtb	r3, r3
 8002116:	4619      	mov	r1, r3
 8002118:	6878      	ldr	r0, [r7, #4]
 800211a:	f003 fd4a 	bl	8005bb2 <usb_lld_clear_out>
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2200      	movs	r2, #0
 8002122:	675a      	str	r2, [r3, #116]	; 0x74
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2200      	movs	r2, #0
 8002128:	679a      	str	r2, [r3, #120]	; 0x78
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2200      	movs	r2, #0
 800212e:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 8002130:	2301      	movs	r3, #1
 8002132:	e034      	b.n	800219e <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only ENDPOINT_HALT is handled as feature.*/
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 800213a:	2b00      	cmp	r3, #0
 800213c:	d001      	beq.n	8002142 <default_handler+0x39e>
      return false;
 800213e:	2300      	movs	r3, #0
 8002140:	e02d      	b.n	800219e <default_handler+0x3fa>
    }
    /* Stalling the EP, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002148:	f003 030f 	and.w	r3, r3, #15
 800214c:	2b00      	cmp	r3, #0
 800214e:	d01a      	beq.n	8002186 <default_handler+0x3e2>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002156:	b25b      	sxtb	r3, r3
 8002158:	2b00      	cmp	r3, #0
 800215a:	da0a      	bge.n	8002172 <default_handler+0x3ce>
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002162:	f003 030f 	and.w	r3, r3, #15
 8002166:	b2db      	uxtb	r3, r3
 8002168:	4619      	mov	r1, r3
 800216a:	6878      	ldr	r0, [r7, #4]
 800216c:	f003 fd04 	bl	8005b78 <usb_lld_stall_in>
 8002170:	e009      	b.n	8002186 <default_handler+0x3e2>
      }
      else {
        usb_lld_stall_out(usbp, usbp->setup[4] & 0x0FU);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002178:	f003 030f 	and.w	r3, r3, #15
 800217c:	b2db      	uxtb	r3, r3
 800217e:	4619      	mov	r1, r3
 8002180:	6878      	ldr	r0, [r7, #4]
 8002182:	f003 fcdc 	bl	8005b3e <usb_lld_stall_out>
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2200      	movs	r2, #0
 800218a:	675a      	str	r2, [r3, #116]	; 0x74
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2200      	movs	r2, #0
 8002190:	679a      	str	r2, [r3, #120]	; 0x78
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2200      	movs	r2, #0
 8002196:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 8002198:	2301      	movs	r3, #1
 800219a:	e000      	b.n	800219e <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_INTERFACE << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_SET_INTERFACE << 8):
    /* All the above requests are not handled here, if you need them then
       use the hook mechanism and provide handling.*/
  default:
    return false;
 800219c:	2300      	movs	r3, #0
  }
}
 800219e:	4618      	mov	r0, r3
 80021a0:	3714      	adds	r7, #20
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021a6:	bf00      	nop
 80021a8:	0800f72c 	.word	0x0800f72c
 80021ac:	0800f734 	.word	0x0800f734
 80021b0:	0800f730 	.word	0x0800f730

080021b4 <usbInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void usbInit(void) {
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0

  usb_lld_init();
 80021b8:	f003 fa3c 	bl	8005634 <usb_lld_init>
}
 80021bc:	bf00      	nop
 80021be:	bd80      	pop	{r7, pc}

080021c0 <usbObjectInit>:
 *
 * @param[out] usbp     pointer to the @p USBDriver object
 *
 * @init
 */
void usbObjectInit(USBDriver *usbp) {
 80021c0:	b480      	push	{r7}
 80021c2:	b085      	sub	sp, #20
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  unsigned i;

  usbp->state        = USB_STOP;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2201      	movs	r2, #1
 80021cc:	701a      	strb	r2, [r3, #0]
  usbp->config       = NULL;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2200      	movs	r2, #0
 80021d2:	605a      	str	r2, [r3, #4]
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
 80021d4:	2300      	movs	r3, #0
 80021d6:	60fb      	str	r3, [r7, #12]
 80021d8:	e00e      	b.n	80021f8 <usbObjectInit+0x38>
    usbp->in_params[i]  = NULL;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	68fa      	ldr	r2, [r7, #12]
 80021de:	320c      	adds	r2, #12
 80021e0:	2100      	movs	r1, #0
 80021e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    usbp->out_params[i] = NULL;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	68fa      	ldr	r2, [r7, #12]
 80021ea:	3214      	adds	r2, #20
 80021ec:	2100      	movs	r1, #0
 80021ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	3301      	adds	r3, #1
 80021f6:	60fb      	str	r3, [r7, #12]
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	2b07      	cmp	r3, #7
 80021fc:	d9ed      	bls.n	80021da <usbObjectInit+0x1a>
  }
  usbp->transmitting = 0;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2200      	movs	r2, #0
 8002202:	811a      	strh	r2, [r3, #8]
  usbp->receiving    = 0;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2200      	movs	r2, #0
 8002208:	815a      	strh	r2, [r3, #10]
}
 800220a:	bf00      	nop
 800220c:	3714      	adds	r7, #20
 800220e:	46bd      	mov	sp, r7
 8002210:	bc80      	pop	{r7}
 8002212:	4770      	bx	lr

08002214 <usbDisableEndpointsI>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @iclass
 */
void usbDisableEndpointsI(USBDriver *usbp) {
 8002214:	b580      	push	{r7, lr}
 8002216:	b084      	sub	sp, #16
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);
  osalDbgAssert(usbp->state == USB_ACTIVE, "invalid state");

  usbp->transmitting &= 1U;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	891b      	ldrh	r3, [r3, #8]
 8002220:	f003 0301 	and.w	r3, r3, #1
 8002224:	b29a      	uxth	r2, r3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	811a      	strh	r2, [r3, #8]
  usbp->receiving    &= 1U;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	895b      	ldrh	r3, [r3, #10]
 800222e:	f003 0301 	and.w	r3, r3, #1
 8002232:	b29a      	uxth	r2, r3
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	815a      	strh	r2, [r3, #10]

  for (i = 1; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 8002238:	2301      	movs	r3, #1
 800223a:	60fb      	str	r3, [r7, #12]
 800223c:	e009      	b.n	8002252 <usbDisableEndpointsI+0x3e>
      if (usbp->epc[i]->out_state != NULL) {
        osalThreadResumeI(&usbp->epc[i]->out_state->thread, MSG_RESET);
      }
    }
#endif
    usbp->epc[i] = NULL;
 800223e:	687a      	ldr	r2, [r7, #4]
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	3302      	adds	r3, #2
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	4413      	add	r3, r2
 8002248:	2200      	movs	r2, #0
 800224a:	605a      	str	r2, [r3, #4]
  for (i = 1; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	3301      	adds	r3, #1
 8002250:	60fb      	str	r3, [r7, #12]
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	2b08      	cmp	r3, #8
 8002256:	d9f2      	bls.n	800223e <usbDisableEndpointsI+0x2a>
  }

  /* Low level endpoints deactivation.*/
  usb_lld_disable_endpoints(usbp);
 8002258:	6878      	ldr	r0, [r7, #4]
 800225a:	f003 fab7 	bl	80057cc <usb_lld_disable_endpoints>
}
 800225e:	bf00      	nop
 8002260:	3710      	adds	r7, #16
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}

08002266 <usbStartReceiveI>:
 *                      the packet size because the excess is discarded.
 *
 * @iclass
 */
void usbStartReceiveI(USBDriver *usbp, usbep_t ep,
                      uint8_t *buf, size_t n) {
 8002266:	b580      	push	{r7, lr}
 8002268:	b086      	sub	sp, #24
 800226a:	af00      	add	r7, sp, #0
 800226c:	60f8      	str	r0, [r7, #12]
 800226e:	607a      	str	r2, [r7, #4]
 8002270:	603b      	str	r3, [r7, #0]
 8002272:	460b      	mov	r3, r1
 8002274:	72fb      	strb	r3, [r7, #11]
  osalDbgCheckClassI();
  osalDbgCheck((usbp != NULL) && (ep <= (usbep_t)USB_MAX_ENDPOINTS));
  osalDbgAssert(!usbGetReceiveStatusI(usbp, ep), "already receiving");

  /* Marking the endpoint as active.*/
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	895a      	ldrh	r2, [r3, #10]
 800227a:	7afb      	ldrb	r3, [r7, #11]
 800227c:	2101      	movs	r1, #1
 800227e:	fa01 f303 	lsl.w	r3, r1, r3
 8002282:	b29b      	uxth	r3, r3
 8002284:	4313      	orrs	r3, r2
 8002286:	b29a      	uxth	r2, r3
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	815a      	strh	r2, [r3, #10]

  /* Setting up the transfer.*/
  /*lint -save -e661 [18.1] pclint is confused by the check on ep.*/
  osp = usbp->epc[ep]->out_state;
 800228c:	7afb      	ldrb	r3, [r7, #11]
 800228e:	68fa      	ldr	r2, [r7, #12]
 8002290:	3302      	adds	r3, #2
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	4413      	add	r3, r2
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	699b      	ldr	r3, [r3, #24]
 800229a:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  osp->rxbuf  = buf;
 800229c:	697b      	ldr	r3, [r7, #20]
 800229e:	687a      	ldr	r2, [r7, #4]
 80022a0:	609a      	str	r2, [r3, #8]
  osp->rxsize = n;
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	683a      	ldr	r2, [r7, #0]
 80022a6:	601a      	str	r2, [r3, #0]
  osp->rxcnt  = 0;
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	2200      	movs	r2, #0
 80022ac:	605a      	str	r2, [r3, #4]
#if USB_USE_WAIT == TRUE
  osp->thread = NULL;
#endif

  /* Starting transfer.*/
  usb_lld_start_out(usbp, ep);
 80022ae:	7afb      	ldrb	r3, [r7, #11]
 80022b0:	4619      	mov	r1, r3
 80022b2:	68f8      	ldr	r0, [r7, #12]
 80022b4:	f003 faf5 	bl	80058a2 <usb_lld_start_out>
}
 80022b8:	bf00      	nop
 80022ba:	3718      	adds	r7, #24
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}

080022c0 <usbStartTransmitI>:
 * @param[in] n         transaction size
 *
 * @iclass
 */
void usbStartTransmitI(USBDriver *usbp, usbep_t ep,
                       const uint8_t *buf, size_t n) {
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b086      	sub	sp, #24
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	60f8      	str	r0, [r7, #12]
 80022c8:	607a      	str	r2, [r7, #4]
 80022ca:	603b      	str	r3, [r7, #0]
 80022cc:	460b      	mov	r3, r1
 80022ce:	72fb      	strb	r3, [r7, #11]
  osalDbgCheckClassI();
  osalDbgCheck((usbp != NULL) && (ep <= (usbep_t)USB_MAX_ENDPOINTS));
  osalDbgAssert(!usbGetTransmitStatusI(usbp, ep), "already transmitting");

  /* Marking the endpoint as active.*/
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	891a      	ldrh	r2, [r3, #8]
 80022d4:	7afb      	ldrb	r3, [r7, #11]
 80022d6:	2101      	movs	r1, #1
 80022d8:	fa01 f303 	lsl.w	r3, r1, r3
 80022dc:	b29b      	uxth	r3, r3
 80022de:	4313      	orrs	r3, r2
 80022e0:	b29a      	uxth	r2, r3
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	811a      	strh	r2, [r3, #8]

  /* Setting up the transfer.*/
  /*lint -save -e661 [18.1] pclint is confused by the check on ep.*/
  isp = usbp->epc[ep]->in_state;
 80022e6:	7afb      	ldrb	r3, [r7, #11]
 80022e8:	68fa      	ldr	r2, [r7, #12]
 80022ea:	3302      	adds	r3, #2
 80022ec:	009b      	lsls	r3, r3, #2
 80022ee:	4413      	add	r3, r2
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	695b      	ldr	r3, [r3, #20]
 80022f4:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  isp->txbuf  = buf;
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	687a      	ldr	r2, [r7, #4]
 80022fa:	609a      	str	r2, [r3, #8]
  isp->txsize = n;
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	683a      	ldr	r2, [r7, #0]
 8002300:	601a      	str	r2, [r3, #0]
  isp->txcnt  = 0;
 8002302:	697b      	ldr	r3, [r7, #20]
 8002304:	2200      	movs	r2, #0
 8002306:	605a      	str	r2, [r3, #4]
#if USB_USE_WAIT == TRUE
  isp->thread = NULL;
#endif

  /* Starting transfer.*/
  usb_lld_start_in(usbp, ep);
 8002308:	7afb      	ldrb	r3, [r7, #11]
 800230a:	4619      	mov	r1, r3
 800230c:	68f8      	ldr	r0, [r7, #12]
 800230e:	f003 fb67 	bl	80059e0 <usb_lld_start_in>
}
 8002312:	bf00      	nop
 8002314:	3718      	adds	r7, #24
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}

0800231a <_usb_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_reset(USBDriver *usbp) {
 800231a:	b580      	push	{r7, lr}
 800231c:	b084      	sub	sp, #16
 800231e:	af00      	add	r7, sp, #0
 8002320:	6078      	str	r0, [r7, #4]
  unsigned i;

  /* State transition.*/
  usbp->state         = USB_READY;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2202      	movs	r2, #2
 8002326:	701a      	strb	r2, [r3, #0]

  /* Resetting internal state.*/
  usbp->status        = 0;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2200      	movs	r2, #0
 800232c:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
  usbp->address       = 0;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2200      	movs	r2, #0
 8002334:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
  usbp->configuration = 0;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2200      	movs	r2, #0
 800233c:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
  usbp->transmitting  = 0;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2200      	movs	r2, #0
 8002344:	811a      	strh	r2, [r3, #8]
  usbp->receiving     = 0;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2200      	movs	r2, #0
 800234a:	815a      	strh	r2, [r3, #10]

  /* Invalidates all endpoints into the USBDriver structure.*/
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 800234c:	2300      	movs	r3, #0
 800234e:	60fb      	str	r3, [r7, #12]
 8002350:	e009      	b.n	8002366 <_usb_reset+0x4c>
        osalThreadResumeI(&usbp->epc[i]->out_state->thread, MSG_RESET);
      }
      osalSysUnlockFromISR();
    }
#endif
    usbp->epc[i] = NULL;
 8002352:	687a      	ldr	r2, [r7, #4]
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	3302      	adds	r3, #2
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	4413      	add	r3, r2
 800235c:	2200      	movs	r2, #0
 800235e:	605a      	str	r2, [r3, #4]
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	3301      	adds	r3, #1
 8002364:	60fb      	str	r3, [r7, #12]
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	2b08      	cmp	r3, #8
 800236a:	d9f2      	bls.n	8002352 <_usb_reset+0x38>
  }

  /* EP0 state machine initialization.*/
  usbp->ep0state = USB_EP0_STP_WAITING;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2200      	movs	r2, #0
 8002370:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  /* Low level reset.*/
  usb_lld_reset(usbp);
 8002374:	6878      	ldr	r0, [r7, #4]
 8002376:	f003 f973 	bl	8005660 <usb_lld_reset>

  /* Notification of reset event.*/
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d005      	beq.n	8002390 <_usb_reset+0x76>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	2100      	movs	r1, #0
 800238c:	6878      	ldr	r0, [r7, #4]
 800238e:	4798      	blx	r3
}
 8002390:	bf00      	nop
 8002392:	3710      	adds	r7, #16
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}

08002398 <_usb_suspend>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_suspend(USBDriver *usbp) {
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]

  /* It could happen that multiple suspend events are triggered.*/
  if (usbp->state != USB_SUSPENDED) {
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	781b      	ldrb	r3, [r3, #0]
 80023a4:	2b05      	cmp	r3, #5
 80023a6:	d018      	beq.n	80023da <_usb_suspend+0x42>

    /* State transition, saving the current state.*/
    usbp->saved_state = usbp->state;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	781a      	ldrb	r2, [r3, #0]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    usbp->state       = USB_SUSPENDED;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2205      	movs	r2, #5
 80023b6:	701a      	strb	r2, [r3, #0]

    /* Notification of suspend event.*/
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d005      	beq.n	80023ce <_usb_suspend+0x36>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	2104      	movs	r1, #4
 80023ca:	6878      	ldr	r0, [r7, #4]
 80023cc:	4798      	blx	r3

    /* Terminating all pending transactions.*/
    usbp->transmitting  = 0;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2200      	movs	r2, #0
 80023d2:	811a      	strh	r2, [r3, #8]
    usbp->receiving     = 0;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2200      	movs	r2, #0
 80023d8:	815a      	strh	r2, [r3, #10]
        }
      }
    }
  #endif
  }
}
 80023da:	bf00      	nop
 80023dc:	3708      	adds	r7, #8
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}

080023e2 <_usb_wakeup>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_wakeup(USBDriver *usbp) {
 80023e2:	b580      	push	{r7, lr}
 80023e4:	b082      	sub	sp, #8
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	6078      	str	r0, [r7, #4]

  /* It could happen that multiple waakeup events are triggered.*/
  if (usbp->state == USB_SUSPENDED) {
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	781b      	ldrb	r3, [r3, #0]
 80023ee:	2b05      	cmp	r3, #5
 80023f0:	d10f      	bne.n	8002412 <_usb_wakeup+0x30>

    /* State transition, returning to the previous state.*/
    usbp->state = usbp->saved_state;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	701a      	strb	r2, [r3, #0]

    /* Notification of suspend event.*/
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d005      	beq.n	8002412 <_usb_wakeup+0x30>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	2105      	movs	r1, #5
 800240e:	6878      	ldr	r0, [r7, #4]
 8002410:	4798      	blx	r3
  }
}
 8002412:	bf00      	nop
 8002414:	3708      	adds	r7, #8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}

0800241a <_usb_ep0setup>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
 800241a:	b580      	push	{r7, lr}
 800241c:	b084      	sub	sp, #16
 800241e:	af00      	add	r7, sp, #0
 8002420:	6078      	str	r0, [r7, #4]
 8002422:	460b      	mov	r3, r1
 8002424:	70fb      	strb	r3, [r7, #3]
  size_t max;

  /* Is the EP0 state machine in the correct state for handling setup
     packets?*/
  if (usbp->ep0state != USB_EP0_STP_WAITING) {
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800242c:	2b00      	cmp	r3, #0
 800242e:	d003      	beq.n	8002438 <_usb_ep0setup+0x1e>
    /* This is unexpected could require handling with a warning event.*/
    /* CHTODO: handling here.*/

    /* Resetting the EP0 state machine and going ahead.*/
    usbp->ep0state = USB_EP0_STP_WAITING;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2200      	movs	r2, #0
 8002434:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
  }

  /* Reading the setup data into the driver buffer.*/
  usbReadSetup(usbp, ep, usbp->setup);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	f103 0280 	add.w	r2, r3, #128	; 0x80
 800243e:	78fb      	ldrb	r3, [r7, #3]
 8002440:	4619      	mov	r1, r3
 8002442:	6878      	ldr	r0, [r7, #4]
 8002444:	f003 fa16 	bl	8005874 <usb_lld_read_setup>

  /* First verify if the application has an handler installed for this
     request.*/
  /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
  if ((usbp->config->requests_hook_cb == NULL) ||
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d00a      	beq.n	8002468 <_usb_ep0setup+0x4e>
      !(usbp->config->requests_hook_cb(usbp))) {
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	4798      	blx	r3
 800245c:	4603      	mov	r3, r0
 800245e:	f083 0301 	eor.w	r3, r3, #1
 8002462:	b2db      	uxtb	r3, r3
  if ((usbp->config->requests_hook_cb == NULL) ||
 8002464:	2b00      	cmp	r3, #0
 8002466:	d027      	beq.n	80024b8 <_usb_ep0setup+0x9e>
  /*lint -restore*/
    /* Invoking the default handler, if this fails then stalls the
       endpoint zero as error.*/
    /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
    if (((usbp->setup[0] & USB_RTYPE_TYPE_MASK) != USB_RTYPE_TYPE_STD) ||
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800246e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8002472:	2b00      	cmp	r3, #0
 8002474:	d108      	bne.n	8002488 <_usb_ep0setup+0x6e>
        !default_handler(usbp)) {
 8002476:	6878      	ldr	r0, [r7, #4]
 8002478:	f7ff fc94 	bl	8001da4 <default_handler>
 800247c:	4603      	mov	r3, r0
 800247e:	f083 0301 	eor.w	r3, r3, #1
 8002482:	b2db      	uxtb	r3, r3
    if (((usbp->setup[0] & USB_RTYPE_TYPE_MASK) != USB_RTYPE_TYPE_STD) ||
 8002484:	2b00      	cmp	r3, #0
 8002486:	d017      	beq.n	80024b8 <_usb_ep0setup+0x9e>
    /*lint -restore*/
      /* Error response, the state machine goes into an error state, the low
         level layer will have to reset it to USB_EP0_WAITING_SETUP after
         receiving a SETUP packet.*/
      usb_lld_stall_in(usbp, 0);
 8002488:	2100      	movs	r1, #0
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	f003 fb74 	bl	8005b78 <usb_lld_stall_in>
      usb_lld_stall_out(usbp, 0);
 8002490:	2100      	movs	r1, #0
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	f003 fb53 	bl	8005b3e <usb_lld_stall_out>
      _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d005      	beq.n	80024ae <_usb_ep0setup+0x94>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	2106      	movs	r1, #6
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	4798      	blx	r3
      usbp->ep0state = USB_EP0_ERROR;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2206      	movs	r2, #6
 80024b2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      return;
 80024b6:	e05b      	b.n	8002570 <_usb_ep0setup+0x156>
  }
#endif
  /* Transfer preparation. The request handler must have populated
     correctly the fields ep0next, ep0n and ep0endcb using the macro
     usbSetupTransfer().*/
  max = (size_t)get_hword(&usbp->setup[6]);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	3386      	adds	r3, #134	; 0x86
 80024bc:	4618      	mov	r0, r3
 80024be:	f7ff fc3a 	bl	8001d36 <get_hword>
 80024c2:	4603      	mov	r3, r0
 80024c4:	60fb      	str	r3, [r7, #12]
  /* The transfer size cannot exceed the specified amount.*/
  if (usbp->ep0n > max) {
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80024ca:	68fa      	ldr	r2, [r7, #12]
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d202      	bcs.n	80024d6 <_usb_ep0setup+0xbc>
    usbp->ep0n = max;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	68fa      	ldr	r2, [r7, #12]
 80024d4:	679a      	str	r2, [r3, #120]	; 0x78
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80024dc:	b25b      	sxtb	r3, r3
 80024de:	2b00      	cmp	r3, #0
 80024e0:	da23      	bge.n	800252a <_usb_ep0setup+0x110>
    /* IN phase.*/
    if (usbp->ep0n != 0U) {
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d010      	beq.n	800250c <_usb_ep0setup+0xf2>
      /* Starts the transmit phase.*/
      usbp->ep0state = USB_EP0_IN_TX;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2209      	movs	r2, #9
 80024ee:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      osalSysLockFromISR();
 80024f2:	f7ff fc14 	bl	8001d1e <osalSysLockFromISR>
      usbStartTransmitI(usbp, 0, usbp->ep0next, usbp->ep0n);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80024fe:	2100      	movs	r1, #0
 8002500:	6878      	ldr	r0, [r7, #4]
 8002502:	f7ff fedd 	bl	80022c0 <usbStartTransmitI>
      osalSysUnlockFromISR();
 8002506:	f7ff fc10 	bl	8001d2a <osalSysUnlockFromISR>
 800250a:	e031      	b.n	8002570 <_usb_ep0setup+0x156>
    }
    else {
      /* No transmission phase, directly receiving the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2214      	movs	r2, #20
 8002510:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
      osalSysLockFromISR();
 8002514:	f7ff fc03 	bl	8001d1e <osalSysLockFromISR>
      usbStartReceiveI(usbp, 0, NULL, 0);
 8002518:	2300      	movs	r3, #0
 800251a:	2200      	movs	r2, #0
 800251c:	2100      	movs	r1, #0
 800251e:	6878      	ldr	r0, [r7, #4]
 8002520:	f7ff fea1 	bl	8002266 <usbStartReceiveI>
      osalSysUnlockFromISR();
 8002524:	f7ff fc01 	bl	8001d2a <osalSysUnlockFromISR>
 8002528:	e022      	b.n	8002570 <_usb_ep0setup+0x156>
#endif
    }
  }
  else {
    /* OUT phase.*/
    if (usbp->ep0n != 0U) {
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800252e:	2b00      	cmp	r3, #0
 8002530:	d010      	beq.n	8002554 <_usb_ep0setup+0x13a>
      /* Starts the receive phase.*/
      usbp->ep0state = USB_EP0_OUT_RX;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2215      	movs	r2, #21
 8002536:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      osalSysLockFromISR();
 800253a:	f7ff fbf0 	bl	8001d1e <osalSysLockFromISR>
      usbStartReceiveI(usbp, 0, (uint8_t *)usbp->ep0next, usbp->ep0n);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002546:	2100      	movs	r1, #0
 8002548:	6878      	ldr	r0, [r7, #4]
 800254a:	f7ff fe8c 	bl	8002266 <usbStartReceiveI>
      osalSysUnlockFromISR();
 800254e:	f7ff fbec 	bl	8001d2a <osalSysUnlockFromISR>
 8002552:	e00d      	b.n	8002570 <_usb_ep0setup+0x156>
    }
    else {
      /* No receive phase, directly sending the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_IN_SENDING_STS;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	220b      	movs	r2, #11
 8002558:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
      osalSysLockFromISR();
 800255c:	f7ff fbdf 	bl	8001d1e <osalSysLockFromISR>
      usbStartTransmitI(usbp, 0, NULL, 0);
 8002560:	2300      	movs	r3, #0
 8002562:	2200      	movs	r2, #0
 8002564:	2100      	movs	r1, #0
 8002566:	6878      	ldr	r0, [r7, #4]
 8002568:	f7ff feaa 	bl	80022c0 <usbStartTransmitI>
      osalSysUnlockFromISR();
 800256c:	f7ff fbdd 	bl	8001d2a <osalSysUnlockFromISR>
#else
      usb_lld_end_setup(usbp, ep);
#endif
    }
  }
}
 8002570:	3710      	adds	r7, #16
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
	...

08002578 <_usb_ep0in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
 8002578:	b580      	push	{r7, lr}
 800257a:	b084      	sub	sp, #16
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
 8002580:	460b      	mov	r3, r1
 8002582:	70fb      	strb	r3, [r7, #3]
  size_t max;

  (void)ep;
  switch (usbp->ep0state) {
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800258a:	2b15      	cmp	r3, #21
 800258c:	f200 808b 	bhi.w	80026a6 <_usb_ep0in+0x12e>
 8002590:	a201      	add	r2, pc, #4	; (adr r2, 8002598 <_usb_ep0in+0x20>)
 8002592:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002596:	bf00      	nop
 8002598:	08002677 	.word	0x08002677
 800259c:	080026a7 	.word	0x080026a7
 80025a0:	080026a7 	.word	0x080026a7
 80025a4:	080026a7 	.word	0x080026a7
 80025a8:	080026a7 	.word	0x080026a7
 80025ac:	080026a7 	.word	0x080026a7
 80025b0:	08002677 	.word	0x08002677
 80025b4:	080026a7 	.word	0x080026a7
 80025b8:	080026a7 	.word	0x080026a7
 80025bc:	080025f1 	.word	0x080025f1
 80025c0:	0800263f 	.word	0x0800263f
 80025c4:	0800265d 	.word	0x0800265d
 80025c8:	080026a7 	.word	0x080026a7
 80025cc:	080026a7 	.word	0x080026a7
 80025d0:	080026a7 	.word	0x080026a7
 80025d4:	080026a7 	.word	0x080026a7
 80025d8:	080026a7 	.word	0x080026a7
 80025dc:	080026a7 	.word	0x080026a7
 80025e0:	080026a7 	.word	0x080026a7
 80025e4:	080026a7 	.word	0x080026a7
 80025e8:	08002677 	.word	0x08002677
 80025ec:	08002677 	.word	0x08002677
  case USB_EP0_IN_TX:
    max = (size_t)get_hword(&usbp->setup[6]);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	3386      	adds	r3, #134	; 0x86
 80025f4:	4618      	mov	r0, r3
 80025f6:	f7ff fb9e 	bl	8001d36 <get_hword>
 80025fa:	4603      	mov	r3, r0
 80025fc:	60fb      	str	r3, [r7, #12]
    /* If the transmitted size is less than the requested size and it is a
       multiple of the maximum packet size then a zero size packet must be
       transmitted.*/
    if ((usbp->ep0n < max) &&
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002602:	68fa      	ldr	r2, [r7, #12]
 8002604:	429a      	cmp	r2, r3
 8002606:	d91a      	bls.n	800263e <_usb_ep0in+0xc6>
        ((usbp->ep0n % usbp->epc[0]->in_maxsize) == 0U)) {
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800260c:	687a      	ldr	r2, [r7, #4]
 800260e:	68d2      	ldr	r2, [r2, #12]
 8002610:	8a12      	ldrh	r2, [r2, #16]
 8002612:	fbb3 f1f2 	udiv	r1, r3, r2
 8002616:	fb01 f202 	mul.w	r2, r1, r2
 800261a:	1a9b      	subs	r3, r3, r2
    if ((usbp->ep0n < max) &&
 800261c:	2b00      	cmp	r3, #0
 800261e:	d10e      	bne.n	800263e <_usb_ep0in+0xc6>
      osalSysLockFromISR();
 8002620:	f7ff fb7d 	bl	8001d1e <osalSysLockFromISR>
      usbStartTransmitI(usbp, 0, NULL, 0);
 8002624:	2300      	movs	r3, #0
 8002626:	2200      	movs	r2, #0
 8002628:	2100      	movs	r1, #0
 800262a:	6878      	ldr	r0, [r7, #4]
 800262c:	f7ff fe48 	bl	80022c0 <usbStartTransmitI>
      osalSysUnlockFromISR();
 8002630:	f7ff fb7b 	bl	8001d2a <osalSysUnlockFromISR>
      usbp->ep0state = USB_EP0_IN_WAITING_TX0;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	220a      	movs	r2, #10
 8002638:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      return;
 800263c:	e033      	b.n	80026a6 <_usb_ep0in+0x12e>
    }
    /* Falls through.*/
  case USB_EP0_IN_WAITING_TX0:
    /* Transmit phase over, receiving the zero sized status packet.*/
    usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2214      	movs	r2, #20
 8002642:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    osalSysLockFromISR();
 8002646:	f7ff fb6a 	bl	8001d1e <osalSysLockFromISR>
    usbStartReceiveI(usbp, 0, NULL, 0);
 800264a:	2300      	movs	r3, #0
 800264c:	2200      	movs	r2, #0
 800264e:	2100      	movs	r1, #0
 8002650:	6878      	ldr	r0, [r7, #4]
 8002652:	f7ff fe08 	bl	8002266 <usbStartReceiveI>
    osalSysUnlockFromISR();
 8002656:	f7ff fb68 	bl	8001d2a <osalSysUnlockFromISR>
#else
    usb_lld_end_setup(usbp, ep);
#endif
    return;
 800265a:	e024      	b.n	80026a6 <_usb_ep0in+0x12e>
  case USB_EP0_IN_SENDING_STS:
    /* Status packet sent, invoking the callback if defined.*/
    if (usbp->ep0endcb != NULL) {
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002660:	2b00      	cmp	r3, #0
 8002662:	d003      	beq.n	800266c <_usb_ep0in+0xf4>
      usbp->ep0endcb(usbp);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002668:	6878      	ldr	r0, [r7, #4]
 800266a:	4798      	blx	r3
    }
    usbp->ep0state = USB_EP0_STP_WAITING;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2200      	movs	r2, #0
 8002670:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 8002674:	e017      	b.n	80026a6 <_usb_ep0in+0x12e>
    /* Falls through.*/
  case USB_EP0_ERROR:
    /* Error response, the state machine goes into an error state, the low
       level layer will have to reset it to USB_EP0_WAITING_SETUP after
       receiving a SETUP packet.*/
    usb_lld_stall_in(usbp, 0);
 8002676:	2100      	movs	r1, #0
 8002678:	6878      	ldr	r0, [r7, #4]
 800267a:	f003 fa7d 	bl	8005b78 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 800267e:	2100      	movs	r1, #0
 8002680:	6878      	ldr	r0, [r7, #4]
 8002682:	f003 fa5c 	bl	8005b3e <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d005      	beq.n	800269c <_usb_ep0in+0x124>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	2106      	movs	r1, #6
 8002698:	6878      	ldr	r0, [r7, #4]
 800269a:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2206      	movs	r2, #6
 80026a0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 80026a4:	bf00      	nop
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 80026a6:	3710      	adds	r7, #16
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}

080026ac <_usb_ep0out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b082      	sub	sp, #8
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
 80026b4:	460b      	mov	r3, r1
 80026b6:	70fb      	strb	r3, [r7, #3]

  (void)ep;
  switch (usbp->ep0state) {
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80026be:	2b15      	cmp	r3, #21
 80026c0:	d869      	bhi.n	8002796 <_usb_ep0out+0xea>
 80026c2:	a201      	add	r2, pc, #4	; (adr r2, 80026c8 <_usb_ep0out+0x1c>)
 80026c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026c8:	08002765 	.word	0x08002765
 80026cc:	08002797 	.word	0x08002797
 80026d0:	08002797 	.word	0x08002797
 80026d4:	08002797 	.word	0x08002797
 80026d8:	08002797 	.word	0x08002797
 80026dc:	08002797 	.word	0x08002797
 80026e0:	08002765 	.word	0x08002765
 80026e4:	08002797 	.word	0x08002797
 80026e8:	08002797 	.word	0x08002797
 80026ec:	08002765 	.word	0x08002765
 80026f0:	08002765 	.word	0x08002765
 80026f4:	08002765 	.word	0x08002765
 80026f8:	08002797 	.word	0x08002797
 80026fc:	08002797 	.word	0x08002797
 8002700:	08002797 	.word	0x08002797
 8002704:	08002797 	.word	0x08002797
 8002708:	08002797 	.word	0x08002797
 800270c:	08002797 	.word	0x08002797
 8002710:	08002797 	.word	0x08002797
 8002714:	08002797 	.word	0x08002797
 8002718:	0800273f 	.word	0x0800273f
 800271c:	08002721 	.word	0x08002721
  case USB_EP0_OUT_RX:
    /* Receive phase over, sending the zero sized status packet.*/
    usbp->ep0state = USB_EP0_IN_SENDING_STS;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	220b      	movs	r2, #11
 8002724:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    osalSysLockFromISR();
 8002728:	f7ff faf9 	bl	8001d1e <osalSysLockFromISR>
    usbStartTransmitI(usbp, 0, NULL, 0);
 800272c:	2300      	movs	r3, #0
 800272e:	2200      	movs	r2, #0
 8002730:	2100      	movs	r1, #0
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	f7ff fdc4 	bl	80022c0 <usbStartTransmitI>
    osalSysUnlockFromISR();
 8002738:	f7ff faf7 	bl	8001d2a <osalSysUnlockFromISR>
#else
    usb_lld_end_setup(usbp, ep);
#endif
    return;
 800273c:	e02b      	b.n	8002796 <_usb_ep0out+0xea>
  case USB_EP0_OUT_WAITING_STS:
    /* Status packet received, it must be zero sized, invoking the callback
       if defined.*/
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    if (usbGetReceiveTransactionSizeX(usbp, 0) != 0U) {
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	68db      	ldr	r3, [r3, #12]
 8002742:	699b      	ldr	r3, [r3, #24]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d124      	bne.n	8002794 <_usb_ep0out+0xe8>
      break;
    }
#endif
    if (usbp->ep0endcb != NULL) {
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800274e:	2b00      	cmp	r3, #0
 8002750:	d003      	beq.n	800275a <_usb_ep0out+0xae>
      usbp->ep0endcb(usbp);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	4798      	blx	r3
    }
    usbp->ep0state = USB_EP0_STP_WAITING;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2200      	movs	r2, #0
 800275e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 8002762:	e018      	b.n	8002796 <_usb_ep0out+0xea>
    /* Falls through.*/
  case USB_EP0_ERROR:
    /* Error response, the state machine goes into an error state, the low
       level layer will have to reset it to USB_EP0_WAITING_SETUP after
       receiving a SETUP packet.*/
    usb_lld_stall_in(usbp, 0);
 8002764:	2100      	movs	r1, #0
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f003 fa06 	bl	8005b78 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 800276c:	2100      	movs	r1, #0
 800276e:	6878      	ldr	r0, [r7, #4]
 8002770:	f003 f9e5 	bl	8005b3e <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d005      	beq.n	800278a <_usb_ep0out+0xde>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	2106      	movs	r1, #6
 8002786:	6878      	ldr	r0, [r7, #4]
 8002788:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2206      	movs	r2, #6
 800278e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 8002792:	e000      	b.n	8002796 <_usb_ep0out+0xea>
      break;
 8002794:	bf00      	nop
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 8002796:	3708      	adds	r7, #8
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}

0800279c <halCommunityInit>:
/**
 * @brief   HAL initialization (community part).
 *
 * @init
 */
void halCommunityInit(void) {
 800279c:	b580      	push	{r7, lr}
 800279e:	af00      	add	r7, sp, #0
#if HAL_USE_COMP || defined(__DOXYGEN__)
  compInit();
#endif

#if HAL_USE_FSMC || defined(__DOXYGEN__)
  fsmcInit();
 80027a0:	f000 f802 	bl	80027a8 <fsmcInit>
#endif
}
 80027a4:	bf00      	nop
 80027a6:	bd80      	pop	{r7, pc}

080027a8 <fsmcInit>:
/**
 * @brief   Low level FSMC driver initialization.
 *
 * @notapi
 */
void fsmcInit(void) {
 80027a8:	b480      	push	{r7}
 80027aa:	af00      	add	r7, sp, #0

  if (FSMCD1.state == FSMC_UNINIT) {
 80027ac:	4b06      	ldr	r3, [pc, #24]	; (80027c8 <fsmcInit+0x20>)
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d105      	bne.n	80027c0 <fsmcInit+0x18>
    FSMCD1.state  = FSMC_STOP;
 80027b4:	4b04      	ldr	r3, [pc, #16]	; (80027c8 <fsmcInit+0x20>)
 80027b6:	2201      	movs	r2, #1
 80027b8:	701a      	strb	r2, [r3, #0]
     defined(STM32F745xx) || defined(STM32F746xx) || \
     defined(STM32F756xx) || defined(STM32F767xx) || \
     defined(STM32F769xx) || defined(STM32F777xx) || \
     defined(STM32F779xx)  || defined(STM32H743xx))
  #if STM32_SDRAM_USE_SDRAM1 || STM32_SDRAM_USE_SDRAM2
    FSMCD1.sdram = (FSMC_SDRAM_TypeDef *)FSMC_Bank5_6_R_BASE;
 80027ba:	4b03      	ldr	r3, [pc, #12]	; (80027c8 <fsmcInit+0x20>)
 80027bc:	4a03      	ldr	r2, [pc, #12]	; (80027cc <fsmcInit+0x24>)
 80027be:	605a      	str	r2, [r3, #4]
  #endif
#endif
#endif
  }
}
 80027c0:	bf00      	nop
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bc80      	pop	{r7}
 80027c6:	4770      	bx	lr
 80027c8:	240006b0 	.word	0x240006b0
 80027cc:	52004140 	.word	0x52004140

080027d0 <Vector100>:
/**
 * @brief   FSMC shared interrupt handler.
 *
 * @notapi
 */
CH_IRQ_HANDLER(STM32_FSMC_HANDLER) {
 80027d0:	b580      	push	{r7, lr}
 80027d2:	af00      	add	r7, sp, #0

  CH_IRQ_PROLOGUE();
 80027d4:	4804      	ldr	r0, [pc, #16]	; (80027e8 <Vector100+0x18>)
 80027d6:	f004 ff2b 	bl	8007630 <__trace_isr_enter>
  if (FSMCD1.nand2->SR & FSMC_SR_ISR_MASK) {
    NANDD2.isr_handler(&NANDD2);
  }
#endif
#endif
  CH_IRQ_EPILOGUE();
 80027da:	4803      	ldr	r0, [pc, #12]	; (80027e8 <Vector100+0x18>)
 80027dc:	f004 ff62 	bl	80076a4 <__trace_isr_leave>
 80027e0:	f006 fa6a 	bl	8008cb8 <__port_irq_epilogue>
}
 80027e4:	bf00      	nop
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	0800f738 	.word	0x0800f738

080027ec <nvicEnableVector>:
 * @brief   Sets the priority of an interrupt handler and enables it.
 *
 * @param[in] n         the interrupt number
 * @param[in] prio      the interrupt priority
 */
void nvicEnableVector(uint32_t n, uint32_t prio) {
 80027ec:	b480      	push	{r7}
 80027ee:	b083      	sub	sp, #12
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
 80027f4:	6039      	str	r1, [r7, #0]
#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC) ||   \
    defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = (NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                            (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	4a12      	ldr	r2, [pc, #72]	; (8002844 <nvicEnableVector+0x58>)
 80027fc:	011b      	lsls	r3, r3, #4
 80027fe:	b2d9      	uxtb	r1, r3
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	4413      	add	r3, r2
 8002804:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8002808:	460a      	mov	r2, r1
 800280a:	701a      	strb	r2, [r3, #0]
#endif
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	f003 021f 	and.w	r2, r3, #31
 8002812:	490c      	ldr	r1, [pc, #48]	; (8002844 <nvicEnableVector+0x58>)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	095b      	lsrs	r3, r3, #5
 8002818:	2001      	movs	r0, #1
 800281a:	fa00 f202 	lsl.w	r2, r0, r2
 800281e:	3360      	adds	r3, #96	; 0x60
 8002820:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	f003 021f 	and.w	r2, r3, #31
 800282a:	4906      	ldr	r1, [pc, #24]	; (8002844 <nvicEnableVector+0x58>)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	095b      	lsrs	r3, r3, #5
 8002830:	2001      	movs	r0, #1
 8002832:	fa00 f202 	lsl.w	r2, r0, r2
 8002836:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
  /* If the IRQ is enabled from secure mode then it is marked as secure
     interrupt in ITNS.*/
  NVIC->__ITNS[n >> 5U] &= ~(1U << (n & 0x1FU));
#endif
}
 800283a:	bf00      	nop
 800283c:	370c      	adds	r7, #12
 800283e:	46bd      	mov	sp, r7
 8002840:	bc80      	pop	{r7}
 8002842:	4770      	bx	lr
 8002844:	e000e100 	.word	0xe000e100

08002848 <nvicDisableVector>:
/**
 * @brief   Disables an interrupt handler.
 *
 * @param[in] n         the interrupt number
 */
void nvicDisableVector(uint32_t n) {
 8002848:	b480      	push	{r7}
 800284a:	b083      	sub	sp, #12
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]

  NVIC->__ICER[n >> 5U] = 1U << (n & 0x1FU);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	f003 021f 	and.w	r2, r3, #31
 8002856:	4910      	ldr	r1, [pc, #64]	; (8002898 <nvicDisableVector+0x50>)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	095b      	lsrs	r3, r3, #5
 800285c:	2001      	movs	r0, #1
 800285e:	fa00 f202 	lsl.w	r2, r0, r2
 8002862:	3320      	adds	r3, #32
 8002864:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	f003 021f 	and.w	r2, r3, #31
 800286e:	490a      	ldr	r1, [pc, #40]	; (8002898 <nvicDisableVector+0x50>)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	095b      	lsrs	r3, r3, #5
 8002874:	2001      	movs	r0, #1
 8002876:	fa00 f202 	lsl.w	r2, r0, r2
 800287a:	3360      	adds	r3, #96	; 0x60
 800287c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC) ||   \
    defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n));
#else
  NVIC->__IPR[n] = 0U;
 8002880:	4a05      	ldr	r2, [pc, #20]	; (8002898 <nvicDisableVector+0x50>)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	4413      	add	r3, r2
 8002886:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800288a:	2200      	movs	r2, #0
 800288c:	701a      	strb	r2, [r3, #0]
#endif
#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
  /* Marked as not secure again.*/
  NVIC->__ITNS[n >> 5U] |= 1U << (n & 0x1FU);
#endif
}
 800288e:	bf00      	nop
 8002890:	370c      	adds	r7, #12
 8002892:	46bd      	mov	sp, r7
 8002894:	bc80      	pop	{r7}
 8002896:	4770      	bx	lr
 8002898:	e000e100 	.word	0xe000e100

0800289c <exti0_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti0_irq_init(void) {
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI0_NUMBER, STM32_IRQ_EXTI0_PRIORITY);
#endif
}
 80028a0:	bf00      	nop
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bc80      	pop	{r7}
 80028a6:	4770      	bx	lr

080028a8 <exti1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti1_irq_init(void) {
 80028a8:	b480      	push	{r7}
 80028aa:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI1_NUMBER, STM32_IRQ_EXTI1_PRIORITY);
#endif
}
 80028ac:	bf00      	nop
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bc80      	pop	{r7}
 80028b2:	4770      	bx	lr

080028b4 <exti2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti2_irq_init(void) {
 80028b4:	b480      	push	{r7}
 80028b6:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI2_NUMBER, STM32_IRQ_EXTI2_PRIORITY);
#endif
}
 80028b8:	bf00      	nop
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bc80      	pop	{r7}
 80028be:	4770      	bx	lr

080028c0 <exti3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti3_irq_init(void) {
 80028c0:	b480      	push	{r7}
 80028c2:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI3_NUMBER, STM32_IRQ_EXTI3_PRIORITY);
#endif
}
 80028c4:	bf00      	nop
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bc80      	pop	{r7}
 80028ca:	4770      	bx	lr

080028cc <exti4_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti4_irq_init(void) {
 80028cc:	b480      	push	{r7}
 80028ce:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI4_NUMBER, STM32_IRQ_EXTI4_PRIORITY);
#endif
}
 80028d0:	bf00      	nop
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bc80      	pop	{r7}
 80028d6:	4770      	bx	lr

080028d8 <exti5_9_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti5_9_irq_init(void) {
 80028d8:	b480      	push	{r7}
 80028da:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI5_9_NUMBER, STM32_IRQ_EXTI5_9_PRIORITY);
#endif
}
 80028dc:	bf00      	nop
 80028de:	46bd      	mov	sp, r7
 80028e0:	bc80      	pop	{r7}
 80028e2:	4770      	bx	lr

080028e4 <exti10_15_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti10_15_irq_init(void) {
 80028e4:	b480      	push	{r7}
 80028e6:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI10_15_NUMBER, STM32_IRQ_EXTI10_15_PRIORITY);
#endif
}
 80028e8:	bf00      	nop
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bc80      	pop	{r7}
 80028ee:	4770      	bx	lr

080028f0 <exti16_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti16_irq_init(void) {
 80028f0:	b480      	push	{r7}
 80028f2:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI16_IS_USED)
  nvicEnableVector(STM32_EXTI16_NUMBER, STM32_IRQ_EXTI16_PRIORITY);
#endif
}
 80028f4:	bf00      	nop
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bc80      	pop	{r7}
 80028fa:	4770      	bx	lr

080028fc <exti17_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti17_irq_init(void) {
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI17_IS_USED)
  nvicEnableVector(STM32_EXTI17_NUMBER, STM32_IRQ_EXTI17_PRIORITY);
#endif
}
 8002900:	bf00      	nop
 8002902:	46bd      	mov	sp, r7
 8002904:	bc80      	pop	{r7}
 8002906:	4770      	bx	lr

08002908 <exti18_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti18_irq_init(void) {
 8002908:	b480      	push	{r7}
 800290a:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI18_IS_USED)
  nvicEnableVector(STM32_EXTI18_NUMBER, STM32_IRQ_EXTI18_PRIORITY);
#endif
}
 800290c:	bf00      	nop
 800290e:	46bd      	mov	sp, r7
 8002910:	bc80      	pop	{r7}
 8002912:	4770      	bx	lr

08002914 <exti19_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti19_irq_init(void) {
 8002914:	b480      	push	{r7}
 8002916:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI19_IS_USED)
  nvicEnableVector(STM32_EXTI19_NUMBER, STM32_IRQ_EXTI19_PRIORITY);
#endif
}
 8002918:	bf00      	nop
 800291a:	46bd      	mov	sp, r7
 800291c:	bc80      	pop	{r7}
 800291e:	4770      	bx	lr

08002920 <exti20_exti21_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti20_exti21_irq_init(void) {
 8002920:	b480      	push	{r7}
 8002922:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI20_IS_USED) || defined(STM32_EXTI21_IS_USED)
  nvicEnableVector(STM32_EXTI20_21_NUMBER, STM32_IRQ_EXTI20_21_PRIORITY);
#endif
}
 8002924:	bf00      	nop
 8002926:	46bd      	mov	sp, r7
 8002928:	bc80      	pop	{r7}
 800292a:	4770      	bx	lr

0800292c <fdcan1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void fdcan1_irq_init(void) {
 800292c:	b480      	push	{r7}
 800292e:	af00      	add	r7, sp, #0
#if STM32_FDCAN1_IS_USED
  nvicEnableVector(STM32_FDCAN1_IT0_NUMBER, STM32_IRQ_FDCAN1_PRIORITY);
#endif
}
 8002930:	bf00      	nop
 8002932:	46bd      	mov	sp, r7
 8002934:	bc80      	pop	{r7}
 8002936:	4770      	bx	lr

08002938 <fdcan2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void fdcan2_irq_init(void) {
 8002938:	b480      	push	{r7}
 800293a:	af00      	add	r7, sp, #0
#if STM32_FDCAN2_IS_USED
  nvicEnableVector(STM32_FDCAN2_IT0_NUMBER, STM32_IRQ_FDCAN2_PRIORITY);
#endif
}
 800293c:	bf00      	nop
 800293e:	46bd      	mov	sp, r7
 8002940:	bc80      	pop	{r7}
 8002942:	4770      	bx	lr

08002944 <fdcan3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void fdcan3_irq_init(void) {
 8002944:	b480      	push	{r7}
 8002946:	af00      	add	r7, sp, #0
#if STM32_FDCAN3_IS_USED
  nvicEnableVector(STM32_FDCAN3_IT0_NUMBER, STM32_IRQ_FDCAN3_PRIORITY);
#endif
}
 8002948:	bf00      	nop
 800294a:	46bd      	mov	sp, r7
 800294c:	bc80      	pop	{r7}
 800294e:	4770      	bx	lr

08002950 <quadspi1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void quadspi1_irq_init(void) {
 8002950:	b480      	push	{r7}
 8002952:	af00      	add	r7, sp, #0
#if STM32_QUADSPI1_IS_USED
  nvicEnableVector(STM32_QUADSPI1_NUMBER, STM32_IRQ_QUADSPI1_PRIORITY);
#endif
}
 8002954:	bf00      	nop
 8002956:	46bd      	mov	sp, r7
 8002958:	bc80      	pop	{r7}
 800295a:	4770      	bx	lr

0800295c <sdmmc1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void sdmmc1_irq_init(void) {
 800295c:	b480      	push	{r7}
 800295e:	af00      	add	r7, sp, #0
#if STM32_SDMMC1_IS_USED
  nvicEnableVector(STM32_SDMMC1_NUMBER, STM32_IRQ_SDMMC1_PRIORITY);
#endif
}
 8002960:	bf00      	nop
 8002962:	46bd      	mov	sp, r7
 8002964:	bc80      	pop	{r7}
 8002966:	4770      	bx	lr

08002968 <sdmmc2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void sdmmc2_irq_init(void) {
 8002968:	b480      	push	{r7}
 800296a:	af00      	add	r7, sp, #0
#if STM32_SDMMC2_IS_USED
  nvicEnableVector(STM32_SDMMC2_NUMBER, STM32_IRQ_SDMMC2_PRIORITY);
#endif
}
 800296c:	bf00      	nop
 800296e:	46bd      	mov	sp, r7
 8002970:	bc80      	pop	{r7}
 8002972:	4770      	bx	lr

08002974 <usart1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart1_irq_init(void) {
 8002974:	b580      	push	{r7, lr}
 8002976:	af00      	add	r7, sp, #0
#if defined(STM32_USART1_IS_USED)
  nvicEnableVector(STM32_USART1_NUMBER, STM32_IRQ_USART1_PRIORITY);
 8002978:	210c      	movs	r1, #12
 800297a:	2025      	movs	r0, #37	; 0x25
 800297c:	f7ff ff36 	bl	80027ec <nvicEnableVector>
#endif
}
 8002980:	bf00      	nop
 8002982:	bd80      	pop	{r7, pc}

08002984 <VectorD4>:
/**
 * @brief   USART1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART1_HANDLER) {
 8002984:	b580      	push	{r7, lr}
 8002986:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8002988:	4806      	ldr	r0, [pc, #24]	; (80029a4 <VectorD4+0x20>)
 800298a:	f004 fe51 	bl	8007630 <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_USART1
  sd_lld_serve_interrupt(&SD1);
 800298e:	4806      	ldr	r0, [pc, #24]	; (80029a8 <VectorD4+0x24>)
 8002990:	f004 fb1e 	bl	8006fd0 <sd_lld_serve_interrupt>
#if STM32_UART_USE_USART1
  uart_lld_serve_interrupt(&UARTD1);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8002994:	4803      	ldr	r0, [pc, #12]	; (80029a4 <VectorD4+0x20>)
 8002996:	f004 fe85 	bl	80076a4 <__trace_isr_leave>
 800299a:	f006 f98d 	bl	8008cb8 <__port_irq_epilogue>
}
 800299e:	bf00      	nop
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	0800f744 	.word	0x0800f744
 80029a8:	24000a44 	.word	0x24000a44

080029ac <usart2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart2_irq_init(void) {
 80029ac:	b480      	push	{r7}
 80029ae:	af00      	add	r7, sp, #0
#if defined(STM32_USART2_IS_USED)
  nvicEnableVector(STM32_USART2_NUMBER, STM32_IRQ_USART2_PRIORITY);
#endif
}
 80029b0:	bf00      	nop
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bc80      	pop	{r7}
 80029b6:	4770      	bx	lr

080029b8 <usart3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart3_irq_init(void) {
 80029b8:	b480      	push	{r7}
 80029ba:	af00      	add	r7, sp, #0
#if defined(STM32_USART3_IS_USED)
  nvicEnableVector(STM32_USART3_NUMBER, STM32_IRQ_USART3_PRIORITY);
#endif
}
 80029bc:	bf00      	nop
 80029be:	46bd      	mov	sp, r7
 80029c0:	bc80      	pop	{r7}
 80029c2:	4770      	bx	lr

080029c4 <uart4_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart4_irq_init(void) {
 80029c4:	b480      	push	{r7}
 80029c6:	af00      	add	r7, sp, #0
#if defined(STM32_UART4_IS_USED)
  nvicEnableVector(STM32_UART4_NUMBER, STM32_IRQ_UART4_PRIORITY);
#endif
}
 80029c8:	bf00      	nop
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bc80      	pop	{r7}
 80029ce:	4770      	bx	lr

080029d0 <uart5_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart5_irq_init(void) {
 80029d0:	b580      	push	{r7, lr}
 80029d2:	af00      	add	r7, sp, #0
#if defined(STM32_UART5_IS_USED)
  nvicEnableVector(STM32_UART5_NUMBER, STM32_IRQ_UART5_PRIORITY);
 80029d4:	210c      	movs	r1, #12
 80029d6:	2035      	movs	r0, #53	; 0x35
 80029d8:	f7ff ff08 	bl	80027ec <nvicEnableVector>
#endif
}
 80029dc:	bf00      	nop
 80029de:	bd80      	pop	{r7, pc}

080029e0 <Vector114>:
/**
 * @brief   UART5 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_UART5_HANDLER) {
 80029e0:	b580      	push	{r7, lr}
 80029e2:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 80029e4:	4806      	ldr	r0, [pc, #24]	; (8002a00 <Vector114+0x20>)
 80029e6:	f004 fe23 	bl	8007630 <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_UART5
  sd_lld_serve_interrupt(&SD5);
 80029ea:	4806      	ldr	r0, [pc, #24]	; (8002a04 <Vector114+0x24>)
 80029ec:	f004 faf0 	bl	8006fd0 <sd_lld_serve_interrupt>
#if STM32_UART_USE_UART5
  uart_lld_serve_interrupt(&UARTD5);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 80029f0:	4803      	ldr	r0, [pc, #12]	; (8002a00 <Vector114+0x20>)
 80029f2:	f004 fe57 	bl	80076a4 <__trace_isr_leave>
 80029f6:	f006 f95f 	bl	8008cb8 <__port_irq_epilogue>
}
 80029fa:	bf00      	nop
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	0800f750 	.word	0x0800f750
 8002a04:	24000aa4 	.word	0x24000aa4

08002a08 <usart6_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart6_irq_init(void) {
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
#if defined(STM32_USART6_IS_USED)
  nvicEnableVector(STM32_USART6_NUMBER, STM32_IRQ_USART6_PRIORITY);
#endif
}
 8002a0c:	bf00      	nop
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bc80      	pop	{r7}
 8002a12:	4770      	bx	lr

08002a14 <uart7_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart7_irq_init(void) {
 8002a14:	b480      	push	{r7}
 8002a16:	af00      	add	r7, sp, #0
#if defined(STM32_UART7_IS_USED)
  nvicEnableVector(STM32_UART7_NUMBER, STM32_IRQ_UART7_PRIORITY);
#endif
}
 8002a18:	bf00      	nop
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bc80      	pop	{r7}
 8002a1e:	4770      	bx	lr

08002a20 <uart8_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart8_irq_init(void) {
 8002a20:	b480      	push	{r7}
 8002a22:	af00      	add	r7, sp, #0
#if defined(STM32_UART8_IS_USED)
  nvicEnableVector(STM32_UART8_NUMBER, STM32_IRQ_UART8_PRIORITY);
#endif
}
 8002a24:	bf00      	nop
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bc80      	pop	{r7}
 8002a2a:	4770      	bx	lr

08002a2c <uart9_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart9_irq_init(void) {
 8002a2c:	b480      	push	{r7}
 8002a2e:	af00      	add	r7, sp, #0
#if defined(STM32_UART9_IS_USED)
  nvicEnableVector(STM32_UART9_NUMBER, STM32_IRQ_UART9_PRIORITY);
#endif
}
 8002a30:	bf00      	nop
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bc80      	pop	{r7}
 8002a36:	4770      	bx	lr

08002a38 <usart10_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart10_irq_init(void) {
 8002a38:	b480      	push	{r7}
 8002a3a:	af00      	add	r7, sp, #0
#if defined(STM32_USART10_IS_USED)
  nvicEnableVector(STM32_USART10_NUMBER, STM32_IRQ_USART10_PRIORITY);
#endif
}
 8002a3c:	bf00      	nop
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bc80      	pop	{r7}
 8002a42:	4770      	bx	lr

08002a44 <lpuart1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void lpuart1_irq_init(void) {
 8002a44:	b480      	push	{r7}
 8002a46:	af00      	add	r7, sp, #0
#if defined(STM32_LPUART1_IS_USED)
  nvicEnableVector(STM32_LPUART1_NUMBER, STM32_IRQ_LPUART1_PRIORITY);
#endif
}
 8002a48:	bf00      	nop
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bc80      	pop	{r7}
 8002a4e:	4770      	bx	lr

08002a50 <tim1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim1_irq_init(void) {
 8002a50:	b480      	push	{r7}
 8002a52:	af00      	add	r7, sp, #0
#if defined(STM32_TIM1_IS_USED)
  nvicEnableVector(STM32_TIM1_UP_NUMBER, STM32_IRQ_TIM1_UP_PRIORITY);
  nvicEnableVector(STM32_TIM1_CC_NUMBER, STM32_IRQ_TIM1_CC_PRIORITY);
#endif
}
 8002a54:	bf00      	nop
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bc80      	pop	{r7}
 8002a5a:	4770      	bx	lr

08002a5c <tim2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim2_irq_init(void) {
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	af00      	add	r7, sp, #0
#if defined(STM32_TIM2_IS_USED)
  nvicEnableVector(STM32_TIM2_NUMBER, STM32_IRQ_TIM2_PRIORITY);
 8002a60:	2107      	movs	r1, #7
 8002a62:	201c      	movs	r0, #28
 8002a64:	f7ff fec2 	bl	80027ec <nvicEnableVector>
#endif
}
 8002a68:	bf00      	nop
 8002a6a:	bd80      	pop	{r7, pc}

08002a6c <VectorB0>:
/**
 * @brief   TIM2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM2_HANDLER) {
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8002a70:	4805      	ldr	r0, [pc, #20]	; (8002a88 <VectorB0+0x1c>)
 8002a72:	f004 fddd 	bl	8007630 <__trace_isr_enter>
  pwm_lld_serve_interrupt(&PWMD2);
#endif
#endif
#if 1
#if STM32_ST_USE_TIM2
  st_lld_serve_interrupt();
 8002a76:	f004 f99d 	bl	8006db4 <st_lld_serve_interrupt>
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8002a7a:	4803      	ldr	r0, [pc, #12]	; (8002a88 <VectorB0+0x1c>)
 8002a7c:	f004 fe12 	bl	80076a4 <__trace_isr_leave>
 8002a80:	f006 f91a 	bl	8008cb8 <__port_irq_epilogue>
}
 8002a84:	bf00      	nop
 8002a86:	bd80      	pop	{r7, pc}
 8002a88:	0800f75c 	.word	0x0800f75c

08002a8c <tim3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim3_irq_init(void) {
 8002a8c:	b480      	push	{r7}
 8002a8e:	af00      	add	r7, sp, #0
#if defined(STM32_TIM3_IS_USED)
  nvicEnableVector(STM32_TIM3_NUMBER, STM32_IRQ_TIM3_PRIORITY);
#endif
}
 8002a90:	bf00      	nop
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bc80      	pop	{r7}
 8002a96:	4770      	bx	lr

08002a98 <tim4_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim4_irq_init(void) {
 8002a98:	b480      	push	{r7}
 8002a9a:	af00      	add	r7, sp, #0
#if defined(STM32_TIM4_IS_USED)
  nvicEnableVector(STM32_TIM4_NUMBER, STM32_IRQ_TIM4_PRIORITY);
#endif
}
 8002a9c:	bf00      	nop
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bc80      	pop	{r7}
 8002aa2:	4770      	bx	lr

08002aa4 <tim5_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim5_irq_init(void) {
 8002aa4:	b480      	push	{r7}
 8002aa6:	af00      	add	r7, sp, #0
#if defined(STM32_TIM5_IS_USED)
  nvicEnableVector(STM32_TIM5_NUMBER, STM32_IRQ_TIM5_PRIORITY);
#endif
}
 8002aa8:	bf00      	nop
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bc80      	pop	{r7}
 8002aae:	4770      	bx	lr

08002ab0 <tim6_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim6_irq_init(void) {
 8002ab0:	b480      	push	{r7}
 8002ab2:	af00      	add	r7, sp, #0
#if defined(STM32_TIM6_IS_USED)
  nvicEnableVector(STM32_TIM6_NUMBER, STM32_IRQ_TIM6_PRIORITY);
#endif
}
 8002ab4:	bf00      	nop
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bc80      	pop	{r7}
 8002aba:	4770      	bx	lr

08002abc <tim7_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim7_irq_init(void) {
 8002abc:	b480      	push	{r7}
 8002abe:	af00      	add	r7, sp, #0
#if defined(STM32_TIM7_IS_USED)
  nvicEnableVector(STM32_TIM7_NUMBER, STM32_IRQ_TIM7_PRIORITY);
#endif
}
 8002ac0:	bf00      	nop
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bc80      	pop	{r7}
 8002ac6:	4770      	bx	lr

08002ac8 <tim8_tim12_tim13_tim14_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim8_tim12_tim13_tim14_irq_init(void) {
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0
#endif
#if defined(STM32_TIM8_IS_USED)
  nvicEnableVector(STM32_TIM8_CC_NUMBER,
                   STM32_IRQ_TIM8_CC_PRIORITY);
#endif
}
 8002acc:	bf00      	nop
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bc80      	pop	{r7}
 8002ad2:	4770      	bx	lr

08002ad4 <tim15_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim15_irq_init(void) {
 8002ad4:	b480      	push	{r7}
 8002ad6:	af00      	add	r7, sp, #0
#if defined(STM32_TIM15_IS_USED)
  nvicEnableVector(STM32_TIM15_NUMBER, STM32_IRQ_TIM15_PRIORITY);
#endif
}
 8002ad8:	bf00      	nop
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bc80      	pop	{r7}
 8002ade:	4770      	bx	lr

08002ae0 <tim16_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim16_irq_init(void) {
 8002ae0:	b480      	push	{r7}
 8002ae2:	af00      	add	r7, sp, #0
#if defined(STM32_TIM16_IS_USED)
  nvicEnableVector(STM32_TIM16_NUMBER, STM32_IRQ_TIM16_PRIORITY);
#endif
}
 8002ae4:	bf00      	nop
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bc80      	pop	{r7}
 8002aea:	4770      	bx	lr

08002aec <tim17_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim17_irq_init(void) {
 8002aec:	b480      	push	{r7}
 8002aee:	af00      	add	r7, sp, #0
#if defined(STM32_TIM17_IS_USED)
  nvicEnableVector(STM32_TIM17_NUMBER, STM32_IRQ_TIM17_PRIORITY);
#endif
}
 8002af0:	bf00      	nop
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bc80      	pop	{r7}
 8002af6:	4770      	bx	lr

08002af8 <irqInit>:
/**
 * @brief   Enables IRQ sources.
 *
 * @notapi
 */
void irqInit(void) {
 8002af8:	b580      	push	{r7, lr}
 8002afa:	af00      	add	r7, sp, #0

  exti0_irq_init();
 8002afc:	f7ff fece 	bl	800289c <exti0_irq_init>
  exti1_irq_init();
 8002b00:	f7ff fed2 	bl	80028a8 <exti1_irq_init>
  exti2_irq_init();
 8002b04:	f7ff fed6 	bl	80028b4 <exti2_irq_init>
  exti3_irq_init();
 8002b08:	f7ff feda 	bl	80028c0 <exti3_irq_init>
  exti4_irq_init();
 8002b0c:	f7ff fede 	bl	80028cc <exti4_irq_init>
  exti5_9_irq_init();
 8002b10:	f7ff fee2 	bl	80028d8 <exti5_9_irq_init>
  exti10_15_irq_init();
 8002b14:	f7ff fee6 	bl	80028e4 <exti10_15_irq_init>
  exti16_irq_init();
 8002b18:	f7ff feea 	bl	80028f0 <exti16_irq_init>
  exti17_irq_init();
 8002b1c:	f7ff feee 	bl	80028fc <exti17_irq_init>
  exti18_irq_init();
 8002b20:	f7ff fef2 	bl	8002908 <exti18_irq_init>
  exti19_irq_init();
 8002b24:	f7ff fef6 	bl	8002914 <exti19_irq_init>
  exti20_exti21_irq_init();
 8002b28:	f7ff fefa 	bl	8002920 <exti20_exti21_irq_init>

  fdcan1_irq_init();
 8002b2c:	f7ff fefe 	bl	800292c <fdcan1_irq_init>
  fdcan2_irq_init();
 8002b30:	f7ff ff02 	bl	8002938 <fdcan2_irq_init>
  fdcan3_irq_init();
 8002b34:	f7ff ff06 	bl	8002944 <fdcan3_irq_init>

  mdma_irq_init();
 8002b38:	2109      	movs	r1, #9
 8002b3a:	207a      	movs	r0, #122	; 0x7a
 8002b3c:	f7ff fe56 	bl	80027ec <nvicEnableVector>

#if defined(HAL_LLD_TYPE1_H)
  quadspi1_irq_init();
 8002b40:	f7ff ff06 	bl	8002950 <quadspi1_irq_init>
#elif defined(HAL_LLD_TYPE2_H)
  octospi1_irq_init();
  octospi2_irq_init();
#endif

  sdmmc1_irq_init();
 8002b44:	f7ff ff0a 	bl	800295c <sdmmc1_irq_init>
  sdmmc2_irq_init();
 8002b48:	f7ff ff0e 	bl	8002968 <sdmmc2_irq_init>

  tim1_irq_init();
 8002b4c:	f7ff ff80 	bl	8002a50 <tim1_irq_init>
  tim2_irq_init();
 8002b50:	f7ff ff84 	bl	8002a5c <tim2_irq_init>
  tim3_irq_init();
 8002b54:	f7ff ff9a 	bl	8002a8c <tim3_irq_init>
  tim4_irq_init();
 8002b58:	f7ff ff9e 	bl	8002a98 <tim4_irq_init>
  tim5_irq_init();
 8002b5c:	f7ff ffa2 	bl	8002aa4 <tim5_irq_init>
  tim6_irq_init();
 8002b60:	f7ff ffa6 	bl	8002ab0 <tim6_irq_init>
  tim7_irq_init();
 8002b64:	f7ff ffaa 	bl	8002abc <tim7_irq_init>
  tim8_tim12_tim13_tim14_irq_init();
 8002b68:	f7ff ffae 	bl	8002ac8 <tim8_tim12_tim13_tim14_irq_init>
  tim15_irq_init();
 8002b6c:	f7ff ffb2 	bl	8002ad4 <tim15_irq_init>
  tim16_irq_init();
 8002b70:	f7ff ffb6 	bl	8002ae0 <tim16_irq_init>
  tim17_irq_init();
 8002b74:	f7ff ffba 	bl	8002aec <tim17_irq_init>

  usart1_irq_init();
 8002b78:	f7ff fefc 	bl	8002974 <usart1_irq_init>
  usart2_irq_init();
 8002b7c:	f7ff ff16 	bl	80029ac <usart2_irq_init>
  usart3_irq_init();
 8002b80:	f7ff ff1a 	bl	80029b8 <usart3_irq_init>
  uart4_irq_init();
 8002b84:	f7ff ff1e 	bl	80029c4 <uart4_irq_init>
  uart5_irq_init();
 8002b88:	f7ff ff22 	bl	80029d0 <uart5_irq_init>
  usart6_irq_init();
 8002b8c:	f7ff ff3c 	bl	8002a08 <usart6_irq_init>
  uart7_irq_init();
 8002b90:	f7ff ff40 	bl	8002a14 <uart7_irq_init>
  uart8_irq_init();
 8002b94:	f7ff ff44 	bl	8002a20 <uart8_irq_init>
  uart9_irq_init();
 8002b98:	f7ff ff48 	bl	8002a2c <uart9_irq_init>
  usart10_irq_init();
 8002b9c:	f7ff ff4c 	bl	8002a38 <usart10_irq_init>
  lpuart1_irq_init();
 8002ba0:	f7ff ff50 	bl	8002a44 <lpuart1_irq_init>
}
 8002ba4:	bf00      	nop
 8002ba6:	bd80      	pop	{r7, pc}

08002ba8 <__rccResetAPB1L>:

/*===========================================================================*/
/* Driver macros.                                                            */
/*===========================================================================*/

__STATIC_INLINE void __rccResetAPB1L(uint32_t mask) {
 8002ba8:	b480      	push	{r7}
 8002baa:	b083      	sub	sp, #12
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB1LRSTR |= mask;
 8002bb0:	4b0c      	ldr	r3, [pc, #48]	; (8002be4 <__rccResetAPB1L+0x3c>)
 8002bb2:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002bb6:	490b      	ldr	r1, [pc, #44]	; (8002be4 <__rccResetAPB1L+0x3c>)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 8002bc0:	4b08      	ldr	r3, [pc, #32]	; (8002be4 <__rccResetAPB1L+0x3c>)
 8002bc2:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	43db      	mvns	r3, r3
 8002bca:	4906      	ldr	r1, [pc, #24]	; (8002be4 <__rccResetAPB1L+0x3c>)
 8002bcc:	4013      	ands	r3, r2
 8002bce:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 8002bd2:	4b04      	ldr	r3, [pc, #16]	; (8002be4 <__rccResetAPB1L+0x3c>)
 8002bd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
}
 8002bd8:	bf00      	nop
 8002bda:	370c      	adds	r7, #12
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bc80      	pop	{r7}
 8002be0:	4770      	bx	lr
 8002be2:	bf00      	nop
 8002be4:	58024400 	.word	0x58024400

08002be8 <__rccResetAPB1H>:

__STATIC_INLINE void __rccResetAPB1H(uint32_t mask) {
 8002be8:	b480      	push	{r7}
 8002bea:	b083      	sub	sp, #12
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB1HRSTR |= mask;
 8002bf0:	4b0c      	ldr	r3, [pc, #48]	; (8002c24 <__rccResetAPB1H+0x3c>)
 8002bf2:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002bf6:	490b      	ldr	r1, [pc, #44]	; (8002c24 <__rccResetAPB1H+0x3c>)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  RCC->APB1HRSTR &= ~mask;
 8002c00:	4b08      	ldr	r3, [pc, #32]	; (8002c24 <__rccResetAPB1H+0x3c>)
 8002c02:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	43db      	mvns	r3, r3
 8002c0a:	4906      	ldr	r1, [pc, #24]	; (8002c24 <__rccResetAPB1H+0x3c>)
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  (void)RCC->APB1HRSTR;
 8002c12:	4b04      	ldr	r3, [pc, #16]	; (8002c24 <__rccResetAPB1H+0x3c>)
 8002c14:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
}
 8002c18:	bf00      	nop
 8002c1a:	370c      	adds	r7, #12
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bc80      	pop	{r7}
 8002c20:	4770      	bx	lr
 8002c22:	bf00      	nop
 8002c24:	58024400 	.word	0x58024400

08002c28 <__rccResetAPB2>:

__STATIC_INLINE void __rccResetAPB2(uint32_t mask) {
 8002c28:	b480      	push	{r7}
 8002c2a:	b083      	sub	sp, #12
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB2RSTR |= mask;
 8002c30:	4b0c      	ldr	r3, [pc, #48]	; (8002c64 <__rccResetAPB2+0x3c>)
 8002c32:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002c36:	490b      	ldr	r1, [pc, #44]	; (8002c64 <__rccResetAPB2+0x3c>)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 8002c40:	4b08      	ldr	r3, [pc, #32]	; (8002c64 <__rccResetAPB2+0x3c>)
 8002c42:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	43db      	mvns	r3, r3
 8002c4a:	4906      	ldr	r1, [pc, #24]	; (8002c64 <__rccResetAPB2+0x3c>)
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  (void)RCC->APB2RSTR;
 8002c52:	4b04      	ldr	r3, [pc, #16]	; (8002c64 <__rccResetAPB2+0x3c>)
 8002c54:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
}
 8002c58:	bf00      	nop
 8002c5a:	370c      	adds	r7, #12
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bc80      	pop	{r7}
 8002c60:	4770      	bx	lr
 8002c62:	bf00      	nop
 8002c64:	58024400 	.word	0x58024400

08002c68 <__rccResetAPB3>:

__STATIC_INLINE void __rccResetAPB3(uint32_t mask) {
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB3RSTR |= mask;
 8002c70:	4b0c      	ldr	r3, [pc, #48]	; (8002ca4 <__rccResetAPB3+0x3c>)
 8002c72:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002c76:	490b      	ldr	r1, [pc, #44]	; (8002ca4 <__rccResetAPB3+0x3c>)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  RCC->APB3RSTR &= ~mask;
 8002c80:	4b08      	ldr	r3, [pc, #32]	; (8002ca4 <__rccResetAPB3+0x3c>)
 8002c82:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	43db      	mvns	r3, r3
 8002c8a:	4906      	ldr	r1, [pc, #24]	; (8002ca4 <__rccResetAPB3+0x3c>)
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  (void)RCC->APB3RSTR;
 8002c92:	4b04      	ldr	r3, [pc, #16]	; (8002ca4 <__rccResetAPB3+0x3c>)
 8002c94:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
}
 8002c98:	bf00      	nop
 8002c9a:	370c      	adds	r7, #12
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bc80      	pop	{r7}
 8002ca0:	4770      	bx	lr
 8002ca2:	bf00      	nop
 8002ca4:	58024400 	.word	0x58024400

08002ca8 <__rccResetAPB4>:

__STATIC_INLINE void __rccResetAPB4(uint32_t mask) {
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB4RSTR |= mask;
 8002cb0:	4b0c      	ldr	r3, [pc, #48]	; (8002ce4 <__rccResetAPB4+0x3c>)
 8002cb2:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8002cb6:	490b      	ldr	r1, [pc, #44]	; (8002ce4 <__rccResetAPB4+0x3c>)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  RCC->APB4RSTR &= ~mask;
 8002cc0:	4b08      	ldr	r3, [pc, #32]	; (8002ce4 <__rccResetAPB4+0x3c>)
 8002cc2:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	43db      	mvns	r3, r3
 8002cca:	4906      	ldr	r1, [pc, #24]	; (8002ce4 <__rccResetAPB4+0x3c>)
 8002ccc:	4013      	ands	r3, r2
 8002cce:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  (void)RCC->APB4RSTR;
 8002cd2:	4b04      	ldr	r3, [pc, #16]	; (8002ce4 <__rccResetAPB4+0x3c>)
 8002cd4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
}
 8002cd8:	bf00      	nop
 8002cda:	370c      	adds	r7, #12
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bc80      	pop	{r7}
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	58024400 	.word	0x58024400

08002ce8 <__rccResetAHB1>:

__STATIC_INLINE void __rccResetAHB1(uint32_t mask) {
 8002ce8:	b480      	push	{r7}
 8002cea:	b083      	sub	sp, #12
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB1RSTR |= mask;
 8002cf0:	4b0c      	ldr	r3, [pc, #48]	; (8002d24 <__rccResetAHB1+0x3c>)
 8002cf2:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002cf6:	490b      	ldr	r1, [pc, #44]	; (8002d24 <__rccResetAHB1+0x3c>)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 8002d00:	4b08      	ldr	r3, [pc, #32]	; (8002d24 <__rccResetAHB1+0x3c>)
 8002d02:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	43db      	mvns	r3, r3
 8002d0a:	4906      	ldr	r1, [pc, #24]	; (8002d24 <__rccResetAHB1+0x3c>)
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 8002d12:	4b04      	ldr	r3, [pc, #16]	; (8002d24 <__rccResetAHB1+0x3c>)
 8002d14:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8002d18:	bf00      	nop
 8002d1a:	370c      	adds	r7, #12
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bc80      	pop	{r7}
 8002d20:	4770      	bx	lr
 8002d22:	bf00      	nop
 8002d24:	58024400 	.word	0x58024400

08002d28 <__rccResetAHB2>:

__STATIC_INLINE void __rccResetAHB2(uint32_t mask) {
 8002d28:	b480      	push	{r7}
 8002d2a:	b083      	sub	sp, #12
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB2RSTR |= mask;
 8002d30:	4b0c      	ldr	r3, [pc, #48]	; (8002d64 <__rccResetAHB2+0x3c>)
 8002d32:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8002d36:	490b      	ldr	r1, [pc, #44]	; (8002d64 <__rccResetAHB2+0x3c>)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
  RCC->AHB2RSTR &= ~mask;
 8002d40:	4b08      	ldr	r3, [pc, #32]	; (8002d64 <__rccResetAHB2+0x3c>)
 8002d42:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	43db      	mvns	r3, r3
 8002d4a:	4906      	ldr	r1, [pc, #24]	; (8002d64 <__rccResetAHB2+0x3c>)
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
  (void)RCC->AHB2RSTR;
 8002d52:	4b04      	ldr	r3, [pc, #16]	; (8002d64 <__rccResetAHB2+0x3c>)
 8002d54:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
}
 8002d58:	bf00      	nop
 8002d5a:	370c      	adds	r7, #12
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bc80      	pop	{r7}
 8002d60:	4770      	bx	lr
 8002d62:	bf00      	nop
 8002d64:	58024400 	.word	0x58024400

08002d68 <__rccResetAHB3>:

__STATIC_INLINE void __rccResetAHB3(uint32_t mask) {
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB3RSTR |= mask;
 8002d70:	4b09      	ldr	r3, [pc, #36]	; (8002d98 <__rccResetAHB3+0x30>)
 8002d72:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8002d74:	4908      	ldr	r1, [pc, #32]	; (8002d98 <__rccResetAHB3+0x30>)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	67cb      	str	r3, [r1, #124]	; 0x7c
  RCC->AHB3RSTR &= ~mask;
 8002d7c:	4b06      	ldr	r3, [pc, #24]	; (8002d98 <__rccResetAHB3+0x30>)
 8002d7e:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	43db      	mvns	r3, r3
 8002d84:	4904      	ldr	r1, [pc, #16]	; (8002d98 <__rccResetAHB3+0x30>)
 8002d86:	4013      	ands	r3, r2
 8002d88:	67cb      	str	r3, [r1, #124]	; 0x7c
  (void)RCC->AHB3RSTR;
 8002d8a:	4b03      	ldr	r3, [pc, #12]	; (8002d98 <__rccResetAHB3+0x30>)
 8002d8c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
}
 8002d8e:	bf00      	nop
 8002d90:	370c      	adds	r7, #12
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bc80      	pop	{r7}
 8002d96:	4770      	bx	lr
 8002d98:	58024400 	.word	0x58024400

08002d9c <__rccResetAHB4>:

__STATIC_INLINE void __rccResetAHB4(uint32_t mask) {
 8002d9c:	b480      	push	{r7}
 8002d9e:	b083      	sub	sp, #12
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB4RSTR |= mask;
 8002da4:	4b0c      	ldr	r3, [pc, #48]	; (8002dd8 <__rccResetAHB4+0x3c>)
 8002da6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002daa:	490b      	ldr	r1, [pc, #44]	; (8002dd8 <__rccResetAHB4+0x3c>)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	4313      	orrs	r3, r2
 8002db0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 8002db4:	4b08      	ldr	r3, [pc, #32]	; (8002dd8 <__rccResetAHB4+0x3c>)
 8002db6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	43db      	mvns	r3, r3
 8002dbe:	4906      	ldr	r1, [pc, #24]	; (8002dd8 <__rccResetAHB4+0x3c>)
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 8002dc6:	4b04      	ldr	r3, [pc, #16]	; (8002dd8 <__rccResetAHB4+0x3c>)
 8002dc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
}
 8002dcc:	bf00      	nop
 8002dce:	370c      	adds	r7, #12
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bc80      	pop	{r7}
 8002dd4:	4770      	bx	lr
 8002dd6:	bf00      	nop
 8002dd8:	58024400 	.word	0x58024400

08002ddc <rccEnableAPB4>:
 * @param[in] mask              mask of peripherals to be enabled
 * @param[in] lp                low power enable flag
 *
 * @api
 */
__STATIC_INLINE void rccEnableAPB4(uint32_t mask, bool lp) {
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
 8002de4:	460b      	mov	r3, r1
 8002de6:	70fb      	strb	r3, [r7, #3]

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->APB4ENR |= mask;
 8002de8:	4b12      	ldr	r3, [pc, #72]	; (8002e34 <rccEnableAPB4+0x58>)
 8002dea:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8002dee:	4911      	ldr	r1, [pc, #68]	; (8002e34 <rccEnableAPB4+0x58>)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	4313      	orrs	r3, r2
 8002df4:	f8c1 30f4 	str.w	r3, [r1, #244]	; 0xf4
  if (lp) {
 8002df8:	78fb      	ldrb	r3, [r7, #3]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d008      	beq.n	8002e10 <rccEnableAPB4+0x34>
    RCC_C1->APB4LPENR |= mask;
 8002dfe:	4b0d      	ldr	r3, [pc, #52]	; (8002e34 <rccEnableAPB4+0x58>)
 8002e00:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 8002e04:	490b      	ldr	r1, [pc, #44]	; (8002e34 <rccEnableAPB4+0x58>)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
 8002e0e:	e008      	b.n	8002e22 <rccEnableAPB4+0x46>
  }
  else {
    RCC_C1->APB4LPENR &= ~mask;
 8002e10:	4b08      	ldr	r3, [pc, #32]	; (8002e34 <rccEnableAPB4+0x58>)
 8002e12:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	43db      	mvns	r3, r3
 8002e1a:	4906      	ldr	r1, [pc, #24]	; (8002e34 <rccEnableAPB4+0x58>)
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
  }
  (void)RCC_C1->APB4LPENR;
 8002e22:	4b04      	ldr	r3, [pc, #16]	; (8002e34 <rccEnableAPB4+0x58>)
 8002e24:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
  else {
    RCC_C2->APB4LPENR &= ~mask;
  }
  (void)RCC_C2->APB4LPENR;
#endif
}
 8002e28:	bf00      	nop
 8002e2a:	370c      	adds	r7, #12
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bc80      	pop	{r7}
 8002e30:	4770      	bx	lr
 8002e32:	bf00      	nop
 8002e34:	58024400 	.word	0x58024400

08002e38 <rccEnableAHB2>:
 * @param[in] mask              mask of peripherals to be enabled
 * @param[in] lp                low power enable flag
 *
 * @api
 */
__STATIC_INLINE void rccEnableAHB2(uint32_t mask, bool lp) {
 8002e38:	b480      	push	{r7}
 8002e3a:	b083      	sub	sp, #12
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
 8002e40:	460b      	mov	r3, r1
 8002e42:	70fb      	strb	r3, [r7, #3]

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB2ENR |= mask;
 8002e44:	4b12      	ldr	r3, [pc, #72]	; (8002e90 <rccEnableAHB2+0x58>)
 8002e46:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
 8002e4a:	4911      	ldr	r1, [pc, #68]	; (8002e90 <rccEnableAHB2+0x58>)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	f8c1 30dc 	str.w	r3, [r1, #220]	; 0xdc
  if (lp) {
 8002e54:	78fb      	ldrb	r3, [r7, #3]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d008      	beq.n	8002e6c <rccEnableAHB2+0x34>
    RCC_C1->AHB2LPENR |= mask;
 8002e5a:	4b0d      	ldr	r3, [pc, #52]	; (8002e90 <rccEnableAHB2+0x58>)
 8002e5c:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8002e60:	490b      	ldr	r1, [pc, #44]	; (8002e90 <rccEnableAHB2+0x58>)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	4313      	orrs	r3, r2
 8002e66:	f8c1 3104 	str.w	r3, [r1, #260]	; 0x104
 8002e6a:	e008      	b.n	8002e7e <rccEnableAHB2+0x46>
  }
  else {
    RCC_C1->AHB2LPENR &= ~mask;
 8002e6c:	4b08      	ldr	r3, [pc, #32]	; (8002e90 <rccEnableAHB2+0x58>)
 8002e6e:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	43db      	mvns	r3, r3
 8002e76:	4906      	ldr	r1, [pc, #24]	; (8002e90 <rccEnableAHB2+0x58>)
 8002e78:	4013      	ands	r3, r2
 8002e7a:	f8c1 3104 	str.w	r3, [r1, #260]	; 0x104
  }
  (void)RCC_C1->AHB2LPENR;
 8002e7e:	4b04      	ldr	r3, [pc, #16]	; (8002e90 <rccEnableAHB2+0x58>)
 8002e80:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
  else {
    RCC_C2->AHB2LPENR &= ~mask;
  }
  (void)RCC_C2->AHB2LPENR;
#endif
}
 8002e84:	bf00      	nop
 8002e86:	370c      	adds	r7, #12
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bc80      	pop	{r7}
 8002e8c:	4770      	bx	lr
 8002e8e:	bf00      	nop
 8002e90:	58024400 	.word	0x58024400

08002e94 <init_bkp_domain>:
/**
 * @brief   Initializes the backup domain.
 * @note    WARNING! Changing clock source impossible without resetting
 *          of the whole BKP domain.
 */
static inline void init_bkp_domain(void) {
 8002e94:	b480      	push	{r7}
 8002e96:	af00      	add	r7, sp, #0

  /* Backup domain access enabled and left open.*/
  PWR->CR1 |= PWR_CR1_DBP;
 8002e98:	4b0b      	ldr	r3, [pc, #44]	; (8002ec8 <init_bkp_domain+0x34>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a0a      	ldr	r2, [pc, #40]	; (8002ec8 <init_bkp_domain+0x34>)
 8002e9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ea2:	6013      	str	r3, [r2, #0]

  /* Reset BKP domain if different clock source selected.*/
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 8002ea4:	4b09      	ldr	r3, [pc, #36]	; (8002ecc <init_bkp_domain+0x38>)
 8002ea6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ea8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002eac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002eb0:	d006      	beq.n	8002ec0 <init_bkp_domain+0x2c>
    /* Backup domain reset.*/
    RCC->BDCR = RCC_BDCR_BDRST;
 8002eb2:	4b06      	ldr	r3, [pc, #24]	; (8002ecc <init_bkp_domain+0x38>)
 8002eb4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002eb8:	671a      	str	r2, [r3, #112]	; 0x70
    RCC->BDCR = 0;
 8002eba:	4b04      	ldr	r3, [pc, #16]	; (8002ecc <init_bkp_domain+0x38>)
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	671a      	str	r2, [r3, #112]	; 0x70

    /* RTC clock enabled.*/
    RCC->BDCR |= RCC_BDCR_RTCEN;
  }
#endif /* HAL_USE_RTC */
}
 8002ec0:	bf00      	nop
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bc80      	pop	{r7}
 8002ec6:	4770      	bx	lr
 8002ec8:	58024800 	.word	0x58024800
 8002ecc:	58024400 	.word	0x58024400

08002ed0 <init_pwr>:

/**
 * @brief   Initializes the PWR unit.
 */
static inline void init_pwr(void) {
 8002ed0:	b480      	push	{r7}
 8002ed2:	af00      	add	r7, sp, #0
  (void)pwr;
#endif

  /* Lower C3 byte, it must be programmed at very first, then waiting for
     power supply to stabilize.*/
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 8002ed4:	4b12      	ldr	r3, [pc, #72]	; (8002f20 <init_pwr+0x50>)
 8002ed6:	2202      	movs	r2, #2
 8002ed8:	60da      	str	r2, [r3, #12]
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0)
 8002eda:	bf00      	nop
 8002edc:	4b10      	ldr	r3, [pc, #64]	; (8002f20 <init_pwr+0x50>)
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d0f9      	beq.n	8002edc <init_pwr+0xc>
    ; /* CHTODO timeout handling.*/

  PWR->CR1   = STM32_PWR_CR1 | 0xF0000000U;
 8002ee8:	4b0d      	ldr	r3, [pc, #52]	; (8002f20 <init_pwr+0x50>)
 8002eea:	4a0e      	ldr	r2, [pc, #56]	; (8002f24 <init_pwr+0x54>)
 8002eec:	601a      	str	r2, [r3, #0]
  PWR->CR2   = STM32_PWR_CR2;
 8002eee:	4b0c      	ldr	r3, [pc, #48]	; (8002f20 <init_pwr+0x50>)
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	609a      	str	r2, [r3, #8]
  PWR->CR3   = STM32_PWR_CR3;   /* Other bits, lower byte is not changed.   */
 8002ef4:	4b0a      	ldr	r3, [pc, #40]	; (8002f20 <init_pwr+0x50>)
 8002ef6:	4a0c      	ldr	r2, [pc, #48]	; (8002f28 <init_pwr+0x58>)
 8002ef8:	60da      	str	r2, [r3, #12]
  PWR->CPUCR = STM32_PWR_CPUCR;
 8002efa:	4b09      	ldr	r3, [pc, #36]	; (8002f20 <init_pwr+0x50>)
 8002efc:	2200      	movs	r2, #0
 8002efe:	611a      	str	r2, [r3, #16]
#if defined(HAL_LLD_TYPE3_H)
  PWR->SRDCR = STM32_VOS;
#else
  PWR->D3CR  = STM32_VOS;
 8002f00:	4b07      	ldr	r3, [pc, #28]	; (8002f20 <init_pwr+0x50>)
 8002f02:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8002f06:	619a      	str	r2, [r3, #24]
#endif
#endif
#if defined(HAL_LLD_TYPE3_H)
  while ((PWR->SRDCR & PWR_SRDCR_VOSRDY) == 0)
#else
  while ((PWR->D3CR & PWR_D3CR_VOSRDY) == 0)
 8002f08:	bf00      	nop
 8002f0a:	4b05      	ldr	r3, [pc, #20]	; (8002f20 <init_pwr+0x50>)
 8002f0c:	699b      	ldr	r3, [r3, #24]
 8002f0e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d0f9      	beq.n	8002f0a <init_pwr+0x3a>
#if STM32_PWR_CR2 & PWR_CR2_BREN
//  while ((PWR->CR2 & PWR_CR2_BRRDY) == 0)
//    ;
//  rccEnableBKPRAM(true);
#endif
}
 8002f16:	bf00      	nop
 8002f18:	bf00      	nop
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bc80      	pop	{r7}
 8002f1e:	4770      	bx	lr
 8002f20:	58024800 	.word	0x58024800
 8002f24:	f000c000 	.word	0xf000c000
 8002f28:	01000002 	.word	0x01000002

08002f2c <hal_lld_init>:
/**
 * @brief   Low level HAL driver initialization.
 *
 * @notapi
 */
void hal_lld_init(void) {
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	af00      	add	r7, sp, #0
     Note, GPIOs are not reset because initialized before this point in
     board files.
     Note that there is an undocumented bit in AHB1, presumably the cache
     reset, which must not be touched because the cache is write-back and
     latest writes could be lost.*/
  __rccResetAHB1(~RCC_AHB1RSTR_DONOTTOUCH);
 8002f30:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 8002f34:	f7ff fed8 	bl	8002ce8 <__rccResetAHB1>
  __rccResetAHB2(~0);
 8002f38:	f04f 30ff 	mov.w	r0, #4294967295
 8002f3c:	f7ff fef4 	bl	8002d28 <__rccResetAHB2>
  __rccResetAHB3(~(RCC_AHB3RSTR_FMCRST    |
 8002f40:	4810      	ldr	r0, [pc, #64]	; (8002f84 <hal_lld_init+0x58>)
 8002f42:	f7ff ff11 	bl	8002d68 <__rccResetAHB3>
                   RCC_AHB3RSTR_OSPI2RST  |
                   RCC_AHB3RSTR_IOMNGRRST |
                   RCC_AHB3RSTR_MDMARST   |
#endif
                   0x80000000U));   /* Was RCC_AHB3RSTR_CPURST in Rev-V.*/
  __rccResetAHB4(~(RCC_APB4RSTR_SYSCFGRST | STM32_GPIO_EN_MASK));
 8002f46:	4810      	ldr	r0, [pc, #64]	; (8002f88 <hal_lld_init+0x5c>)
 8002f48:	f7ff ff28 	bl	8002d9c <__rccResetAHB4>
  __rccResetAPB1L(~0);
 8002f4c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f50:	f7ff fe2a 	bl	8002ba8 <__rccResetAPB1L>
  __rccResetAPB1H(~0);
 8002f54:	f04f 30ff 	mov.w	r0, #4294967295
 8002f58:	f7ff fe46 	bl	8002be8 <__rccResetAPB1H>
  __rccResetAPB2(~0);
 8002f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f60:	f7ff fe62 	bl	8002c28 <__rccResetAPB2>
  __rccResetAPB3(~0);
 8002f64:	f04f 30ff 	mov.w	r0, #4294967295
 8002f68:	f7ff fe7e 	bl	8002c68 <__rccResetAPB3>
  __rccResetAPB4(~0);
 8002f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f70:	f7ff fe9a 	bl	8002ca8 <__rccResetAPB4>
#endif /* STM32_NO_INIT == FALSE */

  /* DMA subsystems initialization.*/
#if defined(STM32_BDMA_REQUIRED)
  bdmaInit();
 8002f74:	f000 fd50 	bl	8003a18 <bdmaInit>
#endif
#if defined(STM32_DMA_REQUIRED)
  dmaInit();
 8002f78:	f001 f926 	bl	80041c8 <dmaInit>
#if defined(STM32_MDMA_REQUIRED)
  mdmaInit();
#endif

  /* IRQ subsystem initialization.*/
  irqInit();
 8002f7c:	f7ff fdbc 	bl	8002af8 <irqInit>
       immediately.*/
    SCB_CleanInvalidateDCache();
#endif
  }
#endif
}
 8002f80:	bf00      	nop
 8002f82:	bd80      	pop	{r7, pc}
 8002f84:	7fffefff 	.word	0x7fffefff
 8002f88:	fffff800 	.word	0xfffff800

08002f8c <stm32_clock_init>:
 * @note    All the involved constants come from the file @p board.h.
 * @note    This function should be invoked just after the system reset.
 *
 * @special
 */
void stm32_clock_init(void) {
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b084      	sub	sp, #16
 8002f90:	af00      	add	r7, sp, #0

#if defined(STM32_ENFORCE_H7_REV_XY)
  /* Fix for errata 2.2.15: Reading from AXI SRAM might lead to data
     read corruption.
     AXI->TARG7_FN_MOD.*/
  *((volatile uint32_t *)(0x51000000 + 0x1108 + 0x7000)) = 0x00000001U;
 8002f92:	4b7a      	ldr	r3, [pc, #488]	; (800317c <stm32_clock_init+0x1f0>)
 8002f94:	2201      	movs	r2, #1
 8002f96:	601a      	str	r2, [r3, #0]
#endif

  /* SYSCFG clock enabled here because it is a multi-functional unit shared
     among multiple drivers.*/
  rccEnableAPB4(RCC_APB4ENR_SYSCFGEN, true);
 8002f98:	2101      	movs	r1, #1
 8002f9a:	2002      	movs	r0, #2
 8002f9c:	f7ff ff1e 	bl	8002ddc <rccEnableAPB4>

  /* PWR initialization.*/
  init_pwr();
 8002fa0:	f7ff ff96 	bl	8002ed0 <init_pwr>

  /* Backup domain initialization.*/
  init_bkp_domain();
 8002fa4:	f7ff ff76 	bl	8002e94 <init_bkp_domain>

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 8002fa8:	4b75      	ldr	r3, [pc, #468]	; (8003180 <stm32_clock_init+0x1f4>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a74      	ldr	r2, [pc, #464]	; (8003180 <stm32_clock_init+0x1f4>)
 8002fae:	f043 0301 	orr.w	r3, r3, #1
 8002fb2:	6013      	str	r3, [r2, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 8002fb4:	bf00      	nop
 8002fb6:	4b72      	ldr	r3, [pc, #456]	; (8003180 <stm32_clock_init+0x1f4>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 0304 	and.w	r3, r3, #4
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d0f9      	beq.n	8002fb6 <stm32_clock_init+0x2a>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. This is only required when using a debugger than can cause
     restarts.*/
  RCC->CFGR    = 0x00000000U;               /* Reset SW to HSI.             */
 8002fc2:	4b6f      	ldr	r3, [pc, #444]	; (8003180 <stm32_clock_init+0x1f4>)
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	611a      	str	r2, [r3, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 8002fc8:	bf00      	nop
 8002fca:	4b6d      	ldr	r3, [pc, #436]	; (8003180 <stm32_clock_init+0x1f4>)
 8002fcc:	691b      	ldr	r3, [r3, #16]
 8002fce:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d1f9      	bne.n	8002fca <stm32_clock_init+0x3e>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers cleared to reset values.*/
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
 8002fd6:	4b6a      	ldr	r3, [pc, #424]	; (8003180 <stm32_clock_init+0x1f4>)
 8002fd8:	2201      	movs	r2, #1
 8002fda:	601a      	str	r2, [r3, #0]
  RCC->HSICFGR = 0x40000000U;              /* HSICFGR Reset value.         */
 8002fdc:	4b68      	ldr	r3, [pc, #416]	; (8003180 <stm32_clock_init+0x1f4>)
 8002fde:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002fe2:	605a      	str	r2, [r3, #4]
#if !defined(STM32_ENFORCE_H7_REV_XY)
  RCC->CSICFGR = 0x20000000U;              /* CSICFGR Reset value.         */
#endif
  RCC->CSR     = 0x00000000U;              /* CSR reset value.             */
 8002fe4:	4b66      	ldr	r3, [pc, #408]	; (8003180 <stm32_clock_init+0x1f4>)
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	675a      	str	r2, [r3, #116]	; 0x74
  RCC->PLLCFGR = 0x01FF0000U;              /* PLLCFGR reset value.         */
 8002fea:	4b65      	ldr	r3, [pc, #404]	; (8003180 <stm32_clock_init+0x1f4>)
 8002fec:	4a65      	ldr	r2, [pc, #404]	; (8003184 <stm32_clock_init+0x1f8>)
 8002fee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Other clock-related settings, done before other things because
     recommended in the RM.*/
  cfgr = STM32_MCO2SEL | RCC_CFGR_MCO2PRE_VALUE(STM32_MCO2PRE_VALUE) |
 8002ff0:	4b65      	ldr	r3, [pc, #404]	; (8003188 <stm32_clock_init+0x1fc>)
 8002ff2:	60fb      	str	r3, [r7, #12]
         STM32_STOPKERWUCK | STM32_STOPWUCK;
#if !defined(HAL_LLD_TYPE3_H)
  cfgr |= STM32_HRTIMSEL;
#endif
#if STM32_TIMPRE_ENABLE == TRUE
  cfgr |= RCC_CFGR_TIMPRE;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002ffa:	60fb      	str	r3, [r7, #12]
#endif
  RCC->CFGR = cfgr;
 8002ffc:	4a60      	ldr	r2, [pc, #384]	; (8003180 <stm32_clock_init+0x1f4>)
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	6113      	str	r3, [r2, #16]
  /* HSE activation with optional bypass.*/
#if STM32_HSE_ENABLED == TRUE
#if defined(STM32_HSE_BYPASS)
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
#else
  RCC->CR |= RCC_CR_HSEON;
 8003002:	4b5f      	ldr	r3, [pc, #380]	; (8003180 <stm32_clock_init+0x1f4>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a5e      	ldr	r2, [pc, #376]	; (8003180 <stm32_clock_init+0x1f4>)
 8003008:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800300c:	6013      	str	r3, [r2, #0]
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 800300e:	bf00      	nop
 8003010:	4b5b      	ldr	r3, [pc, #364]	; (8003180 <stm32_clock_init+0x1f4>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003018:	2b00      	cmp	r3, #0
 800301a:	d0f9      	beq.n	8003010 <stm32_clock_init+0x84>
    ;                           /* Waits until HSE is stable.               */
#endif /* STM32_HSE_ENABLED == TRUE */

  /* HSI48 activation.*/
#if STM32_HSI48_ENABLED == TRUE
  RCC->CR |= RCC_CR_HSI48ON;
 800301c:	4b58      	ldr	r3, [pc, #352]	; (8003180 <stm32_clock_init+0x1f4>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a57      	ldr	r2, [pc, #348]	; (8003180 <stm32_clock_init+0x1f4>)
 8003022:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003026:	6013      	str	r3, [r2, #0]
  while ((RCC->CR & RCC_CR_HSI48RDY) == 0)
 8003028:	bf00      	nop
 800302a:	4b55      	ldr	r3, [pc, #340]	; (8003180 <stm32_clock_init+0x1f4>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003032:	2b00      	cmp	r3, #0
 8003034:	d0f9      	beq.n	800302a <stm32_clock_init+0x9e>
     reduce boot time.*/
#if (STM32_PLL1_ENABLED == TRUE) ||                                         \
    (STM32_PLL2_ENABLED == TRUE) ||                                         \
    (STM32_PLL3_ENABLED == TRUE)
  {
    uint32_t onmask = 0;
 8003036:	2300      	movs	r3, #0
 8003038:	60bb      	str	r3, [r7, #8]
    uint32_t rdymask = 0;
 800303a:	2300      	movs	r3, #0
 800303c:	607b      	str	r3, [r7, #4]
    uint32_t cfgmask = 0;
 800303e:	2300      	movs	r3, #0
 8003040:	603b      	str	r3, [r7, #0]

    RCC->PLLCKSELR = RCC_PLLCKSELR_DIVM3_VALUE(STM32_PLL3_DIVM_VALUE) |
 8003042:	4b4f      	ldr	r3, [pc, #316]	; (8003180 <stm32_clock_init+0x1f4>)
 8003044:	4a51      	ldr	r2, [pc, #324]	; (800318c <stm32_clock_init+0x200>)
 8003046:	629a      	str	r2, [r3, #40]	; 0x28
                     RCC_PLLCKSELR_DIVM2_VALUE(STM32_PLL2_DIVM_VALUE) |
                     RCC_PLLCKSELR_DIVM1_VALUE(STM32_PLL1_DIVM_VALUE) |
                     RCC_PLLCKSELR_PLLSRC_VALUE(STM32_PLLSRC);

    cfgmask = STM32_PLLCFGR_PLL3RGE | STM32_PLLCFGR_PLL3VCOSEL | RCC_PLLCFGR_PLL3FRACEN |
 8003048:	f240 7355 	movw	r3, #1877	; 0x755
 800304c:	603b      	str	r3, [r7, #0]
              STM32_PLLCFGR_PLL2RGE | STM32_PLLCFGR_PLL2VCOSEL | RCC_PLLCFGR_PLL2FRACEN |
              STM32_PLLCFGR_PLL1RGE | STM32_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN;

#if STM32_PLL1_ENABLED == TRUE
    RCC->PLL1FRACR = STM32_PLL1_FRACN;
 800304e:	4b4c      	ldr	r3, [pc, #304]	; (8003180 <stm32_clock_init+0x1f4>)
 8003050:	2200      	movs	r2, #0
 8003052:	635a      	str	r2, [r3, #52]	; 0x34
    RCC->PLL1DIVR  = STM32_PLL1_DIVR | STM32_PLL1_DIVQ |
 8003054:	4b4a      	ldr	r3, [pc, #296]	; (8003180 <stm32_clock_init+0x1f4>)
 8003056:	4a4e      	ldr	r2, [pc, #312]	; (8003190 <stm32_clock_init+0x204>)
 8003058:	631a      	str	r2, [r3, #48]	; 0x30
                     STM32_PLL1_DIVP | STM32_PLL1_DIVN;
    onmask  |= RCC_CR_PLL1ON;
 800305a:	68bb      	ldr	r3, [r7, #8]
 800305c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003060:	60bb      	str	r3, [r7, #8]
    rdymask |= RCC_CR_PLL1RDY;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003068:	607b      	str	r3, [r7, #4]
#if STM32_PLL1_P_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVP1EN;
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003070:	603b      	str	r3, [r7, #0]
#endif
#if STM32_PLL1_Q_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVQ1EN;
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003078:	603b      	str	r3, [r7, #0]
    cfgmask |= RCC_PLLCFGR_DIVR1EN;
#endif
#endif /* STM32_PLL1_ENABLED == TRUE */

#if STM32_PLL2_ENABLED == TRUE
    RCC->PLL2FRACR = STM32_PLL2_FRACN;
 800307a:	4b41      	ldr	r3, [pc, #260]	; (8003180 <stm32_clock_init+0x1f4>)
 800307c:	f24c 2290 	movw	r2, #49808	; 0xc290
 8003080:	63da      	str	r2, [r3, #60]	; 0x3c
    RCC->PLL2DIVR  = STM32_PLL2_DIVR | STM32_PLL2_DIVQ |
 8003082:	4b3f      	ldr	r3, [pc, #252]	; (8003180 <stm32_clock_init+0x1f4>)
 8003084:	4a43      	ldr	r2, [pc, #268]	; (8003194 <stm32_clock_init+0x208>)
 8003086:	639a      	str	r2, [r3, #56]	; 0x38
                     STM32_PLL2_DIVP | STM32_PLL2_DIVN;
    onmask  |= RCC_CR_PLL2ON;
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800308e:	60bb      	str	r3, [r7, #8]
    rdymask |= RCC_CR_PLL2RDY;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003096:	607b      	str	r3, [r7, #4]
#if STM32_PLL2_P_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVP2EN;
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800309e:	603b      	str	r3, [r7, #0]
#endif
#if STM32_PLL2_Q_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVQ2EN;
#endif
#if STM32_PLL2_R_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVR2EN;
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80030a6:	603b      	str	r3, [r7, #0]
#endif
#endif /* STM32_PLL2_ENABLED == TRUE */

#if STM32_PLL3_ENABLED == TRUE
    RCC->PLL3FRACR = STM32_PLL3_FRACN;
 80030a8:	4b35      	ldr	r3, [pc, #212]	; (8003180 <stm32_clock_init+0x1f4>)
 80030aa:	2200      	movs	r2, #0
 80030ac:	645a      	str	r2, [r3, #68]	; 0x44
    RCC->PLL3DIVR  = STM32_PLL3_DIVR | STM32_PLL3_DIVQ |
 80030ae:	4b34      	ldr	r3, [pc, #208]	; (8003180 <stm32_clock_init+0x1f4>)
 80030b0:	4a39      	ldr	r2, [pc, #228]	; (8003198 <stm32_clock_init+0x20c>)
 80030b2:	641a      	str	r2, [r3, #64]	; 0x40
                     STM32_PLL3_DIVP | STM32_PLL3_DIVN;
    onmask  |= RCC_CR_PLL3ON;
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030ba:	60bb      	str	r3, [r7, #8]
    rdymask |= RCC_CR_PLL3RDY;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80030c2:	607b      	str	r3, [r7, #4]
#if STM32_PLL3_P_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVP3EN;
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80030ca:	603b      	str	r3, [r7, #0]
#endif
#if STM32_PLL3_Q_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVQ3EN;
#endif
#if STM32_PLL3_R_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVR3EN;
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80030d2:	603b      	str	r3, [r7, #0]
#endif
#endif /* STM32_PLL3_ENABLED == TRUE */

    /* Activating enabled PLLs and waiting for all of them to become ready.*/
    RCC->PLLCFGR = cfgmask & STM32_PLLCFGR_MASK;
 80030d4:	4a2a      	ldr	r2, [pc, #168]	; (8003180 <stm32_clock_init+0x1f4>)
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	62d3      	str	r3, [r2, #44]	; 0x2c
    RCC->CR     |= onmask;
 80030da:	4b29      	ldr	r3, [pc, #164]	; (8003180 <stm32_clock_init+0x1f4>)
 80030dc:	681a      	ldr	r2, [r3, #0]
 80030de:	4928      	ldr	r1, [pc, #160]	; (8003180 <stm32_clock_init+0x1f4>)
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	4313      	orrs	r3, r2
 80030e4:	600b      	str	r3, [r1, #0]
    while ((RCC->CR & rdymask) != rdymask)
 80030e6:	bf00      	nop
 80030e8:	4b25      	ldr	r3, [pc, #148]	; (8003180 <stm32_clock_init+0x1f4>)
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	4013      	ands	r3, r2
 80030f0:	687a      	ldr	r2, [r7, #4]
 80030f2:	429a      	cmp	r2, r3
 80030f4:	d1f8      	bne.n	80030e8 <stm32_clock_init+0x15c>
#if defined(HAL_LLD_TYPE3_H)
  RCC->CDCFGR1 = STM32_CDCPRE  | STM32_CDPPRE | STM32_CDHPRE;
  RCC->CDCFGR2 = STM32_CDPPRE2 | STM32_CDPPRE1;
  RCC->SRDCFGR = STM32_SRDPPRE;
#else
  RCC->D1CFGR = STM32_D1CPRE  | STM32_D1PPRE3 | STM32_D1HPRE;
 80030f6:	4b22      	ldr	r3, [pc, #136]	; (8003180 <stm32_clock_init+0x1f4>)
 80030f8:	2248      	movs	r2, #72	; 0x48
 80030fa:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = STM32_D2PPRE2 | STM32_D2PPRE1;
 80030fc:	4b20      	ldr	r3, [pc, #128]	; (8003180 <stm32_clock_init+0x1f4>)
 80030fe:	f44f 6288 	mov.w	r2, #1088	; 0x440
 8003102:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = STM32_D3PPRE4;
 8003104:	4b1e      	ldr	r3, [pc, #120]	; (8003180 <stm32_clock_init+0x1f4>)
 8003106:	2240      	movs	r2, #64	; 0x40
 8003108:	621a      	str	r2, [r3, #32]
#endif

  /* Peripherals clocks.*/
#if defined(HAL_LLD_TYPE1_H)
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
 800310a:	4b1d      	ldr	r3, [pc, #116]	; (8003180 <stm32_clock_init+0x1f4>)
 800310c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003110:	64da      	str	r2, [r3, #76]	; 0x4c
                  STM32_FMCSEL;
  RCC->D2CCIP1R = STM32_SWPSEL     | STM32_FDCANSEL    | STM32_DFSDM1SEL     |
 8003112:	4b1b      	ldr	r3, [pc, #108]	; (8003180 <stm32_clock_init+0x1f4>)
 8003114:	4a21      	ldr	r2, [pc, #132]	; (800319c <stm32_clock_init+0x210>)
 8003116:	651a      	str	r2, [r3, #80]	; 0x50
                  STM32_SPDIFSEL   | STM32_SPDIFSEL    | STM32_SPI45SEL      |
                  STM32_SPI123SEL  | STM32_SAI23SEL    | STM32_SAI1SEL;
  RCC->D2CCIP2R = STM32_LPTIM1SEL  | STM32_CECSEL      | STM32_USBSEL        |
 8003118:	4b19      	ldr	r3, [pc, #100]	; (8003180 <stm32_clock_init+0x1f4>)
 800311a:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
 800311e:	655a      	str	r2, [r3, #84]	; 0x54
                  STM32_I2C123SEL  | STM32_RNGSEL      | STM32_USART16SEL    |
                  STM32_USART234578SEL;
  RCC->D3CCIPR  = STM32_SPI6SEL    | STM32_SAI4BSEL    | STM32_SAI4ASEL      |
 8003120:	4b17      	ldr	r3, [pc, #92]	; (8003180 <stm32_clock_init+0x1f4>)
 8003122:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003126:	659a      	str	r2, [r3, #88]	; 0x58
                  STM32_LPTIM3SEL  | STM32_LPTIM2SEL   | STM32_I2C4SEL       |
                  STM32_LPUART1SEL;
#endif

  /* Flash setup.*/
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 8003128:	4b1d      	ldr	r3, [pc, #116]	; (80031a0 <stm32_clock_init+0x214>)
 800312a:	2232      	movs	r2, #50	; 0x32
 800312c:	601a      	str	r2, [r3, #0]
               STM32_FLASHBITS;
  while ((FLASH->ACR & FLASH_ACR_LATENCY) !=
 800312e:	bf00      	nop
 8003130:	4b1b      	ldr	r3, [pc, #108]	; (80031a0 <stm32_clock_init+0x214>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f003 030f 	and.w	r3, r3, #15
 8003138:	2b02      	cmp	r3, #2
 800313a:	d1f9      	bne.n	8003130 <stm32_clock_init+0x1a4>
  }

  /* Switching to the configured clock source if it is different
     from HSI.*/
#if STM32_SW != STM32_SW_HSI_CK
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
 800313c:	4b10      	ldr	r3, [pc, #64]	; (8003180 <stm32_clock_init+0x1f4>)
 800313e:	691b      	ldr	r3, [r3, #16]
 8003140:	4a0f      	ldr	r2, [pc, #60]	; (8003180 <stm32_clock_init+0x1f4>)
 8003142:	f043 0303 	orr.w	r3, r3, #3
 8003146:	6113      	str	r3, [r2, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS_Msk) != (STM32_SW << RCC_CFGR_SWS_Pos))
 8003148:	bf00      	nop
 800314a:	4b0d      	ldr	r3, [pc, #52]	; (8003180 <stm32_clock_init+0x1f4>)
 800314c:	691b      	ldr	r3, [r3, #16]
 800314e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003152:	2b18      	cmp	r3, #24
 8003154:	d1f9      	bne.n	800314a <stm32_clock_init+0x1be>
                  STM32_UART4SEL  | STM32_USART3SEL | STM32_USART2SEL |
                  STM32_USART1SEL;
#endif

  /* RAM1 2 and 3 clocks enabled.*/
  rccEnableSRAM1(true);
 8003156:	2101      	movs	r1, #1
 8003158:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 800315c:	f7ff fe6c 	bl	8002e38 <rccEnableAHB2>
  rccEnableSRAM2(true);
 8003160:	2101      	movs	r1, #1
 8003162:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003166:	f7ff fe67 	bl	8002e38 <rccEnableAHB2>
#if !(defined(HAL_LLD_TYPE2_H) || defined(HAL_LLD_TYPE3_H))
  rccEnableSRAM3(true);
 800316a:	2101      	movs	r1, #1
 800316c:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8003170:	f7ff fe62 	bl	8002e38 <rccEnableAHB2>
#endif
#endif /* STM32_NO_INIT */
}
 8003174:	bf00      	nop
 8003176:	3710      	adds	r7, #16
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}
 800317c:	51008108 	.word	0x51008108
 8003180:	58024400 	.word	0x58024400
 8003184:	01ff0000 	.word	0x01ff0000
 8003188:	08100800 	.word	0x08100800
 800318c:	00404042 	.word	0x00404042
 8003190:	0109038f 	.word	0x0109038f
 8003194:	0b0112f4 	.word	0x0b0112f4
 8003198:	0705068f 	.word	0x0705068f
 800319c:	10000040 	.word	0x10000040
 80031a0:	52002000 	.word	0x52002000

080031a4 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 80031a4:	b480      	push	{r7}
 80031a6:	b083      	sub	sp, #12
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	2330      	movs	r3, #48	; 0x30
 80031ac:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	f383 8811 	msr	BASEPRI, r3
}
 80031b4:	bf00      	nop
}
 80031b6:	bf00      	nop
}
 80031b8:	bf00      	nop
}
 80031ba:	bf00      	nop
 80031bc:	370c      	adds	r7, #12
 80031be:	46bd      	mov	sp, r7
 80031c0:	bc80      	pop	{r7}
 80031c2:	4770      	bx	lr

080031c4 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 80031c4:	b480      	push	{r7}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	2300      	movs	r3, #0
 80031cc:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	f383 8811 	msr	BASEPRI, r3
}
 80031d4:	bf00      	nop
}
 80031d6:	bf00      	nop
}
 80031d8:	bf00      	nop
}
 80031da:	bf00      	nop
 80031dc:	370c      	adds	r7, #12
 80031de:	46bd      	mov	sp, r7
 80031e0:	bc80      	pop	{r7}
 80031e2:	4770      	bx	lr

080031e4 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 80031e4:	b580      	push	{r7, lr}
 80031e6:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 80031e8:	f7ff ffdc 	bl	80031a4 <chSysLockFromISR>
}
 80031ec:	bf00      	nop
 80031ee:	bd80      	pop	{r7, pc}

080031f0 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 80031f0:	b580      	push	{r7, lr}
 80031f2:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 80031f4:	f7ff ffe6 	bl	80031c4 <chSysUnlockFromISR>
}
 80031f8:	bf00      	nop
 80031fa:	bd80      	pop	{r7, pc}

080031fc <osalThreadResumeI>:
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b082      	sub	sp, #8
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
 8003204:	6039      	str	r1, [r7, #0]
  chThdResumeI(trp, msg);
 8003206:	6839      	ldr	r1, [r7, #0]
 8003208:	6878      	ldr	r0, [r7, #4]
 800320a:	f005 fa29 	bl	8008660 <chThdResumeI>
}
 800320e:	bf00      	nop
 8003210:	3708      	adds	r7, #8
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
	...

08003218 <__rccResetAHB1>:
__STATIC_INLINE void __rccResetAHB1(uint32_t mask) {
 8003218:	b480      	push	{r7}
 800321a:	b083      	sub	sp, #12
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  RCC->AHB1RSTR |= mask;
 8003220:	4b0c      	ldr	r3, [pc, #48]	; (8003254 <__rccResetAHB1+0x3c>)
 8003222:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8003226:	490b      	ldr	r1, [pc, #44]	; (8003254 <__rccResetAHB1+0x3c>)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	4313      	orrs	r3, r2
 800322c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 8003230:	4b08      	ldr	r3, [pc, #32]	; (8003254 <__rccResetAHB1+0x3c>)
 8003232:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	43db      	mvns	r3, r3
 800323a:	4906      	ldr	r1, [pc, #24]	; (8003254 <__rccResetAHB1+0x3c>)
 800323c:	4013      	ands	r3, r2
 800323e:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 8003242:	4b04      	ldr	r3, [pc, #16]	; (8003254 <__rccResetAHB1+0x3c>)
 8003244:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8003248:	bf00      	nop
 800324a:	370c      	adds	r7, #12
 800324c:	46bd      	mov	sp, r7
 800324e:	bc80      	pop	{r7}
 8003250:	4770      	bx	lr
 8003252:	bf00      	nop
 8003254:	58024400 	.word	0x58024400

08003258 <__rccResetAHB4>:
__STATIC_INLINE void __rccResetAHB4(uint32_t mask) {
 8003258:	b480      	push	{r7}
 800325a:	b083      	sub	sp, #12
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  RCC->AHB4RSTR |= mask;
 8003260:	4b0c      	ldr	r3, [pc, #48]	; (8003294 <__rccResetAHB4+0x3c>)
 8003262:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003266:	490b      	ldr	r1, [pc, #44]	; (8003294 <__rccResetAHB4+0x3c>)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	4313      	orrs	r3, r2
 800326c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 8003270:	4b08      	ldr	r3, [pc, #32]	; (8003294 <__rccResetAHB4+0x3c>)
 8003272:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	43db      	mvns	r3, r3
 800327a:	4906      	ldr	r1, [pc, #24]	; (8003294 <__rccResetAHB4+0x3c>)
 800327c:	4013      	ands	r3, r2
 800327e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 8003282:	4b04      	ldr	r3, [pc, #16]	; (8003294 <__rccResetAHB4+0x3c>)
 8003284:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
}
 8003288:	bf00      	nop
 800328a:	370c      	adds	r7, #12
 800328c:	46bd      	mov	sp, r7
 800328e:	bc80      	pop	{r7}
 8003290:	4770      	bx	lr
 8003292:	bf00      	nop
 8003294:	58024400 	.word	0x58024400

08003298 <rccEnableAHB1>:
__STATIC_INLINE void rccEnableAHB1(uint32_t mask, bool lp) {
 8003298:	b480      	push	{r7}
 800329a:	b083      	sub	sp, #12
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
 80032a0:	460b      	mov	r3, r1
 80032a2:	70fb      	strb	r3, [r7, #3]
  RCC_C1->AHB1ENR |= mask;
 80032a4:	4b12      	ldr	r3, [pc, #72]	; (80032f0 <rccEnableAHB1+0x58>)
 80032a6:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 80032aa:	4911      	ldr	r1, [pc, #68]	; (80032f0 <rccEnableAHB1+0x58>)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	4313      	orrs	r3, r2
 80032b0:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  if (lp) {
 80032b4:	78fb      	ldrb	r3, [r7, #3]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d008      	beq.n	80032cc <rccEnableAHB1+0x34>
    RCC_C1->AHB1LPENR |= mask;
 80032ba:	4b0d      	ldr	r3, [pc, #52]	; (80032f0 <rccEnableAHB1+0x58>)
 80032bc:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 80032c0:	490b      	ldr	r1, [pc, #44]	; (80032f0 <rccEnableAHB1+0x58>)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	4313      	orrs	r3, r2
 80032c6:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
 80032ca:	e008      	b.n	80032de <rccEnableAHB1+0x46>
    RCC_C1->AHB1LPENR &= ~mask;
 80032cc:	4b08      	ldr	r3, [pc, #32]	; (80032f0 <rccEnableAHB1+0x58>)
 80032ce:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	43db      	mvns	r3, r3
 80032d6:	4906      	ldr	r1, [pc, #24]	; (80032f0 <rccEnableAHB1+0x58>)
 80032d8:	4013      	ands	r3, r2
 80032da:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 80032de:	4b04      	ldr	r3, [pc, #16]	; (80032f0 <rccEnableAHB1+0x58>)
 80032e0:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 80032e4:	bf00      	nop
 80032e6:	370c      	adds	r7, #12
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bc80      	pop	{r7}
 80032ec:	4770      	bx	lr
 80032ee:	bf00      	nop
 80032f0:	58024400 	.word	0x58024400

080032f4 <rccDisableAHB1>:
__STATIC_INLINE void rccDisableAHB1(uint32_t mask) {
 80032f4:	b480      	push	{r7}
 80032f6:	b083      	sub	sp, #12
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  RCC_C1->AHB1ENR &= ~mask;
 80032fc:	4b0c      	ldr	r3, [pc, #48]	; (8003330 <rccDisableAHB1+0x3c>)
 80032fe:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	43db      	mvns	r3, r3
 8003306:	490a      	ldr	r1, [pc, #40]	; (8003330 <rccDisableAHB1+0x3c>)
 8003308:	4013      	ands	r3, r2
 800330a:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  RCC_C1->AHB1LPENR &= ~mask;
 800330e:	4b08      	ldr	r3, [pc, #32]	; (8003330 <rccDisableAHB1+0x3c>)
 8003310:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	43db      	mvns	r3, r3
 8003318:	4905      	ldr	r1, [pc, #20]	; (8003330 <rccDisableAHB1+0x3c>)
 800331a:	4013      	ands	r3, r2
 800331c:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8003320:	4b03      	ldr	r3, [pc, #12]	; (8003330 <rccDisableAHB1+0x3c>)
 8003322:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 8003326:	bf00      	nop
 8003328:	370c      	adds	r7, #12
 800332a:	46bd      	mov	sp, r7
 800332c:	bc80      	pop	{r7}
 800332e:	4770      	bx	lr
 8003330:	58024400 	.word	0x58024400

08003334 <rccResetAHB1>:
__STATIC_INLINE void rccResetAHB1(uint32_t mask) {
 8003334:	b580      	push	{r7, lr}
 8003336:	b082      	sub	sp, #8
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  __rccResetAHB1(mask);
 800333c:	6878      	ldr	r0, [r7, #4]
 800333e:	f7ff ff6b 	bl	8003218 <__rccResetAHB1>
}
 8003342:	bf00      	nop
 8003344:	3708      	adds	r7, #8
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}
	...

0800334c <rccEnableAHB4>:
 * @param[in] mask              mask of peripherals to be enabled
 * @param[in] lp                low power enable flag
 *
 * @api
 */
__STATIC_INLINE void rccEnableAHB4(uint32_t mask, bool lp) {
 800334c:	b480      	push	{r7}
 800334e:	b083      	sub	sp, #12
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
 8003354:	460b      	mov	r3, r1
 8003356:	70fb      	strb	r3, [r7, #3]

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB4ENR |= mask;
 8003358:	4b12      	ldr	r3, [pc, #72]	; (80033a4 <rccEnableAHB4+0x58>)
 800335a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800335e:	4911      	ldr	r1, [pc, #68]	; (80033a4 <rccEnableAHB4+0x58>)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	4313      	orrs	r3, r2
 8003364:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  if (lp) {
 8003368:	78fb      	ldrb	r3, [r7, #3]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d008      	beq.n	8003380 <rccEnableAHB4+0x34>
    RCC_C1->AHB4LPENR |= mask;
 800336e:	4b0d      	ldr	r3, [pc, #52]	; (80033a4 <rccEnableAHB4+0x58>)
 8003370:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8003374:	490b      	ldr	r1, [pc, #44]	; (80033a4 <rccEnableAHB4+0x58>)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	4313      	orrs	r3, r2
 800337a:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
 800337e:	e008      	b.n	8003392 <rccEnableAHB4+0x46>
  }
  else {
    RCC_C1->AHB4LPENR &= ~mask;
 8003380:	4b08      	ldr	r3, [pc, #32]	; (80033a4 <rccEnableAHB4+0x58>)
 8003382:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	43db      	mvns	r3, r3
 800338a:	4906      	ldr	r1, [pc, #24]	; (80033a4 <rccEnableAHB4+0x58>)
 800338c:	4013      	ands	r3, r2
 800338e:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
  }
  (void)RCC_C1->AHB4LPENR;
 8003392:	4b04      	ldr	r3, [pc, #16]	; (80033a4 <rccEnableAHB4+0x58>)
 8003394:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  else {
    RCC_C2->AHB4LPENR &= ~mask;
  }
  (void)RCC_C2->AHB4LPENR;
#endif
}
 8003398:	bf00      	nop
 800339a:	370c      	adds	r7, #12
 800339c:	46bd      	mov	sp, r7
 800339e:	bc80      	pop	{r7}
 80033a0:	4770      	bx	lr
 80033a2:	bf00      	nop
 80033a4:	58024400 	.word	0x58024400

080033a8 <rccDisableAHB4>:
 *
 * @param[in] mask              mask of peripherals to be disabled
 *
 * @api
 */
__STATIC_INLINE void rccDisableAHB4(uint32_t mask) {
 80033a8:	b480      	push	{r7}
 80033aa:	b083      	sub	sp, #12
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
     allocation.*/
  osalDbgAssert((RCC_C1->AHB4ENR & mask) == mask, "peripherals not allocated");
#endif

  /* Disabling the peripherals.*/
  RCC_C1->AHB4ENR &= ~mask;
 80033b0:	4b0c      	ldr	r3, [pc, #48]	; (80033e4 <rccDisableAHB4+0x3c>)
 80033b2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	43db      	mvns	r3, r3
 80033ba:	490a      	ldr	r1, [pc, #40]	; (80033e4 <rccDisableAHB4+0x3c>)
 80033bc:	4013      	ands	r3, r2
 80033be:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  RCC_C1->AHB4LPENR &= ~mask;
 80033c2:	4b08      	ldr	r3, [pc, #32]	; (80033e4 <rccDisableAHB4+0x3c>)
 80033c4:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	43db      	mvns	r3, r3
 80033cc:	4905      	ldr	r1, [pc, #20]	; (80033e4 <rccDisableAHB4+0x3c>)
 80033ce:	4013      	ands	r3, r2
 80033d0:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
  (void)RCC_C1->AHB4LPENR;
 80033d4:	4b03      	ldr	r3, [pc, #12]	; (80033e4 <rccDisableAHB4+0x3c>)
 80033d6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  /* Disabling the peripherals.*/
  RCC_C2->AHB4ENR &= ~mask;
  RCC_C2->AHB4LPENR &= ~mask;
  (void)RCC_C1->AHB4LPENR;
#endif
}
 80033da:	bf00      	nop
 80033dc:	370c      	adds	r7, #12
 80033de:	46bd      	mov	sp, r7
 80033e0:	bc80      	pop	{r7}
 80033e2:	4770      	bx	lr
 80033e4:	58024400 	.word	0x58024400

080033e8 <rccResetAHB4>:
 *
 * @param[in] mask              mask of peripherals to be reset
 *
 * @api
 */
__STATIC_INLINE void rccResetAHB4(uint32_t mask) {
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b082      	sub	sp, #8
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
#else
  osalDbgAssert((RCC_C2->AHB4ENR & mask) == mask, "peripherals not allocated");
#endif
#endif

  __rccResetAHB4(mask);
 80033f0:	6878      	ldr	r0, [r7, #4]
 80033f2:	f7ff ff31 	bl	8003258 <__rccResetAHB4>
}
 80033f6:	bf00      	nop
 80033f8:	3708      	adds	r7, #8
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd80      	pop	{r7, pc}

080033fe <adc_lld_stop_adc>:
/**
 * @brief   Stops an ongoing conversion, if any.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 */
static void adc_lld_stop_adc(ADCDriver *adcp) {
 80033fe:	b480      	push	{r7}
 8003400:	b083      	sub	sp, #12
 8003402:	af00      	add	r7, sp, #0
 8003404:	6078      	str	r0, [r7, #4]

  if (adcp->adcm->CR & ADC_CR_ADSTART) {
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	f003 0304 	and.w	r3, r3, #4
 8003410:	2b00      	cmp	r3, #0
 8003412:	d00f      	beq.n	8003434 <adc_lld_stop_adc+0x36>
    adcp->adcm->CR |= ADC_CR_ADSTP;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003418:	689a      	ldr	r2, [r3, #8]
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800341e:	f042 0210 	orr.w	r2, r2, #16
 8003422:	609a      	str	r2, [r3, #8]
    while (adcp->adcm->CR & ADC_CR_ADSTP)
 8003424:	bf00      	nop
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	f003 0310 	and.w	r3, r3, #16
 8003430:	2b00      	cmp	r3, #0
 8003432:	d1f8      	bne.n	8003426 <adc_lld_stop_adc+0x28>
      ;
  }
  adcp->adcm->PCSEL = 0U;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003438:	2200      	movs	r2, #0
 800343a:	61da      	str	r2, [r3, #28]
}
 800343c:	bf00      	nop
 800343e:	370c      	adds	r7, #12
 8003440:	46bd      	mov	sp, r7
 8003442:	bc80      	pop	{r7}
 8003444:	4770      	bx	lr

08003446 <adc_lld_serve_interrupt>:
 * @brief   ADC IRQ service routine.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 * @param[in] isr       content of the ISR register
 */
static void adc_lld_serve_interrupt(ADCDriver *adcp, uint32_t isr) {
 8003446:	b580      	push	{r7, lr}
 8003448:	b084      	sub	sp, #16
 800344a:	af00      	add	r7, sp, #0
 800344c:	6078      	str	r0, [r7, #4]
 800344e:	6039      	str	r1, [r7, #0]

  /* It could be a spurious interrupt caused by overflows after DMA disabling,
     just ignore it in this case.*/
  if (adcp->grpp != NULL) {
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	691b      	ldr	r3, [r3, #16]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d059      	beq.n	800350c <adc_lld_serve_interrupt+0xc6>
    adcerror_t emask = 0U;
 8003458:	2300      	movs	r3, #0
 800345a:	60fb      	str	r3, [r7, #12]

    /* Note, an overflow may occur after the conversion ended before the driver
       is able to stop the ADC, this is why the state is checked too.*/
    if ((isr & ADC_ISR_OVR) && (adcp->state == ADC_ACTIVE)) {
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	f003 0310 	and.w	r3, r3, #16
 8003462:	2b00      	cmp	r3, #0
 8003464:	d007      	beq.n	8003476 <adc_lld_serve_interrupt+0x30>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	781b      	ldrb	r3, [r3, #0]
 800346a:	2b03      	cmp	r3, #3
 800346c:	d103      	bne.n	8003476 <adc_lld_serve_interrupt+0x30>
      /* ADC overflow condition, this could happen only if the DMA is unable
         to read data fast enough.*/
      emask |= ADC_ERR_OVERFLOW;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	f043 0302 	orr.w	r3, r3, #2
 8003474:	60fb      	str	r3, [r7, #12]
    }
    if (isr & ADC_ISR_AWD1) {
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800347c:	2b00      	cmp	r3, #0
 800347e:	d003      	beq.n	8003488 <adc_lld_serve_interrupt+0x42>
      /* Analog watchdog 1 error.*/
      emask |= ADC_ERR_AWD1;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	f043 0304 	orr.w	r3, r3, #4
 8003486:	60fb      	str	r3, [r7, #12]
    }
    if (isr & ADC_ISR_AWD2) {
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800348e:	2b00      	cmp	r3, #0
 8003490:	d003      	beq.n	800349a <adc_lld_serve_interrupt+0x54>
      /* Analog watchdog 2 error.*/
      emask |= ADC_ERR_AWD2;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	f043 0308 	orr.w	r3, r3, #8
 8003498:	60fb      	str	r3, [r7, #12]
    }
    if (isr & ADC_ISR_AWD3) {
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d003      	beq.n	80034ac <adc_lld_serve_interrupt+0x66>
      /* Analog watchdog 3 error.*/
      emask |= ADC_ERR_AWD3;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	f043 0310 	orr.w	r3, r3, #16
 80034aa:	60fb      	str	r3, [r7, #12]
    }
    if (emask != 0U) {
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d02c      	beq.n	800350c <adc_lld_serve_interrupt+0xc6>
      _adc_isr_error_code(adcp, emask);
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f000 f8c4 	bl	8003640 <adc_lld_stop_conversion>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	691b      	ldr	r3, [r3, #16]
 80034bc:	68db      	ldr	r3, [r3, #12]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d013      	beq.n	80034ea <adc_lld_serve_interrupt+0xa4>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2205      	movs	r2, #5
 80034c6:	701a      	strb	r2, [r3, #0]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	691b      	ldr	r3, [r3, #16]
 80034cc:	68db      	ldr	r3, [r3, #12]
 80034ce:	68f9      	ldr	r1, [r7, #12]
 80034d0:	6878      	ldr	r0, [r7, #4]
 80034d2:	4798      	blx	r3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	781b      	ldrb	r3, [r3, #0]
 80034d8:	2b05      	cmp	r3, #5
 80034da:	d10c      	bne.n	80034f6 <adc_lld_serve_interrupt+0xb0>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2202      	movs	r2, #2
 80034e0:	701a      	strb	r2, [r3, #0]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2200      	movs	r2, #0
 80034e6:	611a      	str	r2, [r3, #16]
 80034e8:	e005      	b.n	80034f6 <adc_lld_serve_interrupt+0xb0>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2202      	movs	r2, #2
 80034ee:	701a      	strb	r2, [r3, #0]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2200      	movs	r2, #0
 80034f4:	611a      	str	r2, [r3, #16]
 80034f6:	f7ff fe75 	bl	80031e4 <osalSysLockFromISR>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	3314      	adds	r3, #20
 80034fe:	f04f 31ff 	mov.w	r1, #4294967295
 8003502:	4618      	mov	r0, r3
 8003504:	f7ff fe7a 	bl	80031fc <osalThreadResumeI>
 8003508:	f7ff fe72 	bl	80031f0 <osalSysUnlockFromISR>
    }
  }
}
 800350c:	bf00      	nop
 800350e:	3710      	adds	r7, #16
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}

08003514 <Vector88>:
/**
 * @brief   ADC1/ADC2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_ADC12_HANDLER) {
 8003514:	b580      	push	{r7, lr}
 8003516:	b082      	sub	sp, #8
 8003518:	af00      	add	r7, sp, #0
  uint32_t isr;

  OSAL_IRQ_PROLOGUE();
 800351a:	480b      	ldr	r0, [pc, #44]	; (8003548 <Vector88+0x34>)
 800351c:	f004 f888 	bl	8007630 <__trace_isr_enter>

  /* Handle ADC1 ISR first in adc_lld_serve_interrupt. */
  isr  = ADC1->ISR;
 8003520:	4b0a      	ldr	r3, [pc, #40]	; (800354c <Vector88+0x38>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	607b      	str	r3, [r7, #4]
  ADC1->ISR = isr;
 8003526:	4a09      	ldr	r2, [pc, #36]	; (800354c <Vector88+0x38>)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6013      	str	r3, [r2, #0]
#if defined(STM32_ADC_ADC12_IRQ_HOOK)
  STM32_ADC_ADC12_IRQ_HOOK
#endif
  adc_lld_serve_interrupt(&ADCD1, isr);
 800352c:	6879      	ldr	r1, [r7, #4]
 800352e:	4808      	ldr	r0, [pc, #32]	; (8003550 <Vector88+0x3c>)
 8003530:	f7ff ff89 	bl	8003446 <adc_lld_serve_interrupt>
  STM32_ADC_ADC12_IRQ_HOOK
#endif
  adc_lld_serve_interrupt(&ADCD1, isr);
#endif

  OSAL_IRQ_EPILOGUE();
 8003534:	4804      	ldr	r0, [pc, #16]	; (8003548 <Vector88+0x34>)
 8003536:	f004 f8b5 	bl	80076a4 <__trace_isr_leave>
 800353a:	f005 fbbd 	bl	8008cb8 <__port_irq_epilogue>
}
 800353e:	bf00      	nop
 8003540:	3708      	adds	r7, #8
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}
 8003546:	bf00      	nop
 8003548:	0800f768 	.word	0x0800f768
 800354c:	40022000 	.word	0x40022000
 8003550:	240006b8 	.word	0x240006b8

08003554 <Vector23C>:
/**
 * @brief   ADC3 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_ADC3_HANDLER) {
 8003554:	b580      	push	{r7, lr}
 8003556:	b082      	sub	sp, #8
 8003558:	af00      	add	r7, sp, #0
  uint32_t isr;

  OSAL_IRQ_PROLOGUE();
 800355a:	480b      	ldr	r0, [pc, #44]	; (8003588 <Vector23C+0x34>)
 800355c:	f004 f868 	bl	8007630 <__trace_isr_enter>

  isr  = ADC3->ISR;
 8003560:	4b0a      	ldr	r3, [pc, #40]	; (800358c <Vector23C+0x38>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	607b      	str	r3, [r7, #4]
  ADC3->ISR = isr;
 8003566:	4a09      	ldr	r2, [pc, #36]	; (800358c <Vector23C+0x38>)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6013      	str	r3, [r2, #0]
#if defined(STM32_ADC_ADC3_IRQ_HOOK)
  STM32_ADC_ADC3_IRQ_HOOK
#endif
  adc_lld_serve_interrupt(&ADCD3, isr);
 800356c:	6879      	ldr	r1, [r7, #4]
 800356e:	4808      	ldr	r0, [pc, #32]	; (8003590 <Vector23C+0x3c>)
 8003570:	f7ff ff69 	bl	8003446 <adc_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8003574:	4804      	ldr	r0, [pc, #16]	; (8003588 <Vector23C+0x34>)
 8003576:	f004 f895 	bl	80076a4 <__trace_isr_leave>
 800357a:	f005 fb9d 	bl	8008cb8 <__port_irq_epilogue>
}
 800357e:	bf00      	nop
 8003580:	3708      	adds	r7, #8
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	0800f774 	.word	0x0800f774
 800358c:	58026000 	.word	0x58026000
 8003590:	240006f0 	.word	0x240006f0

08003594 <adc_lld_init>:
/**
 * @brief   Low level ADC driver initialization.
 *
 * @notapi
 */
void adc_lld_init(void) {
 8003594:	b580      	push	{r7, lr}
 8003596:	af00      	add	r7, sp, #0

#if STM32_ADC_USE_ADC12 == TRUE
  /* Driver initialization.*/
  adcObjectInit(&ADCD1);
 8003598:	4822      	ldr	r0, [pc, #136]	; (8003624 <adc_lld_init+0x90>)
 800359a:	f7fe f9b5 	bl	8001908 <adcObjectInit>
  ADCD1.adcc        = ADC12_COMMON;
 800359e:	4b21      	ldr	r3, [pc, #132]	; (8003624 <adc_lld_init+0x90>)
 80035a0:	4a21      	ldr	r2, [pc, #132]	; (8003628 <adc_lld_init+0x94>)
 80035a2:	62da      	str	r2, [r3, #44]	; 0x2c
  ADCD1.adcm        = ADC1;
 80035a4:	4b1f      	ldr	r3, [pc, #124]	; (8003624 <adc_lld_init+0x90>)
 80035a6:	4a21      	ldr	r2, [pc, #132]	; (800362c <adc_lld_init+0x98>)
 80035a8:	629a      	str	r2, [r3, #40]	; 0x28
#if STM32_ADC_DUAL_MODE
  ADCD1.adcs        = ADC2;
#endif
  ADCD1.data.dma    = NULL;
 80035aa:	4b1e      	ldr	r3, [pc, #120]	; (8003624 <adc_lld_init+0x90>)
 80035ac:	2200      	movs	r2, #0
 80035ae:	631a      	str	r2, [r3, #48]	; 0x30
  ADCD1.dmamode     = ADC12_DMA_SIZE |
 80035b0:	4b1c      	ldr	r3, [pc, #112]	; (8003624 <adc_lld_init+0x90>)
 80035b2:	4a1f      	ldr	r2, [pc, #124]	; (8003630 <adc_lld_init+0x9c>)
 80035b4:	635a      	str	r2, [r3, #52]	; 0x34
                      STM32_DMA_CR_PL(STM32_ADC_ADC12_DMA_PRIORITY) |
                      STM32_DMA_CR_DIR_P2M  |
                      STM32_DMA_CR_MINC     | STM32_DMA_CR_TCIE     |
                      STM32_DMA_CR_DMEIE    | STM32_DMA_CR_TEIE;
  nvicEnableVector(STM32_ADC12_NUMBER, STM32_ADC_ADC12_IRQ_PRIORITY);
 80035b6:	2105      	movs	r1, #5
 80035b8:	2012      	movs	r0, #18
 80035ba:	f7ff f917 	bl	80027ec <nvicEnableVector>
#endif /* STM32_ADC_USE_ADC12 == TRUE */

#if STM32_ADC_USE_ADC3 == TRUE
  /* Driver initialization.*/
  adcObjectInit(&ADCD3);
 80035be:	481d      	ldr	r0, [pc, #116]	; (8003634 <adc_lld_init+0xa0>)
 80035c0:	f7fe f9a2 	bl	8001908 <adcObjectInit>
  ADCD3.adcc        = ADC3_COMMON;
 80035c4:	4b1b      	ldr	r3, [pc, #108]	; (8003634 <adc_lld_init+0xa0>)
 80035c6:	4a1c      	ldr	r2, [pc, #112]	; (8003638 <adc_lld_init+0xa4>)
 80035c8:	62da      	str	r2, [r3, #44]	; 0x2c
  ADCD3.adcm        = ADC3;
 80035ca:	4b1a      	ldr	r3, [pc, #104]	; (8003634 <adc_lld_init+0xa0>)
 80035cc:	4a1b      	ldr	r2, [pc, #108]	; (800363c <adc_lld_init+0xa8>)
 80035ce:	629a      	str	r2, [r3, #40]	; 0x28
                      STM32_BDMA_CR_DIR_P2M  |
                      STM32_BDMA_CR_MINC     | STM32_BDMA_CR_TCIE     |
                                               STM32_BDMA_CR_TEIE;
  nvicEnableVector(STM32_ADC3_NUMBER, STM32_ADC_ADC3_IRQ_PRIORITY);
#else
  ADCD3.data.dma    = NULL;
 80035d0:	4b18      	ldr	r3, [pc, #96]	; (8003634 <adc_lld_init+0xa0>)
 80035d2:	2200      	movs	r2, #0
 80035d4:	631a      	str	r2, [r3, #48]	; 0x30
  ADCD3.dmamode     = ADC3_DMA_SIZE |
 80035d6:	4b17      	ldr	r3, [pc, #92]	; (8003634 <adc_lld_init+0xa0>)
 80035d8:	4a15      	ldr	r2, [pc, #84]	; (8003630 <adc_lld_init+0x9c>)
 80035da:	635a      	str	r2, [r3, #52]	; 0x34
                      STM32_DMA_CR_PL(STM32_ADC_ADC3_DMA_PRIORITY) |
                      STM32_DMA_CR_DIR_P2M  |
                      STM32_DMA_CR_MINC     | STM32_DMA_CR_TCIE     |
                      STM32_DMA_CR_DMEIE    | STM32_DMA_CR_TEIE;
  nvicEnableVector(STM32_ADC3_NUMBER, STM32_ADC_ADC3_IRQ_PRIORITY);
 80035dc:	2105      	movs	r1, #5
 80035de:	207f      	movs	r0, #127	; 0x7f
 80035e0:	f7ff f904 	bl	80027ec <nvicEnableVector>
#endif /* STM32_ADC_USE_ADC3 == TRUE */

  /* ADC units pre-initializations.*/
#if (STM32_HAS_ADC1 == TRUE) && (STM32_HAS_ADC2 == TRUE)
#if STM32_ADC_USE_ADC12 == TRUE
  rccEnableADC12(true);
 80035e4:	2101      	movs	r1, #1
 80035e6:	2020      	movs	r0, #32
 80035e8:	f7ff fe56 	bl	8003298 <rccEnableAHB1>
  rccResetADC12();
 80035ec:	2020      	movs	r0, #32
 80035ee:	f7ff fea1 	bl	8003334 <rccResetAHB1>
  ADC12_COMMON->CCR = STM32_ADC_ADC12_CLOCK_MODE | ADC_DMA_DAMDF;
 80035f2:	4b0d      	ldr	r3, [pc, #52]	; (8003628 <adc_lld_init+0x94>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	609a      	str	r2, [r3, #8]
  rccDisableADC12();
 80035f8:	2020      	movs	r0, #32
 80035fa:	f7ff fe7b 	bl	80032f4 <rccDisableAHB1>
#endif
#if STM32_ADC_USE_ADC3 == TRUE
  rccEnableADC3(true);
 80035fe:	2101      	movs	r1, #1
 8003600:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 8003604:	f7ff fea2 	bl	800334c <rccEnableAHB4>
  rccResetADC3();
 8003608:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 800360c:	f7ff feec 	bl	80033e8 <rccResetAHB4>
  ADC3_COMMON->CCR = STM32_ADC_ADC3_CLOCK_MODE;
 8003610:	4b09      	ldr	r3, [pc, #36]	; (8003638 <adc_lld_init+0xa4>)
 8003612:	2200      	movs	r2, #0
 8003614:	609a      	str	r2, [r3, #8]
  rccDisableADC3();
 8003616:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 800361a:	f7ff fec5 	bl	80033a8 <rccDisableAHB4>
#endif
#endif
}
 800361e:	bf00      	nop
 8003620:	bd80      	pop	{r7, pc}
 8003622:	bf00      	nop
 8003624:	240006b8 	.word	0x240006b8
 8003628:	40022300 	.word	0x40022300
 800362c:	40022000 	.word	0x40022000
 8003630:	00022c16 	.word	0x00022c16
 8003634:	240006f0 	.word	0x240006f0
 8003638:	58026300 	.word	0x58026300
 800363c:	58026000 	.word	0x58026000

08003640 <adc_lld_stop_conversion>:
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 *
 * @notapi
 */
void adc_lld_stop_conversion(ADCDriver *adcp) {
 8003640:	b580      	push	{r7, lr}
 8003642:	b082      	sub	sp, #8
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]

#if STM32_ADC_USE_ADC12 == TRUE
  if (&ADCD1 == adcp) {
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	4a23      	ldr	r2, [pc, #140]	; (80036d8 <adc_lld_stop_conversion+0x98>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d11b      	bne.n	8003688 <adc_lld_stop_conversion+0x48>
    dmaStreamDisable(adcp->data.dma);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f022 021f 	bic.w	r2, r2, #31
 8003662:	601a      	str	r2, [r3, #0]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 0301 	and.w	r3, r3, #1
 8003670:	2b00      	cmp	r3, #0
 8003672:	d1f7      	bne.n	8003664 <adc_lld_stop_conversion+0x24>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003678:	7b1b      	ldrb	r3, [r3, #12]
 800367a:	4619      	mov	r1, r3
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	223d      	movs	r2, #61	; 0x3d
 8003684:	408a      	lsls	r2, r1
 8003686:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32_ADC_USE_ADC12 == TRUE */

#if STM32_ADC_USE_ADC3 == TRUE
  if (&ADCD3 == adcp) {
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	4a14      	ldr	r2, [pc, #80]	; (80036dc <adc_lld_stop_conversion+0x9c>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d11b      	bne.n	80036c8 <adc_lld_stop_conversion+0x88>
#if STM32_ADC_ADC3_USE_BDMA == TRUE
    bdmaStreamDisable(adcp->data.bdma);
#else
    dmaStreamDisable(adcp->data.dma);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	681a      	ldr	r2, [r3, #0]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f022 021f 	bic.w	r2, r2, #31
 80036a2:	601a      	str	r2, [r3, #0]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0301 	and.w	r3, r3, #1
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d1f7      	bne.n	80036a4 <adc_lld_stop_conversion+0x64>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036b8:	7b1b      	ldrb	r3, [r3, #12]
 80036ba:	4619      	mov	r1, r3
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	223d      	movs	r2, #61	; 0x3d
 80036c4:	408a      	lsls	r2, r1
 80036c6:	601a      	str	r2, [r3, #0]
#endif
  }
#endif /* STM32_ADC_USE_ADC3 == TRUE */

  adc_lld_stop_adc(adcp);
 80036c8:	6878      	ldr	r0, [r7, #4]
 80036ca:	f7ff fe98 	bl	80033fe <adc_lld_stop_adc>
}
 80036ce:	bf00      	nop
 80036d0:	3708      	adds	r7, #8
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}
 80036d6:	bf00      	nop
 80036d8:	240006b8 	.word	0x240006b8
 80036dc:	240006f0 	.word	0x240006f0

080036e0 <rccEnableAHB4>:
__STATIC_INLINE void rccEnableAHB4(uint32_t mask, bool lp) {
 80036e0:	b480      	push	{r7}
 80036e2:	b083      	sub	sp, #12
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
 80036e8:	460b      	mov	r3, r1
 80036ea:	70fb      	strb	r3, [r7, #3]
  RCC_C1->AHB4ENR |= mask;
 80036ec:	4b12      	ldr	r3, [pc, #72]	; (8003738 <rccEnableAHB4+0x58>)
 80036ee:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80036f2:	4911      	ldr	r1, [pc, #68]	; (8003738 <rccEnableAHB4+0x58>)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	4313      	orrs	r3, r2
 80036f8:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  if (lp) {
 80036fc:	78fb      	ldrb	r3, [r7, #3]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d008      	beq.n	8003714 <rccEnableAHB4+0x34>
    RCC_C1->AHB4LPENR |= mask;
 8003702:	4b0d      	ldr	r3, [pc, #52]	; (8003738 <rccEnableAHB4+0x58>)
 8003704:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8003708:	490b      	ldr	r1, [pc, #44]	; (8003738 <rccEnableAHB4+0x58>)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	4313      	orrs	r3, r2
 800370e:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
 8003712:	e008      	b.n	8003726 <rccEnableAHB4+0x46>
    RCC_C1->AHB4LPENR &= ~mask;
 8003714:	4b08      	ldr	r3, [pc, #32]	; (8003738 <rccEnableAHB4+0x58>)
 8003716:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	43db      	mvns	r3, r3
 800371e:	4906      	ldr	r1, [pc, #24]	; (8003738 <rccEnableAHB4+0x58>)
 8003720:	4013      	ands	r3, r2
 8003722:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
  (void)RCC_C1->AHB4LPENR;
 8003726:	4b04      	ldr	r3, [pc, #16]	; (8003738 <rccEnableAHB4+0x58>)
 8003728:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
}
 800372c:	bf00      	nop
 800372e:	370c      	adds	r7, #12
 8003730:	46bd      	mov	sp, r7
 8003732:	bc80      	pop	{r7}
 8003734:	4770      	bx	lr
 8003736:	bf00      	nop
 8003738:	58024400 	.word	0x58024400

0800373c <rccDisableAHB4>:
__STATIC_INLINE void rccDisableAHB4(uint32_t mask) {
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  RCC_C1->AHB4ENR &= ~mask;
 8003744:	4b0c      	ldr	r3, [pc, #48]	; (8003778 <rccDisableAHB4+0x3c>)
 8003746:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	43db      	mvns	r3, r3
 800374e:	490a      	ldr	r1, [pc, #40]	; (8003778 <rccDisableAHB4+0x3c>)
 8003750:	4013      	ands	r3, r2
 8003752:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  RCC_C1->AHB4LPENR &= ~mask;
 8003756:	4b08      	ldr	r3, [pc, #32]	; (8003778 <rccDisableAHB4+0x3c>)
 8003758:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	43db      	mvns	r3, r3
 8003760:	4905      	ldr	r1, [pc, #20]	; (8003778 <rccDisableAHB4+0x3c>)
 8003762:	4013      	ands	r3, r2
 8003764:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
  (void)RCC_C1->AHB4LPENR;
 8003768:	4b03      	ldr	r3, [pc, #12]	; (8003778 <rccDisableAHB4+0x3c>)
 800376a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
}
 800376e:	bf00      	nop
 8003770:	370c      	adds	r7, #12
 8003772:	46bd      	mov	sp, r7
 8003774:	bc80      	pop	{r7}
 8003776:	4770      	bx	lr
 8003778:	58024400 	.word	0x58024400

0800377c <Vector244>:
/**
 * @brief   BDMA1 stream 0 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH0_HANDLER) {
 800377c:	b580      	push	{r7, lr}
 800377e:	b082      	sub	sp, #8
 8003780:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003782:	480f      	ldr	r0, [pc, #60]	; (80037c0 <Vector244+0x44>)
 8003784:	f003 ff54 	bl	8007630 <__trace_isr_enter>

  flags = (BDMA->ISR >> 0U) & STM32_BDMA_ISR_MASK;
 8003788:	4b0e      	ldr	r3, [pc, #56]	; (80037c4 <Vector244+0x48>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f003 030e 	and.w	r3, r3, #14
 8003790:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 0U;
 8003792:	4a0c      	ldr	r2, [pc, #48]	; (80037c4 <Vector244+0x48>)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6053      	str	r3, [r2, #4]
  if (bdma.streams[0].func)
 8003798:	4b0b      	ldr	r3, [pc, #44]	; (80037c8 <Vector244+0x4c>)
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d006      	beq.n	80037ae <Vector244+0x32>
    bdma.streams[0].func(bdma.streams[0].param, flags);
 80037a0:	4b09      	ldr	r3, [pc, #36]	; (80037c8 <Vector244+0x4c>)
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	4a08      	ldr	r2, [pc, #32]	; (80037c8 <Vector244+0x4c>)
 80037a6:	6892      	ldr	r2, [r2, #8]
 80037a8:	6879      	ldr	r1, [r7, #4]
 80037aa:	4610      	mov	r0, r2
 80037ac:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80037ae:	4804      	ldr	r0, [pc, #16]	; (80037c0 <Vector244+0x44>)
 80037b0:	f003 ff78 	bl	80076a4 <__trace_isr_leave>
 80037b4:	f005 fa80 	bl	8008cb8 <__port_irq_epilogue>
}
 80037b8:	bf00      	nop
 80037ba:	3708      	adds	r7, #8
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}
 80037c0:	0800f820 	.word	0x0800f820
 80037c4:	58025400 	.word	0x58025400
 80037c8:	24000728 	.word	0x24000728

080037cc <Vector248>:
/**
 * @brief   BDMA1 stream 1 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH1_HANDLER) {
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b082      	sub	sp, #8
 80037d0:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80037d2:	4810      	ldr	r0, [pc, #64]	; (8003814 <Vector248+0x48>)
 80037d4:	f003 ff2c 	bl	8007630 <__trace_isr_enter>

  flags = (BDMA->ISR >> 4U) & STM32_BDMA_ISR_MASK;
 80037d8:	4b0f      	ldr	r3, [pc, #60]	; (8003818 <Vector248+0x4c>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	091b      	lsrs	r3, r3, #4
 80037de:	f003 030e 	and.w	r3, r3, #14
 80037e2:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 4U;
 80037e4:	4a0c      	ldr	r2, [pc, #48]	; (8003818 <Vector248+0x4c>)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	011b      	lsls	r3, r3, #4
 80037ea:	6053      	str	r3, [r2, #4]
  if (bdma.streams[1].func)
 80037ec:	4b0b      	ldr	r3, [pc, #44]	; (800381c <Vector248+0x50>)
 80037ee:	68db      	ldr	r3, [r3, #12]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d006      	beq.n	8003802 <Vector248+0x36>
    bdma.streams[1].func(bdma.streams[1].param, flags);
 80037f4:	4b09      	ldr	r3, [pc, #36]	; (800381c <Vector248+0x50>)
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	4a08      	ldr	r2, [pc, #32]	; (800381c <Vector248+0x50>)
 80037fa:	6912      	ldr	r2, [r2, #16]
 80037fc:	6879      	ldr	r1, [r7, #4]
 80037fe:	4610      	mov	r0, r2
 8003800:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003802:	4804      	ldr	r0, [pc, #16]	; (8003814 <Vector248+0x48>)
 8003804:	f003 ff4e 	bl	80076a4 <__trace_isr_leave>
 8003808:	f005 fa56 	bl	8008cb8 <__port_irq_epilogue>
}
 800380c:	bf00      	nop
 800380e:	3708      	adds	r7, #8
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}
 8003814:	0800f82c 	.word	0x0800f82c
 8003818:	58025400 	.word	0x58025400
 800381c:	24000728 	.word	0x24000728

08003820 <Vector24C>:
/**
 * @brief   BDMA1 stream 2 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH2_HANDLER) {
 8003820:	b580      	push	{r7, lr}
 8003822:	b082      	sub	sp, #8
 8003824:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003826:	4810      	ldr	r0, [pc, #64]	; (8003868 <Vector24C+0x48>)
 8003828:	f003 ff02 	bl	8007630 <__trace_isr_enter>

  flags = (BDMA->ISR >> 8U) & STM32_BDMA_ISR_MASK;
 800382c:	4b0f      	ldr	r3, [pc, #60]	; (800386c <Vector24C+0x4c>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	0a1b      	lsrs	r3, r3, #8
 8003832:	f003 030e 	and.w	r3, r3, #14
 8003836:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 8U;
 8003838:	4a0c      	ldr	r2, [pc, #48]	; (800386c <Vector24C+0x4c>)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	021b      	lsls	r3, r3, #8
 800383e:	6053      	str	r3, [r2, #4]
  if (bdma.streams[2].func)
 8003840:	4b0b      	ldr	r3, [pc, #44]	; (8003870 <Vector24C+0x50>)
 8003842:	695b      	ldr	r3, [r3, #20]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d006      	beq.n	8003856 <Vector24C+0x36>
    bdma.streams[2].func(bdma.streams[2].param, flags);
 8003848:	4b09      	ldr	r3, [pc, #36]	; (8003870 <Vector24C+0x50>)
 800384a:	695b      	ldr	r3, [r3, #20]
 800384c:	4a08      	ldr	r2, [pc, #32]	; (8003870 <Vector24C+0x50>)
 800384e:	6992      	ldr	r2, [r2, #24]
 8003850:	6879      	ldr	r1, [r7, #4]
 8003852:	4610      	mov	r0, r2
 8003854:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003856:	4804      	ldr	r0, [pc, #16]	; (8003868 <Vector24C+0x48>)
 8003858:	f003 ff24 	bl	80076a4 <__trace_isr_leave>
 800385c:	f005 fa2c 	bl	8008cb8 <__port_irq_epilogue>
}
 8003860:	bf00      	nop
 8003862:	3708      	adds	r7, #8
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}
 8003868:	0800f838 	.word	0x0800f838
 800386c:	58025400 	.word	0x58025400
 8003870:	24000728 	.word	0x24000728

08003874 <Vector250>:
/**
 * @brief   BDMA1 stream 3 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH3_HANDLER) {
 8003874:	b580      	push	{r7, lr}
 8003876:	b082      	sub	sp, #8
 8003878:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800387a:	4810      	ldr	r0, [pc, #64]	; (80038bc <Vector250+0x48>)
 800387c:	f003 fed8 	bl	8007630 <__trace_isr_enter>

  flags = (BDMA->ISR >> 12U) & STM32_BDMA_ISR_MASK;
 8003880:	4b0f      	ldr	r3, [pc, #60]	; (80038c0 <Vector250+0x4c>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	0b1b      	lsrs	r3, r3, #12
 8003886:	f003 030e 	and.w	r3, r3, #14
 800388a:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 12U;
 800388c:	4a0c      	ldr	r2, [pc, #48]	; (80038c0 <Vector250+0x4c>)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	031b      	lsls	r3, r3, #12
 8003892:	6053      	str	r3, [r2, #4]
  if (bdma.streams[3].func)
 8003894:	4b0b      	ldr	r3, [pc, #44]	; (80038c4 <Vector250+0x50>)
 8003896:	69db      	ldr	r3, [r3, #28]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d006      	beq.n	80038aa <Vector250+0x36>
    bdma.streams[3].func(bdma.streams[3].param, flags);
 800389c:	4b09      	ldr	r3, [pc, #36]	; (80038c4 <Vector250+0x50>)
 800389e:	69db      	ldr	r3, [r3, #28]
 80038a0:	4a08      	ldr	r2, [pc, #32]	; (80038c4 <Vector250+0x50>)
 80038a2:	6a12      	ldr	r2, [r2, #32]
 80038a4:	6879      	ldr	r1, [r7, #4]
 80038a6:	4610      	mov	r0, r2
 80038a8:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80038aa:	4804      	ldr	r0, [pc, #16]	; (80038bc <Vector250+0x48>)
 80038ac:	f003 fefa 	bl	80076a4 <__trace_isr_leave>
 80038b0:	f005 fa02 	bl	8008cb8 <__port_irq_epilogue>
}
 80038b4:	bf00      	nop
 80038b6:	3708      	adds	r7, #8
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}
 80038bc:	0800f844 	.word	0x0800f844
 80038c0:	58025400 	.word	0x58025400
 80038c4:	24000728 	.word	0x24000728

080038c8 <Vector254>:
/**
 * @brief   BDMA1 stream 4 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH4_HANDLER) {
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b082      	sub	sp, #8
 80038cc:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80038ce:	4810      	ldr	r0, [pc, #64]	; (8003910 <Vector254+0x48>)
 80038d0:	f003 feae 	bl	8007630 <__trace_isr_enter>

  flags = (BDMA->ISR >> 16U) & STM32_BDMA_ISR_MASK;
 80038d4:	4b0f      	ldr	r3, [pc, #60]	; (8003914 <Vector254+0x4c>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	0c1b      	lsrs	r3, r3, #16
 80038da:	f003 030e 	and.w	r3, r3, #14
 80038de:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 16U;
 80038e0:	4a0c      	ldr	r2, [pc, #48]	; (8003914 <Vector254+0x4c>)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	041b      	lsls	r3, r3, #16
 80038e6:	6053      	str	r3, [r2, #4]
  if (bdma.streams[4].func)
 80038e8:	4b0b      	ldr	r3, [pc, #44]	; (8003918 <Vector254+0x50>)
 80038ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d006      	beq.n	80038fe <Vector254+0x36>
    bdma.streams[4].func(bdma.streams[4].param, flags);
 80038f0:	4b09      	ldr	r3, [pc, #36]	; (8003918 <Vector254+0x50>)
 80038f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f4:	4a08      	ldr	r2, [pc, #32]	; (8003918 <Vector254+0x50>)
 80038f6:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80038f8:	6879      	ldr	r1, [r7, #4]
 80038fa:	4610      	mov	r0, r2
 80038fc:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80038fe:	4804      	ldr	r0, [pc, #16]	; (8003910 <Vector254+0x48>)
 8003900:	f003 fed0 	bl	80076a4 <__trace_isr_leave>
 8003904:	f005 f9d8 	bl	8008cb8 <__port_irq_epilogue>
}
 8003908:	bf00      	nop
 800390a:	3708      	adds	r7, #8
 800390c:	46bd      	mov	sp, r7
 800390e:	bd80      	pop	{r7, pc}
 8003910:	0800f850 	.word	0x0800f850
 8003914:	58025400 	.word	0x58025400
 8003918:	24000728 	.word	0x24000728

0800391c <Vector258>:
/**
 * @brief   BDMA1 stream 5 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH5_HANDLER) {
 800391c:	b580      	push	{r7, lr}
 800391e:	b082      	sub	sp, #8
 8003920:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003922:	4810      	ldr	r0, [pc, #64]	; (8003964 <Vector258+0x48>)
 8003924:	f003 fe84 	bl	8007630 <__trace_isr_enter>

  flags = (BDMA->ISR >> 20U) & STM32_BDMA_ISR_MASK;
 8003928:	4b0f      	ldr	r3, [pc, #60]	; (8003968 <Vector258+0x4c>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	0d1b      	lsrs	r3, r3, #20
 800392e:	f003 030e 	and.w	r3, r3, #14
 8003932:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 20U;
 8003934:	4a0c      	ldr	r2, [pc, #48]	; (8003968 <Vector258+0x4c>)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	051b      	lsls	r3, r3, #20
 800393a:	6053      	str	r3, [r2, #4]
  if (bdma.streams[5].func)
 800393c:	4b0b      	ldr	r3, [pc, #44]	; (800396c <Vector258+0x50>)
 800393e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003940:	2b00      	cmp	r3, #0
 8003942:	d006      	beq.n	8003952 <Vector258+0x36>
    bdma.streams[5].func(bdma.streams[5].param, flags);
 8003944:	4b09      	ldr	r3, [pc, #36]	; (800396c <Vector258+0x50>)
 8003946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003948:	4a08      	ldr	r2, [pc, #32]	; (800396c <Vector258+0x50>)
 800394a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800394c:	6879      	ldr	r1, [r7, #4]
 800394e:	4610      	mov	r0, r2
 8003950:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003952:	4804      	ldr	r0, [pc, #16]	; (8003964 <Vector258+0x48>)
 8003954:	f003 fea6 	bl	80076a4 <__trace_isr_leave>
 8003958:	f005 f9ae 	bl	8008cb8 <__port_irq_epilogue>
}
 800395c:	bf00      	nop
 800395e:	3708      	adds	r7, #8
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}
 8003964:	0800f85c 	.word	0x0800f85c
 8003968:	58025400 	.word	0x58025400
 800396c:	24000728 	.word	0x24000728

08003970 <Vector25C>:
/**
 * @brief   BDMA1 stream 6 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH6_HANDLER) {
 8003970:	b580      	push	{r7, lr}
 8003972:	b082      	sub	sp, #8
 8003974:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003976:	4810      	ldr	r0, [pc, #64]	; (80039b8 <Vector25C+0x48>)
 8003978:	f003 fe5a 	bl	8007630 <__trace_isr_enter>

  flags = (BDMA->ISR >> 24U) & STM32_BDMA_ISR_MASK;
 800397c:	4b0f      	ldr	r3, [pc, #60]	; (80039bc <Vector25C+0x4c>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	0e1b      	lsrs	r3, r3, #24
 8003982:	f003 030e 	and.w	r3, r3, #14
 8003986:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 24U;
 8003988:	4a0c      	ldr	r2, [pc, #48]	; (80039bc <Vector25C+0x4c>)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	061b      	lsls	r3, r3, #24
 800398e:	6053      	str	r3, [r2, #4]
  if (bdma.streams[6].func)
 8003990:	4b0b      	ldr	r3, [pc, #44]	; (80039c0 <Vector25C+0x50>)
 8003992:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003994:	2b00      	cmp	r3, #0
 8003996:	d006      	beq.n	80039a6 <Vector25C+0x36>
    bdma.streams[6].func(bdma.streams[6].param, flags);
 8003998:	4b09      	ldr	r3, [pc, #36]	; (80039c0 <Vector25C+0x50>)
 800399a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800399c:	4a08      	ldr	r2, [pc, #32]	; (80039c0 <Vector25C+0x50>)
 800399e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80039a0:	6879      	ldr	r1, [r7, #4]
 80039a2:	4610      	mov	r0, r2
 80039a4:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80039a6:	4804      	ldr	r0, [pc, #16]	; (80039b8 <Vector25C+0x48>)
 80039a8:	f003 fe7c 	bl	80076a4 <__trace_isr_leave>
 80039ac:	f005 f984 	bl	8008cb8 <__port_irq_epilogue>
}
 80039b0:	bf00      	nop
 80039b2:	3708      	adds	r7, #8
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bd80      	pop	{r7, pc}
 80039b8:	0800f868 	.word	0x0800f868
 80039bc:	58025400 	.word	0x58025400
 80039c0:	24000728 	.word	0x24000728

080039c4 <Vector260>:
/**
 * @brief   BDMA1 stream 7 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH7_HANDLER) {
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b082      	sub	sp, #8
 80039c8:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80039ca:	4810      	ldr	r0, [pc, #64]	; (8003a0c <Vector260+0x48>)
 80039cc:	f003 fe30 	bl	8007630 <__trace_isr_enter>

  flags = (BDMA->ISR >> 28U) & STM32_BDMA_ISR_MASK;
 80039d0:	4b0f      	ldr	r3, [pc, #60]	; (8003a10 <Vector260+0x4c>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	0f1b      	lsrs	r3, r3, #28
 80039d6:	f003 030e 	and.w	r3, r3, #14
 80039da:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 28U;
 80039dc:	4a0c      	ldr	r2, [pc, #48]	; (8003a10 <Vector260+0x4c>)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	071b      	lsls	r3, r3, #28
 80039e2:	6053      	str	r3, [r2, #4]
  if (bdma.streams[7].func)
 80039e4:	4b0b      	ldr	r3, [pc, #44]	; (8003a14 <Vector260+0x50>)
 80039e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d006      	beq.n	80039fa <Vector260+0x36>
    bdma.streams[7].func(bdma.streams[7].param, flags);
 80039ec:	4b09      	ldr	r3, [pc, #36]	; (8003a14 <Vector260+0x50>)
 80039ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039f0:	4a08      	ldr	r2, [pc, #32]	; (8003a14 <Vector260+0x50>)
 80039f2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80039f4:	6879      	ldr	r1, [r7, #4]
 80039f6:	4610      	mov	r0, r2
 80039f8:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80039fa:	4804      	ldr	r0, [pc, #16]	; (8003a0c <Vector260+0x48>)
 80039fc:	f003 fe52 	bl	80076a4 <__trace_isr_leave>
 8003a00:	f005 f95a 	bl	8008cb8 <__port_irq_epilogue>
}
 8003a04:	bf00      	nop
 8003a06:	3708      	adds	r7, #8
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}
 8003a0c:	0800f874 	.word	0x0800f874
 8003a10:	58025400 	.word	0x58025400
 8003a14:	24000728 	.word	0x24000728

08003a18 <bdmaInit>:
/**
 * @brief   STM32 BDMA helper initialization.
 *
 * @init
 */
void bdmaInit(void) {
 8003a18:	b480      	push	{r7}
 8003a1a:	b083      	sub	sp, #12
 8003a1c:	af00      	add	r7, sp, #0
  unsigned i;

  bdma.allocated_mask = 0U;
 8003a1e:	4b16      	ldr	r3, [pc, #88]	; (8003a78 <bdmaInit+0x60>)
 8003a20:	2200      	movs	r2, #0
 8003a22:	601a      	str	r2, [r3, #0]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 8003a24:	2300      	movs	r3, #0
 8003a26:	607b      	str	r3, [r7, #4]
 8003a28:	e019      	b.n	8003a5e <bdmaInit+0x46>
    _stm32_bdma_streams[i].channel->CCR = 0U;
 8003a2a:	4914      	ldr	r1, [pc, #80]	; (8003a7c <bdmaInit+0x64>)
 8003a2c:	687a      	ldr	r2, [r7, #4]
 8003a2e:	4613      	mov	r3, r2
 8003a30:	009b      	lsls	r3, r3, #2
 8003a32:	4413      	add	r3, r2
 8003a34:	009b      	lsls	r3, r3, #2
 8003a36:	440b      	add	r3, r1
 8003a38:	3304      	adds	r3, #4
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	601a      	str	r2, [r3, #0]
    bdma.streams[i].func  = NULL;
 8003a40:	4a0d      	ldr	r2, [pc, #52]	; (8003a78 <bdmaInit+0x60>)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	00db      	lsls	r3, r3, #3
 8003a46:	4413      	add	r3, r2
 8003a48:	2200      	movs	r2, #0
 8003a4a:	605a      	str	r2, [r3, #4]
    bdma.streams[i].param = NULL;
 8003a4c:	4a0a      	ldr	r2, [pc, #40]	; (8003a78 <bdmaInit+0x60>)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	00db      	lsls	r3, r3, #3
 8003a52:	4413      	add	r3, r2
 8003a54:	2200      	movs	r2, #0
 8003a56:	609a      	str	r2, [r3, #8]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	3301      	adds	r3, #1
 8003a5c:	607b      	str	r3, [r7, #4]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2b07      	cmp	r3, #7
 8003a62:	d9e2      	bls.n	8003a2a <bdmaInit+0x12>
  }
  BDMA->IFCR = 0xFFFFFFFFU;
 8003a64:	4b06      	ldr	r3, [pc, #24]	; (8003a80 <bdmaInit+0x68>)
 8003a66:	f04f 32ff 	mov.w	r2, #4294967295
 8003a6a:	605a      	str	r2, [r3, #4]
}
 8003a6c:	bf00      	nop
 8003a6e:	370c      	adds	r7, #12
 8003a70:	46bd      	mov	sp, r7
 8003a72:	bc80      	pop	{r7}
 8003a74:	4770      	bx	lr
 8003a76:	bf00      	nop
 8003a78:	24000728 	.word	0x24000728
 8003a7c:	0800f780 	.word	0x0800f780
 8003a80:	58025400 	.word	0x58025400

08003a84 <bdmaStreamAllocI>:
 * @iclass
 */
const stm32_bdma_stream_t *bdmaStreamAllocI(uint32_t id,
                                            uint32_t priority,
                                            stm32_bdmaisr_t func,
                                            void *param) {
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b08a      	sub	sp, #40	; 0x28
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	60f8      	str	r0, [r7, #12]
 8003a8c:	60b9      	str	r1, [r7, #8]
 8003a8e:	607a      	str	r2, [r7, #4]
 8003a90:	603b      	str	r3, [r7, #0]
  uint32_t i, startid, endid;

  osalDbgCheckClassI();

  if (id < STM32_BDMA_STREAMS) {
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2b07      	cmp	r3, #7
 8003a96:	d804      	bhi.n	8003aa2 <bdmaStreamAllocI+0x1e>
    startid = id;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	623b      	str	r3, [r7, #32]
    endid   = id;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	61fb      	str	r3, [r7, #28]
 8003aa0:	e009      	b.n	8003ab6 <bdmaStreamAllocI+0x32>
  }
  else if (id == STM32_BDMA_STREAM_ID_ANY) {
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2b08      	cmp	r3, #8
 8003aa6:	d104      	bne.n	8003ab2 <bdmaStreamAllocI+0x2e>
    startid = 0U;
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	623b      	str	r3, [r7, #32]
    endid   = STM32_BDMA_STREAMS - 1U;
 8003aac:	2307      	movs	r3, #7
 8003aae:	61fb      	str	r3, [r7, #28]
 8003ab0:	e001      	b.n	8003ab6 <bdmaStreamAllocI+0x32>
  }
  else {
    osalDbgCheck(false);
    return NULL;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	e057      	b.n	8003b66 <bdmaStreamAllocI+0xe2>
  }

  for (i = startid; i <= endid; i++) {
 8003ab6:	6a3b      	ldr	r3, [r7, #32]
 8003ab8:	627b      	str	r3, [r7, #36]	; 0x24
 8003aba:	e04f      	b.n	8003b5c <bdmaStreamAllocI+0xd8>
    uint32_t mask = (1U << i);
 8003abc:	2201      	movs	r2, #1
 8003abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac4:	61bb      	str	r3, [r7, #24]
    if ((bdma.allocated_mask & mask) == 0U) {
 8003ac6:	4b2a      	ldr	r3, [pc, #168]	; (8003b70 <bdmaStreamAllocI+0xec>)
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	69bb      	ldr	r3, [r7, #24]
 8003acc:	4013      	ands	r3, r2
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d141      	bne.n	8003b56 <bdmaStreamAllocI+0xd2>
      const stm32_bdma_stream_t *stp = STM32_BDMA_STREAM(i);
 8003ad2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ad4:	4613      	mov	r3, r2
 8003ad6:	009b      	lsls	r3, r3, #2
 8003ad8:	4413      	add	r3, r2
 8003ada:	009b      	lsls	r3, r3, #2
 8003adc:	4a25      	ldr	r2, [pc, #148]	; (8003b74 <bdmaStreamAllocI+0xf0>)
 8003ade:	4413      	add	r3, r2
 8003ae0:	617b      	str	r3, [r7, #20]

      /* Installs the DMA handler.*/
      bdma.streams[i].func  = func;
 8003ae2:	4a23      	ldr	r2, [pc, #140]	; (8003b70 <bdmaStreamAllocI+0xec>)
 8003ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae6:	00db      	lsls	r3, r3, #3
 8003ae8:	4413      	add	r3, r2
 8003aea:	687a      	ldr	r2, [r7, #4]
 8003aec:	605a      	str	r2, [r3, #4]
      bdma.streams[i].param = param;
 8003aee:	4a20      	ldr	r2, [pc, #128]	; (8003b70 <bdmaStreamAllocI+0xec>)
 8003af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af2:	00db      	lsls	r3, r3, #3
 8003af4:	4413      	add	r3, r2
 8003af6:	683a      	ldr	r2, [r7, #0]
 8003af8:	609a      	str	r2, [r3, #8]
      bdma.allocated_mask  |= mask;
 8003afa:	4b1d      	ldr	r3, [pc, #116]	; (8003b70 <bdmaStreamAllocI+0xec>)
 8003afc:	681a      	ldr	r2, [r3, #0]
 8003afe:	69bb      	ldr	r3, [r7, #24]
 8003b00:	4313      	orrs	r3, r2
 8003b02:	4a1b      	ldr	r2, [pc, #108]	; (8003b70 <bdmaStreamAllocI+0xec>)
 8003b04:	6013      	str	r3, [r2, #0]

      /* Enabling DMA clocks required by the current streams set.*/
      if ((STM32_BDMA_STREAMS_MASK & mask) != 0U) {
 8003b06:	69bb      	ldr	r3, [r7, #24]
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d004      	beq.n	8003b18 <bdmaStreamAllocI+0x94>
        rccEnableBDMA1(true);
 8003b0e:	2101      	movs	r1, #1
 8003b10:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003b14:	f7ff fde4 	bl	80036e0 <rccEnableAHB4>
      }
#endif

      /* Enables the associated IRQ vector if not already enabled and if a
         callback is defined.*/
      if (func != NULL) {
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d005      	beq.n	8003b2a <bdmaStreamAllocI+0xa6>
        nvicEnableVector(stp->vector, priority);
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	7c5b      	ldrb	r3, [r3, #17]
 8003b22:	68b9      	ldr	r1, [r7, #8]
 8003b24:	4618      	mov	r0, r3
 8003b26:	f7fe fe61 	bl	80027ec <nvicEnableVector>
      }

      /* Putting the stream in a known state.*/
      bdmaStreamDisable(stp);
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	f022 020f 	bic.w	r2, r2, #15
 8003b38:	601a      	str	r2, [r3, #0]
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	7a1b      	ldrb	r3, [r3, #8]
 8003b3e:	4619      	mov	r1, r3
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	220e      	movs	r2, #14
 8003b46:	408a      	lsls	r2, r1
 8003b48:	605a      	str	r2, [r3, #4]
      stp->channel->CCR = STM32_BDMA_CR_RESET_VALUE;
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	601a      	str	r2, [r3, #0]

      return stp;
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	e007      	b.n	8003b66 <bdmaStreamAllocI+0xe2>
  for (i = startid; i <= endid; i++) {
 8003b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b58:	3301      	adds	r3, #1
 8003b5a:	627b      	str	r3, [r7, #36]	; 0x24
 8003b5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b5e:	69fb      	ldr	r3, [r7, #28]
 8003b60:	429a      	cmp	r2, r3
 8003b62:	d9ab      	bls.n	8003abc <bdmaStreamAllocI+0x38>
    }
  }

  return NULL;
 8003b64:	2300      	movs	r3, #0
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	3728      	adds	r7, #40	; 0x28
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}
 8003b6e:	bf00      	nop
 8003b70:	24000728 	.word	0x24000728
 8003b74:	0800f780 	.word	0x0800f780

08003b78 <bdmaStreamFreeI>:
 *
 * @param[in] stp       pointer to an @p stm32_bdma_stream_t structure
 *
 * @iclass
 */
void bdmaStreamFreeI(const stm32_bdma_stream_t *stp) {
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b082      	sub	sp, #8
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  /* Check if the streams is not taken.*/
  osalDbgAssert((bdma.allocated_mask & (1U << stp->selfindex)) != 0U,
                "not allocated");

  /* Disables the associated IRQ vector.*/
  nvicDisableVector(stp->vector);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	7c5b      	ldrb	r3, [r3, #17]
 8003b84:	4618      	mov	r0, r3
 8003b86:	f7fe fe5f 	bl	8002848 <nvicDisableVector>

  /* Marks the stream as not allocated.*/
  bdma.allocated_mask &= ~(1U << stp->selfindex);
 8003b8a:	4b13      	ldr	r3, [pc, #76]	; (8003bd8 <bdmaStreamFreeI+0x60>)
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	7c1b      	ldrb	r3, [r3, #16]
 8003b92:	4619      	mov	r1, r3
 8003b94:	2301      	movs	r3, #1
 8003b96:	408b      	lsls	r3, r1
 8003b98:	43db      	mvns	r3, r3
 8003b9a:	4013      	ands	r3, r2
 8003b9c:	4a0e      	ldr	r2, [pc, #56]	; (8003bd8 <bdmaStreamFreeI+0x60>)
 8003b9e:	6013      	str	r3, [r2, #0]

  /* Clearing associated handler and parameter.*/
  bdma.streams[stp->selfindex].func  = NULL;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	7c1b      	ldrb	r3, [r3, #16]
 8003ba4:	4a0c      	ldr	r2, [pc, #48]	; (8003bd8 <bdmaStreamFreeI+0x60>)
 8003ba6:	00db      	lsls	r3, r3, #3
 8003ba8:	4413      	add	r3, r2
 8003baa:	2200      	movs	r2, #0
 8003bac:	605a      	str	r2, [r3, #4]
  bdma.streams[stp->selfindex].param = NULL;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	7c1b      	ldrb	r3, [r3, #16]
 8003bb2:	4a09      	ldr	r2, [pc, #36]	; (8003bd8 <bdmaStreamFreeI+0x60>)
 8003bb4:	00db      	lsls	r3, r3, #3
 8003bb6:	4413      	add	r3, r2
 8003bb8:	2200      	movs	r2, #0
 8003bba:	609a      	str	r2, [r3, #8]

  /* Shutting down clocks that are no more required, if any.*/
  if ((bdma.allocated_mask & STM32_BDMA_STREAMS_MASK) == 0U) {
 8003bbc:	4b06      	ldr	r3, [pc, #24]	; (8003bd8 <bdmaStreamFreeI+0x60>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d103      	bne.n	8003bce <bdmaStreamFreeI+0x56>
    rccDisableBDMA1();
 8003bc6:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003bca:	f7ff fdb7 	bl	800373c <rccDisableAHB4>
  }
}
 8003bce:	bf00      	nop
 8003bd0:	3708      	adds	r7, #8
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}
 8003bd6:	bf00      	nop
 8003bd8:	24000728 	.word	0x24000728

08003bdc <bdmaSetRequestSource>:
 * @param[in] stp       pointer to a @p stm32_bdma_stream_t structure
 * @param[in] per       peripheral identifier
 *
 * @special
 */
void bdmaSetRequestSource(const stm32_bdma_stream_t *stp, uint32_t per) {
 8003bdc:	b480      	push	{r7}
 8003bde:	b083      	sub	sp, #12
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
 8003be4:	6039      	str	r1, [r7, #0]

  osalDbgCheck(per < 256U);

  stp->mux->CCR = per;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	68db      	ldr	r3, [r3, #12]
 8003bea:	683a      	ldr	r2, [r7, #0]
 8003bec:	601a      	str	r2, [r3, #0]
}
 8003bee:	bf00      	nop
 8003bf0:	370c      	adds	r7, #12
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bc80      	pop	{r7}
 8003bf6:	4770      	bx	lr

08003bf8 <rccEnableAHB1>:
__STATIC_INLINE void rccEnableAHB1(uint32_t mask, bool lp) {
 8003bf8:	b480      	push	{r7}
 8003bfa:	b083      	sub	sp, #12
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
 8003c00:	460b      	mov	r3, r1
 8003c02:	70fb      	strb	r3, [r7, #3]
  RCC_C1->AHB1ENR |= mask;
 8003c04:	4b12      	ldr	r3, [pc, #72]	; (8003c50 <rccEnableAHB1+0x58>)
 8003c06:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8003c0a:	4911      	ldr	r1, [pc, #68]	; (8003c50 <rccEnableAHB1+0x58>)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  if (lp) {
 8003c14:	78fb      	ldrb	r3, [r7, #3]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d008      	beq.n	8003c2c <rccEnableAHB1+0x34>
    RCC_C1->AHB1LPENR |= mask;
 8003c1a:	4b0d      	ldr	r3, [pc, #52]	; (8003c50 <rccEnableAHB1+0x58>)
 8003c1c:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8003c20:	490b      	ldr	r1, [pc, #44]	; (8003c50 <rccEnableAHB1+0x58>)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	4313      	orrs	r3, r2
 8003c26:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
 8003c2a:	e008      	b.n	8003c3e <rccEnableAHB1+0x46>
    RCC_C1->AHB1LPENR &= ~mask;
 8003c2c:	4b08      	ldr	r3, [pc, #32]	; (8003c50 <rccEnableAHB1+0x58>)
 8003c2e:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	43db      	mvns	r3, r3
 8003c36:	4906      	ldr	r1, [pc, #24]	; (8003c50 <rccEnableAHB1+0x58>)
 8003c38:	4013      	ands	r3, r2
 8003c3a:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8003c3e:	4b04      	ldr	r3, [pc, #16]	; (8003c50 <rccEnableAHB1+0x58>)
 8003c40:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 8003c44:	bf00      	nop
 8003c46:	370c      	adds	r7, #12
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bc80      	pop	{r7}
 8003c4c:	4770      	bx	lr
 8003c4e:	bf00      	nop
 8003c50:	58024400 	.word	0x58024400

08003c54 <rccDisableAHB1>:
__STATIC_INLINE void rccDisableAHB1(uint32_t mask) {
 8003c54:	b480      	push	{r7}
 8003c56:	b083      	sub	sp, #12
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  RCC_C1->AHB1ENR &= ~mask;
 8003c5c:	4b0c      	ldr	r3, [pc, #48]	; (8003c90 <rccDisableAHB1+0x3c>)
 8003c5e:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	43db      	mvns	r3, r3
 8003c66:	490a      	ldr	r1, [pc, #40]	; (8003c90 <rccDisableAHB1+0x3c>)
 8003c68:	4013      	ands	r3, r2
 8003c6a:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  RCC_C1->AHB1LPENR &= ~mask;
 8003c6e:	4b08      	ldr	r3, [pc, #32]	; (8003c90 <rccDisableAHB1+0x3c>)
 8003c70:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	43db      	mvns	r3, r3
 8003c78:	4905      	ldr	r1, [pc, #20]	; (8003c90 <rccDisableAHB1+0x3c>)
 8003c7a:	4013      	ands	r3, r2
 8003c7c:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8003c80:	4b03      	ldr	r3, [pc, #12]	; (8003c90 <rccDisableAHB1+0x3c>)
 8003c82:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 8003c86:	bf00      	nop
 8003c88:	370c      	adds	r7, #12
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bc80      	pop	{r7}
 8003c8e:	4770      	bx	lr
 8003c90:	58024400 	.word	0x58024400

08003c94 <Vector6C>:
/**
 * @brief   DMA1 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b082      	sub	sp, #8
 8003c98:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003c9a:	480f      	ldr	r0, [pc, #60]	; (8003cd8 <Vector6C+0x44>)
 8003c9c:	f003 fcc8 	bl	8007630 <__trace_isr_enter>

  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8003ca0:	4b0e      	ldr	r3, [pc, #56]	; (8003cdc <Vector6C+0x48>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003ca8:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 0U;
 8003caa:	4a0c      	ldr	r2, [pc, #48]	; (8003cdc <Vector6C+0x48>)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6093      	str	r3, [r2, #8]
  if (dma.streams[0].func)
 8003cb0:	4b0b      	ldr	r3, [pc, #44]	; (8003ce0 <Vector6C+0x4c>)
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d006      	beq.n	8003cc6 <Vector6C+0x32>
    dma.streams[0].func(dma.streams[0].param, flags);
 8003cb8:	4b09      	ldr	r3, [pc, #36]	; (8003ce0 <Vector6C+0x4c>)
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	4a08      	ldr	r2, [pc, #32]	; (8003ce0 <Vector6C+0x4c>)
 8003cbe:	6892      	ldr	r2, [r2, #8]
 8003cc0:	6879      	ldr	r1, [r7, #4]
 8003cc2:	4610      	mov	r0, r2
 8003cc4:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003cc6:	4804      	ldr	r0, [pc, #16]	; (8003cd8 <Vector6C+0x44>)
 8003cc8:	f003 fcec 	bl	80076a4 <__trace_isr_leave>
 8003ccc:	f004 fff4 	bl	8008cb8 <__port_irq_epilogue>
}
 8003cd0:	bf00      	nop
 8003cd2:	3708      	adds	r7, #8
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bd80      	pop	{r7, pc}
 8003cd8:	0800f980 	.word	0x0800f980
 8003cdc:	40020000 	.word	0x40020000
 8003ce0:	2400076c 	.word	0x2400076c

08003ce4 <Vector70>:
/**
 * @brief   DMA1 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b082      	sub	sp, #8
 8003ce8:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003cea:	4810      	ldr	r0, [pc, #64]	; (8003d2c <Vector70+0x48>)
 8003cec:	f003 fca0 	bl	8007630 <__trace_isr_enter>

  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8003cf0:	4b0f      	ldr	r3, [pc, #60]	; (8003d30 <Vector70+0x4c>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	099b      	lsrs	r3, r3, #6
 8003cf6:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003cfa:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 6U;
 8003cfc:	4a0c      	ldr	r2, [pc, #48]	; (8003d30 <Vector70+0x4c>)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	019b      	lsls	r3, r3, #6
 8003d02:	6093      	str	r3, [r2, #8]
  if (dma.streams[1].func)
 8003d04:	4b0b      	ldr	r3, [pc, #44]	; (8003d34 <Vector70+0x50>)
 8003d06:	68db      	ldr	r3, [r3, #12]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d006      	beq.n	8003d1a <Vector70+0x36>
    dma.streams[1].func(dma.streams[1].param, flags);
 8003d0c:	4b09      	ldr	r3, [pc, #36]	; (8003d34 <Vector70+0x50>)
 8003d0e:	68db      	ldr	r3, [r3, #12]
 8003d10:	4a08      	ldr	r2, [pc, #32]	; (8003d34 <Vector70+0x50>)
 8003d12:	6912      	ldr	r2, [r2, #16]
 8003d14:	6879      	ldr	r1, [r7, #4]
 8003d16:	4610      	mov	r0, r2
 8003d18:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003d1a:	4804      	ldr	r0, [pc, #16]	; (8003d2c <Vector70+0x48>)
 8003d1c:	f003 fcc2 	bl	80076a4 <__trace_isr_leave>
 8003d20:	f004 ffca 	bl	8008cb8 <__port_irq_epilogue>
}
 8003d24:	bf00      	nop
 8003d26:	3708      	adds	r7, #8
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}
 8003d2c:	0800f98c 	.word	0x0800f98c
 8003d30:	40020000 	.word	0x40020000
 8003d34:	2400076c 	.word	0x2400076c

08003d38 <Vector74>:
/**
 * @brief   DMA1 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b082      	sub	sp, #8
 8003d3c:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003d3e:	4810      	ldr	r0, [pc, #64]	; (8003d80 <Vector74+0x48>)
 8003d40:	f003 fc76 	bl	8007630 <__trace_isr_enter>

  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8003d44:	4b0f      	ldr	r3, [pc, #60]	; (8003d84 <Vector74+0x4c>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	0c1b      	lsrs	r3, r3, #16
 8003d4a:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003d4e:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 16U;
 8003d50:	4a0c      	ldr	r2, [pc, #48]	; (8003d84 <Vector74+0x4c>)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	041b      	lsls	r3, r3, #16
 8003d56:	6093      	str	r3, [r2, #8]
  if (dma.streams[2].func)
 8003d58:	4b0b      	ldr	r3, [pc, #44]	; (8003d88 <Vector74+0x50>)
 8003d5a:	695b      	ldr	r3, [r3, #20]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d006      	beq.n	8003d6e <Vector74+0x36>
    dma.streams[2].func(dma.streams[2].param, flags);
 8003d60:	4b09      	ldr	r3, [pc, #36]	; (8003d88 <Vector74+0x50>)
 8003d62:	695b      	ldr	r3, [r3, #20]
 8003d64:	4a08      	ldr	r2, [pc, #32]	; (8003d88 <Vector74+0x50>)
 8003d66:	6992      	ldr	r2, [r2, #24]
 8003d68:	6879      	ldr	r1, [r7, #4]
 8003d6a:	4610      	mov	r0, r2
 8003d6c:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003d6e:	4804      	ldr	r0, [pc, #16]	; (8003d80 <Vector74+0x48>)
 8003d70:	f003 fc98 	bl	80076a4 <__trace_isr_leave>
 8003d74:	f004 ffa0 	bl	8008cb8 <__port_irq_epilogue>
}
 8003d78:	bf00      	nop
 8003d7a:	3708      	adds	r7, #8
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd80      	pop	{r7, pc}
 8003d80:	0800f998 	.word	0x0800f998
 8003d84:	40020000 	.word	0x40020000
 8003d88:	2400076c 	.word	0x2400076c

08003d8c <Vector78>:
/**
 * @brief   DMA1 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b082      	sub	sp, #8
 8003d90:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003d92:	4810      	ldr	r0, [pc, #64]	; (8003dd4 <Vector78+0x48>)
 8003d94:	f003 fc4c 	bl	8007630 <__trace_isr_enter>

  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8003d98:	4b0f      	ldr	r3, [pc, #60]	; (8003dd8 <Vector78+0x4c>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	0d9b      	lsrs	r3, r3, #22
 8003d9e:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003da2:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 22U;
 8003da4:	4a0c      	ldr	r2, [pc, #48]	; (8003dd8 <Vector78+0x4c>)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	059b      	lsls	r3, r3, #22
 8003daa:	6093      	str	r3, [r2, #8]
  if (dma.streams[3].func)
 8003dac:	4b0b      	ldr	r3, [pc, #44]	; (8003ddc <Vector78+0x50>)
 8003dae:	69db      	ldr	r3, [r3, #28]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d006      	beq.n	8003dc2 <Vector78+0x36>
    dma.streams[3].func(dma.streams[3].param, flags);
 8003db4:	4b09      	ldr	r3, [pc, #36]	; (8003ddc <Vector78+0x50>)
 8003db6:	69db      	ldr	r3, [r3, #28]
 8003db8:	4a08      	ldr	r2, [pc, #32]	; (8003ddc <Vector78+0x50>)
 8003dba:	6a12      	ldr	r2, [r2, #32]
 8003dbc:	6879      	ldr	r1, [r7, #4]
 8003dbe:	4610      	mov	r0, r2
 8003dc0:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003dc2:	4804      	ldr	r0, [pc, #16]	; (8003dd4 <Vector78+0x48>)
 8003dc4:	f003 fc6e 	bl	80076a4 <__trace_isr_leave>
 8003dc8:	f004 ff76 	bl	8008cb8 <__port_irq_epilogue>
}
 8003dcc:	bf00      	nop
 8003dce:	3708      	adds	r7, #8
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}
 8003dd4:	0800f9a4 	.word	0x0800f9a4
 8003dd8:	40020000 	.word	0x40020000
 8003ddc:	2400076c 	.word	0x2400076c

08003de0 <Vector7C>:
/**
 * @brief   DMA1 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b082      	sub	sp, #8
 8003de4:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003de6:	480f      	ldr	r0, [pc, #60]	; (8003e24 <Vector7C+0x44>)
 8003de8:	f003 fc22 	bl	8007630 <__trace_isr_enter>

  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8003dec:	4b0e      	ldr	r3, [pc, #56]	; (8003e28 <Vector7C+0x48>)
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003df4:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 0U;
 8003df6:	4a0c      	ldr	r2, [pc, #48]	; (8003e28 <Vector7C+0x48>)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	60d3      	str	r3, [r2, #12]
  if (dma.streams[4].func)
 8003dfc:	4b0b      	ldr	r3, [pc, #44]	; (8003e2c <Vector7C+0x4c>)
 8003dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d006      	beq.n	8003e12 <Vector7C+0x32>
    dma.streams[4].func(dma.streams[4].param, flags);
 8003e04:	4b09      	ldr	r3, [pc, #36]	; (8003e2c <Vector7C+0x4c>)
 8003e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e08:	4a08      	ldr	r2, [pc, #32]	; (8003e2c <Vector7C+0x4c>)
 8003e0a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003e0c:	6879      	ldr	r1, [r7, #4]
 8003e0e:	4610      	mov	r0, r2
 8003e10:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003e12:	4804      	ldr	r0, [pc, #16]	; (8003e24 <Vector7C+0x44>)
 8003e14:	f003 fc46 	bl	80076a4 <__trace_isr_leave>
 8003e18:	f004 ff4e 	bl	8008cb8 <__port_irq_epilogue>
}
 8003e1c:	bf00      	nop
 8003e1e:	3708      	adds	r7, #8
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}
 8003e24:	0800f9b0 	.word	0x0800f9b0
 8003e28:	40020000 	.word	0x40020000
 8003e2c:	2400076c 	.word	0x2400076c

08003e30 <Vector80>:
/**
 * @brief   DMA1 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b082      	sub	sp, #8
 8003e34:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003e36:	4810      	ldr	r0, [pc, #64]	; (8003e78 <Vector80+0x48>)
 8003e38:	f003 fbfa 	bl	8007630 <__trace_isr_enter>

  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8003e3c:	4b0f      	ldr	r3, [pc, #60]	; (8003e7c <Vector80+0x4c>)
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	099b      	lsrs	r3, r3, #6
 8003e42:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003e46:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 6U;
 8003e48:	4a0c      	ldr	r2, [pc, #48]	; (8003e7c <Vector80+0x4c>)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	019b      	lsls	r3, r3, #6
 8003e4e:	60d3      	str	r3, [r2, #12]
  if (dma.streams[5].func)
 8003e50:	4b0b      	ldr	r3, [pc, #44]	; (8003e80 <Vector80+0x50>)
 8003e52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d006      	beq.n	8003e66 <Vector80+0x36>
    dma.streams[5].func(dma.streams[5].param, flags);
 8003e58:	4b09      	ldr	r3, [pc, #36]	; (8003e80 <Vector80+0x50>)
 8003e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e5c:	4a08      	ldr	r2, [pc, #32]	; (8003e80 <Vector80+0x50>)
 8003e5e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003e60:	6879      	ldr	r1, [r7, #4]
 8003e62:	4610      	mov	r0, r2
 8003e64:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003e66:	4804      	ldr	r0, [pc, #16]	; (8003e78 <Vector80+0x48>)
 8003e68:	f003 fc1c 	bl	80076a4 <__trace_isr_leave>
 8003e6c:	f004 ff24 	bl	8008cb8 <__port_irq_epilogue>
}
 8003e70:	bf00      	nop
 8003e72:	3708      	adds	r7, #8
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}
 8003e78:	0800f9bc 	.word	0x0800f9bc
 8003e7c:	40020000 	.word	0x40020000
 8003e80:	2400076c 	.word	0x2400076c

08003e84 <Vector84>:
/**
 * @brief   DMA1 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b082      	sub	sp, #8
 8003e88:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003e8a:	4810      	ldr	r0, [pc, #64]	; (8003ecc <Vector84+0x48>)
 8003e8c:	f003 fbd0 	bl	8007630 <__trace_isr_enter>

  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8003e90:	4b0f      	ldr	r3, [pc, #60]	; (8003ed0 <Vector84+0x4c>)
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	0c1b      	lsrs	r3, r3, #16
 8003e96:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003e9a:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 16U;
 8003e9c:	4a0c      	ldr	r2, [pc, #48]	; (8003ed0 <Vector84+0x4c>)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	041b      	lsls	r3, r3, #16
 8003ea2:	60d3      	str	r3, [r2, #12]
  if (dma.streams[6].func)
 8003ea4:	4b0b      	ldr	r3, [pc, #44]	; (8003ed4 <Vector84+0x50>)
 8003ea6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d006      	beq.n	8003eba <Vector84+0x36>
    dma.streams[6].func(dma.streams[6].param, flags);
 8003eac:	4b09      	ldr	r3, [pc, #36]	; (8003ed4 <Vector84+0x50>)
 8003eae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003eb0:	4a08      	ldr	r2, [pc, #32]	; (8003ed4 <Vector84+0x50>)
 8003eb2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003eb4:	6879      	ldr	r1, [r7, #4]
 8003eb6:	4610      	mov	r0, r2
 8003eb8:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003eba:	4804      	ldr	r0, [pc, #16]	; (8003ecc <Vector84+0x48>)
 8003ebc:	f003 fbf2 	bl	80076a4 <__trace_isr_leave>
 8003ec0:	f004 fefa 	bl	8008cb8 <__port_irq_epilogue>
}
 8003ec4:	bf00      	nop
 8003ec6:	3708      	adds	r7, #8
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}
 8003ecc:	0800f9c8 	.word	0x0800f9c8
 8003ed0:	40020000 	.word	0x40020000
 8003ed4:	2400076c 	.word	0x2400076c

08003ed8 <VectorFC>:
/**
 * @brief   DMA1 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b082      	sub	sp, #8
 8003edc:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003ede:	4810      	ldr	r0, [pc, #64]	; (8003f20 <VectorFC+0x48>)
 8003ee0:	f003 fba6 	bl	8007630 <__trace_isr_enter>

  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8003ee4:	4b0f      	ldr	r3, [pc, #60]	; (8003f24 <VectorFC+0x4c>)
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	0d9b      	lsrs	r3, r3, #22
 8003eea:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003eee:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 22U;
 8003ef0:	4a0c      	ldr	r2, [pc, #48]	; (8003f24 <VectorFC+0x4c>)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	059b      	lsls	r3, r3, #22
 8003ef6:	60d3      	str	r3, [r2, #12]
  if (dma.streams[7].func)
 8003ef8:	4b0b      	ldr	r3, [pc, #44]	; (8003f28 <VectorFC+0x50>)
 8003efa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d006      	beq.n	8003f0e <VectorFC+0x36>
    dma.streams[7].func(dma.streams[7].param, flags);
 8003f00:	4b09      	ldr	r3, [pc, #36]	; (8003f28 <VectorFC+0x50>)
 8003f02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f04:	4a08      	ldr	r2, [pc, #32]	; (8003f28 <VectorFC+0x50>)
 8003f06:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003f08:	6879      	ldr	r1, [r7, #4]
 8003f0a:	4610      	mov	r0, r2
 8003f0c:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003f0e:	4804      	ldr	r0, [pc, #16]	; (8003f20 <VectorFC+0x48>)
 8003f10:	f003 fbc8 	bl	80076a4 <__trace_isr_leave>
 8003f14:	f004 fed0 	bl	8008cb8 <__port_irq_epilogue>
}
 8003f18:	bf00      	nop
 8003f1a:	3708      	adds	r7, #8
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bd80      	pop	{r7, pc}
 8003f20:	0800f9d4 	.word	0x0800f9d4
 8003f24:	40020000 	.word	0x40020000
 8003f28:	2400076c 	.word	0x2400076c

08003f2c <Vector120>:
/**
 * @brief   DMA2 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b082      	sub	sp, #8
 8003f30:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003f32:	480f      	ldr	r0, [pc, #60]	; (8003f70 <Vector120+0x44>)
 8003f34:	f003 fb7c 	bl	8007630 <__trace_isr_enter>

  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8003f38:	4b0e      	ldr	r3, [pc, #56]	; (8003f74 <Vector120+0x48>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003f40:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 0U;
 8003f42:	4a0c      	ldr	r2, [pc, #48]	; (8003f74 <Vector120+0x48>)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6093      	str	r3, [r2, #8]
  if (dma.streams[8].func)
 8003f48:	4b0b      	ldr	r3, [pc, #44]	; (8003f78 <Vector120+0x4c>)
 8003f4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d006      	beq.n	8003f5e <Vector120+0x32>
    dma.streams[8].func(dma.streams[8].param, flags);
 8003f50:	4b09      	ldr	r3, [pc, #36]	; (8003f78 <Vector120+0x4c>)
 8003f52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f54:	4a08      	ldr	r2, [pc, #32]	; (8003f78 <Vector120+0x4c>)
 8003f56:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003f58:	6879      	ldr	r1, [r7, #4]
 8003f5a:	4610      	mov	r0, r2
 8003f5c:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003f5e:	4804      	ldr	r0, [pc, #16]	; (8003f70 <Vector120+0x44>)
 8003f60:	f003 fba0 	bl	80076a4 <__trace_isr_leave>
 8003f64:	f004 fea8 	bl	8008cb8 <__port_irq_epilogue>
}
 8003f68:	bf00      	nop
 8003f6a:	3708      	adds	r7, #8
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}
 8003f70:	0800f9e0 	.word	0x0800f9e0
 8003f74:	40020400 	.word	0x40020400
 8003f78:	2400076c 	.word	0x2400076c

08003f7c <Vector124>:
/**
 * @brief   DMA2 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003f82:	4810      	ldr	r0, [pc, #64]	; (8003fc4 <Vector124+0x48>)
 8003f84:	f003 fb54 	bl	8007630 <__trace_isr_enter>

  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8003f88:	4b0f      	ldr	r3, [pc, #60]	; (8003fc8 <Vector124+0x4c>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	099b      	lsrs	r3, r3, #6
 8003f8e:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003f92:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 6U;
 8003f94:	4a0c      	ldr	r2, [pc, #48]	; (8003fc8 <Vector124+0x4c>)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	019b      	lsls	r3, r3, #6
 8003f9a:	6093      	str	r3, [r2, #8]
  if (dma.streams[9].func)
 8003f9c:	4b0b      	ldr	r3, [pc, #44]	; (8003fcc <Vector124+0x50>)
 8003f9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d006      	beq.n	8003fb2 <Vector124+0x36>
    dma.streams[9].func(dma.streams[9].param, flags);
 8003fa4:	4b09      	ldr	r3, [pc, #36]	; (8003fcc <Vector124+0x50>)
 8003fa6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fa8:	4a08      	ldr	r2, [pc, #32]	; (8003fcc <Vector124+0x50>)
 8003faa:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003fac:	6879      	ldr	r1, [r7, #4]
 8003fae:	4610      	mov	r0, r2
 8003fb0:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003fb2:	4804      	ldr	r0, [pc, #16]	; (8003fc4 <Vector124+0x48>)
 8003fb4:	f003 fb76 	bl	80076a4 <__trace_isr_leave>
 8003fb8:	f004 fe7e 	bl	8008cb8 <__port_irq_epilogue>
}
 8003fbc:	bf00      	nop
 8003fbe:	3708      	adds	r7, #8
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}
 8003fc4:	0800f9ec 	.word	0x0800f9ec
 8003fc8:	40020400 	.word	0x40020400
 8003fcc:	2400076c 	.word	0x2400076c

08003fd0 <Vector128>:
/**
 * @brief   DMA2 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b082      	sub	sp, #8
 8003fd4:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003fd6:	4810      	ldr	r0, [pc, #64]	; (8004018 <Vector128+0x48>)
 8003fd8:	f003 fb2a 	bl	8007630 <__trace_isr_enter>

  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8003fdc:	4b0f      	ldr	r3, [pc, #60]	; (800401c <Vector128+0x4c>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	0c1b      	lsrs	r3, r3, #16
 8003fe2:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003fe6:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 16U;
 8003fe8:	4a0c      	ldr	r2, [pc, #48]	; (800401c <Vector128+0x4c>)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	041b      	lsls	r3, r3, #16
 8003fee:	6093      	str	r3, [r2, #8]
  if (dma.streams[10].func)
 8003ff0:	4b0b      	ldr	r3, [pc, #44]	; (8004020 <Vector128+0x50>)
 8003ff2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d006      	beq.n	8004006 <Vector128+0x36>
    dma.streams[10].func(dma.streams[10].param, flags);
 8003ff8:	4b09      	ldr	r3, [pc, #36]	; (8004020 <Vector128+0x50>)
 8003ffa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ffc:	4a08      	ldr	r2, [pc, #32]	; (8004020 <Vector128+0x50>)
 8003ffe:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004000:	6879      	ldr	r1, [r7, #4]
 8004002:	4610      	mov	r0, r2
 8004004:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8004006:	4804      	ldr	r0, [pc, #16]	; (8004018 <Vector128+0x48>)
 8004008:	f003 fb4c 	bl	80076a4 <__trace_isr_leave>
 800400c:	f004 fe54 	bl	8008cb8 <__port_irq_epilogue>
}
 8004010:	bf00      	nop
 8004012:	3708      	adds	r7, #8
 8004014:	46bd      	mov	sp, r7
 8004016:	bd80      	pop	{r7, pc}
 8004018:	0800f9f8 	.word	0x0800f9f8
 800401c:	40020400 	.word	0x40020400
 8004020:	2400076c 	.word	0x2400076c

08004024 <Vector12C>:
/**
 * @brief   DMA2 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
 8004024:	b580      	push	{r7, lr}
 8004026:	b082      	sub	sp, #8
 8004028:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800402a:	4810      	ldr	r0, [pc, #64]	; (800406c <Vector12C+0x48>)
 800402c:	f003 fb00 	bl	8007630 <__trace_isr_enter>

  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8004030:	4b0f      	ldr	r3, [pc, #60]	; (8004070 <Vector12C+0x4c>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	0d9b      	lsrs	r3, r3, #22
 8004036:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 800403a:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 22U;
 800403c:	4a0c      	ldr	r2, [pc, #48]	; (8004070 <Vector12C+0x4c>)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	059b      	lsls	r3, r3, #22
 8004042:	6093      	str	r3, [r2, #8]
  if (dma.streams[11].func)
 8004044:	4b0b      	ldr	r3, [pc, #44]	; (8004074 <Vector12C+0x50>)
 8004046:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004048:	2b00      	cmp	r3, #0
 800404a:	d006      	beq.n	800405a <Vector12C+0x36>
    dma.streams[11].func(dma.streams[11].param, flags);
 800404c:	4b09      	ldr	r3, [pc, #36]	; (8004074 <Vector12C+0x50>)
 800404e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004050:	4a08      	ldr	r2, [pc, #32]	; (8004074 <Vector12C+0x50>)
 8004052:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8004054:	6879      	ldr	r1, [r7, #4]
 8004056:	4610      	mov	r0, r2
 8004058:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 800405a:	4804      	ldr	r0, [pc, #16]	; (800406c <Vector12C+0x48>)
 800405c:	f003 fb22 	bl	80076a4 <__trace_isr_leave>
 8004060:	f004 fe2a 	bl	8008cb8 <__port_irq_epilogue>
}
 8004064:	bf00      	nop
 8004066:	3708      	adds	r7, #8
 8004068:	46bd      	mov	sp, r7
 800406a:	bd80      	pop	{r7, pc}
 800406c:	0800fa04 	.word	0x0800fa04
 8004070:	40020400 	.word	0x40020400
 8004074:	2400076c 	.word	0x2400076c

08004078 <Vector130>:
/**
 * @brief   DMA2 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
 8004078:	b580      	push	{r7, lr}
 800407a:	b082      	sub	sp, #8
 800407c:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800407e:	480f      	ldr	r0, [pc, #60]	; (80040bc <Vector130+0x44>)
 8004080:	f003 fad6 	bl	8007630 <__trace_isr_enter>

  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8004084:	4b0e      	ldr	r3, [pc, #56]	; (80040c0 <Vector130+0x48>)
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 800408c:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 0U;
 800408e:	4a0c      	ldr	r2, [pc, #48]	; (80040c0 <Vector130+0x48>)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	60d3      	str	r3, [r2, #12]
  if (dma.streams[12].func)
 8004094:	4b0b      	ldr	r3, [pc, #44]	; (80040c4 <Vector130+0x4c>)
 8004096:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004098:	2b00      	cmp	r3, #0
 800409a:	d006      	beq.n	80040aa <Vector130+0x32>
    dma.streams[12].func(dma.streams[12].param, flags);
 800409c:	4b09      	ldr	r3, [pc, #36]	; (80040c4 <Vector130+0x4c>)
 800409e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80040a0:	4a08      	ldr	r2, [pc, #32]	; (80040c4 <Vector130+0x4c>)
 80040a2:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80040a4:	6879      	ldr	r1, [r7, #4]
 80040a6:	4610      	mov	r0, r2
 80040a8:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80040aa:	4804      	ldr	r0, [pc, #16]	; (80040bc <Vector130+0x44>)
 80040ac:	f003 fafa 	bl	80076a4 <__trace_isr_leave>
 80040b0:	f004 fe02 	bl	8008cb8 <__port_irq_epilogue>
}
 80040b4:	bf00      	nop
 80040b6:	3708      	adds	r7, #8
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}
 80040bc:	0800fa10 	.word	0x0800fa10
 80040c0:	40020400 	.word	0x40020400
 80040c4:	2400076c 	.word	0x2400076c

080040c8 <Vector150>:
/**
 * @brief   DMA2 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b082      	sub	sp, #8
 80040cc:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80040ce:	4810      	ldr	r0, [pc, #64]	; (8004110 <Vector150+0x48>)
 80040d0:	f003 faae 	bl	8007630 <__trace_isr_enter>

  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 80040d4:	4b0f      	ldr	r3, [pc, #60]	; (8004114 <Vector150+0x4c>)
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	099b      	lsrs	r3, r3, #6
 80040da:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80040de:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 6U;
 80040e0:	4a0c      	ldr	r2, [pc, #48]	; (8004114 <Vector150+0x4c>)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	019b      	lsls	r3, r3, #6
 80040e6:	60d3      	str	r3, [r2, #12]
  if (dma.streams[13].func)
 80040e8:	4b0b      	ldr	r3, [pc, #44]	; (8004118 <Vector150+0x50>)
 80040ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d006      	beq.n	80040fe <Vector150+0x36>
    dma.streams[13].func(dma.streams[13].param, flags);
 80040f0:	4b09      	ldr	r3, [pc, #36]	; (8004118 <Vector150+0x50>)
 80040f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80040f4:	4a08      	ldr	r2, [pc, #32]	; (8004118 <Vector150+0x50>)
 80040f6:	6f12      	ldr	r2, [r2, #112]	; 0x70
 80040f8:	6879      	ldr	r1, [r7, #4]
 80040fa:	4610      	mov	r0, r2
 80040fc:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80040fe:	4804      	ldr	r0, [pc, #16]	; (8004110 <Vector150+0x48>)
 8004100:	f003 fad0 	bl	80076a4 <__trace_isr_leave>
 8004104:	f004 fdd8 	bl	8008cb8 <__port_irq_epilogue>
}
 8004108:	bf00      	nop
 800410a:	3708      	adds	r7, #8
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}
 8004110:	0800fa1c 	.word	0x0800fa1c
 8004114:	40020400 	.word	0x40020400
 8004118:	2400076c 	.word	0x2400076c

0800411c <Vector154>:
/**
 * @brief   DMA2 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
 800411c:	b580      	push	{r7, lr}
 800411e:	b082      	sub	sp, #8
 8004120:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8004122:	4810      	ldr	r0, [pc, #64]	; (8004164 <Vector154+0x48>)
 8004124:	f003 fa84 	bl	8007630 <__trace_isr_enter>

  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8004128:	4b0f      	ldr	r3, [pc, #60]	; (8004168 <Vector154+0x4c>)
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	0c1b      	lsrs	r3, r3, #16
 800412e:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8004132:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 16U;
 8004134:	4a0c      	ldr	r2, [pc, #48]	; (8004168 <Vector154+0x4c>)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	041b      	lsls	r3, r3, #16
 800413a:	60d3      	str	r3, [r2, #12]
  if (dma.streams[14].func)
 800413c:	4b0b      	ldr	r3, [pc, #44]	; (800416c <Vector154+0x50>)
 800413e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004140:	2b00      	cmp	r3, #0
 8004142:	d006      	beq.n	8004152 <Vector154+0x36>
    dma.streams[14].func(dma.streams[14].param, flags);
 8004144:	4b09      	ldr	r3, [pc, #36]	; (800416c <Vector154+0x50>)
 8004146:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004148:	4a08      	ldr	r2, [pc, #32]	; (800416c <Vector154+0x50>)
 800414a:	6f92      	ldr	r2, [r2, #120]	; 0x78
 800414c:	6879      	ldr	r1, [r7, #4]
 800414e:	4610      	mov	r0, r2
 8004150:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8004152:	4804      	ldr	r0, [pc, #16]	; (8004164 <Vector154+0x48>)
 8004154:	f003 faa6 	bl	80076a4 <__trace_isr_leave>
 8004158:	f004 fdae 	bl	8008cb8 <__port_irq_epilogue>
}
 800415c:	bf00      	nop
 800415e:	3708      	adds	r7, #8
 8004160:	46bd      	mov	sp, r7
 8004162:	bd80      	pop	{r7, pc}
 8004164:	0800fa28 	.word	0x0800fa28
 8004168:	40020400 	.word	0x40020400
 800416c:	2400076c 	.word	0x2400076c

08004170 <Vector158>:
/**
 * @brief   DMA2 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
 8004170:	b580      	push	{r7, lr}
 8004172:	b082      	sub	sp, #8
 8004174:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8004176:	4811      	ldr	r0, [pc, #68]	; (80041bc <Vector158+0x4c>)
 8004178:	f003 fa5a 	bl	8007630 <__trace_isr_enter>

  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 800417c:	4b10      	ldr	r3, [pc, #64]	; (80041c0 <Vector158+0x50>)
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	0d9b      	lsrs	r3, r3, #22
 8004182:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8004186:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 22U;
 8004188:	4a0d      	ldr	r2, [pc, #52]	; (80041c0 <Vector158+0x50>)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	059b      	lsls	r3, r3, #22
 800418e:	60d3      	str	r3, [r2, #12]
  if (dma.streams[15].func)
 8004190:	4b0c      	ldr	r3, [pc, #48]	; (80041c4 <Vector158+0x54>)
 8004192:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004194:	2b00      	cmp	r3, #0
 8004196:	d007      	beq.n	80041a8 <Vector158+0x38>
    dma.streams[15].func(dma.streams[15].param, flags);
 8004198:	4b0a      	ldr	r3, [pc, #40]	; (80041c4 <Vector158+0x54>)
 800419a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800419c:	4a09      	ldr	r2, [pc, #36]	; (80041c4 <Vector158+0x54>)
 800419e:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 80041a2:	6879      	ldr	r1, [r7, #4]
 80041a4:	4610      	mov	r0, r2
 80041a6:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80041a8:	4804      	ldr	r0, [pc, #16]	; (80041bc <Vector158+0x4c>)
 80041aa:	f003 fa7b 	bl	80076a4 <__trace_isr_leave>
 80041ae:	f004 fd83 	bl	8008cb8 <__port_irq_epilogue>
}
 80041b2:	bf00      	nop
 80041b4:	3708      	adds	r7, #8
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}
 80041ba:	bf00      	nop
 80041bc:	0800fa34 	.word	0x0800fa34
 80041c0:	40020400 	.word	0x40020400
 80041c4:	2400076c 	.word	0x2400076c

080041c8 <dmaInit>:
/**
 * @brief   STM32 DMA helper initialization.
 *
 * @init
 */
void dmaInit(void) {
 80041c8:	b480      	push	{r7}
 80041ca:	b083      	sub	sp, #12
 80041cc:	af00      	add	r7, sp, #0
  unsigned i;

  dma.allocated_mask = 0U;
 80041ce:	4b17      	ldr	r3, [pc, #92]	; (800422c <dmaInit+0x64>)
 80041d0:	2200      	movs	r2, #0
 80041d2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 80041d4:	2300      	movs	r3, #0
 80041d6:	607b      	str	r3, [r7, #4]
 80041d8:	e00f      	b.n	80041fa <dmaInit+0x32>
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 80041da:	4a15      	ldr	r2, [pc, #84]	; (8004230 <dmaInit+0x68>)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	011b      	lsls	r3, r3, #4
 80041e0:	4413      	add	r3, r2
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	2200      	movs	r2, #0
 80041e6:	601a      	str	r2, [r3, #0]
    dma.streams[i].func = NULL;
 80041e8:	4a10      	ldr	r2, [pc, #64]	; (800422c <dmaInit+0x64>)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	00db      	lsls	r3, r3, #3
 80041ee:	4413      	add	r3, r2
 80041f0:	2200      	movs	r2, #0
 80041f2:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	3301      	adds	r3, #1
 80041f8:	607b      	str	r3, [r7, #4]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2b0f      	cmp	r3, #15
 80041fe:	d9ec      	bls.n	80041da <dmaInit+0x12>
  }
  DMA1->LIFCR = 0xFFFFFFFFU;
 8004200:	4b0c      	ldr	r3, [pc, #48]	; (8004234 <dmaInit+0x6c>)
 8004202:	f04f 32ff 	mov.w	r2, #4294967295
 8004206:	609a      	str	r2, [r3, #8]
  DMA1->HIFCR = 0xFFFFFFFFU;
 8004208:	4b0a      	ldr	r3, [pc, #40]	; (8004234 <dmaInit+0x6c>)
 800420a:	f04f 32ff 	mov.w	r2, #4294967295
 800420e:	60da      	str	r2, [r3, #12]
  DMA2->LIFCR = 0xFFFFFFFFU;
 8004210:	4b09      	ldr	r3, [pc, #36]	; (8004238 <dmaInit+0x70>)
 8004212:	f04f 32ff 	mov.w	r2, #4294967295
 8004216:	609a      	str	r2, [r3, #8]
  DMA2->HIFCR = 0xFFFFFFFFU;
 8004218:	4b07      	ldr	r3, [pc, #28]	; (8004238 <dmaInit+0x70>)
 800421a:	f04f 32ff 	mov.w	r2, #4294967295
 800421e:	60da      	str	r2, [r3, #12]
}
 8004220:	bf00      	nop
 8004222:	370c      	adds	r7, #12
 8004224:	46bd      	mov	sp, r7
 8004226:	bc80      	pop	{r7}
 8004228:	4770      	bx	lr
 800422a:	bf00      	nop
 800422c:	2400076c 	.word	0x2400076c
 8004230:	0800f880 	.word	0x0800f880
 8004234:	40020000 	.word	0x40020000
 8004238:	40020400 	.word	0x40020400

0800423c <dmaStreamAllocI>:
 * @iclass
 */
const stm32_dma_stream_t *dmaStreamAllocI(uint32_t id,
                                          uint32_t priority,
                                          stm32_dmaisr_t func,
                                          void *param) {
 800423c:	b580      	push	{r7, lr}
 800423e:	b08a      	sub	sp, #40	; 0x28
 8004240:	af00      	add	r7, sp, #0
 8004242:	60f8      	str	r0, [r7, #12]
 8004244:	60b9      	str	r1, [r7, #8]
 8004246:	607a      	str	r2, [r7, #4]
 8004248:	603b      	str	r3, [r7, #0]
  uint32_t i, startid, endid;

  osalDbgCheckClassI();

  if (id < STM32_DMA_STREAMS) {
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	2b0f      	cmp	r3, #15
 800424e:	d804      	bhi.n	800425a <dmaStreamAllocI+0x1e>
    startid = id;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	623b      	str	r3, [r7, #32]
    endid   = id;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	61fb      	str	r3, [r7, #28]
 8004258:	e019      	b.n	800428e <dmaStreamAllocI+0x52>
  }
#if STM32_DMA_SUPPORTS_DMAMUX == TRUE
  else if (id == STM32_DMA_STREAM_ID_ANY) {
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2b10      	cmp	r3, #16
 800425e:	d104      	bne.n	800426a <dmaStreamAllocI+0x2e>
    startid = 0U;
 8004260:	2300      	movs	r3, #0
 8004262:	623b      	str	r3, [r7, #32]
    endid   = STM32_DMA_STREAMS - 1U;
 8004264:	230f      	movs	r3, #15
 8004266:	61fb      	str	r3, [r7, #28]
 8004268:	e011      	b.n	800428e <dmaStreamAllocI+0x52>
  }
  else if (id == STM32_DMA_STREAM_ID_ANY_DMA1) {
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2b11      	cmp	r3, #17
 800426e:	d104      	bne.n	800427a <dmaStreamAllocI+0x3e>
    startid = 0U;
 8004270:	2300      	movs	r3, #0
 8004272:	623b      	str	r3, [r7, #32]
    endid   = (STM32_DMA_STREAMS / 2U) - 1U;
 8004274:	2307      	movs	r3, #7
 8004276:	61fb      	str	r3, [r7, #28]
 8004278:	e009      	b.n	800428e <dmaStreamAllocI+0x52>
  }
  else if (id == STM32_DMA_STREAM_ID_ANY_DMA2) {
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2b12      	cmp	r3, #18
 800427e:	d104      	bne.n	800428a <dmaStreamAllocI+0x4e>
    startid = (STM32_DMA_STREAMS / 2U) - 1U;
 8004280:	2307      	movs	r3, #7
 8004282:	623b      	str	r3, [r7, #32]
    endid   = STM32_DMA_STREAMS - 1U;
 8004284:	230f      	movs	r3, #15
 8004286:	61fb      	str	r3, [r7, #28]
 8004288:	e001      	b.n	800428e <dmaStreamAllocI+0x52>
  }
#endif
  else {
    osalDbgCheck(false);
    return NULL;
 800428a:	2300      	movs	r3, #0
 800428c:	e067      	b.n	800435e <dmaStreamAllocI+0x122>
  }

  for (i = startid; i <= endid; i++) {
 800428e:	6a3b      	ldr	r3, [r7, #32]
 8004290:	627b      	str	r3, [r7, #36]	; 0x24
 8004292:	e05f      	b.n	8004354 <dmaStreamAllocI+0x118>
    uint32_t mask = (1U << i);
 8004294:	2201      	movs	r2, #1
 8004296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004298:	fa02 f303 	lsl.w	r3, r2, r3
 800429c:	61bb      	str	r3, [r7, #24]
    if ((dma.allocated_mask & mask) == 0U) {
 800429e:	4b32      	ldr	r3, [pc, #200]	; (8004368 <dmaStreamAllocI+0x12c>)
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	69bb      	ldr	r3, [r7, #24]
 80042a4:	4013      	ands	r3, r2
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d151      	bne.n	800434e <dmaStreamAllocI+0x112>
      const stm32_dma_stream_t *dmastp = STM32_DMA_STREAM(i);
 80042aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ac:	011b      	lsls	r3, r3, #4
 80042ae:	4a2f      	ldr	r2, [pc, #188]	; (800436c <dmaStreamAllocI+0x130>)
 80042b0:	4413      	add	r3, r2
 80042b2:	617b      	str	r3, [r7, #20]

      /* Installs the DMA handler.*/
      dma.streams[i].func  = func;
 80042b4:	4a2c      	ldr	r2, [pc, #176]	; (8004368 <dmaStreamAllocI+0x12c>)
 80042b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042b8:	00db      	lsls	r3, r3, #3
 80042ba:	4413      	add	r3, r2
 80042bc:	687a      	ldr	r2, [r7, #4]
 80042be:	605a      	str	r2, [r3, #4]
      dma.streams[i].param = param;
 80042c0:	4a29      	ldr	r2, [pc, #164]	; (8004368 <dmaStreamAllocI+0x12c>)
 80042c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c4:	00db      	lsls	r3, r3, #3
 80042c6:	4413      	add	r3, r2
 80042c8:	683a      	ldr	r2, [r7, #0]
 80042ca:	609a      	str	r2, [r3, #8]
      dma.allocated_mask  |= mask;
 80042cc:	4b26      	ldr	r3, [pc, #152]	; (8004368 <dmaStreamAllocI+0x12c>)
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	69bb      	ldr	r3, [r7, #24]
 80042d2:	4313      	orrs	r3, r2
 80042d4:	4a24      	ldr	r2, [pc, #144]	; (8004368 <dmaStreamAllocI+0x12c>)
 80042d6:	6013      	str	r3, [r2, #0]

      /* Enabling DMA clocks required by the current streams set.*/
      if ((STM32_DMA1_STREAMS_MASK & mask) != 0U) {
 80042d8:	69bb      	ldr	r3, [r7, #24]
 80042da:	b2db      	uxtb	r3, r3
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d003      	beq.n	80042e8 <dmaStreamAllocI+0xac>
        rccEnableDMA1(true);
 80042e0:	2101      	movs	r1, #1
 80042e2:	2001      	movs	r0, #1
 80042e4:	f7ff fc88 	bl	8003bf8 <rccEnableAHB1>
      }
      if ((STM32_DMA2_STREAMS_MASK & mask) != 0U) {
 80042e8:	69bb      	ldr	r3, [r7, #24]
 80042ea:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d003      	beq.n	80042fa <dmaStreamAllocI+0xbe>
        rccEnableDMA2(true);
 80042f2:	2101      	movs	r1, #1
 80042f4:	2002      	movs	r0, #2
 80042f6:	f7ff fc7f 	bl	8003bf8 <rccEnableAHB1>
        rccEnableDMAMUX(true);
      }
#endif

      /* Putting the stream in a safe state.*/
      dmaStreamDisable(dmastp);
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f022 021f 	bic.w	r2, r2, #31
 8004308:	601a      	str	r2, [r3, #0]
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f003 0301 	and.w	r3, r3, #1
 8004314:	2b00      	cmp	r3, #0
 8004316:	d1f8      	bne.n	800430a <dmaStreamAllocI+0xce>
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	7b1b      	ldrb	r3, [r3, #12]
 800431c:	4619      	mov	r1, r3
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	223d      	movs	r2, #61	; 0x3d
 8004324:	408a      	lsls	r2, r1
 8004326:	601a      	str	r2, [r3, #0]
      dmastp->stream->CR = STM32_DMA_CR_RESET_VALUE;
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	2200      	movs	r2, #0
 800432e:	601a      	str	r2, [r3, #0]
      dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	2221      	movs	r2, #33	; 0x21
 8004336:	615a      	str	r2, [r3, #20]

      /* Enables the associated IRQ vector if a callback is defined.*/
      if (func != NULL) {
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d005      	beq.n	800434a <dmaStreamAllocI+0x10e>
        nvicEnableVector(dmastp->vector, priority);
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	7b9b      	ldrb	r3, [r3, #14]
 8004342:	68b9      	ldr	r1, [r7, #8]
 8004344:	4618      	mov	r0, r3
 8004346:	f7fe fa51 	bl	80027ec <nvicEnableVector>
      }

      return dmastp;
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	e007      	b.n	800435e <dmaStreamAllocI+0x122>
  for (i = startid; i <= endid; i++) {
 800434e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004350:	3301      	adds	r3, #1
 8004352:	627b      	str	r3, [r7, #36]	; 0x24
 8004354:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004356:	69fb      	ldr	r3, [r7, #28]
 8004358:	429a      	cmp	r2, r3
 800435a:	d99b      	bls.n	8004294 <dmaStreamAllocI+0x58>
    }
  }

  return NULL;
 800435c:	2300      	movs	r3, #0
}
 800435e:	4618      	mov	r0, r3
 8004360:	3728      	adds	r7, #40	; 0x28
 8004362:	46bd      	mov	sp, r7
 8004364:	bd80      	pop	{r7, pc}
 8004366:	bf00      	nop
 8004368:	2400076c 	.word	0x2400076c
 800436c:	0800f880 	.word	0x0800f880

08004370 <dmaStreamFreeI>:
 *
 * @param[in] dmastp    pointer to a stm32_dma_stream_t structure
 *
 * @iclass
 */
void dmaStreamFreeI(const stm32_dma_stream_t *dmastp) {
 8004370:	b580      	push	{r7, lr}
 8004372:	b082      	sub	sp, #8
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
  /* Check if the streams is not taken.*/
  osalDbgAssert((dma.allocated_mask & (1U << dmastp->selfindex)) != 0U,
                "not allocated");

  /* Disables the associated IRQ vector.*/
  nvicDisableVector(dmastp->vector);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	7b9b      	ldrb	r3, [r3, #14]
 800437c:	4618      	mov	r0, r3
 800437e:	f7fe fa63 	bl	8002848 <nvicDisableVector>

  /* Marks the stream as not allocated.*/
  dma.allocated_mask &= ~(1U << dmastp->selfindex);
 8004382:	4b10      	ldr	r3, [pc, #64]	; (80043c4 <dmaStreamFreeI+0x54>)
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	7b5b      	ldrb	r3, [r3, #13]
 800438a:	4619      	mov	r1, r3
 800438c:	2301      	movs	r3, #1
 800438e:	408b      	lsls	r3, r1
 8004390:	43db      	mvns	r3, r3
 8004392:	4013      	ands	r3, r2
 8004394:	4a0b      	ldr	r2, [pc, #44]	; (80043c4 <dmaStreamFreeI+0x54>)
 8004396:	6013      	str	r3, [r2, #0]

  /* Shutting down clocks that are no more required, if any.*/
  if ((dma.allocated_mask & STM32_DMA1_STREAMS_MASK) == 0U) {
 8004398:	4b0a      	ldr	r3, [pc, #40]	; (80043c4 <dmaStreamFreeI+0x54>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	b2db      	uxtb	r3, r3
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d102      	bne.n	80043a8 <dmaStreamFreeI+0x38>
    rccDisableDMA1();
 80043a2:	2001      	movs	r0, #1
 80043a4:	f7ff fc56 	bl	8003c54 <rccDisableAHB1>
  }
  if ((dma.allocated_mask & STM32_DMA2_STREAMS_MASK) == 0U) {
 80043a8:	4b06      	ldr	r3, [pc, #24]	; (80043c4 <dmaStreamFreeI+0x54>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d102      	bne.n	80043ba <dmaStreamFreeI+0x4a>
    rccDisableDMA2();
 80043b4:	2002      	movs	r0, #2
 80043b6:	f7ff fc4d 	bl	8003c54 <rccDisableAHB1>
  /* Shutting down DMAMUX if present.*/
  if (dma.allocated_mask == 0U) {
    rccDisableDMAMUX();
  }
#endif
}
 80043ba:	bf00      	nop
 80043bc:	3708      	adds	r7, #8
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}
 80043c2:	bf00      	nop
 80043c4:	2400076c 	.word	0x2400076c

080043c8 <dmaSetRequestSource>:
 * @param[in] dmastp    pointer to a @p stm32_dma_stream_t structure
 * @param[in] per       peripheral identifier
 *
 * @special
 */
void dmaSetRequestSource(const stm32_dma_stream_t *dmastp, uint32_t per) {
 80043c8:	b480      	push	{r7}
 80043ca:	b083      	sub	sp, #12
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
 80043d0:	6039      	str	r1, [r7, #0]

  osalDbgCheck(per < 256U);

  dmastp->mux->CCR = per;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	689b      	ldr	r3, [r3, #8]
 80043d6:	683a      	ldr	r2, [r7, #0]
 80043d8:	601a      	str	r2, [r3, #0]
}
 80043da:	bf00      	nop
 80043dc:	370c      	adds	r7, #12
 80043de:	46bd      	mov	sp, r7
 80043e0:	bc80      	pop	{r7}
 80043e2:	4770      	bx	lr

080043e4 <_pal_lld_init>:
/**
 * @brief   PAL driver initialization.
 *
 * @notapi
 */
void _pal_lld_init(void) {
 80043e4:	b480      	push	{r7}
 80043e6:	af00      	add	r7, sp, #0

  for (i = 0; i < 16; i++) {
    _pal_init_event(i);
  }
#endif
}
 80043e8:	bf00      	nop
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bc80      	pop	{r7}
 80043ee:	4770      	bx	lr

080043f0 <_pal_lld_setgroupmode>:
 *
 * @notapi
 */
void _pal_lld_setgroupmode(ioportid_t port,
                           ioportmask_t mask,
                           iomode_t mode) {
 80043f0:	b480      	push	{r7}
 80043f2:	b08f      	sub	sp, #60	; 0x3c
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	60f8      	str	r0, [r7, #12]
 80043f8:	60b9      	str	r1, [r7, #8]
 80043fa:	607a      	str	r2, [r7, #4]

  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	f003 0303 	and.w	r3, r3, #3
 8004402:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	089b      	lsrs	r3, r3, #2
 8004408:	f003 0301 	and.w	r3, r3, #1
 800440c:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	08db      	lsrs	r3, r3, #3
 8004412:	f003 0303 	and.w	r3, r3, #3
 8004416:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pupdr   = (mode & PAL_STM32_PUPDR_MASK) >> 5;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	095b      	lsrs	r3, r3, #5
 800441c:	f003 0303 	and.w	r3, r3, #3
 8004420:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	09db      	lsrs	r3, r3, #7
 8004426:	f003 030f 	and.w	r3, r3, #15
 800442a:	623b      	str	r3, [r7, #32]
  uint32_t bit     = 0;
 800442c:	2300      	movs	r3, #0
 800442e:	627b      	str	r3, [r7, #36]	; 0x24
  while (true) {
    if ((mask & 1) != 0) {
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	f003 0301 	and.w	r3, r3, #1
 8004436:	2b00      	cmp	r3, #0
 8004438:	d079      	beq.n	800452e <_pal_lld_setgroupmode+0x13e>
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
 800443a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800443c:	f003 0307 	and.w	r3, r3, #7
 8004440:	009b      	lsls	r3, r3, #2
 8004442:	6a3a      	ldr	r2, [r7, #32]
 8004444:	fa02 f303 	lsl.w	r3, r2, r3
 8004448:	61fb      	str	r3, [r7, #28]
      m1 = 1 << bit;
 800444a:	2201      	movs	r2, #1
 800444c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800444e:	fa02 f303 	lsl.w	r3, r2, r3
 8004452:	61bb      	str	r3, [r7, #24]
      m2 = 3 << (bit * 2);
 8004454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004456:	005b      	lsls	r3, r3, #1
 8004458:	2203      	movs	r2, #3
 800445a:	fa02 f303 	lsl.w	r3, r2, r3
 800445e:	617b      	str	r3, [r7, #20]
      m4 = 15 << ((bit & 7) * 4);
 8004460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004462:	f003 0307 	and.w	r3, r3, #7
 8004466:	009b      	lsls	r3, r3, #2
 8004468:	220f      	movs	r2, #15
 800446a:	fa02 f303 	lsl.w	r3, r2, r3
 800446e:	613b      	str	r3, [r7, #16]
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	685a      	ldr	r2, [r3, #4]
 8004474:	69bb      	ldr	r3, [r7, #24]
 8004476:	43db      	mvns	r3, r3
 8004478:	401a      	ands	r2, r3
 800447a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800447c:	431a      	orrs	r2, r3
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	605a      	str	r2, [r3, #4]
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	689a      	ldr	r2, [r3, #8]
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	43db      	mvns	r3, r3
 800448a:	401a      	ands	r2, r3
 800448c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800448e:	431a      	orrs	r2, r3
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	609a      	str	r2, [r3, #8]
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	68da      	ldr	r2, [r3, #12]
 8004498:	697b      	ldr	r3, [r7, #20]
 800449a:	43db      	mvns	r3, r3
 800449c:	401a      	ands	r2, r3
 800449e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044a0:	431a      	orrs	r2, r3
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	60da      	str	r2, [r3, #12]
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	f003 0303 	and.w	r3, r3, #3
 80044ac:	2b02      	cmp	r3, #2
 80044ae:	d11f      	bne.n	80044f0 <_pal_lld_setgroupmode+0x100>
        /* If going in alternate mode then the alternate number is set
           before switching mode in order to avoid glitches.*/
        if (bit < 8)
 80044b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044b2:	2b07      	cmp	r3, #7
 80044b4:	d809      	bhi.n	80044ca <_pal_lld_setgroupmode+0xda>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	6a1a      	ldr	r2, [r3, #32]
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	43db      	mvns	r3, r3
 80044be:	401a      	ands	r2, r3
 80044c0:	69fb      	ldr	r3, [r7, #28]
 80044c2:	431a      	orrs	r2, r3
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	621a      	str	r2, [r3, #32]
 80044c8:	e008      	b.n	80044dc <_pal_lld_setgroupmode+0xec>
        else
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	43db      	mvns	r3, r3
 80044d2:	401a      	ands	r2, r3
 80044d4:	69fb      	ldr	r3, [r7, #28]
 80044d6:	431a      	orrs	r2, r3
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	625a      	str	r2, [r3, #36]	; 0x24
        port->MODER   = (port->MODER & ~m2) | moder;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681a      	ldr	r2, [r3, #0]
 80044e0:	697b      	ldr	r3, [r7, #20]
 80044e2:	43db      	mvns	r3, r3
 80044e4:	401a      	ands	r2, r3
 80044e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044e8:	431a      	orrs	r2, r3
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	601a      	str	r2, [r3, #0]
 80044ee:	e01e      	b.n	800452e <_pal_lld_setgroupmode+0x13e>
      }
      else {
        /* If going into a non-alternate mode then the mode is switched
           before setting the alternate mode in order to avoid glitches.*/
        port->MODER   = (port->MODER & ~m2) | moder;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	43db      	mvns	r3, r3
 80044f8:	401a      	ands	r2, r3
 80044fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044fc:	431a      	orrs	r2, r3
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	601a      	str	r2, [r3, #0]
        if (bit < 8)
 8004502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004504:	2b07      	cmp	r3, #7
 8004506:	d809      	bhi.n	800451c <_pal_lld_setgroupmode+0x12c>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	6a1a      	ldr	r2, [r3, #32]
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	43db      	mvns	r3, r3
 8004510:	401a      	ands	r2, r3
 8004512:	69fb      	ldr	r3, [r7, #28]
 8004514:	431a      	orrs	r2, r3
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	621a      	str	r2, [r3, #32]
 800451a:	e008      	b.n	800452e <_pal_lld_setgroupmode+0x13e>
        else
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004520:	693b      	ldr	r3, [r7, #16]
 8004522:	43db      	mvns	r3, r3
 8004524:	401a      	ands	r2, r3
 8004526:	69fb      	ldr	r3, [r7, #28]
 8004528:	431a      	orrs	r2, r3
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	625a      	str	r2, [r3, #36]	; 0x24
      }
    }
    mask >>= 1;
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	085b      	lsrs	r3, r3, #1
 8004532:	60bb      	str	r3, [r7, #8]
    if (!mask)
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d00f      	beq.n	800455a <_pal_lld_setgroupmode+0x16a>
      return;
    otyper <<= 1;
 800453a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800453c:	005b      	lsls	r3, r3, #1
 800453e:	633b      	str	r3, [r7, #48]	; 0x30
    ospeedr <<= 2;
 8004540:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004542:	009b      	lsls	r3, r3, #2
 8004544:	62fb      	str	r3, [r7, #44]	; 0x2c
    pupdr <<= 2;
 8004546:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004548:	009b      	lsls	r3, r3, #2
 800454a:	62bb      	str	r3, [r7, #40]	; 0x28
    moder <<= 2;
 800454c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800454e:	009b      	lsls	r3, r3, #2
 8004550:	637b      	str	r3, [r7, #52]	; 0x34
    bit++;
 8004552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004554:	3301      	adds	r3, #1
 8004556:	627b      	str	r3, [r7, #36]	; 0x24
    if ((mask & 1) != 0) {
 8004558:	e76a      	b.n	8004430 <_pal_lld_setgroupmode+0x40>
      return;
 800455a:	bf00      	nop
  }
}
 800455c:	373c      	adds	r7, #60	; 0x3c
 800455e:	46bd      	mov	sp, r7
 8004560:	bc80      	pop	{r7}
 8004562:	4770      	bx	lr

08004564 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8004564:	b480      	push	{r7}
 8004566:	b083      	sub	sp, #12
 8004568:	af00      	add	r7, sp, #0
 800456a:	2330      	movs	r3, #48	; 0x30
 800456c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	f383 8811 	msr	BASEPRI, r3
}
 8004574:	bf00      	nop
}
 8004576:	bf00      	nop
}
 8004578:	bf00      	nop
}
 800457a:	bf00      	nop
 800457c:	370c      	adds	r7, #12
 800457e:	46bd      	mov	sp, r7
 8004580:	bc80      	pop	{r7}
 8004582:	4770      	bx	lr

08004584 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8004584:	b480      	push	{r7}
 8004586:	b083      	sub	sp, #12
 8004588:	af00      	add	r7, sp, #0
 800458a:	2300      	movs	r3, #0
 800458c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f383 8811 	msr	BASEPRI, r3
}
 8004594:	bf00      	nop
}
 8004596:	bf00      	nop
}
 8004598:	bf00      	nop
}
 800459a:	bf00      	nop
 800459c:	370c      	adds	r7, #12
 800459e:	46bd      	mov	sp, r7
 80045a0:	bc80      	pop	{r7}
 80045a2:	4770      	bx	lr

080045a4 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 80045a4:	b580      	push	{r7, lr}
 80045a6:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 80045a8:	f7ff ffdc 	bl	8004564 <chSysLockFromISR>
}
 80045ac:	bf00      	nop
 80045ae:	bd80      	pop	{r7, pc}

080045b0 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 80045b0:	b580      	push	{r7, lr}
 80045b2:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 80045b4:	f7ff ffe6 	bl	8004584 <chSysUnlockFromISR>
}
 80045b8:	bf00      	nop
 80045ba:	bd80      	pop	{r7, pc}

080045bc <osalThreadResumeI>:
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {
 80045bc:	b580      	push	{r7, lr}
 80045be:	b082      	sub	sp, #8
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
 80045c4:	6039      	str	r1, [r7, #0]
  chThdResumeI(trp, msg);
 80045c6:	6839      	ldr	r1, [r7, #0]
 80045c8:	6878      	ldr	r0, [r7, #4]
 80045ca:	f004 f849 	bl	8008660 <chThdResumeI>
}
 80045ce:	bf00      	nop
 80045d0:	3708      	adds	r7, #8
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}

080045d6 <i2c_lld_get_rxbytes>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline size_t i2c_lld_get_rxbytes (I2CDriver *i2cp) {
 80045d6:	b480      	push	{r7}
 80045d8:	b083      	sub	sp, #12
 80045da:	af00      	add	r7, sp, #0
 80045dc:	6078      	str	r0, [r7, #4]
#if defined(STM32_I2C_DMA_REQUIRED) && defined(STM32_I2C_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    return dmaStreamGetTransactionSize((i2cp)->rx.dma);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	685b      	ldr	r3, [r3, #4]
  }
#endif
#else
  return i2cp->rxbytes;
#endif
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	370c      	adds	r7, #12
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bc80      	pop	{r7}
 80045ee:	4770      	bx	lr

080045f0 <i2c_lld_get_txbytes>:

static inline size_t i2c_lld_get_txbytes (I2CDriver *i2cp) {
 80045f0:	b480      	push	{r7}
 80045f2:	b083      	sub	sp, #12
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
#if defined(STM32_I2C_DMA_REQUIRED) && defined(STM32_I2C_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    return dmaStreamGetTransactionSize((i2cp)->tx.dma);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	685b      	ldr	r3, [r3, #4]
  }
#endif
#else
  return i2cp->txbytes;
#endif
}
 8004600:	4618      	mov	r0, r3
 8004602:	370c      	adds	r7, #12
 8004604:	46bd      	mov	sp, r7
 8004606:	bc80      	pop	{r7}
 8004608:	4770      	bx	lr

0800460a <i2c_lld_start_rx_dma>:

#if STM32_I2C_USE_DMA == TRUE
static inline void i2c_lld_start_rx_dma(I2CDriver *i2cp) {
 800460a:	b480      	push	{r7}
 800460c:	b083      	sub	sp, #12
 800460e:	af00      	add	r7, sp, #0
 8004610:	6078      	str	r0, [r7, #4]
  else
#endif
#endif /* STM32_I2C4_USE_BDMA == TRUE */
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    dmaStreamEnable(i2cp->rx.dma);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f042 0201 	orr.w	r2, r2, #1
 8004624:	601a      	str	r2, [r3, #0]
  }
#endif
}
 8004626:	bf00      	nop
 8004628:	370c      	adds	r7, #12
 800462a:	46bd      	mov	sp, r7
 800462c:	bc80      	pop	{r7}
 800462e:	4770      	bx	lr

08004630 <i2c_lld_stop_rx_dma>:
    dmaStreamEnable(i2cp->tx.dma);
  }
#endif
}

static inline void i2c_lld_stop_rx_dma(I2CDriver *i2cp) {
 8004630:	b480      	push	{r7}
 8004632:	b083      	sub	sp, #12
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  else
#endif
#endif /* STM32_I2C4_USE_BDMA == TRUE */
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    dmaStreamDisable(i2cp->rx.dma);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	681a      	ldr	r2, [r3, #0]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f022 021f 	bic.w	r2, r2, #31
 800464a:	601a      	str	r2, [r3, #0]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f003 0301 	and.w	r3, r3, #1
 8004658:	2b00      	cmp	r3, #0
 800465a:	d1f7      	bne.n	800464c <i2c_lld_stop_rx_dma+0x1c>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004660:	7b1b      	ldrb	r3, [r3, #12]
 8004662:	4619      	mov	r1, r3
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	223d      	movs	r2, #61	; 0x3d
 800466c:	408a      	lsls	r2, r1
 800466e:	601a      	str	r2, [r3, #0]
  }
#endif
}
 8004670:	bf00      	nop
 8004672:	370c      	adds	r7, #12
 8004674:	46bd      	mov	sp, r7
 8004676:	bc80      	pop	{r7}
 8004678:	4770      	bx	lr

0800467a <i2c_lld_stop_tx_dma>:

static inline void i2c_lld_stop_tx_dma(I2CDriver *i2cp) {
 800467a:	b480      	push	{r7}
 800467c:	b083      	sub	sp, #12
 800467e:	af00      	add	r7, sp, #0
 8004680:	6078      	str	r0, [r7, #4]
  else
#endif
#endif /* STM32_I2C4_USE_BDMA == TRUE */
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    dmaStreamDisable(i2cp->tx.dma);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	681a      	ldr	r2, [r3, #0]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f022 021f 	bic.w	r2, r2, #31
 8004694:	601a      	str	r2, [r3, #0]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 0301 	and.w	r3, r3, #1
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d1f7      	bne.n	8004696 <i2c_lld_stop_tx_dma+0x1c>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046aa:	7b1b      	ldrb	r3, [r3, #12]
 80046ac:	4619      	mov	r1, r3
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	223d      	movs	r2, #61	; 0x3d
 80046b6:	408a      	lsls	r2, r1
 80046b8:	601a      	str	r2, [r3, #0]
  }
#endif
}
 80046ba:	bf00      	nop
 80046bc:	370c      	adds	r7, #12
 80046be:	46bd      	mov	sp, r7
 80046c0:	bc80      	pop	{r7}
 80046c2:	4770      	bx	lr

080046c4 <i2c_lld_setup_rx_transfer>:
 *
 * @param[in] i2cp      pointer to the @p I2CDriver object
 *
 * @notapi
 */
static void i2c_lld_setup_rx_transfer(I2CDriver *i2cp) {
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b086      	sub	sp, #24
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  I2C_TypeDef *dp = i2cp->i2c;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046d0:	60fb      	str	r3, [r7, #12]
  uint32_t reload;
  size_t n;

  /* The unit can transfer 255 bytes maximum in a single operation.*/
  n = i2c_lld_get_rxbytes(i2cp);
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	f7ff ff7f 	bl	80045d6 <i2c_lld_get_rxbytes>
 80046d8:	6138      	str	r0, [r7, #16]
  if (n > 255U) {
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	2bff      	cmp	r3, #255	; 0xff
 80046de:	d905      	bls.n	80046ec <i2c_lld_setup_rx_transfer+0x28>
    n = 255U;
 80046e0:	23ff      	movs	r3, #255	; 0xff
 80046e2:	613b      	str	r3, [r7, #16]
    reload = I2C_CR2_RELOAD;
 80046e4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80046e8:	617b      	str	r3, [r7, #20]
 80046ea:	e001      	b.n	80046f0 <i2c_lld_setup_rx_transfer+0x2c>
  }
  else {
    reload = 0U;
 80046ec:	2300      	movs	r3, #0
 80046ee:	617b      	str	r3, [r7, #20]
  }

  /* Configures the CR2 registers with both the calculated and static
     settings.*/
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	685a      	ldr	r2, [r3, #4]
 80046f4:	4b09      	ldr	r3, [pc, #36]	; (800471c <i2c_lld_setup_rx_transfer+0x58>)
 80046f6:	4013      	ands	r3, r2
 80046f8:	687a      	ldr	r2, [r7, #4]
 80046fa:	6852      	ldr	r2, [r2, #4]
 80046fc:	6892      	ldr	r2, [r2, #8]
 80046fe:	431a      	orrs	r2, r3
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 8004700:	693b      	ldr	r3, [r7, #16]
 8004702:	041b      	lsls	r3, r3, #16
 8004704:	431a      	orrs	r2, r3
 8004706:	697b      	ldr	r3, [r7, #20]
 8004708:	4313      	orrs	r3, r2
 800470a:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	605a      	str	r2, [r3, #4]
}
 8004712:	bf00      	nop
 8004714:	3718      	adds	r7, #24
 8004716:	46bd      	mov	sp, r7
 8004718:	bd80      	pop	{r7, pc}
 800471a:	bf00      	nop
 800471c:	fe00ffff 	.word	0xfe00ffff

08004720 <i2c_lld_setup_tx_transfer>:
 *
 * @param[in] i2cp      pointer to the @p I2CDriver object
 *
 * @notapi
 */
static void i2c_lld_setup_tx_transfer(I2CDriver *i2cp) {
 8004720:	b580      	push	{r7, lr}
 8004722:	b086      	sub	sp, #24
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
  I2C_TypeDef *dp = i2cp->i2c;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800472c:	60fb      	str	r3, [r7, #12]
  uint32_t reload;
  size_t n;

  /* The unit can transfer 255 bytes maximum in a single operation.*/
  n = i2c_lld_get_txbytes(i2cp);
 800472e:	6878      	ldr	r0, [r7, #4]
 8004730:	f7ff ff5e 	bl	80045f0 <i2c_lld_get_txbytes>
 8004734:	6138      	str	r0, [r7, #16]
  if (n > 255U) {
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	2bff      	cmp	r3, #255	; 0xff
 800473a:	d905      	bls.n	8004748 <i2c_lld_setup_tx_transfer+0x28>
    n = 255U;
 800473c:	23ff      	movs	r3, #255	; 0xff
 800473e:	613b      	str	r3, [r7, #16]
    reload = I2C_CR2_RELOAD;
 8004740:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004744:	617b      	str	r3, [r7, #20]
 8004746:	e001      	b.n	800474c <i2c_lld_setup_tx_transfer+0x2c>
  }
  else {
    reload = 0U;
 8004748:	2300      	movs	r3, #0
 800474a:	617b      	str	r3, [r7, #20]
  }

  /* Configures the CR2 registers with both the calculated and static
     settings.*/
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	685a      	ldr	r2, [r3, #4]
 8004750:	4b08      	ldr	r3, [pc, #32]	; (8004774 <i2c_lld_setup_tx_transfer+0x54>)
 8004752:	4013      	ands	r3, r2
 8004754:	687a      	ldr	r2, [r7, #4]
 8004756:	6852      	ldr	r2, [r2, #4]
 8004758:	6892      	ldr	r2, [r2, #8]
 800475a:	431a      	orrs	r2, r3
            (n << 16U) | reload;
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	041b      	lsls	r3, r3, #16
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8004760:	431a      	orrs	r2, r3
            (n << 16U) | reload;
 8004762:	697b      	ldr	r3, [r7, #20]
 8004764:	431a      	orrs	r2, r3
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	605a      	str	r2, [r3, #4]
}
 800476a:	bf00      	nop
 800476c:	3718      	adds	r7, #24
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}
 8004772:	bf00      	nop
 8004774:	fe00ffff 	.word	0xfe00ffff

08004778 <i2c_lld_serve_interrupt>:
 * @param[in] i2cp      pointer to the @p I2CDriver object
 * @param[in] isr       content of the ISR register to be decoded
 *
 * @notapi
 */
static void i2c_lld_serve_interrupt(I2CDriver *i2cp, uint32_t isr) {
 8004778:	b580      	push	{r7, lr}
 800477a:	b084      	sub	sp, #16
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
 8004780:	6039      	str	r1, [r7, #0]
  I2C_TypeDef *dp = i2cp->i2c;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004786:	60fb      	str	r3, [r7, #12]
#if (STM32_I2C_USE_DMA == FALSE) || (I2C_ENABLE_SLAVE_MODE == TRUE)
  uint32_t cr1 = dp->CR1;
#endif

  /* Special case of a received NACK, the transfer is aborted.*/
  if ((isr & I2C_ISR_NACKF) != 0U) {
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	f003 0310 	and.w	r3, r3, #16
 800478e:	2b00      	cmp	r3, #0
 8004790:	d023      	beq.n	80047da <i2c_lld_serve_interrupt+0x62>

#if STM32_I2C_USE_DMA == TRUE
    /* Stops the associated DMA streams.*/
    i2c_lld_stop_rx_dma(i2cp);
 8004792:	6878      	ldr	r0, [r7, #4]
 8004794:	f7ff ff4c 	bl	8004630 <i2c_lld_stop_rx_dma>
    i2c_lld_stop_tx_dma(i2cp);
 8004798:	6878      	ldr	r0, [r7, #4]
 800479a:	f7ff ff6e 	bl	800467a <i2c_lld_stop_tx_dma>
      }
    }
#endif

    /* Error flag.*/
    i2cp->errors |= I2C_ACK_FAILURE;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	f043 0204 	orr.w	r2, r3, #4
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	609a      	str	r2, [r3, #8]

    /* Transaction finished sending the STOP.*/
    dp->CR2 |= I2C_CR2_STOP;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	605a      	str	r2, [r3, #4]

    /* Make sure no more interrupts.*/
    dp->CR1 &= ~(I2C_CR1_TCIE | I2C_CR1_TXIE | I2C_CR1_RXIE);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f023 0246 	bic.w	r2, r3, #70	; 0x46
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	601a      	str	r2, [r3, #0]

    /* Errors are signaled to the upper layer.*/
    _i2c_wakeup_error_isr(i2cp);
 80047c2:	f7ff feef 	bl	80045a4 <osalSysLockFromISR>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	331c      	adds	r3, #28
 80047ca:	f06f 0101 	mvn.w	r1, #1
 80047ce:	4618      	mov	r0, r3
 80047d0:	f7ff fef4 	bl	80045bc <osalThreadResumeI>
 80047d4:	f7ff feec 	bl	80045b0 <osalSysUnlockFromISR>

    return;
 80047d8:	e04b      	b.n	8004872 <i2c_lld_serve_interrupt+0xfa>
    }
  }
#endif

  /* Partial transfer handling, restarting the transfer and returning.*/
  if ((isr & I2C_ISR_TCR) != 0U) {
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d00b      	beq.n	80047fc <i2c_lld_serve_interrupt+0x84>
    if (i2cp->state == I2C_ACTIVE_TX) {
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	781b      	ldrb	r3, [r3, #0]
 80047e8:	2b03      	cmp	r3, #3
 80047ea:	d103      	bne.n	80047f4 <i2c_lld_serve_interrupt+0x7c>
      i2c_lld_setup_tx_transfer(i2cp);
 80047ec:	6878      	ldr	r0, [r7, #4]
 80047ee:	f7ff ff97 	bl	8004720 <i2c_lld_setup_tx_transfer>
    }
    else {
      i2c_lld_setup_rx_transfer(i2cp);
    }
    return;
 80047f2:	e03e      	b.n	8004872 <i2c_lld_serve_interrupt+0xfa>
      i2c_lld_setup_rx_transfer(i2cp);
 80047f4:	6878      	ldr	r0, [r7, #4]
 80047f6:	f7ff ff65 	bl	80046c4 <i2c_lld_setup_rx_transfer>
    return;
 80047fa:	e03a      	b.n	8004872 <i2c_lld_serve_interrupt+0xfa>
  }

  /* The following condition is true if a transfer phase has been completed.*/
  if ((isr & I2C_ISR_TC) != 0U) {
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004802:	2b00      	cmp	r3, #0
 8004804:	d035      	beq.n	8004872 <i2c_lld_serve_interrupt+0xfa>
    if (i2cp->state == I2C_ACTIVE_TX) {
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	781b      	ldrb	r3, [r3, #0]
 800480a:	2b03      	cmp	r3, #3
 800480c:	d118      	bne.n	8004840 <i2c_lld_serve_interrupt+0xc8>
      /* End of the transmit phase.*/

#if STM32_I2C_USE_DMA == TRUE
      /* Disabling TX DMA channel.*/
      i2c_lld_stop_tx_dma(i2cp);
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f7ff ff33 	bl	800467a <i2c_lld_stop_tx_dma>
#endif

      /* Starting receive phase if necessary.*/
      if ((i2c_lld_get_rxbytes(i2cp)) > 0U) {
 8004814:	6878      	ldr	r0, [r7, #4]
 8004816:	f7ff fede 	bl	80045d6 <i2c_lld_get_rxbytes>
 800481a:	4603      	mov	r3, r0
 800481c:	2b00      	cmp	r3, #0
 800481e:	d012      	beq.n	8004846 <i2c_lld_serve_interrupt+0xce>
        /* Setting up the peripheral.*/
        i2c_lld_setup_rx_transfer(i2cp);
 8004820:	6878      	ldr	r0, [r7, #4]
 8004822:	f7ff ff4f 	bl	80046c4 <i2c_lld_setup_rx_transfer>

#if STM32_I2C_USE_DMA == TRUE
        /* Enabling RX DMA.*/
        i2c_lld_start_rx_dma(i2cp);
 8004826:	6878      	ldr	r0, [r7, #4]
 8004828:	f7ff feef 	bl	800460a <i2c_lld_start_rx_dma>
        /* RX interrupt enabled.*/
        dp->CR1 |= I2C_CR1_RXIE;
#endif

        /* Starts the read operation.*/
        dp->CR2 |= I2C_CR2_START;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	605a      	str	r2, [r3, #4]

        /* State change.*/
        i2cp->state = I2C_ACTIVE_RX;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2204      	movs	r2, #4
 800483c:	701a      	strb	r2, [r3, #0]

        /* Note, returning because the transaction is not over yet.*/
        return;
 800483e:	e018      	b.n	8004872 <i2c_lld_serve_interrupt+0xfa>
    }
    else {
      /* End of the receive phase.*/
#if STM32_I2C_USE_DMA == TRUE
      /* Disabling RX DMA channel.*/
      i2c_lld_stop_rx_dma(i2cp);
 8004840:	6878      	ldr	r0, [r7, #4]
 8004842:	f7ff fef5 	bl	8004630 <i2c_lld_stop_rx_dma>
#endif
    }

    /* Transaction finished sending the STOP.*/
    dp->CR2 |= I2C_CR2_STOP;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	605a      	str	r2, [r3, #4]

    /* Make sure no more 'Transfer Complete' interrupts.*/
    dp->CR1 &= ~I2C_CR1_TCIE;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	601a      	str	r2, [r3, #0]

    /* Normal transaction end.*/
    _i2c_wakeup_isr(i2cp);
 800485e:	f7ff fea1 	bl	80045a4 <osalSysLockFromISR>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	331c      	adds	r3, #28
 8004866:	2100      	movs	r1, #0
 8004868:	4618      	mov	r0, r3
 800486a:	f7ff fea7 	bl	80045bc <osalThreadResumeI>
 800486e:	f7ff fe9f 	bl	80045b0 <osalSysUnlockFromISR>
  }
}
 8004872:	3710      	adds	r7, #16
 8004874:	46bd      	mov	sp, r7
 8004876:	bd80      	pop	{r7, pc}

08004878 <i2c_lld_serve_error_interrupt>:
 * @param[in] i2cp      pointer to the @p I2CDriver object
 * @param[in] isr       content of the ISR register to be decoded
 *
 * @notapi
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint32_t isr) {
 8004878:	b580      	push	{r7, lr}
 800487a:	b082      	sub	sp, #8
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
 8004880:	6039      	str	r1, [r7, #0]

#if STM32_I2C_USE_DMA == TRUE
  /* Clears DMA interrupt flags just to be safe.*/
  i2c_lld_stop_rx_dma(i2cp);
 8004882:	6878      	ldr	r0, [r7, #4]
 8004884:	f7ff fed4 	bl	8004630 <i2c_lld_stop_rx_dma>
  i2c_lld_stop_tx_dma(i2cp);
 8004888:	6878      	ldr	r0, [r7, #4]
 800488a:	f7ff fef6 	bl	800467a <i2c_lld_stop_tx_dma>
#else
  /* Disabling RX and TX interrupts.*/
  i2cp->i2c->CR1 &= ~(I2C_CR1_TXIE | I2C_CR1_RXIE);
#endif

  if (isr & I2C_ISR_BERR)
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004894:	2b00      	cmp	r3, #0
 8004896:	d005      	beq.n	80048a4 <i2c_lld_serve_error_interrupt+0x2c>
    i2cp->errors |= I2C_BUS_ERROR;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	689b      	ldr	r3, [r3, #8]
 800489c:	f043 0201 	orr.w	r2, r3, #1
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	609a      	str	r2, [r3, #8]

  if (isr & I2C_ISR_ARLO)
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d005      	beq.n	80048ba <i2c_lld_serve_error_interrupt+0x42>
    i2cp->errors |= I2C_ARBITRATION_LOST;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	f043 0202 	orr.w	r2, r3, #2
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	609a      	str	r2, [r3, #8]

  if (isr & I2C_ISR_OVR)
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d005      	beq.n	80048d0 <i2c_lld_serve_error_interrupt+0x58>
    i2cp->errors |= I2C_OVERRUN;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	689b      	ldr	r3, [r3, #8]
 80048c8:	f043 0208 	orr.w	r2, r3, #8
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	609a      	str	r2, [r3, #8]

  if (isr & I2C_ISR_TIMEOUT)
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d005      	beq.n	80048e6 <i2c_lld_serve_error_interrupt+0x6e>
    i2cp->errors |= I2C_TIMEOUT;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	f043 0220 	orr.w	r2, r3, #32
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	609a      	str	r2, [r3, #8]

  /* If some error has been identified then wake the waiting thread.*/
  if (i2cp->errors != I2C_NO_ERROR)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	689b      	ldr	r3, [r3, #8]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d00a      	beq.n	8004904 <i2c_lld_serve_error_interrupt+0x8c>
    _i2c_wakeup_error_isr(i2cp);
 80048ee:	f7ff fe59 	bl	80045a4 <osalSysLockFromISR>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	331c      	adds	r3, #28
 80048f6:	f06f 0101 	mvn.w	r1, #1
 80048fa:	4618      	mov	r0, r3
 80048fc:	f7ff fe5e 	bl	80045bc <osalThreadResumeI>
 8004900:	f7ff fe56 	bl	80045b0 <osalSysUnlockFromISR>
}
 8004904:	bf00      	nop
 8004906:	3708      	adds	r7, #8
 8004908:	46bd      	mov	sp, r7
 800490a:	bd80      	pop	{r7, pc}

0800490c <VectorC4>:

  OSAL_IRQ_EPILOGUE();
}

#elif defined(STM32_I2C2_EVENT_HANDLER) && defined(STM32_I2C2_ERROR_HANDLER)
OSAL_IRQ_HANDLER(STM32_I2C2_EVENT_HANDLER) {
 800490c:	b580      	push	{r7, lr}
 800490e:	b082      	sub	sp, #8
 8004910:	af00      	add	r7, sp, #0
  uint32_t isr = I2CD2.i2c->ISR;
 8004912:	4b0d      	ldr	r3, [pc, #52]	; (8004948 <VectorC4+0x3c>)
 8004914:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004916:	699b      	ldr	r3, [r3, #24]
 8004918:	607b      	str	r3, [r7, #4]

  OSAL_IRQ_PROLOGUE();
 800491a:	480c      	ldr	r0, [pc, #48]	; (800494c <VectorC4+0x40>)
 800491c:	f002 fe88 	bl	8007630 <__trace_isr_enter>

  /* Clearing IRQ bits.*/
  I2CD2.i2c->ICR = isr & I2C_INT_MASK;
 8004920:	4b09      	ldr	r3, [pc, #36]	; (8004948 <VectorC4+0x3c>)
 8004922:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004924:	687a      	ldr	r2, [r7, #4]
 8004926:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800492a:	61da      	str	r2, [r3, #28]

  i2c_lld_serve_interrupt(&I2CD2, isr);
 800492c:	6879      	ldr	r1, [r7, #4]
 800492e:	4806      	ldr	r0, [pc, #24]	; (8004948 <VectorC4+0x3c>)
 8004930:	f7ff ff22 	bl	8004778 <i2c_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8004934:	4805      	ldr	r0, [pc, #20]	; (800494c <VectorC4+0x40>)
 8004936:	f002 feb5 	bl	80076a4 <__trace_isr_leave>
 800493a:	f004 f9bd 	bl	8008cb8 <__port_irq_epilogue>
}
 800493e:	bf00      	nop
 8004940:	3708      	adds	r7, #8
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}
 8004946:	bf00      	nop
 8004948:	240007f0 	.word	0x240007f0
 800494c:	0800fa40 	.word	0x0800fa40

08004950 <VectorC8>:

OSAL_IRQ_HANDLER(STM32_I2C2_ERROR_HANDLER) {
 8004950:	b580      	push	{r7, lr}
 8004952:	b082      	sub	sp, #8
 8004954:	af00      	add	r7, sp, #0
  uint32_t isr = I2CD2.i2c->ISR;
 8004956:	4b0d      	ldr	r3, [pc, #52]	; (800498c <VectorC8+0x3c>)
 8004958:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800495a:	699b      	ldr	r3, [r3, #24]
 800495c:	607b      	str	r3, [r7, #4]

  OSAL_IRQ_PROLOGUE();
 800495e:	480c      	ldr	r0, [pc, #48]	; (8004990 <VectorC8+0x40>)
 8004960:	f002 fe66 	bl	8007630 <__trace_isr_enter>

  /* Clearing IRQ bits.*/
  I2CD2.i2c->ICR = isr & I2C_ERROR_MASK;
 8004964:	4b09      	ldr	r3, [pc, #36]	; (800498c <VectorC8+0x3c>)
 8004966:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004968:	687a      	ldr	r2, [r7, #4]
 800496a:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
 800496e:	61da      	str	r2, [r3, #28]

  i2c_lld_serve_error_interrupt(&I2CD2, isr);
 8004970:	6879      	ldr	r1, [r7, #4]
 8004972:	4806      	ldr	r0, [pc, #24]	; (800498c <VectorC8+0x3c>)
 8004974:	f7ff ff80 	bl	8004878 <i2c_lld_serve_error_interrupt>

  OSAL_IRQ_EPILOGUE();
 8004978:	4805      	ldr	r0, [pc, #20]	; (8004990 <VectorC8+0x40>)
 800497a:	f002 fe93 	bl	80076a4 <__trace_isr_leave>
 800497e:	f004 f99b 	bl	8008cb8 <__port_irq_epilogue>
}
 8004982:	bf00      	nop
 8004984:	3708      	adds	r7, #8
 8004986:	46bd      	mov	sp, r7
 8004988:	bd80      	pop	{r7, pc}
 800498a:	bf00      	nop
 800498c:	240007f0 	.word	0x240007f0
 8004990:	0800fa4c 	.word	0x0800fa4c

08004994 <i2c_lld_init>:
/**
 * @brief   Low level I2C driver initialization.
 *
 * @notapi
 */
void i2c_lld_init(void) {
 8004994:	b580      	push	{r7, lr}
 8004996:	af00      	add	r7, sp, #0
#error "I2C1 interrupt numbers not defined"
#endif
#endif /* STM32_I2C_USE_I2C1 */

#if STM32_I2C_USE_I2C2
  i2cObjectInit(&I2CD2);
 8004998:	480c      	ldr	r0, [pc, #48]	; (80049cc <i2c_lld_init+0x38>)
 800499a:	f7fc ffe5 	bl	8001968 <i2cObjectInit>
  I2CD2.thread  = NULL;
 800499e:	4b0b      	ldr	r3, [pc, #44]	; (80049cc <i2c_lld_init+0x38>)
 80049a0:	2200      	movs	r2, #0
 80049a2:	61da      	str	r2, [r3, #28]
  I2CD2.i2c     = I2C2;
 80049a4:	4b09      	ldr	r3, [pc, #36]	; (80049cc <i2c_lld_init+0x38>)
 80049a6:	4a0a      	ldr	r2, [pc, #40]	; (80049d0 <i2c_lld_init+0x3c>)
 80049a8:	639a      	str	r2, [r3, #56]	; 0x38
#if STM32_I2C_USE_DMA == TRUE
#if defined(STM32_I2C_DMA_REQUIRED) && defined(STM32_I2C_BDMA_REQUIRED)
  I2CD2.is_bdma = false;
#endif
  I2CD2.rx.dma  = NULL;
 80049aa:	4b08      	ldr	r3, [pc, #32]	; (80049cc <i2c_lld_init+0x38>)
 80049ac:	2200      	movs	r2, #0
 80049ae:	631a      	str	r2, [r3, #48]	; 0x30
  I2CD2.tx.dma  = NULL;
 80049b0:	4b06      	ldr	r3, [pc, #24]	; (80049cc <i2c_lld_init+0x38>)
 80049b2:	2200      	movs	r2, #0
 80049b4:	635a      	str	r2, [r3, #52]	; 0x34
#endif
#if defined(STM32_I2C2_GLOBAL_NUMBER) || defined(__DOXYGEN__)
      nvicEnableVector(STM32_I2C2_GLOBAL_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
#elif defined(STM32_I2C2_EVENT_NUMBER) && defined(STM32_I2C2_ERROR_NUMBER)
      nvicEnableVector(STM32_I2C2_EVENT_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
 80049b6:	2105      	movs	r1, #5
 80049b8:	2021      	movs	r0, #33	; 0x21
 80049ba:	f7fd ff17 	bl	80027ec <nvicEnableVector>
      nvicEnableVector(STM32_I2C2_ERROR_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
 80049be:	2105      	movs	r1, #5
 80049c0:	2022      	movs	r0, #34	; 0x22
 80049c2:	f7fd ff13 	bl	80027ec <nvicEnableVector>
      nvicEnableVector(STM32_I2C5_ERROR_NUMBER, STM32_I2C_I2C5_IRQ_PRIORITY);
#else
#error "I2C5 interrupt numbers not defined"
#endif
#endif /* STM32_I2C_USE_I2C5 */
}
 80049c6:	bf00      	nop
 80049c8:	bd80      	pop	{r7, pc}
 80049ca:	bf00      	nop
 80049cc:	240007f0 	.word	0x240007f0
 80049d0:	40005800 	.word	0x40005800

080049d4 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 80049d4:	b480      	push	{r7}
 80049d6:	b083      	sub	sp, #12
 80049d8:	af00      	add	r7, sp, #0
 80049da:	2330      	movs	r3, #48	; 0x30
 80049dc:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	f383 8811 	msr	BASEPRI, r3
}
 80049e4:	bf00      	nop
}
 80049e6:	bf00      	nop
}
 80049e8:	bf00      	nop
}
 80049ea:	bf00      	nop
 80049ec:	370c      	adds	r7, #12
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bc80      	pop	{r7}
 80049f2:	4770      	bx	lr

080049f4 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 80049f4:	b480      	push	{r7}
 80049f6:	b083      	sub	sp, #12
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	2300      	movs	r3, #0
 80049fc:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	f383 8811 	msr	BASEPRI, r3
}
 8004a04:	bf00      	nop
}
 8004a06:	bf00      	nop
}
 8004a08:	bf00      	nop
}
 8004a0a:	bf00      	nop
 8004a0c:	370c      	adds	r7, #12
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bc80      	pop	{r7}
 8004a12:	4770      	bx	lr

08004a14 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8004a14:	b580      	push	{r7, lr}
 8004a16:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8004a18:	f7ff ffdc 	bl	80049d4 <chSysLockFromISR>
}
 8004a1c:	bf00      	nop
 8004a1e:	bd80      	pop	{r7, pc}

08004a20 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8004a20:	b580      	push	{r7, lr}
 8004a22:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8004a24:	f7ff ffe6 	bl	80049f4 <chSysUnlockFromISR>
}
 8004a28:	bf00      	nop
 8004a2a:	bd80      	pop	{r7, pc}

08004a2c <osalSysPolledDelayX>:
static inline void osalSysPolledDelayX(rtcnt_t cycles) {
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b082      	sub	sp, #8
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  chSysPolledDelayX(cycles);
 8004a34:	6878      	ldr	r0, [r7, #4]
 8004a36:	f002 fcf1 	bl	800741c <chSysPolledDelayX>
}
 8004a3a:	bf00      	nop
 8004a3c:	3708      	adds	r7, #8
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}

08004a42 <otg_disable_ep>:
  /* Wait AHB idle condition again.*/
  while ((otgp->GRSTCTL & GRSTCTL_AHBIDL) == 0)
    ;
}

static void otg_disable_ep(USBDriver *usbp) {
 8004a42:	b480      	push	{r7}
 8004a44:	b085      	sub	sp, #20
 8004a46:	af00      	add	r7, sp, #0
 8004a48:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a50:	60bb      	str	r3, [r7, #8]
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8004a52:	2300      	movs	r3, #0
 8004a54:	60fb      	str	r3, [r7, #12]
 8004a56:	e040      	b.n	8004ada <otg_disable_ep+0x98>

    if ((otgp->ie[i].DIEPCTL & DIEPCTL_EPENA) != 0U) {
 8004a58:	68ba      	ldr	r2, [r7, #8]
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	3348      	adds	r3, #72	; 0x48
 8004a5e:	015b      	lsls	r3, r3, #5
 8004a60:	4413      	add	r3, r2
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	da0d      	bge.n	8004a84 <otg_disable_ep+0x42>
      otgp->ie[i].DIEPCTL |= DIEPCTL_EPDIS;
 8004a68:	68ba      	ldr	r2, [r7, #8]
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	3348      	adds	r3, #72	; 0x48
 8004a6e:	015b      	lsls	r3, r3, #5
 8004a70:	4413      	add	r3, r2
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004a78:	68b9      	ldr	r1, [r7, #8]
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	3348      	adds	r3, #72	; 0x48
 8004a7e:	015b      	lsls	r3, r3, #5
 8004a80:	440b      	add	r3, r1
 8004a82:	601a      	str	r2, [r3, #0]
    }

    if ((otgp->oe[i].DOEPCTL & DIEPCTL_EPENA) != 0U) {
 8004a84:	68ba      	ldr	r2, [r7, #8]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	3358      	adds	r3, #88	; 0x58
 8004a8a:	015b      	lsls	r3, r3, #5
 8004a8c:	4413      	add	r3, r2
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	da0d      	bge.n	8004ab0 <otg_disable_ep+0x6e>
      otgp->oe[i].DOEPCTL |= DIEPCTL_EPDIS;
 8004a94:	68ba      	ldr	r2, [r7, #8]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	3358      	adds	r3, #88	; 0x58
 8004a9a:	015b      	lsls	r3, r3, #5
 8004a9c:	4413      	add	r3, r2
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004aa4:	68b9      	ldr	r1, [r7, #8]
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	3358      	adds	r3, #88	; 0x58
 8004aaa:	015b      	lsls	r3, r3, #5
 8004aac:	440b      	add	r3, r1
 8004aae:	601a      	str	r2, [r3, #0]
    }

    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8004ab0:	68ba      	ldr	r2, [r7, #8]
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	015b      	lsls	r3, r3, #5
 8004ab6:	4413      	add	r3, r2
 8004ab8:	f603 1308 	addw	r3, r3, #2312	; 0x908
 8004abc:	f04f 32ff 	mov.w	r2, #4294967295
 8004ac0:	601a      	str	r2, [r3, #0]
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8004ac2:	68ba      	ldr	r2, [r7, #8]
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	015b      	lsls	r3, r3, #5
 8004ac8:	4413      	add	r3, r2
 8004aca:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 8004ace:	f04f 32ff 	mov.w	r2, #4294967295
 8004ad2:	601a      	str	r2, [r3, #0]
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	3301      	adds	r3, #1
 8004ad8:	60fb      	str	r3, [r7, #12]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	68fa      	ldr	r2, [r7, #12]
 8004ae4:	429a      	cmp	r2, r3
 8004ae6:	d9b7      	bls.n	8004a58 <otg_disable_ep+0x16>
  }
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8004aee:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
}
 8004af2:	bf00      	nop
 8004af4:	3714      	adds	r7, #20
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bc80      	pop	{r7}
 8004afa:	4770      	bx	lr

08004afc <otg_enable_ep>:

static void otg_enable_ep(USBDriver *usbp) {
 8004afc:	b480      	push	{r7}
 8004afe:	b085      	sub	sp, #20
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b0a:	60bb      	str	r3, [r7, #8]
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	60fb      	str	r3, [r7, #12]
 8004b10:	e02b      	b.n	8004b6a <otg_enable_ep+0x6e>
    if (usbp->epc[i]->out_state != NULL) {
 8004b12:	687a      	ldr	r2, [r7, #4]
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	3302      	adds	r3, #2
 8004b18:	009b      	lsls	r3, r3, #2
 8004b1a:	4413      	add	r3, r2
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	699b      	ldr	r3, [r3, #24]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d00b      	beq.n	8004b3c <otg_enable_ep+0x40>
      otgp->DAINTMSK |= DAINTMSK_OEPM(i);
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	3310      	adds	r3, #16
 8004b2e:	2101      	movs	r1, #1
 8004b30:	fa01 f303 	lsl.w	r3, r1, r3
 8004b34:	431a      	orrs	r2, r3
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
    }
    if (usbp->epc[i]->in_state != NULL) {
 8004b3c:	687a      	ldr	r2, [r7, #4]
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	3302      	adds	r3, #2
 8004b42:	009b      	lsls	r3, r3, #2
 8004b44:	4413      	add	r3, r2
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	695b      	ldr	r3, [r3, #20]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d00a      	beq.n	8004b64 <otg_enable_ep+0x68>
      otgp->DAINTMSK |= DAINTMSK_IEPM(i);
 8004b4e:	68bb      	ldr	r3, [r7, #8]
 8004b50:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 8004b54:	2101      	movs	r1, #1
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	fa01 f303 	lsl.w	r3, r1, r3
 8004b5c:	431a      	orrs	r2, r3
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	3301      	adds	r3, #1
 8004b68:	60fb      	str	r3, [r7, #12]
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	68fa      	ldr	r2, [r7, #12]
 8004b74:	429a      	cmp	r2, r3
 8004b76:	d9cc      	bls.n	8004b12 <otg_enable_ep+0x16>
    }
  }
}
 8004b78:	bf00      	nop
 8004b7a:	bf00      	nop
 8004b7c:	3714      	adds	r7, #20
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bc80      	pop	{r7}
 8004b82:	4770      	bx	lr

08004b84 <otg_rxfifo_flush>:

static void otg_rxfifo_flush(USBDriver *usbp) {
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b084      	sub	sp, #16
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b92:	60fb      	str	r3, [r7, #12]

  otgp->GRSTCTL = GRSTCTL_RXFFLSH;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	2210      	movs	r2, #16
 8004b98:	611a      	str	r2, [r3, #16]
  while ((otgp->GRSTCTL & GRSTCTL_RXFFLSH) != 0)
 8004b9a:	bf00      	nop
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	691b      	ldr	r3, [r3, #16]
 8004ba0:	f003 0310 	and.w	r3, r3, #16
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d1f9      	bne.n	8004b9c <otg_rxfifo_flush+0x18>
    ;
  /* Wait for 3 PHY Clocks.*/
  osalSysPolledDelayX(18);
 8004ba8:	2012      	movs	r0, #18
 8004baa:	f7ff ff3f 	bl	8004a2c <osalSysPolledDelayX>
}
 8004bae:	bf00      	nop
 8004bb0:	3710      	adds	r7, #16
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}

08004bb6 <otg_txfifo_flush>:

static void otg_txfifo_flush(USBDriver *usbp, uint32_t fifo) {
 8004bb6:	b580      	push	{r7, lr}
 8004bb8:	b084      	sub	sp, #16
 8004bba:	af00      	add	r7, sp, #0
 8004bbc:	6078      	str	r0, [r7, #4]
 8004bbe:	6039      	str	r1, [r7, #0]
  stm32_otg_t *otgp = usbp->otg;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bc6:	60fb      	str	r3, [r7, #12]

  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	019b      	lsls	r3, r3, #6
 8004bcc:	f043 0220 	orr.w	r2, r3, #32
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	611a      	str	r2, [r3, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 8004bd4:	bf00      	nop
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	691b      	ldr	r3, [r3, #16]
 8004bda:	f003 0320 	and.w	r3, r3, #32
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d1f9      	bne.n	8004bd6 <otg_txfifo_flush+0x20>
    ;
  /* Wait for 3 PHY Clocks.*/
  osalSysPolledDelayX(18);
 8004be2:	2012      	movs	r0, #18
 8004be4:	f7ff ff22 	bl	8004a2c <osalSysPolledDelayX>
}
 8004be8:	bf00      	nop
 8004bea:	3710      	adds	r7, #16
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bd80      	pop	{r7, pc}

08004bf0 <otg_ram_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_ram_reset(USBDriver *usbp) {
 8004bf0:	b480      	push	{r7}
 8004bf2:	b083      	sub	sp, #12
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]

  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
}
 8004c06:	bf00      	nop
 8004c08:	370c      	adds	r7, #12
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bc80      	pop	{r7}
 8004c0e:	4770      	bx	lr

08004c10 <otg_ram_alloc>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] size      size of the packet buffer to allocate in words
 *
 * @notapi
 */
static uint32_t otg_ram_alloc(USBDriver *usbp, size_t size) {
 8004c10:	b480      	push	{r7}
 8004c12:	b085      	sub	sp, #20
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
 8004c18:	6039      	str	r1, [r7, #0]
  uint32_t next;

  next = usbp->pmnext;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004c20:	60fb      	str	r3, [r7, #12]
  usbp->pmnext += size;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	441a      	add	r2, r3
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  osalDbgAssert(usbp->pmnext <= usbp->otgparams->otg_ram_size,
                "OTG FIFO memory overflow");
  return next;
 8004c32:	68fb      	ldr	r3, [r7, #12]
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	3714      	adds	r7, #20
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bc80      	pop	{r7}
 8004c3c:	4770      	bx	lr

08004c3e <otg_fifo_write_from_buffer>:
 *
 * @notapi
 */
static void otg_fifo_write_from_buffer(volatile uint32_t *fifop,
                                       const uint8_t *buf,
                                       size_t n) {
 8004c3e:	b480      	push	{r7}
 8004c40:	b085      	sub	sp, #20
 8004c42:	af00      	add	r7, sp, #0
 8004c44:	60f8      	str	r0, [r7, #12]
 8004c46:	60b9      	str	r1, [r7, #8]
 8004c48:	607a      	str	r2, [r7, #4]

  osalDbgAssert(n > 0, "is zero");

  while (true) {
    *fifop = *((uint32_t *)buf);
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	681a      	ldr	r2, [r3, #0]
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	601a      	str	r2, [r3, #0]
    if (n <= 4) {
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2b04      	cmp	r3, #4
 8004c56:	d906      	bls.n	8004c66 <otg_fifo_write_from_buffer+0x28>
      break;
    }
    n -= 4;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	3b04      	subs	r3, #4
 8004c5c:	607b      	str	r3, [r7, #4]
    buf += 4;
 8004c5e:	68bb      	ldr	r3, [r7, #8]
 8004c60:	3304      	adds	r3, #4
 8004c62:	60bb      	str	r3, [r7, #8]
    *fifop = *((uint32_t *)buf);
 8004c64:	e7f1      	b.n	8004c4a <otg_fifo_write_from_buffer+0xc>
      break;
 8004c66:	bf00      	nop
  }
}
 8004c68:	bf00      	nop
 8004c6a:	3714      	adds	r7, #20
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bc80      	pop	{r7}
 8004c70:	4770      	bx	lr

08004c72 <otg_fifo_read_to_buffer>:
 * @notapi
 */
static void otg_fifo_read_to_buffer(volatile uint32_t *fifop,
                                    uint8_t *buf,
                                    size_t n,
                                    size_t max) {
 8004c72:	b480      	push	{r7}
 8004c74:	b087      	sub	sp, #28
 8004c76:	af00      	add	r7, sp, #0
 8004c78:	60f8      	str	r0, [r7, #12]
 8004c7a:	60b9      	str	r1, [r7, #8]
 8004c7c:	607a      	str	r2, [r7, #4]
 8004c7e:	603b      	str	r3, [r7, #0]
  uint32_t w = 0;
 8004c80:	2300      	movs	r3, #0
 8004c82:	617b      	str	r3, [r7, #20]
  size_t i = 0;
 8004c84:	2300      	movs	r3, #0
 8004c86:	613b      	str	r3, [r7, #16]

  while (i < n) {
 8004c88:	e017      	b.n	8004cba <otg_fifo_read_to_buffer+0x48>
    if ((i & 3) == 0) {
 8004c8a:	693b      	ldr	r3, [r7, #16]
 8004c8c:	f003 0303 	and.w	r3, r3, #3
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d102      	bne.n	8004c9a <otg_fifo_read_to_buffer+0x28>
      w = *fifop;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	617b      	str	r3, [r7, #20]
    }
    if (i < max) {
 8004c9a:	693a      	ldr	r2, [r7, #16]
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	429a      	cmp	r2, r3
 8004ca0:	d208      	bcs.n	8004cb4 <otg_fifo_read_to_buffer+0x42>
      *buf++ = (uint8_t)w;
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	1c5a      	adds	r2, r3, #1
 8004ca6:	60ba      	str	r2, [r7, #8]
 8004ca8:	697a      	ldr	r2, [r7, #20]
 8004caa:	b2d2      	uxtb	r2, r2
 8004cac:	701a      	strb	r2, [r3, #0]
      w >>= 8;
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	0a1b      	lsrs	r3, r3, #8
 8004cb2:	617b      	str	r3, [r7, #20]
    }
    i++;
 8004cb4:	693b      	ldr	r3, [r7, #16]
 8004cb6:	3301      	adds	r3, #1
 8004cb8:	613b      	str	r3, [r7, #16]
  while (i < n) {
 8004cba:	693a      	ldr	r2, [r7, #16]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	429a      	cmp	r2, r3
 8004cc0:	d3e3      	bcc.n	8004c8a <otg_fifo_read_to_buffer+0x18>
  }
}
 8004cc2:	bf00      	nop
 8004cc4:	bf00      	nop
 8004cc6:	371c      	adds	r7, #28
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	bc80      	pop	{r7}
 8004ccc:	4770      	bx	lr

08004cce <otg_rxfifo_handler>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_rxfifo_handler(USBDriver *usbp) {
 8004cce:	b580      	push	{r7, lr}
 8004cd0:	b086      	sub	sp, #24
 8004cd2:	af00      	add	r7, sp, #0
 8004cd4:	6078      	str	r0, [r7, #4]
  uint32_t sts, ep;
  size_t n, max;

  /* Popping the event word out of the RX FIFO.*/
  sts = usbp->otg->GRXSTSP;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cdc:	6a1b      	ldr	r3, [r3, #32]
 8004cde:	617b      	str	r3, [r7, #20]

  /* Event details.*/
  n  = (size_t)((sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF);
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	091b      	lsrs	r3, r3, #4
 8004ce4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004ce8:	613b      	str	r3, [r7, #16]
  ep = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
 8004cea:	697b      	ldr	r3, [r7, #20]
 8004cec:	f003 030f 	and.w	r3, r3, #15
 8004cf0:	60fb      	str	r3, [r7, #12]

  switch (sts & GRXSTSP_PKTSTS_MASK) {
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	f403 13f0 	and.w	r3, r3, #1966080	; 0x1e0000
 8004cf8:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004cfc:	d01b      	beq.n	8004d36 <otg_rxfifo_handler+0x68>
 8004cfe:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004d02:	f200 809a 	bhi.w	8004e3a <otg_rxfifo_handler+0x16c>
 8004d06:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004d0a:	f000 8098 	beq.w	8004e3e <otg_rxfifo_handler+0x170>
 8004d0e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004d12:	f200 8092 	bhi.w	8004e3a <otg_rxfifo_handler+0x16c>
 8004d16:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8004d1a:	f000 8092 	beq.w	8004e42 <otg_rxfifo_handler+0x174>
 8004d1e:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8004d22:	f200 808a 	bhi.w	8004e3a <otg_rxfifo_handler+0x16c>
 8004d26:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004d2a:	f000 808c 	beq.w	8004e46 <otg_rxfifo_handler+0x178>
 8004d2e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004d32:	d011      	beq.n	8004d58 <otg_rxfifo_handler+0x8a>
  case GRXSTSP_OUT_COMP:
    break;
  case GRXSTSP_OUT_GLOBAL_NAK:
    break;
  default:
    break;
 8004d34:	e081      	b.n	8004e3a <otg_rxfifo_handler+0x16c>
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0], usbp->epc[ep]->setup_buf,
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d3c:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
 8004d40:	687a      	ldr	r2, [r7, #4]
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	3302      	adds	r3, #2
 8004d46:	009b      	lsls	r3, r3, #2
 8004d48:	4413      	add	r3, r2
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	6a19      	ldr	r1, [r3, #32]
 8004d4e:	2308      	movs	r3, #8
 8004d50:	693a      	ldr	r2, [r7, #16]
 8004d52:	f7ff ff8e 	bl	8004c72 <otg_fifo_read_to_buffer>
    break;
 8004d56:	e077      	b.n	8004e48 <otg_rxfifo_handler+0x17a>
    max = usbp->epc[ep]->out_state->rxsize - usbp->epc[ep]->out_state->rxcnt;
 8004d58:	687a      	ldr	r2, [r7, #4]
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	3302      	adds	r3, #2
 8004d5e:	009b      	lsls	r3, r3, #2
 8004d60:	4413      	add	r3, r2
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	699b      	ldr	r3, [r3, #24]
 8004d66:	681a      	ldr	r2, [r3, #0]
 8004d68:	6879      	ldr	r1, [r7, #4]
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	3302      	adds	r3, #2
 8004d6e:	009b      	lsls	r3, r3, #2
 8004d70:	440b      	add	r3, r1
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	699b      	ldr	r3, [r3, #24]
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	1ad3      	subs	r3, r2, r3
 8004d7a:	60bb      	str	r3, [r7, #8]
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0],
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d82:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
                            usbp->epc[ep]->out_state->rxbuf,
 8004d86:	687a      	ldr	r2, [r7, #4]
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	3302      	adds	r3, #2
 8004d8c:	009b      	lsls	r3, r3, #2
 8004d8e:	4413      	add	r3, r2
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	699b      	ldr	r3, [r3, #24]
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0],
 8004d94:	6899      	ldr	r1, [r3, #8]
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	693a      	ldr	r2, [r7, #16]
 8004d9a:	f7ff ff6a 	bl	8004c72 <otg_fifo_read_to_buffer>
    if (n < max) {
 8004d9e:	693a      	ldr	r2, [r7, #16]
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	429a      	cmp	r2, r3
 8004da4:	d224      	bcs.n	8004df0 <otg_rxfifo_handler+0x122>
      usbp->epc[ep]->out_state->rxbuf += n;
 8004da6:	687a      	ldr	r2, [r7, #4]
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	3302      	adds	r3, #2
 8004dac:	009b      	lsls	r3, r3, #2
 8004dae:	4413      	add	r3, r2
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	699b      	ldr	r3, [r3, #24]
 8004db4:	6899      	ldr	r1, [r3, #8]
 8004db6:	687a      	ldr	r2, [r7, #4]
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	3302      	adds	r3, #2
 8004dbc:	009b      	lsls	r3, r3, #2
 8004dbe:	4413      	add	r3, r2
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	699b      	ldr	r3, [r3, #24]
 8004dc4:	693a      	ldr	r2, [r7, #16]
 8004dc6:	440a      	add	r2, r1
 8004dc8:	609a      	str	r2, [r3, #8]
      usbp->epc[ep]->out_state->rxcnt += n;
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	3302      	adds	r3, #2
 8004dd0:	009b      	lsls	r3, r3, #2
 8004dd2:	4413      	add	r3, r2
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	699b      	ldr	r3, [r3, #24]
 8004dd8:	6859      	ldr	r1, [r3, #4]
 8004dda:	687a      	ldr	r2, [r7, #4]
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	3302      	adds	r3, #2
 8004de0:	009b      	lsls	r3, r3, #2
 8004de2:	4413      	add	r3, r2
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	699b      	ldr	r3, [r3, #24]
 8004de8:	693a      	ldr	r2, [r7, #16]
 8004dea:	440a      	add	r2, r1
 8004dec:	605a      	str	r2, [r3, #4]
    break;
 8004dee:	e02b      	b.n	8004e48 <otg_rxfifo_handler+0x17a>
      usbp->epc[ep]->out_state->rxbuf += max;
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	3302      	adds	r3, #2
 8004df6:	009b      	lsls	r3, r3, #2
 8004df8:	4413      	add	r3, r2
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	699b      	ldr	r3, [r3, #24]
 8004dfe:	6899      	ldr	r1, [r3, #8]
 8004e00:	687a      	ldr	r2, [r7, #4]
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	3302      	adds	r3, #2
 8004e06:	009b      	lsls	r3, r3, #2
 8004e08:	4413      	add	r3, r2
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	699b      	ldr	r3, [r3, #24]
 8004e0e:	68ba      	ldr	r2, [r7, #8]
 8004e10:	440a      	add	r2, r1
 8004e12:	609a      	str	r2, [r3, #8]
      usbp->epc[ep]->out_state->rxcnt += max;
 8004e14:	687a      	ldr	r2, [r7, #4]
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	3302      	adds	r3, #2
 8004e1a:	009b      	lsls	r3, r3, #2
 8004e1c:	4413      	add	r3, r2
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	699b      	ldr	r3, [r3, #24]
 8004e22:	6859      	ldr	r1, [r3, #4]
 8004e24:	687a      	ldr	r2, [r7, #4]
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	3302      	adds	r3, #2
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	4413      	add	r3, r2
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	699b      	ldr	r3, [r3, #24]
 8004e32:	68ba      	ldr	r2, [r7, #8]
 8004e34:	440a      	add	r2, r1
 8004e36:	605a      	str	r2, [r3, #4]
    break;
 8004e38:	e006      	b.n	8004e48 <otg_rxfifo_handler+0x17a>
    break;
 8004e3a:	bf00      	nop
 8004e3c:	e004      	b.n	8004e48 <otg_rxfifo_handler+0x17a>
    break;
 8004e3e:	bf00      	nop
 8004e40:	e002      	b.n	8004e48 <otg_rxfifo_handler+0x17a>
    break;
 8004e42:	bf00      	nop
 8004e44:	e000      	b.n	8004e48 <otg_rxfifo_handler+0x17a>
    break;
 8004e46:	bf00      	nop
  }
}
 8004e48:	bf00      	nop
 8004e4a:	3718      	adds	r7, #24
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd80      	pop	{r7, pc}

08004e50 <otg_txfifo_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static bool otg_txfifo_handler(USBDriver *usbp, usbep_t ep) {
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b084      	sub	sp, #16
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
 8004e58:	460b      	mov	r3, r1
 8004e5a:	70fb      	strb	r3, [r7, #3]
  /* The TXFIFO is filled until there is space and data to be transmitted.*/
  while (true) {
    uint32_t n;

    /* Transaction end condition.*/
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8004e5c:	78fb      	ldrb	r3, [r7, #3]
 8004e5e:	687a      	ldr	r2, [r7, #4]
 8004e60:	3302      	adds	r3, #2
 8004e62:	009b      	lsls	r3, r3, #2
 8004e64:	4413      	add	r3, r2
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	695b      	ldr	r3, [r3, #20]
 8004e6a:	685a      	ldr	r2, [r3, #4]
 8004e6c:	78fb      	ldrb	r3, [r7, #3]
 8004e6e:	6879      	ldr	r1, [r7, #4]
 8004e70:	3302      	adds	r3, #2
 8004e72:	009b      	lsls	r3, r3, #2
 8004e74:	440b      	add	r3, r1
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	695b      	ldr	r3, [r3, #20]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	429a      	cmp	r2, r3
 8004e7e:	d311      	bcc.n	8004ea4 <otg_txfifo_handler+0x54>
#if 1
      usbp->otg->DIEPEMPMSK &= ~DIEPEMPMSK_INEPTXFEM(ep);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e86:	f8d3 1834 	ldr.w	r1, [r3, #2100]	; 0x834
 8004e8a:	78fb      	ldrb	r3, [r7, #3]
 8004e8c:	2201      	movs	r2, #1
 8004e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e92:	43da      	mvns	r2, r3
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e9a:	400a      	ands	r2, r1
 8004e9c:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
#endif
      return true;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	e06c      	b.n	8004f7e <otg_txfifo_handler+0x12e>
    }

    /* Number of bytes remaining in current transaction.*/
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
 8004ea4:	78fb      	ldrb	r3, [r7, #3]
 8004ea6:	687a      	ldr	r2, [r7, #4]
 8004ea8:	3302      	adds	r3, #2
 8004eaa:	009b      	lsls	r3, r3, #2
 8004eac:	4413      	add	r3, r2
 8004eae:	685b      	ldr	r3, [r3, #4]
 8004eb0:	695b      	ldr	r3, [r3, #20]
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	78fb      	ldrb	r3, [r7, #3]
 8004eb6:	6879      	ldr	r1, [r7, #4]
 8004eb8:	3302      	adds	r3, #2
 8004eba:	009b      	lsls	r3, r3, #2
 8004ebc:	440b      	add	r3, r1
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	695b      	ldr	r3, [r3, #20]
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	1ad3      	subs	r3, r2, r3
 8004ec6:	60fb      	str	r3, [r7, #12]
    if (n > usbp->epc[ep]->in_maxsize)
 8004ec8:	78fb      	ldrb	r3, [r7, #3]
 8004eca:	687a      	ldr	r2, [r7, #4]
 8004ecc:	3302      	adds	r3, #2
 8004ece:	009b      	lsls	r3, r3, #2
 8004ed0:	4413      	add	r3, r2
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	8a1b      	ldrh	r3, [r3, #16]
 8004ed6:	461a      	mov	r2, r3
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d907      	bls.n	8004eee <otg_txfifo_handler+0x9e>
      n = usbp->epc[ep]->in_maxsize;
 8004ede:	78fb      	ldrb	r3, [r7, #3]
 8004ee0:	687a      	ldr	r2, [r7, #4]
 8004ee2:	3302      	adds	r3, #2
 8004ee4:	009b      	lsls	r3, r3, #2
 8004ee6:	4413      	add	r3, r2
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	8a1b      	ldrh	r3, [r3, #16]
 8004eec:	60fb      	str	r3, [r7, #12]

    /* Checks if in the TXFIFO there is enough space to accommodate the
       next packet.*/
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004ef4:	78fb      	ldrb	r3, [r7, #3]
 8004ef6:	015b      	lsls	r3, r3, #5
 8004ef8:	4413      	add	r3, r2
 8004efa:	f603 1318 	addw	r3, r3, #2328	; 0x918
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	b29b      	uxth	r3, r3
 8004f02:	009b      	lsls	r3, r3, #2
 8004f04:	68fa      	ldr	r2, [r7, #12]
 8004f06:	429a      	cmp	r2, r3
 8004f08:	d901      	bls.n	8004f0e <otg_txfifo_handler+0xbe>
      return false;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	e037      	b.n	8004f7e <otg_txfifo_handler+0x12e>

#if STM32_USB_OTGFIFO_FILL_BASEPRI
    __set_BASEPRI(CORTEX_PRIO_MASK(STM32_USB_OTGFIFO_FILL_BASEPRI));
#endif
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004f14:	78fb      	ldrb	r3, [r7, #3]
 8004f16:	3301      	adds	r3, #1
 8004f18:	031b      	lsls	r3, r3, #12
 8004f1a:	18d0      	adds	r0, r2, r3
                               usbp->epc[ep]->in_state->txbuf,
 8004f1c:	78fb      	ldrb	r3, [r7, #3]
 8004f1e:	687a      	ldr	r2, [r7, #4]
 8004f20:	3302      	adds	r3, #2
 8004f22:	009b      	lsls	r3, r3, #2
 8004f24:	4413      	add	r3, r2
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	695b      	ldr	r3, [r3, #20]
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	68fa      	ldr	r2, [r7, #12]
 8004f2e:	4619      	mov	r1, r3
 8004f30:	f7ff fe85 	bl	8004c3e <otg_fifo_write_from_buffer>
                               n);
    usbp->epc[ep]->in_state->txbuf += n;
 8004f34:	78fb      	ldrb	r3, [r7, #3]
 8004f36:	687a      	ldr	r2, [r7, #4]
 8004f38:	3302      	adds	r3, #2
 8004f3a:	009b      	lsls	r3, r3, #2
 8004f3c:	4413      	add	r3, r2
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	695b      	ldr	r3, [r3, #20]
 8004f42:	6899      	ldr	r1, [r3, #8]
 8004f44:	78fb      	ldrb	r3, [r7, #3]
 8004f46:	687a      	ldr	r2, [r7, #4]
 8004f48:	3302      	adds	r3, #2
 8004f4a:	009b      	lsls	r3, r3, #2
 8004f4c:	4413      	add	r3, r2
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	695b      	ldr	r3, [r3, #20]
 8004f52:	68fa      	ldr	r2, [r7, #12]
 8004f54:	440a      	add	r2, r1
 8004f56:	609a      	str	r2, [r3, #8]
    usbp->epc[ep]->in_state->txcnt += n;
 8004f58:	78fb      	ldrb	r3, [r7, #3]
 8004f5a:	687a      	ldr	r2, [r7, #4]
 8004f5c:	3302      	adds	r3, #2
 8004f5e:	009b      	lsls	r3, r3, #2
 8004f60:	4413      	add	r3, r2
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	695b      	ldr	r3, [r3, #20]
 8004f66:	6859      	ldr	r1, [r3, #4]
 8004f68:	78fb      	ldrb	r3, [r7, #3]
 8004f6a:	687a      	ldr	r2, [r7, #4]
 8004f6c:	3302      	adds	r3, #2
 8004f6e:	009b      	lsls	r3, r3, #2
 8004f70:	4413      	add	r3, r2
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	695b      	ldr	r3, [r3, #20]
 8004f76:	68fa      	ldr	r2, [r7, #12]
 8004f78:	440a      	add	r2, r1
 8004f7a:	605a      	str	r2, [r3, #4]
  while (true) {
 8004f7c:	e76e      	b.n	8004e5c <otg_txfifo_handler+0xc>
#if STM32_USB_OTGFIFO_FILL_BASEPRI
  __set_BASEPRI(0);
#endif
  }
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	3710      	adds	r7, #16
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}

08004f86 <otg_epin_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epin_handler(USBDriver *usbp, usbep_t ep) {
 8004f86:	b580      	push	{r7, lr}
 8004f88:	b086      	sub	sp, #24
 8004f8a:	af00      	add	r7, sp, #0
 8004f8c:	6078      	str	r0, [r7, #4]
 8004f8e:	460b      	mov	r3, r1
 8004f90:	70fb      	strb	r3, [r7, #3]
  stm32_otg_t *otgp = usbp->otg;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f98:	617b      	str	r3, [r7, #20]
  uint32_t epint = otgp->ie[ep].DIEPINT;
 8004f9a:	78fb      	ldrb	r3, [r7, #3]
 8004f9c:	697a      	ldr	r2, [r7, #20]
 8004f9e:	015b      	lsls	r3, r3, #5
 8004fa0:	4413      	add	r3, r2
 8004fa2:	f603 1308 	addw	r3, r3, #2312	; 0x908
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	613b      	str	r3, [r7, #16]

  otgp->ie[ep].DIEPINT = epint;
 8004faa:	78fb      	ldrb	r3, [r7, #3]
 8004fac:	697a      	ldr	r2, [r7, #20]
 8004fae:	015b      	lsls	r3, r3, #5
 8004fb0:	4413      	add	r3, r2
 8004fb2:	f603 1308 	addw	r3, r3, #2312	; 0x908
 8004fb6:	693a      	ldr	r2, [r7, #16]
 8004fb8:	601a      	str	r2, [r3, #0]

  if (epint & DIEPINT_TOC) {
    /* Timeouts not handled yet, not sure how to handle.*/
  }
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	f003 0301 	and.w	r3, r3, #1
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d04b      	beq.n	800505c <otg_epin_handler+0xd6>
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	f8d3 3810 	ldr.w	r3, [r3, #2064]	; 0x810
 8004fca:	f003 0301 	and.w	r3, r3, #1
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d044      	beq.n	800505c <otg_epin_handler+0xd6>
    /* Transmit transfer complete.*/
    USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8004fd2:	78fb      	ldrb	r3, [r7, #3]
 8004fd4:	687a      	ldr	r2, [r7, #4]
 8004fd6:	3302      	adds	r3, #2
 8004fd8:	009b      	lsls	r3, r3, #2
 8004fda:	4413      	add	r3, r2
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	695b      	ldr	r3, [r3, #20]
 8004fe0:	60fb      	str	r3, [r7, #12]

    if (isp->txsize < isp->totsize) {
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	68db      	ldr	r3, [r3, #12]
 8004fea:	429a      	cmp	r2, r3
 8004fec:	d213      	bcs.n	8005016 <otg_epin_handler+0x90>
      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      isp->txsize = isp->totsize - isp->txsize;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	68da      	ldr	r2, [r3, #12]
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	1ad2      	subs	r2, r2, r3
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	601a      	str	r2, [r3, #0]
      isp->txcnt  = 0;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	2200      	movs	r2, #0
 8005000:	605a      	str	r2, [r3, #4]
      osalSysLockFromISR();
 8005002:	f7ff fd07 	bl	8004a14 <osalSysLockFromISR>
      usb_lld_start_in(usbp, ep);
 8005006:	78fb      	ldrb	r3, [r7, #3]
 8005008:	4619      	mov	r1, r3
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f000 fce8 	bl	80059e0 <usb_lld_start_in>
      osalSysUnlockFromISR();
 8005010:	f7ff fd06 	bl	8004a20 <osalSysUnlockFromISR>
 8005014:	e022      	b.n	800505c <otg_epin_handler+0xd6>
    }
    else {
      /* End on IN transfer.*/
      _usb_isr_invoke_in_cb(usbp, ep);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	891b      	ldrh	r3, [r3, #8]
 800501a:	b21a      	sxth	r2, r3
 800501c:	78fb      	ldrb	r3, [r7, #3]
 800501e:	2101      	movs	r1, #1
 8005020:	fa01 f303 	lsl.w	r3, r1, r3
 8005024:	b21b      	sxth	r3, r3
 8005026:	43db      	mvns	r3, r3
 8005028:	b21b      	sxth	r3, r3
 800502a:	4013      	ands	r3, r2
 800502c:	b21b      	sxth	r3, r3
 800502e:	b29a      	uxth	r2, r3
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	811a      	strh	r2, [r3, #8]
 8005034:	78fb      	ldrb	r3, [r7, #3]
 8005036:	687a      	ldr	r2, [r7, #4]
 8005038:	3302      	adds	r3, #2
 800503a:	009b      	lsls	r3, r3, #2
 800503c:	4413      	add	r3, r2
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d00a      	beq.n	800505c <otg_epin_handler+0xd6>
 8005046:	78fb      	ldrb	r3, [r7, #3]
 8005048:	687a      	ldr	r2, [r7, #4]
 800504a:	3302      	adds	r3, #2
 800504c:	009b      	lsls	r3, r3, #2
 800504e:	4413      	add	r3, r2
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	689b      	ldr	r3, [r3, #8]
 8005054:	78fa      	ldrb	r2, [r7, #3]
 8005056:	4611      	mov	r1, r2
 8005058:	6878      	ldr	r0, [r7, #4]
 800505a:	4798      	blx	r3
    }
  }
  if ((epint & DIEPINT_TXFE) &&
 800505c:	693b      	ldr	r3, [r7, #16]
 800505e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005062:	2b00      	cmp	r3, #0
 8005064:	d00e      	beq.n	8005084 <otg_epin_handler+0xfe>
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	f8d3 2834 	ldr.w	r2, [r3, #2100]	; 0x834
 800506c:	78fb      	ldrb	r3, [r7, #3]
 800506e:	2101      	movs	r1, #1
 8005070:	fa01 f303 	lsl.w	r3, r1, r3
 8005074:	4013      	ands	r3, r2
  if ((epint & DIEPINT_TXFE) &&
 8005076:	2b00      	cmp	r3, #0
 8005078:	d004      	beq.n	8005084 <otg_epin_handler+0xfe>
    /* TX FIFO empty or emptying.*/
    otg_txfifo_handler(usbp, ep);
 800507a:	78fb      	ldrb	r3, [r7, #3]
 800507c:	4619      	mov	r1, r3
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	f7ff fee6 	bl	8004e50 <otg_txfifo_handler>
  }
}
 8005084:	bf00      	nop
 8005086:	3718      	adds	r7, #24
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}

0800508c <otg_epout_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epout_handler(USBDriver *usbp, usbep_t ep) {
 800508c:	b580      	push	{r7, lr}
 800508e:	b086      	sub	sp, #24
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
 8005094:	460b      	mov	r3, r1
 8005096:	70fb      	strb	r3, [r7, #3]
  stm32_otg_t *otgp = usbp->otg;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800509e:	617b      	str	r3, [r7, #20]
  uint32_t epint = otgp->oe[ep].DOEPINT;
 80050a0:	78fb      	ldrb	r3, [r7, #3]
 80050a2:	697a      	ldr	r2, [r7, #20]
 80050a4:	015b      	lsls	r3, r3, #5
 80050a6:	4413      	add	r3, r2
 80050a8:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	613b      	str	r3, [r7, #16]

  /* Resets all EP IRQ sources.*/
  otgp->oe[ep].DOEPINT = epint;
 80050b0:	78fb      	ldrb	r3, [r7, #3]
 80050b2:	697a      	ldr	r2, [r7, #20]
 80050b4:	015b      	lsls	r3, r3, #5
 80050b6:	4413      	add	r3, r2
 80050b8:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 80050bc:	693a      	ldr	r2, [r7, #16]
 80050be:	601a      	str	r2, [r3, #0]

  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	f003 0308 	and.w	r3, r3, #8
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d011      	beq.n	80050ee <otg_epout_handler+0x62>
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
 80050d0:	f003 0308 	and.w	r3, r3, #8
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d00a      	beq.n	80050ee <otg_epout_handler+0x62>
    /* Setup packets handling, setup packets are handled using a
       specific callback.*/
    _usb_isr_invoke_setup_cb(usbp, ep);
 80050d8:	78fb      	ldrb	r3, [r7, #3]
 80050da:	687a      	ldr	r2, [r7, #4]
 80050dc:	3302      	adds	r3, #2
 80050de:	009b      	lsls	r3, r3, #2
 80050e0:	4413      	add	r3, r2
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	78fa      	ldrb	r2, [r7, #3]
 80050e8:	4611      	mov	r1, r2
 80050ea:	6878      	ldr	r0, [r7, #4]
 80050ec:	4798      	blx	r3
  }

  if ((epint & DOEPINT_XFRC) && (otgp->DOEPMSK & DOEPMSK_XFRCM)) {
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	f003 0301 	and.w	r3, r3, #1
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d05e      	beq.n	80051b6 <otg_epout_handler+0x12a>
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
 80050fe:	f003 0301 	and.w	r3, r3, #1
 8005102:	2b00      	cmp	r3, #0
 8005104:	d057      	beq.n	80051b6 <otg_epout_handler+0x12a>
    USBOutEndpointState *osp;

    /* OUT state structure pointer for this endpoint.*/
    osp = usbp->epc[ep]->out_state;
 8005106:	78fb      	ldrb	r3, [r7, #3]
 8005108:	687a      	ldr	r2, [r7, #4]
 800510a:	3302      	adds	r3, #2
 800510c:	009b      	lsls	r3, r3, #2
 800510e:	4413      	add	r3, r2
 8005110:	685b      	ldr	r3, [r3, #4]
 8005112:	699b      	ldr	r3, [r3, #24]
 8005114:	60fb      	str	r3, [r7, #12]

    /* EP0 requires special handling.*/
    if (ep == 0) {
 8005116:	78fb      	ldrb	r3, [r7, #3]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d129      	bne.n	8005170 <otg_epout_handler+0xe4>
#endif

      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	685a      	ldr	r2, [r3, #4]
 8005120:	78fb      	ldrb	r3, [r7, #3]
 8005122:	6879      	ldr	r1, [r7, #4]
 8005124:	3302      	adds	r3, #2
 8005126:	009b      	lsls	r3, r3, #2
 8005128:	440b      	add	r3, r1
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	8a5b      	ldrh	r3, [r3, #18]
 800512e:	fbb2 f1f3 	udiv	r1, r2, r3
 8005132:	fb01 f303 	mul.w	r3, r1, r3
 8005136:	1ad3      	subs	r3, r2, r3
 8005138:	2b00      	cmp	r3, #0
 800513a:	d119      	bne.n	8005170 <otg_epout_handler+0xe4>
          (osp->rxsize < osp->totsize)) {
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681a      	ldr	r2, [r3, #0]
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	68db      	ldr	r3, [r3, #12]
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 8005144:	429a      	cmp	r2, r3
 8005146:	d213      	bcs.n	8005170 <otg_epout_handler+0xe4>
        osp->rxsize = osp->totsize - osp->rxsize;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	68da      	ldr	r2, [r3, #12]
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	1ad2      	subs	r2, r2, r3
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	601a      	str	r2, [r3, #0]
        osp->rxcnt  = 0;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	2200      	movs	r2, #0
 800515a:	605a      	str	r2, [r3, #4]
        osalSysLockFromISR();
 800515c:	f7ff fc5a 	bl	8004a14 <osalSysLockFromISR>
        usb_lld_start_out(usbp, ep);
 8005160:	78fb      	ldrb	r3, [r7, #3]
 8005162:	4619      	mov	r1, r3
 8005164:	6878      	ldr	r0, [r7, #4]
 8005166:	f000 fb9c 	bl	80058a2 <usb_lld_start_out>
        osalSysUnlockFromISR();
 800516a:	f7ff fc59 	bl	8004a20 <osalSysUnlockFromISR>
        return;
 800516e:	e022      	b.n	80051b6 <otg_epout_handler+0x12a>
      }
    }

    /* End on OUT transfer.*/
    _usb_isr_invoke_out_cb(usbp, ep);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	895b      	ldrh	r3, [r3, #10]
 8005174:	b21a      	sxth	r2, r3
 8005176:	78fb      	ldrb	r3, [r7, #3]
 8005178:	2101      	movs	r1, #1
 800517a:	fa01 f303 	lsl.w	r3, r1, r3
 800517e:	b21b      	sxth	r3, r3
 8005180:	43db      	mvns	r3, r3
 8005182:	b21b      	sxth	r3, r3
 8005184:	4013      	ands	r3, r2
 8005186:	b21b      	sxth	r3, r3
 8005188:	b29a      	uxth	r2, r3
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	815a      	strh	r2, [r3, #10]
 800518e:	78fb      	ldrb	r3, [r7, #3]
 8005190:	687a      	ldr	r2, [r7, #4]
 8005192:	3302      	adds	r3, #2
 8005194:	009b      	lsls	r3, r3, #2
 8005196:	4413      	add	r3, r2
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	68db      	ldr	r3, [r3, #12]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d00a      	beq.n	80051b6 <otg_epout_handler+0x12a>
 80051a0:	78fb      	ldrb	r3, [r7, #3]
 80051a2:	687a      	ldr	r2, [r7, #4]
 80051a4:	3302      	adds	r3, #2
 80051a6:	009b      	lsls	r3, r3, #2
 80051a8:	4413      	add	r3, r2
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	68db      	ldr	r3, [r3, #12]
 80051ae:	78fa      	ldrb	r2, [r7, #3]
 80051b0:	4611      	mov	r1, r2
 80051b2:	6878      	ldr	r0, [r7, #4]
 80051b4:	4798      	blx	r3
  }
}
 80051b6:	3718      	adds	r7, #24
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}

080051bc <otg_isoc_in_failed_handler>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_isoc_in_failed_handler(USBDriver *usbp) {
 80051bc:	b580      	push	{r7, lr}
 80051be:	b084      	sub	sp, #16
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  usbep_t ep;
  stm32_otg_t *otgp = usbp->otg;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051ca:	60bb      	str	r3, [r7, #8]

  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 80051cc:	2300      	movs	r3, #0
 80051ce:	73fb      	strb	r3, [r7, #15]
 80051d0:	e054      	b.n	800527c <otg_isoc_in_failed_handler+0xc0>
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 80051d2:	7bfb      	ldrb	r3, [r7, #15]
 80051d4:	68ba      	ldr	r2, [r7, #8]
 80051d6:	3348      	adds	r3, #72	; 0x48
 80051d8:	015b      	lsls	r3, r3, #5
 80051da:	4413      	add	r3, r2
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80051e2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80051e6:	d146      	bne.n	8005276 <otg_isoc_in_failed_handler+0xba>
        ((otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA) != 0)) {
 80051e8:	7bfb      	ldrb	r3, [r7, #15]
 80051ea:	68ba      	ldr	r2, [r7, #8]
 80051ec:	3348      	adds	r3, #72	; 0x48
 80051ee:	015b      	lsls	r3, r3, #5
 80051f0:	4413      	add	r3, r2
 80051f2:	681b      	ldr	r3, [r3, #0]
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	da3e      	bge.n	8005276 <otg_isoc_in_failed_handler+0xba>
      /* Endpoint enabled -> ISOC IN transfer failed.*/
      /* Disable endpoint.*/
      otgp->ie[ep].DIEPCTL |= (DIEPCTL_EPDIS | DIEPCTL_SNAK);
 80051f8:	7bfb      	ldrb	r3, [r7, #15]
 80051fa:	68ba      	ldr	r2, [r7, #8]
 80051fc:	3348      	adds	r3, #72	; 0x48
 80051fe:	015b      	lsls	r3, r3, #5
 8005200:	4413      	add	r3, r2
 8005202:	681a      	ldr	r2, [r3, #0]
 8005204:	7bfb      	ldrb	r3, [r7, #15]
 8005206:	f042 4290 	orr.w	r2, r2, #1207959552	; 0x48000000
 800520a:	68b9      	ldr	r1, [r7, #8]
 800520c:	3348      	adds	r3, #72	; 0x48
 800520e:	015b      	lsls	r3, r3, #5
 8005210:	440b      	add	r3, r1
 8005212:	601a      	str	r2, [r3, #0]
      while (otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA)
 8005214:	bf00      	nop
 8005216:	7bfb      	ldrb	r3, [r7, #15]
 8005218:	68ba      	ldr	r2, [r7, #8]
 800521a:	3348      	adds	r3, #72	; 0x48
 800521c:	015b      	lsls	r3, r3, #5
 800521e:	4413      	add	r3, r2
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	2b00      	cmp	r3, #0
 8005224:	dbf7      	blt.n	8005216 <otg_isoc_in_failed_handler+0x5a>
        ;

      /* Flush FIFO.*/
      otg_txfifo_flush(usbp, ep);
 8005226:	7bfb      	ldrb	r3, [r7, #15]
 8005228:	4619      	mov	r1, r3
 800522a:	6878      	ldr	r0, [r7, #4]
 800522c:	f7ff fcc3 	bl	8004bb6 <otg_txfifo_flush>

      /* Prepare data for next frame.*/
      _usb_isr_invoke_in_cb(usbp, ep);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	891b      	ldrh	r3, [r3, #8]
 8005234:	b21a      	sxth	r2, r3
 8005236:	7bfb      	ldrb	r3, [r7, #15]
 8005238:	2101      	movs	r1, #1
 800523a:	fa01 f303 	lsl.w	r3, r1, r3
 800523e:	b21b      	sxth	r3, r3
 8005240:	43db      	mvns	r3, r3
 8005242:	b21b      	sxth	r3, r3
 8005244:	4013      	ands	r3, r2
 8005246:	b21b      	sxth	r3, r3
 8005248:	b29a      	uxth	r2, r3
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	811a      	strh	r2, [r3, #8]
 800524e:	7bfb      	ldrb	r3, [r7, #15]
 8005250:	687a      	ldr	r2, [r7, #4]
 8005252:	3302      	adds	r3, #2
 8005254:	009b      	lsls	r3, r3, #2
 8005256:	4413      	add	r3, r2
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	689b      	ldr	r3, [r3, #8]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d00a      	beq.n	8005276 <otg_isoc_in_failed_handler+0xba>
 8005260:	7bfb      	ldrb	r3, [r7, #15]
 8005262:	687a      	ldr	r2, [r7, #4]
 8005264:	3302      	adds	r3, #2
 8005266:	009b      	lsls	r3, r3, #2
 8005268:	4413      	add	r3, r2
 800526a:	685b      	ldr	r3, [r3, #4]
 800526c:	689b      	ldr	r3, [r3, #8]
 800526e:	7bfa      	ldrb	r2, [r7, #15]
 8005270:	4611      	mov	r1, r2
 8005272:	6878      	ldr	r0, [r7, #4]
 8005274:	4798      	blx	r3
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 8005276:	7bfb      	ldrb	r3, [r7, #15]
 8005278:	3301      	adds	r3, #1
 800527a:	73fb      	strb	r3, [r7, #15]
 800527c:	7bfa      	ldrb	r2, [r7, #15]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	429a      	cmp	r2, r3
 8005288:	d9a3      	bls.n	80051d2 <otg_isoc_in_failed_handler+0x16>
    }
  }
}
 800528a:	bf00      	nop
 800528c:	bf00      	nop
 800528e:	3710      	adds	r7, #16
 8005290:	46bd      	mov	sp, r7
 8005292:	bd80      	pop	{r7, pc}

08005294 <otg_isoc_out_failed_handler>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_isoc_out_failed_handler(USBDriver *usbp) {
 8005294:	b580      	push	{r7, lr}
 8005296:	b084      	sub	sp, #16
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
  usbep_t ep;
  stm32_otg_t *otgp = usbp->otg;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052a2:	60bb      	str	r3, [r7, #8]

  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 80052a4:	2300      	movs	r3, #0
 80052a6:	73fb      	strb	r3, [r7, #15]
 80052a8:	e038      	b.n	800531c <otg_isoc_out_failed_handler+0x88>
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 80052aa:	7bfb      	ldrb	r3, [r7, #15]
 80052ac:	68ba      	ldr	r2, [r7, #8]
 80052ae:	3358      	adds	r3, #88	; 0x58
 80052b0:	015b      	lsls	r3, r3, #5
 80052b2:	4413      	add	r3, r2
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80052ba:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80052be:	d12a      	bne.n	8005316 <otg_isoc_out_failed_handler+0x82>
        ((otgp->oe[ep].DOEPCTL & DOEPCTL_EPENA) != 0)) {
 80052c0:	7bfb      	ldrb	r3, [r7, #15]
 80052c2:	68ba      	ldr	r2, [r7, #8]
 80052c4:	3358      	adds	r3, #88	; 0x58
 80052c6:	015b      	lsls	r3, r3, #5
 80052c8:	4413      	add	r3, r2
 80052ca:	681b      	ldr	r3, [r3, #0]
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	da22      	bge.n	8005316 <otg_isoc_out_failed_handler+0x82>
      otgp->oe[ep].DOEPCTL |= (DOEPCTL_EPDIS | DOEPCTL_SNAK);
      while (otgp->oe[ep].DOEPCTL & DOEPCTL_EPENA)
        ;
#endif
      /* Prepare transfer for next frame.*/
      _usb_isr_invoke_out_cb(usbp, ep);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	895b      	ldrh	r3, [r3, #10]
 80052d4:	b21a      	sxth	r2, r3
 80052d6:	7bfb      	ldrb	r3, [r7, #15]
 80052d8:	2101      	movs	r1, #1
 80052da:	fa01 f303 	lsl.w	r3, r1, r3
 80052de:	b21b      	sxth	r3, r3
 80052e0:	43db      	mvns	r3, r3
 80052e2:	b21b      	sxth	r3, r3
 80052e4:	4013      	ands	r3, r2
 80052e6:	b21b      	sxth	r3, r3
 80052e8:	b29a      	uxth	r2, r3
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	815a      	strh	r2, [r3, #10]
 80052ee:	7bfb      	ldrb	r3, [r7, #15]
 80052f0:	687a      	ldr	r2, [r7, #4]
 80052f2:	3302      	adds	r3, #2
 80052f4:	009b      	lsls	r3, r3, #2
 80052f6:	4413      	add	r3, r2
 80052f8:	685b      	ldr	r3, [r3, #4]
 80052fa:	68db      	ldr	r3, [r3, #12]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d00a      	beq.n	8005316 <otg_isoc_out_failed_handler+0x82>
 8005300:	7bfb      	ldrb	r3, [r7, #15]
 8005302:	687a      	ldr	r2, [r7, #4]
 8005304:	3302      	adds	r3, #2
 8005306:	009b      	lsls	r3, r3, #2
 8005308:	4413      	add	r3, r2
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	68db      	ldr	r3, [r3, #12]
 800530e:	7bfa      	ldrb	r2, [r7, #15]
 8005310:	4611      	mov	r1, r2
 8005312:	6878      	ldr	r0, [r7, #4]
 8005314:	4798      	blx	r3
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 8005316:	7bfb      	ldrb	r3, [r7, #15]
 8005318:	3301      	adds	r3, #1
 800531a:	73fb      	strb	r3, [r7, #15]
 800531c:	7bfa      	ldrb	r2, [r7, #15]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005324:	689b      	ldr	r3, [r3, #8]
 8005326:	429a      	cmp	r2, r3
 8005328:	d9bf      	bls.n	80052aa <otg_isoc_out_failed_handler+0x16>
    }
  }
}
 800532a:	bf00      	nop
 800532c:	bf00      	nop
 800532e:	3710      	adds	r7, #16
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}

08005334 <usb_lld_serve_interrupt>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void usb_lld_serve_interrupt(USBDriver *usbp) {
 8005334:	b580      	push	{r7, lr}
 8005336:	b086      	sub	sp, #24
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005342:	613b      	str	r3, [r7, #16]
  uint32_t sts, src;
  unsigned retry = 64U;
 8005344:	2340      	movs	r3, #64	; 0x40
 8005346:	617b      	str	r3, [r7, #20]

irq_retry:

  sts  = otgp->GINTSTS;
 8005348:	693b      	ldr	r3, [r7, #16]
 800534a:	695b      	ldr	r3, [r3, #20]
 800534c:	60fb      	str	r3, [r7, #12]
  sts &= otgp->GINTMSK;
 800534e:	693b      	ldr	r3, [r7, #16]
 8005350:	699b      	ldr	r3, [r3, #24]
 8005352:	68fa      	ldr	r2, [r7, #12]
 8005354:	4013      	ands	r3, r2
 8005356:	60fb      	str	r3, [r7, #12]
  otgp->GINTSTS = sts;
 8005358:	693b      	ldr	r3, [r7, #16]
 800535a:	68fa      	ldr	r2, [r7, #12]
 800535c:	615a      	str	r2, [r3, #20]

  /* Reset interrupt handling.*/
  if (sts & GINTSTS_USBRST) {
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005364:	2b00      	cmp	r3, #0
 8005366:	d003      	beq.n	8005370 <usb_lld_serve_interrupt+0x3c>
    /* Default reset action.*/
    _usb_reset(usbp);
 8005368:	6878      	ldr	r0, [r7, #4]
 800536a:	f7fc ffd6 	bl	800231a <_usb_reset>

    /* Preventing execution of more handlers, the core has been reset.*/
    return;
 800536e:	e147      	b.n	8005600 <usb_lld_serve_interrupt+0x2cc>
  }

  /* Wake-up handling.*/
  if (sts & GINTSTS_WKUPINT) {
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	2b00      	cmp	r3, #0
 8005374:	da1c      	bge.n	80053b0 <usb_lld_serve_interrupt+0x7c>
    /* If clocks are gated off, turn them back on (may be the case if
       coming out of suspend mode).*/
    if (otgp->PCGCCTL & (PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK)) {
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800537c:	f003 0303 	and.w	r3, r3, #3
 8005380:	2b00      	cmp	r3, #0
 8005382:	d007      	beq.n	8005394 <usb_lld_serve_interrupt+0x60>
      /* Set to zero to un-gate the USB core clocks.*/
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800538a:	f023 0203 	bic.w	r2, r3, #3
 800538e:	693b      	ldr	r3, [r7, #16]
 8005390:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
    }

    /* Re-enable endpoint IRQs if they have been disabled by suspend before.*/
    otg_enable_ep(usbp);
 8005394:	6878      	ldr	r0, [r7, #4]
 8005396:	f7ff fbb1 	bl	8004afc <otg_enable_ep>

    /* Clear the Remote Wake-up Signaling.*/
    otgp->DCTL &= ~DCTL_RWUSIG;
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 80053a0:	f023 0201 	bic.w	r2, r3, #1
 80053a4:	693b      	ldr	r3, [r7, #16]
 80053a6:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804

    _usb_wakeup(usbp);
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f7fd f819 	bl	80023e2 <_usb_wakeup>
  }

  /* Suspend handling.*/
  if (sts & GINTSTS_USBSUSP) {
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d005      	beq.n	80053c6 <usb_lld_serve_interrupt+0x92>
    /* Stopping all ongoing transfers.*/
    otg_disable_ep(usbp);
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f7ff fb41 	bl	8004a42 <otg_disable_ep>

    /* Default suspend action.*/
    _usb_suspend(usbp);
 80053c0:	6878      	ldr	r0, [r7, #4]
 80053c2:	f7fc ffe9 	bl	8002398 <_usb_suspend>
  }

  /* Enumeration done.*/
  if (sts & GINTSTS_ENUMDNE) {
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d017      	beq.n	8005400 <usb_lld_serve_interrupt+0xcc>
    /* Full or High speed timing selection.*/
    if ((otgp->DSTS & DSTS_ENUMSPD_MASK) == DSTS_ENUMSPD_HS_480) {
 80053d0:	693b      	ldr	r3, [r7, #16]
 80053d2:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 80053d6:	f003 0306 	and.w	r3, r3, #6
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d108      	bne.n	80053f0 <usb_lld_serve_interrupt+0xbc>
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 80053de:	693b      	ldr	r3, [r7, #16]
 80053e0:	68db      	ldr	r3, [r3, #12]
 80053e2:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 80053e6:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 80053ea:	693b      	ldr	r3, [r7, #16]
 80053ec:	60da      	str	r2, [r3, #12]
 80053ee:	e007      	b.n	8005400 <usb_lld_serve_interrupt+0xcc>
                      GUSBCFG_TRDT(TRDT_VALUE_HS);
    }
    else {
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 80053f0:	693b      	ldr	r3, [r7, #16]
 80053f2:	68db      	ldr	r3, [r3, #12]
 80053f4:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 80053f8:	f443 52a0 	orr.w	r2, r3, #5120	; 0x1400
 80053fc:	693b      	ldr	r3, [r7, #16]
 80053fe:	60da      	str	r2, [r3, #12]
                      GUSBCFG_TRDT(TRDT_VALUE_FS);
    }
  }

  /* SOF interrupt handling.*/
  if (sts & GINTSTS_SOF) {
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	f003 0308 	and.w	r3, r3, #8
 8005406:	2b00      	cmp	r3, #0
 8005408:	d026      	beq.n	8005458 <usb_lld_serve_interrupt+0x124>
    /* SOF interrupt was used to detect resume of the USB bus after issuing a
       remote wake up of the host, therefore we disable it again.*/
    if (usbp->config->sof_cb == NULL) {
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	68db      	ldr	r3, [r3, #12]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d105      	bne.n	8005420 <usb_lld_serve_interrupt+0xec>
      otgp->GINTMSK &= ~GINTMSK_SOFM;
 8005414:	693b      	ldr	r3, [r7, #16]
 8005416:	699b      	ldr	r3, [r3, #24]
 8005418:	f023 0208 	bic.w	r2, r3, #8
 800541c:	693b      	ldr	r3, [r7, #16]
 800541e:	619a      	str	r2, [r3, #24]
    }
    if (usbp->state == USB_SUSPENDED) {
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	781b      	ldrb	r3, [r3, #0]
 8005424:	2b05      	cmp	r3, #5
 8005426:	d10a      	bne.n	800543e <usb_lld_serve_interrupt+0x10a>
      /* Set to zero to un-gate the USB core clocks.*/
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800542e:	f023 0203 	bic.w	r2, r3, #3
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
      _usb_wakeup(usbp);
 8005438:	6878      	ldr	r0, [r7, #4]
 800543a:	f7fc ffd2 	bl	80023e2 <_usb_wakeup>
    }

    /* Re-enable endpoint irqs if they have been disabled by suspend before.*/
    otg_enable_ep(usbp);
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f7ff fb5c 	bl	8004afc <otg_enable_ep>

    _usb_isr_invoke_sof_cb(usbp);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	68db      	ldr	r3, [r3, #12]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d004      	beq.n	8005458 <usb_lld_serve_interrupt+0x124>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	68db      	ldr	r3, [r3, #12]
 8005454:	6878      	ldr	r0, [r7, #4]
 8005456:	4798      	blx	r3
  }

  /* Isochronous IN failed handling */
  if (sts & GINTSTS_IISOIXFR) {
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800545e:	2b00      	cmp	r3, #0
 8005460:	d002      	beq.n	8005468 <usb_lld_serve_interrupt+0x134>
    otg_isoc_in_failed_handler(usbp);
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f7ff feaa 	bl	80051bc <otg_isoc_in_failed_handler>
  }

  /* Isochronous OUT failed handling */
  if (sts & GINTSTS_IISOOXFR) {
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800546e:	2b00      	cmp	r3, #0
 8005470:	d002      	beq.n	8005478 <usb_lld_serve_interrupt+0x144>
    otg_isoc_out_failed_handler(usbp);
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f7ff ff0e 	bl	8005294 <otg_isoc_out_failed_handler>
  }

  /* IN/OUT endpoints event handling.*/
  src = otgp->DAINT;
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	f8d3 3818 	ldr.w	r3, [r3, #2072]	; 0x818
 800547e:	60bb      	str	r3, [r7, #8]
  if (sts & GINTSTS_OEPINT) {
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005486:	2b00      	cmp	r3, #0
 8005488:	d050      	beq.n	800552c <usb_lld_serve_interrupt+0x1f8>
    if (src & (1 << 16))
 800548a:	68bb      	ldr	r3, [r7, #8]
 800548c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005490:	2b00      	cmp	r3, #0
 8005492:	d003      	beq.n	800549c <usb_lld_serve_interrupt+0x168>
      otg_epout_handler(usbp, 0);
 8005494:	2100      	movs	r1, #0
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f7ff fdf8 	bl	800508c <otg_epout_handler>
    if (src & (1 << 17))
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d003      	beq.n	80054ae <usb_lld_serve_interrupt+0x17a>
      otg_epout_handler(usbp, 1);
 80054a6:	2101      	movs	r1, #1
 80054a8:	6878      	ldr	r0, [r7, #4]
 80054aa:	f7ff fdef 	bl	800508c <otg_epout_handler>
    if (src & (1 << 18))
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d003      	beq.n	80054c0 <usb_lld_serve_interrupt+0x18c>
      otg_epout_handler(usbp, 2);
 80054b8:	2102      	movs	r1, #2
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f7ff fde6 	bl	800508c <otg_epout_handler>
    if (src & (1 << 19))
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d003      	beq.n	80054d2 <usb_lld_serve_interrupt+0x19e>
      otg_epout_handler(usbp, 3);
 80054ca:	2103      	movs	r1, #3
 80054cc:	6878      	ldr	r0, [r7, #4]
 80054ce:	f7ff fddd 	bl	800508c <otg_epout_handler>
#if USB_MAX_ENDPOINTS >= 4
    if (src & (1 << 20))
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d003      	beq.n	80054e4 <usb_lld_serve_interrupt+0x1b0>
      otg_epout_handler(usbp, 4);
 80054dc:	2104      	movs	r1, #4
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	f7ff fdd4 	bl	800508c <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 5
    if (src & (1 << 21))
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d003      	beq.n	80054f6 <usb_lld_serve_interrupt+0x1c2>
      otg_epout_handler(usbp, 5);
 80054ee:	2105      	movs	r1, #5
 80054f0:	6878      	ldr	r0, [r7, #4]
 80054f2:	f7ff fdcb 	bl	800508c <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 6
    if (src & (1 << 22))
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d003      	beq.n	8005508 <usb_lld_serve_interrupt+0x1d4>
      otg_epout_handler(usbp, 6);
 8005500:	2106      	movs	r1, #6
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	f7ff fdc2 	bl	800508c <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 7
    if (src & (1 << 23))
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800550e:	2b00      	cmp	r3, #0
 8005510:	d003      	beq.n	800551a <usb_lld_serve_interrupt+0x1e6>
      otg_epout_handler(usbp, 7);
 8005512:	2107      	movs	r1, #7
 8005514:	6878      	ldr	r0, [r7, #4]
 8005516:	f7ff fdb9 	bl	800508c <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 8
    if (src & (1 << 24))
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005520:	2b00      	cmp	r3, #0
 8005522:	d003      	beq.n	800552c <usb_lld_serve_interrupt+0x1f8>
      otg_epout_handler(usbp, 8);
 8005524:	2108      	movs	r1, #8
 8005526:	6878      	ldr	r0, [r7, #4]
 8005528:	f7ff fdb0 	bl	800508c <otg_epout_handler>
#endif
  }
  if (sts & GINTSTS_IEPINT) {
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005532:	2b00      	cmp	r3, #0
 8005534:	d050      	beq.n	80055d8 <usb_lld_serve_interrupt+0x2a4>
    if (src & (1 << 0))
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	f003 0301 	and.w	r3, r3, #1
 800553c:	2b00      	cmp	r3, #0
 800553e:	d003      	beq.n	8005548 <usb_lld_serve_interrupt+0x214>
      otg_epin_handler(usbp, 0);
 8005540:	2100      	movs	r1, #0
 8005542:	6878      	ldr	r0, [r7, #4]
 8005544:	f7ff fd1f 	bl	8004f86 <otg_epin_handler>
    if (src & (1 << 1))
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	f003 0302 	and.w	r3, r3, #2
 800554e:	2b00      	cmp	r3, #0
 8005550:	d003      	beq.n	800555a <usb_lld_serve_interrupt+0x226>
      otg_epin_handler(usbp, 1);
 8005552:	2101      	movs	r1, #1
 8005554:	6878      	ldr	r0, [r7, #4]
 8005556:	f7ff fd16 	bl	8004f86 <otg_epin_handler>
    if (src & (1 << 2))
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	f003 0304 	and.w	r3, r3, #4
 8005560:	2b00      	cmp	r3, #0
 8005562:	d003      	beq.n	800556c <usb_lld_serve_interrupt+0x238>
      otg_epin_handler(usbp, 2);
 8005564:	2102      	movs	r1, #2
 8005566:	6878      	ldr	r0, [r7, #4]
 8005568:	f7ff fd0d 	bl	8004f86 <otg_epin_handler>
    if (src & (1 << 3))
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	f003 0308 	and.w	r3, r3, #8
 8005572:	2b00      	cmp	r3, #0
 8005574:	d003      	beq.n	800557e <usb_lld_serve_interrupt+0x24a>
      otg_epin_handler(usbp, 3);
 8005576:	2103      	movs	r1, #3
 8005578:	6878      	ldr	r0, [r7, #4]
 800557a:	f7ff fd04 	bl	8004f86 <otg_epin_handler>
#if USB_MAX_ENDPOINTS >= 4
    if (src & (1 << 4))
 800557e:	68bb      	ldr	r3, [r7, #8]
 8005580:	f003 0310 	and.w	r3, r3, #16
 8005584:	2b00      	cmp	r3, #0
 8005586:	d003      	beq.n	8005590 <usb_lld_serve_interrupt+0x25c>
      otg_epin_handler(usbp, 4);
 8005588:	2104      	movs	r1, #4
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	f7ff fcfb 	bl	8004f86 <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 5
    if (src & (1 << 5))
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	f003 0320 	and.w	r3, r3, #32
 8005596:	2b00      	cmp	r3, #0
 8005598:	d003      	beq.n	80055a2 <usb_lld_serve_interrupt+0x26e>
      otg_epin_handler(usbp, 5);
 800559a:	2105      	movs	r1, #5
 800559c:	6878      	ldr	r0, [r7, #4]
 800559e:	f7ff fcf2 	bl	8004f86 <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 6
    if (src & (1 << 6))
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d003      	beq.n	80055b4 <usb_lld_serve_interrupt+0x280>
      otg_epin_handler(usbp, 6);
 80055ac:	2106      	movs	r1, #6
 80055ae:	6878      	ldr	r0, [r7, #4]
 80055b0:	f7ff fce9 	bl	8004f86 <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 7
    if (src & (1 << 7))
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d003      	beq.n	80055c6 <usb_lld_serve_interrupt+0x292>
      otg_epin_handler(usbp, 7);
 80055be:	2107      	movs	r1, #7
 80055c0:	6878      	ldr	r0, [r7, #4]
 80055c2:	f7ff fce0 	bl	8004f86 <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 8
    if (src & (1 << 8))
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d003      	beq.n	80055d8 <usb_lld_serve_interrupt+0x2a4>
      otg_epin_handler(usbp, 8);
 80055d0:	2108      	movs	r1, #8
 80055d2:	6878      	ldr	r0, [r7, #4]
 80055d4:	f7ff fcd7 	bl	8004f86 <otg_epin_handler>
#endif
  }

  /* Performing the whole FIFO emptying in the ISR, it is advised to keep
     this IRQ at a very low priority level.*/
  if ((sts & GINTSTS_RXFLVL) != 0U) {
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	f003 0310 	and.w	r3, r3, #16
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d002      	beq.n	80055e8 <usb_lld_serve_interrupt+0x2b4>
    otg_rxfifo_handler(usbp);
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f7ff fb73 	bl	8004cce <otg_rxfifo_handler>
  }

  if ((sts & IRQ_RETRY_MASK) && (--retry > 0U))
 80055e8:	68fa      	ldr	r2, [r7, #12]
 80055ea:	4b07      	ldr	r3, [pc, #28]	; (8005608 <usb_lld_serve_interrupt+0x2d4>)
 80055ec:	4013      	ands	r3, r2
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d006      	beq.n	8005600 <usb_lld_serve_interrupt+0x2cc>
 80055f2:	697b      	ldr	r3, [r7, #20]
 80055f4:	3b01      	subs	r3, #1
 80055f6:	617b      	str	r3, [r7, #20]
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d000      	beq.n	8005600 <usb_lld_serve_interrupt+0x2cc>
    goto irq_retry;
 80055fe:	e6a3      	b.n	8005348 <usb_lld_serve_interrupt+0x14>
}
 8005600:	3718      	adds	r7, #24
 8005602:	46bd      	mov	sp, r7
 8005604:	bd80      	pop	{r7, pc}
 8005606:	bf00      	nop
 8005608:	04000030 	.word	0x04000030

0800560c <Vector1D4>:
/**
 * @brief   OTG1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_OTG1_HANDLER) {
 800560c:	b580      	push	{r7, lr}
 800560e:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8005610:	4806      	ldr	r0, [pc, #24]	; (800562c <Vector1D4+0x20>)
 8005612:	f002 f80d 	bl	8007630 <__trace_isr_enter>

  usb_lld_serve_interrupt(&USBD1);
 8005616:	4806      	ldr	r0, [pc, #24]	; (8005630 <Vector1D4+0x24>)
 8005618:	f7ff fe8c 	bl	8005334 <usb_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 800561c:	4803      	ldr	r0, [pc, #12]	; (800562c <Vector1D4+0x20>)
 800561e:	f002 f841 	bl	80076a4 <__trace_isr_leave>
 8005622:	f003 fb49 	bl	8008cb8 <__port_irq_epilogue>
}
 8005626:	bf00      	nop
 8005628:	bd80      	pop	{r7, pc}
 800562a:	bf00      	nop
 800562c:	0800fa88 	.word	0x0800fa88
 8005630:	2400082c 	.word	0x2400082c

08005634 <usb_lld_init>:
/**
 * @brief   Low level USB driver initialization.
 *
 * @notapi
 */
void usb_lld_init(void) {
 8005634:	b580      	push	{r7, lr}
 8005636:	af00      	add	r7, sp, #0

  /* Driver initialization.*/
#if STM32_USB_USE_OTG1
  usbObjectInit(&USBD1);
 8005638:	4806      	ldr	r0, [pc, #24]	; (8005654 <usb_lld_init+0x20>)
 800563a:	f7fc fdc1 	bl	80021c0 <usbObjectInit>
  USBD1.otg       = OTG_FS;
 800563e:	4b05      	ldr	r3, [pc, #20]	; (8005654 <usb_lld_init+0x20>)
 8005640:	4a05      	ldr	r2, [pc, #20]	; (8005658 <usb_lld_init+0x24>)
 8005642:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  USBD1.otgparams = &fsparams;
 8005646:	4b03      	ldr	r3, [pc, #12]	; (8005654 <usb_lld_init+0x20>)
 8005648:	4a04      	ldr	r2, [pc, #16]	; (800565c <usb_lld_init+0x28>)
 800564a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if STM32_USB_USE_OTG2
  usbObjectInit(&USBD2);
  USBD2.otg       = OTG_HS;
  USBD2.otgparams = &hsparams;
#endif
}
 800564e:	bf00      	nop
 8005650:	bd80      	pop	{r7, pc}
 8005652:	bf00      	nop
 8005654:	2400082c 	.word	0x2400082c
 8005658:	40080000 	.word	0x40080000
 800565c:	0800fa7c 	.word	0x0800fa7c

08005660 <usb_lld_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_reset(USBDriver *usbp) {
 8005660:	b590      	push	{r4, r7, lr}
 8005662:	b085      	sub	sp, #20
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
  unsigned i;
  stm32_otg_t *otgp = usbp->otg;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800566e:	60bb      	str	r3, [r7, #8]

  /* Flush the Tx FIFO.*/
  otg_txfifo_flush(usbp, 0);
 8005670:	2100      	movs	r1, #0
 8005672:	6878      	ldr	r0, [r7, #4]
 8005674:	f7ff fa9f 	bl	8004bb6 <otg_txfifo_flush>

  /* Endpoint interrupts all disabled and cleared.*/
  otgp->DIEPEMPMSK = 0;
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	2200      	movs	r2, #0
 800567c:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
  otgp->DAINTMSK   = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8005686:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c

  /* All endpoints in NAK mode, interrupts cleared.*/
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800568a:	2300      	movs	r3, #0
 800568c:	60fb      	str	r3, [r7, #12]
 800568e:	e024      	b.n	80056da <usb_lld_reset+0x7a>
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 8005690:	68ba      	ldr	r2, [r7, #8]
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	3348      	adds	r3, #72	; 0x48
 8005696:	015b      	lsls	r3, r3, #5
 8005698:	4413      	add	r3, r2
 800569a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800569e:	601a      	str	r2, [r3, #0]
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 80056a0:	68ba      	ldr	r2, [r7, #8]
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	3358      	adds	r3, #88	; 0x58
 80056a6:	015b      	lsls	r3, r3, #5
 80056a8:	4413      	add	r3, r2
 80056aa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80056ae:	601a      	str	r2, [r3, #0]
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80056b0:	68ba      	ldr	r2, [r7, #8]
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	015b      	lsls	r3, r3, #5
 80056b6:	4413      	add	r3, r2
 80056b8:	f603 1308 	addw	r3, r3, #2312	; 0x908
 80056bc:	f04f 32ff 	mov.w	r2, #4294967295
 80056c0:	601a      	str	r2, [r3, #0]
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 80056c2:	68ba      	ldr	r2, [r7, #8]
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	015b      	lsls	r3, r3, #5
 80056c8:	4413      	add	r3, r2
 80056ca:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 80056ce:	f04f 32ff 	mov.w	r2, #4294967295
 80056d2:	601a      	str	r2, [r3, #0]
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	3301      	adds	r3, #1
 80056d8:	60fb      	str	r3, [r7, #12]
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80056e0:	689b      	ldr	r3, [r3, #8]
 80056e2:	68fa      	ldr	r2, [r7, #12]
 80056e4:	429a      	cmp	r2, r3
 80056e6:	d9d3      	bls.n	8005690 <usb_lld_reset+0x30>
  }

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);
 80056e8:	6878      	ldr	r0, [r7, #4]
 80056ea:	f7ff fa81 	bl	8004bf0 <otg_ram_reset>

  /* Receive FIFO size initialization, the address is always zero.*/
  otgp->GRXFSIZ = usbp->otgparams->rx_fifo_size;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80056f4:	681a      	ldr	r2, [r3, #0]
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	625a      	str	r2, [r3, #36]	; 0x24
  otg_rxfifo_flush(usbp);
 80056fa:	6878      	ldr	r0, [r7, #4]
 80056fc:	f7ff fa42 	bl	8004b84 <otg_rxfifo_flush>

  /* Resets the device address to zero.*/
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0) | BOARD_OTG2_ULPI_CHIRP_DELAY_MASK;
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 8005706:	f423 62fe 	bic.w	r2, r3, #2032	; 0x7f0
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800

  /* Enables also EP-related interrupt sources.*/
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	699a      	ldr	r2, [r3, #24]
 8005714:	4b1d      	ldr	r3, [pc, #116]	; (800578c <usb_lld_reset+0x12c>)
 8005716:	4313      	orrs	r3, r2
 8005718:	68ba      	ldr	r2, [r7, #8]
 800571a:	6193      	str	r3, [r2, #24]
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	2209      	movs	r2, #9
 8005720:	f8c3 2810 	str.w	r2, [r3, #2064]	; 0x810
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	2209      	movs	r2, #9
 8005728:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814

  /* EP0 initialization, it is a special case.*/
  usbp->epc[0] = &ep0config;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	4a18      	ldr	r2, [pc, #96]	; (8005790 <usb_lld_reset+0x130>)
 8005730:	60da      	str	r2, [r3, #12]
  otgp->oe[0].DOEPTSIZ = DOEPTSIZ_STUPCNT(3);
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8005738:	f8c3 2b10 	str.w	r2, [r3, #2832]	; 0xb10
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
                        DOEPCTL_MPSIZ(ep0config.out_maxsize);
 800573c:	2340      	movs	r3, #64	; 0x40
 800573e:	461a      	mov	r2, r3
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
 8005740:	4b14      	ldr	r3, [pc, #80]	; (8005794 <usb_lld_reset+0x134>)
 8005742:	4313      	orrs	r3, r2
 8005744:	68ba      	ldr	r2, [r7, #8]
 8005746:	f8c2 3b00 	str.w	r3, [r2, #2816]	; 0xb00
  otgp->ie[0].DIEPTSIZ = 0;
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	2200      	movs	r2, #0
 800574e:	f8c3 2910 	str.w	r2, [r3, #2320]	; 0x910
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
                        DIEPCTL_TXFNUM(0) | DIEPCTL_MPSIZ(ep0config.in_maxsize);
 8005752:	2340      	movs	r3, #64	; 0x40
 8005754:	461a      	mov	r2, r3
 8005756:	4b0f      	ldr	r3, [pc, #60]	; (8005794 <usb_lld_reset+0x134>)
 8005758:	4313      	orrs	r3, r2
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
 800575a:	68ba      	ldr	r2, [r7, #8]
 800575c:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 8005760:	2340      	movs	r3, #64	; 0x40
 8005762:	089b      	lsrs	r3, r3, #2
 8005764:	b29b      	uxth	r3, r3
 8005766:	041b      	lsls	r3, r3, #16
 8005768:	461c      	mov	r4, r3
                   DIEPTXF_INEPTXSA(otg_ram_alloc(usbp,
 800576a:	2340      	movs	r3, #64	; 0x40
 800576c:	089b      	lsrs	r3, r3, #2
 800576e:	b29b      	uxth	r3, r3
 8005770:	4619      	mov	r1, r3
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	f7ff fa4c 	bl	8004c10 <otg_ram_alloc>
 8005778:	4603      	mov	r3, r0
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 800577a:	ea44 0203 	orr.w	r2, r4, r3
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	629a      	str	r2, [r3, #40]	; 0x28
                                                  ep0config.in_maxsize / 4));
}
 8005782:	bf00      	nop
 8005784:	3714      	adds	r7, #20
 8005786:	46bd      	mov	sp, r7
 8005788:	bd90      	pop	{r4, r7, pc}
 800578a:	bf00      	nop
 800578c:	000c0010 	.word	0x000c0010
 8005790:	0800fa58 	.word	0x0800fa58
 8005794:	10008000 	.word	0x10008000

08005798 <usb_lld_set_address>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_set_address(USBDriver *usbp) {
 8005798:	b480      	push	{r7}
 800579a:	b085      	sub	sp, #20
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057a6:	60fb      	str	r3, [r7, #12]

  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(usbp->address);
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 80057ae:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80057b2:	687a      	ldr	r2, [r7, #4]
 80057b4:	f892 208a 	ldrb.w	r2, [r2, #138]	; 0x8a
 80057b8:	0112      	lsls	r2, r2, #4
 80057ba:	431a      	orrs	r2, r3
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
}
 80057c2:	bf00      	nop
 80057c4:	3714      	adds	r7, #20
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bc80      	pop	{r7}
 80057ca:	4770      	bx	lr

080057cc <usb_lld_disable_endpoints>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_disable_endpoints(USBDriver *usbp) {
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b082      	sub	sp, #8
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);
 80057d4:	6878      	ldr	r0, [r7, #4]
 80057d6:	f7ff fa0b 	bl	8004bf0 <otg_ram_reset>

  /* Disabling all endpoints.*/
  otg_disable_ep(usbp);
 80057da:	6878      	ldr	r0, [r7, #4]
 80057dc:	f7ff f931 	bl	8004a42 <otg_disable_ep>
}
 80057e0:	bf00      	nop
 80057e2:	3708      	adds	r7, #8
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}

080057e8 <usb_lld_get_status_out>:
 * @retval EP_STATUS_STALLED  The endpoint is stalled.
 * @retval EP_STATUS_ACTIVE   The endpoint is active.
 *
 * @notapi
 */
usbepstatus_t usb_lld_get_status_out(USBDriver *usbp, usbep_t ep) {
 80057e8:	b480      	push	{r7}
 80057ea:	b085      	sub	sp, #20
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
 80057f0:	460b      	mov	r3, r1
 80057f2:	70fb      	strb	r3, [r7, #3]
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->oe[ep].DOEPCTL;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80057fa:	78fb      	ldrb	r3, [r7, #3]
 80057fc:	3358      	adds	r3, #88	; 0x58
 80057fe:	015b      	lsls	r3, r3, #5
 8005800:	4413      	add	r3, r2
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	60fb      	str	r3, [r7, #12]
  if (!(ctl & DOEPCTL_USBAEP))
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800580c:	2b00      	cmp	r3, #0
 800580e:	d101      	bne.n	8005814 <usb_lld_get_status_out+0x2c>
    return EP_STATUS_DISABLED;
 8005810:	2300      	movs	r3, #0
 8005812:	e007      	b.n	8005824 <usb_lld_get_status_out+0x3c>
  if (ctl & DOEPCTL_STALL)
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800581a:	2b00      	cmp	r3, #0
 800581c:	d001      	beq.n	8005822 <usb_lld_get_status_out+0x3a>
    return EP_STATUS_STALLED;
 800581e:	2301      	movs	r3, #1
 8005820:	e000      	b.n	8005824 <usb_lld_get_status_out+0x3c>
  return EP_STATUS_ACTIVE;
 8005822:	2302      	movs	r3, #2
}
 8005824:	4618      	mov	r0, r3
 8005826:	3714      	adds	r7, #20
 8005828:	46bd      	mov	sp, r7
 800582a:	bc80      	pop	{r7}
 800582c:	4770      	bx	lr

0800582e <usb_lld_get_status_in>:
 * @retval EP_STATUS_STALLED  The endpoint is stalled.
 * @retval EP_STATUS_ACTIVE   The endpoint is active.
 *
 * @notapi
 */
usbepstatus_t usb_lld_get_status_in(USBDriver *usbp, usbep_t ep) {
 800582e:	b480      	push	{r7}
 8005830:	b085      	sub	sp, #20
 8005832:	af00      	add	r7, sp, #0
 8005834:	6078      	str	r0, [r7, #4]
 8005836:	460b      	mov	r3, r1
 8005838:	70fb      	strb	r3, [r7, #3]
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->ie[ep].DIEPCTL;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005840:	78fb      	ldrb	r3, [r7, #3]
 8005842:	3348      	adds	r3, #72	; 0x48
 8005844:	015b      	lsls	r3, r3, #5
 8005846:	4413      	add	r3, r2
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	60fb      	str	r3, [r7, #12]
  if (!(ctl & DIEPCTL_USBAEP))
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005852:	2b00      	cmp	r3, #0
 8005854:	d101      	bne.n	800585a <usb_lld_get_status_in+0x2c>
    return EP_STATUS_DISABLED;
 8005856:	2300      	movs	r3, #0
 8005858:	e007      	b.n	800586a <usb_lld_get_status_in+0x3c>
  if (ctl & DIEPCTL_STALL)
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005860:	2b00      	cmp	r3, #0
 8005862:	d001      	beq.n	8005868 <usb_lld_get_status_in+0x3a>
    return EP_STATUS_STALLED;
 8005864:	2301      	movs	r3, #1
 8005866:	e000      	b.n	800586a <usb_lld_get_status_in+0x3c>
  return EP_STATUS_ACTIVE;
 8005868:	2302      	movs	r3, #2
}
 800586a:	4618      	mov	r0, r3
 800586c:	3714      	adds	r7, #20
 800586e:	46bd      	mov	sp, r7
 8005870:	bc80      	pop	{r7}
 8005872:	4770      	bx	lr

08005874 <usb_lld_read_setup>:
 * @param[in] ep        endpoint number
 * @param[out] buf      buffer where to copy the packet data
 *
 * @notapi
 */
void usb_lld_read_setup(USBDriver *usbp, usbep_t ep, uint8_t *buf) {
 8005874:	b580      	push	{r7, lr}
 8005876:	b084      	sub	sp, #16
 8005878:	af00      	add	r7, sp, #0
 800587a:	60f8      	str	r0, [r7, #12]
 800587c:	460b      	mov	r3, r1
 800587e:	607a      	str	r2, [r7, #4]
 8005880:	72fb      	strb	r3, [r7, #11]

  memcpy(buf, usbp->epc[ep]->setup_buf, 8);
 8005882:	7afb      	ldrb	r3, [r7, #11]
 8005884:	68fa      	ldr	r2, [r7, #12]
 8005886:	3302      	adds	r3, #2
 8005888:	009b      	lsls	r3, r3, #2
 800588a:	4413      	add	r3, r2
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	6a1b      	ldr	r3, [r3, #32]
 8005890:	2208      	movs	r2, #8
 8005892:	4619      	mov	r1, r3
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f7fa fdb9 	bl	800040c <memcpy>
}
 800589a:	bf00      	nop
 800589c:	3710      	adds	r7, #16
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}

080058a2 <usb_lld_start_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_out(USBDriver *usbp, usbep_t ep) {
 80058a2:	b480      	push	{r7}
 80058a4:	b087      	sub	sp, #28
 80058a6:	af00      	add	r7, sp, #0
 80058a8:	6078      	str	r0, [r7, #4]
 80058aa:	460b      	mov	r3, r1
 80058ac:	70fb      	strb	r3, [r7, #3]
  uint32_t pcnt, rxsize;
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 80058ae:	78fb      	ldrb	r3, [r7, #3]
 80058b0:	687a      	ldr	r2, [r7, #4]
 80058b2:	3302      	adds	r3, #2
 80058b4:	009b      	lsls	r3, r3, #2
 80058b6:	4413      	add	r3, r2
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	699b      	ldr	r3, [r3, #24]
 80058bc:	617b      	str	r3, [r7, #20]

  /* Transfer initialization.*/
  osp->totsize = osp->rxsize;
 80058be:	697b      	ldr	r3, [r7, #20]
 80058c0:	681a      	ldr	r2, [r3, #0]
 80058c2:	697b      	ldr	r3, [r7, #20]
 80058c4:	60da      	str	r2, [r3, #12]
  if ((ep == 0) && (osp->rxsize > EP0_MAX_OUTSIZE))
 80058c6:	78fb      	ldrb	r3, [r7, #3]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d106      	bne.n	80058da <usb_lld_start_out+0x38>
 80058cc:	697b      	ldr	r3, [r7, #20]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	2b40      	cmp	r3, #64	; 0x40
 80058d2:	d902      	bls.n	80058da <usb_lld_start_out+0x38>
    osp->rxsize = EP0_MAX_OUTSIZE;
 80058d4:	697b      	ldr	r3, [r7, #20]
 80058d6:	2240      	movs	r2, #64	; 0x40
 80058d8:	601a      	str	r2, [r3, #0]
  /* Transaction size is rounded to a multiple of packet size because the
     following requirement in the RM:
     "For OUT transfers, the transfer size field in the endpoint's transfer
     size register must be a multiple of the maximum packet size of the
     endpoint, adjusted to the Word boundary".*/
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 80058da:	697b      	ldr	r3, [r7, #20]
 80058dc:	681a      	ldr	r2, [r3, #0]
 80058de:	78fb      	ldrb	r3, [r7, #3]
 80058e0:	6879      	ldr	r1, [r7, #4]
 80058e2:	3302      	adds	r3, #2
 80058e4:	009b      	lsls	r3, r3, #2
 80058e6:	440b      	add	r3, r1
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	8a5b      	ldrh	r3, [r3, #18]
 80058ec:	4413      	add	r3, r2
 80058ee:	1e5a      	subs	r2, r3, #1
           usbp->epc[ep]->out_maxsize;
 80058f0:	78fb      	ldrb	r3, [r7, #3]
 80058f2:	6879      	ldr	r1, [r7, #4]
 80058f4:	3302      	adds	r3, #2
 80058f6:	009b      	lsls	r3, r3, #2
 80058f8:	440b      	add	r3, r1
 80058fa:	685b      	ldr	r3, [r3, #4]
 80058fc:	8a5b      	ldrh	r3, [r3, #18]
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 80058fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005902:	613b      	str	r3, [r7, #16]
  rxsize = (pcnt * usbp->epc[ep]->out_maxsize + 3U) & 0xFFFFFFFCU;
 8005904:	78fb      	ldrb	r3, [r7, #3]
 8005906:	687a      	ldr	r2, [r7, #4]
 8005908:	3302      	adds	r3, #2
 800590a:	009b      	lsls	r3, r3, #2
 800590c:	4413      	add	r3, r2
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	8a5b      	ldrh	r3, [r3, #18]
 8005912:	461a      	mov	r2, r3
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	fb02 f303 	mul.w	r3, r2, r3
 800591a:	3303      	adds	r3, #3
 800591c:	f023 0303 	bic.w	r3, r3, #3
 8005920:	60fb      	str	r3, [r7, #12]

  /* Setting up transaction parameters in DOEPTSIZ.*/
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 8005922:	693b      	ldr	r3, [r7, #16]
 8005924:	04da      	lsls	r2, r3, #19
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	431a      	orrs	r2, r3
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005930:	78fb      	ldrb	r3, [r7, #3]
 8005932:	f042 42c0 	orr.w	r2, r2, #1610612736	; 0x60000000
 8005936:	015b      	lsls	r3, r3, #5
 8005938:	440b      	add	r3, r1
 800593a:	f503 6331 	add.w	r3, r3, #2832	; 0xb10
 800593e:	601a      	str	r2, [r3, #0]
                               DOEPTSIZ_XFRSIZ(rxsize);

  /* Special case of isochronous endpoint.*/
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8005940:	78fb      	ldrb	r3, [r7, #3]
 8005942:	687a      	ldr	r2, [r7, #4]
 8005944:	3302      	adds	r3, #2
 8005946:	009b      	lsls	r3, r3, #2
 8005948:	4413      	add	r3, r2
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f003 0303 	and.w	r3, r3, #3
 8005952:	2b01      	cmp	r3, #1
 8005954:	d12d      	bne.n	80059b2 <usb_lld_start_out+0x110>
    /* Odd/even bit toggling for isochronous endpoint.*/
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800595c:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8005960:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005964:	2b00      	cmp	r3, #0
 8005966:	d012      	beq.n	800598e <usb_lld_start_out+0xec>
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SEVNFRM;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800596e:	78fb      	ldrb	r3, [r7, #3]
 8005970:	3358      	adds	r3, #88	; 0x58
 8005972:	015b      	lsls	r3, r3, #5
 8005974:	4413      	add	r3, r2
 8005976:	681a      	ldr	r2, [r3, #0]
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 800597e:	78fb      	ldrb	r3, [r7, #3]
 8005980:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005984:	3358      	adds	r3, #88	; 0x58
 8005986:	015b      	lsls	r3, r3, #5
 8005988:	440b      	add	r3, r1
 800598a:	601a      	str	r2, [r3, #0]
 800598c:	e011      	b.n	80059b2 <usb_lld_start_out+0x110>
    else
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SODDFRM;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005994:	78fb      	ldrb	r3, [r7, #3]
 8005996:	3358      	adds	r3, #88	; 0x58
 8005998:	015b      	lsls	r3, r3, #5
 800599a:	4413      	add	r3, r2
 800599c:	681a      	ldr	r2, [r3, #0]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80059a4:	78fb      	ldrb	r3, [r7, #3]
 80059a6:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80059aa:	3358      	adds	r3, #88	; 0x58
 80059ac:	015b      	lsls	r3, r3, #5
 80059ae:	440b      	add	r3, r1
 80059b0:	601a      	str	r2, [r3, #0]
  }

  /* Starting operation.*/
  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_EPENA | DOEPCTL_CNAK;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80059b8:	78fb      	ldrb	r3, [r7, #3]
 80059ba:	3358      	adds	r3, #88	; 0x58
 80059bc:	015b      	lsls	r3, r3, #5
 80059be:	4413      	add	r3, r2
 80059c0:	681a      	ldr	r2, [r3, #0]
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80059c8:	78fb      	ldrb	r3, [r7, #3]
 80059ca:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 80059ce:	3358      	adds	r3, #88	; 0x58
 80059d0:	015b      	lsls	r3, r3, #5
 80059d2:	440b      	add	r3, r1
 80059d4:	601a      	str	r2, [r3, #0]
}
 80059d6:	bf00      	nop
 80059d8:	371c      	adds	r7, #28
 80059da:	46bd      	mov	sp, r7
 80059dc:	bc80      	pop	{r7}
 80059de:	4770      	bx	lr

080059e0 <usb_lld_start_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {
 80059e0:	b480      	push	{r7}
 80059e2:	b085      	sub	sp, #20
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
 80059e8:	460b      	mov	r3, r1
 80059ea:	70fb      	strb	r3, [r7, #3]
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 80059ec:	78fb      	ldrb	r3, [r7, #3]
 80059ee:	687a      	ldr	r2, [r7, #4]
 80059f0:	3302      	adds	r3, #2
 80059f2:	009b      	lsls	r3, r3, #2
 80059f4:	4413      	add	r3, r2
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	695b      	ldr	r3, [r3, #20]
 80059fa:	60fb      	str	r3, [r7, #12]

  /* Transfer initialization.*/
  isp->totsize = isp->txsize;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681a      	ldr	r2, [r3, #0]
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	60da      	str	r2, [r3, #12]
  if (isp->txsize == 0) {
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d10b      	bne.n	8005a24 <usb_lld_start_in+0x44>
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005a12:	78fb      	ldrb	r3, [r7, #3]
 8005a14:	015b      	lsls	r3, r3, #5
 8005a16:	4413      	add	r3, r2
 8005a18:	f503 6311 	add.w	r3, r3, #2320	; 0x910
 8005a1c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8005a20:	601a      	str	r2, [r3, #0]
 8005a22:	e02e      	b.n	8005a82 <usb_lld_start_in+0xa2>
  }
  else {
    if ((ep == 0) && (isp->txsize > EP0_MAX_INSIZE))
 8005a24:	78fb      	ldrb	r3, [r7, #3]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d106      	bne.n	8005a38 <usb_lld_start_in+0x58>
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	2b40      	cmp	r3, #64	; 0x40
 8005a30:	d902      	bls.n	8005a38 <usb_lld_start_in+0x58>
      isp->txsize = EP0_MAX_INSIZE;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	2240      	movs	r2, #64	; 0x40
 8005a36:	601a      	str	r2, [r3, #0]

    /* Normal case.*/
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681a      	ldr	r2, [r3, #0]
 8005a3c:	78fb      	ldrb	r3, [r7, #3]
 8005a3e:	6879      	ldr	r1, [r7, #4]
 8005a40:	3302      	adds	r3, #2
 8005a42:	009b      	lsls	r3, r3, #2
 8005a44:	440b      	add	r3, r1
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	8a1b      	ldrh	r3, [r3, #16]
 8005a4a:	4413      	add	r3, r2
 8005a4c:	1e5a      	subs	r2, r3, #1
                    usbp->epc[ep]->in_maxsize;
 8005a4e:	78fb      	ldrb	r3, [r7, #3]
 8005a50:	6879      	ldr	r1, [r7, #4]
 8005a52:	3302      	adds	r3, #2
 8005a54:	009b      	lsls	r3, r3, #2
 8005a56:	440b      	add	r3, r1
 8005a58:	685b      	ldr	r3, [r3, #4]
 8005a5a:	8a1b      	ldrh	r3, [r3, #16]
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8005a5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a60:	60bb      	str	r3, [r7, #8]
    /* CHTODO: Support more than one packet per frame for isochronous transfers.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	04da      	lsls	r2, r3, #19
                                 DIEPTSIZ_XFRSIZ(isp->txsize);
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 8005a6a:	431a      	orrs	r2, r3
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005a72:	78fb      	ldrb	r3, [r7, #3]
 8005a74:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8005a78:	015b      	lsls	r3, r3, #5
 8005a7a:	440b      	add	r3, r1
 8005a7c:	f503 6311 	add.w	r3, r3, #2320	; 0x910
 8005a80:	601a      	str	r2, [r3, #0]
  }

  /* Special case of isochronous endpoint.*/
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8005a82:	78fb      	ldrb	r3, [r7, #3]
 8005a84:	687a      	ldr	r2, [r7, #4]
 8005a86:	3302      	adds	r3, #2
 8005a88:	009b      	lsls	r3, r3, #2
 8005a8a:	4413      	add	r3, r2
 8005a8c:	685b      	ldr	r3, [r3, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f003 0303 	and.w	r3, r3, #3
 8005a94:	2b01      	cmp	r3, #1
 8005a96:	d12d      	bne.n	8005af4 <usb_lld_start_in+0x114>
    /* Odd/even bit toggling.*/
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a9e:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8005aa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d012      	beq.n	8005ad0 <usb_lld_start_in+0xf0>
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SEVNFRM;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005ab0:	78fb      	ldrb	r3, [r7, #3]
 8005ab2:	3348      	adds	r3, #72	; 0x48
 8005ab4:	015b      	lsls	r3, r3, #5
 8005ab6:	4413      	add	r3, r2
 8005ab8:	681a      	ldr	r2, [r3, #0]
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005ac0:	78fb      	ldrb	r3, [r7, #3]
 8005ac2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005ac6:	3348      	adds	r3, #72	; 0x48
 8005ac8:	015b      	lsls	r3, r3, #5
 8005aca:	440b      	add	r3, r1
 8005acc:	601a      	str	r2, [r3, #0]
 8005ace:	e011      	b.n	8005af4 <usb_lld_start_in+0x114>
    else
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SODDFRM;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005ad6:	78fb      	ldrb	r3, [r7, #3]
 8005ad8:	3348      	adds	r3, #72	; 0x48
 8005ada:	015b      	lsls	r3, r3, #5
 8005adc:	4413      	add	r3, r2
 8005ade:	681a      	ldr	r2, [r3, #0]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005ae6:	78fb      	ldrb	r3, [r7, #3]
 8005ae8:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8005aec:	3348      	adds	r3, #72	; 0x48
 8005aee:	015b      	lsls	r3, r3, #5
 8005af0:	440b      	add	r3, r1
 8005af2:	601a      	str	r2, [r3, #0]
  }

  /* Starting operation.*/
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005afa:	78fb      	ldrb	r3, [r7, #3]
 8005afc:	3348      	adds	r3, #72	; 0x48
 8005afe:	015b      	lsls	r3, r3, #5
 8005b00:	4413      	add	r3, r2
 8005b02:	681a      	ldr	r2, [r3, #0]
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005b0a:	78fb      	ldrb	r3, [r7, #3]
 8005b0c:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8005b10:	3348      	adds	r3, #72	; 0x48
 8005b12:	015b      	lsls	r3, r3, #5
 8005b14:	440b      	add	r3, r1
 8005b16:	601a      	str	r2, [r3, #0]
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b1e:	f8d3 1834 	ldr.w	r1, [r3, #2100]	; 0x834
 8005b22:	78fb      	ldrb	r3, [r7, #3]
 8005b24:	2201      	movs	r2, #1
 8005b26:	409a      	lsls	r2, r3
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b2e:	430a      	orrs	r2, r1
 8005b30:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
}
 8005b34:	bf00      	nop
 8005b36:	3714      	adds	r7, #20
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bc80      	pop	{r7}
 8005b3c:	4770      	bx	lr

08005b3e <usb_lld_stall_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_stall_out(USBDriver *usbp, usbep_t ep) {
 8005b3e:	b480      	push	{r7}
 8005b40:	b083      	sub	sp, #12
 8005b42:	af00      	add	r7, sp, #0
 8005b44:	6078      	str	r0, [r7, #4]
 8005b46:	460b      	mov	r3, r1
 8005b48:	70fb      	strb	r3, [r7, #3]

  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_STALL;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005b50:	78fb      	ldrb	r3, [r7, #3]
 8005b52:	3358      	adds	r3, #88	; 0x58
 8005b54:	015b      	lsls	r3, r3, #5
 8005b56:	4413      	add	r3, r2
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005b60:	78fb      	ldrb	r3, [r7, #3]
 8005b62:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8005b66:	3358      	adds	r3, #88	; 0x58
 8005b68:	015b      	lsls	r3, r3, #5
 8005b6a:	440b      	add	r3, r1
 8005b6c:	601a      	str	r2, [r3, #0]
}
 8005b6e:	bf00      	nop
 8005b70:	370c      	adds	r7, #12
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bc80      	pop	{r7}
 8005b76:	4770      	bx	lr

08005b78 <usb_lld_stall_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_stall_in(USBDriver *usbp, usbep_t ep) {
 8005b78:	b480      	push	{r7}
 8005b7a:	b083      	sub	sp, #12
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
 8005b80:	460b      	mov	r3, r1
 8005b82:	70fb      	strb	r3, [r7, #3]

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_STALL;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005b8a:	78fb      	ldrb	r3, [r7, #3]
 8005b8c:	3348      	adds	r3, #72	; 0x48
 8005b8e:	015b      	lsls	r3, r3, #5
 8005b90:	4413      	add	r3, r2
 8005b92:	681a      	ldr	r2, [r3, #0]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005b9a:	78fb      	ldrb	r3, [r7, #3]
 8005b9c:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8005ba0:	3348      	adds	r3, #72	; 0x48
 8005ba2:	015b      	lsls	r3, r3, #5
 8005ba4:	440b      	add	r3, r1
 8005ba6:	601a      	str	r2, [r3, #0]
}
 8005ba8:	bf00      	nop
 8005baa:	370c      	adds	r7, #12
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bc80      	pop	{r7}
 8005bb0:	4770      	bx	lr

08005bb2 <usb_lld_clear_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_clear_out(USBDriver *usbp, usbep_t ep) {
 8005bb2:	b480      	push	{r7}
 8005bb4:	b083      	sub	sp, #12
 8005bb6:	af00      	add	r7, sp, #0
 8005bb8:	6078      	str	r0, [r7, #4]
 8005bba:	460b      	mov	r3, r1
 8005bbc:	70fb      	strb	r3, [r7, #3]

  usbp->otg->oe[ep].DOEPCTL &= ~DOEPCTL_STALL;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005bc4:	78fb      	ldrb	r3, [r7, #3]
 8005bc6:	3358      	adds	r3, #88	; 0x58
 8005bc8:	015b      	lsls	r3, r3, #5
 8005bca:	4413      	add	r3, r2
 8005bcc:	681a      	ldr	r2, [r3, #0]
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005bd4:	78fb      	ldrb	r3, [r7, #3]
 8005bd6:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8005bda:	3358      	adds	r3, #88	; 0x58
 8005bdc:	015b      	lsls	r3, r3, #5
 8005bde:	440b      	add	r3, r1
 8005be0:	601a      	str	r2, [r3, #0]
}
 8005be2:	bf00      	nop
 8005be4:	370c      	adds	r7, #12
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bc80      	pop	{r7}
 8005bea:	4770      	bx	lr

08005bec <usb_lld_clear_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_clear_in(USBDriver *usbp, usbep_t ep) {
 8005bec:	b480      	push	{r7}
 8005bee:	b083      	sub	sp, #12
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
 8005bf4:	460b      	mov	r3, r1
 8005bf6:	70fb      	strb	r3, [r7, #3]

  usbp->otg->ie[ep].DIEPCTL &= ~DIEPCTL_STALL;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005bfe:	78fb      	ldrb	r3, [r7, #3]
 8005c00:	3348      	adds	r3, #72	; 0x48
 8005c02:	015b      	lsls	r3, r3, #5
 8005c04:	4413      	add	r3, r2
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005c0e:	78fb      	ldrb	r3, [r7, #3]
 8005c10:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8005c14:	3348      	adds	r3, #72	; 0x48
 8005c16:	015b      	lsls	r3, r3, #5
 8005c18:	440b      	add	r3, r1
 8005c1a:	601a      	str	r2, [r3, #0]
}
 8005c1c:	bf00      	nop
 8005c1e:	370c      	adds	r7, #12
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bc80      	pop	{r7}
 8005c24:	4770      	bx	lr

08005c26 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8005c26:	b480      	push	{r7}
 8005c28:	b083      	sub	sp, #12
 8005c2a:	af00      	add	r7, sp, #0
 8005c2c:	2330      	movs	r3, #48	; 0x30
 8005c2e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	f383 8811 	msr	BASEPRI, r3
}
 8005c36:	bf00      	nop
}
 8005c38:	bf00      	nop
}
 8005c3a:	bf00      	nop
}
 8005c3c:	bf00      	nop
 8005c3e:	370c      	adds	r7, #12
 8005c40:	46bd      	mov	sp, r7
 8005c42:	bc80      	pop	{r7}
 8005c44:	4770      	bx	lr

08005c46 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8005c46:	b480      	push	{r7}
 8005c48:	b083      	sub	sp, #12
 8005c4a:	af00      	add	r7, sp, #0
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	f383 8811 	msr	BASEPRI, r3
}
 8005c56:	bf00      	nop
}
 8005c58:	bf00      	nop
}
 8005c5a:	bf00      	nop
}
 8005c5c:	bf00      	nop
 8005c5e:	370c      	adds	r7, #12
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bc80      	pop	{r7}
 8005c64:	4770      	bx	lr

08005c66 <osalSysHalt>:
static inline void osalSysHalt(const char *reason) {
 8005c66:	b580      	push	{r7, lr}
 8005c68:	b082      	sub	sp, #8
 8005c6a:	af00      	add	r7, sp, #0
 8005c6c:	6078      	str	r0, [r7, #4]
  chSysHalt(reason);
 8005c6e:	6878      	ldr	r0, [r7, #4]
 8005c70:	f001 fba2 	bl	80073b8 <chSysHalt>
}
 8005c74:	bf00      	nop
 8005c76:	3708      	adds	r7, #8
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	bd80      	pop	{r7, pc}

08005c7c <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8005c80:	f7ff ffd1 	bl	8005c26 <chSysLockFromISR>
}
 8005c84:	bf00      	nop
 8005c86:	bd80      	pop	{r7, pc}

08005c88 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8005c8c:	f7ff ffdb 	bl	8005c46 <chSysUnlockFromISR>
}
 8005c90:	bf00      	nop
 8005c92:	bd80      	pop	{r7, pc}

08005c94 <osalThreadResumeI>:
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b082      	sub	sp, #8
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
 8005c9c:	6039      	str	r1, [r7, #0]
  chThdResumeI(trp, msg);
 8005c9e:	6839      	ldr	r1, [r7, #0]
 8005ca0:	6878      	ldr	r0, [r7, #4]
 8005ca2:	f002 fcdd 	bl	8008660 <chThdResumeI>
}
 8005ca6:	bf00      	nop
 8005ca8:	3708      	adds	r7, #8
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bd80      	pop	{r7, pc}
	...

08005cb0 <__rccResetAPB1L>:
__STATIC_INLINE void __rccResetAPB1L(uint32_t mask) {
 8005cb0:	b480      	push	{r7}
 8005cb2:	b083      	sub	sp, #12
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
  RCC->APB1LRSTR |= mask;
 8005cb8:	4b0c      	ldr	r3, [pc, #48]	; (8005cec <__rccResetAPB1L+0x3c>)
 8005cba:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005cbe:	490b      	ldr	r1, [pc, #44]	; (8005cec <__rccResetAPB1L+0x3c>)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 8005cc8:	4b08      	ldr	r3, [pc, #32]	; (8005cec <__rccResetAPB1L+0x3c>)
 8005cca:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	43db      	mvns	r3, r3
 8005cd2:	4906      	ldr	r1, [pc, #24]	; (8005cec <__rccResetAPB1L+0x3c>)
 8005cd4:	4013      	ands	r3, r2
 8005cd6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 8005cda:	4b04      	ldr	r3, [pc, #16]	; (8005cec <__rccResetAPB1L+0x3c>)
 8005cdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
}
 8005ce0:	bf00      	nop
 8005ce2:	370c      	adds	r7, #12
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bc80      	pop	{r7}
 8005ce8:	4770      	bx	lr
 8005cea:	bf00      	nop
 8005cec:	58024400 	.word	0x58024400

08005cf0 <__rccResetAPB2>:
__STATIC_INLINE void __rccResetAPB2(uint32_t mask) {
 8005cf0:	b480      	push	{r7}
 8005cf2:	b083      	sub	sp, #12
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
  RCC->APB2RSTR |= mask;
 8005cf8:	4b0c      	ldr	r3, [pc, #48]	; (8005d2c <__rccResetAPB2+0x3c>)
 8005cfa:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8005cfe:	490b      	ldr	r1, [pc, #44]	; (8005d2c <__rccResetAPB2+0x3c>)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	4313      	orrs	r3, r2
 8005d04:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 8005d08:	4b08      	ldr	r3, [pc, #32]	; (8005d2c <__rccResetAPB2+0x3c>)
 8005d0a:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	43db      	mvns	r3, r3
 8005d12:	4906      	ldr	r1, [pc, #24]	; (8005d2c <__rccResetAPB2+0x3c>)
 8005d14:	4013      	ands	r3, r2
 8005d16:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  (void)RCC->APB2RSTR;
 8005d1a:	4b04      	ldr	r3, [pc, #16]	; (8005d2c <__rccResetAPB2+0x3c>)
 8005d1c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
}
 8005d20:	bf00      	nop
 8005d22:	370c      	adds	r7, #12
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bc80      	pop	{r7}
 8005d28:	4770      	bx	lr
 8005d2a:	bf00      	nop
 8005d2c:	58024400 	.word	0x58024400

08005d30 <__rccResetAPB4>:
__STATIC_INLINE void __rccResetAPB4(uint32_t mask) {
 8005d30:	b480      	push	{r7}
 8005d32:	b083      	sub	sp, #12
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
  RCC->APB4RSTR |= mask;
 8005d38:	4b0c      	ldr	r3, [pc, #48]	; (8005d6c <__rccResetAPB4+0x3c>)
 8005d3a:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8005d3e:	490b      	ldr	r1, [pc, #44]	; (8005d6c <__rccResetAPB4+0x3c>)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	4313      	orrs	r3, r2
 8005d44:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  RCC->APB4RSTR &= ~mask;
 8005d48:	4b08      	ldr	r3, [pc, #32]	; (8005d6c <__rccResetAPB4+0x3c>)
 8005d4a:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	43db      	mvns	r3, r3
 8005d52:	4906      	ldr	r1, [pc, #24]	; (8005d6c <__rccResetAPB4+0x3c>)
 8005d54:	4013      	ands	r3, r2
 8005d56:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  (void)RCC->APB4RSTR;
 8005d5a:	4b04      	ldr	r3, [pc, #16]	; (8005d6c <__rccResetAPB4+0x3c>)
 8005d5c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
}
 8005d60:	bf00      	nop
 8005d62:	370c      	adds	r7, #12
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bc80      	pop	{r7}
 8005d68:	4770      	bx	lr
 8005d6a:	bf00      	nop
 8005d6c:	58024400 	.word	0x58024400

08005d70 <rccEnableAPB1L>:
__STATIC_INLINE void rccEnableAPB1L(uint32_t mask, bool lp) {
 8005d70:	b480      	push	{r7}
 8005d72:	b083      	sub	sp, #12
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
 8005d78:	460b      	mov	r3, r1
 8005d7a:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB1LENR |= mask;
 8005d7c:	4b12      	ldr	r3, [pc, #72]	; (8005dc8 <rccEnableAPB1L+0x58>)
 8005d7e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8005d82:	4911      	ldr	r1, [pc, #68]	; (8005dc8 <rccEnableAPB1L+0x58>)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	4313      	orrs	r3, r2
 8005d88:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  if (lp) {
 8005d8c:	78fb      	ldrb	r3, [r7, #3]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d008      	beq.n	8005da4 <rccEnableAPB1L+0x34>
    RCC_C1->APB1LLPENR |= mask;
 8005d92:	4b0d      	ldr	r3, [pc, #52]	; (8005dc8 <rccEnableAPB1L+0x58>)
 8005d94:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8005d98:	490b      	ldr	r1, [pc, #44]	; (8005dc8 <rccEnableAPB1L+0x58>)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
 8005da2:	e008      	b.n	8005db6 <rccEnableAPB1L+0x46>
    RCC_C1->APB1LLPENR &= ~mask;
 8005da4:	4b08      	ldr	r3, [pc, #32]	; (8005dc8 <rccEnableAPB1L+0x58>)
 8005da6:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	43db      	mvns	r3, r3
 8005dae:	4906      	ldr	r1, [pc, #24]	; (8005dc8 <rccEnableAPB1L+0x58>)
 8005db0:	4013      	ands	r3, r2
 8005db2:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 8005db6:	4b04      	ldr	r3, [pc, #16]	; (8005dc8 <rccEnableAPB1L+0x58>)
 8005db8:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
}
 8005dbc:	bf00      	nop
 8005dbe:	370c      	adds	r7, #12
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bc80      	pop	{r7}
 8005dc4:	4770      	bx	lr
 8005dc6:	bf00      	nop
 8005dc8:	58024400 	.word	0x58024400

08005dcc <rccResetAPB1L>:
__STATIC_INLINE void rccResetAPB1L(uint32_t mask) {
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b082      	sub	sp, #8
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
  __rccResetAPB1L(mask);
 8005dd4:	6878      	ldr	r0, [r7, #4]
 8005dd6:	f7ff ff6b 	bl	8005cb0 <__rccResetAPB1L>
}
 8005dda:	bf00      	nop
 8005ddc:	3708      	adds	r7, #8
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bd80      	pop	{r7, pc}
	...

08005de4 <rccEnableAPB2>:
__STATIC_INLINE void rccEnableAPB2(uint32_t mask, bool lp) {
 8005de4:	b480      	push	{r7}
 8005de6:	b083      	sub	sp, #12
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
 8005dec:	460b      	mov	r3, r1
 8005dee:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB2ENR |= mask;
 8005df0:	4b12      	ldr	r3, [pc, #72]	; (8005e3c <rccEnableAPB2+0x58>)
 8005df2:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8005df6:	4911      	ldr	r1, [pc, #68]	; (8005e3c <rccEnableAPB2+0x58>)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	f8c1 30f0 	str.w	r3, [r1, #240]	; 0xf0
  if (lp) {
 8005e00:	78fb      	ldrb	r3, [r7, #3]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d008      	beq.n	8005e18 <rccEnableAPB2+0x34>
    RCC_C1->APB2LPENR |= mask;
 8005e06:	4b0d      	ldr	r3, [pc, #52]	; (8005e3c <rccEnableAPB2+0x58>)
 8005e08:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
 8005e0c:	490b      	ldr	r1, [pc, #44]	; (8005e3c <rccEnableAPB2+0x58>)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	4313      	orrs	r3, r2
 8005e12:	f8c1 3118 	str.w	r3, [r1, #280]	; 0x118
 8005e16:	e008      	b.n	8005e2a <rccEnableAPB2+0x46>
    RCC_C1->APB2LPENR &= ~mask;
 8005e18:	4b08      	ldr	r3, [pc, #32]	; (8005e3c <rccEnableAPB2+0x58>)
 8005e1a:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	43db      	mvns	r3, r3
 8005e22:	4906      	ldr	r1, [pc, #24]	; (8005e3c <rccEnableAPB2+0x58>)
 8005e24:	4013      	ands	r3, r2
 8005e26:	f8c1 3118 	str.w	r3, [r1, #280]	; 0x118
  (void)RCC_C1->APB2LPENR;
 8005e2a:	4b04      	ldr	r3, [pc, #16]	; (8005e3c <rccEnableAPB2+0x58>)
 8005e2c:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
}
 8005e30:	bf00      	nop
 8005e32:	370c      	adds	r7, #12
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bc80      	pop	{r7}
 8005e38:	4770      	bx	lr
 8005e3a:	bf00      	nop
 8005e3c:	58024400 	.word	0x58024400

08005e40 <rccResetAPB2>:
__STATIC_INLINE void rccResetAPB2(uint32_t mask) {
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b082      	sub	sp, #8
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  __rccResetAPB2(mask);
 8005e48:	6878      	ldr	r0, [r7, #4]
 8005e4a:	f7ff ff51 	bl	8005cf0 <__rccResetAPB2>
}
 8005e4e:	bf00      	nop
 8005e50:	3708      	adds	r7, #8
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd80      	pop	{r7, pc}
	...

08005e58 <rccEnableAPB4>:
__STATIC_INLINE void rccEnableAPB4(uint32_t mask, bool lp) {
 8005e58:	b480      	push	{r7}
 8005e5a:	b083      	sub	sp, #12
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
 8005e60:	460b      	mov	r3, r1
 8005e62:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB4ENR |= mask;
 8005e64:	4b12      	ldr	r3, [pc, #72]	; (8005eb0 <rccEnableAPB4+0x58>)
 8005e66:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8005e6a:	4911      	ldr	r1, [pc, #68]	; (8005eb0 <rccEnableAPB4+0x58>)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	f8c1 30f4 	str.w	r3, [r1, #244]	; 0xf4
  if (lp) {
 8005e74:	78fb      	ldrb	r3, [r7, #3]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d008      	beq.n	8005e8c <rccEnableAPB4+0x34>
    RCC_C1->APB4LPENR |= mask;
 8005e7a:	4b0d      	ldr	r3, [pc, #52]	; (8005eb0 <rccEnableAPB4+0x58>)
 8005e7c:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 8005e80:	490b      	ldr	r1, [pc, #44]	; (8005eb0 <rccEnableAPB4+0x58>)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	4313      	orrs	r3, r2
 8005e86:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
 8005e8a:	e008      	b.n	8005e9e <rccEnableAPB4+0x46>
    RCC_C1->APB4LPENR &= ~mask;
 8005e8c:	4b08      	ldr	r3, [pc, #32]	; (8005eb0 <rccEnableAPB4+0x58>)
 8005e8e:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	43db      	mvns	r3, r3
 8005e96:	4906      	ldr	r1, [pc, #24]	; (8005eb0 <rccEnableAPB4+0x58>)
 8005e98:	4013      	ands	r3, r2
 8005e9a:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
  (void)RCC_C1->APB4LPENR;
 8005e9e:	4b04      	ldr	r3, [pc, #16]	; (8005eb0 <rccEnableAPB4+0x58>)
 8005ea0:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
}
 8005ea4:	bf00      	nop
 8005ea6:	370c      	adds	r7, #12
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	bc80      	pop	{r7}
 8005eac:	4770      	bx	lr
 8005eae:	bf00      	nop
 8005eb0:	58024400 	.word	0x58024400

08005eb4 <rccResetAPB4>:
__STATIC_INLINE void rccResetAPB4(uint32_t mask) {
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b082      	sub	sp, #8
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
  __rccResetAPB4(mask);
 8005ebc:	6878      	ldr	r0, [r7, #4]
 8005ebe:	f7ff ff37 	bl	8005d30 <__rccResetAPB4>
}
 8005ec2:	bf00      	nop
 8005ec4:	3708      	adds	r7, #8
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bd80      	pop	{r7, pc}
	...

08005ecc <spi_lld_configure>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static void spi_lld_configure(SPIDriver *spip) {
 8005ecc:	b480      	push	{r7}
 8005ece:	b083      	sub	sp, #12
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]

  /* SPI setup and enable.*/
  spip->spi->CR1  = 0U;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	69db      	ldr	r3, [r3, #28]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	601a      	str	r2, [r3, #0]
  spip->spi->CR2  = 0U;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	69db      	ldr	r3, [r3, #28]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	605a      	str	r2, [r3, #4]
  spip->spi->IER  = SPI_IER_OVRIE;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	69db      	ldr	r3, [r3, #28]
 8005ee8:	2240      	movs	r2, #64	; 0x40
 8005eea:	611a      	str	r2, [r3, #16]
  spip->spi->IFCR = 0xFFFFFFFFU;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	69db      	ldr	r3, [r3, #28]
 8005ef0:	f04f 32ff 	mov.w	r2, #4294967295
 8005ef4:	619a      	str	r2, [r3, #24]
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	695a      	ldr	r2, [r3, #20]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 8005efc:	4b14      	ldr	r3, [pc, #80]	; (8005f50 <spi_lld_configure+0x84>)
 8005efe:	4013      	ands	r3, r2
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 8005f00:	687a      	ldr	r2, [r7, #4]
 8005f02:	69d2      	ldr	r2, [r2, #28]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 8005f04:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 8005f08:	6093      	str	r3, [r2, #8]
  if (spip->config->slave) {
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	685b      	ldr	r3, [r3, #4]
 8005f0e:	785b      	ldrb	r3, [r3, #1]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d008      	beq.n	8005f26 <spi_lld_configure+0x5a>
    spip->spi->CFG2 = spip->config->cfg2 & ~SPI_CFG2_COMM_Msk;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	699a      	ldr	r2, [r3, #24]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	69db      	ldr	r3, [r3, #28]
 8005f1e:	f422 22c0 	bic.w	r2, r2, #393216	; 0x60000
 8005f22:	60da      	str	r2, [r3, #12]
 8005f24:	e009      	b.n	8005f3a <spi_lld_configure+0x6e>
  }
  else {
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	699a      	ldr	r2, [r3, #24]
 8005f2c:	4b09      	ldr	r3, [pc, #36]	; (8005f54 <spi_lld_configure+0x88>)
 8005f2e:	4013      	ands	r3, r2
 8005f30:	687a      	ldr	r2, [r7, #4]
 8005f32:	69d2      	ldr	r2, [r2, #28]
 8005f34:	f043 5301 	orr.w	r3, r3, #541065216	; 0x20400000
 8005f38:	60d3      	str	r3, [r2, #12]
                      ~SPI_CFG2_COMM_Msk;
  }
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	69db      	ldr	r3, [r3, #28]
 8005f3e:	f240 1201 	movw	r2, #257	; 0x101
 8005f42:	601a      	str	r2, [r3, #0]
}
 8005f44:	bf00      	nop
 8005f46:	370c      	adds	r7, #12
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	bc80      	pop	{r7}
 8005f4c:	4770      	bx	lr
 8005f4e:	bf00      	nop
 8005f50:	ffff3e1f 	.word	0xffff3e1f
 8005f54:	dfb9ffff 	.word	0xdfb9ffff

08005f58 <spi_lld_resume>:

static void spi_lld_resume(SPIDriver *spip) {
 8005f58:	b480      	push	{r7}
 8005f5a:	b083      	sub	sp, #12
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]

  if (!spip->config->slave) {
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	685b      	ldr	r3, [r3, #4]
 8005f64:	785b      	ldrb	r3, [r3, #1]
 8005f66:	f083 0301 	eor.w	r3, r3, #1
 8005f6a:	b2db      	uxtb	r3, r3
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d007      	beq.n	8005f80 <spi_lld_resume+0x28>
    spip->spi->CR1 |= SPI_CR1_CSTART;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	69db      	ldr	r3, [r3, #28]
 8005f74:	681a      	ldr	r2, [r3, #0]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	69db      	ldr	r3, [r3, #28]
 8005f7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f7e:	601a      	str	r2, [r3, #0]
  }
}
 8005f80:	bf00      	nop
 8005f82:	370c      	adds	r7, #12
 8005f84:	46bd      	mov	sp, r7
 8005f86:	bc80      	pop	{r7}
 8005f88:	4770      	bx	lr

08005f8a <spi_lld_suspend>:

static void spi_lld_suspend(SPIDriver *spip) {
 8005f8a:	b480      	push	{r7}
 8005f8c:	b083      	sub	sp, #12
 8005f8e:	af00      	add	r7, sp, #0
 8005f90:	6078      	str	r0, [r7, #4]

  if (!spip->config->slave) {
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	785b      	ldrb	r3, [r3, #1]
 8005f98:	f083 0301 	eor.w	r3, r3, #1
 8005f9c:	b2db      	uxtb	r3, r3
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d00f      	beq.n	8005fc2 <spi_lld_suspend+0x38>
    spip->spi->CR1 |= SPI_CR1_CSUSP;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	69db      	ldr	r3, [r3, #28]
 8005fa6:	681a      	ldr	r2, [r3, #0]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	69db      	ldr	r3, [r3, #28]
 8005fac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005fb0:	601a      	str	r2, [r3, #0]
    while ((spip->spi->CR1 & SPI_CR1_CSTART) != 0U) {
 8005fb2:	bf00      	nop
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	69db      	ldr	r3, [r3, #28]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d1f8      	bne.n	8005fb4 <spi_lld_suspend+0x2a>
    }
  }
  spip->spi->IFCR = 0xFFFFFFFF;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	69db      	ldr	r3, [r3, #28]
 8005fc6:	f04f 32ff 	mov.w	r2, #4294967295
 8005fca:	619a      	str	r2, [r3, #24]
}
 8005fcc:	bf00      	nop
 8005fce:	370c      	adds	r7, #12
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bc80      	pop	{r7}
 8005fd4:	4770      	bx	lr
	...

08005fd8 <spi_lld_stop_abort>:

/**
 * @brief   Stopping the SPI transaction quick and dirty.
 */
static void spi_lld_stop_abort(SPIDriver *spip) {
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b082      	sub	sp, #8
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]

  /* Stopping DMAs and waiting for FIFOs to be empty.*/
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  if (spip->is_bdma)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d028      	beq.n	800603c <spi_lld_stop_abort+0x64>
#endif
#if defined(STM32_SPI_BDMA_REQUIRED)
  {
    bdmaStreamDisable(spip->tx.bdma);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	681a      	ldr	r2, [r3, #0]
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	f022 020f 	bic.w	r2, r2, #15
 8005ffc:	601a      	str	r2, [r3, #0]
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006002:	7a1b      	ldrb	r3, [r3, #8]
 8006004:	4619      	mov	r1, r3
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	220e      	movs	r2, #14
 800600e:	408a      	lsls	r2, r1
 8006010:	605a      	str	r2, [r3, #4]
    bdmaStreamDisable(spip->rx.bdma);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	681a      	ldr	r2, [r3, #0]
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800601e:	685b      	ldr	r3, [r3, #4]
 8006020:	f022 020f 	bic.w	r2, r2, #15
 8006024:	601a      	str	r2, [r3, #0]
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800602a:	7a1b      	ldrb	r3, [r3, #8]
 800602c:	4619      	mov	r1, r3
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	220e      	movs	r2, #14
 8006036:	408a      	lsls	r2, r1
 8006038:	605a      	str	r2, [r3, #4]
 800603a:	e037      	b.n	80060ac <spi_lld_stop_abort+0xd4>
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
  {
    dmaStreamDisable(spip->tx.dma);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	681a      	ldr	r2, [r3, #0]
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f022 021f 	bic.w	r2, r2, #31
 800604e:	601a      	str	r2, [r3, #0]
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f003 0301 	and.w	r3, r3, #1
 800605c:	2b00      	cmp	r3, #0
 800605e:	d1f7      	bne.n	8006050 <spi_lld_stop_abort+0x78>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006064:	7b1b      	ldrb	r3, [r3, #12]
 8006066:	4619      	mov	r1, r3
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	223d      	movs	r2, #61	; 0x3d
 8006070:	408a      	lsls	r2, r1
 8006072:	601a      	str	r2, [r3, #0]
    dmaStreamDisable(spip->rx.dma);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	681a      	ldr	r2, [r3, #0]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f022 021f 	bic.w	r2, r2, #31
 8006086:	601a      	str	r2, [r3, #0]
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f003 0301 	and.w	r3, r3, #1
 8006094:	2b00      	cmp	r3, #0
 8006096:	d1f7      	bne.n	8006088 <spi_lld_stop_abort+0xb0>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800609c:	7b1b      	ldrb	r3, [r3, #12]
 800609e:	4619      	mov	r1, r3
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	223d      	movs	r2, #61	; 0x3d
 80060a8:	408a      	lsls	r2, r1
 80060aa:	601a      	str	r2, [r3, #0]
     in a clean state.*/
  if (false) {
  }

#if STM32_SPI_USE_SPI1
  else if (&SPID1 == spip) {
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	4a18      	ldr	r2, [pc, #96]	; (8006110 <spi_lld_stop_abort+0x138>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d104      	bne.n	80060be <spi_lld_stop_abort+0xe6>
    rccResetSPI1();
 80060b4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80060b8:	f7ff fec2 	bl	8005e40 <rccResetAPB2>
 80060bc:	e021      	b.n	8006102 <spi_lld_stop_abort+0x12a>
  }
#endif

#if STM32_SPI_USE_SPI2
  else if (&SPID2 == spip) {
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	4a14      	ldr	r2, [pc, #80]	; (8006114 <spi_lld_stop_abort+0x13c>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d104      	bne.n	80060d0 <spi_lld_stop_abort+0xf8>
    rccResetSPI2();
 80060c6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80060ca:	f7ff fe7f 	bl	8005dcc <rccResetAPB1L>
 80060ce:	e018      	b.n	8006102 <spi_lld_stop_abort+0x12a>
  }
#endif

#if STM32_SPI_USE_SPI3
  else if (&SPID3 == spip) {
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	4a11      	ldr	r2, [pc, #68]	; (8006118 <spi_lld_stop_abort+0x140>)
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d104      	bne.n	80060e2 <spi_lld_stop_abort+0x10a>
    rccResetSPI3();
 80060d8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80060dc:	f7ff fe76 	bl	8005dcc <rccResetAPB1L>
 80060e0:	e00f      	b.n	8006102 <spi_lld_stop_abort+0x12a>
    rccResetSPI4();
  }
#endif

#if STM32_SPI_USE_SPI5
  else if (&SPID5 == spip) {
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	4a0d      	ldr	r2, [pc, #52]	; (800611c <spi_lld_stop_abort+0x144>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d104      	bne.n	80060f4 <spi_lld_stop_abort+0x11c>
    rccResetSPI5();
 80060ea:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80060ee:	f7ff fea7 	bl	8005e40 <rccResetAPB2>
 80060f2:	e006      	b.n	8006102 <spi_lld_stop_abort+0x12a>
  }
#endif

#if STM32_SPI_USE_SPI6
  else if (&SPID6 == spip) {
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	4a0a      	ldr	r2, [pc, #40]	; (8006120 <spi_lld_stop_abort+0x148>)
 80060f8:	4293      	cmp	r3, r2
 80060fa:	d102      	bne.n	8006102 <spi_lld_stop_abort+0x12a>
    rccResetSPI6();
 80060fc:	2020      	movs	r0, #32
 80060fe:	f7ff fed9 	bl	8005eb4 <rccResetAPB4>
  else {
    osalDbgAssert(false, "invalid SPI instance");
  }

  /* Reconfiguring SPI.*/
  spi_lld_configure(spip);
 8006102:	6878      	ldr	r0, [r7, #4]
 8006104:	f7ff fee2 	bl	8005ecc <spi_lld_configure>
}
 8006108:	bf00      	nop
 800610a:	3708      	adds	r7, #8
 800610c:	46bd      	mov	sp, r7
 800610e:	bd80      	pop	{r7, pc}
 8006110:	240008e0 	.word	0x240008e0
 8006114:	2400091c 	.word	0x2400091c
 8006118:	24000958 	.word	0x24000958
 800611c:	24000994 	.word	0x24000994
 8006120:	240009d0 	.word	0x240009d0

08006124 <spi_lld_stop_nicely>:
/**
 * @brief   Stopping the SPI transaction in the nicest possible way.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 */
static msg_t spi_lld_stop_nicely(SPIDriver *spip) {
 8006124:	b580      	push	{r7, lr}
 8006126:	b082      	sub	sp, #8
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]

  if (spip->config->slave) {
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	685b      	ldr	r3, [r3, #4]
 8006130:	785b      	ldrb	r3, [r3, #1]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d004      	beq.n	8006140 <spi_lld_stop_nicely+0x1c>

    spi_lld_stop_abort(spip);
 8006136:	6878      	ldr	r0, [r7, #4]
 8006138:	f7ff ff4e 	bl	8005fd8 <spi_lld_stop_abort>

    return HAL_RET_SUCCESS;
 800613c:	2300      	movs	r3, #0
 800613e:	e079      	b.n	8006234 <spi_lld_stop_nicely+0x110>
  }

  /* Stopping DMAs and waiting for FIFOs to be empty.*/
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  if (spip->is_bdma)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d030      	beq.n	80061ac <spi_lld_stop_nicely+0x88>
#endif
#if defined(STM32_SPI_BDMA_REQUIRED)
  {
    bdmaStreamDisable(spip->tx.bdma);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	681a      	ldr	r2, [r3, #0]
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	f022 020f 	bic.w	r2, r2, #15
 800615c:	601a      	str	r2, [r3, #0]
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006162:	7a1b      	ldrb	r3, [r3, #8]
 8006164:	4619      	mov	r1, r3
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	220e      	movs	r2, #14
 800616e:	408a      	lsls	r2, r1
 8006170:	605a      	str	r2, [r3, #4]

    /* Waiting for the RX FIFO to become empty.*/
    while ((spip->spi->SR & (SPI_SR_RXWNE | SPI_SR_RXPLVL)) != 0U) {
 8006172:	bf00      	nop
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	69db      	ldr	r3, [r3, #28]
 8006178:	695b      	ldr	r3, [r3, #20]
 800617a:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800617e:	2b00      	cmp	r3, #0
 8006180:	d1f8      	bne.n	8006174 <spi_lld_stop_nicely+0x50>
      /* Waiting.*/
    }

    bdmaStreamDisable(spip->rx.bdma);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006186:	685b      	ldr	r3, [r3, #4]
 8006188:	681a      	ldr	r2, [r3, #0]
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800618e:	685b      	ldr	r3, [r3, #4]
 8006190:	f022 020f 	bic.w	r2, r2, #15
 8006194:	601a      	str	r2, [r3, #0]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800619a:	7a1b      	ldrb	r3, [r3, #8]
 800619c:	4619      	mov	r1, r3
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	220e      	movs	r2, #14
 80061a6:	408a      	lsls	r2, r1
 80061a8:	605a      	str	r2, [r3, #4]
 80061aa:	e03f      	b.n	800622c <spi_lld_stop_nicely+0x108>
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
  {
    dmaStreamDisable(spip->tx.dma);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	681a      	ldr	r2, [r3, #0]
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f022 021f 	bic.w	r2, r2, #31
 80061be:	601a      	str	r2, [r3, #0]
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f003 0301 	and.w	r3, r3, #1
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d1f7      	bne.n	80061c0 <spi_lld_stop_nicely+0x9c>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061d4:	7b1b      	ldrb	r3, [r3, #12]
 80061d6:	4619      	mov	r1, r3
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061dc:	685b      	ldr	r3, [r3, #4]
 80061de:	223d      	movs	r2, #61	; 0x3d
 80061e0:	408a      	lsls	r2, r1
 80061e2:	601a      	str	r2, [r3, #0]

    /* Waiting for the RX FIFO to become empty.*/
    while ((spip->spi->SR & (SPI_SR_RXWNE | SPI_SR_RXPLVL)) != 0U) {
 80061e4:	bf00      	nop
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	69db      	ldr	r3, [r3, #28]
 80061ea:	695b      	ldr	r3, [r3, #20]
 80061ec:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d1f8      	bne.n	80061e6 <spi_lld_stop_nicely+0xc2>
      /* Waiting.*/
    }

    dmaStreamDisable(spip->rx.dma);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	681a      	ldr	r2, [r3, #0]
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f022 021f 	bic.w	r2, r2, #31
 8006206:	601a      	str	r2, [r3, #0]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f003 0301 	and.w	r3, r3, #1
 8006214:	2b00      	cmp	r3, #0
 8006216:	d1f7      	bne.n	8006208 <spi_lld_stop_nicely+0xe4>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800621c:	7b1b      	ldrb	r3, [r3, #12]
 800621e:	4619      	mov	r1, r3
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	223d      	movs	r2, #61	; 0x3d
 8006228:	408a      	lsls	r2, r1
 800622a:	601a      	str	r2, [r3, #0]
  }
#endif

  /* Stopping SPI.*/
  spi_lld_suspend(spip);
 800622c:	6878      	ldr	r0, [r7, #4]
 800622e:	f7ff feac 	bl	8005f8a <spi_lld_suspend>
//  spip->spi->CR1 &= ~SPI_CR1_SPE;

  return HAL_RET_SUCCESS;
 8006232:	2300      	movs	r3, #0
}
 8006234:	4618      	mov	r0, r3
 8006236:	3708      	adds	r7, #8
 8006238:	46bd      	mov	sp, r7
 800623a:	bd80      	pop	{r7, pc}

0800623c <spi_lld_serve_bdma_rx_interrupt>:
 * @brief   Shared DMA end-of-rx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void spi_lld_serve_bdma_rx_interrupt(SPIDriver *spip, uint32_t flags) {
 800623c:	b580      	push	{r7, lr}
 800623e:	b082      	sub	sp, #8
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
 8006244:	6039      	str	r1, [r7, #0]

  /* DMA errors handling.*/
  if ((flags & STM32_BDMA_ISR_TEIF) != 0U) {
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	f003 0308 	and.w	r3, r3, #8
 800624c:	2b00      	cmp	r3, #0
 800624e:	d01a      	beq.n	8006286 <spi_lld_serve_bdma_rx_interrupt+0x4a>
#if defined(STM32_SPI_DMA_ERROR_HOOK)
    STM32_SPI_DMA_ERROR_HOOK(spip);
 8006250:	4838      	ldr	r0, [pc, #224]	; (8006334 <spi_lld_serve_bdma_rx_interrupt+0xf8>)
 8006252:	f7ff fd08 	bl	8005c66 <osalSysHalt>
#endif

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f7ff febe 	bl	8005fd8 <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	689b      	ldr	r3, [r3, #8]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d004      	beq.n	8006270 <spi_lld_serve_bdma_rx_interrupt+0x34>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	685b      	ldr	r3, [r3, #4]
 800626a:	689b      	ldr	r3, [r3, #8]
 800626c:	6878      	ldr	r0, [r7, #4]
 800626e:	4798      	blx	r3
 8006270:	f7ff fd04 	bl	8005c7c <osalSysLockFromISR>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	3308      	adds	r3, #8
 8006278:	f06f 0112 	mvn.w	r1, #18
 800627c:	4618      	mov	r0, r3
 800627e:	f7ff fd09 	bl	8005c94 <osalThreadResumeI>
 8006282:	f7ff fd01 	bl	8005c88 <osalSysUnlockFromISR>
  }

  if (spip->config->circular) {
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	781b      	ldrb	r3, [r3, #0]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d028      	beq.n	80062e2 <spi_lld_serve_bdma_rx_interrupt+0xa6>
    if ((flags & STM32_BDMA_ISR_HTIF) != 0U) {
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	f003 0304 	and.w	r3, r3, #4
 8006296:	2b00      	cmp	r3, #0
 8006298:	d009      	beq.n	80062ae <spi_lld_serve_bdma_rx_interrupt+0x72>
      /* Half buffer interrupt.*/
      __spi_isr_half_code(spip);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	685b      	ldr	r3, [r3, #4]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d004      	beq.n	80062ae <spi_lld_serve_bdma_rx_interrupt+0x72>
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	6878      	ldr	r0, [r7, #4]
 80062ac:	4798      	blx	r3
    }
    if ((flags & STM32_BDMA_ISR_TCIF) != 0U) {
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	f003 0302 	and.w	r3, r3, #2
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d039      	beq.n	800632c <spi_lld_serve_bdma_rx_interrupt+0xf0>
      /* End buffer interrupt.*/
      __spi_isr_full_code(spip);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d034      	beq.n	800632c <spi_lld_serve_bdma_rx_interrupt+0xf0>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2204      	movs	r2, #4
 80062c6:	701a      	strb	r2, [r3, #0]
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	685b      	ldr	r3, [r3, #4]
 80062ce:	6878      	ldr	r0, [r7, #4]
 80062d0:	4798      	blx	r3
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	781b      	ldrb	r3, [r3, #0]
 80062d6:	2b04      	cmp	r3, #4
 80062d8:	d128      	bne.n	800632c <spi_lld_serve_bdma_rx_interrupt+0xf0>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2203      	movs	r2, #3
 80062de:	701a      	strb	r2, [r3, #0]
    (void) spi_lld_stop_nicely(spip);

    /* Operation finished interrupt.*/
    __spi_isr_complete_code(spip);
  }
}
 80062e0:	e024      	b.n	800632c <spi_lld_serve_bdma_rx_interrupt+0xf0>
    (void) spi_lld_stop_nicely(spip);
 80062e2:	6878      	ldr	r0, [r7, #4]
 80062e4:	f7ff ff1e 	bl	8006124 <spi_lld_stop_nicely>
    __spi_isr_complete_code(spip);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	685b      	ldr	r3, [r3, #4]
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d00f      	beq.n	8006312 <spi_lld_serve_bdma_rx_interrupt+0xd6>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2204      	movs	r2, #4
 80062f6:	701a      	strb	r2, [r3, #0]
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	685b      	ldr	r3, [r3, #4]
 80062fc:	685b      	ldr	r3, [r3, #4]
 80062fe:	6878      	ldr	r0, [r7, #4]
 8006300:	4798      	blx	r3
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	781b      	ldrb	r3, [r3, #0]
 8006306:	2b04      	cmp	r3, #4
 8006308:	d106      	bne.n	8006318 <spi_lld_serve_bdma_rx_interrupt+0xdc>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2202      	movs	r2, #2
 800630e:	701a      	strb	r2, [r3, #0]
 8006310:	e002      	b.n	8006318 <spi_lld_serve_bdma_rx_interrupt+0xdc>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2202      	movs	r2, #2
 8006316:	701a      	strb	r2, [r3, #0]
 8006318:	f7ff fcb0 	bl	8005c7c <osalSysLockFromISR>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	3308      	adds	r3, #8
 8006320:	2100      	movs	r1, #0
 8006322:	4618      	mov	r0, r3
 8006324:	f7ff fcb6 	bl	8005c94 <osalThreadResumeI>
 8006328:	f7ff fcae 	bl	8005c88 <osalSysUnlockFromISR>
}
 800632c:	bf00      	nop
 800632e:	3708      	adds	r7, #8
 8006330:	46bd      	mov	sp, r7
 8006332:	bd80      	pop	{r7, pc}
 8006334:	0800f628 	.word	0x0800f628

08006338 <spi_lld_serve_bdma_tx_interrupt>:
 * @brief   Shared BDMA end-of-tx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void spi_lld_serve_bdma_tx_interrupt(SPIDriver *spip, uint32_t flags) {
 8006338:	b580      	push	{r7, lr}
 800633a:	b082      	sub	sp, #8
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
 8006340:	6039      	str	r1, [r7, #0]

  /* DMA errors handling.*/
  if ((flags & STM32_BDMA_ISR_TEIF) != 0) {
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	f003 0308 	and.w	r3, r3, #8
 8006348:	2b00      	cmp	r3, #0
 800634a:	d01a      	beq.n	8006382 <spi_lld_serve_bdma_tx_interrupt+0x4a>
#if defined(STM32_SPI_DMA_ERROR_HOOK)
    STM32_SPI_DMA_ERROR_HOOK(spip);
 800634c:	480f      	ldr	r0, [pc, #60]	; (800638c <spi_lld_serve_bdma_tx_interrupt+0x54>)
 800634e:	f7ff fc8a 	bl	8005c66 <osalSysHalt>
#endif

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 8006352:	6878      	ldr	r0, [r7, #4]
 8006354:	f7ff fe40 	bl	8005fd8 <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	689b      	ldr	r3, [r3, #8]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d004      	beq.n	800636c <spi_lld_serve_bdma_tx_interrupt+0x34>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	685b      	ldr	r3, [r3, #4]
 8006366:	689b      	ldr	r3, [r3, #8]
 8006368:	6878      	ldr	r0, [r7, #4]
 800636a:	4798      	blx	r3
 800636c:	f7ff fc86 	bl	8005c7c <osalSysLockFromISR>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	3308      	adds	r3, #8
 8006374:	f06f 0112 	mvn.w	r1, #18
 8006378:	4618      	mov	r0, r3
 800637a:	f7ff fc8b 	bl	8005c94 <osalThreadResumeI>
 800637e:	f7ff fc83 	bl	8005c88 <osalSysUnlockFromISR>
  }
}
 8006382:	bf00      	nop
 8006384:	3708      	adds	r7, #8
 8006386:	46bd      	mov	sp, r7
 8006388:	bd80      	pop	{r7, pc}
 800638a:	bf00      	nop
 800638c:	0800f628 	.word	0x0800f628

08006390 <spi_lld_serve_dma_rx_interrupt>:
 * @brief   Shared DMA end-of-rx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void spi_lld_serve_dma_rx_interrupt(SPIDriver *spip, uint32_t flags) {
 8006390:	b580      	push	{r7, lr}
 8006392:	b082      	sub	sp, #8
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
 8006398:	6039      	str	r1, [r7, #0]

  /* DMA errors handling.*/
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0U) {
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	f003 030c 	and.w	r3, r3, #12
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d01a      	beq.n	80063da <spi_lld_serve_dma_rx_interrupt+0x4a>
#if defined(STM32_SPI_DMA_ERROR_HOOK)
    STM32_SPI_DMA_ERROR_HOOK(spip);
 80063a4:	4838      	ldr	r0, [pc, #224]	; (8006488 <spi_lld_serve_dma_rx_interrupt+0xf8>)
 80063a6:	f7ff fc5e 	bl	8005c66 <osalSysHalt>
#endif

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f7ff fe14 	bl	8005fd8 <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	689b      	ldr	r3, [r3, #8]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d004      	beq.n	80063c4 <spi_lld_serve_dma_rx_interrupt+0x34>
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	685b      	ldr	r3, [r3, #4]
 80063be:	689b      	ldr	r3, [r3, #8]
 80063c0:	6878      	ldr	r0, [r7, #4]
 80063c2:	4798      	blx	r3
 80063c4:	f7ff fc5a 	bl	8005c7c <osalSysLockFromISR>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	3308      	adds	r3, #8
 80063cc:	f06f 0112 	mvn.w	r1, #18
 80063d0:	4618      	mov	r0, r3
 80063d2:	f7ff fc5f 	bl	8005c94 <osalThreadResumeI>
 80063d6:	f7ff fc57 	bl	8005c88 <osalSysUnlockFromISR>
  }

  if (spip->config->circular) {
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	685b      	ldr	r3, [r3, #4]
 80063de:	781b      	ldrb	r3, [r3, #0]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d028      	beq.n	8006436 <spi_lld_serve_dma_rx_interrupt+0xa6>
    if ((flags & STM32_DMA_ISR_HTIF) != 0U) {
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	f003 0310 	and.w	r3, r3, #16
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d009      	beq.n	8006402 <spi_lld_serve_dma_rx_interrupt+0x72>
      /* Half buffer interrupt.*/
      __spi_isr_half_code(spip);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	685b      	ldr	r3, [r3, #4]
 80063f2:	685b      	ldr	r3, [r3, #4]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d004      	beq.n	8006402 <spi_lld_serve_dma_rx_interrupt+0x72>
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	685b      	ldr	r3, [r3, #4]
 80063fc:	685b      	ldr	r3, [r3, #4]
 80063fe:	6878      	ldr	r0, [r7, #4]
 8006400:	4798      	blx	r3
    }
    if ((flags & STM32_DMA_ISR_TCIF) != 0U) {
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	f003 0320 	and.w	r3, r3, #32
 8006408:	2b00      	cmp	r3, #0
 800640a:	d039      	beq.n	8006480 <spi_lld_serve_dma_rx_interrupt+0xf0>
      /* End buffer interrupt.*/
      __spi_isr_full_code(spip);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	685b      	ldr	r3, [r3, #4]
 8006410:	685b      	ldr	r3, [r3, #4]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d034      	beq.n	8006480 <spi_lld_serve_dma_rx_interrupt+0xf0>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2204      	movs	r2, #4
 800641a:	701a      	strb	r2, [r3, #0]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	685b      	ldr	r3, [r3, #4]
 8006420:	685b      	ldr	r3, [r3, #4]
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	4798      	blx	r3
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	781b      	ldrb	r3, [r3, #0]
 800642a:	2b04      	cmp	r3, #4
 800642c:	d128      	bne.n	8006480 <spi_lld_serve_dma_rx_interrupt+0xf0>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2203      	movs	r2, #3
 8006432:	701a      	strb	r2, [r3, #0]
    (void) spi_lld_stop_nicely(spip);

    /* Operation finished interrupt.*/
    __spi_isr_complete_code(spip);
  }
}
 8006434:	e024      	b.n	8006480 <spi_lld_serve_dma_rx_interrupt+0xf0>
    (void) spi_lld_stop_nicely(spip);
 8006436:	6878      	ldr	r0, [r7, #4]
 8006438:	f7ff fe74 	bl	8006124 <spi_lld_stop_nicely>
    __spi_isr_complete_code(spip);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	685b      	ldr	r3, [r3, #4]
 8006440:	685b      	ldr	r3, [r3, #4]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d00f      	beq.n	8006466 <spi_lld_serve_dma_rx_interrupt+0xd6>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2204      	movs	r2, #4
 800644a:	701a      	strb	r2, [r3, #0]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	685b      	ldr	r3, [r3, #4]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	6878      	ldr	r0, [r7, #4]
 8006454:	4798      	blx	r3
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	781b      	ldrb	r3, [r3, #0]
 800645a:	2b04      	cmp	r3, #4
 800645c:	d106      	bne.n	800646c <spi_lld_serve_dma_rx_interrupt+0xdc>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2202      	movs	r2, #2
 8006462:	701a      	strb	r2, [r3, #0]
 8006464:	e002      	b.n	800646c <spi_lld_serve_dma_rx_interrupt+0xdc>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2202      	movs	r2, #2
 800646a:	701a      	strb	r2, [r3, #0]
 800646c:	f7ff fc06 	bl	8005c7c <osalSysLockFromISR>
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	3308      	adds	r3, #8
 8006474:	2100      	movs	r1, #0
 8006476:	4618      	mov	r0, r3
 8006478:	f7ff fc0c 	bl	8005c94 <osalThreadResumeI>
 800647c:	f7ff fc04 	bl	8005c88 <osalSysUnlockFromISR>
}
 8006480:	bf00      	nop
 8006482:	3708      	adds	r7, #8
 8006484:	46bd      	mov	sp, r7
 8006486:	bd80      	pop	{r7, pc}
 8006488:	0800f628 	.word	0x0800f628

0800648c <spi_lld_serve_dma_tx_interrupt>:
 * @brief   Shared DMA end-of-tx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void spi_lld_serve_dma_tx_interrupt(SPIDriver *spip, uint32_t flags) {
 800648c:	b580      	push	{r7, lr}
 800648e:	b082      	sub	sp, #8
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
 8006494:	6039      	str	r1, [r7, #0]

  /* DMA errors handling.*/
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	f003 030c 	and.w	r3, r3, #12
 800649c:	2b00      	cmp	r3, #0
 800649e:	d01a      	beq.n	80064d6 <spi_lld_serve_dma_tx_interrupt+0x4a>
#if defined(STM32_SPI_DMA_ERROR_HOOK)
    STM32_SPI_DMA_ERROR_HOOK(spip);
 80064a0:	480f      	ldr	r0, [pc, #60]	; (80064e0 <spi_lld_serve_dma_tx_interrupt+0x54>)
 80064a2:	f7ff fbe0 	bl	8005c66 <osalSysHalt>
#endif

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 80064a6:	6878      	ldr	r0, [r7, #4]
 80064a8:	f7ff fd96 	bl	8005fd8 <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	685b      	ldr	r3, [r3, #4]
 80064b0:	689b      	ldr	r3, [r3, #8]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d004      	beq.n	80064c0 <spi_lld_serve_dma_tx_interrupt+0x34>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	685b      	ldr	r3, [r3, #4]
 80064ba:	689b      	ldr	r3, [r3, #8]
 80064bc:	6878      	ldr	r0, [r7, #4]
 80064be:	4798      	blx	r3
 80064c0:	f7ff fbdc 	bl	8005c7c <osalSysLockFromISR>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	3308      	adds	r3, #8
 80064c8:	f06f 0112 	mvn.w	r1, #18
 80064cc:	4618      	mov	r0, r3
 80064ce:	f7ff fbe1 	bl	8005c94 <osalThreadResumeI>
 80064d2:	f7ff fbd9 	bl	8005c88 <osalSysUnlockFromISR>
  }
}
 80064d6:	bf00      	nop
 80064d8:	3708      	adds	r7, #8
 80064da:	46bd      	mov	sp, r7
 80064dc:	bd80      	pop	{r7, pc}
 80064de:	bf00      	nop
 80064e0:	0800f628 	.word	0x0800f628

080064e4 <spi_lld_serve_interrupt>:
/**
 * @brief   Shared SPI service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 */
static void spi_lld_serve_interrupt(SPIDriver *spip) {
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b084      	sub	sp, #16
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
  uint32_t sr;

  sr = spip->spi->SR & spip->spi->IER;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	69db      	ldr	r3, [r3, #28]
 80064f0:	695a      	ldr	r2, [r3, #20]
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	69db      	ldr	r3, [r3, #28]
 80064f6:	691b      	ldr	r3, [r3, #16]
 80064f8:	4013      	ands	r3, r2
 80064fa:	60fb      	str	r3, [r7, #12]
  spip->spi->IFCR = sr;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	69db      	ldr	r3, [r3, #28]
 8006500:	68fa      	ldr	r2, [r7, #12]
 8006502:	619a      	str	r2, [r3, #24]

  if ((sr & SPI_SR_OVR) != 0U) {
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800650a:	2b00      	cmp	r3, #0
 800650c:	d017      	beq.n	800653e <spi_lld_serve_interrupt+0x5a>

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 800650e:	6878      	ldr	r0, [r7, #4]
 8006510:	f7ff fd62 	bl	8005fd8 <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	689b      	ldr	r3, [r3, #8]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d004      	beq.n	8006528 <spi_lld_serve_interrupt+0x44>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	685b      	ldr	r3, [r3, #4]
 8006522:	689b      	ldr	r3, [r3, #8]
 8006524:	6878      	ldr	r0, [r7, #4]
 8006526:	4798      	blx	r3
 8006528:	f7ff fba8 	bl	8005c7c <osalSysLockFromISR>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	3308      	adds	r3, #8
 8006530:	f06f 0112 	mvn.w	r1, #18
 8006534:	4618      	mov	r0, r3
 8006536:	f7ff fbad 	bl	8005c94 <osalThreadResumeI>
 800653a:	f7ff fba5 	bl	8005c88 <osalSysUnlockFromISR>
  }
}
 800653e:	bf00      	nop
 8006540:	3710      	adds	r7, #16
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}
	...

08006548 <spi_lld_get_dma>:
 * @param[in] txstream  stream to be allocated for TX
 * @param[in] priority  streams IRQ priority
 * @return              The operation status.
 */
static msg_t spi_lld_get_dma(SPIDriver *spip, uint32_t rxstream,
                             uint32_t txstream, uint32_t priority) {
 8006548:	b580      	push	{r7, lr}
 800654a:	b084      	sub	sp, #16
 800654c:	af00      	add	r7, sp, #0
 800654e:	60f8      	str	r0, [r7, #12]
 8006550:	60b9      	str	r1, [r7, #8]
 8006552:	607a      	str	r2, [r7, #4]
 8006554:	603b      	str	r3, [r7, #0]

  spip->rx.dma = dmaStreamAllocI(rxstream, priority,
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	4a14      	ldr	r2, [pc, #80]	; (80065ac <spi_lld_get_dma+0x64>)
 800655a:	6839      	ldr	r1, [r7, #0]
 800655c:	68b8      	ldr	r0, [r7, #8]
 800655e:	f7fd fe6d 	bl	800423c <dmaStreamAllocI>
 8006562:	4602      	mov	r2, r0
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	625a      	str	r2, [r3, #36]	; 0x24
                                 (stm32_dmaisr_t)spi_lld_serve_dma_rx_interrupt,
                                 (void *)spip);
  if (spip->rx.dma == NULL) {
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800656c:	2b00      	cmp	r3, #0
 800656e:	d102      	bne.n	8006576 <spi_lld_get_dma+0x2e>
    return HAL_RET_NO_RESOURCE;
 8006570:	f06f 0310 	mvn.w	r3, #16
 8006574:	e015      	b.n	80065a2 <spi_lld_get_dma+0x5a>
  }

  spip->tx.dma = dmaStreamAllocI(txstream, priority,
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	4a0d      	ldr	r2, [pc, #52]	; (80065b0 <spi_lld_get_dma+0x68>)
 800657a:	6839      	ldr	r1, [r7, #0]
 800657c:	6878      	ldr	r0, [r7, #4]
 800657e:	f7fd fe5d 	bl	800423c <dmaStreamAllocI>
 8006582:	4602      	mov	r2, r0
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	629a      	str	r2, [r3, #40]	; 0x28
                                 (stm32_dmaisr_t)spi_lld_serve_dma_tx_interrupt,
                                 (void *)spip);
  if (spip->tx.dma == NULL) {
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800658c:	2b00      	cmp	r3, #0
 800658e:	d107      	bne.n	80065a0 <spi_lld_get_dma+0x58>
    dmaStreamFreeI(spip->rx.dma);
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006594:	4618      	mov	r0, r3
 8006596:	f7fd feeb 	bl	8004370 <dmaStreamFreeI>
    return HAL_RET_NO_RESOURCE;
 800659a:	f06f 0310 	mvn.w	r3, #16
 800659e:	e000      	b.n	80065a2 <spi_lld_get_dma+0x5a>
  }

  return HAL_RET_SUCCESS;
 80065a0:	2300      	movs	r3, #0
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	3710      	adds	r7, #16
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bd80      	pop	{r7, pc}
 80065aa:	bf00      	nop
 80065ac:	08006391 	.word	0x08006391
 80065b0:	0800648d 	.word	0x0800648d

080065b4 <spi_lld_get_bdma>:
 * @param[in] txstream  stream to be allocated for TX
 * @param[in] priority  streams IRQ priority
 * @return              The operation status.
 */
static msg_t spi_lld_get_bdma(SPIDriver *spip, uint32_t rxstream,
                              uint32_t txstream, uint32_t priority) {
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b084      	sub	sp, #16
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	60f8      	str	r0, [r7, #12]
 80065bc:	60b9      	str	r1, [r7, #8]
 80065be:	607a      	str	r2, [r7, #4]
 80065c0:	603b      	str	r3, [r7, #0]

  spip->rx.bdma = bdmaStreamAllocI(rxstream, priority,
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	4a14      	ldr	r2, [pc, #80]	; (8006618 <spi_lld_get_bdma+0x64>)
 80065c6:	6839      	ldr	r1, [r7, #0]
 80065c8:	68b8      	ldr	r0, [r7, #8]
 80065ca:	f7fd fa5b 	bl	8003a84 <bdmaStreamAllocI>
 80065ce:	4602      	mov	r2, r0
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	625a      	str	r2, [r3, #36]	; 0x24
                                   (stm32_bdmaisr_t)spi_lld_serve_bdma_rx_interrupt,
                                   (void *)spip);
  if (spip->rx.bdma == NULL) {
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d102      	bne.n	80065e2 <spi_lld_get_bdma+0x2e>
    return HAL_RET_NO_RESOURCE;
 80065dc:	f06f 0310 	mvn.w	r3, #16
 80065e0:	e015      	b.n	800660e <spi_lld_get_bdma+0x5a>
  }

  spip->tx.bdma = bdmaStreamAllocI(txstream, priority,
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	4a0d      	ldr	r2, [pc, #52]	; (800661c <spi_lld_get_bdma+0x68>)
 80065e6:	6839      	ldr	r1, [r7, #0]
 80065e8:	6878      	ldr	r0, [r7, #4]
 80065ea:	f7fd fa4b 	bl	8003a84 <bdmaStreamAllocI>
 80065ee:	4602      	mov	r2, r0
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	629a      	str	r2, [r3, #40]	; 0x28
                                   (stm32_bdmaisr_t)spi_lld_serve_bdma_tx_interrupt,
                                   (void *)spip);
  if (spip->tx.bdma == NULL) {
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d107      	bne.n	800660c <spi_lld_get_bdma+0x58>
    bdmaStreamFreeI(spip->rx.bdma);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006600:	4618      	mov	r0, r3
 8006602:	f7fd fab9 	bl	8003b78 <bdmaStreamFreeI>
    return HAL_RET_NO_RESOURCE;
 8006606:	f06f 0310 	mvn.w	r3, #16
 800660a:	e000      	b.n	800660e <spi_lld_get_bdma+0x5a>
  }

  return HAL_RET_SUCCESS;
 800660c:	2300      	movs	r3, #0
}
 800660e:	4618      	mov	r0, r3
 8006610:	3710      	adds	r7, #16
 8006612:	46bd      	mov	sp, r7
 8006614:	bd80      	pop	{r7, pc}
 8006616:	bf00      	nop
 8006618:	0800623d 	.word	0x0800623d
 800661c:	08006339 	.word	0x08006339

08006620 <VectorCC>:
/**
 * @brief   SPI1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI1_HANDLER) {
 8006620:	b580      	push	{r7, lr}
 8006622:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8006624:	4806      	ldr	r0, [pc, #24]	; (8006640 <VectorCC+0x20>)
 8006626:	f001 f803 	bl	8007630 <__trace_isr_enter>

  spi_lld_serve_interrupt(&SPID1);
 800662a:	4806      	ldr	r0, [pc, #24]	; (8006644 <VectorCC+0x24>)
 800662c:	f7ff ff5a 	bl	80064e4 <spi_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8006630:	4803      	ldr	r0, [pc, #12]	; (8006640 <VectorCC+0x20>)
 8006632:	f001 f837 	bl	80076a4 <__trace_isr_leave>
 8006636:	f002 fb3f 	bl	8008cb8 <__port_irq_epilogue>
}
 800663a:	bf00      	nop
 800663c:	bd80      	pop	{r7, pc}
 800663e:	bf00      	nop
 8006640:	0800fa94 	.word	0x0800fa94
 8006644:	240008e0 	.word	0x240008e0

08006648 <VectorD0>:
/**
 * @brief   SPI2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI2_HANDLER) {
 8006648:	b580      	push	{r7, lr}
 800664a:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 800664c:	4806      	ldr	r0, [pc, #24]	; (8006668 <VectorD0+0x20>)
 800664e:	f000 ffef 	bl	8007630 <__trace_isr_enter>

  spi_lld_serve_interrupt(&SPID2);
 8006652:	4806      	ldr	r0, [pc, #24]	; (800666c <VectorD0+0x24>)
 8006654:	f7ff ff46 	bl	80064e4 <spi_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8006658:	4803      	ldr	r0, [pc, #12]	; (8006668 <VectorD0+0x20>)
 800665a:	f001 f823 	bl	80076a4 <__trace_isr_leave>
 800665e:	f002 fb2b 	bl	8008cb8 <__port_irq_epilogue>
}
 8006662:	bf00      	nop
 8006664:	bd80      	pop	{r7, pc}
 8006666:	bf00      	nop
 8006668:	0800faa0 	.word	0x0800faa0
 800666c:	2400091c 	.word	0x2400091c

08006670 <Vector10C>:
/**
 * @brief   SPI3 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI3_HANDLER) {
 8006670:	b580      	push	{r7, lr}
 8006672:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8006674:	4806      	ldr	r0, [pc, #24]	; (8006690 <Vector10C+0x20>)
 8006676:	f000 ffdb 	bl	8007630 <__trace_isr_enter>

  spi_lld_serve_interrupt(&SPID3);
 800667a:	4806      	ldr	r0, [pc, #24]	; (8006694 <Vector10C+0x24>)
 800667c:	f7ff ff32 	bl	80064e4 <spi_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8006680:	4803      	ldr	r0, [pc, #12]	; (8006690 <Vector10C+0x20>)
 8006682:	f001 f80f 	bl	80076a4 <__trace_isr_leave>
 8006686:	f002 fb17 	bl	8008cb8 <__port_irq_epilogue>
}
 800668a:	bf00      	nop
 800668c:	bd80      	pop	{r7, pc}
 800668e:	bf00      	nop
 8006690:	0800faac 	.word	0x0800faac
 8006694:	24000958 	.word	0x24000958

08006698 <Vector194>:
/**
 * @brief   SPI5 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI5_HANDLER) {
 8006698:	b580      	push	{r7, lr}
 800669a:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 800669c:	4806      	ldr	r0, [pc, #24]	; (80066b8 <Vector194+0x20>)
 800669e:	f000 ffc7 	bl	8007630 <__trace_isr_enter>

  spi_lld_serve_interrupt(&SPID5);
 80066a2:	4806      	ldr	r0, [pc, #24]	; (80066bc <Vector194+0x24>)
 80066a4:	f7ff ff1e 	bl	80064e4 <spi_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 80066a8:	4803      	ldr	r0, [pc, #12]	; (80066b8 <Vector194+0x20>)
 80066aa:	f000 fffb 	bl	80076a4 <__trace_isr_leave>
 80066ae:	f002 fb03 	bl	8008cb8 <__port_irq_epilogue>
}
 80066b2:	bf00      	nop
 80066b4:	bd80      	pop	{r7, pc}
 80066b6:	bf00      	nop
 80066b8:	0800fab8 	.word	0x0800fab8
 80066bc:	24000994 	.word	0x24000994

080066c0 <Vector198>:
/**
 * @brief   SPI6 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI6_HANDLER) {
 80066c0:	b580      	push	{r7, lr}
 80066c2:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 80066c4:	4806      	ldr	r0, [pc, #24]	; (80066e0 <Vector198+0x20>)
 80066c6:	f000 ffb3 	bl	8007630 <__trace_isr_enter>

  spi_lld_serve_interrupt(&SPID6);
 80066ca:	4806      	ldr	r0, [pc, #24]	; (80066e4 <Vector198+0x24>)
 80066cc:	f7ff ff0a 	bl	80064e4 <spi_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 80066d0:	4803      	ldr	r0, [pc, #12]	; (80066e0 <Vector198+0x20>)
 80066d2:	f000 ffe7 	bl	80076a4 <__trace_isr_leave>
 80066d6:	f002 faef 	bl	8008cb8 <__port_irq_epilogue>
}
 80066da:	bf00      	nop
 80066dc:	bd80      	pop	{r7, pc}
 80066de:	bf00      	nop
 80066e0:	0800fac4 	.word	0x0800fac4
 80066e4:	240009d0 	.word	0x240009d0

080066e8 <spi_lld_init>:
/**
 * @brief   Low level SPI driver initialization.
 *
 * @notapi
 */
void spi_lld_init(void) {
 80066e8:	b580      	push	{r7, lr}
 80066ea:	af00      	add	r7, sp, #0

#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
 80066ec:	4842      	ldr	r0, [pc, #264]	; (80067f8 <spi_lld_init+0x110>)
 80066ee:	f7fb fac1 	bl	8001c74 <spiObjectInit>
  SPID1.spi       = SPI1;
 80066f2:	4b41      	ldr	r3, [pc, #260]	; (80067f8 <spi_lld_init+0x110>)
 80066f4:	4a41      	ldr	r2, [pc, #260]	; (80067fc <spi_lld_init+0x114>)
 80066f6:	61da      	str	r2, [r3, #28]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID1.is_bdma   = false;
 80066f8:	4b3f      	ldr	r3, [pc, #252]	; (80067f8 <spi_lld_init+0x110>)
 80066fa:	2200      	movs	r2, #0
 80066fc:	f883 2020 	strb.w	r2, [r3, #32]
#endif
  SPID1.rx.dma    = NULL;
 8006700:	4b3d      	ldr	r3, [pc, #244]	; (80067f8 <spi_lld_init+0x110>)
 8006702:	2200      	movs	r2, #0
 8006704:	625a      	str	r2, [r3, #36]	; 0x24
  SPID1.tx.dma    = NULL;
 8006706:	4b3c      	ldr	r3, [pc, #240]	; (80067f8 <spi_lld_init+0x110>)
 8006708:	2200      	movs	r2, #0
 800670a:	629a      	str	r2, [r3, #40]	; 0x28
  SPID1.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 800670c:	4b3a      	ldr	r3, [pc, #232]	; (80067f8 <spi_lld_init+0x110>)
 800670e:	4a3c      	ldr	r2, [pc, #240]	; (8006800 <spi_lld_init+0x118>)
 8006710:	62da      	str	r2, [r3, #44]	; 0x2c
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID1.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 8006712:	4b39      	ldr	r3, [pc, #228]	; (80067f8 <spi_lld_init+0x110>)
 8006714:	4a3b      	ldr	r2, [pc, #236]	; (8006804 <spi_lld_init+0x11c>)
 8006716:	631a      	str	r2, [r3, #48]	; 0x30
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#if !defined(STM32_SPI1_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI1_NUMBER, STM32_SPI_SPI1_IRQ_PRIORITY);
 8006718:	210a      	movs	r1, #10
 800671a:	2023      	movs	r0, #35	; 0x23
 800671c:	f7fc f866 	bl	80027ec <nvicEnableVector>
#endif
#endif

#if STM32_SPI_USE_SPI2
  spiObjectInit(&SPID2);
 8006720:	4839      	ldr	r0, [pc, #228]	; (8006808 <spi_lld_init+0x120>)
 8006722:	f7fb faa7 	bl	8001c74 <spiObjectInit>
  SPID2.spi       = SPI2;
 8006726:	4b38      	ldr	r3, [pc, #224]	; (8006808 <spi_lld_init+0x120>)
 8006728:	4a38      	ldr	r2, [pc, #224]	; (800680c <spi_lld_init+0x124>)
 800672a:	61da      	str	r2, [r3, #28]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID2.is_bdma   = false;
 800672c:	4b36      	ldr	r3, [pc, #216]	; (8006808 <spi_lld_init+0x120>)
 800672e:	2200      	movs	r2, #0
 8006730:	f883 2020 	strb.w	r2, [r3, #32]
#endif
  SPID2.rx.dma    = NULL;
 8006734:	4b34      	ldr	r3, [pc, #208]	; (8006808 <spi_lld_init+0x120>)
 8006736:	2200      	movs	r2, #0
 8006738:	625a      	str	r2, [r3, #36]	; 0x24
  SPID2.tx.dma    = NULL;
 800673a:	4b33      	ldr	r3, [pc, #204]	; (8006808 <spi_lld_init+0x120>)
 800673c:	2200      	movs	r2, #0
 800673e:	629a      	str	r2, [r3, #40]	; 0x28
  SPID2.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 8006740:	4b31      	ldr	r3, [pc, #196]	; (8006808 <spi_lld_init+0x120>)
 8006742:	4a2f      	ldr	r2, [pc, #188]	; (8006800 <spi_lld_init+0x118>)
 8006744:	62da      	str	r2, [r3, #44]	; 0x2c
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID2.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 8006746:	4b30      	ldr	r3, [pc, #192]	; (8006808 <spi_lld_init+0x120>)
 8006748:	4a2e      	ldr	r2, [pc, #184]	; (8006804 <spi_lld_init+0x11c>)
 800674a:	631a      	str	r2, [r3, #48]	; 0x30
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#if !defined(STM32_SPI2_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI2_NUMBER, STM32_SPI_SPI2_IRQ_PRIORITY);
 800674c:	210a      	movs	r1, #10
 800674e:	2024      	movs	r0, #36	; 0x24
 8006750:	f7fc f84c 	bl	80027ec <nvicEnableVector>
#endif
#endif

#if STM32_SPI_USE_SPI3
  spiObjectInit(&SPID3);
 8006754:	482e      	ldr	r0, [pc, #184]	; (8006810 <spi_lld_init+0x128>)
 8006756:	f7fb fa8d 	bl	8001c74 <spiObjectInit>
  SPID3.spi       = SPI3;
 800675a:	4b2d      	ldr	r3, [pc, #180]	; (8006810 <spi_lld_init+0x128>)
 800675c:	4a2d      	ldr	r2, [pc, #180]	; (8006814 <spi_lld_init+0x12c>)
 800675e:	61da      	str	r2, [r3, #28]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID3.is_bdma   = false;
 8006760:	4b2b      	ldr	r3, [pc, #172]	; (8006810 <spi_lld_init+0x128>)
 8006762:	2200      	movs	r2, #0
 8006764:	f883 2020 	strb.w	r2, [r3, #32]
#endif
  SPID3.rx.dma    = NULL;
 8006768:	4b29      	ldr	r3, [pc, #164]	; (8006810 <spi_lld_init+0x128>)
 800676a:	2200      	movs	r2, #0
 800676c:	625a      	str	r2, [r3, #36]	; 0x24
  SPID3.tx.dma    = NULL;
 800676e:	4b28      	ldr	r3, [pc, #160]	; (8006810 <spi_lld_init+0x128>)
 8006770:	2200      	movs	r2, #0
 8006772:	629a      	str	r2, [r3, #40]	; 0x28
  SPID3.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI3_DMA_PRIORITY) |
 8006774:	4b26      	ldr	r3, [pc, #152]	; (8006810 <spi_lld_init+0x128>)
 8006776:	4a22      	ldr	r2, [pc, #136]	; (8006800 <spi_lld_init+0x118>)
 8006778:	62da      	str	r2, [r3, #44]	; 0x2c
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID3.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI3_DMA_PRIORITY) |
 800677a:	4b25      	ldr	r3, [pc, #148]	; (8006810 <spi_lld_init+0x128>)
 800677c:	4a21      	ldr	r2, [pc, #132]	; (8006804 <spi_lld_init+0x11c>)
 800677e:	631a      	str	r2, [r3, #48]	; 0x30
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#if !defined(STM32_SPI3_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI3_NUMBER, STM32_SPI_SPI3_IRQ_PRIORITY);
 8006780:	210a      	movs	r1, #10
 8006782:	2033      	movs	r0, #51	; 0x33
 8006784:	f7fc f832 	bl	80027ec <nvicEnableVector>
  nvicEnableVector(STM32_SPI4_NUMBER, STM32_SPI_SPI4_IRQ_PRIORITY);
#endif
#endif

#if STM32_SPI_USE_SPI5
  spiObjectInit(&SPID5);
 8006788:	4823      	ldr	r0, [pc, #140]	; (8006818 <spi_lld_init+0x130>)
 800678a:	f7fb fa73 	bl	8001c74 <spiObjectInit>
  SPID5.spi       = SPI5;
 800678e:	4b22      	ldr	r3, [pc, #136]	; (8006818 <spi_lld_init+0x130>)
 8006790:	4a22      	ldr	r2, [pc, #136]	; (800681c <spi_lld_init+0x134>)
 8006792:	61da      	str	r2, [r3, #28]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID5.is_bdma   = false;
 8006794:	4b20      	ldr	r3, [pc, #128]	; (8006818 <spi_lld_init+0x130>)
 8006796:	2200      	movs	r2, #0
 8006798:	f883 2020 	strb.w	r2, [r3, #32]
#endif
  SPID5.rx.dma    = NULL;
 800679c:	4b1e      	ldr	r3, [pc, #120]	; (8006818 <spi_lld_init+0x130>)
 800679e:	2200      	movs	r2, #0
 80067a0:	625a      	str	r2, [r3, #36]	; 0x24
  SPID5.tx.dma    = NULL;
 80067a2:	4b1d      	ldr	r3, [pc, #116]	; (8006818 <spi_lld_init+0x130>)
 80067a4:	2200      	movs	r2, #0
 80067a6:	629a      	str	r2, [r3, #40]	; 0x28
  SPID5.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI5_DMA_PRIORITY) |
 80067a8:	4b1b      	ldr	r3, [pc, #108]	; (8006818 <spi_lld_init+0x130>)
 80067aa:	4a15      	ldr	r2, [pc, #84]	; (8006800 <spi_lld_init+0x118>)
 80067ac:	62da      	str	r2, [r3, #44]	; 0x2c
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID5.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI5_DMA_PRIORITY) |
 80067ae:	4b1a      	ldr	r3, [pc, #104]	; (8006818 <spi_lld_init+0x130>)
 80067b0:	4a14      	ldr	r2, [pc, #80]	; (8006804 <spi_lld_init+0x11c>)
 80067b2:	631a      	str	r2, [r3, #48]	; 0x30
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#if !defined(STM32_SPI5_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI5_NUMBER, STM32_SPI_SPI5_IRQ_PRIORITY);
 80067b4:	210a      	movs	r1, #10
 80067b6:	2055      	movs	r0, #85	; 0x55
 80067b8:	f7fc f818 	bl	80027ec <nvicEnableVector>
#endif
#endif

#if STM32_SPI_USE_SPI6
  spiObjectInit(&SPID6);
 80067bc:	4818      	ldr	r0, [pc, #96]	; (8006820 <spi_lld_init+0x138>)
 80067be:	f7fb fa59 	bl	8001c74 <spiObjectInit>
  SPID6.spi       = SPI6;
 80067c2:	4b17      	ldr	r3, [pc, #92]	; (8006820 <spi_lld_init+0x138>)
 80067c4:	4a17      	ldr	r2, [pc, #92]	; (8006824 <spi_lld_init+0x13c>)
 80067c6:	61da      	str	r2, [r3, #28]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID6.is_bdma   = true;
 80067c8:	4b15      	ldr	r3, [pc, #84]	; (8006820 <spi_lld_init+0x138>)
 80067ca:	2201      	movs	r2, #1
 80067cc:	f883 2020 	strb.w	r2, [r3, #32]
#endif
  SPID6.rx.bdma   = NULL;
 80067d0:	4b13      	ldr	r3, [pc, #76]	; (8006820 <spi_lld_init+0x138>)
 80067d2:	2200      	movs	r2, #0
 80067d4:	625a      	str	r2, [r3, #36]	; 0x24
  SPID6.tx.bdma   = NULL;
 80067d6:	4b12      	ldr	r3, [pc, #72]	; (8006820 <spi_lld_init+0x138>)
 80067d8:	2200      	movs	r2, #0
 80067da:	629a      	str	r2, [r3, #40]	; 0x28
  SPID6.rxdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 80067dc:	4b10      	ldr	r3, [pc, #64]	; (8006820 <spi_lld_init+0x138>)
 80067de:	f241 020a 	movw	r2, #4106	; 0x100a
 80067e2:	62da      	str	r2, [r3, #44]	; 0x2c
                    STM32_BDMA_CR_DIR_P2M |
                    STM32_BDMA_CR_TCIE |
                    STM32_BDMA_CR_TEIE;
  SPID6.txdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 80067e4:	4b0e      	ldr	r3, [pc, #56]	; (8006820 <spi_lld_init+0x138>)
 80067e6:	f241 0218 	movw	r2, #4120	; 0x1018
 80067ea:	631a      	str	r2, [r3, #48]	; 0x30
                    STM32_BDMA_CR_DIR_M2P |
                    STM32_BDMA_CR_TEIE;
#if !defined(STM32_SPI6_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI6_NUMBER, STM32_SPI_SPI6_IRQ_PRIORITY);
 80067ec:	210a      	movs	r1, #10
 80067ee:	2056      	movs	r0, #86	; 0x56
 80067f0:	f7fb fffc 	bl	80027ec <nvicEnableVector>
#endif
#endif
}
 80067f4:	bf00      	nop
 80067f6:	bd80      	pop	{r7, pc}
 80067f8:	240008e0 	.word	0x240008e0
 80067fc:	40013000 	.word	0x40013000
 8006800:	00010016 	.word	0x00010016
 8006804:	00010046 	.word	0x00010046
 8006808:	2400091c 	.word	0x2400091c
 800680c:	40003800 	.word	0x40003800
 8006810:	24000958 	.word	0x24000958
 8006814:	40003c00 	.word	0x40003c00
 8006818:	24000994 	.word	0x24000994
 800681c:	40015000 	.word	0x40015000
 8006820:	240009d0 	.word	0x240009d0
 8006824:	58001400 	.word	0x58001400

08006828 <spi_lld_start>:
 * @param[in] spip      pointer to the @p SPIDriver object
 * @return              The operation status.
 *
 * @notapi
 */
msg_t spi_lld_start(SPIDriver *spip) {
 8006828:	b580      	push	{r7, lr}
 800682a:	b084      	sub	sp, #16
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
  uint32_t dsize;
  msg_t msg;

  /* Resetting TX pattern source.*/
  spip->txsource = (uint32_t)STM32_SPI_FILLER_PATTERN;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	f04f 32ff 	mov.w	r2, #4294967295
 8006836:	639a      	str	r2, [r3, #56]	; 0x38

  /* If in stopped state then enables the SPI and DMA clocks.*/
  if (spip->state == SPI_STOP) {
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	781b      	ldrb	r3, [r3, #0]
 800683c:	2b01      	cmp	r3, #1
 800683e:	f040 80e5 	bne.w	8006a0c <spi_lld_start+0x1e4>
    /* Enables the peripheral.*/
    if (false) {
    }

#if STM32_SPI_USE_SPI1
    else if (&SPID1 == spip) {
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	4aa1      	ldr	r2, [pc, #644]	; (8006acc <spi_lld_start+0x2a4>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d121      	bne.n	800688e <spi_lld_start+0x66>
      msg = spi_lld_get_dma(spip,
 800684a:	230a      	movs	r3, #10
 800684c:	2210      	movs	r2, #16
 800684e:	2110      	movs	r1, #16
 8006850:	6878      	ldr	r0, [r7, #4]
 8006852:	f7ff fe79 	bl	8006548 <spi_lld_get_dma>
 8006856:	60f8      	str	r0, [r7, #12]
                            STM32_SPI_SPI1_RX_DMA_STREAM,
                            STM32_SPI_SPI1_TX_DMA_STREAM,
                            STM32_SPI_SPI1_IRQ_PRIORITY);
      if (msg != HAL_RET_SUCCESS) {
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d001      	beq.n	8006862 <spi_lld_start+0x3a>
        return msg;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	e194      	b.n	8006b8c <spi_lld_start+0x364>
      }
      dmaSetRequestSource(spip->rx.dma, STM32_DMAMUX1_SPI1_RX);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006866:	2125      	movs	r1, #37	; 0x25
 8006868:	4618      	mov	r0, r3
 800686a:	f7fd fdad 	bl	80043c8 <dmaSetRequestSource>
      dmaSetRequestSource(spip->tx.dma, STM32_DMAMUX1_SPI1_TX);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006872:	2126      	movs	r1, #38	; 0x26
 8006874:	4618      	mov	r0, r3
 8006876:	f7fd fda7 	bl	80043c8 <dmaSetRequestSource>

      rccEnableSPI1(true);
 800687a:	2101      	movs	r1, #1
 800687c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8006880:	f7ff fab0 	bl	8005de4 <rccEnableAPB2>
      rccResetSPI1();
 8006884:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8006888:	f7ff fada 	bl	8005e40 <rccResetAPB2>
 800688c:	e098      	b.n	80069c0 <spi_lld_start+0x198>
    }
#endif

#if STM32_SPI_USE_SPI2
    else if (&SPID2 == spip) {
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	4a8f      	ldr	r2, [pc, #572]	; (8006ad0 <spi_lld_start+0x2a8>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d121      	bne.n	80068da <spi_lld_start+0xb2>
      msg = spi_lld_get_dma(spip,
 8006896:	230a      	movs	r3, #10
 8006898:	2210      	movs	r2, #16
 800689a:	2110      	movs	r1, #16
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f7ff fe53 	bl	8006548 <spi_lld_get_dma>
 80068a2:	60f8      	str	r0, [r7, #12]
                            STM32_SPI_SPI2_RX_DMA_STREAM,
                            STM32_SPI_SPI2_TX_DMA_STREAM,
                            STM32_SPI_SPI2_IRQ_PRIORITY);
      if (msg != HAL_RET_SUCCESS) {
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d001      	beq.n	80068ae <spi_lld_start+0x86>
        return msg;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	e16e      	b.n	8006b8c <spi_lld_start+0x364>
      }
      dmaSetRequestSource(spip->rx.dma, STM32_DMAMUX1_SPI2_RX);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068b2:	2127      	movs	r1, #39	; 0x27
 80068b4:	4618      	mov	r0, r3
 80068b6:	f7fd fd87 	bl	80043c8 <dmaSetRequestSource>
      dmaSetRequestSource(spip->tx.dma, STM32_DMAMUX1_SPI2_TX);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068be:	2128      	movs	r1, #40	; 0x28
 80068c0:	4618      	mov	r0, r3
 80068c2:	f7fd fd81 	bl	80043c8 <dmaSetRequestSource>

      rccEnableSPI2(true);
 80068c6:	2101      	movs	r1, #1
 80068c8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80068cc:	f7ff fa50 	bl	8005d70 <rccEnableAPB1L>
      rccResetSPI2();
 80068d0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80068d4:	f7ff fa7a 	bl	8005dcc <rccResetAPB1L>
 80068d8:	e072      	b.n	80069c0 <spi_lld_start+0x198>
}
#endif

#if STM32_SPI_USE_SPI3
    else if (&SPID3 == spip) {
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	4a7d      	ldr	r2, [pc, #500]	; (8006ad4 <spi_lld_start+0x2ac>)
 80068de:	4293      	cmp	r3, r2
 80068e0:	d121      	bne.n	8006926 <spi_lld_start+0xfe>
      msg = spi_lld_get_dma(spip,
 80068e2:	230a      	movs	r3, #10
 80068e4:	2210      	movs	r2, #16
 80068e6:	2110      	movs	r1, #16
 80068e8:	6878      	ldr	r0, [r7, #4]
 80068ea:	f7ff fe2d 	bl	8006548 <spi_lld_get_dma>
 80068ee:	60f8      	str	r0, [r7, #12]
                            STM32_SPI_SPI3_RX_DMA_STREAM,
                            STM32_SPI_SPI3_TX_DMA_STREAM,
                            STM32_SPI_SPI3_IRQ_PRIORITY);
      if (msg != HAL_RET_SUCCESS) {
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d001      	beq.n	80068fa <spi_lld_start+0xd2>
        return msg;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	e148      	b.n	8006b8c <spi_lld_start+0x364>
      }
      dmaSetRequestSource(spip->rx.dma, STM32_DMAMUX1_SPI3_RX);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068fe:	213d      	movs	r1, #61	; 0x3d
 8006900:	4618      	mov	r0, r3
 8006902:	f7fd fd61 	bl	80043c8 <dmaSetRequestSource>
      dmaSetRequestSource(spip->tx.dma, STM32_DMAMUX1_SPI3_TX);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800690a:	213e      	movs	r1, #62	; 0x3e
 800690c:	4618      	mov	r0, r3
 800690e:	f7fd fd5b 	bl	80043c8 <dmaSetRequestSource>

      rccEnableSPI3(true);
 8006912:	2101      	movs	r1, #1
 8006914:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006918:	f7ff fa2a 	bl	8005d70 <rccEnableAPB1L>
      rccResetSPI3();
 800691c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006920:	f7ff fa54 	bl	8005dcc <rccResetAPB1L>
 8006924:	e04c      	b.n	80069c0 <spi_lld_start+0x198>
      rccResetSPI4();
    }
#endif

#if STM32_SPI_USE_SPI5
    else if (&SPID5 == spip) {
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	4a6b      	ldr	r2, [pc, #428]	; (8006ad8 <spi_lld_start+0x2b0>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d121      	bne.n	8006972 <spi_lld_start+0x14a>
      msg = spi_lld_get_dma(spip,
 800692e:	230a      	movs	r3, #10
 8006930:	2210      	movs	r2, #16
 8006932:	2110      	movs	r1, #16
 8006934:	6878      	ldr	r0, [r7, #4]
 8006936:	f7ff fe07 	bl	8006548 <spi_lld_get_dma>
 800693a:	60f8      	str	r0, [r7, #12]
                            STM32_SPI_SPI5_RX_DMA_STREAM,
                            STM32_SPI_SPI5_TX_DMA_STREAM,
                            STM32_SPI_SPI5_IRQ_PRIORITY);
      if (msg != HAL_RET_SUCCESS) {
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d001      	beq.n	8006946 <spi_lld_start+0x11e>
        return msg;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	e122      	b.n	8006b8c <spi_lld_start+0x364>
      }
      dmaSetRequestSource(spip->rx.dma, STM32_DMAMUX1_SPI5_RX);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800694a:	2155      	movs	r1, #85	; 0x55
 800694c:	4618      	mov	r0, r3
 800694e:	f7fd fd3b 	bl	80043c8 <dmaSetRequestSource>
      dmaSetRequestSource(spip->tx.dma, STM32_DMAMUX1_SPI5_TX);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006956:	2156      	movs	r1, #86	; 0x56
 8006958:	4618      	mov	r0, r3
 800695a:	f7fd fd35 	bl	80043c8 <dmaSetRequestSource>

      rccEnableSPI5(true);
 800695e:	2101      	movs	r1, #1
 8006960:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8006964:	f7ff fa3e 	bl	8005de4 <rccEnableAPB2>
      rccResetSPI5();
 8006968:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800696c:	f7ff fa68 	bl	8005e40 <rccResetAPB2>
 8006970:	e026      	b.n	80069c0 <spi_lld_start+0x198>
    }
#endif

#if STM32_SPI_USE_SPI6
    else if (&SPID6 == spip) {
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	4a59      	ldr	r2, [pc, #356]	; (8006adc <spi_lld_start+0x2b4>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d11f      	bne.n	80069ba <spi_lld_start+0x192>
      msg = spi_lld_get_bdma(spip,
 800697a:	230a      	movs	r3, #10
 800697c:	2208      	movs	r2, #8
 800697e:	2108      	movs	r1, #8
 8006980:	6878      	ldr	r0, [r7, #4]
 8006982:	f7ff fe17 	bl	80065b4 <spi_lld_get_bdma>
 8006986:	60f8      	str	r0, [r7, #12]
                             STM32_SPI_SPI6_RX_BDMA_STREAM,
                             STM32_SPI_SPI6_TX_BDMA_STREAM,
                             STM32_SPI_SPI6_IRQ_PRIORITY);
      if (msg != HAL_RET_SUCCESS) {
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d001      	beq.n	8006992 <spi_lld_start+0x16a>
        return msg;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	e0fc      	b.n	8006b8c <spi_lld_start+0x364>
      }
      bdmaSetRequestSource(spip->rx.bdma, STM32_DMAMUX2_SPI6_RX);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006996:	210b      	movs	r1, #11
 8006998:	4618      	mov	r0, r3
 800699a:	f7fd f91f 	bl	8003bdc <bdmaSetRequestSource>
      bdmaSetRequestSource(spip->tx.bdma, STM32_DMAMUX2_SPI6_TX);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069a2:	210c      	movs	r1, #12
 80069a4:	4618      	mov	r0, r3
 80069a6:	f7fd f919 	bl	8003bdc <bdmaSetRequestSource>

      rccEnableSPI6(true);
 80069aa:	2101      	movs	r1, #1
 80069ac:	2020      	movs	r0, #32
 80069ae:	f7ff fa53 	bl	8005e58 <rccEnableAPB4>
      rccResetSPI6();
 80069b2:	2020      	movs	r0, #32
 80069b4:	f7ff fa7e 	bl	8005eb4 <rccResetAPB4>
 80069b8:	e002      	b.n	80069c0 <spi_lld_start+0x198>
    }
#endif

    else {
      osalDbgAssert(false, "invalid SPI instance");
      return HAL_RET_IS_INVALID;
 80069ba:	f06f 0314 	mvn.w	r3, #20
 80069be:	e0e5      	b.n	8006b8c <spi_lld_start+0x364>
    }

    /* DMA setup.*/
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
    if (spip->is_bdma)
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d010      	beq.n	80069ec <spi_lld_start+0x1c4>
#endif
#if defined(STM32_SPI_BDMA_REQUIRED)
    {
      bdmaStreamSetPeripheral(spip->rx.bdma, &spip->spi->RXDR);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	69db      	ldr	r3, [r3, #28]
 80069ce:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069d6:	685b      	ldr	r3, [r3, #4]
 80069d8:	609a      	str	r2, [r3, #8]
      bdmaStreamSetPeripheral(spip->tx.bdma, &spip->spi->TXDR);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	69db      	ldr	r3, [r3, #28]
 80069de:	f103 0220 	add.w	r2, r3, #32
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069e6:	685b      	ldr	r3, [r3, #4]
 80069e8:	609a      	str	r2, [r3, #8]
 80069ea:	e00f      	b.n	8006a0c <spi_lld_start+0x1e4>
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
    else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
    {
      dmaStreamSetPeripheral(spip->rx.dma, &spip->spi->RXDR);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	69db      	ldr	r3, [r3, #28]
 80069f0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	609a      	str	r2, [r3, #8]
      dmaStreamSetPeripheral(spip->tx.dma, &spip->spi->TXDR);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	69db      	ldr	r3, [r3, #28]
 8006a00:	f103 0220 	add.w	r2, r3, #32
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	609a      	str	r2, [r3, #8]
    }
#endif
 }

  /* Configuration-specific DMA setup.*/
  dsize = (spip->config->cfg1 & SPI_CFG1_DSIZE_Msk) + 1U;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	685b      	ldr	r3, [r3, #4]
 8006a10:	695b      	ldr	r3, [r3, #20]
 8006a12:	f003 031f 	and.w	r3, r3, #31
 8006a16:	3301      	adds	r3, #1
 8006a18:	60bb      	str	r3, [r7, #8]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  if (spip->is_bdma)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d05d      	beq.n	8006ae0 <spi_lld_start+0x2b8>
#endif
#if defined(STM32_SPI_BDMA_REQUIRED)
  {
    if (dsize <= 8U) {
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	2b08      	cmp	r3, #8
 8006a28:	d80c      	bhi.n	8006a44 <spi_lld_start+0x21c>
      /* Frame width is between 4 and 8 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                        STM32_BDMA_CR_PSIZE_BYTE | STM32_BDMA_CR_MSIZE_BYTE;
 8006a2e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
      spip->rxdmamode = (spip->rxdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode = (spip->txdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                        STM32_BDMA_CR_PSIZE_BYTE | STM32_BDMA_CR_MSIZE_BYTE;
 8006a3a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
      spip->txdmamode = (spip->txdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	631a      	str	r2, [r3, #48]	; 0x30
 8006a42:	e023      	b.n	8006a8c <spi_lld_start+0x264>
    }
    else if (dsize <= 16U) {
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	2b10      	cmp	r3, #16
 8006a48:	d810      	bhi.n	8006a6c <spi_lld_start+0x244>
      /* Frame width is between 9 and 16 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a4e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
                        STM32_BDMA_CR_PSIZE_HWORD | STM32_BDMA_CR_MSIZE_HWORD;
 8006a52:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
      spip->rxdmamode = (spip->rxdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode = (spip->txdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a5e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
                        STM32_BDMA_CR_PSIZE_HWORD | STM32_BDMA_CR_MSIZE_HWORD;
 8006a62:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
      spip->txdmamode = (spip->txdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	631a      	str	r2, [r3, #48]	; 0x30
 8006a6a:	e00f      	b.n	8006a8c <spi_lld_start+0x264>
    }
    else {
      /* Frame width is between 16 and 32 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a70:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
                        STM32_BDMA_CR_PSIZE_WORD | STM32_BDMA_CR_MSIZE_WORD;
 8006a74:	f443 6220 	orr.w	r2, r3, #2560	; 0xa00
      spip->rxdmamode = (spip->rxdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode = (spip->txdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a80:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
                        STM32_BDMA_CR_PSIZE_WORD | STM32_BDMA_CR_MSIZE_WORD;
 8006a84:	f443 6220 	orr.w	r2, r3, #2560	; 0xa00
      spip->txdmamode = (spip->txdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	631a      	str	r2, [r3, #48]	; 0x30
    }
    if (spip->config->circular) {
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	685b      	ldr	r3, [r3, #4]
 8006a90:	781b      	ldrb	r3, [r3, #0]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d00c      	beq.n	8006ab0 <spi_lld_start+0x288>
      spip->rxdmamode |= (STM32_BDMA_CR_CIRC | STM32_BDMA_CR_HTIE);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a9a:	f043 0224 	orr.w	r2, r3, #36	; 0x24
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode |= (STM32_BDMA_CR_CIRC | STM32_BDMA_CR_HTIE);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006aa6:	f043 0224 	orr.w	r2, r3, #36	; 0x24
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	631a      	str	r2, [r3, #48]	; 0x30
 8006aae:	e069      	b.n	8006b84 <spi_lld_start+0x35c>
    }
    else {
      spip->rxdmamode &= ~(STM32_BDMA_CR_CIRC | STM32_BDMA_CR_HTIE);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ab4:	f023 0224 	bic.w	r2, r3, #36	; 0x24
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode &= ~(STM32_BDMA_CR_CIRC | STM32_BDMA_CR_HTIE);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ac0:	f023 0224 	bic.w	r2, r3, #36	; 0x24
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	631a      	str	r2, [r3, #48]	; 0x30
 8006ac8:	e05c      	b.n	8006b84 <spi_lld_start+0x35c>
 8006aca:	bf00      	nop
 8006acc:	240008e0 	.word	0x240008e0
 8006ad0:	2400091c 	.word	0x2400091c
 8006ad4:	24000958 	.word	0x24000958
 8006ad8:	24000994 	.word	0x24000994
 8006adc:	240009d0 	.word	0x240009d0
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
  {
    if (dsize <= 8U) {
 8006ae0:	68bb      	ldr	r3, [r7, #8]
 8006ae2:	2b08      	cmp	r3, #8
 8006ae4:	d80c      	bhi.n	8006b00 <spi_lld_start+0x2d8>
      /* Frame width is between 4 and 8 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                        STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 8006aea:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                        STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 8006af6:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	631a      	str	r2, [r3, #48]	; 0x30
 8006afe:	e023      	b.n	8006b48 <spi_lld_start+0x320>
    }
    else if (dsize <= 16U) {
 8006b00:	68bb      	ldr	r3, [r7, #8]
 8006b02:	2b10      	cmp	r3, #16
 8006b04:	d810      	bhi.n	8006b28 <spi_lld_start+0x300>
      /* Frame width is between 9 and 16 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b0a:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 8006b0e:	f443 5220 	orr.w	r2, r3, #10240	; 0x2800
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b1a:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 8006b1e:	f443 5220 	orr.w	r2, r3, #10240	; 0x2800
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	631a      	str	r2, [r3, #48]	; 0x30
 8006b26:	e00f      	b.n	8006b48 <spi_lld_start+0x320>
    }
    else {
      /* Frame width is between 16 and 32 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b2c:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_WORD | STM32_DMA_CR_MSIZE_WORD;
 8006b30:	f443 42a0 	orr.w	r2, r3, #20480	; 0x5000
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b3c:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_WORD | STM32_DMA_CR_MSIZE_WORD;
 8006b40:	f443 42a0 	orr.w	r2, r3, #20480	; 0x5000
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	631a      	str	r2, [r3, #48]	; 0x30
    }
    if (spip->config->circular) {
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	685b      	ldr	r3, [r3, #4]
 8006b4c:	781b      	ldrb	r3, [r3, #0]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d00c      	beq.n	8006b6c <spi_lld_start+0x344>
      spip->rxdmamode |= (STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b56:	f443 7284 	orr.w	r2, r3, #264	; 0x108
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode |= (STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b62:	f443 7284 	orr.w	r2, r3, #264	; 0x108
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	631a      	str	r2, [r3, #48]	; 0x30
 8006b6a:	e00b      	b.n	8006b84 <spi_lld_start+0x35c>
    }
    else {
      spip->rxdmamode &= ~(STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b70:	f423 7284 	bic.w	r2, r3, #264	; 0x108
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode &= ~(STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b7c:	f423 7284 	bic.w	r2, r3, #264	; 0x108
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	631a      	str	r2, [r3, #48]	; 0x30
    }
  }
#endif

  /* SPI setup and enable.*/
  spi_lld_configure(spip);
 8006b84:	6878      	ldr	r0, [r7, #4]
 8006b86:	f7ff f9a1 	bl	8005ecc <spi_lld_configure>

  return HAL_RET_SUCCESS;
 8006b8a:	2300      	movs	r3, #0
}
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	3710      	adds	r7, #16
 8006b90:	46bd      	mov	sp, r7
 8006b92:	bd80      	pop	{r7, pc}

08006b94 <spi_lld_polled_exchange>:
 * @param[in] frame     the data frame to send over the SPI bus
 * @return              The received data frame from the SPI bus.
 *
 * @notapi
 */
uint32_t spi_lld_polled_exchange(SPIDriver *spip, uint32_t frame) {
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b088      	sub	sp, #32
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
 8006b9c:	6039      	str	r1, [r7, #0]
  uint32_t dsize = (spip->spi->CFG1 & SPI_CFG1_DSIZE_Msk) + 1U;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	69db      	ldr	r3, [r3, #28]
 8006ba2:	689b      	ldr	r3, [r3, #8]
 8006ba4:	f003 031f 	and.w	r3, r3, #31
 8006ba8:	3301      	adds	r3, #1
 8006baa:	61bb      	str	r3, [r7, #24]
  uint32_t rxframe;

  spi_lld_resume(spip);
 8006bac:	6878      	ldr	r0, [r7, #4]
 8006bae:	f7ff f9d3 	bl	8005f58 <spi_lld_resume>

  /* wait for room in TX FIFO.*/
  while ((spip->spi->SR & SPI_SR_TXP) == 0U)
 8006bb2:	bf00      	nop
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	69db      	ldr	r3, [r3, #28]
 8006bb8:	695b      	ldr	r3, [r3, #20]
 8006bba:	f003 0302 	and.w	r3, r3, #2
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d0f8      	beq.n	8006bb4 <spi_lld_polled_exchange+0x20>
    ;

  /* Data register must be accessed with the appropriate data size.
     Byte size access (uint8_t *) for transactions that are <= 8-bit etc.*/
  if (dsize <= 8U) {
 8006bc2:	69bb      	ldr	r3, [r7, #24]
 8006bc4:	2b08      	cmp	r3, #8
 8006bc6:	d818      	bhi.n	8006bfa <spi_lld_polled_exchange+0x66>
    /* Frame width is between 4 and 8 bits.*/
    volatile uint8_t *txdrp8 = (volatile uint8_t *)&spip->spi->TXDR;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	69db      	ldr	r3, [r3, #28]
 8006bcc:	3320      	adds	r3, #32
 8006bce:	60fb      	str	r3, [r7, #12]
    volatile uint8_t *rxdrp8 = (volatile uint8_t *)&spip->spi->RXDR;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	69db      	ldr	r3, [r3, #28]
 8006bd4:	3330      	adds	r3, #48	; 0x30
 8006bd6:	60bb      	str	r3, [r7, #8]
    *txdrp8 = (uint8_t)frame;
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	b2da      	uxtb	r2, r3
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	701a      	strb	r2, [r3, #0]
    while ((spip->spi->SR & SPI_SR_RXP) == 0U)
 8006be0:	bf00      	nop
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	69db      	ldr	r3, [r3, #28]
 8006be6:	695b      	ldr	r3, [r3, #20]
 8006be8:	f003 0301 	and.w	r3, r3, #1
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d0f8      	beq.n	8006be2 <spi_lld_polled_exchange+0x4e>
      ;
    rxframe = (uint32_t)*rxdrp8;
 8006bf0:	68bb      	ldr	r3, [r7, #8]
 8006bf2:	781b      	ldrb	r3, [r3, #0]
 8006bf4:	b2db      	uxtb	r3, r3
 8006bf6:	61fb      	str	r3, [r7, #28]
 8006bf8:	e02b      	b.n	8006c52 <spi_lld_polled_exchange+0xbe>
  }
  else if (dsize <= 16U) {
 8006bfa:	69bb      	ldr	r3, [r7, #24]
 8006bfc:	2b10      	cmp	r3, #16
 8006bfe:	d818      	bhi.n	8006c32 <spi_lld_polled_exchange+0x9e>
    /* Frame width is between 9 and 16 bits.*/
    volatile uint16_t *txdrp16 = (volatile uint16_t *)&spip->spi->TXDR;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	69db      	ldr	r3, [r3, #28]
 8006c04:	3320      	adds	r3, #32
 8006c06:	617b      	str	r3, [r7, #20]
    volatile uint16_t *rxdrp16 = (volatile uint16_t *)&spip->spi->RXDR;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	69db      	ldr	r3, [r3, #28]
 8006c0c:	3330      	adds	r3, #48	; 0x30
 8006c0e:	613b      	str	r3, [r7, #16]
    *txdrp16 = (uint16_t)frame;
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	b29a      	uxth	r2, r3
 8006c14:	697b      	ldr	r3, [r7, #20]
 8006c16:	801a      	strh	r2, [r3, #0]
    while ((spip->spi->SR & SPI_SR_RXP) == 0U)
 8006c18:	bf00      	nop
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	69db      	ldr	r3, [r3, #28]
 8006c1e:	695b      	ldr	r3, [r3, #20]
 8006c20:	f003 0301 	and.w	r3, r3, #1
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d0f8      	beq.n	8006c1a <spi_lld_polled_exchange+0x86>
      ;
    rxframe = (uint32_t)*rxdrp16;
 8006c28:	693b      	ldr	r3, [r7, #16]
 8006c2a:	881b      	ldrh	r3, [r3, #0]
 8006c2c:	b29b      	uxth	r3, r3
 8006c2e:	61fb      	str	r3, [r7, #28]
 8006c30:	e00f      	b.n	8006c52 <spi_lld_polled_exchange+0xbe>
  }
  else {
    /* Frame width is between 16 and 32 bits.*/
    spip->spi->TXDR = frame;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	69db      	ldr	r3, [r3, #28]
 8006c36:	683a      	ldr	r2, [r7, #0]
 8006c38:	621a      	str	r2, [r3, #32]
    while ((spip->spi->SR & SPI_SR_RXP) == 0U)
 8006c3a:	bf00      	nop
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	69db      	ldr	r3, [r3, #28]
 8006c40:	695b      	ldr	r3, [r3, #20]
 8006c42:	f003 0301 	and.w	r3, r3, #1
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d0f8      	beq.n	8006c3c <spi_lld_polled_exchange+0xa8>
      ;
    rxframe = spip->spi->RXDR;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	69db      	ldr	r3, [r3, #28]
 8006c4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c50:	61fb      	str	r3, [r7, #28]
  }

  spi_lld_suspend(spip);
 8006c52:	6878      	ldr	r0, [r7, #4]
 8006c54:	f7ff f999 	bl	8005f8a <spi_lld_suspend>
//  spip->spi->CR1 &= ~SPI_CR1_SPE;

  return rxframe;
 8006c58:	69fb      	ldr	r3, [r7, #28]
}
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	3720      	adds	r7, #32
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	bd80      	pop	{r7, pc}
	...

08006c64 <sai_lld_init>:

/*===========================================================================*/
/* Driver exported functions.                                                */
/*===========================================================================*/

void sai_lld_init(void) {
 8006c64:	b580      	push	{r7, lr}
 8006c66:	af00      	add	r7, sp, #0
  SAID1B.blockp = SAI1_Block_B;
  SAID1B.block = STM32_SAI_BLOCK_B;
#endif

#if STM32_SAI_USE_SAI2A
  saiObjectInit(&SAID2A);
 8006c68:	4806      	ldr	r0, [pc, #24]	; (8006c84 <sai_lld_init+0x20>)
 8006c6a:	f7fa fe9c 	bl	80019a6 <saiObjectInit>
  SAID2A.sai = SAI2;
 8006c6e:	4b05      	ldr	r3, [pc, #20]	; (8006c84 <sai_lld_init+0x20>)
 8006c70:	4a05      	ldr	r2, [pc, #20]	; (8006c88 <sai_lld_init+0x24>)
 8006c72:	609a      	str	r2, [r3, #8]
  /* CMSIS mapping: stm32h743xx.h exposes SAI2_Block_A (SAI_Block_TypeDef). */
  SAID2A.blockp = SAI2_Block_A;
 8006c74:	4b03      	ldr	r3, [pc, #12]	; (8006c84 <sai_lld_init+0x20>)
 8006c76:	4a05      	ldr	r2, [pc, #20]	; (8006c8c <sai_lld_init+0x28>)
 8006c78:	60da      	str	r2, [r3, #12]
  SAID2A.block = STM32_SAI_BLOCK_A;
 8006c7a:	4b02      	ldr	r3, [pc, #8]	; (8006c84 <sai_lld_init+0x20>)
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	741a      	strb	r2, [r3, #16]
  SAID2B.sai = SAI2;
  /* CMSIS mapping: stm32h743xx.h exposes SAI2_Block_B (SAI_Block_TypeDef). */
  SAID2B.blockp = SAI2_Block_B;
  SAID2B.block = STM32_SAI_BLOCK_B;
#endif
}
 8006c80:	bf00      	nop
 8006c82:	bd80      	pop	{r7, pc}
 8006c84:	24000a0c 	.word	0x24000a0c
 8006c88:	40015c00 	.word	0x40015c00
 8006c8c:	40015c04 	.word	0x40015c04

08006c90 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8006c90:	b480      	push	{r7}
 8006c92:	b083      	sub	sp, #12
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	2330      	movs	r3, #48	; 0x30
 8006c98:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	f383 8811 	msr	BASEPRI, r3
}
 8006ca0:	bf00      	nop
}
 8006ca2:	bf00      	nop
}
 8006ca4:	bf00      	nop
}
 8006ca6:	bf00      	nop
 8006ca8:	370c      	adds	r7, #12
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bc80      	pop	{r7}
 8006cae:	4770      	bx	lr

08006cb0 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8006cb0:	b480      	push	{r7}
 8006cb2:	b083      	sub	sp, #12
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	f383 8811 	msr	BASEPRI, r3
}
 8006cc0:	bf00      	nop
}
 8006cc2:	bf00      	nop
}
 8006cc4:	bf00      	nop
}
 8006cc6:	bf00      	nop
 8006cc8:	370c      	adds	r7, #12
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bc80      	pop	{r7}
 8006cce:	4770      	bx	lr

08006cd0 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8006cd4:	f7ff ffdc 	bl	8006c90 <chSysLockFromISR>
}
 8006cd8:	bf00      	nop
 8006cda:	bd80      	pop	{r7, pc}

08006cdc <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8006ce0:	f7ff ffe6 	bl	8006cb0 <chSysUnlockFromISR>
}
 8006ce4:	bf00      	nop
 8006ce6:	bd80      	pop	{r7, pc}

08006ce8 <osalOsTimerHandlerI>:
static inline void osalOsTimerHandlerI(void) {
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	af00      	add	r7, sp, #0
  chSysTimerHandlerI();
 8006cec:	f000 fb7a 	bl	80073e4 <chSysTimerHandlerI>
}
 8006cf0:	bf00      	nop
 8006cf2:	bd80      	pop	{r7, pc}

08006cf4 <rccEnableAPB1L>:
__STATIC_INLINE void rccEnableAPB1L(uint32_t mask, bool lp) {
 8006cf4:	b480      	push	{r7}
 8006cf6:	b083      	sub	sp, #12
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
 8006cfc:	460b      	mov	r3, r1
 8006cfe:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB1LENR |= mask;
 8006d00:	4b12      	ldr	r3, [pc, #72]	; (8006d4c <rccEnableAPB1L+0x58>)
 8006d02:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8006d06:	4911      	ldr	r1, [pc, #68]	; (8006d4c <rccEnableAPB1L+0x58>)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	4313      	orrs	r3, r2
 8006d0c:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  if (lp) {
 8006d10:	78fb      	ldrb	r3, [r7, #3]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d008      	beq.n	8006d28 <rccEnableAPB1L+0x34>
    RCC_C1->APB1LLPENR |= mask;
 8006d16:	4b0d      	ldr	r3, [pc, #52]	; (8006d4c <rccEnableAPB1L+0x58>)
 8006d18:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8006d1c:	490b      	ldr	r1, [pc, #44]	; (8006d4c <rccEnableAPB1L+0x58>)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	4313      	orrs	r3, r2
 8006d22:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
 8006d26:	e008      	b.n	8006d3a <rccEnableAPB1L+0x46>
    RCC_C1->APB1LLPENR &= ~mask;
 8006d28:	4b08      	ldr	r3, [pc, #32]	; (8006d4c <rccEnableAPB1L+0x58>)
 8006d2a:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	43db      	mvns	r3, r3
 8006d32:	4906      	ldr	r1, [pc, #24]	; (8006d4c <rccEnableAPB1L+0x58>)
 8006d34:	4013      	ands	r3, r2
 8006d36:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 8006d3a:	4b04      	ldr	r3, [pc, #16]	; (8006d4c <rccEnableAPB1L+0x58>)
 8006d3c:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
}
 8006d40:	bf00      	nop
 8006d42:	370c      	adds	r7, #12
 8006d44:	46bd      	mov	sp, r7
 8006d46:	bc80      	pop	{r7}
 8006d48:	4770      	bx	lr
 8006d4a:	bf00      	nop
 8006d4c:	58024400 	.word	0x58024400

08006d50 <st_lld_init>:
/**
 * @brief   Low level ST driver initialization.
 *
 * @notapi
 */
void st_lld_init(void) {
 8006d50:	b580      	push	{r7, lr}
 8006d52:	af00      	add	r7, sp, #0
                "clock rounding error");
  osalDbgAssert(((ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1U) < 0x10000,
                "clock prescaler overflow");

  /* Enabling timer clock.*/
  ST_ENABLE_CLOCK();
 8006d54:	2101      	movs	r1, #1
 8006d56:	2001      	movs	r0, #1
 8006d58:	f7ff ffcc 	bl	8006cf4 <rccEnableAPB1L>

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();
 8006d5c:	4b14      	ldr	r3, [pc, #80]	; (8006db0 <st_lld_init+0x60>)
 8006d5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d60:	4a13      	ldr	r2, [pc, #76]	; (8006db0 <st_lld_init+0x60>)
 8006d62:	f043 0301 	orr.w	r3, r3, #1
 8006d66:	63d3      	str	r3, [r2, #60]	; 0x3c

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8006d68:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006d6c:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8006d70:	629a      	str	r2, [r3, #40]	; 0x28
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 8006d72:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006d76:	f04f 32ff 	mov.w	r2, #4294967295
 8006d7a:	62da      	str	r2, [r3, #44]	; 0x2c
  STM32_ST_TIM->CCMR1  = 0;
 8006d7c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006d80:	2200      	movs	r2, #0
 8006d82:	619a      	str	r2, [r3, #24]
  STM32_ST_TIM->CCR[0] = 0;
 8006d84:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006d88:	2200      	movs	r2, #0
 8006d8a:	635a      	str	r2, [r3, #52]	; 0x34
  STM32_ST_TIM->CCR[2] = 0;
#endif
#if ST_LLD_NUM_ALARMS > 3
  STM32_ST_TIM->CCR[3] = 0;
#endif
  STM32_ST_TIM->DIER   = 0;
 8006d8c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006d90:	2200      	movs	r2, #0
 8006d92:	60da      	str	r2, [r3, #12]
  STM32_ST_TIM->CR2    = 0;
 8006d94:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006d98:	2200      	movs	r2, #0
 8006d9a:	605a      	str	r2, [r3, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 8006d9c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006da0:	2201      	movs	r2, #1
 8006da2:	615a      	str	r2, [r3, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
 8006da4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006da8:	2201      	movs	r2, #1
 8006daa:	601a      	str	r2, [r3, #0]
                  SysTick_CTRL_TICKINT_Msk;

  /* IRQ enabled.*/
  nvicSetSystemHandlerPriority(HANDLER_SYSTICK, STM32_ST_IRQ_PRIORITY);
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC */
}
 8006dac:	bf00      	nop
 8006dae:	bd80      	pop	{r7, pc}
 8006db0:	5c001000 	.word	0x5c001000

08006db4 <st_lld_serve_interrupt>:

/**
 * @brief   IRQ handling code.
 */
void st_lld_serve_interrupt(void) {
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b082      	sub	sp, #8
 8006db8:	af00      	add	r7, sp, #0
#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  uint32_t sr;
  stm32_tim_t *timp = STM32_ST_TIM;
 8006dba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006dbe:	607b      	str	r3, [r7, #4]

  sr  = timp->SR;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	691b      	ldr	r3, [r3, #16]
 8006dc4:	603b      	str	r3, [r7, #0]
  sr &= timp->DIER & STM32_TIM_DIER_IRQ_MASK;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	68db      	ldr	r3, [r3, #12]
 8006dca:	b2db      	uxtb	r3, r3
 8006dcc:	683a      	ldr	r2, [r7, #0]
 8006dce:	4013      	ands	r3, r2
 8006dd0:	603b      	str	r3, [r7, #0]
  timp->SR = ~sr;
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	43da      	mvns	r2, r3
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	611a      	str	r2, [r3, #16]

  if ((sr & TIM_SR_CC1IF) != 0U)
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	f003 0302 	and.w	r3, r3, #2
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d005      	beq.n	8006df0 <st_lld_serve_interrupt+0x3c>
#endif
  {
    osalSysLockFromISR();
 8006de4:	f7ff ff74 	bl	8006cd0 <osalSysLockFromISR>
    osalOsTimerHandlerI();
 8006de8:	f7ff ff7e 	bl	8006ce8 <osalOsTimerHandlerI>
    osalSysUnlockFromISR();
 8006dec:	f7ff ff76 	bl	8006cdc <osalSysUnlockFromISR>
      st_callbacks[3](3U);
    }
  }
#endif
#endif
}
 8006df0:	bf00      	nop
 8006df2:	3708      	adds	r7, #8
 8006df4:	46bd      	mov	sp, r7
 8006df6:	bd80      	pop	{r7, pc}

08006df8 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8006df8:	b480      	push	{r7}
 8006dfa:	b083      	sub	sp, #12
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	2330      	movs	r3, #48	; 0x30
 8006e00:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	f383 8811 	msr	BASEPRI, r3
}
 8006e08:	bf00      	nop
}
 8006e0a:	bf00      	nop
}
 8006e0c:	bf00      	nop
}
 8006e0e:	bf00      	nop
 8006e10:	370c      	adds	r7, #12
 8006e12:	46bd      	mov	sp, r7
 8006e14:	bc80      	pop	{r7}
 8006e16:	4770      	bx	lr

08006e18 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8006e18:	b480      	push	{r7}
 8006e1a:	b083      	sub	sp, #12
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	2300      	movs	r3, #0
 8006e20:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	f383 8811 	msr	BASEPRI, r3
}
 8006e28:	bf00      	nop
}
 8006e2a:	bf00      	nop
}
 8006e2c:	bf00      	nop
}
 8006e2e:	bf00      	nop
 8006e30:	370c      	adds	r7, #12
 8006e32:	46bd      	mov	sp, r7
 8006e34:	bc80      	pop	{r7}
 8006e36:	4770      	bx	lr

08006e38 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8006e3c:	f7ff ffdc 	bl	8006df8 <chSysLockFromISR>
}
 8006e40:	bf00      	nop
 8006e42:	bd80      	pop	{r7, pc}

08006e44 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8006e44:	b580      	push	{r7, lr}
 8006e46:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8006e48:	f7ff ffe6 	bl	8006e18 <chSysUnlockFromISR>
}
 8006e4c:	bf00      	nop
 8006e4e:	bd80      	pop	{r7, pc}

08006e50 <osalEventBroadcastFlagsI>:
                                            eventflags_t flags) {
 8006e50:	b580      	push	{r7, lr}
 8006e52:	b082      	sub	sp, #8
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
 8006e58:	6039      	str	r1, [r7, #0]
  chEvtBroadcastFlagsI(esp, flags);
 8006e5a:	6839      	ldr	r1, [r7, #0]
 8006e5c:	6878      	ldr	r0, [r7, #4]
 8006e5e:	f001 fd18 	bl	8008892 <chEvtBroadcastFlagsI>
}
 8006e62:	bf00      	nop
 8006e64:	3708      	adds	r7, #8
 8006e66:	46bd      	mov	sp, r7
 8006e68:	bd80      	pop	{r7, pc}

08006e6a <set_error>:
 * @brief   Error handling routine.
 *
 * @param[in] sdp       pointer to a @p SerialDriver object
 * @param[in] isr       USART ISR register value
 */
static void set_error(SerialDriver *sdp, uint32_t isr) {
 8006e6a:	b580      	push	{r7, lr}
 8006e6c:	b084      	sub	sp, #16
 8006e6e:	af00      	add	r7, sp, #0
 8006e70:	6078      	str	r0, [r7, #4]
 8006e72:	6039      	str	r1, [r7, #0]
  eventflags_t sts = 0;
 8006e74:	2300      	movs	r3, #0
 8006e76:	60fb      	str	r3, [r7, #12]

  if (isr & USART_ISR_ORE)
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	f003 0308 	and.w	r3, r3, #8
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d003      	beq.n	8006e8a <set_error+0x20>
    sts |= SD_OVERRUN_ERROR;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006e88:	60fb      	str	r3, [r7, #12]
  if (isr & USART_ISR_PE)
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	f003 0301 	and.w	r3, r3, #1
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d003      	beq.n	8006e9c <set_error+0x32>
    sts |= SD_PARITY_ERROR;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	f043 0320 	orr.w	r3, r3, #32
 8006e9a:	60fb      	str	r3, [r7, #12]
  if (isr & USART_ISR_FE)
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	f003 0302 	and.w	r3, r3, #2
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d003      	beq.n	8006eae <set_error+0x44>
    sts |= SD_FRAMING_ERROR;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006eac:	60fb      	str	r3, [r7, #12]
  if (isr & USART_ISR_NE)
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	f003 0304 	and.w	r3, r3, #4
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d003      	beq.n	8006ec0 <set_error+0x56>
    sts |= SD_NOISE_ERROR;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ebe:	60fb      	str	r3, [r7, #12]
  osalSysLockFromISR();
 8006ec0:	f7ff ffba 	bl	8006e38 <osalSysLockFromISR>
  chnAddFlagsI(sdp, sts);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	3304      	adds	r3, #4
 8006ec8:	68f9      	ldr	r1, [r7, #12]
 8006eca:	4618      	mov	r0, r3
 8006ecc:	f7ff ffc0 	bl	8006e50 <osalEventBroadcastFlagsI>
  osalSysUnlockFromISR();
 8006ed0:	f7ff ffb8 	bl	8006e44 <osalSysUnlockFromISR>
}
 8006ed4:	bf00      	nop
 8006ed6:	3710      	adds	r7, #16
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	bd80      	pop	{r7, pc}

08006edc <notify1>:

#if STM32_SERIAL_USE_USART1 || defined(__DOXYGEN__)
static void notify1(io_queue_t *qp) {
 8006edc:	b480      	push	{r7}
 8006ede:	b083      	sub	sp, #12
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]

  (void)qp;
  USART1->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 8006ee4:	4b05      	ldr	r3, [pc, #20]	; (8006efc <notify1+0x20>)
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	4a04      	ldr	r2, [pc, #16]	; (8006efc <notify1+0x20>)
 8006eea:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006eee:	6013      	str	r3, [r2, #0]
}
 8006ef0:	bf00      	nop
 8006ef2:	370c      	adds	r7, #12
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	bc80      	pop	{r7}
 8006ef8:	4770      	bx	lr
 8006efa:	bf00      	nop
 8006efc:	40011000 	.word	0x40011000

08006f00 <notify5>:
  UART4->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
}
#endif

#if STM32_SERIAL_USE_UART5 || defined(__DOXYGEN__)
static void notify5(io_queue_t *qp) {
 8006f00:	b480      	push	{r7}
 8006f02:	b083      	sub	sp, #12
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]

  (void)qp;
  UART5->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 8006f08:	4b05      	ldr	r3, [pc, #20]	; (8006f20 <notify5+0x20>)
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	4a04      	ldr	r2, [pc, #16]	; (8006f20 <notify5+0x20>)
 8006f0e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006f12:	6013      	str	r3, [r2, #0]
}
 8006f14:	bf00      	nop
 8006f16:	370c      	adds	r7, #12
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	bc80      	pop	{r7}
 8006f1c:	4770      	bx	lr
 8006f1e:	bf00      	nop
 8006f20:	40005000 	.word	0x40005000

08006f24 <sd_lld_init>:
/**
 * @brief   Low level serial driver initialization.
 *
 * @notapi
 */
void sd_lld_init(void) {
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b082      	sub	sp, #8
 8006f28:	af02      	add	r7, sp, #8

#if STM32_SERIAL_USE_USART1
  sdObjectInit(&SD1);
 8006f2a:	481a      	ldr	r0, [pc, #104]	; (8006f94 <sd_lld_init+0x70>)
 8006f2c:	f7fa fe2c 	bl	8001b88 <sdObjectInit>
  iqObjectInit(&SD1.iqueue, sd_in_buf1, sizeof sd_in_buf1, NULL, &SD1);
 8006f30:	4b18      	ldr	r3, [pc, #96]	; (8006f94 <sd_lld_init+0x70>)
 8006f32:	9300      	str	r3, [sp, #0]
 8006f34:	2300      	movs	r3, #0
 8006f36:	2210      	movs	r2, #16
 8006f38:	4917      	ldr	r1, [pc, #92]	; (8006f98 <sd_lld_init+0x74>)
 8006f3a:	4818      	ldr	r0, [pc, #96]	; (8006f9c <sd_lld_init+0x78>)
 8006f3c:	f7fa fb0f 	bl	800155e <iqObjectInit>
  oqObjectInit(&SD1.oqueue, sd_out_buf1, sizeof sd_out_buf1, notify1, &SD1);
 8006f40:	4b14      	ldr	r3, [pc, #80]	; (8006f94 <sd_lld_init+0x70>)
 8006f42:	9300      	str	r3, [sp, #0]
 8006f44:	4b16      	ldr	r3, [pc, #88]	; (8006fa0 <sd_lld_init+0x7c>)
 8006f46:	2210      	movs	r2, #16
 8006f48:	4916      	ldr	r1, [pc, #88]	; (8006fa4 <sd_lld_init+0x80>)
 8006f4a:	4817      	ldr	r0, [pc, #92]	; (8006fa8 <sd_lld_init+0x84>)
 8006f4c:	f7fa fbe9 	bl	8001722 <oqObjectInit>
  SD1.usart = USART1;
 8006f50:	4b10      	ldr	r3, [pc, #64]	; (8006f94 <sd_lld_init+0x70>)
 8006f52:	4a16      	ldr	r2, [pc, #88]	; (8006fac <sd_lld_init+0x88>)
 8006f54:	655a      	str	r2, [r3, #84]	; 0x54
  SD1.clock = STM32_USART1CLK;
 8006f56:	4b0f      	ldr	r3, [pc, #60]	; (8006f94 <sd_lld_init+0x70>)
 8006f58:	4a15      	ldr	r2, [pc, #84]	; (8006fb0 <sd_lld_init+0x8c>)
 8006f5a:	659a      	str	r2, [r3, #88]	; 0x58
  nvicEnableVector(STM32_UART4_NUMBER, STM32_SERIAL_UART4_PRIORITY);
#endif
#endif

#if STM32_SERIAL_USE_UART5
  sdObjectInit(&SD5);
 8006f5c:	4815      	ldr	r0, [pc, #84]	; (8006fb4 <sd_lld_init+0x90>)
 8006f5e:	f7fa fe13 	bl	8001b88 <sdObjectInit>
  iqObjectInit(&SD5.iqueue, sd_in_buf5, sizeof sd_in_buf5, NULL, &SD5);
 8006f62:	4b14      	ldr	r3, [pc, #80]	; (8006fb4 <sd_lld_init+0x90>)
 8006f64:	9300      	str	r3, [sp, #0]
 8006f66:	2300      	movs	r3, #0
 8006f68:	2210      	movs	r2, #16
 8006f6a:	4913      	ldr	r1, [pc, #76]	; (8006fb8 <sd_lld_init+0x94>)
 8006f6c:	4813      	ldr	r0, [pc, #76]	; (8006fbc <sd_lld_init+0x98>)
 8006f6e:	f7fa faf6 	bl	800155e <iqObjectInit>
  oqObjectInit(&SD5.oqueue, sd_out_buf5, sizeof sd_out_buf5, notify5, &SD5);
 8006f72:	4b10      	ldr	r3, [pc, #64]	; (8006fb4 <sd_lld_init+0x90>)
 8006f74:	9300      	str	r3, [sp, #0]
 8006f76:	4b12      	ldr	r3, [pc, #72]	; (8006fc0 <sd_lld_init+0x9c>)
 8006f78:	2210      	movs	r2, #16
 8006f7a:	4912      	ldr	r1, [pc, #72]	; (8006fc4 <sd_lld_init+0xa0>)
 8006f7c:	4812      	ldr	r0, [pc, #72]	; (8006fc8 <sd_lld_init+0xa4>)
 8006f7e:	f7fa fbd0 	bl	8001722 <oqObjectInit>
  SD5.usart = UART5;
 8006f82:	4b0c      	ldr	r3, [pc, #48]	; (8006fb4 <sd_lld_init+0x90>)
 8006f84:	4a11      	ldr	r2, [pc, #68]	; (8006fcc <sd_lld_init+0xa8>)
 8006f86:	655a      	str	r2, [r3, #84]	; 0x54
  SD5.clock = STM32_UART5CLK;
 8006f88:	4b0a      	ldr	r3, [pc, #40]	; (8006fb4 <sd_lld_init+0x90>)
 8006f8a:	4a09      	ldr	r2, [pc, #36]	; (8006fb0 <sd_lld_init+0x8c>)
 8006f8c:	659a      	str	r2, [r3, #88]	; 0x58
  LPSD1.clock = STM32_LPUART1CLK;
#if !defined(STM32_LPUART1_SUPPRESS_ISR) && defined(STM32_LPUART1_NUMBER)
  nvicEnableVector(STM32_LPUART1_NUMBER, STM32_SERIAL_LPUART1_PRIORITY);
#endif
#endif
}
 8006f8e:	bf00      	nop
 8006f90:	46bd      	mov	sp, r7
 8006f92:	bd80      	pop	{r7, pc}
 8006f94:	24000a44 	.word	0x24000a44
 8006f98:	24000b04 	.word	0x24000b04
 8006f9c:	24000a50 	.word	0x24000a50
 8006fa0:	08006edd 	.word	0x08006edd
 8006fa4:	24000b14 	.word	0x24000b14
 8006fa8:	24000a74 	.word	0x24000a74
 8006fac:	40011000 	.word	0x40011000
 8006fb0:	05f5e100 	.word	0x05f5e100
 8006fb4:	24000aa4 	.word	0x24000aa4
 8006fb8:	24000b24 	.word	0x24000b24
 8006fbc:	24000ab0 	.word	0x24000ab0
 8006fc0:	08006f01 	.word	0x08006f01
 8006fc4:	24000b34 	.word	0x24000b34
 8006fc8:	24000ad4 	.word	0x24000ad4
 8006fcc:	40005000 	.word	0x40005000

08006fd0 <sd_lld_serve_interrupt>:
/**
 * @brief   Common IRQ handler.
 *
 * @param[in] sdp       communication channel associated to the USART
 */
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b086      	sub	sp, #24
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
  USART_TypeDef *u = sdp->usart;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fdc:	60fb      	str	r3, [r7, #12]
  uint32_t cr1;
  uint32_t isr;

  /* Reading and clearing status.*/
  isr = u->ISR;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	69db      	ldr	r3, [r3, #28]
 8006fe2:	613b      	str	r3, [r7, #16]
  u->ICR = isr;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	693a      	ldr	r2, [r7, #16]
 8006fe8:	621a      	str	r2, [r3, #32]

  /* Error condition detection.*/
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
 8006fea:	693b      	ldr	r3, [r7, #16]
 8006fec:	f003 030f 	and.w	r3, r3, #15
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d003      	beq.n	8006ffc <sd_lld_serve_interrupt+0x2c>
    set_error(sdp, isr);
 8006ff4:	6939      	ldr	r1, [r7, #16]
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f7ff ff37 	bl	8006e6a <set_error>

  /* Special case, LIN break detection.*/
  if (isr & USART_ISR_LBDF) {
 8006ffc:	693b      	ldr	r3, [r7, #16]
 8006ffe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007002:	2b00      	cmp	r3, #0
 8007004:	d01e      	beq.n	8007044 <sd_lld_serve_interrupt+0x74>
    osalSysLockFromISR();
 8007006:	f7ff ff17 	bl	8006e38 <osalSysLockFromISR>
    chnAddFlagsI(sdp, SD_BREAK_DETECTED);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	3304      	adds	r3, #4
 800700e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007012:	4618      	mov	r0, r3
 8007014:	f7ff ff1c 	bl	8006e50 <osalEventBroadcastFlagsI>
    osalSysUnlockFromISR();
 8007018:	f7ff ff14 	bl	8006e44 <osalSysUnlockFromISR>
  /* Data available, note it is a while in order to handle two situations:
     1) Another byte arrived after removing the previous one, this would cause
        an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to empty
        the FIFO.*/
  while (isr & USART_ISR_RXNE) {
 800701c:	e012      	b.n	8007044 <sd_lld_serve_interrupt+0x74>
    osalSysLockFromISR();
 800701e:	f7ff ff0b 	bl	8006e38 <osalSysLockFromISR>
    sdIncomingDataI(sdp, (uint8_t)u->RDR & sdp->rxmask);
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007026:	b2da      	uxtb	r2, r3
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800702e:	4013      	ands	r3, r2
 8007030:	b2db      	uxtb	r3, r3
 8007032:	4619      	mov	r1, r3
 8007034:	6878      	ldr	r0, [r7, #4]
 8007036:	f7fa fdbd 	bl	8001bb4 <sdIncomingDataI>
    osalSysUnlockFromISR();
 800703a:	f7ff ff03 	bl	8006e44 <osalSysUnlockFromISR>

    isr = u->ISR;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	69db      	ldr	r3, [r3, #28]
 8007042:	613b      	str	r3, [r7, #16]
  while (isr & USART_ISR_RXNE) {
 8007044:	693b      	ldr	r3, [r7, #16]
 8007046:	f003 0320 	and.w	r3, r3, #32
 800704a:	2b00      	cmp	r3, #0
 800704c:	d1e7      	bne.n	800701e <sd_lld_serve_interrupt+0x4e>
  }

  /* Caching CR1.*/
  cr1 = u->CR1;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	617b      	str	r3, [r7, #20]
     situations:
     1) The data registers has been emptied immediately after writing it, this
        would cause an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to fill
        the FIFO.*/
  if (cr1 & USART_CR1_TXEIE) {
 8007054:	697b      	ldr	r3, [r7, #20]
 8007056:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800705a:	2b00      	cmp	r3, #0
 800705c:	d025      	beq.n	80070aa <sd_lld_serve_interrupt+0xda>
    while (isr & USART_ISR_TXE) {
 800705e:	e01f      	b.n	80070a0 <sd_lld_serve_interrupt+0xd0>
      msg_t b;

      osalSysLockFromISR();
 8007060:	f7ff feea 	bl	8006e38 <osalSysLockFromISR>
      b = oqGetI(&sdp->oqueue);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	3330      	adds	r3, #48	; 0x30
 8007068:	4618      	mov	r0, r3
 800706a:	f7fa fbc0 	bl	80017ee <oqGetI>
 800706e:	60b8      	str	r0, [r7, #8]
      if (b < MSG_OK) {
 8007070:	68bb      	ldr	r3, [r7, #8]
 8007072:	2b00      	cmp	r3, #0
 8007074:	da0c      	bge.n	8007090 <sd_lld_serve_interrupt+0xc0>
        chnAddFlagsI(sdp, CHN_OUTPUT_EMPTY);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	3304      	adds	r3, #4
 800707a:	2108      	movs	r1, #8
 800707c:	4618      	mov	r0, r3
 800707e:	f7ff fee7 	bl	8006e50 <osalEventBroadcastFlagsI>
        cr1 &= ~USART_CR1_TXEIE;
 8007082:	697b      	ldr	r3, [r7, #20]
 8007084:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007088:	617b      	str	r3, [r7, #20]
        osalSysUnlockFromISR();
 800708a:	f7ff fedb 	bl	8006e44 <osalSysUnlockFromISR>
        break;
 800708e:	e00c      	b.n	80070aa <sd_lld_serve_interrupt+0xda>
      }
      u->TDR = b;
 8007090:	68ba      	ldr	r2, [r7, #8]
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	629a      	str	r2, [r3, #40]	; 0x28
      osalSysUnlockFromISR();
 8007096:	f7ff fed5 	bl	8006e44 <osalSysUnlockFromISR>

      isr = u->ISR;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	69db      	ldr	r3, [r3, #28]
 800709e:	613b      	str	r3, [r7, #16]
    while (isr & USART_ISR_TXE) {
 80070a0:	693b      	ldr	r3, [r7, #16]
 80070a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d1da      	bne.n	8007060 <sd_lld_serve_interrupt+0x90>
    }
  }

  /* Physical transmission end.*/
  if ((cr1 & USART_CR1_TCIE) && (isr & USART_ISR_TC)) {
 80070aa:	697b      	ldr	r3, [r7, #20]
 80070ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d024      	beq.n	80070fe <sd_lld_serve_interrupt+0x12e>
 80070b4:	693b      	ldr	r3, [r7, #16]
 80070b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d01f      	beq.n	80070fe <sd_lld_serve_interrupt+0x12e>
    osalSysLockFromISR();
 80070be:	f7ff febb 	bl	8006e38 <osalSysLockFromISR>
    if (oqIsEmptyI(&sdp->oqueue)) {
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070ca:	429a      	cmp	r2, r3
 80070cc:	d105      	bne.n	80070da <sd_lld_serve_interrupt+0x10a>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d001      	beq.n	80070da <sd_lld_serve_interrupt+0x10a>
 80070d6:	2301      	movs	r3, #1
 80070d8:	e000      	b.n	80070dc <sd_lld_serve_interrupt+0x10c>
 80070da:	2300      	movs	r3, #0
 80070dc:	f003 0301 	and.w	r3, r3, #1
 80070e0:	b2db      	uxtb	r3, r3
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d009      	beq.n	80070fa <sd_lld_serve_interrupt+0x12a>
      chnAddFlagsI(sdp, CHN_TRANSMISSION_END);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	3304      	adds	r3, #4
 80070ea:	2110      	movs	r1, #16
 80070ec:	4618      	mov	r0, r3
 80070ee:	f7ff feaf 	bl	8006e50 <osalEventBroadcastFlagsI>
      cr1 &= ~USART_CR1_TCIE;
 80070f2:	697b      	ldr	r3, [r7, #20]
 80070f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80070f8:	617b      	str	r3, [r7, #20]
    }
    osalSysUnlockFromISR();
 80070fa:	f7ff fea3 	bl	8006e44 <osalSysUnlockFromISR>
  }

  /* Writing CR1 once.*/
  u->CR1 = cr1;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	697a      	ldr	r2, [r7, #20]
 8007102:	601a      	str	r2, [r3, #0]
}
 8007104:	bf00      	nop
 8007106:	3718      	adds	r7, #24
 8007108:	46bd      	mov	sp, r7
 800710a:	bd80      	pop	{r7, pc}

0800710c <__rccResetAHB4>:
__STATIC_INLINE void __rccResetAHB4(uint32_t mask) {
 800710c:	b480      	push	{r7}
 800710e:	b083      	sub	sp, #12
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
  RCC->AHB4RSTR |= mask;
 8007114:	4b0c      	ldr	r3, [pc, #48]	; (8007148 <__rccResetAHB4+0x3c>)
 8007116:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800711a:	490b      	ldr	r1, [pc, #44]	; (8007148 <__rccResetAHB4+0x3c>)
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	4313      	orrs	r3, r2
 8007120:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 8007124:	4b08      	ldr	r3, [pc, #32]	; (8007148 <__rccResetAHB4+0x3c>)
 8007126:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	43db      	mvns	r3, r3
 800712e:	4906      	ldr	r1, [pc, #24]	; (8007148 <__rccResetAHB4+0x3c>)
 8007130:	4013      	ands	r3, r2
 8007132:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 8007136:	4b04      	ldr	r3, [pc, #16]	; (8007148 <__rccResetAHB4+0x3c>)
 8007138:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
}
 800713c:	bf00      	nop
 800713e:	370c      	adds	r7, #12
 8007140:	46bd      	mov	sp, r7
 8007142:	bc80      	pop	{r7}
 8007144:	4770      	bx	lr
 8007146:	bf00      	nop
 8007148:	58024400 	.word	0x58024400

0800714c <rccEnableAHB4>:
__STATIC_INLINE void rccEnableAHB4(uint32_t mask, bool lp) {
 800714c:	b480      	push	{r7}
 800714e:	b083      	sub	sp, #12
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
 8007154:	460b      	mov	r3, r1
 8007156:	70fb      	strb	r3, [r7, #3]
  RCC_C1->AHB4ENR |= mask;
 8007158:	4b12      	ldr	r3, [pc, #72]	; (80071a4 <rccEnableAHB4+0x58>)
 800715a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800715e:	4911      	ldr	r1, [pc, #68]	; (80071a4 <rccEnableAHB4+0x58>)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	4313      	orrs	r3, r2
 8007164:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  if (lp) {
 8007168:	78fb      	ldrb	r3, [r7, #3]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d008      	beq.n	8007180 <rccEnableAHB4+0x34>
    RCC_C1->AHB4LPENR |= mask;
 800716e:	4b0d      	ldr	r3, [pc, #52]	; (80071a4 <rccEnableAHB4+0x58>)
 8007170:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8007174:	490b      	ldr	r1, [pc, #44]	; (80071a4 <rccEnableAHB4+0x58>)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	4313      	orrs	r3, r2
 800717a:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
 800717e:	e008      	b.n	8007192 <rccEnableAHB4+0x46>
    RCC_C1->AHB4LPENR &= ~mask;
 8007180:	4b08      	ldr	r3, [pc, #32]	; (80071a4 <rccEnableAHB4+0x58>)
 8007182:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	43db      	mvns	r3, r3
 800718a:	4906      	ldr	r1, [pc, #24]	; (80071a4 <rccEnableAHB4+0x58>)
 800718c:	4013      	ands	r3, r2
 800718e:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
  (void)RCC_C1->AHB4LPENR;
 8007192:	4b04      	ldr	r3, [pc, #16]	; (80071a4 <rccEnableAHB4+0x58>)
 8007194:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
}
 8007198:	bf00      	nop
 800719a:	370c      	adds	r7, #12
 800719c:	46bd      	mov	sp, r7
 800719e:	bc80      	pop	{r7}
 80071a0:	4770      	bx	lr
 80071a2:	bf00      	nop
 80071a4:	58024400 	.word	0x58024400

080071a8 <gpio_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static void gpio_init(stm32_gpio_t *gpiop, const gpio_setup_t *config) {
 80071a8:	b480      	push	{r7}
 80071aa:	b083      	sub	sp, #12
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
 80071b0:	6039      	str	r1, [r7, #0]

  gpiop->OTYPER  = config->otyper;
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	685a      	ldr	r2, [r3, #4]
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	605a      	str	r2, [r3, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	689a      	ldr	r2, [r3, #8]
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	609a      	str	r2, [r3, #8]
  gpiop->PUPDR   = config->pupdr;
 80071c2:	683b      	ldr	r3, [r7, #0]
 80071c4:	68da      	ldr	r2, [r3, #12]
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	60da      	str	r2, [r3, #12]
  gpiop->ODR     = config->odr;
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	691a      	ldr	r2, [r3, #16]
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	615a      	str	r2, [r3, #20]
  gpiop->AFRL    = config->afrl;
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	695a      	ldr	r2, [r3, #20]
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	621a      	str	r2, [r3, #32]
  gpiop->AFRH    = config->afrh;
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	699a      	ldr	r2, [r3, #24]
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	625a      	str	r2, [r3, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	681a      	ldr	r2, [r3, #0]
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	601a      	str	r2, [r3, #0]
}
 80071ea:	bf00      	nop
 80071ec:	370c      	adds	r7, #12
 80071ee:	46bd      	mov	sp, r7
 80071f0:	bc80      	pop	{r7}
 80071f2:	4770      	bx	lr

080071f4 <stm32_gpio_init>:

static void stm32_gpio_init(void) {
 80071f4:	b580      	push	{r7, lr}
 80071f6:	af00      	add	r7, sp, #0

  /* Enabling GPIO-related clocks, the mask comes from the
     registry header file.*/
  __rccResetAHB4(STM32_GPIO_EN_MASK);
 80071f8:	f240 70ff 	movw	r0, #2047	; 0x7ff
 80071fc:	f7ff ff86 	bl	800710c <__rccResetAHB4>
  rccEnableAHB4(STM32_GPIO_EN_MASK, true);
 8007200:	2101      	movs	r1, #1
 8007202:	f240 70ff 	movw	r0, #2047	; 0x7ff
 8007206:	f7ff ffa1 	bl	800714c <rccEnableAHB4>

  /* Initializing all the defined GPIO ports.*/
#if STM32_HAS_GPIOA
  gpio_init(GPIOA, &gpio_default_config.PAData);
 800720a:	4917      	ldr	r1, [pc, #92]	; (8007268 <stm32_gpio_init+0x74>)
 800720c:	4817      	ldr	r0, [pc, #92]	; (800726c <stm32_gpio_init+0x78>)
 800720e:	f7ff ffcb 	bl	80071a8 <gpio_init>
#endif
#if STM32_HAS_GPIOB
  gpio_init(GPIOB, &gpio_default_config.PBData);
 8007212:	4917      	ldr	r1, [pc, #92]	; (8007270 <stm32_gpio_init+0x7c>)
 8007214:	4817      	ldr	r0, [pc, #92]	; (8007274 <stm32_gpio_init+0x80>)
 8007216:	f7ff ffc7 	bl	80071a8 <gpio_init>
#endif
#if STM32_HAS_GPIOC
  gpio_init(GPIOC, &gpio_default_config.PCData);
 800721a:	4917      	ldr	r1, [pc, #92]	; (8007278 <stm32_gpio_init+0x84>)
 800721c:	4817      	ldr	r0, [pc, #92]	; (800727c <stm32_gpio_init+0x88>)
 800721e:	f7ff ffc3 	bl	80071a8 <gpio_init>
#endif
#if STM32_HAS_GPIOD
  gpio_init(GPIOD, &gpio_default_config.PDData);
 8007222:	4917      	ldr	r1, [pc, #92]	; (8007280 <stm32_gpio_init+0x8c>)
 8007224:	4817      	ldr	r0, [pc, #92]	; (8007284 <stm32_gpio_init+0x90>)
 8007226:	f7ff ffbf 	bl	80071a8 <gpio_init>
#endif
#if STM32_HAS_GPIOE
  gpio_init(GPIOE, &gpio_default_config.PEData);
 800722a:	4917      	ldr	r1, [pc, #92]	; (8007288 <stm32_gpio_init+0x94>)
 800722c:	4817      	ldr	r0, [pc, #92]	; (800728c <stm32_gpio_init+0x98>)
 800722e:	f7ff ffbb 	bl	80071a8 <gpio_init>
#endif
#if STM32_HAS_GPIOF
  gpio_init(GPIOF, &gpio_default_config.PFData);
 8007232:	4917      	ldr	r1, [pc, #92]	; (8007290 <stm32_gpio_init+0x9c>)
 8007234:	4817      	ldr	r0, [pc, #92]	; (8007294 <stm32_gpio_init+0xa0>)
 8007236:	f7ff ffb7 	bl	80071a8 <gpio_init>
#endif
#if STM32_HAS_GPIOG
  gpio_init(GPIOG, &gpio_default_config.PGData);
 800723a:	4917      	ldr	r1, [pc, #92]	; (8007298 <stm32_gpio_init+0xa4>)
 800723c:	4817      	ldr	r0, [pc, #92]	; (800729c <stm32_gpio_init+0xa8>)
 800723e:	f7ff ffb3 	bl	80071a8 <gpio_init>
#endif
#if STM32_HAS_GPIOH
  gpio_init(GPIOH, &gpio_default_config.PHData);
 8007242:	4917      	ldr	r1, [pc, #92]	; (80072a0 <stm32_gpio_init+0xac>)
 8007244:	4817      	ldr	r0, [pc, #92]	; (80072a4 <stm32_gpio_init+0xb0>)
 8007246:	f7ff ffaf 	bl	80071a8 <gpio_init>
#endif
#if STM32_HAS_GPIOI
  gpio_init(GPIOI, &gpio_default_config.PIData);
 800724a:	4917      	ldr	r1, [pc, #92]	; (80072a8 <stm32_gpio_init+0xb4>)
 800724c:	4817      	ldr	r0, [pc, #92]	; (80072ac <stm32_gpio_init+0xb8>)
 800724e:	f7ff ffab 	bl	80071a8 <gpio_init>
#endif
#if STM32_HAS_GPIOJ
  gpio_init(GPIOJ, &gpio_default_config.PJData);
 8007252:	4917      	ldr	r1, [pc, #92]	; (80072b0 <stm32_gpio_init+0xbc>)
 8007254:	4817      	ldr	r0, [pc, #92]	; (80072b4 <stm32_gpio_init+0xc0>)
 8007256:	f7ff ffa7 	bl	80071a8 <gpio_init>
#endif
#if STM32_HAS_GPIOK
  gpio_init(GPIOK, &gpio_default_config.PKData);
 800725a:	4917      	ldr	r1, [pc, #92]	; (80072b8 <stm32_gpio_init+0xc4>)
 800725c:	4817      	ldr	r0, [pc, #92]	; (80072bc <stm32_gpio_init+0xc8>)
 800725e:	f7ff ffa3 	bl	80071a8 <gpio_init>
#endif
}
 8007262:	bf00      	nop
 8007264:	bd80      	pop	{r7, pc}
 8007266:	bf00      	nop
 8007268:	0800fad0 	.word	0x0800fad0
 800726c:	58020000 	.word	0x58020000
 8007270:	0800faec 	.word	0x0800faec
 8007274:	58020400 	.word	0x58020400
 8007278:	0800fb08 	.word	0x0800fb08
 800727c:	58020800 	.word	0x58020800
 8007280:	0800fb24 	.word	0x0800fb24
 8007284:	58020c00 	.word	0x58020c00
 8007288:	0800fb40 	.word	0x0800fb40
 800728c:	58021000 	.word	0x58021000
 8007290:	0800fb5c 	.word	0x0800fb5c
 8007294:	58021400 	.word	0x58021400
 8007298:	0800fb78 	.word	0x0800fb78
 800729c:	58021800 	.word	0x58021800
 80072a0:	0800fb94 	.word	0x0800fb94
 80072a4:	58021c00 	.word	0x58021c00
 80072a8:	0800fbb0 	.word	0x0800fbb0
 80072ac:	58022000 	.word	0x58022000
 80072b0:	0800fbcc 	.word	0x0800fbcc
 80072b4:	58022400 	.word	0x58022400
 80072b8:	0800fbe8 	.word	0x0800fbe8
 80072bc:	58022800 	.word	0x58022800

080072c0 <__early_init>:
/**
 * @brief   Early initialization code.
 * @details GPIO ports and system clocks are initialized before everything
 *          else.
 */
void __early_init(void) {
 80072c0:	b580      	push	{r7, lr}
 80072c2:	af00      	add	r7, sp, #0

  stm32_gpio_init();
 80072c4:	f7ff ff96 	bl	80071f4 <stm32_gpio_init>
  stm32_clock_init();
 80072c8:	f7fb fe60 	bl	8002f8c <stm32_clock_init>
}
 80072cc:	bf00      	nop
 80072ce:	bd80      	pop	{r7, pc}

080072d0 <boardInit>:

/**
 * @brief   Board-specific initialization code.
 * @note    You can add your board-specific code here.
 */
void boardInit(void) {
 80072d0:	b480      	push	{r7}
 80072d2:	af00      	add	r7, sp, #0
}
 80072d4:	bf00      	nop
 80072d6:	46bd      	mov	sp, r7
 80072d8:	bc80      	pop	{r7}
 80072da:	4770      	bx	lr

080072dc <__tm_calibration_object_init>:
 *
 * @param[out] tcp      pointer to the @p tm_calibration_t structure
 *
 * @notapi
 */
static inline void __tm_calibration_object_init(tm_calibration_t *tcp) {
 80072dc:	b580      	push	{r7, lr}
 80072de:	b08a      	sub	sp, #40	; 0x28
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
  time_measurement_t tm;

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  tcp->offset = (rtcnt_t)0;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2200      	movs	r2, #0
 80072e8:	601a      	str	r2, [r3, #0]
  chTMObjectInit(&tm);
 80072ea:	f107 0308 	add.w	r3, r7, #8
 80072ee:	4618      	mov	r0, r3
 80072f0:	f001 fa41 	bl	8008776 <chTMObjectInit>
  i = TM_CALIBRATION_LOOP;
 80072f4:	2304      	movs	r3, #4
 80072f6:	627b      	str	r3, [r7, #36]	; 0x24
  do {
    chTMStartMeasurementX(&tm);
 80072f8:	f107 0308 	add.w	r3, r7, #8
 80072fc:	4618      	mov	r0, r3
 80072fe:	f001 fa57 	bl	80087b0 <chTMStartMeasurementX>
    chTMStopMeasurementX(&tm);
 8007302:	f107 0308 	add.w	r3, r7, #8
 8007306:	4618      	mov	r0, r3
 8007308:	f001 fa62 	bl	80087d0 <chTMStopMeasurementX>
    i--;
 800730c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800730e:	3b01      	subs	r3, #1
 8007310:	627b      	str	r3, [r7, #36]	; 0x24
  } while (i > 0U);
 8007312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007314:	2b00      	cmp	r3, #0
 8007316:	d1ef      	bne.n	80072f8 <__tm_calibration_object_init+0x1c>
  tcp->offset = tm.best;
 8007318:	68ba      	ldr	r2, [r7, #8]
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	601a      	str	r2, [r3, #0]
}
 800731e:	bf00      	nop
 8007320:	3728      	adds	r7, #40	; 0x28
 8007322:	46bd      	mov	sp, r7
 8007324:	bd80      	pop	{r7, pc}

08007326 <chSysUnlock>:
static inline void chSysUnlock(void) {
 8007326:	b480      	push	{r7}
 8007328:	b083      	sub	sp, #12
 800732a:	af00      	add	r7, sp, #0
 800732c:	2300      	movs	r3, #0
 800732e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	f383 8811 	msr	BASEPRI, r3
}
 8007336:	bf00      	nop
}
 8007338:	bf00      	nop
}
 800733a:	bf00      	nop
 800733c:	370c      	adds	r7, #12
 800733e:	46bd      	mov	sp, r7
 8007340:	bc80      	pop	{r7}
 8007342:	4770      	bx	lr

08007344 <__oslib_init>:
/**
 * @brief   Initialization of all library modules.
 *
 * @notapi
 */
static inline void __oslib_init(void) {
 8007344:	b580      	push	{r7, lr}
 8007346:	af00      	add	r7, sp, #0

#if CH_CFG_USE_MEMCORE == TRUE
  __core_init();
 8007348:	f001 faee 	bl	8008928 <__core_init>
#endif
#if CH_CFG_USE_HEAP == TRUE
  __heap_init();
 800734c:	f001 fb82 	bl	8008a54 <__heap_init>
#endif
#if CH_CFG_USE_FACTORY == TRUE
  __factory_init();
 8007350:	f001 fbda 	bl	8008b08 <__factory_init>
#endif
}
 8007354:	bf00      	nop
 8007356:	bd80      	pop	{r7, pc}

08007358 <chSysInit>:
 *          interrupts are enabled.
 * @post    the system is in @p ch_sys_running state.
 *
 * @special
 */
void chSysInit(void) {
 8007358:	b580      	push	{r7, lr}
 800735a:	b082      	sub	sp, #8
 800735c:	af00      	add	r7, sp, #0
  unsigned i;

  /* System object initialization.*/
  ch_system.state = ch_sys_initializing;
 800735e:	4b12      	ldr	r3, [pc, #72]	; (80073a8 <chSysInit+0x50>)
 8007360:	2201      	movs	r2, #1
 8007362:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < (unsigned)PORT_CORES_NUMBER; i++) {
 8007364:	2300      	movs	r3, #0
 8007366:	607b      	str	r3, [r7, #4]
 8007368:	e008      	b.n	800737c <chSysInit+0x24>
    ch_system.instances[i] = NULL;
 800736a:	4a0f      	ldr	r2, [pc, #60]	; (80073a8 <chSysInit+0x50>)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	009b      	lsls	r3, r3, #2
 8007370:	4413      	add	r3, r2
 8007372:	2200      	movs	r2, #0
 8007374:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < (unsigned)PORT_CORES_NUMBER; i++) {
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	3301      	adds	r3, #1
 800737a:	607b      	str	r3, [r7, #4]
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2b00      	cmp	r3, #0
 8007380:	d0f3      	beq.n	800736a <chSysInit+0x12>
  }

#if CH_CFG_USE_TM == TRUE
  /* Time Measurement calibration.*/
  __tm_calibration_object_init(&ch_system.tmc);
 8007382:	480a      	ldr	r0, [pc, #40]	; (80073ac <chSysInit+0x54>)
 8007384:	f7ff ffaa 	bl	80072dc <__tm_calibration_object_init>

  /* User system initialization hook.*/
  CH_CFG_SYSTEM_INIT_HOOK();

  /* OS library modules.*/
  __oslib_init();
 8007388:	f7ff ffdc 	bl	8007344 <__oslib_init>

  /* Initializing default OS instance.*/
  chInstanceObjectInit(&ch0, &ch_core0_cfg);
 800738c:	4908      	ldr	r1, [pc, #32]	; (80073b0 <chSysInit+0x58>)
 800738e:	4809      	ldr	r0, [pc, #36]	; (80073b4 <chSysInit+0x5c>)
 8007390:	f000 ff4e 	bl	8008230 <chInstanceObjectInit>

  /* It is alive now.*/
  ch_system.state = ch_sys_running;
 8007394:	4b04      	ldr	r3, [pc, #16]	; (80073a8 <chSysInit+0x50>)
 8007396:	2202      	movs	r2, #2
 8007398:	701a      	strb	r2, [r3, #0]
  chSysUnlock();
 800739a:	f7ff ffc4 	bl	8007326 <chSysUnlock>
}
 800739e:	bf00      	nop
 80073a0:	3708      	adds	r7, #8
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bd80      	pop	{r7, pc}
 80073a6:	bf00      	nop
 80073a8:	24000b44 	.word	0x24000b44
 80073ac:	24000b4c 	.word	0x24000b4c
 80073b0:	0800fc04 	.word	0x0800fc04
 80073b4:	24000b50 	.word	0x24000b50

080073b8 <chSysHalt>:
 *
 * @param[in] reason        pointer to an error string
 *
 * @special
 */
void chSysHalt(const char *reason) {
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b082      	sub	sp, #8
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 80073c0:	b672      	cpsid	i
}
 80073c2:	bf00      	nop
 *          the priority mask to level 0.
 */
__STATIC_FORCEINLINE void port_disable(void) {

  __disable_irq();
}
 80073c4:	bf00      	nop

  port_disable();

  /* Logging the event.*/
  __trace_halt(reason);
 80073c6:	6878      	ldr	r0, [r7, #4]
 80073c8:	f000 f9a6 	bl	8007718 <__trace_halt>

  /* Pointing to the passed message.*/
  currcore->dbg.panic_msg = reason;
 80073cc:	4a03      	ldr	r2, [pc, #12]	; (80073dc <chSysHalt+0x24>)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
     via some inter-core messaging or other means.*/
  PORT_SYSTEM_HALT_HOOK();
#endif

  /* Entering the halted state.*/
  ch_system.state = ch_sys_halted;
 80073d4:	4b02      	ldr	r3, [pc, #8]	; (80073e0 <chSysHalt+0x28>)
 80073d6:	2203      	movs	r2, #3
 80073d8:	701a      	strb	r2, [r3, #0]

  /* Harmless infinite loop.*/
  while (true) {
 80073da:	e7fe      	b.n	80073da <chSysHalt+0x22>
 80073dc:	24000b50 	.word	0x24000b50
 80073e0:	24000b44 	.word	0x24000b44

080073e4 <chSysTimerHandlerI>:
 *          and, together with the @p CH_CFG_TIME_QUANTUM macro, the round robin
 *          interval.
 *
 * @iclass
 */
void chSysTimerHandlerI(void) {
 80073e4:	b580      	push	{r7, lr}
 80073e6:	af00      	add	r7, sp, #0
  }
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  currtp->time++;
#endif
  chVTDoTickI();
 80073e8:	f000 fc1a 	bl	8007c20 <chVTDoTickI>
  CH_CFG_SYSTEM_TICK_HOOK();
}
 80073ec:	bf00      	nop
 80073ee:	bd80      	pop	{r7, pc}

080073f0 <chSysIsCounterWithinX>:
 * @retval true         current time within the specified time window.
 * @retval false        current time not within the specified time window.
 *
 * @xclass
 */
bool chSysIsCounterWithinX(rtcnt_t cnt, rtcnt_t start, rtcnt_t end) {
 80073f0:	b480      	push	{r7}
 80073f2:	b085      	sub	sp, #20
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	60f8      	str	r0, [r7, #12]
 80073f8:	60b9      	str	r1, [r7, #8]
 80073fa:	607a      	str	r2, [r7, #4]

  return (bool)(((rtcnt_t)cnt - (rtcnt_t)start) <
 80073fc:	68fa      	ldr	r2, [r7, #12]
 80073fe:	68bb      	ldr	r3, [r7, #8]
 8007400:	1ad2      	subs	r2, r2, r3
                ((rtcnt_t)end - (rtcnt_t)start));
 8007402:	6879      	ldr	r1, [r7, #4]
 8007404:	68bb      	ldr	r3, [r7, #8]
 8007406:	1acb      	subs	r3, r1, r3
  return (bool)(((rtcnt_t)cnt - (rtcnt_t)start) <
 8007408:	429a      	cmp	r2, r3
 800740a:	bf34      	ite	cc
 800740c:	2301      	movcc	r3, #1
 800740e:	2300      	movcs	r3, #0
 8007410:	b2db      	uxtb	r3, r3
}
 8007412:	4618      	mov	r0, r3
 8007414:	3714      	adds	r7, #20
 8007416:	46bd      	mov	sp, r7
 8007418:	bc80      	pop	{r7}
 800741a:	4770      	bx	lr

0800741c <chSysPolledDelayX>:
 *
 * @param[in] cycles    number of cycles
 *
 * @xclass
 */
void chSysPolledDelayX(rtcnt_t cycles) {
 800741c:	b580      	push	{r7, lr}
 800741e:	b084      	sub	sp, #16
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
 *
 * @return              The realtime counter value.
 */
__STATIC_FORCEINLINE rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 8007424:	4b0b      	ldr	r3, [pc, #44]	; (8007454 <chSysPolledDelayX+0x38>)
 8007426:	685b      	ldr	r3, [r3, #4]
  rtcnt_t start = chSysGetRealtimeCounterX();
 8007428:	60fb      	str	r3, [r7, #12]
  rtcnt_t end  = start + cycles;
 800742a:	68fa      	ldr	r2, [r7, #12]
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	4413      	add	r3, r2
 8007430:	60bb      	str	r3, [r7, #8]

  while (chSysIsCounterWithinX(chSysGetRealtimeCounterX(), start, end)) {
 8007432:	bf00      	nop
 8007434:	4b07      	ldr	r3, [pc, #28]	; (8007454 <chSysPolledDelayX+0x38>)
 8007436:	685b      	ldr	r3, [r3, #4]
 8007438:	68ba      	ldr	r2, [r7, #8]
 800743a:	68f9      	ldr	r1, [r7, #12]
 800743c:	4618      	mov	r0, r3
 800743e:	f7ff ffd7 	bl	80073f0 <chSysIsCounterWithinX>
 8007442:	4603      	mov	r3, r0
 8007444:	2b00      	cmp	r3, #0
 8007446:	d1f5      	bne.n	8007434 <chSysPolledDelayX+0x18>
  }
}
 8007448:	bf00      	nop
 800744a:	bf00      	nop
 800744c:	3710      	adds	r7, #16
 800744e:	46bd      	mov	sp, r7
 8007450:	bd80      	pop	{r7, pc}
 8007452:	bf00      	nop
 8007454:	e0001000 	.word	0xe0001000

08007458 <chRFCUCollectFaultsI>:
/**
 * @brief   Adds fault flags to the current mask.
 *
 * @param[in] mask      fault flags to be added
 */
void chRFCUCollectFaultsI(rfcu_mask_t mask) {
 8007458:	b480      	push	{r7}
 800745a:	b083      	sub	sp, #12
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]

#if CH_CFG_SMP_MODE == FALSE
  currcore->rfcu.mask |= mask;
 8007460:	4b05      	ldr	r3, [pc, #20]	; (8007478 <chRFCUCollectFaultsI+0x20>)
 8007462:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	4313      	orrs	r3, r2
 8007468:	4a03      	ldr	r2, [pc, #12]	; (8007478 <chRFCUCollectFaultsI+0x20>)
 800746a:	6353      	str	r3, [r2, #52]	; 0x34
#else
  ch_system.rfcu.mask |= mask;
#endif

  CH_CFG_RUNTIME_FAULTS_HOOK(mask);
}
 800746c:	bf00      	nop
 800746e:	370c      	adds	r7, #12
 8007470:	46bd      	mov	sp, r7
 8007472:	bc80      	pop	{r7}
 8007474:	4770      	bx	lr
 8007476:	bf00      	nop
 8007478:	24000b50 	.word	0x24000b50

0800747c <port_timer_get_time>:
 *
 * @return              The system time.
 *
 * @notapi
 */
static inline systime_t port_timer_get_time(void) {
 800747c:	b580      	push	{r7, lr}
 800747e:	af00      	add	r7, sp, #0

  return stGetCounter();
 8007480:	f7f9 ff25 	bl	80012ce <stGetCounter>
 8007484:	4603      	mov	r3, r0
}
 8007486:	4618      	mov	r0, r3
 8007488:	bd80      	pop	{r7, pc}

0800748a <chVTGetSystemTimeX>:
 *
 * @return              The system time in ticks.
 *
 * @xclass
 */
static inline systime_t chVTGetSystemTimeX(void) {
 800748a:	b580      	push	{r7, lr}
 800748c:	af00      	add	r7, sp, #0

#if CH_CFG_ST_TIMEDELTA == 0
  return currcore->vtlist.systime;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  return port_timer_get_time();
 800748e:	f7ff fff5 	bl	800747c <port_timer_get_time>
 8007492:	4603      	mov	r3, r0
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8007494:	4618      	mov	r0, r3
 8007496:	bd80      	pop	{r7, pc}

08007498 <trace_next>:
/**
 * @brief   Writes a time stamp and increases the trace buffer pointer.
 *
 * @notapi
 */
NOINLINE static void trace_next(os_instance_t *oip) {
 8007498:	b590      	push	{r4, r7, lr}
 800749a:	b083      	sub	sp, #12
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]

  oip->trace_buffer.ptr->time    = chVTGetSystemTimeX();
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 80074a6:	f7ff fff0 	bl	800748a <chVTGetSystemTimeX>
 80074aa:	4603      	mov	r3, r0
 80074ac:	6063      	str	r3, [r4, #4]
 80074ae:	4b12      	ldr	r3, [pc, #72]	; (80074f8 <trace_next+0x60>)
 80074b0:	685b      	ldr	r3, [r3, #4]
#if PORT_SUPPORTS_RT == TRUE
  oip->trace_buffer.ptr->rtstamp = chSysGetRealtimeCounterX();
 80074b2:	687a      	ldr	r2, [r7, #4]
 80074b4:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 80074b8:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 80074bc:	6813      	ldr	r3, [r2, #0]
 80074be:	f361 231f 	bfi	r3, r1, #8, #24
 80074c2:	6013      	str	r3, [r2, #0]
#endif

  /* Trace hook, useful in order to interface debug tools.*/
  CH_CFG_TRACE_HOOK(oip->trace_buffer.ptr);

  if (++oip->trace_buffer.ptr >= &oip->trace_buffer.buffer[CH_DBG_TRACE_BUFFER_SIZE]) {
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80074ca:	f103 0210 	add.w	r2, r3, #16
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	f503 6309 	add.w	r3, r3, #2192	; 0x890
 80074e0:	429a      	cmp	r2, r3
 80074e2:	d305      	bcc.n	80074f0 <trace_next+0x58>
    oip->trace_buffer.ptr = &oip->trace_buffer.buffer[0];
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	f103 0290 	add.w	r2, r3, #144	; 0x90
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  }
}
 80074f0:	bf00      	nop
 80074f2:	370c      	adds	r7, #12
 80074f4:	46bd      	mov	sp, r7
 80074f6:	bd90      	pop	{r4, r7, pc}
 80074f8:	e0001000 	.word	0xe0001000

080074fc <__trace_object_init>:
 *
 * @param[out] tbp      pointer to the @p trace_buffer_t structure
 *
 * @notapi
 */
void __trace_object_init(trace_buffer_t *tbp) {
 80074fc:	b480      	push	{r7}
 80074fe:	b085      	sub	sp, #20
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
  unsigned i;

  tbp->suspended = (uint16_t)~CH_DBG_TRACE_MASK;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800750a:	801a      	strh	r2, [r3, #0]
  tbp->size      = CH_DBG_TRACE_BUFFER_SIZE;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2280      	movs	r2, #128	; 0x80
 8007510:	805a      	strh	r2, [r3, #2]
  tbp->ptr       = &tbp->buffer[0];
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	f103 0208 	add.w	r2, r3, #8
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 800751c:	2300      	movs	r3, #0
 800751e:	60fb      	str	r3, [r7, #12]
 8007520:	e00c      	b.n	800753c <__trace_object_init+0x40>
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 8007522:	687a      	ldr	r2, [r7, #4]
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	011b      	lsls	r3, r3, #4
 8007528:	4413      	add	r3, r2
 800752a:	f103 0208 	add.w	r2, r3, #8
 800752e:	7813      	ldrb	r3, [r2, #0]
 8007530:	f36f 0302 	bfc	r3, #0, #3
 8007534:	7013      	strb	r3, [r2, #0]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	3301      	adds	r3, #1
 800753a:	60fb      	str	r3, [r7, #12]
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	2b7f      	cmp	r3, #127	; 0x7f
 8007540:	d9ef      	bls.n	8007522 <__trace_object_init+0x26>
  }
}
 8007542:	bf00      	nop
 8007544:	bf00      	nop
 8007546:	3714      	adds	r7, #20
 8007548:	46bd      	mov	sp, r7
 800754a:	bc80      	pop	{r7}
 800754c:	4770      	bx	lr
	...

08007550 <__trace_ready>:
 * @param[in] tp        the thread that just become ready
 * @param[in] msg       the thread ready message
 *
 * @notapi
 */
void __trace_ready(thread_t *tp, msg_t msg) {
 8007550:	b580      	push	{r7, lr}
 8007552:	b084      	sub	sp, #16
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
 8007558:	6039      	str	r1, [r7, #0]
  os_instance_t *oip = currcore;
 800755a:	4b18      	ldr	r3, [pc, #96]	; (80075bc <__trace_ready+0x6c>)
 800755c:	60fb      	str	r3, [r7, #12]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_READY) == 0U) {
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8007564:	f003 0301 	and.w	r3, r3, #1
 8007568:	2b00      	cmp	r3, #0
 800756a:	d122      	bne.n	80075b2 <__trace_ready+0x62>
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007572:	7813      	ldrb	r3, [r2, #0]
 8007574:	2101      	movs	r1, #1
 8007576:	f361 0302 	bfi	r3, r1, #0, #3
 800757a:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = (uint8_t)tp->state;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	f893 1024 	ldrb.w	r1, [r3, #36]	; 0x24
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007588:	460b      	mov	r3, r1
 800758a:	f003 031f 	and.w	r3, r3, #31
 800758e:	b2d9      	uxtb	r1, r3
 8007590:	7813      	ldrb	r3, [r2, #0]
 8007592:	f361 03c7 	bfi	r3, r1, #3, #5
 8007596:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.rdy.tp    = tp;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800759e:	687a      	ldr	r2, [r7, #4]
 80075a0:	609a      	str	r2, [r3, #8]
    oip->trace_buffer.ptr->u.rdy.msg   = msg;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80075a8:	683a      	ldr	r2, [r7, #0]
 80075aa:	60da      	str	r2, [r3, #12]
    trace_next(oip);
 80075ac:	68f8      	ldr	r0, [r7, #12]
 80075ae:	f7ff ff73 	bl	8007498 <trace_next>
  }
}
 80075b2:	bf00      	nop
 80075b4:	3710      	adds	r7, #16
 80075b6:	46bd      	mov	sp, r7
 80075b8:	bd80      	pop	{r7, pc}
 80075ba:	bf00      	nop
 80075bc:	24000b50 	.word	0x24000b50

080075c0 <__trace_switch>:
 * @param[in] ntp       the thread being switched in
 * @param[in] otp       the thread being switched out
 *
 * @notapi
 */
void __trace_switch(thread_t *ntp, thread_t *otp) {
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b084      	sub	sp, #16
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
 80075c8:	6039      	str	r1, [r7, #0]
  os_instance_t *oip = currcore;
 80075ca:	4b18      	ldr	r3, [pc, #96]	; (800762c <__trace_switch+0x6c>)
 80075cc:	60fb      	str	r3, [r7, #12]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_SWITCH) == 0U) {
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80075d4:	f003 0302 	and.w	r3, r3, #2
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d123      	bne.n	8007624 <__trace_switch+0x64>
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80075e2:	7813      	ldrb	r3, [r2, #0]
 80075e4:	2102      	movs	r1, #2
 80075e6:	f361 0302 	bfi	r3, r1, #0, #3
 80075ea:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = (uint8_t)otp->state;
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	f893 1024 	ldrb.w	r1, [r3, #36]	; 0x24
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80075f8:	460b      	mov	r3, r1
 80075fa:	f003 031f 	and.w	r3, r3, #31
 80075fe:	b2d9      	uxtb	r1, r3
 8007600:	7813      	ldrb	r3, [r2, #0]
 8007602:	f361 03c7 	bfi	r3, r1, #3, #5
 8007606:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.sw.ntp    = ntp;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800760e:	687a      	ldr	r2, [r7, #4]
 8007610:	609a      	str	r2, [r3, #8]
    oip->trace_buffer.ptr->u.sw.wtobjp = otp->u.wtobjp;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007618:	683a      	ldr	r2, [r7, #0]
 800761a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800761c:	60da      	str	r2, [r3, #12]
    trace_next(oip);
 800761e:	68f8      	ldr	r0, [r7, #12]
 8007620:	f7ff ff3a 	bl	8007498 <trace_next>
  }
}
 8007624:	bf00      	nop
 8007626:	3710      	adds	r7, #16
 8007628:	46bd      	mov	sp, r7
 800762a:	bd80      	pop	{r7, pc}
 800762c:	24000b50 	.word	0x24000b50

08007630 <__trace_isr_enter>:
 *
 * @param[in] isr       name of the isr
 *
 * @notapi
 */
void __trace_isr_enter(const char *isr) {
 8007630:	b580      	push	{r7, lr}
 8007632:	b086      	sub	sp, #24
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
  os_instance_t *oip = currcore;
 8007638:	4b19      	ldr	r3, [pc, #100]	; (80076a0 <__trace_isr_enter+0x70>)
 800763a:	617b      	str	r3, [r7, #20]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 800763c:	697b      	ldr	r3, [r7, #20]
 800763e:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8007642:	f003 0304 	and.w	r3, r3, #4
 8007646:	2b00      	cmp	r3, #0
 8007648:	d126      	bne.n	8007698 <__trace_isr_enter+0x68>
 800764a:	2330      	movs	r3, #48	; 0x30
 800764c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	f383 8811 	msr	BASEPRI, r3
}
 8007654:	bf00      	nop
}
 8007656:	bf00      	nop
}
 8007658:	bf00      	nop
    port_lock_from_isr();
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_ENTER;
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007660:	7813      	ldrb	r3, [r2, #0]
 8007662:	2103      	movs	r1, #3
 8007664:	f361 0302 	bfi	r3, r1, #0, #3
 8007668:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = 0U;
 800766a:	697b      	ldr	r3, [r7, #20]
 800766c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007670:	7813      	ldrb	r3, [r2, #0]
 8007672:	f36f 03c7 	bfc	r3, #3, #5
 8007676:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800767e:	687a      	ldr	r2, [r7, #4]
 8007680:	609a      	str	r2, [r3, #8]
    trace_next(oip);
 8007682:	6978      	ldr	r0, [r7, #20]
 8007684:	f7ff ff08 	bl	8007498 <trace_next>
 8007688:	2300      	movs	r3, #0
 800768a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800768c:	693b      	ldr	r3, [r7, #16]
 800768e:	f383 8811 	msr	BASEPRI, r3
}
 8007692:	bf00      	nop
}
 8007694:	bf00      	nop
}
 8007696:	bf00      	nop
    port_unlock_from_isr();
  }
}
 8007698:	bf00      	nop
 800769a:	3718      	adds	r7, #24
 800769c:	46bd      	mov	sp, r7
 800769e:	bd80      	pop	{r7, pc}
 80076a0:	24000b50 	.word	0x24000b50

080076a4 <__trace_isr_leave>:
 *
 * @param[in] isr       name of the isr
 *
 * @notapi
 */
void __trace_isr_leave(const char *isr) {
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b086      	sub	sp, #24
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
  os_instance_t *oip = currcore;
 80076ac:	4b19      	ldr	r3, [pc, #100]	; (8007714 <__trace_isr_leave+0x70>)
 80076ae:	617b      	str	r3, [r7, #20]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 80076b0:	697b      	ldr	r3, [r7, #20]
 80076b2:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80076b6:	f003 0304 	and.w	r3, r3, #4
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d126      	bne.n	800770c <__trace_isr_leave+0x68>
 80076be:	2330      	movs	r3, #48	; 0x30
 80076c0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	f383 8811 	msr	BASEPRI, r3
}
 80076c8:	bf00      	nop
}
 80076ca:	bf00      	nop
}
 80076cc:	bf00      	nop
    port_lock_from_isr();
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_LEAVE;
 80076ce:	697b      	ldr	r3, [r7, #20]
 80076d0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80076d4:	7813      	ldrb	r3, [r2, #0]
 80076d6:	2104      	movs	r1, #4
 80076d8:	f361 0302 	bfi	r3, r1, #0, #3
 80076dc:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = 0U;
 80076de:	697b      	ldr	r3, [r7, #20]
 80076e0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80076e4:	7813      	ldrb	r3, [r2, #0]
 80076e6:	f36f 03c7 	bfc	r3, #3, #5
 80076ea:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 80076ec:	697b      	ldr	r3, [r7, #20]
 80076ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80076f2:	687a      	ldr	r2, [r7, #4]
 80076f4:	609a      	str	r2, [r3, #8]
    trace_next(oip);
 80076f6:	6978      	ldr	r0, [r7, #20]
 80076f8:	f7ff fece 	bl	8007498 <trace_next>
 80076fc:	2300      	movs	r3, #0
 80076fe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007700:	693b      	ldr	r3, [r7, #16]
 8007702:	f383 8811 	msr	BASEPRI, r3
}
 8007706:	bf00      	nop
}
 8007708:	bf00      	nop
}
 800770a:	bf00      	nop
    port_unlock_from_isr();
  }
}
 800770c:	bf00      	nop
 800770e:	3718      	adds	r7, #24
 8007710:	46bd      	mov	sp, r7
 8007712:	bd80      	pop	{r7, pc}
 8007714:	24000b50 	.word	0x24000b50

08007718 <__trace_halt>:
 *
 * @param[in] reason    the halt error string
 *
 * @notapi
 */
void __trace_halt(const char *reason) {
 8007718:	b580      	push	{r7, lr}
 800771a:	b084      	sub	sp, #16
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
  os_instance_t *oip = currcore;
 8007720:	4b11      	ldr	r3, [pc, #68]	; (8007768 <__trace_halt+0x50>)
 8007722:	60fb      	str	r3, [r7, #12]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_HALT) == 0U) {
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 800772a:	f003 0308 	and.w	r3, r3, #8
 800772e:	2b00      	cmp	r3, #0
 8007730:	d116      	bne.n	8007760 <__trace_halt+0x48>
    oip->trace_buffer.ptr->type          = CH_TRACE_TYPE_HALT;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007738:	7813      	ldrb	r3, [r2, #0]
 800773a:	2105      	movs	r1, #5
 800773c:	f361 0302 	bfi	r3, r1, #0, #3
 8007740:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state         = 0;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007748:	7813      	ldrb	r3, [r2, #0]
 800774a:	f36f 03c7 	bfc	r3, #3, #5
 800774e:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.halt.reason = reason;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007756:	687a      	ldr	r2, [r7, #4]
 8007758:	609a      	str	r2, [r3, #8]
    trace_next(oip);
 800775a:	68f8      	ldr	r0, [r7, #12]
 800775c:	f7ff fe9c 	bl	8007498 <trace_next>
  }
}
 8007760:	bf00      	nop
 8007762:	3710      	adds	r7, #16
 8007764:	46bd      	mov	sp, r7
 8007766:	bd80      	pop	{r7, pc}
 8007768:	24000b50 	.word	0x24000b50

0800776c <chTimeAddX>:
 * @return              The new system time.
 *
 * @xclass
 */
static inline systime_t chTimeAddX(systime_t systime,
                                   sysinterval_t interval) {
 800776c:	b480      	push	{r7}
 800776e:	b083      	sub	sp, #12
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
 8007774:	6039      	str	r1, [r7, #0]

#if CH_CFG_ST_RESOLUTION != CH_CFG_INTERVALS_SIZE
  chDbgCheck(interval <= (sysinterval_t)TIME_MAX_SYSTIME);
#endif

  return systime + (systime_t)interval;
 8007776:	687a      	ldr	r2, [r7, #4]
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	4413      	add	r3, r2
}
 800777c:	4618      	mov	r0, r3
 800777e:	370c      	adds	r7, #12
 8007780:	46bd      	mov	sp, r7
 8007782:	bc80      	pop	{r7}
 8007784:	4770      	bx	lr

08007786 <chTimeDiffX>:
 * @param[in] end       second system time
 * @return              The interval representing the time difference.
 *
 * @xclass
 */
static inline sysinterval_t chTimeDiffX(systime_t start, systime_t end) {
 8007786:	b480      	push	{r7}
 8007788:	b083      	sub	sp, #12
 800778a:	af00      	add	r7, sp, #0
 800778c:	6078      	str	r0, [r7, #4]
 800778e:	6039      	str	r1, [r7, #0]

  /*lint -save -e9033 [10.8] This cast is required by the operation, it is
    known that the destination type can be wider.*/
  return (sysinterval_t)((systime_t)(end - start));
 8007790:	683a      	ldr	r2, [r7, #0]
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	1ad3      	subs	r3, r2, r3
  /*lint -restore*/
}
 8007796:	4618      	mov	r0, r3
 8007798:	370c      	adds	r7, #12
 800779a:	46bd      	mov	sp, r7
 800779c:	bc80      	pop	{r7}
 800779e:	4770      	bx	lr

080077a0 <ch_dlist_isempty>:
 * @param[in] dlhp      pointer to the delta list header
 * @return              The status of the delta list.
 *
 * @notapi
 */
static inline bool ch_dlist_isempty(ch_delta_list_t *dlhp) {
 80077a0:	b480      	push	{r7}
 80077a2:	b083      	sub	sp, #12
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]

  return (bool)(dlhp == dlhp->next);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	687a      	ldr	r2, [r7, #4]
 80077ae:	429a      	cmp	r2, r3
 80077b0:	bf0c      	ite	eq
 80077b2:	2301      	moveq	r3, #1
 80077b4:	2300      	movne	r3, #0
 80077b6:	b2db      	uxtb	r3, r3
}
 80077b8:	4618      	mov	r0, r3
 80077ba:	370c      	adds	r7, #12
 80077bc:	46bd      	mov	sp, r7
 80077be:	bc80      	pop	{r7}
 80077c0:	4770      	bx	lr

080077c2 <ch_dlist_isfirst>:
 * @param[in] dlp       pointer to the delta list element
 *
 * @notapi
 */
static inline bool ch_dlist_isfirst(ch_delta_list_t *dlhp,
                                    ch_delta_list_t *dlp) {
 80077c2:	b480      	push	{r7}
 80077c4:	b083      	sub	sp, #12
 80077c6:	af00      	add	r7, sp, #0
 80077c8:	6078      	str	r0, [r7, #4]
 80077ca:	6039      	str	r1, [r7, #0]

  return (bool)(dlhp->next == dlp);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	683a      	ldr	r2, [r7, #0]
 80077d2:	429a      	cmp	r2, r3
 80077d4:	bf0c      	ite	eq
 80077d6:	2301      	moveq	r3, #1
 80077d8:	2300      	movne	r3, #0
 80077da:	b2db      	uxtb	r3, r3
}
 80077dc:	4618      	mov	r0, r3
 80077de:	370c      	adds	r7, #12
 80077e0:	46bd      	mov	sp, r7
 80077e2:	bc80      	pop	{r7}
 80077e4:	4770      	bx	lr

080077e6 <ch_dlist_insert_after>:
 *
 * @notapi
 */
static inline void ch_dlist_insert_after(ch_delta_list_t *dlhp,
                                         ch_delta_list_t *dlp,
                                         sysinterval_t delta) {
 80077e6:	b480      	push	{r7}
 80077e8:	b085      	sub	sp, #20
 80077ea:	af00      	add	r7, sp, #0
 80077ec:	60f8      	str	r0, [r7, #12]
 80077ee:	60b9      	str	r1, [r7, #8]
 80077f0:	607a      	str	r2, [r7, #4]

  dlp->delta      = delta;
 80077f2:	68bb      	ldr	r3, [r7, #8]
 80077f4:	687a      	ldr	r2, [r7, #4]
 80077f6:	609a      	str	r2, [r3, #8]
  dlp->prev       = dlhp;
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	68fa      	ldr	r2, [r7, #12]
 80077fc:	605a      	str	r2, [r3, #4]
  dlp->next       = dlp->prev->next;
 80077fe:	68bb      	ldr	r3, [r7, #8]
 8007800:	685b      	ldr	r3, [r3, #4]
 8007802:	681a      	ldr	r2, [r3, #0]
 8007804:	68bb      	ldr	r3, [r7, #8]
 8007806:	601a      	str	r2, [r3, #0]
  dlp->next->prev = dlp;
 8007808:	68bb      	ldr	r3, [r7, #8]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	68ba      	ldr	r2, [r7, #8]
 800780e:	605a      	str	r2, [r3, #4]
  dlhp->next      = dlp;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	68ba      	ldr	r2, [r7, #8]
 8007814:	601a      	str	r2, [r3, #0]
}
 8007816:	bf00      	nop
 8007818:	3714      	adds	r7, #20
 800781a:	46bd      	mov	sp, r7
 800781c:	bc80      	pop	{r7}
 800781e:	4770      	bx	lr

08007820 <ch_dlist_insert_before>:
 *
 * @notapi
 */
static inline void ch_dlist_insert_before(ch_delta_list_t *dlhp,
                                          ch_delta_list_t *dlp,
                                          sysinterval_t delta) {
 8007820:	b480      	push	{r7}
 8007822:	b085      	sub	sp, #20
 8007824:	af00      	add	r7, sp, #0
 8007826:	60f8      	str	r0, [r7, #12]
 8007828:	60b9      	str	r1, [r7, #8]
 800782a:	607a      	str	r2, [r7, #4]

  dlp->delta      = delta;
 800782c:	68bb      	ldr	r3, [r7, #8]
 800782e:	687a      	ldr	r2, [r7, #4]
 8007830:	609a      	str	r2, [r3, #8]
  dlp->next       = dlhp;
 8007832:	68bb      	ldr	r3, [r7, #8]
 8007834:	68fa      	ldr	r2, [r7, #12]
 8007836:	601a      	str	r2, [r3, #0]
  dlp->prev       = dlp->next->prev;
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	685a      	ldr	r2, [r3, #4]
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	605a      	str	r2, [r3, #4]
  dlp->prev->next = dlp;
 8007842:	68bb      	ldr	r3, [r7, #8]
 8007844:	685b      	ldr	r3, [r3, #4]
 8007846:	68ba      	ldr	r2, [r7, #8]
 8007848:	601a      	str	r2, [r3, #0]
  dlhp->prev      = dlp;
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	68ba      	ldr	r2, [r7, #8]
 800784e:	605a      	str	r2, [r3, #4]
}
 8007850:	bf00      	nop
 8007852:	3714      	adds	r7, #20
 8007854:	46bd      	mov	sp, r7
 8007856:	bc80      	pop	{r7}
 8007858:	4770      	bx	lr

0800785a <ch_dlist_insert>:
 *
 * @notapi
 */
static inline void ch_dlist_insert(ch_delta_list_t *dlhp,
                                   ch_delta_list_t *dlep,
                                   sysinterval_t delta) {
 800785a:	b580      	push	{r7, lr}
 800785c:	b086      	sub	sp, #24
 800785e:	af00      	add	r7, sp, #0
 8007860:	60f8      	str	r0, [r7, #12]
 8007862:	60b9      	str	r1, [r7, #8]
 8007864:	607a      	str	r2, [r7, #4]
  ch_delta_list_t *dlp;

  /* The delta list is scanned in order to find the correct position for
     this element. */
  dlp = dlhp->next;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	617b      	str	r3, [r7, #20]
  while (likely(dlp->delta < delta)) {
 800786c:	e007      	b.n	800787e <ch_dlist_insert+0x24>
    /* Debug assert if the element is already in the list.*/
    chDbgAssert(dlp != dlep, "element already in list");

    delta -= dlp->delta;
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	689b      	ldr	r3, [r3, #8]
 8007872:	687a      	ldr	r2, [r7, #4]
 8007874:	1ad3      	subs	r3, r2, r3
 8007876:	607b      	str	r3, [r7, #4]
    dlp = dlp->next;
 8007878:	697b      	ldr	r3, [r7, #20]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	617b      	str	r3, [r7, #20]
  while (likely(dlp->delta < delta)) {
 800787e:	697b      	ldr	r3, [r7, #20]
 8007880:	689b      	ldr	r3, [r3, #8]
 8007882:	687a      	ldr	r2, [r7, #4]
 8007884:	429a      	cmp	r2, r3
 8007886:	bf8c      	ite	hi
 8007888:	2301      	movhi	r3, #1
 800788a:	2300      	movls	r3, #0
 800788c:	b2db      	uxtb	r3, r3
 800788e:	2b00      	cmp	r3, #0
 8007890:	d1ed      	bne.n	800786e <ch_dlist_insert+0x14>
  }

  /* The timer is inserted in the delta list.*/
  ch_dlist_insert_before(dlp, dlep, delta);
 8007892:	687a      	ldr	r2, [r7, #4]
 8007894:	68b9      	ldr	r1, [r7, #8]
 8007896:	6978      	ldr	r0, [r7, #20]
 8007898:	f7ff ffc2 	bl	8007820 <ch_dlist_insert_before>

  /* Adjusting delta for the following element.*/
  dlp->delta -= delta;
 800789c:	697b      	ldr	r3, [r7, #20]
 800789e:	689a      	ldr	r2, [r3, #8]
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	1ad2      	subs	r2, r2, r3
 80078a4:	697b      	ldr	r3, [r7, #20]
 80078a6:	609a      	str	r2, [r3, #8]

  /* Special case when the inserted element is in last position in the list,
     the value in the header must be restored, just doing it is faster than
     checking then doing.*/
  dlhp->delta = (sysinterval_t)-1;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	f04f 32ff 	mov.w	r2, #4294967295
 80078ae:	609a      	str	r2, [r3, #8]
}
 80078b0:	bf00      	nop
 80078b2:	3718      	adds	r7, #24
 80078b4:	46bd      	mov	sp, r7
 80078b6:	bd80      	pop	{r7, pc}

080078b8 <ch_dlist_remove_first>:
 *
 * @param[in] dlhp      pointer to the delta list header
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_remove_first(ch_delta_list_t *dlhp) {
 80078b8:	b480      	push	{r7}
 80078ba:	b085      	sub	sp, #20
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
  ch_delta_list_t *dlp = dlhp->next;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	60fb      	str	r3, [r7, #12]

  dlhp->next       = dlp->next;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	681a      	ldr	r2, [r3, #0]
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	601a      	str	r2, [r3, #0]
  dlhp->next->prev = dlhp;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	687a      	ldr	r2, [r7, #4]
 80078d4:	605a      	str	r2, [r3, #4]

  return dlp;
 80078d6:	68fb      	ldr	r3, [r7, #12]
}
 80078d8:	4618      	mov	r0, r3
 80078da:	3714      	adds	r7, #20
 80078dc:	46bd      	mov	sp, r7
 80078de:	bc80      	pop	{r7}
 80078e0:	4770      	bx	lr

080078e2 <ch_dlist_dequeue>:
 *
 * @param[in] dlp       pointer to the delta list element
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_dequeue(ch_delta_list_t *dlp) {
 80078e2:	b480      	push	{r7}
 80078e4:	b083      	sub	sp, #12
 80078e6:	af00      	add	r7, sp, #0
 80078e8:	6078      	str	r0, [r7, #4]

  dlp->prev->next = dlp->next;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	685b      	ldr	r3, [r3, #4]
 80078ee:	687a      	ldr	r2, [r7, #4]
 80078f0:	6812      	ldr	r2, [r2, #0]
 80078f2:	601a      	str	r2, [r3, #0]
  dlp->next->prev = dlp->prev;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	687a      	ldr	r2, [r7, #4]
 80078fa:	6852      	ldr	r2, [r2, #4]
 80078fc:	605a      	str	r2, [r3, #4]

  return dlp;
 80078fe:	687b      	ldr	r3, [r7, #4]
}
 8007900:	4618      	mov	r0, r3
 8007902:	370c      	adds	r7, #12
 8007904:	46bd      	mov	sp, r7
 8007906:	bc80      	pop	{r7}
 8007908:	4770      	bx	lr

0800790a <port_timer_start_alarm>:
static inline void port_timer_start_alarm(systime_t time) {
 800790a:	b580      	push	{r7, lr}
 800790c:	b082      	sub	sp, #8
 800790e:	af00      	add	r7, sp, #0
 8007910:	6078      	str	r0, [r7, #4]
  stStartAlarm(time);
 8007912:	6878      	ldr	r0, [r7, #4]
 8007914:	f7f9 fce2 	bl	80012dc <stStartAlarm>
}
 8007918:	bf00      	nop
 800791a:	3708      	adds	r7, #8
 800791c:	46bd      	mov	sp, r7
 800791e:	bd80      	pop	{r7, pc}

08007920 <port_timer_stop_alarm>:
static inline void port_timer_stop_alarm(void) {
 8007920:	b580      	push	{r7, lr}
 8007922:	af00      	add	r7, sp, #0
  stStopAlarm();
 8007924:	f7f9 fce5 	bl	80012f2 <stStopAlarm>
}
 8007928:	bf00      	nop
 800792a:	bd80      	pop	{r7, pc}

0800792c <port_timer_set_alarm>:
static inline void port_timer_set_alarm(systime_t time) {
 800792c:	b580      	push	{r7, lr}
 800792e:	b082      	sub	sp, #8
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
  stSetAlarm(time);
 8007934:	6878      	ldr	r0, [r7, #4]
 8007936:	f7f9 fce2 	bl	80012fe <stSetAlarm>
}
 800793a:	bf00      	nop
 800793c:	3708      	adds	r7, #8
 800793e:	46bd      	mov	sp, r7
 8007940:	bd80      	pop	{r7, pc}

08007942 <port_timer_get_time>:
static inline systime_t port_timer_get_time(void) {
 8007942:	b580      	push	{r7, lr}
 8007944:	af00      	add	r7, sp, #0
  return stGetCounter();
 8007946:	f7f9 fcc2 	bl	80012ce <stGetCounter>
 800794a:	4603      	mov	r3, r0
}
 800794c:	4618      	mov	r0, r3
 800794e:	bd80      	pop	{r7, pc}

08007950 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8007950:	b480      	push	{r7}
 8007952:	b083      	sub	sp, #12
 8007954:	af00      	add	r7, sp, #0
 8007956:	2330      	movs	r3, #48	; 0x30
 8007958:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	f383 8811 	msr	BASEPRI, r3
}
 8007960:	bf00      	nop
}
 8007962:	bf00      	nop
}
 8007964:	bf00      	nop
}
 8007966:	bf00      	nop
 8007968:	370c      	adds	r7, #12
 800796a:	46bd      	mov	sp, r7
 800796c:	bc80      	pop	{r7}
 800796e:	4770      	bx	lr

08007970 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8007970:	b480      	push	{r7}
 8007972:	b083      	sub	sp, #12
 8007974:	af00      	add	r7, sp, #0
 8007976:	2300      	movs	r3, #0
 8007978:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	f383 8811 	msr	BASEPRI, r3
}
 8007980:	bf00      	nop
}
 8007982:	bf00      	nop
}
 8007984:	bf00      	nop
}
 8007986:	bf00      	nop
 8007988:	370c      	adds	r7, #12
 800798a:	46bd      	mov	sp, r7
 800798c:	bc80      	pop	{r7}
 800798e:	4770      	bx	lr

08007990 <chVTGetSystemTimeX>:
static inline systime_t chVTGetSystemTimeX(void) {
 8007990:	b580      	push	{r7, lr}
 8007992:	af00      	add	r7, sp, #0
  return port_timer_get_time();
 8007994:	f7ff ffd5 	bl	8007942 <port_timer_get_time>
 8007998:	4603      	mov	r3, r0
}
 800799a:	4618      	mov	r0, r3
 800799c:	bd80      	pop	{r7, pc}

0800799e <vt_set_alarm>:
 *          in order to compensate for the event.
 *
 * @param[in] now       last known system time
 * @param[in] delay     delay over @p now
 */
static void vt_set_alarm(systime_t now, sysinterval_t delay) {
 800799e:	b580      	push	{r7, lr}
 80079a0:	b086      	sub	sp, #24
 80079a2:	af00      	add	r7, sp, #0
 80079a4:	6078      	str	r0, [r7, #4]
 80079a6:	6039      	str	r1, [r7, #0]
  sysinterval_t currdelta;

  /* Initial delta is what is configured statically.*/
  currdelta = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 80079a8:	2302      	movs	r3, #2
 80079aa:	617b      	str	r3, [r7, #20]

  if (delay < currdelta) {
 80079ac:	683a      	ldr	r2, [r7, #0]
 80079ae:	697b      	ldr	r3, [r7, #20]
 80079b0:	429a      	cmp	r2, r3
 80079b2:	d201      	bcs.n	80079b8 <vt_set_alarm+0x1a>
    /* We need to avoid that the system time goes past the alarm we are
       going to set before the alarm is actually set.*/
    delay = currdelta;
 80079b4:	697b      	ldr	r3, [r7, #20]
 80079b6:	603b      	str	r3, [r7, #0]
  while (true) {
    sysinterval_t nowdelta;
    systime_t newnow;

    /* Setting up the alarm on the next deadline.*/
    port_timer_set_alarm(chTimeAddX(now, delay));
 80079b8:	6839      	ldr	r1, [r7, #0]
 80079ba:	6878      	ldr	r0, [r7, #4]
 80079bc:	f7ff fed6 	bl	800776c <chTimeAddX>
 80079c0:	4603      	mov	r3, r0
 80079c2:	4618      	mov	r0, r3
 80079c4:	f7ff ffb2 	bl	800792c <port_timer_set_alarm>
       current time skipped past the calculated deadline.
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
 80079c8:	f7ff ffe2 	bl	8007990 <chVTGetSystemTimeX>
 80079cc:	6138      	str	r0, [r7, #16]
    nowdelta = chTimeDiffX(now, newnow);
 80079ce:	6939      	ldr	r1, [r7, #16]
 80079d0:	6878      	ldr	r0, [r7, #4]
 80079d2:	f7ff fed8 	bl	8007786 <chTimeDiffX>
 80079d6:	60f8      	str	r0, [r7, #12]
    if (likely(nowdelta < delay)) {
 80079d8:	68fa      	ldr	r2, [r7, #12]
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	429a      	cmp	r2, r3
 80079de:	bf34      	ite	cc
 80079e0:	2301      	movcc	r3, #1
 80079e2:	2300      	movcs	r3, #0
 80079e4:	b2db      	uxtb	r3, r3
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d107      	bne.n	80079fa <vt_set_alarm+0x5c>
      break;
    }

    /* Trying again with a more relaxed minimum delta.*/
    currdelta += (sysinterval_t)1;
 80079ea:	697b      	ldr	r3, [r7, #20]
 80079ec:	3301      	adds	r3, #1
 80079ee:	617b      	str	r3, [r7, #20]

    /* Current time becomes the new "base" time.*/
    now = newnow;
 80079f0:	693b      	ldr	r3, [r7, #16]
 80079f2:	607b      	str	r3, [r7, #4]
    delay = currdelta;
 80079f4:	697b      	ldr	r3, [r7, #20]
 80079f6:	603b      	str	r3, [r7, #0]
  while (true) {
 80079f8:	e7de      	b.n	80079b8 <vt_set_alarm+0x1a>
      break;
 80079fa:	bf00      	nop
  }

#if !defined(CH_VT_RFCU_DISABLED)
  /* Checking if a skip occurred.*/
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	2b02      	cmp	r3, #2
 8007a00:	d902      	bls.n	8007a08 <vt_set_alarm+0x6a>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8007a02:	2001      	movs	r0, #1
 8007a04:	f7ff fd28 	bl	8007458 <chRFCUCollectFaultsI>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 8007a08:	bf00      	nop
 8007a0a:	3718      	adds	r7, #24
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	bd80      	pop	{r7, pc}

08007a10 <vt_insert_first>:
 * @note    This is the special case when the delta list is initially empty.
 */
static void vt_insert_first(virtual_timers_list_t *vtlp,
                            virtual_timer_t *vtp,
                            systime_t now,
                            sysinterval_t delay) {
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b086      	sub	sp, #24
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	60f8      	str	r0, [r7, #12]
 8007a18:	60b9      	str	r1, [r7, #8]
 8007a1a:	607a      	str	r2, [r7, #4]
 8007a1c:	603b      	str	r3, [r7, #0]
  sysinterval_t currdelta;

  /* The delta list is empty, the current time becomes the new
     delta list base time, the timer is inserted.*/
  vtlp->lasttime = now;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	687a      	ldr	r2, [r7, #4]
 8007a22:	60da      	str	r2, [r3, #12]
  ch_dlist_insert_after(&vtlp->dlist, &vtp->dlist, delay);
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	68b9      	ldr	r1, [r7, #8]
 8007a28:	683a      	ldr	r2, [r7, #0]
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	f7ff fedb 	bl	80077e6 <ch_dlist_insert_after>

  /* Initial delta is what is configured statically.*/
  currdelta = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 8007a30:	2302      	movs	r3, #2
 8007a32:	617b      	str	r3, [r7, #20]

  /* If the requested delay is lower than the minimum safe delta then it
     is raised to the minimum safe value.*/
  if (delay < currdelta) {
 8007a34:	683a      	ldr	r2, [r7, #0]
 8007a36:	697b      	ldr	r3, [r7, #20]
 8007a38:	429a      	cmp	r2, r3
 8007a3a:	d201      	bcs.n	8007a40 <vt_insert_first+0x30>
    /* We need to avoid that the system time goes past the alarm we are
       going to set before the alarm is actually set.*/
    delay = currdelta;
 8007a3c:	697b      	ldr	r3, [r7, #20]
 8007a3e:	603b      	str	r3, [r7, #0]
  }
#endif

  /* Being the first element inserted in the list the alarm timer
     is started.*/
  port_timer_start_alarm(chTimeAddX(vtlp->lasttime, delay));
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	68db      	ldr	r3, [r3, #12]
 8007a44:	6839      	ldr	r1, [r7, #0]
 8007a46:	4618      	mov	r0, r3
 8007a48:	f7ff fe90 	bl	800776c <chTimeAddX>
 8007a4c:	4603      	mov	r3, r0
 8007a4e:	4618      	mov	r0, r3
 8007a50:	f7ff ff5b 	bl	800790a <port_timer_start_alarm>
       current time skipped past the calculated deadline.
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
 8007a54:	f7ff ff9c 	bl	8007990 <chVTGetSystemTimeX>
 8007a58:	6138      	str	r0, [r7, #16]
    if (likely(chTimeDiffX(now, newnow) < delay)) {
 8007a5a:	6939      	ldr	r1, [r7, #16]
 8007a5c:	6878      	ldr	r0, [r7, #4]
 8007a5e:	f7ff fe92 	bl	8007786 <chTimeDiffX>
 8007a62:	4602      	mov	r2, r0
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	4293      	cmp	r3, r2
 8007a68:	bf8c      	ite	hi
 8007a6a:	2301      	movhi	r3, #1
 8007a6c:	2300      	movls	r3, #0
 8007a6e:	b2db      	uxtb	r3, r3
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d10f      	bne.n	8007a94 <vt_insert_first+0x84>
      break;
    }

    /* Trying again with a more relaxed minimum delta.*/
    currdelta += (sysinterval_t)1;
 8007a74:	697b      	ldr	r3, [r7, #20]
 8007a76:	3301      	adds	r3, #1
 8007a78:	617b      	str	r3, [r7, #20]

    /* Setting up the alarm on the next deadline.*/
    port_timer_set_alarm(chTimeAddX(now, currdelta));
 8007a7a:	6979      	ldr	r1, [r7, #20]
 8007a7c:	6878      	ldr	r0, [r7, #4]
 8007a7e:	f7ff fe75 	bl	800776c <chTimeAddX>
 8007a82:	4603      	mov	r3, r0
 8007a84:	4618      	mov	r0, r3
 8007a86:	f7ff ff51 	bl	800792c <port_timer_set_alarm>

    /* Current time becomes the new "base" time.*/
    now = newnow;
 8007a8a:	693b      	ldr	r3, [r7, #16]
 8007a8c:	607b      	str	r3, [r7, #4]
    delay = currdelta;
 8007a8e:	697b      	ldr	r3, [r7, #20]
 8007a90:	603b      	str	r3, [r7, #0]
  while (true) {
 8007a92:	e7df      	b.n	8007a54 <vt_insert_first+0x44>
      break;
 8007a94:	bf00      	nop
  }

#if !defined(CH_VT_RFCU_DISABLED)
  /* Checking if a skip occurred.*/
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 8007a96:	697b      	ldr	r3, [r7, #20]
 8007a98:	2b02      	cmp	r3, #2
 8007a9a:	d902      	bls.n	8007aa2 <vt_insert_first+0x92>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8007a9c:	2001      	movs	r0, #1
 8007a9e:	f7ff fcdb 	bl	8007458 <chRFCUCollectFaultsI>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 8007aa2:	bf00      	nop
 8007aa4:	3718      	adds	r7, #24
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	bd80      	pop	{r7, pc}

08007aaa <vt_enqueue>:
/**
 * @brief   Enqueues a virtual timer in a virtual timers list.
 */
static void vt_enqueue(virtual_timers_list_t *vtlp,
                       virtual_timer_t *vtp,
                       sysinterval_t delay) {
 8007aaa:	b580      	push	{r7, lr}
 8007aac:	b088      	sub	sp, #32
 8007aae:	af00      	add	r7, sp, #0
 8007ab0:	60f8      	str	r0, [r7, #12]
 8007ab2:	60b9      	str	r1, [r7, #8]
 8007ab4:	607a      	str	r2, [r7, #4]
  sysinterval_t delta;

#if CH_CFG_ST_TIMEDELTA > 0
  {
    sysinterval_t nowdelta;
    systime_t now = chVTGetSystemTimeX();
 8007ab6:	f7ff ff6b 	bl	8007990 <chVTGetSystemTimeX>
 8007aba:	61b8      	str	r0, [r7, #24]

    /* Special case where the timers list is empty.*/
    if (ch_dlist_isempty(&vtlp->dlist)) {
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	4618      	mov	r0, r3
 8007ac0:	f7ff fe6e 	bl	80077a0 <ch_dlist_isempty>
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d006      	beq.n	8007ad8 <vt_enqueue+0x2e>

      vt_insert_first(vtlp, vtp, now, delay);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	69ba      	ldr	r2, [r7, #24]
 8007ace:	68b9      	ldr	r1, [r7, #8]
 8007ad0:	68f8      	ldr	r0, [r7, #12]
 8007ad2:	f7ff ff9d 	bl	8007a10 <vt_insert_first>

      return;
 8007ad6:	e020      	b.n	8007b1a <vt_enqueue+0x70>
    }

    /* Delay as delta from 'lasttime'. Note, it can overflow and the value
       becomes lower than 'deltanow'.*/
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	68db      	ldr	r3, [r3, #12]
 8007adc:	69b9      	ldr	r1, [r7, #24]
 8007ade:	4618      	mov	r0, r3
 8007ae0:	f7ff fe51 	bl	8007786 <chTimeDiffX>
 8007ae4:	6178      	str	r0, [r7, #20]
    delta    = nowdelta + delay;
 8007ae6:	697a      	ldr	r2, [r7, #20]
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	4413      	add	r3, r2
 8007aec:	61fb      	str	r3, [r7, #28]

    /* Scenario where a very large delay exceeded the numeric range, the
       delta is shortened to make it fit the numeric range, the timer
       will be triggered "deltanow" cycles earlier.*/
    if (delta < nowdelta) {
 8007aee:	69fa      	ldr	r2, [r7, #28]
 8007af0:	697b      	ldr	r3, [r7, #20]
 8007af2:	429a      	cmp	r2, r3
 8007af4:	d201      	bcs.n	8007afa <vt_enqueue+0x50>
      delta = delay;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	61fb      	str	r3, [r7, #28]
    }

    /* Checking if this timer would become the first in the delta list, this
       requires changing the current alarm setting.*/
    if (delta < vtlp->dlist.next->delta) {
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	689b      	ldr	r3, [r3, #8]
 8007b00:	69fa      	ldr	r2, [r7, #28]
 8007b02:	429a      	cmp	r2, r3
 8007b04:	d203      	bcs.n	8007b0e <vt_enqueue+0x64>

      vt_set_alarm(now, delay);
 8007b06:	6879      	ldr	r1, [r7, #4]
 8007b08:	69b8      	ldr	r0, [r7, #24]
 8007b0a:	f7ff ff48 	bl	800799e <vt_set_alarm>

  /* Delta is initially equal to the specified delay.*/
  delta = delay;
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	68b9      	ldr	r1, [r7, #8]
 8007b12:	69fa      	ldr	r2, [r7, #28]
 8007b14:	4618      	mov	r0, r3
 8007b16:	f7ff fea0 	bl	800785a <ch_dlist_insert>
}
 8007b1a:	3720      	adds	r7, #32
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	bd80      	pop	{r7, pc}

08007b20 <chVTDoSetI>:
 *                      function
 *
 * @iclass
 */
void chVTDoSetI(virtual_timer_t *vtp, sysinterval_t delay,
                vtfunc_t vtfunc, void *par) {
 8007b20:	b580      	push	{r7, lr}
 8007b22:	b086      	sub	sp, #24
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	60f8      	str	r0, [r7, #12]
 8007b28:	60b9      	str	r1, [r7, #8]
 8007b2a:	607a      	str	r2, [r7, #4]
 8007b2c:	603b      	str	r3, [r7, #0]
  virtual_timers_list_t *vtlp = &currcore->vtlist;
 8007b2e:	4b0a      	ldr	r3, [pc, #40]	; (8007b58 <chVTDoSetI+0x38>)
 8007b30:	617b      	str	r3, [r7, #20]

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  /* Timer initialization.*/
  vtp->par     = par;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	683a      	ldr	r2, [r7, #0]
 8007b36:	611a      	str	r2, [r3, #16]
  vtp->func    = vtfunc;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	687a      	ldr	r2, [r7, #4]
 8007b3c:	60da      	str	r2, [r3, #12]
  vtp->reload  = (sysinterval_t)0;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	2200      	movs	r2, #0
 8007b42:	615a      	str	r2, [r3, #20]

  /* Inserting the timer in the delta list.*/
  vt_enqueue(vtlp, vtp, delay);
 8007b44:	68ba      	ldr	r2, [r7, #8]
 8007b46:	68f9      	ldr	r1, [r7, #12]
 8007b48:	6978      	ldr	r0, [r7, #20]
 8007b4a:	f7ff ffae 	bl	8007aaa <vt_enqueue>
}
 8007b4e:	bf00      	nop
 8007b50:	3718      	adds	r7, #24
 8007b52:	46bd      	mov	sp, r7
 8007b54:	bd80      	pop	{r7, pc}
 8007b56:	bf00      	nop
 8007b58:	24000b60 	.word	0x24000b60

08007b5c <chVTDoResetI>:
 *
 * @param[in] vtp       pointer to a @p virtual_timer_t structure
 *
 * @iclass
 */
void chVTDoResetI(virtual_timer_t *vtp) {
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b086      	sub	sp, #24
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
  virtual_timers_list_t *vtlp = &currcore->vtlist;
 8007b64:	4b2d      	ldr	r3, [pc, #180]	; (8007c1c <chVTDoResetI+0xc0>)
 8007b66:	617b      	str	r3, [r7, #20]
  systime_t now;
  sysinterval_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (!ch_dlist_isfirst(&vtlp->dlist, &vtp->dlist)) {
 8007b68:	697b      	ldr	r3, [r7, #20]
 8007b6a:	687a      	ldr	r2, [r7, #4]
 8007b6c:	4611      	mov	r1, r2
 8007b6e:	4618      	mov	r0, r3
 8007b70:	f7ff fe27 	bl	80077c2 <ch_dlist_isfirst>
 8007b74:	4603      	mov	r3, r0
 8007b76:	f083 0301 	eor.w	r3, r3, #1
 8007b7a:	b2db      	uxtb	r3, r3
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d014      	beq.n	8007baa <chVTDoResetI+0x4e>

    /* Removing the element from the delta list.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	4618      	mov	r0, r3
 8007b84:	f7ff fead 	bl	80078e2 <ch_dlist_dequeue>

    /* Adding delta to the next element, if it is not the last one.*/
    vtp->dlist.next->delta += vtp->dlist.delta;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	6899      	ldr	r1, [r3, #8]
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	689a      	ldr	r2, [r3, #8]
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	440a      	add	r2, r1
 8007b98:	609a      	str	r2, [r3, #8]

    /* Marking timer as not armed.*/
    vtp->dlist.next = NULL;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	601a      	str	r2, [r3, #0]

    /* Special case when the removed element from the last position in the list,
       the value in the header must be restored, just doing it is faster than
       checking then doing.*/
    vtlp->dlist.delta = (sysinterval_t)-1;
 8007ba0:	697b      	ldr	r3, [r7, #20]
 8007ba2:	f04f 32ff 	mov.w	r2, #4294967295
 8007ba6:	609a      	str	r2, [r3, #8]

    return;
 8007ba8:	e035      	b.n	8007c16 <chVTDoResetI+0xba>
  }

  /* Removing the first timer from the list, marking it as not armed.*/
  ch_dlist_remove_first(&vtlp->dlist);
 8007baa:	697b      	ldr	r3, [r7, #20]
 8007bac:	4618      	mov	r0, r3
 8007bae:	f7ff fe83 	bl	80078b8 <ch_dlist_remove_first>
  vtp->dlist.next = NULL;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	601a      	str	r2, [r3, #0]

  /* If the list become empty then the alarm timer is stopped and done.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8007bb8:	697b      	ldr	r3, [r7, #20]
 8007bba:	4618      	mov	r0, r3
 8007bbc:	f7ff fdf0 	bl	80077a0 <ch_dlist_isempty>
 8007bc0:	4603      	mov	r3, r0
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d002      	beq.n	8007bcc <chVTDoResetI+0x70>

    port_timer_stop_alarm();
 8007bc6:	f7ff feab 	bl	8007920 <port_timer_stop_alarm>

    return;
 8007bca:	e024      	b.n	8007c16 <chVTDoResetI+0xba>
  }

  /* The delta of the removed timer is added to the new first timer.*/
  vtlp->dlist.next->delta += vtp->dlist.delta;
 8007bcc:	697b      	ldr	r3, [r7, #20]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	6899      	ldr	r1, [r3, #8]
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	689a      	ldr	r2, [r3, #8]
 8007bd6:	697b      	ldr	r3, [r7, #20]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	440a      	add	r2, r1
 8007bdc:	609a      	str	r2, [r3, #8]

  /* Distance in ticks between the last alarm event and current time.*/
  now = chVTGetSystemTimeX();
 8007bde:	f7ff fed7 	bl	8007990 <chVTGetSystemTimeX>
 8007be2:	6138      	str	r0, [r7, #16]
  nowdelta = chTimeDiffX(vtlp->lasttime, now);
 8007be4:	697b      	ldr	r3, [r7, #20]
 8007be6:	68db      	ldr	r3, [r3, #12]
 8007be8:	6939      	ldr	r1, [r7, #16]
 8007bea:	4618      	mov	r0, r3
 8007bec:	f7ff fdcb 	bl	8007786 <chTimeDiffX>
 8007bf0:	60f8      	str	r0, [r7, #12]

  /* If the current time surpassed the time of the next element in list
     then the event interrupt is already pending, just return.*/
  if (nowdelta >= vtlp->dlist.next->delta) {
 8007bf2:	697b      	ldr	r3, [r7, #20]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	689b      	ldr	r3, [r3, #8]
 8007bf8:	68fa      	ldr	r2, [r7, #12]
 8007bfa:	429a      	cmp	r2, r3
 8007bfc:	d20a      	bcs.n	8007c14 <chVTDoResetI+0xb8>
    return;
  }

  /* Distance from the next scheduled event and now.*/
  delta = vtlp->dlist.next->delta - nowdelta;
 8007bfe:	697b      	ldr	r3, [r7, #20]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	689a      	ldr	r2, [r3, #8]
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	1ad3      	subs	r3, r2, r3
 8007c08:	60bb      	str	r3, [r7, #8]

  /* Setting up the alarm.*/
  vt_set_alarm(now, delta);
 8007c0a:	68b9      	ldr	r1, [r7, #8]
 8007c0c:	6938      	ldr	r0, [r7, #16]
 8007c0e:	f7ff fec6 	bl	800799e <vt_set_alarm>
 8007c12:	e000      	b.n	8007c16 <chVTDoResetI+0xba>
    return;
 8007c14:	bf00      	nop
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8007c16:	3718      	adds	r7, #24
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	bd80      	pop	{r7, pc}
 8007c1c:	24000b60 	.word	0x24000b60

08007c20 <chVTDoTickI>:
 *          to acquire the lock if needed. This is done in order to reduce
 *          interrupts jitter when many timers are in use.
 *
 * @iclass
 */
void chVTDoTickI(void) {
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b088      	sub	sp, #32
 8007c24:	af00      	add	r7, sp, #0
  virtual_timers_list_t *vtlp = &currcore->vtlist;
 8007c26:	4b4d      	ldr	r3, [pc, #308]	; (8007d5c <chVTDoTickI+0x13c>)
 8007c28:	617b      	str	r3, [r7, #20]
     than the interval between "now" and "lasttime".*/
  while (true) {
    systime_t lasttime;

    /* First timer in the delta list.*/
    vtp = (virtual_timer_t *)vtlp->dlist.next;
 8007c2a:	697b      	ldr	r3, [r7, #20]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	613b      	str	r3, [r7, #16]

    /* Delta between current time and last execution time.*/
    now = chVTGetSystemTimeX();
 8007c30:	f7ff feae 	bl	8007990 <chVTGetSystemTimeX>
 8007c34:	60f8      	str	r0, [r7, #12]
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 8007c36:	697b      	ldr	r3, [r7, #20]
 8007c38:	68db      	ldr	r3, [r3, #12]
 8007c3a:	68f9      	ldr	r1, [r7, #12]
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	f7ff fda2 	bl	8007786 <chTimeDiffX>
 8007c42:	60b8      	str	r0, [r7, #8]

    /* Loop break condition.
       Note that the list scan is limited by the delta list header having
       "vtlp->dlist.delta == (sysinterval_t)-1" which is greater than all
       deltas*/
    if (nowdelta < vtp->dlist.delta) {
 8007c44:	693b      	ldr	r3, [r7, #16]
 8007c46:	689b      	ldr	r3, [r3, #8]
 8007c48:	68ba      	ldr	r2, [r7, #8]
 8007c4a:	429a      	cmp	r2, r3
 8007c4c:	d366      	bcc.n	8007d1c <chVTDoTickI+0xfc>
      break;
    }

    /* Last time deadline is updated to the next timer's time.*/
    lasttime = chTimeAddX(vtlp->lasttime, vtp->dlist.delta);
 8007c4e:	697b      	ldr	r3, [r7, #20]
 8007c50:	68da      	ldr	r2, [r3, #12]
 8007c52:	693b      	ldr	r3, [r7, #16]
 8007c54:	689b      	ldr	r3, [r3, #8]
 8007c56:	4619      	mov	r1, r3
 8007c58:	4610      	mov	r0, r2
 8007c5a:	f7ff fd87 	bl	800776c <chTimeAddX>
 8007c5e:	6078      	str	r0, [r7, #4]
    vtlp->lasttime = lasttime;
 8007c60:	697b      	ldr	r3, [r7, #20]
 8007c62:	687a      	ldr	r2, [r7, #4]
 8007c64:	60da      	str	r2, [r3, #12]

    /* Removing the timer from the list, marking it as not armed.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
 8007c66:	693b      	ldr	r3, [r7, #16]
 8007c68:	4618      	mov	r0, r3
 8007c6a:	f7ff fe3a 	bl	80078e2 <ch_dlist_dequeue>
    vtp->dlist.next = NULL;
 8007c6e:	693b      	ldr	r3, [r7, #16]
 8007c70:	2200      	movs	r2, #0
 8007c72:	601a      	str	r2, [r3, #0]

    /* If the list becomes empty then the alarm is disabled.*/
    if (ch_dlist_isempty(&vtlp->dlist)) {
 8007c74:	697b      	ldr	r3, [r7, #20]
 8007c76:	4618      	mov	r0, r3
 8007c78:	f7ff fd92 	bl	80077a0 <ch_dlist_isempty>
 8007c7c:	4603      	mov	r3, r0
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d001      	beq.n	8007c86 <chVTDoTickI+0x66>
      port_timer_stop_alarm();
 8007c82:	f7ff fe4d 	bl	8007920 <port_timer_stop_alarm>
    }

    /* The callback is invoked outside the kernel critical section, it
       is re-entered on the callback return. Note that "lasttime" can be
       modified within the callback if some timer function is called.*/
    chSysUnlockFromISR();
 8007c86:	f7ff fe73 	bl	8007970 <chSysUnlockFromISR>

    vtp->func(vtp, vtp->par);
 8007c8a:	693b      	ldr	r3, [r7, #16]
 8007c8c:	68db      	ldr	r3, [r3, #12]
 8007c8e:	693a      	ldr	r2, [r7, #16]
 8007c90:	6912      	ldr	r2, [r2, #16]
 8007c92:	4611      	mov	r1, r2
 8007c94:	6938      	ldr	r0, [r7, #16]
 8007c96:	4798      	blx	r3

    chSysLockFromISR();
 8007c98:	f7ff fe5a 	bl	8007950 <chSysLockFromISR>

    /* If a reload is defined the timer needs to be restarted.*/
    if (unlikely(vtp->reload > (sysinterval_t)0)) {
 8007c9c:	693b      	ldr	r3, [r7, #16]
 8007c9e:	695b      	ldr	r3, [r3, #20]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	bf14      	ite	ne
 8007ca4:	2301      	movne	r3, #1
 8007ca6:	2300      	moveq	r3, #0
 8007ca8:	b2db      	uxtb	r3, r3
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d0bd      	beq.n	8007c2a <chVTDoTickI+0xa>
      sysinterval_t delta, delay;

      /* Refreshing the now delta after spending time in the callback for
         a more accurate detection of too fast reloads.*/
      now = chVTGetSystemTimeX();
 8007cae:	f7ff fe6f 	bl	8007990 <chVTGetSystemTimeX>
 8007cb2:	60f8      	str	r0, [r7, #12]
      nowdelta = chTimeDiffX(lasttime, now);
 8007cb4:	68f9      	ldr	r1, [r7, #12]
 8007cb6:	6878      	ldr	r0, [r7, #4]
 8007cb8:	f7ff fd65 	bl	8007786 <chTimeDiffX>
 8007cbc:	60b8      	str	r0, [r7, #8]

#if !defined(CH_VT_RFCU_DISABLED)
      /* Checking if the required reload is feasible.*/
      if (nowdelta > vtp->reload) {
 8007cbe:	693b      	ldr	r3, [r7, #16]
 8007cc0:	695b      	ldr	r3, [r3, #20]
 8007cc2:	68ba      	ldr	r2, [r7, #8]
 8007cc4:	429a      	cmp	r2, r3
 8007cc6:	d905      	bls.n	8007cd4 <chVTDoTickI+0xb4>
        /* System time is already past the deadline, logging the fault and
           proceeding with a minimum delay.*/

        chDbgAssert(false, "skipped deadline");
        chRFCUCollectFaultsI(CH_RFCU_VT_SKIPPED_DEADLINE);
 8007cc8:	2002      	movs	r0, #2
 8007cca:	f7ff fbc5 	bl	8007458 <chRFCUCollectFaultsI>

        delay = (sysinterval_t)0;
 8007cce:	2300      	movs	r3, #0
 8007cd0:	61bb      	str	r3, [r7, #24]
 8007cd2:	e004      	b.n	8007cde <chVTDoTickI+0xbe>
      }
      else {
        /* Enqueuing the timer again using the calculated delta.*/
        delay = vtp->reload - nowdelta;
 8007cd4:	693b      	ldr	r3, [r7, #16]
 8007cd6:	695a      	ldr	r2, [r3, #20]
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	1ad3      	subs	r3, r2, r3
 8007cdc:	61bb      	str	r3, [r7, #24]
      /* Enqueuing the timer again using the calculated delta.*/
      delay = vtp->reload - nowdelta;
#endif

      /* Special case where the timers list is empty.*/
      if (ch_dlist_isempty(&vtlp->dlist)) {
 8007cde:	697b      	ldr	r3, [r7, #20]
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	f7ff fd5d 	bl	80077a0 <ch_dlist_isempty>
 8007ce6:	4603      	mov	r3, r0
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d006      	beq.n	8007cfa <chVTDoTickI+0xda>

        vt_insert_first(vtlp, vtp, now, delay);
 8007cec:	69bb      	ldr	r3, [r7, #24]
 8007cee:	68fa      	ldr	r2, [r7, #12]
 8007cf0:	6939      	ldr	r1, [r7, #16]
 8007cf2:	6978      	ldr	r0, [r7, #20]
 8007cf4:	f7ff fe8c 	bl	8007a10 <vt_insert_first>

        return;
 8007cf8:	e02c      	b.n	8007d54 <chVTDoTickI+0x134>

      /* Delay as delta from 'lasttime'. Note, it can overflow and the value
         becomes lower than 'nowdelta'. In that case the delta is shortened
         to make it fit the numeric range and the timer will be triggered
         "nowdelta" cycles earlier.*/
      delta = nowdelta + delay;
 8007cfa:	68ba      	ldr	r2, [r7, #8]
 8007cfc:	69bb      	ldr	r3, [r7, #24]
 8007cfe:	4413      	add	r3, r2
 8007d00:	61fb      	str	r3, [r7, #28]
      if (delta < nowdelta) {
 8007d02:	69fa      	ldr	r2, [r7, #28]
 8007d04:	68bb      	ldr	r3, [r7, #8]
 8007d06:	429a      	cmp	r2, r3
 8007d08:	d201      	bcs.n	8007d0e <chVTDoTickI+0xee>
        delta = delay;
 8007d0a:	69bb      	ldr	r3, [r7, #24]
 8007d0c:	61fb      	str	r3, [r7, #28]
      }

      /* Insert into delta list. */
      ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
 8007d0e:	697b      	ldr	r3, [r7, #20]
 8007d10:	6939      	ldr	r1, [r7, #16]
 8007d12:	69fa      	ldr	r2, [r7, #28]
 8007d14:	4618      	mov	r0, r3
 8007d16:	f7ff fda0 	bl	800785a <ch_dlist_insert>
  while (true) {
 8007d1a:	e786      	b.n	8007c2a <chVTDoTickI+0xa>
      break;
 8007d1c:	bf00      	nop
    }
  }

  /* If the list is empty, nothing else to do.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8007d1e:	697b      	ldr	r3, [r7, #20]
 8007d20:	4618      	mov	r0, r3
 8007d22:	f7ff fd3d 	bl	80077a0 <ch_dlist_isempty>
 8007d26:	4603      	mov	r3, r0
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d112      	bne.n	8007d52 <chVTDoTickI+0x132>
    return;
  }

  /* The "unprocessed nowdelta" time slice is added to "last time"
     and subtracted to next timer's delta.*/
  vtlp->lasttime += nowdelta;
 8007d2c:	697b      	ldr	r3, [r7, #20]
 8007d2e:	68da      	ldr	r2, [r3, #12]
 8007d30:	68bb      	ldr	r3, [r7, #8]
 8007d32:	441a      	add	r2, r3
 8007d34:	697b      	ldr	r3, [r7, #20]
 8007d36:	60da      	str	r2, [r3, #12]
  vtp->dlist.delta -= nowdelta;
 8007d38:	693b      	ldr	r3, [r7, #16]
 8007d3a:	689a      	ldr	r2, [r3, #8]
 8007d3c:	68bb      	ldr	r3, [r7, #8]
 8007d3e:	1ad2      	subs	r2, r2, r3
 8007d40:	693b      	ldr	r3, [r7, #16]
 8007d42:	609a      	str	r2, [r3, #8]

  /* Update alarm time to next timer.*/
  vt_set_alarm(now, vtp->dlist.delta);
 8007d44:	693b      	ldr	r3, [r7, #16]
 8007d46:	689b      	ldr	r3, [r3, #8]
 8007d48:	4619      	mov	r1, r3
 8007d4a:	68f8      	ldr	r0, [r7, #12]
 8007d4c:	f7ff fe27 	bl	800799e <vt_set_alarm>
 8007d50:	e000      	b.n	8007d54 <chVTDoTickI+0x134>
    return;
 8007d52:	bf00      	nop
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8007d54:	3720      	adds	r7, #32
 8007d56:	46bd      	mov	sp, r7
 8007d58:	bd80      	pop	{r7, pc}
 8007d5a:	bf00      	nop
 8007d5c:	24000b60 	.word	0x24000b60

08007d60 <ch_queue_dequeue>:
static inline ch_queue_t *ch_queue_dequeue(ch_queue_t *p) {
 8007d60:	b480      	push	{r7}
 8007d62:	b083      	sub	sp, #12
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
  p->prev->next = p->next;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	685b      	ldr	r3, [r3, #4]
 8007d6c:	687a      	ldr	r2, [r7, #4]
 8007d6e:	6812      	ldr	r2, [r2, #0]
 8007d70:	601a      	str	r2, [r3, #0]
  p->next->prev = p->prev;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	687a      	ldr	r2, [r7, #4]
 8007d78:	6852      	ldr	r2, [r2, #4]
 8007d7a:	605a      	str	r2, [r3, #4]
  return p;
 8007d7c:	687b      	ldr	r3, [r7, #4]
}
 8007d7e:	4618      	mov	r0, r3
 8007d80:	370c      	adds	r7, #12
 8007d82:	46bd      	mov	sp, r7
 8007d84:	bc80      	pop	{r7}
 8007d86:	4770      	bx	lr

08007d88 <ch_pqueue_remove_highest>:
static inline ch_priority_queue_t *ch_pqueue_remove_highest(ch_priority_queue_t *pqp) {
 8007d88:	b480      	push	{r7}
 8007d8a:	b085      	sub	sp, #20
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
  ch_priority_queue_t *p = pqp->next;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	60fb      	str	r3, [r7, #12]
  pqp->next       = p->next;
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	681a      	ldr	r2, [r3, #0]
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	601a      	str	r2, [r3, #0]
  pqp->next->prev = pqp;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	687a      	ldr	r2, [r7, #4]
 8007da4:	605a      	str	r2, [r3, #4]
  return p;
 8007da6:	68fb      	ldr	r3, [r7, #12]
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	3714      	adds	r7, #20
 8007dac:	46bd      	mov	sp, r7
 8007dae:	bc80      	pop	{r7}
 8007db0:	4770      	bx	lr

08007db2 <ch_pqueue_insert_behind>:
                                                           ch_priority_queue_t *p) {
 8007db2:	b480      	push	{r7}
 8007db4:	b083      	sub	sp, #12
 8007db6:	af00      	add	r7, sp, #0
 8007db8:	6078      	str	r0, [r7, #4]
 8007dba:	6039      	str	r1, [r7, #0]
    pqp = pqp->next;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	607b      	str	r3, [r7, #4]
  } while (unlikely(pqp->prio >= p->prio));
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	689a      	ldr	r2, [r3, #8]
 8007dc6:	683b      	ldr	r3, [r7, #0]
 8007dc8:	689b      	ldr	r3, [r3, #8]
 8007dca:	429a      	cmp	r2, r3
 8007dcc:	bf2c      	ite	cs
 8007dce:	2301      	movcs	r3, #1
 8007dd0:	2300      	movcc	r3, #0
 8007dd2:	b2db      	uxtb	r3, r3
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d1f1      	bne.n	8007dbc <ch_pqueue_insert_behind+0xa>
  p->next       = pqp;
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	687a      	ldr	r2, [r7, #4]
 8007ddc:	601a      	str	r2, [r3, #0]
  p->prev       = pqp->prev;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	685a      	ldr	r2, [r3, #4]
 8007de2:	683b      	ldr	r3, [r7, #0]
 8007de4:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	685b      	ldr	r3, [r3, #4]
 8007dea:	683a      	ldr	r2, [r7, #0]
 8007dec:	601a      	str	r2, [r3, #0]
  pqp->prev     = p;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	683a      	ldr	r2, [r7, #0]
 8007df2:	605a      	str	r2, [r3, #4]
  return p;
 8007df4:	683b      	ldr	r3, [r7, #0]
}
 8007df6:	4618      	mov	r0, r3
 8007df8:	370c      	adds	r7, #12
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	bc80      	pop	{r7}
 8007dfe:	4770      	bx	lr

08007e00 <ch_pqueue_insert_ahead>:
                                                          ch_priority_queue_t *p) {
 8007e00:	b480      	push	{r7}
 8007e02:	b083      	sub	sp, #12
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
 8007e08:	6039      	str	r1, [r7, #0]
    pqp = pqp->next;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	607b      	str	r3, [r7, #4]
  } while (unlikely(pqp->prio > p->prio));
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	689a      	ldr	r2, [r3, #8]
 8007e14:	683b      	ldr	r3, [r7, #0]
 8007e16:	689b      	ldr	r3, [r3, #8]
 8007e18:	429a      	cmp	r2, r3
 8007e1a:	bf8c      	ite	hi
 8007e1c:	2301      	movhi	r3, #1
 8007e1e:	2300      	movls	r3, #0
 8007e20:	b2db      	uxtb	r3, r3
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d1f1      	bne.n	8007e0a <ch_pqueue_insert_ahead+0xa>
  p->next       = pqp;
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	687a      	ldr	r2, [r7, #4]
 8007e2a:	601a      	str	r2, [r3, #0]
  p->prev       = pqp->prev;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	685a      	ldr	r2, [r3, #4]
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	685b      	ldr	r3, [r3, #4]
 8007e38:	683a      	ldr	r2, [r7, #0]
 8007e3a:	601a      	str	r2, [r3, #0]
  pqp->prev     = p;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	683a      	ldr	r2, [r7, #0]
 8007e40:	605a      	str	r2, [r3, #4]
  return p;
 8007e42:	683b      	ldr	r3, [r7, #0]
}
 8007e44:	4618      	mov	r0, r3
 8007e46:	370c      	adds	r7, #12
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	bc80      	pop	{r7}
 8007e4c:	4770      	bx	lr

08007e4e <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8007e4e:	b480      	push	{r7}
 8007e50:	b083      	sub	sp, #12
 8007e52:	af00      	add	r7, sp, #0
 8007e54:	2330      	movs	r3, #48	; 0x30
 8007e56:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	f383 8811 	msr	BASEPRI, r3
}
 8007e5e:	bf00      	nop
}
 8007e60:	bf00      	nop
}
 8007e62:	bf00      	nop
}
 8007e64:	bf00      	nop
 8007e66:	370c      	adds	r7, #12
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	bc80      	pop	{r7}
 8007e6c:	4770      	bx	lr

08007e6e <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8007e6e:	b480      	push	{r7}
 8007e70:	b083      	sub	sp, #12
 8007e72:	af00      	add	r7, sp, #0
 8007e74:	2300      	movs	r3, #0
 8007e76:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	f383 8811 	msr	BASEPRI, r3
}
 8007e7e:	bf00      	nop
}
 8007e80:	bf00      	nop
}
 8007e82:	bf00      	nop
}
 8007e84:	bf00      	nop
 8007e86:	370c      	adds	r7, #12
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	bc80      	pop	{r7}
 8007e8c:	4770      	bx	lr

08007e8e <chVTIsArmedI>:
 * @param[in] vtp       the @p virtual_timer_t structure pointer
 * @return              true if the timer is armed.
 *
 * @iclass
 */
static inline bool chVTIsArmedI(const virtual_timer_t *vtp) {
 8007e8e:	b480      	push	{r7}
 8007e90:	b083      	sub	sp, #12
 8007e92:	af00      	add	r7, sp, #0
 8007e94:	6078      	str	r0, [r7, #4]

  chDbgCheckClassI();

  return (bool)(vtp->dlist.next != NULL);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	bf14      	ite	ne
 8007e9e:	2301      	movne	r3, #1
 8007ea0:	2300      	moveq	r3, #0
 8007ea2:	b2db      	uxtb	r3, r3
}
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	370c      	adds	r7, #12
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	bc80      	pop	{r7}
 8007eac:	4770      	bx	lr

08007eae <chSemFastSignalI>:
 *
 * @param[in] sp        pointer to a @p semaphore_t structure
 *
 * @iclass
 */
static inline void chSemFastSignalI(semaphore_t *sp) {
 8007eae:	b480      	push	{r7}
 8007eb0:	b083      	sub	sp, #12
 8007eb2:	af00      	add	r7, sp, #0
 8007eb4:	6078      	str	r0, [r7, #4]

  chDbgCheckClassI();

  sp->cnt++;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	689b      	ldr	r3, [r3, #8]
 8007eba:	1c5a      	adds	r2, r3, #1
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	609a      	str	r2, [r3, #8]
}
 8007ec0:	bf00      	nop
 8007ec2:	370c      	adds	r7, #12
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	bc80      	pop	{r7}
 8007ec8:	4770      	bx	lr

08007eca <__sch_ready_behind>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @notapi
 */
static thread_t *__sch_ready_behind(thread_t *tp) {
 8007eca:	b580      	push	{r7, lr}
 8007ecc:	b082      	sub	sp, #8
 8007ece:	af00      	add	r7, sp, #0
 8007ed0:	6078      	str	r0, [r7, #4]
  chDbgAssert((tp->state != CH_STATE_READY) &&
              (tp->state != CH_STATE_FINAL),
              "invalid state");

  /* Tracing the event.*/
  __trace_ready(tp, tp->u.rdymsg);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ed6:	4619      	mov	r1, r3
 8007ed8:	6878      	ldr	r0, [r7, #4]
 8007eda:	f7ff fb39 	bl	8007550 <__trace_ready>

  /* The thread is marked ready.*/
  tp->state = CH_STATE_READY;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Insertion in the priority queue.*/
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	699b      	ldr	r3, [r3, #24]
 8007eea:	461a      	mov	r2, r3
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	4619      	mov	r1, r3
 8007ef0:	4610      	mov	r0, r2
 8007ef2:	f7ff ff5e 	bl	8007db2 <ch_pqueue_insert_behind>
 8007ef6:	4603      	mov	r3, r0
                                           &tp->hdr.pqueue));
}
 8007ef8:	4618      	mov	r0, r3
 8007efa:	3708      	adds	r7, #8
 8007efc:	46bd      	mov	sp, r7
 8007efe:	bd80      	pop	{r7, pc}

08007f00 <__sch_ready_ahead>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @notapi
 */
static thread_t *__sch_ready_ahead(thread_t *tp) {
 8007f00:	b580      	push	{r7, lr}
 8007f02:	b082      	sub	sp, #8
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]
  chDbgAssert((tp->state != CH_STATE_READY) &&
              (tp->state != CH_STATE_FINAL),
              "invalid state");

  /* Tracing the event.*/
  __trace_ready(tp, tp->u.rdymsg);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f0c:	4619      	mov	r1, r3
 8007f0e:	6878      	ldr	r0, [r7, #4]
 8007f10:	f7ff fb1e 	bl	8007550 <__trace_ready>

  /* The thread is marked ready.*/
  tp->state = CH_STATE_READY;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2200      	movs	r2, #0
 8007f18:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Insertion in the priority queue.*/
  return threadref(ch_pqueue_insert_ahead(&tp->owner->rlist.pqueue,
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	699b      	ldr	r3, [r3, #24]
 8007f20:	461a      	mov	r2, r3
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	4619      	mov	r1, r3
 8007f26:	4610      	mov	r0, r2
 8007f28:	f7ff ff6a 	bl	8007e00 <ch_pqueue_insert_ahead>
 8007f2c:	4603      	mov	r3, r0
                                          &tp->hdr.pqueue));
}
 8007f2e:	4618      	mov	r0, r3
 8007f30:	3708      	adds	r7, #8
 8007f32:	46bd      	mov	sp, r7
 8007f34:	bd80      	pop	{r7, pc}
	...

08007f38 <__sch_wakeup>:
}

/*
 * Timeout wakeup callback.
 */
static void __sch_wakeup(virtual_timer_t *vtp, void *p) {
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	b084      	sub	sp, #16
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
 8007f40:	6039      	str	r1, [r7, #0]
  thread_t *tp = threadref(p);
 8007f42:	683b      	ldr	r3, [r7, #0]
 8007f44:	60fb      	str	r3, [r7, #12]

  (void)vtp;

  chSysLockFromISR();
 8007f46:	f7ff ff82 	bl	8007e4e <chSysLockFromISR>
  switch (tp->state) {
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007f50:	2b0c      	cmp	r3, #12
 8007f52:	d82f      	bhi.n	8007fb4 <__sch_wakeup+0x7c>
 8007f54:	a201      	add	r2, pc, #4	; (adr r2, 8007f5c <__sch_wakeup+0x24>)
 8007f56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f5a:	bf00      	nop
 8007f5c:	08007f91 	.word	0x08007f91
 8007f60:	08007fb5 	.word	0x08007fb5
 8007f64:	08007fb5 	.word	0x08007fb5
 8007f68:	08007f97 	.word	0x08007f97
 8007f6c:	08007fab 	.word	0x08007fab
 8007f70:	08007fa1 	.word	0x08007fa1
 8007f74:	08007fb5 	.word	0x08007fb5
 8007f78:	08007fab 	.word	0x08007fab
 8007f7c:	08007fb5 	.word	0x08007fb5
 8007f80:	08007fb5 	.word	0x08007fb5
 8007f84:	08007fb5 	.word	0x08007fb5
 8007f88:	08007fb5 	.word	0x08007fb5
 8007f8c:	08007fab 	.word	0x08007fab
  case CH_STATE_READY:
    /* Handling the special case where the thread has been made ready by
       another thread with higher priority.*/
    chSysUnlockFromISR();
 8007f90:	f7ff ff6d 	bl	8007e6e <chSysUnlockFromISR>
    return;
 8007f94:	e019      	b.n	8007fca <__sch_wakeup+0x92>
  case CH_STATE_SUSPENDED:
    *tp->u.wttrp = NULL;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	601a      	str	r2, [r3, #0]
    break;
 8007f9e:	e00a      	b.n	8007fb6 <__sch_wakeup+0x7e>
#if CH_CFG_USE_SEMAPHORES == TRUE
  case CH_STATE_WTSEM:
    chSemFastSignalI(tp->u.wtsemp);
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	f7ff ff82 	bl	8007eae <chSemFastSignalI>
#endif
#if (CH_CFG_USE_CONDVARS == TRUE) && (CH_CFG_USE_CONDVARS_TIMEOUT == TRUE)
  case CH_STATE_WTCOND:
#endif
    /* States requiring dequeuing.*/
    (void) ch_queue_dequeue(&tp->hdr.queue);
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	4618      	mov	r0, r3
 8007fae:	f7ff fed7 	bl	8007d60 <ch_queue_dequeue>
    break;
 8007fb2:	e000      	b.n	8007fb6 <__sch_wakeup+0x7e>
  default:
    /* Any other state, nothing to do.*/
    break;
 8007fb4:	bf00      	nop
  }

  /* Standard message for timeout conditions.*/
  tp->u.rdymsg = MSG_TIMEOUT;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	f04f 32ff 	mov.w	r2, #4294967295
 8007fbc:	629a      	str	r2, [r3, #40]	; 0x28

  /* Goes behind peers because it went to sleep voluntarily.*/
  (void) __sch_ready_behind(tp);
 8007fbe:	68f8      	ldr	r0, [r7, #12]
 8007fc0:	f7ff ff83 	bl	8007eca <__sch_ready_behind>
  chSysUnlockFromISR();
 8007fc4:	f7ff ff53 	bl	8007e6e <chSysUnlockFromISR>

  return;
 8007fc8:	bf00      	nop
}
 8007fca:	3710      	adds	r7, #16
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	bd80      	pop	{r7, pc}

08007fd0 <chSchReadyI>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @iclass
 */
thread_t *chSchReadyI(thread_t *tp) {
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b082      	sub	sp, #8
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
       the other core.*/
    chSysNotifyInstance(tp->owner);
  }
#endif

  return __sch_ready_behind(tp);
 8007fd8:	6878      	ldr	r0, [r7, #4]
 8007fda:	f7ff ff76 	bl	8007eca <__sch_ready_behind>
 8007fde:	4603      	mov	r3, r0
}
 8007fe0:	4618      	mov	r0, r3
 8007fe2:	3708      	adds	r7, #8
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	bd80      	pop	{r7, pc}

08007fe8 <chSchGoSleepS>:
 *
 * @param[in] newstate  the new thread state
 *
 * @sclass
 */
void chSchGoSleepS(tstate_t newstate) {
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b086      	sub	sp, #24
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	4603      	mov	r3, r0
 8007ff0:	71fb      	strb	r3, [r7, #7]
  os_instance_t *oip = currcore;
 8007ff2:	4b10      	ldr	r3, [pc, #64]	; (8008034 <chSchGoSleepS+0x4c>)
 8007ff4:	613b      	str	r3, [r7, #16]
  thread_t *otp = __instance_get_currthread(oip);
 8007ff6:	693b      	ldr	r3, [r7, #16]
 8007ff8:	68db      	ldr	r3, [r3, #12]
 8007ffa:	60fb      	str	r3, [r7, #12]

  chDbgAssert(otp != chSysGetIdleThreadX(), "sleeping in idle thread");
  chDbgAssert(otp->owner == oip, "invalid core");

  /* New state.*/
  otp->state = newstate;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	79fa      	ldrb	r2, [r7, #7]
 8008000:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
     time quantum when it will wakeup.*/
  otp->ticks = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif

  /* Next thread in ready list becomes current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
 8008004:	693b      	ldr	r3, [r7, #16]
 8008006:	4618      	mov	r0, r3
 8008008:	f7ff febe 	bl	8007d88 <ch_pqueue_remove_highest>
 800800c:	6178      	str	r0, [r7, #20]
  ntp->state = CH_STATE_CURRENT;
 800800e:	697b      	ldr	r3, [r7, #20]
 8008010:	2201      	movs	r2, #1
 8008012:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  __instance_set_currthread(oip, ntp);
 8008016:	693b      	ldr	r3, [r7, #16]
 8008018:	697a      	ldr	r2, [r7, #20]
 800801a:	60da      	str	r2, [r3, #12]
  if (ntp->hdr.pqueue.prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 800801c:	68f9      	ldr	r1, [r7, #12]
 800801e:	6978      	ldr	r0, [r7, #20]
 8008020:	f7ff face 	bl	80075c0 <__trace_switch>
 8008024:	68f9      	ldr	r1, [r7, #12]
 8008026:	6978      	ldr	r0, [r7, #20]
 8008028:	f7f8 f9da 	bl	80003e0 <__port_switch>
}
 800802c:	bf00      	nop
 800802e:	3718      	adds	r7, #24
 8008030:	46bd      	mov	sp, r7
 8008032:	bd80      	pop	{r7, pc}
 8008034:	24000b50 	.word	0x24000b50

08008038 <chSchGoSleepTimeoutS>:
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 8008038:	b580      	push	{r7, lr}
 800803a:	b08a      	sub	sp, #40	; 0x28
 800803c:	af00      	add	r7, sp, #0
 800803e:	4603      	mov	r3, r0
 8008040:	6039      	str	r1, [r7, #0]
 8008042:	71fb      	strb	r3, [r7, #7]
  thread_t *tp = __instance_get_currthread(currcore);
 8008044:	4b14      	ldr	r3, [pc, #80]	; (8008098 <chSchGoSleepTimeoutS+0x60>)
 8008046:	68db      	ldr	r3, [r3, #12]
 8008048:	627b      	str	r3, [r7, #36]	; 0x24

  chDbgCheckClassS();

  if (TIME_INFINITE != timeout) {
 800804a:	683b      	ldr	r3, [r7, #0]
 800804c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008050:	d018      	beq.n	8008084 <chSchGoSleepTimeoutS+0x4c>
    virtual_timer_t vt;

    chVTDoSetI(&vt, timeout, __sch_wakeup, (void *)tp);
 8008052:	f107 000c 	add.w	r0, r7, #12
 8008056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008058:	4a10      	ldr	r2, [pc, #64]	; (800809c <chSchGoSleepTimeoutS+0x64>)
 800805a:	6839      	ldr	r1, [r7, #0]
 800805c:	f7ff fd60 	bl	8007b20 <chVTDoSetI>
    chSchGoSleepS(newstate);
 8008060:	79fb      	ldrb	r3, [r7, #7]
 8008062:	4618      	mov	r0, r3
 8008064:	f7ff ffc0 	bl	8007fe8 <chSchGoSleepS>
    if (chVTIsArmedI(&vt)) {
 8008068:	f107 030c 	add.w	r3, r7, #12
 800806c:	4618      	mov	r0, r3
 800806e:	f7ff ff0e 	bl	8007e8e <chVTIsArmedI>
 8008072:	4603      	mov	r3, r0
 8008074:	2b00      	cmp	r3, #0
 8008076:	d009      	beq.n	800808c <chSchGoSleepTimeoutS+0x54>
      chVTDoResetI(&vt);
 8008078:	f107 030c 	add.w	r3, r7, #12
 800807c:	4618      	mov	r0, r3
 800807e:	f7ff fd6d 	bl	8007b5c <chVTDoResetI>
 8008082:	e003      	b.n	800808c <chSchGoSleepTimeoutS+0x54>
    }
  }
  else {
    chSchGoSleepS(newstate);
 8008084:	79fb      	ldrb	r3, [r7, #7]
 8008086:	4618      	mov	r0, r3
 8008088:	f7ff ffae 	bl	8007fe8 <chSchGoSleepS>
  }

  return tp->u.rdymsg;
 800808c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800808e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
 8008090:	4618      	mov	r0, r3
 8008092:	3728      	adds	r7, #40	; 0x28
 8008094:	46bd      	mov	sp, r7
 8008096:	bd80      	pop	{r7, pc}
 8008098:	24000b50 	.word	0x24000b50
 800809c:	08007f39 	.word	0x08007f39

080080a0 <chSchIsPreemptionRequired>:
 *                      immediately.
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
 80080a0:	b480      	push	{r7}
 80080a2:	b085      	sub	sp, #20
 80080a4:	af00      	add	r7, sp, #0
  os_instance_t *oip = currcore;
 80080a6:	4b0c      	ldr	r3, [pc, #48]	; (80080d8 <chSchIsPreemptionRequired+0x38>)
 80080a8:	60fb      	str	r3, [r7, #12]
  thread_t *tp = __instance_get_currthread(oip);
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	68db      	ldr	r3, [r3, #12]
 80080ae:	60bb      	str	r3, [r7, #8]

  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	689b      	ldr	r3, [r3, #8]
 80080b6:	607b      	str	r3, [r7, #4]
  tprio_t p2 = tp->hdr.pqueue.prio;
 80080b8:	68bb      	ldr	r3, [r7, #8]
 80080ba:	689b      	ldr	r3, [r3, #8]
 80080bc:	603b      	str	r3, [r7, #0]
     if the first thread on the ready queue has equal or higher priority.*/
  return (tp->ticks > (tslices_t)0) ? (p1 > p2) : (p1 >= p2);
#else
  /* If the round robin preemption feature is not enabled then performs a
     simpler comparison.*/
  return p1 > p2;
 80080be:	687a      	ldr	r2, [r7, #4]
 80080c0:	683b      	ldr	r3, [r7, #0]
 80080c2:	429a      	cmp	r2, r3
 80080c4:	bf8c      	ite	hi
 80080c6:	2301      	movhi	r3, #1
 80080c8:	2300      	movls	r3, #0
 80080ca:	b2db      	uxtb	r3, r3
#endif
}
 80080cc:	4618      	mov	r0, r3
 80080ce:	3714      	adds	r7, #20
 80080d0:	46bd      	mov	sp, r7
 80080d2:	bc80      	pop	{r7}
 80080d4:	4770      	bx	lr
 80080d6:	bf00      	nop
 80080d8:	24000b50 	.word	0x24000b50

080080dc <chSchDoPreemption>:
 * @note    Not a user function, it is meant to be invoked from within
 *          the port layer in the IRQ-related preemption code.
 *
 * @special
 */
void chSchDoPreemption(void) {
 80080dc:	b580      	push	{r7, lr}
 80080de:	b084      	sub	sp, #16
 80080e0:	af00      	add	r7, sp, #0
  os_instance_t *oip = currcore;
 80080e2:	4b10      	ldr	r3, [pc, #64]	; (8008124 <chSchDoPreemption+0x48>)
 80080e4:	60fb      	str	r3, [r7, #12]
  thread_t *otp = __instance_get_currthread(oip);
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	68db      	ldr	r3, [r3, #12]
 80080ea:	60bb      	str	r3, [r7, #8]
  thread_t *ntp;

  /* Picks the first thread from the ready queue and makes it current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	4618      	mov	r0, r3
 80080f0:	f7ff fe4a 	bl	8007d88 <ch_pqueue_remove_highest>
 80080f4:	6078      	str	r0, [r7, #4]
  ntp->state = CH_STATE_CURRENT;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2201      	movs	r2, #1
 80080fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  __instance_set_currthread(oip, ntp);
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	687a      	ldr	r2, [r7, #4]
 8008102:	60da      	str	r2, [r3, #12]
    otp = __sch_ready_ahead(otp);
  }
#else /* !(CH_CFG_TIME_QUANTUM > 0) */
  /* If the round-robin mechanism is disabled then the thread goes always
     ahead of its peers.*/
  otp = __sch_ready_ahead(otp);
 8008104:	68b8      	ldr	r0, [r7, #8]
 8008106:	f7ff fefb 	bl	8007f00 <__sch_ready_ahead>
 800810a:	60b8      	str	r0, [r7, #8]
#endif /* !(CH_CFG_TIME_QUANTUM > 0) */

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 800810c:	68b9      	ldr	r1, [r7, #8]
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f7ff fa56 	bl	80075c0 <__trace_switch>
 8008114:	68b9      	ldr	r1, [r7, #8]
 8008116:	6878      	ldr	r0, [r7, #4]
 8008118:	f7f8 f962 	bl	80003e0 <__port_switch>
}
 800811c:	bf00      	nop
 800811e:	3710      	adds	r7, #16
 8008120:	46bd      	mov	sp, r7
 8008122:	bd80      	pop	{r7, pc}
 8008124:	24000b50 	.word	0x24000b50

08008128 <__rfcu_object_init>:
 *
 * @param[out] rfcup    pointer to the @p rfcu_t structure
 *
 * @notapi
 */
static inline void __rfcu_object_init(rfcu_t *rfcup) {
 8008128:	b480      	push	{r7}
 800812a:	b083      	sub	sp, #12
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]

  rfcup->mask = (rfcu_mask_t)0;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2200      	movs	r2, #0
 8008134:	601a      	str	r2, [r3, #0]
}
 8008136:	bf00      	nop
 8008138:	370c      	adds	r7, #12
 800813a:	46bd      	mov	sp, r7
 800813c:	bc80      	pop	{r7}
 800813e:	4770      	bx	lr

08008140 <__dbg_object_init>:
 *
 * @param[out] sdp      pointer to the @p system_debug_t structure
 *
 * @notapi
 */
static inline void __dbg_object_init(system_debug_t *sdp) {
 8008140:	b480      	push	{r7}
 8008142:	b083      	sub	sp, #12
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]

  sdp->panic_msg = NULL;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2200      	movs	r2, #0
 800814c:	601a      	str	r2, [r3, #0]
#if CH_DBG_SYSTEM_STATE_CHECK == TRUE
  /* The initial state is assumed to be within a critical zone.*/
  sdp->isr_cnt  = (cnt_t)0;
  sdp->lock_cnt = (cnt_t)1;
#endif
}
 800814e:	bf00      	nop
 8008150:	370c      	adds	r7, #12
 8008152:	46bd      	mov	sp, r7
 8008154:	bc80      	pop	{r7}
 8008156:	4770      	bx	lr

08008158 <ch_queue_init>:
static inline void ch_queue_init(ch_queue_t *qp) {
 8008158:	b480      	push	{r7}
 800815a:	b083      	sub	sp, #12
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
  qp->next = qp;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	687a      	ldr	r2, [r7, #4]
 8008164:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	687a      	ldr	r2, [r7, #4]
 800816a:	605a      	str	r2, [r3, #4]
}
 800816c:	bf00      	nop
 800816e:	370c      	adds	r7, #12
 8008170:	46bd      	mov	sp, r7
 8008172:	bc80      	pop	{r7}
 8008174:	4770      	bx	lr

08008176 <ch_pqueue_init>:
static inline void ch_pqueue_init(ch_priority_queue_t *pqp) {
 8008176:	b480      	push	{r7}
 8008178:	b083      	sub	sp, #12
 800817a:	af00      	add	r7, sp, #0
 800817c:	6078      	str	r0, [r7, #4]
  pqp->next = pqp;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	687a      	ldr	r2, [r7, #4]
 8008182:	601a      	str	r2, [r3, #0]
  pqp->prev = pqp;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	687a      	ldr	r2, [r7, #4]
 8008188:	605a      	str	r2, [r3, #4]
  pqp->prio = (tprio_t)0;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2200      	movs	r2, #0
 800818e:	609a      	str	r2, [r3, #8]
}
 8008190:	bf00      	nop
 8008192:	370c      	adds	r7, #12
 8008194:	46bd      	mov	sp, r7
 8008196:	bc80      	pop	{r7}
 8008198:	4770      	bx	lr

0800819a <ch_dlist_init>:
static inline void ch_dlist_init(ch_delta_list_t *dlhp) {
 800819a:	b480      	push	{r7}
 800819c:	b083      	sub	sp, #12
 800819e:	af00      	add	r7, sp, #0
 80081a0:	6078      	str	r0, [r7, #4]
  dlhp->next  = dlhp;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	687a      	ldr	r2, [r7, #4]
 80081a6:	601a      	str	r2, [r3, #0]
  dlhp->prev  = dlhp;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	687a      	ldr	r2, [r7, #4]
 80081ac:	605a      	str	r2, [r3, #4]
  dlhp->delta = (sysinterval_t)-1;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	f04f 32ff 	mov.w	r2, #4294967295
 80081b4:	609a      	str	r2, [r3, #8]
}
 80081b6:	bf00      	nop
 80081b8:	370c      	adds	r7, #12
 80081ba:	46bd      	mov	sp, r7
 80081bc:	bc80      	pop	{r7}
 80081be:	4770      	bx	lr

080081c0 <port_timer_get_time>:
static inline systime_t port_timer_get_time(void) {
 80081c0:	b580      	push	{r7, lr}
 80081c2:	af00      	add	r7, sp, #0
  return stGetCounter();
 80081c4:	f7f9 f883 	bl	80012ce <stGetCounter>
 80081c8:	4603      	mov	r3, r0
}
 80081ca:	4618      	mov	r0, r3
 80081cc:	bd80      	pop	{r7, pc}

080081ce <chVTGetSystemTimeX>:
static inline systime_t chVTGetSystemTimeX(void) {
 80081ce:	b580      	push	{r7, lr}
 80081d0:	af00      	add	r7, sp, #0
  return port_timer_get_time();
 80081d2:	f7ff fff5 	bl	80081c0 <port_timer_get_time>
 80081d6:	4603      	mov	r3, r0
}
 80081d8:	4618      	mov	r0, r3
 80081da:	bd80      	pop	{r7, pc}

080081dc <__vt_object_init>:
 *
 * @param[out] vtlp     pointer to the @p virtual_timers_list_t structure
 *
 * @notapi
 */
static inline void __vt_object_init(virtual_timers_list_t *vtlp) {
 80081dc:	b5b0      	push	{r4, r5, r7, lr}
 80081de:	b082      	sub	sp, #8
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]

  ch_dlist_init(&vtlp->dlist);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	4618      	mov	r0, r3
 80081e8:	f7ff ffd7 	bl	800819a <ch_dlist_init>
#if CH_CFG_ST_TIMEDELTA == 0
  vtlp->systime = (systime_t)0;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  vtlp->lasttime = (systime_t)0;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2200      	movs	r2, #0
 80081f0:	60da      	str	r2, [r3, #12]
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
#if CH_CFG_USE_TIMESTAMP == TRUE
  vtlp->laststamp = (systimestamp_t)chVTGetSystemTimeX();
 80081f2:	f7ff ffec 	bl	80081ce <chVTGetSystemTimeX>
 80081f6:	4603      	mov	r3, r0
 80081f8:	2200      	movs	r2, #0
 80081fa:	461c      	mov	r4, r3
 80081fc:	4615      	mov	r5, r2
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	e9c3 4504 	strd	r4, r5, [r3, #16]
#endif
}
 8008204:	bf00      	nop
 8008206:	3708      	adds	r7, #8
 8008208:	46bd      	mov	sp, r7
 800820a:	bdb0      	pop	{r4, r5, r7, pc}

0800820c <__reg_object_init>:
 *
 * @param[out] rp       pointer to a @p registry_t structure
 *
 * @init
 */
static inline void __reg_object_init(registry_t *rp) {
 800820c:	b580      	push	{r7, lr}
 800820e:	b082      	sub	sp, #8
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]

  ch_queue_init(&rp->queue);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	4618      	mov	r0, r3
 8008218:	f7ff ff9e 	bl	8008158 <ch_queue_init>
}
 800821c:	bf00      	nop
 800821e:	3708      	adds	r7, #8
 8008220:	46bd      	mov	sp, r7
 8008222:	bd80      	pop	{r7, pc}

08008224 <__idle_thread>:
 *          that this thread is executed only if there are no other ready
 *          threads in the system.
 *
 * @param[in] p         the thread parameter, unused in this scenario
 */
static void __idle_thread(void *p) {
 8008224:	b480      	push	{r7}
 8008226:	b083      	sub	sp, #12
 8008228:	af00      	add	r7, sp, #0
 800822a:	6078      	str	r0, [r7, #4]
}
 800822c:	bf00      	nop
  (void)p;

  while (true) {
    /*lint -save -e522 [2.2] Apparently no side effects because it contains
      an asm instruction.*/
    port_wait_for_interrupt();
 800822e:	e7fd      	b.n	800822c <__idle_thread+0x8>

08008230 <chInstanceObjectInit>:
 * @param[in] oicp      pointer to the @p os_instance_config_t structure
 *
 * @special
 */
void chInstanceObjectInit(os_instance_t *oip,
                          const os_instance_config_t *oicp) {
 8008230:	b580      	push	{r7, lr}
 8008232:	b08a      	sub	sp, #40	; 0x28
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
 8008238:	6039      	str	r1, [r7, #0]

  /* Registering into the global system structure.*/
#if CH_CFG_SMP_MODE == TRUE
  core_id = port_get_core_id();
#else
  core_id = 0U;
 800823a:	2300      	movs	r3, #0
 800823c:	627b      	str	r3, [r7, #36]	; 0x24
#endif
  chDbgAssert(ch_system.instances[core_id] == NULL, "instance already registered");
  ch_system.instances[core_id] = oip;
 800823e:	4a2c      	ldr	r2, [pc, #176]	; (80082f0 <chInstanceObjectInit+0xc0>)
 8008240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008242:	009b      	lsls	r3, r3, #2
 8008244:	4413      	add	r3, r2
 8008246:	687a      	ldr	r2, [r7, #4]
 8008248:	605a      	str	r2, [r3, #4]

  /* Core associated to this instance.*/
  oip->core_id = core_id;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800824e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Keeping a reference to the configuration data.*/
  oip->config = oicp;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	683a      	ldr	r2, [r7, #0]
 8008254:	639a      	str	r2, [r3, #56]	; 0x38

  /* Port initialization for the current instance.*/
  port_init(oip);
 8008256:	6878      	ldr	r0, [r7, #4]
 8008258:	f000 fcfa 	bl	8008c50 <port_init>

  /* Ready list initialization.*/
  ch_pqueue_init(&oip->rlist.pqueue);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	4618      	mov	r0, r3
 8008260:	f7ff ff89 	bl	8008176 <ch_pqueue_init>

#if (CH_CFG_USE_REGISTRY == TRUE) && (CH_CFG_SMP_MODE == FALSE)
  /* Registry initialization when SMP mode is disabled.*/
  __reg_object_init(&oip->reglist);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	3328      	adds	r3, #40	; 0x28
 8008268:	4618      	mov	r0, r3
 800826a:	f7ff ffcf 	bl	800820c <__reg_object_init>
#endif

#if CH_CFG_SMP_MODE == FALSE
  /* RFCU initialization when SMP mode is disabled.*/
  __rfcu_object_init(&oip->rfcu);
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	3334      	adds	r3, #52	; 0x34
 8008272:	4618      	mov	r0, r3
 8008274:	f7ff ff58 	bl	8008128 <__rfcu_object_init>
#endif

  /* Virtual timers list initialization.*/
  __vt_object_init(&oip->vtlist);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	3310      	adds	r3, #16
 800827c:	4618      	mov	r0, r3
 800827e:	f7ff ffad 	bl	80081dc <__vt_object_init>

  /* Debug support initialization.*/
  __dbg_object_init(&oip->dbg);
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	3384      	adds	r3, #132	; 0x84
 8008286:	4618      	mov	r0, r3
 8008288:	f7ff ff5a 	bl	8008140 <__dbg_object_init>

#if CH_DBG_TRACE_MASK != CH_DBG_TRACE_MASK_DISABLED
  /* Trace buffer initialization.*/
  __trace_object_init(&oip->trace_buffer);
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	3388      	adds	r3, #136	; 0x88
 8008290:	4618      	mov	r0, r3
 8008292:	f7ff f933 	bl	80074fc <__trace_object_init>
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
#if CH_CFG_USE_REGISTRY == TRUE
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800829c:	2380      	movs	r3, #128	; 0x80
 800829e:	4a15      	ldr	r2, [pc, #84]	; (80082f4 <chInstanceObjectInit+0xc4>)
 80082a0:	6878      	ldr	r0, [r7, #4]
 80082a2:	f000 f905 	bl	80084b0 <__thd_object_init>
 80082a6:	4602      	mov	r2, r0
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	60da      	str	r2, [r3, #12]
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
                                         "idle", IDLEPRIO);
#endif

#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  oip->rlist.current->wabase = oicp->mainthread_base;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	68db      	ldr	r3, [r3, #12]
 80082b0:	683a      	ldr	r2, [r7, #0]
 80082b2:	6852      	ldr	r2, [r2, #4]
 80082b4:	621a      	str	r2, [r3, #32]
#endif

  /* Setting up the caller as current thread.*/
  oip->rlist.current->state = CH_STATE_CURRENT;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	68db      	ldr	r3, [r3, #12]
 80082ba:	2201      	movs	r2, #1
 80082bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* User instance initialization hook.*/
  CH_CFG_OS_INSTANCE_INIT_HOOK(oip);

#if CH_CFG_NO_IDLE_THREAD == FALSE
  {
    thread_descriptor_t idle_descriptor = {
 80082c0:	4b0d      	ldr	r3, [pc, #52]	; (80082f8 <chInstanceObjectInit+0xc8>)
 80082c2:	60fb      	str	r3, [r7, #12]
      .name     = "idle",
      .wbase    = oicp->idlethread_base,
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	68db      	ldr	r3, [r3, #12]
    thread_descriptor_t idle_descriptor = {
 80082c8:	613b      	str	r3, [r7, #16]
      .wend     = oicp->idlethread_end,
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	691b      	ldr	r3, [r3, #16]
    thread_descriptor_t idle_descriptor = {
 80082ce:	617b      	str	r3, [r7, #20]
 80082d0:	2301      	movs	r3, #1
 80082d2:	61bb      	str	r3, [r7, #24]
 80082d4:	4b09      	ldr	r3, [pc, #36]	; (80082fc <chInstanceObjectInit+0xcc>)
 80082d6:	61fb      	str	r3, [r7, #28]
 80082d8:	2300      	movs	r3, #0
 80082da:	623b      	str	r3, [r7, #32]
#endif

    /* This thread has the lowest priority in the system, its role is just to
       serve interrupts in its context while keeping the lowest energy saving
       mode compatible with the system status.*/
    (void) chThdCreateI(&idle_descriptor);
 80082dc:	f107 030c 	add.w	r3, r7, #12
 80082e0:	4618      	mov	r0, r3
 80082e2:	f000 f953 	bl	800858c <chThdCreateI>
  }
#endif
}
 80082e6:	bf00      	nop
 80082e8:	3728      	adds	r7, #40	; 0x28
 80082ea:	46bd      	mov	sp, r7
 80082ec:	bd80      	pop	{r7, pc}
 80082ee:	bf00      	nop
 80082f0:	24000b44 	.word	0x24000b44
 80082f4:	0800fc18 	.word	0x0800fc18
 80082f8:	0800f638 	.word	0x0800f638
 80082fc:	08008225 	.word	0x08008225

08008300 <ch_list_init>:
static inline void ch_list_init(ch_list_t *lp) {
 8008300:	b480      	push	{r7}
 8008302:	b083      	sub	sp, #12
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
  lp->next = lp;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	687a      	ldr	r2, [r7, #4]
 800830c:	601a      	str	r2, [r3, #0]
}
 800830e:	bf00      	nop
 8008310:	370c      	adds	r7, #12
 8008312:	46bd      	mov	sp, r7
 8008314:	bc80      	pop	{r7}
 8008316:	4770      	bx	lr

08008318 <ch_list_notempty>:
static inline bool ch_list_notempty(ch_list_t *lp) {
 8008318:	b480      	push	{r7}
 800831a:	b083      	sub	sp, #12
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
  return (bool)(lp->next != lp);
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	687a      	ldr	r2, [r7, #4]
 8008326:	429a      	cmp	r2, r3
 8008328:	bf14      	ite	ne
 800832a:	2301      	movne	r3, #1
 800832c:	2300      	moveq	r3, #0
 800832e:	b2db      	uxtb	r3, r3
}
 8008330:	4618      	mov	r0, r3
 8008332:	370c      	adds	r7, #12
 8008334:	46bd      	mov	sp, r7
 8008336:	bc80      	pop	{r7}
 8008338:	4770      	bx	lr

0800833a <ch_list_unlink>:
static inline ch_list_t *ch_list_unlink(ch_list_t *lp) {
 800833a:	b480      	push	{r7}
 800833c:	b085      	sub	sp, #20
 800833e:	af00      	add	r7, sp, #0
 8008340:	6078      	str	r0, [r7, #4]
  ch_list_t *p = lp->next;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	60fb      	str	r3, [r7, #12]
  lp->next = p->next;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	681a      	ldr	r2, [r3, #0]
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	601a      	str	r2, [r3, #0]
  return p;
 8008350:	68fb      	ldr	r3, [r7, #12]
}
 8008352:	4618      	mov	r0, r3
 8008354:	3714      	adds	r7, #20
 8008356:	46bd      	mov	sp, r7
 8008358:	bc80      	pop	{r7}
 800835a:	4770      	bx	lr

0800835c <ch_queue_init>:
static inline void ch_queue_init(ch_queue_t *qp) {
 800835c:	b480      	push	{r7}
 800835e:	b083      	sub	sp, #12
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
  qp->next = qp;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	687a      	ldr	r2, [r7, #4]
 8008368:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	687a      	ldr	r2, [r7, #4]
 800836e:	605a      	str	r2, [r3, #4]
}
 8008370:	bf00      	nop
 8008372:	370c      	adds	r7, #12
 8008374:	46bd      	mov	sp, r7
 8008376:	bc80      	pop	{r7}
 8008378:	4770      	bx	lr

0800837a <ch_queue_notempty>:
static inline bool ch_queue_notempty(const ch_queue_t *qp) {
 800837a:	b480      	push	{r7}
 800837c:	b083      	sub	sp, #12
 800837e:	af00      	add	r7, sp, #0
 8008380:	6078      	str	r0, [r7, #4]
  return (bool)(qp->next != qp);
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	687a      	ldr	r2, [r7, #4]
 8008388:	429a      	cmp	r2, r3
 800838a:	bf14      	ite	ne
 800838c:	2301      	movne	r3, #1
 800838e:	2300      	moveq	r3, #0
 8008390:	b2db      	uxtb	r3, r3
}
 8008392:	4618      	mov	r0, r3
 8008394:	370c      	adds	r7, #12
 8008396:	46bd      	mov	sp, r7
 8008398:	bc80      	pop	{r7}
 800839a:	4770      	bx	lr

0800839c <ch_queue_insert>:
static inline void ch_queue_insert(ch_queue_t *qp, ch_queue_t *p) {
 800839c:	b480      	push	{r7}
 800839e:	b083      	sub	sp, #12
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
 80083a4:	6039      	str	r1, [r7, #0]
  p->next       = qp;
 80083a6:	683b      	ldr	r3, [r7, #0]
 80083a8:	687a      	ldr	r2, [r7, #4]
 80083aa:	601a      	str	r2, [r3, #0]
  p->prev       = qp->prev;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	685a      	ldr	r2, [r3, #4]
 80083b0:	683b      	ldr	r3, [r7, #0]
 80083b2:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 80083b4:	683b      	ldr	r3, [r7, #0]
 80083b6:	685b      	ldr	r3, [r3, #4]
 80083b8:	683a      	ldr	r2, [r7, #0]
 80083ba:	601a      	str	r2, [r3, #0]
  qp->prev      = p;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	683a      	ldr	r2, [r7, #0]
 80083c0:	605a      	str	r2, [r3, #4]
}
 80083c2:	bf00      	nop
 80083c4:	370c      	adds	r7, #12
 80083c6:	46bd      	mov	sp, r7
 80083c8:	bc80      	pop	{r7}
 80083ca:	4770      	bx	lr

080083cc <ch_queue_fifo_remove>:
static inline ch_queue_t *ch_queue_fifo_remove(ch_queue_t *qp) {
 80083cc:	b480      	push	{r7}
 80083ce:	b085      	sub	sp, #20
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
  ch_queue_t *p = qp->next;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	60fb      	str	r3, [r7, #12]
  qp->next       = p->next;
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	681a      	ldr	r2, [r3, #0]
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	601a      	str	r2, [r3, #0]
  qp->next->prev = qp;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	687a      	ldr	r2, [r7, #4]
 80083e8:	605a      	str	r2, [r3, #4]
  return p;
 80083ea:	68fb      	ldr	r3, [r7, #12]
}
 80083ec:	4618      	mov	r0, r3
 80083ee:	3714      	adds	r7, #20
 80083f0:	46bd      	mov	sp, r7
 80083f2:	bc80      	pop	{r7}
 80083f4:	4770      	bx	lr

080083f6 <ch_queue_dequeue>:
static inline ch_queue_t *ch_queue_dequeue(ch_queue_t *p) {
 80083f6:	b480      	push	{r7}
 80083f8:	b083      	sub	sp, #12
 80083fa:	af00      	add	r7, sp, #0
 80083fc:	6078      	str	r0, [r7, #4]
  p->prev->next = p->next;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	685b      	ldr	r3, [r3, #4]
 8008402:	687a      	ldr	r2, [r7, #4]
 8008404:	6812      	ldr	r2, [r2, #0]
 8008406:	601a      	str	r2, [r3, #0]
  p->next->prev = p->prev;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	687a      	ldr	r2, [r7, #4]
 800840e:	6852      	ldr	r2, [r2, #4]
 8008410:	605a      	str	r2, [r3, #4]
  return p;
 8008412:	687b      	ldr	r3, [r7, #4]
}
 8008414:	4618      	mov	r0, r3
 8008416:	370c      	adds	r7, #12
 8008418:	46bd      	mov	sp, r7
 800841a:	bc80      	pop	{r7}
 800841c:	4770      	bx	lr

0800841e <chSysLock>:
static inline void chSysLock(void) {
 800841e:	b480      	push	{r7}
 8008420:	b083      	sub	sp, #12
 8008422:	af00      	add	r7, sp, #0
 8008424:	2330      	movs	r3, #48	; 0x30
 8008426:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	f383 8811 	msr	BASEPRI, r3
}
 800842e:	bf00      	nop
}
 8008430:	bf00      	nop
}
 8008432:	bf00      	nop
 8008434:	370c      	adds	r7, #12
 8008436:	46bd      	mov	sp, r7
 8008438:	bc80      	pop	{r7}
 800843a:	4770      	bx	lr

0800843c <chSysUnlock>:
static inline void chSysUnlock(void) {
 800843c:	b480      	push	{r7}
 800843e:	b083      	sub	sp, #12
 8008440:	af00      	add	r7, sp, #0
 8008442:	2300      	movs	r3, #0
 8008444:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	f383 8811 	msr	BASEPRI, r3
}
 800844c:	bf00      	nop
}
 800844e:	bf00      	nop
}
 8008450:	bf00      	nop
 8008452:	370c      	adds	r7, #12
 8008454:	46bd      	mov	sp, r7
 8008456:	bc80      	pop	{r7}
 8008458:	4770      	bx	lr
	...

0800845c <chThdGetSelfX>:
static inline thread_t *chThdGetSelfX(void) {
 800845c:	b480      	push	{r7}
 800845e:	af00      	add	r7, sp, #0
  return __sch_get_currthread();
 8008460:	4b02      	ldr	r3, [pc, #8]	; (800846c <chThdGetSelfX+0x10>)
 8008462:	68db      	ldr	r3, [r3, #12]
}
 8008464:	4618      	mov	r0, r3
 8008466:	46bd      	mov	sp, r7
 8008468:	bc80      	pop	{r7}
 800846a:	4770      	bx	lr
 800846c:	24000b50 	.word	0x24000b50

08008470 <chThdSleepS>:
static inline void chThdSleepS(sysinterval_t ticks) {
 8008470:	b580      	push	{r7, lr}
 8008472:	b082      	sub	sp, #8
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 8008478:	6879      	ldr	r1, [r7, #4]
 800847a:	2008      	movs	r0, #8
 800847c:	f7ff fddc 	bl	8008038 <chSchGoSleepTimeoutS>
}
 8008480:	bf00      	nop
 8008482:	3708      	adds	r7, #8
 8008484:	46bd      	mov	sp, r7
 8008486:	bd80      	pop	{r7, pc}

08008488 <chThdDoDequeueNextI>:
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
static inline void chThdDoDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 8008488:	b580      	push	{r7, lr}
 800848a:	b084      	sub	sp, #16
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
 8008490:	6039      	str	r1, [r7, #0]
  thread_t *tp;

  chDbgAssert(ch_queue_notempty(&tqp->queue), "empty queue");

  tp = threadref(ch_queue_fifo_remove(&tqp->queue));
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	4618      	mov	r0, r3
 8008496:	f7ff ff99 	bl	80083cc <ch_queue_fifo_remove>
 800849a:	60f8      	str	r0, [r7, #12]

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");

  tp->u.rdymsg = msg;
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	683a      	ldr	r2, [r7, #0]
 80084a0:	629a      	str	r2, [r3, #40]	; 0x28
  (void) chSchReadyI(tp);
 80084a2:	68f8      	ldr	r0, [r7, #12]
 80084a4:	f7ff fd94 	bl	8007fd0 <chSchReadyI>
}
 80084a8:	bf00      	nop
 80084aa:	3710      	adds	r7, #16
 80084ac:	46bd      	mov	sp, r7
 80084ae:	bd80      	pop	{r7, pc}

080084b0 <__thd_object_init>:
 * @notapi
 */
thread_t *__thd_object_init(os_instance_t *oip,
                            thread_t *tp,
                            const char *name,
                            tprio_t prio) {
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b084      	sub	sp, #16
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	60f8      	str	r0, [r7, #12]
 80084b8:	60b9      	str	r1, [r7, #8]
 80084ba:	607a      	str	r2, [r7, #4]
 80084bc:	603b      	str	r3, [r7, #0]

  tp->hdr.pqueue.prio   = prio;
 80084be:	68bb      	ldr	r3, [r7, #8]
 80084c0:	683a      	ldr	r2, [r7, #0]
 80084c2:	609a      	str	r2, [r3, #8]
  tp->state             = CH_STATE_WTSTART;
 80084c4:	68bb      	ldr	r3, [r7, #8]
 80084c6:	2202      	movs	r2, #2
 80084c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  tp->flags             = CH_FLAG_MODE_STATIC;
 80084cc:	68bb      	ldr	r3, [r7, #8]
 80084ce:	2200      	movs	r2, #0
 80084d0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  tp->owner             = oip;
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	68fa      	ldr	r2, [r7, #12]
 80084d8:	619a      	str	r2, [r3, #24]
#if CH_CFG_TIME_QUANTUM > 0
  tp->ticks             = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->realprio          = prio;
 80084da:	68bb      	ldr	r3, [r7, #8]
 80084dc:	683a      	ldr	r2, [r7, #0]
 80084de:	641a      	str	r2, [r3, #64]	; 0x40
  tp->mtxlist           = NULL;
 80084e0:	68bb      	ldr	r3, [r7, #8]
 80084e2:	2200      	movs	r2, #0
 80084e4:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
#if CH_CFG_USE_EVENTS == TRUE
  tp->epending          = (eventmask_t)0;
 80084e6:	68bb      	ldr	r3, [r7, #8]
 80084e8:	2200      	movs	r2, #0
 80084ea:	639a      	str	r2, [r3, #56]	; 0x38
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->time              = (systime_t)0;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->refs              = (trefs_t)1;
 80084ec:	68bb      	ldr	r3, [r7, #8]
 80084ee:	2201      	movs	r2, #1
 80084f0:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  tp->name              = name;
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	687a      	ldr	r2, [r7, #4]
 80084f8:	61da      	str	r2, [r3, #28]
  REG_INSERT(oip, tp);
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8008500:	68bb      	ldr	r3, [r7, #8]
 8008502:	3310      	adds	r3, #16
 8008504:	4619      	mov	r1, r3
 8008506:	4610      	mov	r0, r2
 8008508:	f7ff ff48 	bl	800839c <ch_queue_insert>
#else
  (void)name;
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  ch_list_init(&tp->waiting);
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	332c      	adds	r3, #44	; 0x2c
 8008510:	4618      	mov	r0, r3
 8008512:	f7ff fef5 	bl	8008300 <ch_list_init>
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  ch_queue_init(&tp->msgqueue);
 8008516:	68bb      	ldr	r3, [r7, #8]
 8008518:	3330      	adds	r3, #48	; 0x30
 800851a:	4618      	mov	r0, r3
 800851c:	f7ff ff1e 	bl	800835c <ch_queue_init>
#endif
#if CH_DBG_STATISTICS == TRUE
  chTMObjectInit(&tp->stats);
#endif
  CH_CFG_THREAD_INIT_HOOK(tp);
  return tp;
 8008520:	68bb      	ldr	r3, [r7, #8]
}
 8008522:	4618      	mov	r0, r3
 8008524:	3710      	adds	r7, #16
 8008526:	46bd      	mov	sp, r7
 8008528:	bd80      	pop	{r7, pc}
	...

0800852c <chThdCreateSuspendedI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateSuspendedI(const thread_descriptor_t *tdp) {
 800852c:	b580      	push	{r7, lr}
 800852e:	b084      	sub	sp, #16
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
  chDbgCheck((tdp->prio <= HIGHPRIO) && (tdp->funcp != NULL));

  /* The thread structure is laid out in the upper part of the thread
     workspace. The thread position structure is aligned to the required
     stack alignment because it represents the stack top.*/
  tp = threadref(((uint8_t *)tdp->wend -
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	689b      	ldr	r3, [r3, #8]
 8008538:	3b48      	subs	r3, #72	; 0x48
 800853a:	60fb      	str	r3, [r7, #12]
                 MEM_ALIGN_NEXT(sizeof (thread_t), PORT_STACK_ALIGN)));

#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  /* Stack boundary.*/
  tp->wabase = tdp->wbase;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	685a      	ldr	r2, [r3, #4]
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	621a      	str	r2, [r3, #32]
#endif

  /* Setting up the port-dependent part of the working area.*/
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	f1a3 0224 	sub.w	r2, r3, #36	; 0x24
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	60da      	str	r2, [r3, #12]
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	691a      	ldr	r2, [r3, #16]
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	68db      	ldr	r3, [r3, #12]
 8008556:	601a      	str	r2, [r3, #0]
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	695a      	ldr	r2, [r3, #20]
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	68db      	ldr	r3, [r3, #12]
 8008560:	605a      	str	r2, [r3, #4]
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	68db      	ldr	r3, [r3, #12]
 8008566:	4a07      	ldr	r2, [pc, #28]	; (8008584 <chThdCreateSuspendedI+0x58>)
 8008568:	621a      	str	r2, [r3, #32]
  if (tdp->instance != NULL) {
    return __thd_object_init(tdp->instance, tp, tdp->name, tdp->prio);
  }
#endif

  return __thd_object_init(currcore, tp, tdp->name, tdp->prio);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681a      	ldr	r2, [r3, #0]
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	68db      	ldr	r3, [r3, #12]
 8008572:	68f9      	ldr	r1, [r7, #12]
 8008574:	4804      	ldr	r0, [pc, #16]	; (8008588 <chThdCreateSuspendedI+0x5c>)
 8008576:	f7ff ff9b 	bl	80084b0 <__thd_object_init>
 800857a:	4603      	mov	r3, r0
}
 800857c:	4618      	mov	r0, r3
 800857e:	3710      	adds	r7, #16
 8008580:	46bd      	mov	sp, r7
 8008582:	bd80      	pop	{r7, pc}
 8008584:	080003f1 	.word	0x080003f1
 8008588:	24000b50 	.word	0x24000b50

0800858c <chThdCreateI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateI(const thread_descriptor_t *tdp) {
 800858c:	b580      	push	{r7, lr}
 800858e:	b082      	sub	sp, #8
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]

  return chSchReadyI(chThdCreateSuspendedI(tdp));
 8008594:	6878      	ldr	r0, [r7, #4]
 8008596:	f7ff ffc9 	bl	800852c <chThdCreateSuspendedI>
 800859a:	4603      	mov	r3, r0
 800859c:	4618      	mov	r0, r3
 800859e:	f7ff fd17 	bl	8007fd0 <chSchReadyI>
 80085a2:	4603      	mov	r3, r0
}
 80085a4:	4618      	mov	r0, r3
 80085a6:	3708      	adds	r7, #8
 80085a8:	46bd      	mov	sp, r7
 80085aa:	bd80      	pop	{r7, pc}

080085ac <chThdExit>:
 *
 * @param[in] msg       thread exit code
 *
 * @api
 */
void chThdExit(msg_t msg) {
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b082      	sub	sp, #8
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]

  chSysLock();
 80085b4:	f7ff ff33 	bl	800841e <chSysLock>
  chThdExitS(msg);
 80085b8:	6878      	ldr	r0, [r7, #4]
 80085ba:	f000 f804 	bl	80085c6 <chThdExitS>
  /* The thread never returns here.*/
}
 80085be:	bf00      	nop
 80085c0:	3708      	adds	r7, #8
 80085c2:	46bd      	mov	sp, r7
 80085c4:	bd80      	pop	{r7, pc}

080085c6 <chThdExitS>:
 *
 * @param[in] msg       thread exit code
 *
 * @sclass
 */
void chThdExitS(msg_t msg) {
 80085c6:	b580      	push	{r7, lr}
 80085c8:	b084      	sub	sp, #16
 80085ca:	af00      	add	r7, sp, #0
 80085cc:	6078      	str	r0, [r7, #4]
  thread_t *currtp = chThdGetSelfX();
 80085ce:	f7ff ff45 	bl	800845c <chThdGetSelfX>
 80085d2:	60f8      	str	r0, [r7, #12]

  /* Storing exit message.*/
  currtp->u.exitcode = msg;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	687a      	ldr	r2, [r7, #4]
 80085d8:	629a      	str	r2, [r3, #40]	; 0x28
  /* Exit handler hook.*/
  CH_CFG_THREAD_EXIT_HOOK(currtp);

#if CH_CFG_USE_WAITEXIT == TRUE
  /* Waking up any waiting thread.*/
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 80085da:	e008      	b.n	80085ee <chThdExitS+0x28>
    (void) chSchReadyI(threadref(ch_list_unlink(&currtp->waiting)));
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	332c      	adds	r3, #44	; 0x2c
 80085e0:	4618      	mov	r0, r3
 80085e2:	f7ff feaa 	bl	800833a <ch_list_unlink>
 80085e6:	4603      	mov	r3, r0
 80085e8:	4618      	mov	r0, r3
 80085ea:	f7ff fcf1 	bl	8007fd0 <chSchReadyI>
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	332c      	adds	r3, #44	; 0x2c
 80085f2:	4618      	mov	r0, r3
 80085f4:	f7ff fe90 	bl	8008318 <ch_list_notempty>
 80085f8:	4603      	mov	r3, r0
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d1ee      	bne.n	80085dc <chThdExitS+0x16>
  }
#endif

#if CH_CFG_USE_REGISTRY == TRUE
  if (unlikely(currtp->refs == (trefs_t)0)) {
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8008604:	2b00      	cmp	r3, #0
 8008606:	bf0c      	ite	eq
 8008608:	2301      	moveq	r3, #1
 800860a:	2300      	movne	r3, #0
 800860c:	b2db      	uxtb	r3, r3
 800860e:	2b00      	cmp	r3, #0
 8008610:	d010      	beq.n	8008634 <chThdExitS+0x6e>
#if CH_CFG_USE_DYNAMIC == TRUE
    /* Static threads are immediately removed from the registry because there
       is no memory to recover.*/
    if (unlikely(((currtp->flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC))) {
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8008618:	f003 0303 	and.w	r3, r3, #3
 800861c:	2b00      	cmp	r3, #0
 800861e:	bf0c      	ite	eq
 8008620:	2301      	moveq	r3, #1
 8008622:	2300      	movne	r3, #0
 8008624:	b2db      	uxtb	r3, r3
 8008626:	2b00      	cmp	r3, #0
 8008628:	d004      	beq.n	8008634 <chThdExitS+0x6e>
      REG_REMOVE(currtp);
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	3310      	adds	r3, #16
 800862e:	4618      	mov	r0, r3
 8008630:	f7ff fee1 	bl	80083f6 <ch_queue_dequeue>
#endif
  }
#endif

  /* Going into final state.*/
  chSchGoSleepS(CH_STATE_FINAL);
 8008634:	200f      	movs	r0, #15
 8008636:	f7ff fcd7 	bl	8007fe8 <chSchGoSleepS>

  /* The thread never returns here.*/
  chDbgAssert(false, "zombies apocalypse");
}
 800863a:	bf00      	nop
 800863c:	3710      	adds	r7, #16
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}

08008642 <chThdSleep>:
 *                      - @a TIME_IMMEDIATE this value is not allowed.
 *                      .
 *
 * @api
 */
void chThdSleep(sysinterval_t time) {
 8008642:	b580      	push	{r7, lr}
 8008644:	b082      	sub	sp, #8
 8008646:	af00      	add	r7, sp, #0
 8008648:	6078      	str	r0, [r7, #4]

  chSysLock();
 800864a:	f7ff fee8 	bl	800841e <chSysLock>
  chThdSleepS(time);
 800864e:	6878      	ldr	r0, [r7, #4]
 8008650:	f7ff ff0e 	bl	8008470 <chThdSleepS>
  chSysUnlock();
 8008654:	f7ff fef2 	bl	800843c <chSysUnlock>
}
 8008658:	bf00      	nop
 800865a:	3708      	adds	r7, #8
 800865c:	46bd      	mov	sp, r7
 800865e:	bd80      	pop	{r7, pc}

08008660 <chThdResumeI>:
 * @param[in] trp       a pointer to a thread reference object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdResumeI(thread_reference_t *trp, msg_t msg) {
 8008660:	b580      	push	{r7, lr}
 8008662:	b084      	sub	sp, #16
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
 8008668:	6039      	str	r1, [r7, #0]

  if (*trp != NULL) {
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d00b      	beq.n	800868a <chThdResumeI+0x2a>
    thread_t *tp = *trp;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	60fb      	str	r3, [r7, #12]

    chDbgAssert(tp->state == CH_STATE_SUSPENDED, "not CH_STATE_SUSPENDED");

    *trp = NULL;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	2200      	movs	r2, #0
 800867c:	601a      	str	r2, [r3, #0]
    tp->u.rdymsg = msg;
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	683a      	ldr	r2, [r7, #0]
 8008682:	629a      	str	r2, [r3, #40]	; 0x28
    (void) chSchReadyI(tp);
 8008684:	68f8      	ldr	r0, [r7, #12]
 8008686:	f7ff fca3 	bl	8007fd0 <chSchReadyI>
  }
}
 800868a:	bf00      	nop
 800868c:	3710      	adds	r7, #16
 800868e:	46bd      	mov	sp, r7
 8008690:	bd80      	pop	{r7, pc}

08008692 <chThdEnqueueTimeoutS>:
 *                      invoked with @p TIME_IMMEDIATE as timeout
 *                      specification.
 *
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {
 8008692:	b580      	push	{r7, lr}
 8008694:	b084      	sub	sp, #16
 8008696:	af00      	add	r7, sp, #0
 8008698:	6078      	str	r0, [r7, #4]
 800869a:	6039      	str	r1, [r7, #0]
  thread_t *currtp = chThdGetSelfX();
 800869c:	f7ff fede 	bl	800845c <chThdGetSelfX>
 80086a0:	60f8      	str	r0, [r7, #12]

  if (unlikely(TIME_IMMEDIATE == timeout)) {
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	bf0c      	ite	eq
 80086a8:	2301      	moveq	r3, #1
 80086aa:	2300      	movne	r3, #0
 80086ac:	b2db      	uxtb	r3, r3
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d002      	beq.n	80086b8 <chThdEnqueueTimeoutS+0x26>
    return MSG_TIMEOUT;
 80086b2:	f04f 33ff 	mov.w	r3, #4294967295
 80086b6:	e009      	b.n	80086cc <chThdEnqueueTimeoutS+0x3a>
  }

  ch_queue_insert(&tqp->queue, (ch_queue_t *)currtp);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	68f9      	ldr	r1, [r7, #12]
 80086bc:	4618      	mov	r0, r3
 80086be:	f7ff fe6d 	bl	800839c <ch_queue_insert>

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 80086c2:	6839      	ldr	r1, [r7, #0]
 80086c4:	2004      	movs	r0, #4
 80086c6:	f7ff fcb7 	bl	8008038 <chSchGoSleepTimeoutS>
 80086ca:	4603      	mov	r3, r0
}
 80086cc:	4618      	mov	r0, r3
 80086ce:	3710      	adds	r7, #16
 80086d0:	46bd      	mov	sp, r7
 80086d2:	bd80      	pop	{r7, pc}

080086d4 <chThdDequeueNextI>:
 * @param[in] tqp       pointer to a @p threads_queue_t object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b082      	sub	sp, #8
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
 80086dc:	6039      	str	r1, [r7, #0]

  if (ch_queue_notempty(&tqp->queue)) {
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	4618      	mov	r0, r3
 80086e2:	f7ff fe4a 	bl	800837a <ch_queue_notempty>
 80086e6:	4603      	mov	r3, r0
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d003      	beq.n	80086f4 <chThdDequeueNextI+0x20>
    chThdDoDequeueNextI(tqp, msg);
 80086ec:	6839      	ldr	r1, [r7, #0]
 80086ee:	6878      	ldr	r0, [r7, #4]
 80086f0:	f7ff feca 	bl	8008488 <chThdDoDequeueNextI>
  }
}
 80086f4:	bf00      	nop
 80086f6:	3708      	adds	r7, #8
 80086f8:	46bd      	mov	sp, r7
 80086fa:	bd80      	pop	{r7, pc}

080086fc <tm_stop>:
/* Module local functions.                                                   */
/*===========================================================================*/

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {
 80086fc:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8008700:	b085      	sub	sp, #20
 8008702:	af00      	add	r7, sp, #0
 8008704:	60f8      	str	r0, [r7, #12]
 8008706:	60b9      	str	r1, [r7, #8]
 8008708:	607a      	str	r2, [r7, #4]

  tmp->n++;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	68db      	ldr	r3, [r3, #12]
 800870e:	1c5a      	adds	r2, r3, #1
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	60da      	str	r2, [r3, #12]
  tmp->last = (now - tmp->last) - offset;
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	689b      	ldr	r3, [r3, #8]
 8008718:	68ba      	ldr	r2, [r7, #8]
 800871a:	1ad2      	subs	r2, r2, r3
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	1ad2      	subs	r2, r2, r3
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	609a      	str	r2, [r3, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800872a:	68f9      	ldr	r1, [r7, #12]
 800872c:	6889      	ldr	r1, [r1, #8]
 800872e:	2000      	movs	r0, #0
 8008730:	460c      	mov	r4, r1
 8008732:	4605      	mov	r5, r0
 8008734:	eb12 0804 	adds.w	r8, r2, r4
 8008738:	eb43 0905 	adc.w	r9, r3, r5
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	e9c3 8904 	strd	r8, r9, [r3, #16]
  if (tmp->last > tmp->worst) {
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	689a      	ldr	r2, [r3, #8]
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	685b      	ldr	r3, [r3, #4]
 800874a:	429a      	cmp	r2, r3
 800874c:	d903      	bls.n	8008756 <tm_stop+0x5a>
    tmp->worst = tmp->last;
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	689a      	ldr	r2, [r3, #8]
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	605a      	str	r2, [r3, #4]
  }
  if (tmp->last < tmp->best) {
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	689a      	ldr	r2, [r3, #8]
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	429a      	cmp	r2, r3
 8008760:	d203      	bcs.n	800876a <tm_stop+0x6e>
    tmp->best = tmp->last;
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	689a      	ldr	r2, [r3, #8]
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	601a      	str	r2, [r3, #0]
  }
}
 800876a:	bf00      	nop
 800876c:	3714      	adds	r7, #20
 800876e:	46bd      	mov	sp, r7
 8008770:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8008774:	4770      	bx	lr

08008776 <chTMObjectInit>:
 *
 * @param[out] tmp      pointer to a @p TimeMeasurement structure
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {
 8008776:	b480      	push	{r7}
 8008778:	b083      	sub	sp, #12
 800877a:	af00      	add	r7, sp, #0
 800877c:	6078      	str	r0, [r7, #4]

  tmp->best       = (rtcnt_t)-1;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	f04f 32ff 	mov.w	r2, #4294967295
 8008784:	601a      	str	r2, [r3, #0]
  tmp->worst      = (rtcnt_t)0;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	2200      	movs	r2, #0
 800878a:	605a      	str	r2, [r3, #4]
  tmp->last       = (rtcnt_t)0;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	2200      	movs	r2, #0
 8008790:	609a      	str	r2, [r3, #8]
  tmp->n          = (ucnt_t)0;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	2200      	movs	r2, #0
 8008796:	60da      	str	r2, [r3, #12]
  tmp->cumulative = (rttime_t)0;
 8008798:	6879      	ldr	r1, [r7, #4]
 800879a:	f04f 0200 	mov.w	r2, #0
 800879e:	f04f 0300 	mov.w	r3, #0
 80087a2:	e9c1 2304 	strd	r2, r3, [r1, #16]
}
 80087a6:	bf00      	nop
 80087a8:	370c      	adds	r7, #12
 80087aa:	46bd      	mov	sp, r7
 80087ac:	bc80      	pop	{r7}
 80087ae:	4770      	bx	lr

080087b0 <chTMStartMeasurementX>:
 *
 * @param[in,out] tmp   pointer to a @p TimeMeasurement structure
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {
 80087b0:	b480      	push	{r7}
 80087b2:	b083      	sub	sp, #12
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
  return DWT->CYCCNT;
 80087b8:	4b04      	ldr	r3, [pc, #16]	; (80087cc <chTMStartMeasurementX+0x1c>)
 80087ba:	685a      	ldr	r2, [r3, #4]

  tmp->last = chSysGetRealtimeCounterX();
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	609a      	str	r2, [r3, #8]
}
 80087c0:	bf00      	nop
 80087c2:	370c      	adds	r7, #12
 80087c4:	46bd      	mov	sp, r7
 80087c6:	bc80      	pop	{r7}
 80087c8:	4770      	bx	lr
 80087ca:	bf00      	nop
 80087cc:	e0001000 	.word	0xe0001000

080087d0 <chTMStopMeasurementX>:
 *
 * @param[in,out] tmp   pointer to a @p time_measurement_t structure
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
 80087d0:	b580      	push	{r7, lr}
 80087d2:	b082      	sub	sp, #8
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	6078      	str	r0, [r7, #4]
 80087d8:	4b05      	ldr	r3, [pc, #20]	; (80087f0 <chTMStopMeasurementX+0x20>)
 80087da:	685b      	ldr	r3, [r3, #4]

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch_system.tmc.offset);
 80087dc:	4a05      	ldr	r2, [pc, #20]	; (80087f4 <chTMStopMeasurementX+0x24>)
 80087de:	6892      	ldr	r2, [r2, #8]
 80087e0:	4619      	mov	r1, r3
 80087e2:	6878      	ldr	r0, [r7, #4]
 80087e4:	f7ff ff8a 	bl	80086fc <tm_stop>
}
 80087e8:	bf00      	nop
 80087ea:	3708      	adds	r7, #8
 80087ec:	46bd      	mov	sp, r7
 80087ee:	bd80      	pop	{r7, pc}
 80087f0:	e0001000 	.word	0xe0001000
 80087f4:	24000b44 	.word	0x24000b44

080087f8 <ch_queue_init>:
static inline void ch_queue_init(ch_queue_t *qp) {
 80087f8:	b480      	push	{r7}
 80087fa:	b083      	sub	sp, #12
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
  qp->next = qp;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	687a      	ldr	r2, [r7, #4]
 8008804:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	687a      	ldr	r2, [r7, #4]
 800880a:	605a      	str	r2, [r3, #4]
}
 800880c:	bf00      	nop
 800880e:	370c      	adds	r7, #12
 8008810:	46bd      	mov	sp, r7
 8008812:	bc80      	pop	{r7}
 8008814:	4770      	bx	lr

08008816 <chMtxObjectInit>:
 *
 * @param[out] mp       pointer to a @p mutex_t structure
 *
 * @init
 */
void chMtxObjectInit(mutex_t *mp) {
 8008816:	b580      	push	{r7, lr}
 8008818:	b082      	sub	sp, #8
 800881a:	af00      	add	r7, sp, #0
 800881c:	6078      	str	r0, [r7, #4]

  chDbgCheck(mp != NULL);

  ch_queue_init(&mp->queue);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	4618      	mov	r0, r3
 8008822:	f7ff ffe9 	bl	80087f8 <ch_queue_init>
  mp->owner = NULL;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2200      	movs	r2, #0
 800882a:	609a      	str	r2, [r3, #8]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  mp->cnt = (cnt_t)0;
#endif
}
 800882c:	bf00      	nop
 800882e:	3708      	adds	r7, #8
 8008830:	46bd      	mov	sp, r7
 8008832:	bd80      	pop	{r7, pc}

08008834 <chEvtSignalI>:
 * @param[in] tp        the thread to be signaled
 * @param[in] events    the events set to be ORed
 *
 * @iclass
 */
void chEvtSignalI(thread_t *tp, eventmask_t events) {
 8008834:	b580      	push	{r7, lr}
 8008836:	b082      	sub	sp, #8
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
 800883c:	6039      	str	r1, [r7, #0]

  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->epending |= events;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008842:	683b      	ldr	r3, [r7, #0]
 8008844:	431a      	orrs	r2, r3
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	639a      	str	r2, [r3, #56]	; 0x38
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->state == CH_STATE_WTOREVT) &&
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008850:	2b0a      	cmp	r3, #10
 8008852:	d106      	bne.n	8008862 <chEvtSignalI+0x2e>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800885c:	4013      	ands	r3, r2
  if (((tp->state == CH_STATE_WTOREVT) &&
 800885e:	2b00      	cmp	r3, #0
 8008860:	d10d      	bne.n	800887e <chEvtSignalI+0x4a>
      ((tp->state == CH_STATE_WTANDEVT) &&
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8008868:	2b0b      	cmp	r3, #11
 800886a:	d10e      	bne.n	800888a <chEvtSignalI+0x56>
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008874:	401a      	ands	r2, r3
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      ((tp->state == CH_STATE_WTANDEVT) &&
 800887a:	429a      	cmp	r2, r3
 800887c:	d105      	bne.n	800888a <chEvtSignalI+0x56>
    tp->u.rdymsg = MSG_OK;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	2200      	movs	r2, #0
 8008882:	629a      	str	r2, [r3, #40]	; 0x28
    (void) chSchReadyI(tp);
 8008884:	6878      	ldr	r0, [r7, #4]
 8008886:	f7ff fba3 	bl	8007fd0 <chSchReadyI>
  }
}
 800888a:	bf00      	nop
 800888c:	3708      	adds	r7, #8
 800888e:	46bd      	mov	sp, r7
 8008890:	bd80      	pop	{r7, pc}

08008892 <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 8008892:	b580      	push	{r7, lr}
 8008894:	b084      	sub	sp, #16
 8008896:	af00      	add	r7, sp, #0
 8008898:	6078      	str	r0, [r7, #4]
 800889a:	6039      	str	r1, [r7, #0]
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->next;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	60fb      	str	r3, [r7, #12]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 80088a2:	e019      	b.n	80088d8 <chEvtBroadcastFlagsI+0x46>
  /*lint -restore*/
    elp->flags |= flags;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	68da      	ldr	r2, [r3, #12]
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	431a      	orrs	r2, r3
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	60da      	str	r2, [r3, #12]
    /* When flags == 0 the thread will always be signaled because the
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
 80088b0:	683b      	ldr	r3, [r7, #0]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d005      	beq.n	80088c2 <chEvtBroadcastFlagsI+0x30>
        ((flags & elp->wflags) != (eventflags_t)0)) {
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	691a      	ldr	r2, [r3, #16]
 80088ba:	683b      	ldr	r3, [r7, #0]
 80088bc:	4013      	ands	r3, r2
    if ((flags == (eventflags_t)0) ||
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d007      	beq.n	80088d2 <chEvtBroadcastFlagsI+0x40>
      chEvtSignalI(elp->listener, elp->events);
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	685a      	ldr	r2, [r3, #4]
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	689b      	ldr	r3, [r3, #8]
 80088ca:	4619      	mov	r1, r3
 80088cc:	4610      	mov	r0, r2
 80088ce:	f7ff ffb1 	bl	8008834 <chEvtSignalI>
    }
    elp = elp->next;
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	60fb      	str	r3, [r7, #12]
  while (elp != (event_listener_t *)esp) {
 80088d8:	68fa      	ldr	r2, [r7, #12]
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	429a      	cmp	r2, r3
 80088de:	d1e1      	bne.n	80088a4 <chEvtBroadcastFlagsI+0x12>
  }
}
 80088e0:	bf00      	nop
 80088e2:	bf00      	nop
 80088e4:	3710      	adds	r7, #16
 80088e6:	46bd      	mov	sp, r7
 80088e8:	bd80      	pop	{r7, pc}

080088ea <chSysLock>:
static inline void chSysLock(void) {
 80088ea:	b480      	push	{r7}
 80088ec:	b083      	sub	sp, #12
 80088ee:	af00      	add	r7, sp, #0
 80088f0:	2330      	movs	r3, #48	; 0x30
 80088f2:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	f383 8811 	msr	BASEPRI, r3
}
 80088fa:	bf00      	nop
}
 80088fc:	bf00      	nop
}
 80088fe:	bf00      	nop
 8008900:	370c      	adds	r7, #12
 8008902:	46bd      	mov	sp, r7
 8008904:	bc80      	pop	{r7}
 8008906:	4770      	bx	lr

08008908 <chSysUnlock>:
static inline void chSysUnlock(void) {
 8008908:	b480      	push	{r7}
 800890a:	b083      	sub	sp, #12
 800890c:	af00      	add	r7, sp, #0
 800890e:	2300      	movs	r3, #0
 8008910:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	f383 8811 	msr	BASEPRI, r3
}
 8008918:	bf00      	nop
}
 800891a:	bf00      	nop
}
 800891c:	bf00      	nop
 800891e:	370c      	adds	r7, #12
 8008920:	46bd      	mov	sp, r7
 8008922:	bc80      	pop	{r7}
 8008924:	4770      	bx	lr
	...

08008928 <__core_init>:
/**
 * @brief   Low level memory manager initialization.
 *
 * @notapi
 */
void __core_init(void) {
 8008928:	b480      	push	{r7}
 800892a:	af00      	add	r7, sp, #0
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  ch_memcore.basemem = __heap_base__;
 800892c:	4b04      	ldr	r3, [pc, #16]	; (8008940 <__core_init+0x18>)
 800892e:	4a05      	ldr	r2, [pc, #20]	; (8008944 <__core_init+0x1c>)
 8008930:	601a      	str	r2, [r3, #0]
  ch_memcore.topmem  = __heap_end__;
 8008932:	4b03      	ldr	r3, [pc, #12]	; (8008940 <__core_init+0x18>)
 8008934:	4a04      	ldr	r2, [pc, #16]	; (8008948 <__core_init+0x20>)
 8008936:	605a      	str	r2, [r3, #4]
  static uint8_t static_heap[CH_CFG_MEMCORE_SIZE];

  ch_memcore.basemem = &static_heap[0];
  ch_memcore.topmem  = &static_heap[CH_CFG_MEMCORE_SIZE];
#endif
}
 8008938:	bf00      	nop
 800893a:	46bd      	mov	sp, r7
 800893c:	bc80      	pop	{r7}
 800893e:	4770      	bx	lr
 8008940:	24001510 	.word	0x24001510
 8008944:	24001b10 	.word	0x24001b10
 8008948:	24080000 	.word	0x24080000

0800894c <chCoreAllocFromBaseI>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
void *chCoreAllocFromBaseI(size_t size, unsigned align, size_t offset) {
 800894c:	b480      	push	{r7}
 800894e:	b087      	sub	sp, #28
 8008950:	af00      	add	r7, sp, #0
 8008952:	60f8      	str	r0, [r7, #12]
 8008954:	60b9      	str	r1, [r7, #8]
 8008956:	607a      	str	r2, [r7, #4]
  uint8_t *p, *next;

  chDbgCheckClassI();
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));

  p = (uint8_t *)MEM_ALIGN_NEXT(ch_memcore.basemem + offset, align);
 8008958:	4b12      	ldr	r3, [pc, #72]	; (80089a4 <chCoreAllocFromBaseI+0x58>)
 800895a:	681a      	ldr	r2, [r3, #0]
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	4413      	add	r3, r2
 8008960:	461a      	mov	r2, r3
 8008962:	68bb      	ldr	r3, [r7, #8]
 8008964:	4413      	add	r3, r2
 8008966:	1e5a      	subs	r2, r3, #1
 8008968:	68bb      	ldr	r3, [r7, #8]
 800896a:	425b      	negs	r3, r3
 800896c:	4013      	ands	r3, r2
 800896e:	617b      	str	r3, [r7, #20]
  next = p + size;
 8008970:	697a      	ldr	r2, [r7, #20]
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	4413      	add	r3, r2
 8008976:	613b      	str	r3, [r7, #16]

  /* Considering also the case where there is numeric overflow.*/
  if ((next > ch_memcore.topmem) || (next < ch_memcore.basemem)) {
 8008978:	4b0a      	ldr	r3, [pc, #40]	; (80089a4 <chCoreAllocFromBaseI+0x58>)
 800897a:	685b      	ldr	r3, [r3, #4]
 800897c:	693a      	ldr	r2, [r7, #16]
 800897e:	429a      	cmp	r2, r3
 8008980:	d804      	bhi.n	800898c <chCoreAllocFromBaseI+0x40>
 8008982:	4b08      	ldr	r3, [pc, #32]	; (80089a4 <chCoreAllocFromBaseI+0x58>)
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	693a      	ldr	r2, [r7, #16]
 8008988:	429a      	cmp	r2, r3
 800898a:	d201      	bcs.n	8008990 <chCoreAllocFromBaseI+0x44>
    return NULL;
 800898c:	2300      	movs	r3, #0
 800898e:	e003      	b.n	8008998 <chCoreAllocFromBaseI+0x4c>
  }

  ch_memcore.basemem = next;
 8008990:	4a04      	ldr	r2, [pc, #16]	; (80089a4 <chCoreAllocFromBaseI+0x58>)
 8008992:	693b      	ldr	r3, [r7, #16]
 8008994:	6013      	str	r3, [r2, #0]

  return p;
 8008996:	697b      	ldr	r3, [r7, #20]
}
 8008998:	4618      	mov	r0, r3
 800899a:	371c      	adds	r7, #28
 800899c:	46bd      	mov	sp, r7
 800899e:	bc80      	pop	{r7}
 80089a0:	4770      	bx	lr
 80089a2:	bf00      	nop
 80089a4:	24001510 	.word	0x24001510

080089a8 <chCoreAllocFromTopI>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
void *chCoreAllocFromTopI(size_t size, unsigned align, size_t offset) {
 80089a8:	b480      	push	{r7}
 80089aa:	b087      	sub	sp, #28
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	60f8      	str	r0, [r7, #12]
 80089b0:	60b9      	str	r1, [r7, #8]
 80089b2:	607a      	str	r2, [r7, #4]
  uint8_t *p, *prev;

  chDbgCheckClassI();
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));

  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 80089b4:	4b11      	ldr	r3, [pc, #68]	; (80089fc <chCoreAllocFromTopI+0x54>)
 80089b6:	685a      	ldr	r2, [r3, #4]
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	425b      	negs	r3, r3
 80089bc:	4413      	add	r3, r2
 80089be:	461a      	mov	r2, r3
 80089c0:	68bb      	ldr	r3, [r7, #8]
 80089c2:	425b      	negs	r3, r3
 80089c4:	4013      	ands	r3, r2
 80089c6:	617b      	str	r3, [r7, #20]
  prev = p - offset;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	425b      	negs	r3, r3
 80089cc:	697a      	ldr	r2, [r7, #20]
 80089ce:	4413      	add	r3, r2
 80089d0:	613b      	str	r3, [r7, #16]

  /* Considering also the case where there is numeric overflow.*/
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 80089d2:	4b0a      	ldr	r3, [pc, #40]	; (80089fc <chCoreAllocFromTopI+0x54>)
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	693a      	ldr	r2, [r7, #16]
 80089d8:	429a      	cmp	r2, r3
 80089da:	d304      	bcc.n	80089e6 <chCoreAllocFromTopI+0x3e>
 80089dc:	4b07      	ldr	r3, [pc, #28]	; (80089fc <chCoreAllocFromTopI+0x54>)
 80089de:	685b      	ldr	r3, [r3, #4]
 80089e0:	693a      	ldr	r2, [r7, #16]
 80089e2:	429a      	cmp	r2, r3
 80089e4:	d901      	bls.n	80089ea <chCoreAllocFromTopI+0x42>
    return NULL;
 80089e6:	2300      	movs	r3, #0
 80089e8:	e003      	b.n	80089f2 <chCoreAllocFromTopI+0x4a>
  }

  ch_memcore.topmem = prev;
 80089ea:	4a04      	ldr	r2, [pc, #16]	; (80089fc <chCoreAllocFromTopI+0x54>)
 80089ec:	693b      	ldr	r3, [r7, #16]
 80089ee:	6053      	str	r3, [r2, #4]

  return p;
 80089f0:	697b      	ldr	r3, [r7, #20]
}
 80089f2:	4618      	mov	r0, r3
 80089f4:	371c      	adds	r7, #28
 80089f6:	46bd      	mov	sp, r7
 80089f8:	bc80      	pop	{r7}
 80089fa:	4770      	bx	lr
 80089fc:	24001510 	.word	0x24001510

08008a00 <chCoreAllocFromBase>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromBase(size_t size, unsigned align, size_t offset) {
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b086      	sub	sp, #24
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	60f8      	str	r0, [r7, #12]
 8008a08:	60b9      	str	r1, [r7, #8]
 8008a0a:	607a      	str	r2, [r7, #4]
  void *p;

  chSysLock();
 8008a0c:	f7ff ff6d 	bl	80088ea <chSysLock>
  p = chCoreAllocFromBaseI(size, align, offset);
 8008a10:	687a      	ldr	r2, [r7, #4]
 8008a12:	68b9      	ldr	r1, [r7, #8]
 8008a14:	68f8      	ldr	r0, [r7, #12]
 8008a16:	f7ff ff99 	bl	800894c <chCoreAllocFromBaseI>
 8008a1a:	6178      	str	r0, [r7, #20]
  chSysUnlock();
 8008a1c:	f7ff ff74 	bl	8008908 <chSysUnlock>

  return p;
 8008a20:	697b      	ldr	r3, [r7, #20]
}
 8008a22:	4618      	mov	r0, r3
 8008a24:	3718      	adds	r7, #24
 8008a26:	46bd      	mov	sp, r7
 8008a28:	bd80      	pop	{r7, pc}

08008a2a <chCoreAllocFromTop>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromTop(size_t size, unsigned align, size_t offset) {
 8008a2a:	b580      	push	{r7, lr}
 8008a2c:	b086      	sub	sp, #24
 8008a2e:	af00      	add	r7, sp, #0
 8008a30:	60f8      	str	r0, [r7, #12]
 8008a32:	60b9      	str	r1, [r7, #8]
 8008a34:	607a      	str	r2, [r7, #4]
  void *p;

  chSysLock();
 8008a36:	f7ff ff58 	bl	80088ea <chSysLock>
  p = chCoreAllocFromTopI(size, align, offset);
 8008a3a:	687a      	ldr	r2, [r7, #4]
 8008a3c:	68b9      	ldr	r1, [r7, #8]
 8008a3e:	68f8      	ldr	r0, [r7, #12]
 8008a40:	f7ff ffb2 	bl	80089a8 <chCoreAllocFromTopI>
 8008a44:	6178      	str	r0, [r7, #20]
  chSysUnlock();
 8008a46:	f7ff ff5f 	bl	8008908 <chSysUnlock>

  return p;
 8008a4a:	697b      	ldr	r3, [r7, #20]
}
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	3718      	adds	r7, #24
 8008a50:	46bd      	mov	sp, r7
 8008a52:	bd80      	pop	{r7, pc}

08008a54 <__heap_init>:
/**
 * @brief   Initializes the default heap.
 *
 * @notapi
 */
void __heap_init(void) {
 8008a54:	b580      	push	{r7, lr}
 8008a56:	af00      	add	r7, sp, #0

  default_heap.provider = chCoreAllocAlignedWithOffset;
 8008a58:	4b06      	ldr	r3, [pc, #24]	; (8008a74 <__heap_init+0x20>)
 8008a5a:	4a07      	ldr	r2, [pc, #28]	; (8008a78 <__heap_init+0x24>)
 8008a5c:	601a      	str	r2, [r3, #0]
  H_NEXT(&default_heap.header) = NULL;
 8008a5e:	4b05      	ldr	r3, [pc, #20]	; (8008a74 <__heap_init+0x20>)
 8008a60:	2200      	movs	r2, #0
 8008a62:	605a      	str	r2, [r3, #4]
  H_PAGES(&default_heap.header) = 0;
 8008a64:	4b03      	ldr	r3, [pc, #12]	; (8008a74 <__heap_init+0x20>)
 8008a66:	2200      	movs	r2, #0
 8008a68:	609a      	str	r2, [r3, #8]
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&default_heap.mtx);
 8008a6a:	4804      	ldr	r0, [pc, #16]	; (8008a7c <__heap_init+0x28>)
 8008a6c:	f7ff fed3 	bl	8008816 <chMtxObjectInit>
#else
  chSemObjectInit(&default_heap.sem, (cnt_t)1);
#endif
}
 8008a70:	bf00      	nop
 8008a72:	bd80      	pop	{r7, pc}
 8008a74:	24001518 	.word	0x24001518
 8008a78:	08008a2b 	.word	0x08008a2b
 8008a7c:	24001524 	.word	0x24001524

08008a80 <chPoolObjectInitAligned>:
 *                      automatically
 *
 * @init
 */
void chPoolObjectInitAligned(memory_pool_t *mp, size_t size,
                             unsigned align, memgetfunc_t provider) {
 8008a80:	b480      	push	{r7}
 8008a82:	b085      	sub	sp, #20
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	60f8      	str	r0, [r7, #12]
 8008a88:	60b9      	str	r1, [r7, #8]
 8008a8a:	607a      	str	r2, [r7, #4]
 8008a8c:	603b      	str	r3, [r7, #0]
  chDbgCheck((mp != NULL) &&
             (size >= sizeof(void *)) &&
             (align >= PORT_NATURAL_ALIGN) &&
             MEM_IS_VALID_ALIGNMENT(align));

  mp->next = NULL;
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	2200      	movs	r2, #0
 8008a92:	601a      	str	r2, [r3, #0]
  mp->object_size = size;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	68ba      	ldr	r2, [r7, #8]
 8008a98:	605a      	str	r2, [r3, #4]
  mp->align = align;
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	687a      	ldr	r2, [r7, #4]
 8008a9e:	609a      	str	r2, [r3, #8]
  mp->provider = provider;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	683a      	ldr	r2, [r7, #0]
 8008aa4:	60da      	str	r2, [r3, #12]
}
 8008aa6:	bf00      	nop
 8008aa8:	3714      	adds	r7, #20
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	bc80      	pop	{r7}
 8008aae:	4770      	bx	lr

08008ab0 <chCoreAllocAlignedI>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
static inline void *chCoreAllocAlignedI(size_t size, unsigned align) {
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b082      	sub	sp, #8
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	6078      	str	r0, [r7, #4]
 8008ab8:	6039      	str	r1, [r7, #0]

  return chCoreAllocAlignedWithOffsetI(size, align, 0U);
 8008aba:	2200      	movs	r2, #0
 8008abc:	6839      	ldr	r1, [r7, #0]
 8008abe:	6878      	ldr	r0, [r7, #4]
 8008ac0:	f7ff ff72 	bl	80089a8 <chCoreAllocFromTopI>
 8008ac4:	4603      	mov	r3, r0
}
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	3708      	adds	r7, #8
 8008aca:	46bd      	mov	sp, r7
 8008acc:	bd80      	pop	{r7, pc}

08008ace <chPoolObjectInit>:
 *
 * @init
 */
static inline void chPoolObjectInit(memory_pool_t *mp,
                                    size_t size,
                                    memgetfunc_t provider) {
 8008ace:	b580      	push	{r7, lr}
 8008ad0:	b084      	sub	sp, #16
 8008ad2:	af00      	add	r7, sp, #0
 8008ad4:	60f8      	str	r0, [r7, #12]
 8008ad6:	60b9      	str	r1, [r7, #8]
 8008ad8:	607a      	str	r2, [r7, #4]

  chPoolObjectInitAligned(mp, size, PORT_NATURAL_ALIGN, provider);
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	2204      	movs	r2, #4
 8008ade:	68b9      	ldr	r1, [r7, #8]
 8008ae0:	68f8      	ldr	r0, [r7, #12]
 8008ae2:	f7ff ffcd 	bl	8008a80 <chPoolObjectInitAligned>
}
 8008ae6:	bf00      	nop
 8008ae8:	3710      	adds	r7, #16
 8008aea:	46bd      	mov	sp, r7
 8008aec:	bd80      	pop	{r7, pc}

08008aee <dyn_list_init>:
    *dp++ = c;
    i--;
  } while ((c != (char)0) && (i > 0U));
}

static inline void dyn_list_init(dyn_list_t *dlp) {
 8008aee:	b480      	push	{r7}
 8008af0:	b083      	sub	sp, #12
 8008af2:	af00      	add	r7, sp, #0
 8008af4:	6078      	str	r0, [r7, #4]

  dlp->next = (dyn_element_t *)dlp;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	687a      	ldr	r2, [r7, #4]
 8008afa:	601a      	str	r2, [r3, #0]
}
 8008afc:	bf00      	nop
 8008afe:	370c      	adds	r7, #12
 8008b00:	46bd      	mov	sp, r7
 8008b02:	bc80      	pop	{r7}
 8008b04:	4770      	bx	lr
	...

08008b08 <__factory_init>:
/**
 * @brief   Initializes the objects factory.
 *
 * @init
 */
void __factory_init(void) {
 8008b08:	b580      	push	{r7, lr}
 8008b0a:	af00      	add	r7, sp, #0

#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&ch_factory.mtx);
 8008b0c:	4810      	ldr	r0, [pc, #64]	; (8008b50 <__factory_init+0x48>)
 8008b0e:	f7ff fe82 	bl	8008816 <chMtxObjectInit>
#else
  chSemObjectInit(&ch_factory.sem, (cnt_t)1);
#endif

#if CH_CFG_FACTORY_OBJECTS_REGISTRY == TRUE
  dyn_list_init(&ch_factory.obj_list);
 8008b12:	4810      	ldr	r0, [pc, #64]	; (8008b54 <__factory_init+0x4c>)
 8008b14:	f7ff ffeb 	bl	8008aee <dyn_list_init>
  chPoolObjectInit(&ch_factory.obj_pool,
 8008b18:	4a0f      	ldr	r2, [pc, #60]	; (8008b58 <__factory_init+0x50>)
 8008b1a:	2114      	movs	r1, #20
 8008b1c:	480f      	ldr	r0, [pc, #60]	; (8008b5c <__factory_init+0x54>)
 8008b1e:	f7ff ffd6 	bl	8008ace <chPoolObjectInit>
                   sizeof (registered_object_t),
                   chCoreAllocAlignedI);
#endif
#if CH_CFG_FACTORY_GENERIC_BUFFERS == TRUE
  dyn_list_init(&ch_factory.buf_list);
 8008b22:	480f      	ldr	r0, [pc, #60]	; (8008b60 <__factory_init+0x58>)
 8008b24:	f7ff ffe3 	bl	8008aee <dyn_list_init>
#endif
#if CH_CFG_FACTORY_SEMAPHORES == TRUE
  dyn_list_init(&ch_factory.sem_list);
 8008b28:	480e      	ldr	r0, [pc, #56]	; (8008b64 <__factory_init+0x5c>)
 8008b2a:	f7ff ffe0 	bl	8008aee <dyn_list_init>
  chPoolObjectInit(&ch_factory.sem_pool,
 8008b2e:	4a0a      	ldr	r2, [pc, #40]	; (8008b58 <__factory_init+0x50>)
 8008b30:	211c      	movs	r1, #28
 8008b32:	480d      	ldr	r0, [pc, #52]	; (8008b68 <__factory_init+0x60>)
 8008b34:	f7ff ffcb 	bl	8008ace <chPoolObjectInit>
                   sizeof (dyn_semaphore_t),
                   chCoreAllocAlignedI);
#endif
#if CH_CFG_FACTORY_MAILBOXES == TRUE
  dyn_list_init(&ch_factory.mbx_list);
 8008b38:	480c      	ldr	r0, [pc, #48]	; (8008b6c <__factory_init+0x64>)
 8008b3a:	f7ff ffd8 	bl	8008aee <dyn_list_init>
#endif
#if CH_CFG_FACTORY_OBJ_FIFOS == TRUE
  dyn_list_init(&ch_factory.fifo_list);
 8008b3e:	480c      	ldr	r0, [pc, #48]	; (8008b70 <__factory_init+0x68>)
 8008b40:	f7ff ffd5 	bl	8008aee <dyn_list_init>
#endif
#if CH_CFG_FACTORY_PIPES == TRUE
  dyn_list_init(&ch_factory.pipe_list);
 8008b44:	480b      	ldr	r0, [pc, #44]	; (8008b74 <__factory_init+0x6c>)
 8008b46:	f7ff ffd2 	bl	8008aee <dyn_list_init>
#endif
}
 8008b4a:	bf00      	nop
 8008b4c:	bd80      	pop	{r7, pc}
 8008b4e:	bf00      	nop
 8008b50:	24001534 	.word	0x24001534
 8008b54:	24001544 	.word	0x24001544
 8008b58:	08008ab1 	.word	0x08008ab1
 8008b5c:	24001548 	.word	0x24001548
 8008b60:	24001558 	.word	0x24001558
 8008b64:	2400155c 	.word	0x2400155c
 8008b68:	24001560 	.word	0x24001560
 8008b6c:	24001570 	.word	0x24001570
 8008b70:	24001574 	.word	0x24001574
 8008b74:	24001578 	.word	0x24001578

08008b78 <__NVIC_SetPriorityGrouping>:
{
 8008b78:	b480      	push	{r7}
 8008b7a:	b085      	sub	sp, #20
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	f003 0307 	and.w	r3, r3, #7
 8008b86:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008b88:	4b0b      	ldr	r3, [pc, #44]	; (8008bb8 <__NVIC_SetPriorityGrouping+0x40>)
 8008b8a:	68db      	ldr	r3, [r3, #12]
 8008b8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008b8e:	68ba      	ldr	r2, [r7, #8]
 8008b90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8008b94:	4013      	ands	r3, r2
 8008b96:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008b9c:	68bb      	ldr	r3, [r7, #8]
 8008b9e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8008ba0:	4b06      	ldr	r3, [pc, #24]	; (8008bbc <__NVIC_SetPriorityGrouping+0x44>)
 8008ba2:	4313      	orrs	r3, r2
 8008ba4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008ba6:	4a04      	ldr	r2, [pc, #16]	; (8008bb8 <__NVIC_SetPriorityGrouping+0x40>)
 8008ba8:	68bb      	ldr	r3, [r7, #8]
 8008baa:	60d3      	str	r3, [r2, #12]
}
 8008bac:	bf00      	nop
 8008bae:	3714      	adds	r7, #20
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	bc80      	pop	{r7}
 8008bb4:	4770      	bx	lr
 8008bb6:	bf00      	nop
 8008bb8:	e000ed00 	.word	0xe000ed00
 8008bbc:	05fa0000 	.word	0x05fa0000

08008bc0 <__NVIC_SetPriority>:
{
 8008bc0:	b480      	push	{r7}
 8008bc2:	b083      	sub	sp, #12
 8008bc4:	af00      	add	r7, sp, #0
 8008bc6:	4603      	mov	r3, r0
 8008bc8:	6039      	str	r1, [r7, #0]
 8008bca:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8008bcc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	db0a      	blt.n	8008bea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	b2da      	uxtb	r2, r3
 8008bd8:	490c      	ldr	r1, [pc, #48]	; (8008c0c <__NVIC_SetPriority+0x4c>)
 8008bda:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008bde:	0112      	lsls	r2, r2, #4
 8008be0:	b2d2      	uxtb	r2, r2
 8008be2:	440b      	add	r3, r1
 8008be4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8008be8:	e00a      	b.n	8008c00 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008bea:	683b      	ldr	r3, [r7, #0]
 8008bec:	b2da      	uxtb	r2, r3
 8008bee:	4908      	ldr	r1, [pc, #32]	; (8008c10 <__NVIC_SetPriority+0x50>)
 8008bf0:	88fb      	ldrh	r3, [r7, #6]
 8008bf2:	f003 030f 	and.w	r3, r3, #15
 8008bf6:	3b04      	subs	r3, #4
 8008bf8:	0112      	lsls	r2, r2, #4
 8008bfa:	b2d2      	uxtb	r2, r2
 8008bfc:	440b      	add	r3, r1
 8008bfe:	761a      	strb	r2, [r3, #24]
}
 8008c00:	bf00      	nop
 8008c02:	370c      	adds	r7, #12
 8008c04:	46bd      	mov	sp, r7
 8008c06:	bc80      	pop	{r7}
 8008c08:	4770      	bx	lr
 8008c0a:	bf00      	nop
 8008c0c:	e000e100 	.word	0xe000e100
 8008c10:	e000ed00 	.word	0xe000ed00

08008c14 <SVC_Handler>:
 * @details The SVC vector is used for exception mode re-entering after a
 *          context switch and, optionally, for system calls.
 * @note    The SVC vector is only used in advanced kernel mode.
 */
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void SVC_Handler(void) {
 8008c14:	b480      	push	{r7}
 8008c16:	b085      	sub	sp, #20
 8008c18:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8008c1a:	f3ef 8309 	mrs	r3, PSP
 8008c1e:	603b      	str	r3, [r7, #0]
  return(result);
 8008c20:	683b      	ldr	r3, [r7, #0]
/*lint -restore*/
  uint32_t psp = __get_PSP();
 8008c22:	60fb      	str	r3, [r7, #12]
    /* From privileged mode, it is used for context discarding in the
       preemption code.*/

    /* Unstacking procedure, discarding the current exception context and
       positioning the stack to point to the real one.*/
    psp += sizeof (struct port_extctx);
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	3320      	adds	r3, #32
 8008c28:	60fb      	str	r3, [r7, #12]
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	f383 8809 	msr	PSP, r3
}
 8008c34:	bf00      	nop
 8008c36:	2300      	movs	r3, #0
 8008c38:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008c3a:	68bb      	ldr	r3, [r7, #8]
 8008c3c:	f383 8811 	msr	BASEPRI, r3
}
 8008c40:	bf00      	nop
 8008c42:	bf00      	nop
}
 8008c44:	bf00      	nop
#endif

    /* Restoring the normal interrupts status.*/
    port_unlock_from_isr();
  }
}
 8008c46:	bf00      	nop
 8008c48:	3714      	adds	r7, #20
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	bc80      	pop	{r7}
 8008c4e:	4770      	bx	lr

08008c50 <port_init>:
 *
 * @param[in, out] oip  pointer to the @p os_instance_t structure
 *
 * @notapi
 */
void port_init(os_instance_t *oip) {
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b084      	sub	sp, #16
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
 8008c58:	2330      	movs	r3, #48	; 0x30
 8008c5a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	f383 8811 	msr	BASEPRI, r3
}
 8008c62:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8008c64:	b662      	cpsie	i
}
 8008c66:	bf00      	nop
}
 8008c68:	bf00      	nop

  /* Starting in a known IRQ configuration.*/
  port_suspend();

  /* Initializing priority grouping.*/
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);
 8008c6a:	2003      	movs	r0, #3
 8008c6c:	f7ff ff84 	bl	8008b78 <__NVIC_SetPriorityGrouping>

  /* DWT cycle counter enable, note, the M7 requires DWT unlocking.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8008c70:	4b0e      	ldr	r3, [pc, #56]	; (8008cac <port_init+0x5c>)
 8008c72:	68db      	ldr	r3, [r3, #12]
 8008c74:	4a0d      	ldr	r2, [pc, #52]	; (8008cac <port_init+0x5c>)
 8008c76:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008c7a:	60d3      	str	r3, [r2, #12]
#if CORTEX_MODEL == 7
  DWT->LAR = 0xC5ACCE55U;
 8008c7c:	4b0c      	ldr	r3, [pc, #48]	; (8008cb0 <port_init+0x60>)
 8008c7e:	4a0d      	ldr	r2, [pc, #52]	; (8008cb4 <port_init+0x64>)
 8008c80:	f8c3 2fb0 	str.w	r2, [r3, #4016]	; 0xfb0
#endif
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8008c84:	4b0a      	ldr	r3, [pc, #40]	; (8008cb0 <port_init+0x60>)
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	4a09      	ldr	r2, [pc, #36]	; (8008cb0 <port_init+0x60>)
 8008c8a:	f043 0301 	orr.w	r3, r3, #1
 8008c8e:	6013      	str	r3, [r2, #0]

  /* Initialization of the system vectors used by the port.*/
#if CORTEX_SIMPLIFIED_PRIORITY == FALSE
  NVIC_SetPriority(SVCall_IRQn, CORTEX_PRIORITY_SVCALL);
 8008c90:	2102      	movs	r1, #2
 8008c92:	f06f 0004 	mvn.w	r0, #4
 8008c96:	f7ff ff93 	bl	8008bc0 <__NVIC_SetPriority>
#endif
  NVIC_SetPriority(PendSV_IRQn, CORTEX_PRIORITY_PENDSV);
 8008c9a:	2103      	movs	r1, #3
 8008c9c:	f06f 0001 	mvn.w	r0, #1
 8008ca0:	f7ff ff8e 	bl	8008bc0 <__NVIC_SetPriority>

#if (PORT_ENABLE_GUARD_PAGES == TRUE) || (PORT_USE_SYSCALL == TRUE)
  /* MPU is enabled.*/
  mpuEnable(MPU_CTRL_PRIVDEFENA);
#endif
}
 8008ca4:	bf00      	nop
 8008ca6:	3710      	adds	r7, #16
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	bd80      	pop	{r7, pc}
 8008cac:	e000edf0 	.word	0xe000edf0
 8008cb0:	e0001000 	.word	0xe0001000
 8008cb4:	c5acce55 	.word	0xc5acce55

08008cb8 <__port_irq_epilogue>:
#endif

/**
 * @brief   Exception exit redirection to @p __port_switch_from_isr().
 */
void __port_irq_epilogue(void) {
 8008cb8:	b580      	push	{r7, lr}
 8008cba:	b086      	sub	sp, #24
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	2330      	movs	r3, #48	; 0x30
 8008cc0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	f383 8811 	msr	BASEPRI, r3
}
 8008cc8:	bf00      	nop
}
 8008cca:	bf00      	nop
}
 8008ccc:	bf00      	nop

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8008cce:	4b19      	ldr	r3, [pc, #100]	; (8008d34 <__port_irq_epilogue+0x7c>)
 8008cd0:	685b      	ldr	r3, [r3, #4]
 8008cd2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d020      	beq.n	8008d1c <__port_irq_epilogue+0x64>
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8008cda:	f3ef 8309 	mrs	r3, PSP
 8008cde:	607b      	str	r3, [r7, #4]
  return(result);
 8008ce0:	687b      	ldr	r3, [r7, #4]
        lctxp->control = control;
        lctxp->ectxp   = (struct port_extctx *)psp;
      }
    }
#else
    s_psp = __get_PSP();
 8008ce2:	617b      	str	r3, [r7, #20]
#endif

    /* Adding an artificial exception return context, there is no need to
       populate it fully.*/
    s_psp -= sizeof (struct port_extctx);
 8008ce4:	697b      	ldr	r3, [r7, #20]
 8008ce6:	3b20      	subs	r3, #32
 8008ce8:	617b      	str	r3, [r7, #20]

    /* The port_extctx structure is pointed by the S-PSP register.*/
    ectxp = (struct port_extctx *)s_psp;
 8008cea:	697b      	ldr	r3, [r7, #20]
 8008cec:	613b      	str	r3, [r7, #16]

    /* Setting up a fake XPSR register value.*/
    ectxp->xpsr = 0x01000000U;
 8008cee:	693b      	ldr	r3, [r7, #16]
 8008cf0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008cf4:	61da      	str	r2, [r3, #28]
 8008cf6:	697b      	ldr	r3, [r7, #20]
 8008cf8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8008cfa:	68bb      	ldr	r3, [r7, #8]
 8008cfc:	f383 8809 	msr	PSP, r3
}
 8008d00:	bf00      	nop
    /* Writing back the modified S-PSP value.*/
    __set_PSP(s_psp);

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
 8008d02:	f7ff f9cd 	bl	80080a0 <chSchIsPreemptionRequired>
 8008d06:	4603      	mov	r3, r0
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d003      	beq.n	8008d14 <__port_irq_epilogue+0x5c>
      /* Preemption is required we need to enforce a context switch.*/
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 8008d0c:	4a0a      	ldr	r2, [pc, #40]	; (8008d38 <__port_irq_epilogue+0x80>)
 8008d0e:	693b      	ldr	r3, [r7, #16]
 8008d10:	619a      	str	r2, [r3, #24]
      ectxp->pc = (uint32_t)__port_exit_from_isr;
    }

    /* Note, returning without unlocking is intentional, this is done in
       order to keep the rest of the context switch atomic.*/
    return;
 8008d12:	e00b      	b.n	8008d2c <__port_irq_epilogue+0x74>
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8008d14:	4a09      	ldr	r2, [pc, #36]	; (8008d3c <__port_irq_epilogue+0x84>)
 8008d16:	693b      	ldr	r3, [r7, #16]
 8008d18:	619a      	str	r2, [r3, #24]
    return;
 8008d1a:	e007      	b.n	8008d2c <__port_irq_epilogue+0x74>
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008d20:	683b      	ldr	r3, [r7, #0]
 8008d22:	f383 8811 	msr	BASEPRI, r3
}
 8008d26:	bf00      	nop
}
 8008d28:	bf00      	nop
}
 8008d2a:	bf00      	nop
  }
  port_unlock_from_isr();
}
 8008d2c:	3718      	adds	r7, #24
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	bd80      	pop	{r7, pc}
 8008d32:	bf00      	nop
 8008d34:	e000ed00 	.word	0xe000ed00
 8008d38:	08000403 	.word	0x08000403
 8008d3c:	08000406 	.word	0x08000406

08008d40 <_read_r>:
#endif

/***************************************************************************/

__attribute__((used))
int _read_r(struct _reent *r, int file, char * ptr, int len) {
 8008d40:	b480      	push	{r7}
 8008d42:	b085      	sub	sp, #20
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	60f8      	str	r0, [r7, #12]
 8008d48:	60b9      	str	r1, [r7, #8]
 8008d4a:	607a      	str	r2, [r7, #4]
 8008d4c:	603b      	str	r3, [r7, #0]
  return len;
#else
  (void)file;
  (void)ptr;
  (void)len;
  __errno_r(r)  = EINVAL;
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	2216      	movs	r2, #22
 8008d52:	601a      	str	r2, [r3, #0]
  return -1;
 8008d54:	f04f 33ff 	mov.w	r3, #4294967295
#endif
}
 8008d58:	4618      	mov	r0, r3
 8008d5a:	3714      	adds	r7, #20
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	bc80      	pop	{r7}
 8008d60:	4770      	bx	lr

08008d62 <_lseek_r>:

/***************************************************************************/

__attribute__((used))
int _lseek_r(struct _reent *r, int file, int ptr, int dir) {
 8008d62:	b480      	push	{r7}
 8008d64:	b085      	sub	sp, #20
 8008d66:	af00      	add	r7, sp, #0
 8008d68:	60f8      	str	r0, [r7, #12]
 8008d6a:	60b9      	str	r1, [r7, #8]
 8008d6c:	607a      	str	r2, [r7, #4]
 8008d6e:	603b      	str	r3, [r7, #0]
  (void)r;
  (void)file;
  (void)ptr;
  (void)dir;

  return 0;
 8008d70:	2300      	movs	r3, #0
}
 8008d72:	4618      	mov	r0, r3
 8008d74:	3714      	adds	r7, #20
 8008d76:	46bd      	mov	sp, r7
 8008d78:	bc80      	pop	{r7}
 8008d7a:	4770      	bx	lr

08008d7c <_write_r>:

/***************************************************************************/

__attribute__((used))
int _write_r(struct _reent *r, int file, char * ptr, int len) {
 8008d7c:	b480      	push	{r7}
 8008d7e:	b085      	sub	sp, #20
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	60f8      	str	r0, [r7, #12]
 8008d84:	60b9      	str	r1, [r7, #8]
 8008d86:	607a      	str	r2, [r7, #4]
 8008d88:	603b      	str	r3, [r7, #0]
    __errno_r(r) = EINVAL;
    return -1;
  }
  sdWrite(&STDOUT_SD, (uint8_t *)ptr, (size_t)len);
#endif
  return len;
 8008d8a:	683b      	ldr	r3, [r7, #0]
}
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	3714      	adds	r7, #20
 8008d90:	46bd      	mov	sp, r7
 8008d92:	bc80      	pop	{r7}
 8008d94:	4770      	bx	lr

08008d96 <_close_r>:
}

/***************************************************************************/

__attribute__((used))
int _close_r(struct _reent *r, int file) {
 8008d96:	b480      	push	{r7}
 8008d98:	b083      	sub	sp, #12
 8008d9a:	af00      	add	r7, sp, #0
 8008d9c:	6078      	str	r0, [r7, #4]
 8008d9e:	6039      	str	r1, [r7, #0]
  (void)r;
  (void)file;

  return 0;
 8008da0:	2300      	movs	r3, #0
}
 8008da2:	4618      	mov	r0, r3
 8008da4:	370c      	adds	r7, #12
 8008da6:	46bd      	mov	sp, r7
 8008da8:	bc80      	pop	{r7}
 8008daa:	4770      	bx	lr

08008dac <_sbrk_r>:

/***************************************************************************/

__attribute__((used))
caddr_t _sbrk_r(struct _reent *r, int incr) {
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b084      	sub	sp, #16
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
 8008db4:	6039      	str	r1, [r7, #0]
#if CH_CFG_USE_MEMCORE
  void *p;

  chDbgCheck(incr >= 0);

  p = chCoreAllocFromBase((size_t)incr, 1U, 0U);
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	2200      	movs	r2, #0
 8008dba:	2101      	movs	r1, #1
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	f7ff fe1f 	bl	8008a00 <chCoreAllocFromBase>
 8008dc2:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d105      	bne.n	8008dd6 <_sbrk_r+0x2a>
    __errno_r(r)  = ENOMEM;
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	220c      	movs	r2, #12
 8008dce:	601a      	str	r2, [r3, #0]
    return (caddr_t)-1;
 8008dd0:	f04f 33ff 	mov.w	r3, #4294967295
 8008dd4:	e000      	b.n	8008dd8 <_sbrk_r+0x2c>
  }
  return (caddr_t)p;
 8008dd6:	68fb      	ldr	r3, [r7, #12]
#else
  (void)incr;
  __errno_r(r) = ENOMEM;
  return (caddr_t)-1;
#endif
}
 8008dd8:	4618      	mov	r0, r3
 8008dda:	3710      	adds	r7, #16
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	bd80      	pop	{r7, pc}

08008de0 <_fstat_r>:

/***************************************************************************/

__attribute__((used))
int _fstat_r(struct _reent *r, int file, struct stat * st) {
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b084      	sub	sp, #16
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	60f8      	str	r0, [r7, #12]
 8008de8:	60b9      	str	r1, [r7, #8]
 8008dea:	607a      	str	r2, [r7, #4]
  (void)r;
  (void)file;

  memset(st, 0, sizeof(*st));
 8008dec:	2258      	movs	r2, #88	; 0x58
 8008dee:	2100      	movs	r1, #0
 8008df0:	6878      	ldr	r0, [r7, #4]
 8008df2:	f000 fb91 	bl	8009518 <memset>
  st->st_mode = S_IFCHR;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008dfc:	605a      	str	r2, [r3, #4]
  return 0;
 8008dfe:	2300      	movs	r3, #0
}
 8008e00:	4618      	mov	r0, r3
 8008e02:	3710      	adds	r7, #16
 8008e04:	46bd      	mov	sp, r7
 8008e06:	bd80      	pop	{r7, pc}

08008e08 <_isatty_r>:

/***************************************************************************/

__attribute__((used))
int _isatty_r(struct _reent *r, int fd) {
 8008e08:	b480      	push	{r7}
 8008e0a:	b083      	sub	sp, #12
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]
 8008e10:	6039      	str	r1, [r7, #0]
  (void)r;
  (void)fd;

  return 1;
 8008e12:	2301      	movs	r3, #1
}
 8008e14:	4618      	mov	r0, r3
 8008e16:	370c      	adds	r7, #12
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	bc80      	pop	{r7}
 8008e1c:	4770      	bx	lr
	...

08008e20 <_exit>:

/***************************************************************************/

__attribute__((used))
void _exit(int status) {
 8008e20:	b580      	push	{r7, lr}
 8008e22:	b082      	sub	sp, #8
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	6078      	str	r0, [r7, #4]

  (void) status;

  chSysHalt("exit");
 8008e28:	4802      	ldr	r0, [pc, #8]	; (8008e34 <_exit+0x14>)
 8008e2a:	f7fe fac5 	bl	80073b8 <chSysHalt>
  abort();
 8008e2e:	f000 fb27 	bl	8009480 <abort>
 8008e32:	bf00      	nop
 8008e34:	0800f640 	.word	0x0800f640

08008e38 <_kill>:
}

/***************************************************************************/

__attribute__((used))
int _kill(int pid, int sig) {
 8008e38:	b580      	push	{r7, lr}
 8008e3a:	b082      	sub	sp, #8
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
 8008e40:	6039      	str	r1, [r7, #0]

  (void) pid;
  (void) sig;

  chSysHalt("kill");
 8008e42:	4802      	ldr	r0, [pc, #8]	; (8008e4c <_kill+0x14>)
 8008e44:	f7fe fab8 	bl	80073b8 <chSysHalt>
  abort();
 8008e48:	f000 fb1a 	bl	8009480 <abort>
 8008e4c:	0800f648 	.word	0x0800f648

08008e50 <_getpid>:
}

/***************************************************************************/

__attribute__((used))
int _getpid(void) {
 8008e50:	b480      	push	{r7}
 8008e52:	af00      	add	r7, sp, #0

  return 1;
 8008e54:	2301      	movs	r3, #1
  abort();
}
 8008e56:	4618      	mov	r0, r3
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	bc80      	pop	{r7}
 8008e5c:	4770      	bx	lr
	...

08008e60 <adc_lowlevel_init>:
#include "drv_display.h"
#include <stdio.h>

/* ================== LOW LEVEL ADC ================== */

static void adc_lowlevel_init(void) {
 8008e60:	b580      	push	{r7, lr}
 8008e62:	af00      	add	r7, sp, #0
  /* Enable ADC clock */
  RCC->AHB1ENR |= RCC_AHB1ENR_ADC12EN;
 8008e64:	4b25      	ldr	r3, [pc, #148]	; (8008efc <adc_lowlevel_init+0x9c>)
 8008e66:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8008e6a:	4a24      	ldr	r2, [pc, #144]	; (8008efc <adc_lowlevel_init+0x9c>)
 8008e6c:	f043 0320 	orr.w	r3, r3, #32
 8008e70:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
  __ASM volatile ("dsb 0xF":::"memory");
 8008e74:	f3bf 8f4f 	dsb	sy
}
 8008e78:	bf00      	nop
  __DSB();

  /* Exit deep power down, enable regulator */
  ADC1->CR &= ~ADC_CR_DEEPPWD;
 8008e7a:	4b21      	ldr	r3, [pc, #132]	; (8008f00 <adc_lowlevel_init+0xa0>)
 8008e7c:	689b      	ldr	r3, [r3, #8]
 8008e7e:	4a20      	ldr	r2, [pc, #128]	; (8008f00 <adc_lowlevel_init+0xa0>)
 8008e80:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008e84:	6093      	str	r3, [r2, #8]
  ADC1->CR |= ADC_CR_ADVREGEN;
 8008e86:	4b1e      	ldr	r3, [pc, #120]	; (8008f00 <adc_lowlevel_init+0xa0>)
 8008e88:	689b      	ldr	r3, [r3, #8]
 8008e8a:	4a1d      	ldr	r2, [pc, #116]	; (8008f00 <adc_lowlevel_init+0xa0>)
 8008e8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008e90:	6093      	str	r3, [r2, #8]
  chThdSleepMilliseconds(1);
 8008e92:	200a      	movs	r0, #10
 8008e94:	f7ff fbd5 	bl	8008642 <chThdSleep>

  /* Calibrate */
  ADC1->CR &= ~ADC_CR_ADEN;
 8008e98:	4b19      	ldr	r3, [pc, #100]	; (8008f00 <adc_lowlevel_init+0xa0>)
 8008e9a:	689b      	ldr	r3, [r3, #8]
 8008e9c:	4a18      	ldr	r2, [pc, #96]	; (8008f00 <adc_lowlevel_init+0xa0>)
 8008e9e:	f023 0301 	bic.w	r3, r3, #1
 8008ea2:	6093      	str	r3, [r2, #8]
  ADC1->CR |= ADC_CR_ADCAL;
 8008ea4:	4b16      	ldr	r3, [pc, #88]	; (8008f00 <adc_lowlevel_init+0xa0>)
 8008ea6:	689b      	ldr	r3, [r3, #8]
 8008ea8:	4a15      	ldr	r2, [pc, #84]	; (8008f00 <adc_lowlevel_init+0xa0>)
 8008eaa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008eae:	6093      	str	r3, [r2, #8]
  while (ADC1->CR & ADC_CR_ADCAL);
 8008eb0:	bf00      	nop
 8008eb2:	4b13      	ldr	r3, [pc, #76]	; (8008f00 <adc_lowlevel_init+0xa0>)
 8008eb4:	689b      	ldr	r3, [r3, #8]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	dbfb      	blt.n	8008eb2 <adc_lowlevel_init+0x52>

  /* Configure ADC */
  ADC1->CFGR = 0;
 8008eba:	4b11      	ldr	r3, [pc, #68]	; (8008f00 <adc_lowlevel_init+0xa0>)
 8008ebc:	2200      	movs	r2, #0
 8008ebe:	60da      	str	r2, [r3, #12]
  ADC1->SMPR1 = ADC_SMPR1_SMP4_2 | ADC_SMPR1_SMP4_1; // long sample time ch4
 8008ec0:	4b0f      	ldr	r3, [pc, #60]	; (8008f00 <adc_lowlevel_init+0xa0>)
 8008ec2:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
 8008ec6:	615a      	str	r2, [r3, #20]
  ADC1->SQR1 = (4 << ADC_SQR1_SQ1_Pos); // channel 4 = PC4
 8008ec8:	4b0d      	ldr	r3, [pc, #52]	; (8008f00 <adc_lowlevel_init+0xa0>)
 8008eca:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008ece:	631a      	str	r2, [r3, #48]	; 0x30

  /* Enable ADC */
  ADC1->ISR |= ADC_ISR_ADRDY;
 8008ed0:	4b0b      	ldr	r3, [pc, #44]	; (8008f00 <adc_lowlevel_init+0xa0>)
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	4a0a      	ldr	r2, [pc, #40]	; (8008f00 <adc_lowlevel_init+0xa0>)
 8008ed6:	f043 0301 	orr.w	r3, r3, #1
 8008eda:	6013      	str	r3, [r2, #0]
  ADC1->CR |= ADC_CR_ADEN;
 8008edc:	4b08      	ldr	r3, [pc, #32]	; (8008f00 <adc_lowlevel_init+0xa0>)
 8008ede:	689b      	ldr	r3, [r3, #8]
 8008ee0:	4a07      	ldr	r2, [pc, #28]	; (8008f00 <adc_lowlevel_init+0xa0>)
 8008ee2:	f043 0301 	orr.w	r3, r3, #1
 8008ee6:	6093      	str	r3, [r2, #8]
  while (!(ADC1->ISR & ADC_ISR_ADRDY));
 8008ee8:	bf00      	nop
 8008eea:	4b05      	ldr	r3, [pc, #20]	; (8008f00 <adc_lowlevel_init+0xa0>)
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	f003 0301 	and.w	r3, r3, #1
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d0f9      	beq.n	8008eea <adc_lowlevel_init+0x8a>
}
 8008ef6:	bf00      	nop
 8008ef8:	bf00      	nop
 8008efa:	bd80      	pop	{r7, pc}
 8008efc:	58024400 	.word	0x58024400
 8008f00:	40022000 	.word	0x40022000

08008f04 <adc_read_once>:

static uint16_t adc_read_once(void) {
 8008f04:	b480      	push	{r7}
 8008f06:	af00      	add	r7, sp, #0
  ADC1->CR |= ADC_CR_ADSTART;
 8008f08:	4b09      	ldr	r3, [pc, #36]	; (8008f30 <adc_read_once+0x2c>)
 8008f0a:	689b      	ldr	r3, [r3, #8]
 8008f0c:	4a08      	ldr	r2, [pc, #32]	; (8008f30 <adc_read_once+0x2c>)
 8008f0e:	f043 0304 	orr.w	r3, r3, #4
 8008f12:	6093      	str	r3, [r2, #8]
  while (!(ADC1->ISR & ADC_ISR_EOC));
 8008f14:	bf00      	nop
 8008f16:	4b06      	ldr	r3, [pc, #24]	; (8008f30 <adc_read_once+0x2c>)
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	f003 0304 	and.w	r3, r3, #4
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d0f9      	beq.n	8008f16 <adc_read_once+0x12>
  return ADC1->DR;
 8008f22:	4b03      	ldr	r3, [pc, #12]	; (8008f30 <adc_read_once+0x2c>)
 8008f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f26:	b29b      	uxth	r3, r3
}
 8008f28:	4618      	mov	r0, r3
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	bc80      	pop	{r7}
 8008f2e:	4770      	bx	lr
 8008f30:	40022000 	.word	0x40022000

08008f34 <main>:

/* ================== MAIN ================== */

int main(void) {
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b08a      	sub	sp, #40	; 0x28
 8008f38:	af00      	add	r7, sp, #0
  halInit();
 8008f3a:	f7f8 f96f 	bl	800121c <halInit>
  chSysInit();
 8008f3e:	f7fe fa0b 	bl	8007358 <chSysInit>

  drivers_init_all();
 8008f42:	f000 f827 	bl	8008f94 <drivers_init_all>
  drv_display_init();
 8008f46:	f000 f9f7 	bl	8009338 <drv_display_init>

  /* PC4 analog */
  palSetPadMode(GPIOC, 4, PAL_MODE_INPUT_ANALOG);
 8008f4a:	2203      	movs	r2, #3
 8008f4c:	2110      	movs	r1, #16
 8008f4e:	480f      	ldr	r0, [pc, #60]	; (8008f8c <main+0x58>)
 8008f50:	f7fb fa4e 	bl	80043f0 <_pal_lld_setgroupmode>

  adc_lowlevel_init();
 8008f54:	f7ff ff84 	bl	8008e60 <adc_lowlevel_init>

  char line[32];

  while (true) {
    uint16_t v = adc_read_once();
 8008f58:	f7ff ffd4 	bl	8008f04 <adc_read_once>
 8008f5c:	4603      	mov	r3, r0
 8008f5e:	84fb      	strh	r3, [r7, #38]	; 0x26

    drv_display_clear();
 8008f60:	f000 f98e 	bl	8009280 <drv_display_clear>
    snprintf(line, sizeof(line), "ADC PC4: %u", v);
 8008f64:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008f66:	1d38      	adds	r0, r7, #4
 8008f68:	4a09      	ldr	r2, [pc, #36]	; (8008f90 <main+0x5c>)
 8008f6a:	2120      	movs	r1, #32
 8008f6c:	f000 fa90 	bl	8009490 <snprintf>
    drv_display_draw_text(0, 0, line);
 8008f70:	1d3b      	adds	r3, r7, #4
 8008f72:	461a      	mov	r2, r3
 8008f74:	2100      	movs	r1, #0
 8008f76:	2000      	movs	r0, #0
 8008f78:	f000 f94e 	bl	8009218 <drv_display_draw_text>
    drv_display_update();
 8008f7c:	f000 f996 	bl	80092ac <drv_display_update>

    chThdSleepMilliseconds(200);
 8008f80:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8008f84:	f7ff fb5d 	bl	8008642 <chThdSleep>
  while (true) {
 8008f88:	e7e6      	b.n	8008f58 <main+0x24>
 8008f8a:	bf00      	nop
 8008f8c:	58020800 	.word	0x58020800
 8008f90:	0800f660 	.word	0x0800f660

08008f94 <drivers_init_all>:

#include "drivers.h"

mutex_t spi5_mutex;

void drivers_init_all(void) {
 8008f94:	b580      	push	{r7, lr}
 8008f96:	af00      	add	r7, sp, #0
    chMtxObjectInit(&spi5_mutex);
 8008f98:	4803      	ldr	r0, [pc, #12]	; (8008fa8 <drivers_init_all+0x14>)
 8008f9a:	f7ff fc3c 	bl	8008816 <chMtxObjectInit>
       - drv_display   : init uniquement (rendu dclench ct UI)
       - drv_leds_addr : init uniquement (rendu dclench ct UI)
       - drv_buttons   : start = init + thread de scan
       - drv_encoders  : start = init + thread de scan
       - drv_pots      : start = init + thread de scan */
    drv_display_init();
 8008f9e:	f000 f9cb 	bl	8009338 <drv_display_init>

}
 8008fa2:	bf00      	nop
 8008fa4:	bd80      	pop	{r7, pc}
 8008fa6:	bf00      	nop
 8008fa8:	2400157c 	.word	0x2400157c

08008fac <cs_low>:

/* ====================================================================== */
/*                              UTILITAIRES GPIO                          */
/* ====================================================================== */

static inline void cs_low(void)  { palClearLine(LINE_SPI5_CS_OLED); }
 8008fac:	b480      	push	{r7}
 8008fae:	af00      	add	r7, sp, #0
 8008fb0:	4b03      	ldr	r3, [pc, #12]	; (8008fc0 <cs_low+0x14>)
 8008fb2:	2240      	movs	r2, #64	; 0x40
 8008fb4:	835a      	strh	r2, [r3, #26]
 8008fb6:	bf00      	nop
 8008fb8:	46bd      	mov	sp, r7
 8008fba:	bc80      	pop	{r7}
 8008fbc:	4770      	bx	lr
 8008fbe:	bf00      	nop
 8008fc0:	58022000 	.word	0x58022000

08008fc4 <cs_high>:
static inline void cs_high(void) { palSetLine  (LINE_SPI5_CS_OLED); }
 8008fc4:	b480      	push	{r7}
 8008fc6:	af00      	add	r7, sp, #0
 8008fc8:	4b03      	ldr	r3, [pc, #12]	; (8008fd8 <cs_high+0x14>)
 8008fca:	2240      	movs	r2, #64	; 0x40
 8008fcc:	831a      	strh	r2, [r3, #24]
 8008fce:	bf00      	nop
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	bc80      	pop	{r7}
 8008fd4:	4770      	bx	lr
 8008fd6:	bf00      	nop
 8008fd8:	58022000 	.word	0x58022000

08008fdc <dc_cmd>:
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8008fdc:	b480      	push	{r7}
 8008fde:	af00      	add	r7, sp, #0
 8008fe0:	4b03      	ldr	r3, [pc, #12]	; (8008ff0 <dc_cmd+0x14>)
 8008fe2:	2220      	movs	r2, #32
 8008fe4:	835a      	strh	r2, [r3, #26]
 8008fe6:	bf00      	nop
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	bc80      	pop	{r7}
 8008fec:	4770      	bx	lr
 8008fee:	bf00      	nop
 8008ff0:	58022000 	.word	0x58022000

08008ff4 <dc_data>:
static inline void dc_data(void) { palSetLine  (LINE_SPI5_DC_OLED); }
 8008ff4:	b480      	push	{r7}
 8008ff6:	af00      	add	r7, sp, #0
 8008ff8:	4b03      	ldr	r3, [pc, #12]	; (8009008 <dc_data+0x14>)
 8008ffa:	2220      	movs	r2, #32
 8008ffc:	831a      	strh	r2, [r3, #24]
 8008ffe:	bf00      	nop
 8009000:	46bd      	mov	sp, r7
 8009002:	bc80      	pop	{r7}
 8009004:	4770      	bx	lr
 8009006:	bf00      	nop
 8009008:	58022000 	.word	0x58022000

0800900c <send_cmd>:

/* ====================================================================== */
/*                              UTILITAIRES SPI                           */
/* ====================================================================== */

static void send_cmd(uint8_t cmd) {
 800900c:	b580      	push	{r7, lr}
 800900e:	b082      	sub	sp, #8
 8009010:	af00      	add	r7, sp, #0
 8009012:	4603      	mov	r3, r0
 8009014:	71fb      	strb	r3, [r7, #7]
    dc_cmd();
 8009016:	f7ff ffe1 	bl	8008fdc <dc_cmd>
    cs_low();
 800901a:	f7ff ffc7 	bl	8008fac <cs_low>
    spiPolledExchange(&SPID2, cmd);
 800901e:	79fb      	ldrb	r3, [r7, #7]
 8009020:	4619      	mov	r1, r3
 8009022:	4804      	ldr	r0, [pc, #16]	; (8009034 <send_cmd+0x28>)
 8009024:	f7fd fdb6 	bl	8006b94 <spi_lld_polled_exchange>
    cs_high();
 8009028:	f7ff ffcc 	bl	8008fc4 <cs_high>
}
 800902c:	bf00      	nop
 800902e:	3708      	adds	r7, #8
 8009030:	46bd      	mov	sp, r7
 8009032:	bd80      	pop	{r7, pc}
 8009034:	2400091c 	.word	0x2400091c

08009038 <send_data>:

static void send_data(const uint8_t *data, size_t len) {
 8009038:	b580      	push	{r7, lr}
 800903a:	b084      	sub	sp, #16
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
 8009040:	6039      	str	r1, [r7, #0]
    dc_data();
 8009042:	f7ff ffd7 	bl	8008ff4 <dc_data>
    for (size_t i = 0; i < len; i++) {
 8009046:	2300      	movs	r3, #0
 8009048:	60fb      	str	r3, [r7, #12]
 800904a:	e00e      	b.n	800906a <send_data+0x32>
        cs_low();
 800904c:	f7ff ffae 	bl	8008fac <cs_low>
        spiPolledExchange(&SPID2, data[i]);
 8009050:	687a      	ldr	r2, [r7, #4]
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	4413      	add	r3, r2
 8009056:	781b      	ldrb	r3, [r3, #0]
 8009058:	4619      	mov	r1, r3
 800905a:	4808      	ldr	r0, [pc, #32]	; (800907c <send_data+0x44>)
 800905c:	f7fd fd9a 	bl	8006b94 <spi_lld_polled_exchange>
        cs_high();
 8009060:	f7ff ffb0 	bl	8008fc4 <cs_high>
    for (size_t i = 0; i < len; i++) {
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	3301      	adds	r3, #1
 8009068:	60fb      	str	r3, [r7, #12]
 800906a:	68fa      	ldr	r2, [r7, #12]
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	429a      	cmp	r2, r3
 8009070:	d3ec      	bcc.n	800904c <send_data+0x14>
    }
}
 8009072:	bf00      	nop
 8009074:	bf00      	nop
 8009076:	3710      	adds	r7, #16
 8009078:	46bd      	mov	sp, r7
 800907a:	bd80      	pop	{r7, pc}
 800907c:	2400091c 	.word	0x2400091c

08009080 <set_pixel>:

/* ====================================================================== */
/*                              PIXELS                                    */
/* ====================================================================== */

static inline void set_pixel(int x, int y, bool on) {
 8009080:	b480      	push	{r7}
 8009082:	b087      	sub	sp, #28
 8009084:	af00      	add	r7, sp, #0
 8009086:	60f8      	str	r0, [r7, #12]
 8009088:	60b9      	str	r1, [r7, #8]
 800908a:	4613      	mov	r3, r2
 800908c:	71fb      	strb	r3, [r7, #7]
    if (x < 0 || x >= BRICK_OLED_WIDTH ||
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	2b00      	cmp	r3, #0
 8009092:	db4f      	blt.n	8009134 <set_pixel+0xb4>
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	2b7f      	cmp	r3, #127	; 0x7f
 8009098:	dc4c      	bgt.n	8009134 <set_pixel+0xb4>
 800909a:	68bb      	ldr	r3, [r7, #8]
 800909c:	2b00      	cmp	r3, #0
 800909e:	db49      	blt.n	8009134 <set_pixel+0xb4>
        y < 0 || y >= BRICK_OLED_HEIGHT)
 80090a0:	68bb      	ldr	r3, [r7, #8]
 80090a2:	2b3f      	cmp	r3, #63	; 0x3f
 80090a4:	dc46      	bgt.n	8009134 <set_pixel+0xb4>
        return;

    const int index = x + (y >> 3) * BRICK_OLED_WIDTH;
 80090a6:	68bb      	ldr	r3, [r7, #8]
 80090a8:	10db      	asrs	r3, r3, #3
 80090aa:	01db      	lsls	r3, r3, #7
 80090ac:	68fa      	ldr	r2, [r7, #12]
 80090ae:	4413      	add	r3, r2
 80090b0:	617b      	str	r3, [r7, #20]
    const uint8_t mask = (uint8_t)(1U << (y & 7));
 80090b2:	68bb      	ldr	r3, [r7, #8]
 80090b4:	f003 0307 	and.w	r3, r3, #7
 80090b8:	2201      	movs	r2, #1
 80090ba:	fa02 f303 	lsl.w	r3, r2, r3
 80090be:	74fb      	strb	r3, [r7, #19]

    uint8_t old = buffer[index];
 80090c0:	4a1f      	ldr	r2, [pc, #124]	; (8009140 <set_pixel+0xc0>)
 80090c2:	697b      	ldr	r3, [r7, #20]
 80090c4:	4413      	add	r3, r2
 80090c6:	781b      	ldrb	r3, [r3, #0]
 80090c8:	74bb      	strb	r3, [r7, #18]

    if (on)
 80090ca:	79fb      	ldrb	r3, [r7, #7]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d00c      	beq.n	80090ea <set_pixel+0x6a>
        buffer[index] |= mask;
 80090d0:	4a1b      	ldr	r2, [pc, #108]	; (8009140 <set_pixel+0xc0>)
 80090d2:	697b      	ldr	r3, [r7, #20]
 80090d4:	4413      	add	r3, r2
 80090d6:	781a      	ldrb	r2, [r3, #0]
 80090d8:	7cfb      	ldrb	r3, [r7, #19]
 80090da:	4313      	orrs	r3, r2
 80090dc:	b2d9      	uxtb	r1, r3
 80090de:	4a18      	ldr	r2, [pc, #96]	; (8009140 <set_pixel+0xc0>)
 80090e0:	697b      	ldr	r3, [r7, #20]
 80090e2:	4413      	add	r3, r2
 80090e4:	460a      	mov	r2, r1
 80090e6:	701a      	strb	r2, [r3, #0]
 80090e8:	e00d      	b.n	8009106 <set_pixel+0x86>
    else
        buffer[index] &= (uint8_t)~mask;
 80090ea:	4a15      	ldr	r2, [pc, #84]	; (8009140 <set_pixel+0xc0>)
 80090ec:	697b      	ldr	r3, [r7, #20]
 80090ee:	4413      	add	r3, r2
 80090f0:	781a      	ldrb	r2, [r3, #0]
 80090f2:	7cfb      	ldrb	r3, [r7, #19]
 80090f4:	43db      	mvns	r3, r3
 80090f6:	b2db      	uxtb	r3, r3
 80090f8:	4013      	ands	r3, r2
 80090fa:	b2d9      	uxtb	r1, r3
 80090fc:	4a10      	ldr	r2, [pc, #64]	; (8009140 <set_pixel+0xc0>)
 80090fe:	697b      	ldr	r3, [r7, #20]
 8009100:	4413      	add	r3, r2
 8009102:	460a      	mov	r2, r1
 8009104:	701a      	strb	r2, [r3, #0]

    if (buffer[index] != old) {
 8009106:	4a0e      	ldr	r2, [pc, #56]	; (8009140 <set_pixel+0xc0>)
 8009108:	697b      	ldr	r3, [r7, #20]
 800910a:	4413      	add	r3, r2
 800910c:	781b      	ldrb	r3, [r3, #0]
 800910e:	7cba      	ldrb	r2, [r7, #18]
 8009110:	429a      	cmp	r2, r3
 8009112:	d010      	beq.n	8009136 <set_pixel+0xb6>
        display_dirty = true;
 8009114:	4b0b      	ldr	r3, [pc, #44]	; (8009144 <set_pixel+0xc4>)
 8009116:	2201      	movs	r2, #1
 8009118:	701a      	strb	r2, [r3, #0]
        dirty_pages |= (1U << (y >> 3));
 800911a:	68bb      	ldr	r3, [r7, #8]
 800911c:	10db      	asrs	r3, r3, #3
 800911e:	2201      	movs	r2, #1
 8009120:	fa02 f303 	lsl.w	r3, r2, r3
 8009124:	b2da      	uxtb	r2, r3
 8009126:	4b08      	ldr	r3, [pc, #32]	; (8009148 <set_pixel+0xc8>)
 8009128:	781b      	ldrb	r3, [r3, #0]
 800912a:	4313      	orrs	r3, r2
 800912c:	b2da      	uxtb	r2, r3
 800912e:	4b06      	ldr	r3, [pc, #24]	; (8009148 <set_pixel+0xc8>)
 8009130:	701a      	strb	r2, [r3, #0]
 8009132:	e000      	b.n	8009136 <set_pixel+0xb6>
        return;
 8009134:	bf00      	nop
    }
}
 8009136:	371c      	adds	r7, #28
 8009138:	46bd      	mov	sp, r7
 800913a:	bc80      	pop	{r7}
 800913c:	4770      	bx	lr
 800913e:	bf00      	nop
 8009140:	2400158c 	.word	0x2400158c
 8009144:	24001990 	.word	0x24001990
 8009148:	24001991 	.word	0x24001991

0800914c <font_advance>:

void drv_display_set_font(const font_t *font) {
    current_font = font;
}

static inline uint8_t font_advance(const font_t *f) {
 800914c:	b480      	push	{r7}
 800914e:	b083      	sub	sp, #12
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
    return (uint8_t)(f->width + f->spacing);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	791a      	ldrb	r2, [r3, #4]
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	7a1b      	ldrb	r3, [r3, #8]
 800915c:	4413      	add	r3, r2
 800915e:	b2db      	uxtb	r3, r3
}
 8009160:	4618      	mov	r0, r3
 8009162:	370c      	adds	r7, #12
 8009164:	46bd      	mov	sp, r7
 8009166:	bc80      	pop	{r7}
 8009168:	4770      	bx	lr
	...

0800916c <drv_display_draw_char>:

void drv_display_draw_char(uint8_t x, uint8_t y, char c) {
 800916c:	b580      	push	{r7, lr}
 800916e:	b084      	sub	sp, #16
 8009170:	af00      	add	r7, sp, #0
 8009172:	4603      	mov	r3, r0
 8009174:	71fb      	strb	r3, [r7, #7]
 8009176:	460b      	mov	r3, r1
 8009178:	71bb      	strb	r3, [r7, #6]
 800917a:	4613      	mov	r3, r2
 800917c:	717b      	strb	r3, [r7, #5]
    if (!current_font)
 800917e:	4b25      	ldr	r3, [pc, #148]	; (8009214 <drv_display_draw_char+0xa8>)
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	2b00      	cmp	r3, #0
 8009184:	d041      	beq.n	800920a <drv_display_draw_char+0x9e>
        return;

    if ((uint8_t)c < current_font->first ||
 8009186:	4b23      	ldr	r3, [pc, #140]	; (8009214 <drv_display_draw_char+0xa8>)
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	799b      	ldrb	r3, [r3, #6]
 800918c:	797a      	ldrb	r2, [r7, #5]
 800918e:	429a      	cmp	r2, r3
 8009190:	d305      	bcc.n	800919e <drv_display_draw_char+0x32>
        (uint8_t)c > current_font->last)
 8009192:	4b20      	ldr	r3, [pc, #128]	; (8009214 <drv_display_draw_char+0xa8>)
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	79db      	ldrb	r3, [r3, #7]
    if ((uint8_t)c < current_font->first ||
 8009198:	797a      	ldrb	r2, [r7, #5]
 800919a:	429a      	cmp	r2, r3
 800919c:	d901      	bls.n	80091a2 <drv_display_draw_char+0x36>
        c = '?';
 800919e:	233f      	movs	r3, #63	; 0x3f
 80091a0:	717b      	strb	r3, [r7, #5]

    for (uint8_t col = 0; col < current_font->width; col++) {
 80091a2:	2300      	movs	r3, #0
 80091a4:	73fb      	strb	r3, [r7, #15]
 80091a6:	e029      	b.n	80091fc <drv_display_draw_char+0x90>
        uint8_t bits = current_font->get_col(c, col);
 80091a8:	4b1a      	ldr	r3, [pc, #104]	; (8009214 <drv_display_draw_char+0xa8>)
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	68db      	ldr	r3, [r3, #12]
 80091ae:	7bf9      	ldrb	r1, [r7, #15]
 80091b0:	797a      	ldrb	r2, [r7, #5]
 80091b2:	4610      	mov	r0, r2
 80091b4:	4798      	blx	r3
 80091b6:	4603      	mov	r3, r0
 80091b8:	737b      	strb	r3, [r7, #13]
        for (uint8_t row = 0; row < current_font->height; row++) {
 80091ba:	2300      	movs	r3, #0
 80091bc:	73bb      	strb	r3, [r7, #14]
 80091be:	e014      	b.n	80091ea <drv_display_draw_char+0x7e>
            if (bits & (1U << row))
 80091c0:	7b7a      	ldrb	r2, [r7, #13]
 80091c2:	7bbb      	ldrb	r3, [r7, #14]
 80091c4:	fa22 f303 	lsr.w	r3, r2, r3
 80091c8:	f003 0301 	and.w	r3, r3, #1
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d009      	beq.n	80091e4 <drv_display_draw_char+0x78>
                set_pixel(x + col, y + row, true);
 80091d0:	79fa      	ldrb	r2, [r7, #7]
 80091d2:	7bfb      	ldrb	r3, [r7, #15]
 80091d4:	18d0      	adds	r0, r2, r3
 80091d6:	79ba      	ldrb	r2, [r7, #6]
 80091d8:	7bbb      	ldrb	r3, [r7, #14]
 80091da:	4413      	add	r3, r2
 80091dc:	2201      	movs	r2, #1
 80091de:	4619      	mov	r1, r3
 80091e0:	f7ff ff4e 	bl	8009080 <set_pixel>
        for (uint8_t row = 0; row < current_font->height; row++) {
 80091e4:	7bbb      	ldrb	r3, [r7, #14]
 80091e6:	3301      	adds	r3, #1
 80091e8:	73bb      	strb	r3, [r7, #14]
 80091ea:	4b0a      	ldr	r3, [pc, #40]	; (8009214 <drv_display_draw_char+0xa8>)
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	795b      	ldrb	r3, [r3, #5]
 80091f0:	7bba      	ldrb	r2, [r7, #14]
 80091f2:	429a      	cmp	r2, r3
 80091f4:	d3e4      	bcc.n	80091c0 <drv_display_draw_char+0x54>
    for (uint8_t col = 0; col < current_font->width; col++) {
 80091f6:	7bfb      	ldrb	r3, [r7, #15]
 80091f8:	3301      	adds	r3, #1
 80091fa:	73fb      	strb	r3, [r7, #15]
 80091fc:	4b05      	ldr	r3, [pc, #20]	; (8009214 <drv_display_draw_char+0xa8>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	791b      	ldrb	r3, [r3, #4]
 8009202:	7bfa      	ldrb	r2, [r7, #15]
 8009204:	429a      	cmp	r2, r3
 8009206:	d3cf      	bcc.n	80091a8 <drv_display_draw_char+0x3c>
 8009208:	e000      	b.n	800920c <drv_display_draw_char+0xa0>
        return;
 800920a:	bf00      	nop
        }
    }
}
 800920c:	3710      	adds	r7, #16
 800920e:	46bd      	mov	sp, r7
 8009210:	bd80      	pop	{r7, pc}
 8009212:	bf00      	nop
 8009214:	2400198c 	.word	0x2400198c

08009218 <drv_display_draw_text>:

void drv_display_draw_text(uint8_t x, uint8_t y, const char *txt) {
 8009218:	b580      	push	{r7, lr}
 800921a:	b084      	sub	sp, #16
 800921c:	af00      	add	r7, sp, #0
 800921e:	4603      	mov	r3, r0
 8009220:	603a      	str	r2, [r7, #0]
 8009222:	71fb      	strb	r3, [r7, #7]
 8009224:	460b      	mov	r3, r1
 8009226:	71bb      	strb	r3, [r7, #6]
    if (!current_font || !txt)
 8009228:	4b14      	ldr	r3, [pc, #80]	; (800927c <drv_display_draw_text+0x64>)
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	2b00      	cmp	r3, #0
 800922e:	d020      	beq.n	8009272 <drv_display_draw_text+0x5a>
 8009230:	683b      	ldr	r3, [r7, #0]
 8009232:	2b00      	cmp	r3, #0
 8009234:	d01d      	beq.n	8009272 <drv_display_draw_text+0x5a>
        return;

    const uint8_t adv = font_advance(current_font);
 8009236:	4b11      	ldr	r3, [pc, #68]	; (800927c <drv_display_draw_text+0x64>)
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	4618      	mov	r0, r3
 800923c:	f7ff ff86 	bl	800914c <font_advance>
 8009240:	4603      	mov	r3, r0
 8009242:	73fb      	strb	r3, [r7, #15]

    while (*txt && x < BRICK_OLED_WIDTH) {
 8009244:	e00c      	b.n	8009260 <drv_display_draw_text+0x48>
        drv_display_draw_char(x, y, *txt++);
 8009246:	683b      	ldr	r3, [r7, #0]
 8009248:	1c5a      	adds	r2, r3, #1
 800924a:	603a      	str	r2, [r7, #0]
 800924c:	781a      	ldrb	r2, [r3, #0]
 800924e:	79b9      	ldrb	r1, [r7, #6]
 8009250:	79fb      	ldrb	r3, [r7, #7]
 8009252:	4618      	mov	r0, r3
 8009254:	f7ff ff8a 	bl	800916c <drv_display_draw_char>
        x = (uint8_t)(x + adv);
 8009258:	79fa      	ldrb	r2, [r7, #7]
 800925a:	7bfb      	ldrb	r3, [r7, #15]
 800925c:	4413      	add	r3, r2
 800925e:	71fb      	strb	r3, [r7, #7]
    while (*txt && x < BRICK_OLED_WIDTH) {
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	781b      	ldrb	r3, [r3, #0]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d005      	beq.n	8009274 <drv_display_draw_text+0x5c>
 8009268:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800926c:	2b00      	cmp	r3, #0
 800926e:	daea      	bge.n	8009246 <drv_display_draw_text+0x2e>
 8009270:	e000      	b.n	8009274 <drv_display_draw_text+0x5c>
        return;
 8009272:	bf00      	nop
    }
}
 8009274:	3710      	adds	r7, #16
 8009276:	46bd      	mov	sp, r7
 8009278:	bd80      	pop	{r7, pc}
 800927a:	bf00      	nop
 800927c:	2400198c 	.word	0x2400198c

08009280 <drv_display_clear>:

/* ====================================================================== */
/*                              CLEAR / UPDATE                            */
/* ====================================================================== */

void drv_display_clear(void) {
 8009280:	b580      	push	{r7, lr}
 8009282:	af00      	add	r7, sp, #0
    memset(buffer, 0x00, sizeof(buffer));
 8009284:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009288:	2100      	movs	r1, #0
 800928a:	4805      	ldr	r0, [pc, #20]	; (80092a0 <drv_display_clear+0x20>)
 800928c:	f000 f944 	bl	8009518 <memset>
    display_dirty = true;
 8009290:	4b04      	ldr	r3, [pc, #16]	; (80092a4 <drv_display_clear+0x24>)
 8009292:	2201      	movs	r2, #1
 8009294:	701a      	strb	r2, [r3, #0]
    dirty_pages = 0xFF;
 8009296:	4b04      	ldr	r3, [pc, #16]	; (80092a8 <drv_display_clear+0x28>)
 8009298:	22ff      	movs	r2, #255	; 0xff
 800929a:	701a      	strb	r2, [r3, #0]
}
 800929c:	bf00      	nop
 800929e:	bd80      	pop	{r7, pc}
 80092a0:	2400158c 	.word	0x2400158c
 80092a4:	24001990 	.word	0x24001990
 80092a8:	24001991 	.word	0x24001991

080092ac <drv_display_update>:

void drv_display_update(void) {
 80092ac:	b580      	push	{r7, lr}
 80092ae:	b082      	sub	sp, #8
 80092b0:	af00      	add	r7, sp, #0
    if (!display_dirty)
 80092b2:	4b1e      	ldr	r3, [pc, #120]	; (800932c <drv_display_update+0x80>)
 80092b4:	781b      	ldrb	r3, [r3, #0]
 80092b6:	b2db      	uxtb	r3, r3
 80092b8:	f083 0301 	eor.w	r3, r3, #1
 80092bc:	b2db      	uxtb	r3, r3
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d12f      	bne.n	8009322 <drv_display_update+0x76>
        return;

    for (uint8_t page = 0; page < 8; page++) {
 80092c2:	2300      	movs	r3, #0
 80092c4:	71fb      	strb	r3, [r7, #7]
 80092c6:	e022      	b.n	800930e <drv_display_update+0x62>
        if (!(dirty_pages & (1U << page)))
 80092c8:	4b19      	ldr	r3, [pc, #100]	; (8009330 <drv_display_update+0x84>)
 80092ca:	781b      	ldrb	r3, [r3, #0]
 80092cc:	461a      	mov	r2, r3
 80092ce:	79fb      	ldrb	r3, [r7, #7]
 80092d0:	fa22 f303 	lsr.w	r3, r2, r3
 80092d4:	f003 0301 	and.w	r3, r3, #1
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d014      	beq.n	8009306 <drv_display_update+0x5a>
            continue;

        send_cmd(0xB0 + page);
 80092dc:	79fb      	ldrb	r3, [r7, #7]
 80092de:	3b50      	subs	r3, #80	; 0x50
 80092e0:	b2db      	uxtb	r3, r3
 80092e2:	4618      	mov	r0, r3
 80092e4:	f7ff fe92 	bl	800900c <send_cmd>
        send_cmd(0x00);
 80092e8:	2000      	movs	r0, #0
 80092ea:	f7ff fe8f 	bl	800900c <send_cmd>
        send_cmd(0x10);
 80092ee:	2010      	movs	r0, #16
 80092f0:	f7ff fe8c 	bl	800900c <send_cmd>

        send_data(&buffer[page * BRICK_OLED_WIDTH],
 80092f4:	79fb      	ldrb	r3, [r7, #7]
 80092f6:	01db      	lsls	r3, r3, #7
 80092f8:	4a0e      	ldr	r2, [pc, #56]	; (8009334 <drv_display_update+0x88>)
 80092fa:	4413      	add	r3, r2
 80092fc:	2180      	movs	r1, #128	; 0x80
 80092fe:	4618      	mov	r0, r3
 8009300:	f7ff fe9a 	bl	8009038 <send_data>
 8009304:	e000      	b.n	8009308 <drv_display_update+0x5c>
            continue;
 8009306:	bf00      	nop
    for (uint8_t page = 0; page < 8; page++) {
 8009308:	79fb      	ldrb	r3, [r7, #7]
 800930a:	3301      	adds	r3, #1
 800930c:	71fb      	strb	r3, [r7, #7]
 800930e:	79fb      	ldrb	r3, [r7, #7]
 8009310:	2b07      	cmp	r3, #7
 8009312:	d9d9      	bls.n	80092c8 <drv_display_update+0x1c>
                  BRICK_OLED_WIDTH);
    }

    display_dirty = false;
 8009314:	4b05      	ldr	r3, [pc, #20]	; (800932c <drv_display_update+0x80>)
 8009316:	2200      	movs	r2, #0
 8009318:	701a      	strb	r2, [r3, #0]
    dirty_pages = 0;
 800931a:	4b05      	ldr	r3, [pc, #20]	; (8009330 <drv_display_update+0x84>)
 800931c:	2200      	movs	r2, #0
 800931e:	701a      	strb	r2, [r3, #0]
 8009320:	e000      	b.n	8009324 <drv_display_update+0x78>
        return;
 8009322:	bf00      	nop
}
 8009324:	3708      	adds	r7, #8
 8009326:	46bd      	mov	sp, r7
 8009328:	bd80      	pop	{r7, pc}
 800932a:	bf00      	nop
 800932c:	24001990 	.word	0x24001990
 8009330:	24001991 	.word	0x24001991
 8009334:	2400158c 	.word	0x2400158c

08009338 <drv_display_init>:

/* ====================================================================== */
/*                              INITIALISATION                            */
/* ====================================================================== */

void drv_display_init(void) {
 8009338:	b580      	push	{r7, lr}
 800933a:	af00      	add	r7, sp, #0

    /* GPIO OLED */
    palSetLineMode(LINE_SPI5_CS_OLED,  PAL_MODE_OUTPUT_PUSHPULL);
 800933c:	2201      	movs	r2, #1
 800933e:	2140      	movs	r1, #64	; 0x40
 8009340:	4836      	ldr	r0, [pc, #216]	; (800941c <drv_display_init+0xe4>)
 8009342:	f7fb f855 	bl	80043f0 <_pal_lld_setgroupmode>
    palSetLineMode(LINE_SPI5_DC_OLED,  PAL_MODE_OUTPUT_PUSHPULL);
 8009346:	2201      	movs	r2, #1
 8009348:	2120      	movs	r1, #32
 800934a:	4834      	ldr	r0, [pc, #208]	; (800941c <drv_display_init+0xe4>)
 800934c:	f7fb f850 	bl	80043f0 <_pal_lld_setgroupmode>
    palSetLineMode(LINE_SPI5_RES_OLED, PAL_MODE_OUTPUT_PUSHPULL);
 8009350:	2201      	movs	r2, #1
 8009352:	2110      	movs	r1, #16
 8009354:	4831      	ldr	r0, [pc, #196]	; (800941c <drv_display_init+0xe4>)
 8009356:	f7fb f84b 	bl	80043f0 <_pal_lld_setgroupmode>

    cs_high();
 800935a:	f7ff fe33 	bl	8008fc4 <cs_high>
    dc_data();
 800935e:	f7ff fe49 	bl	8008ff4 <dc_data>
    palSetLine(LINE_SPI5_RES_OLED);
 8009362:	4b2e      	ldr	r3, [pc, #184]	; (800941c <drv_display_init+0xe4>)
 8009364:	2210      	movs	r2, #16
 8009366:	831a      	strh	r2, [r3, #24]

    /* SPI2 pins */
    palSetLineMode(LINE_SPI2_SCK,
 8009368:	f240 229a 	movw	r2, #666	; 0x29a
 800936c:	2102      	movs	r1, #2
 800936e:	482b      	ldr	r0, [pc, #172]	; (800941c <drv_display_init+0xe4>)
 8009370:	f7fb f83e 	bl	80043f0 <_pal_lld_setgroupmode>
                   PAL_MODE_ALTERNATE(5) | PAL_STM32_OSPEED_HIGHEST);
    palSetLineMode(LINE_SPI2_MOSI,
 8009374:	f240 229a 	movw	r2, #666	; 0x29a
 8009378:	2108      	movs	r1, #8
 800937a:	4828      	ldr	r0, [pc, #160]	; (800941c <drv_display_init+0xe4>)
 800937c:	f7fb f838 	bl	80043f0 <_pal_lld_setgroupmode>
                   PAL_MODE_ALTERNATE(5) | PAL_STM32_OSPEED_HIGHEST);

    spiStart(&SPID2, &spicfg);
 8009380:	4927      	ldr	r1, [pc, #156]	; (8009420 <drv_display_init+0xe8>)
 8009382:	4828      	ldr	r0, [pc, #160]	; (8009424 <drv_display_init+0xec>)
 8009384:	f7f8 fc8c 	bl	8001ca0 <spiStart>

    /* Reset OLED */
    palClearLine(LINE_SPI5_RES_OLED);
 8009388:	4b24      	ldr	r3, [pc, #144]	; (800941c <drv_display_init+0xe4>)
 800938a:	2210      	movs	r2, #16
 800938c:	835a      	strh	r2, [r3, #26]
    chThdSleepMilliseconds(50);
 800938e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009392:	f7ff f956 	bl	8008642 <chThdSleep>
    palSetLine(LINE_SPI5_RES_OLED);
 8009396:	4b21      	ldr	r3, [pc, #132]	; (800941c <drv_display_init+0xe4>)
 8009398:	2210      	movs	r2, #16
 800939a:	831a      	strh	r2, [r3, #24]
    chThdSleepMilliseconds(50);
 800939c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80093a0:	f7ff f94f 	bl	8008642 <chThdSleep>

    /* Init SSD130x */
    send_cmd(0xAE);
 80093a4:	20ae      	movs	r0, #174	; 0xae
 80093a6:	f7ff fe31 	bl	800900c <send_cmd>
    send_cmd(0xD5); send_cmd(0x80);
 80093aa:	20d5      	movs	r0, #213	; 0xd5
 80093ac:	f7ff fe2e 	bl	800900c <send_cmd>
 80093b0:	2080      	movs	r0, #128	; 0x80
 80093b2:	f7ff fe2b 	bl	800900c <send_cmd>
    send_cmd(0xA8); send_cmd(0x3F);
 80093b6:	20a8      	movs	r0, #168	; 0xa8
 80093b8:	f7ff fe28 	bl	800900c <send_cmd>
 80093bc:	203f      	movs	r0, #63	; 0x3f
 80093be:	f7ff fe25 	bl	800900c <send_cmd>
    send_cmd(0xD3); send_cmd(0x00);
 80093c2:	20d3      	movs	r0, #211	; 0xd3
 80093c4:	f7ff fe22 	bl	800900c <send_cmd>
 80093c8:	2000      	movs	r0, #0
 80093ca:	f7ff fe1f 	bl	800900c <send_cmd>
    send_cmd(0x40);
 80093ce:	2040      	movs	r0, #64	; 0x40
 80093d0:	f7ff fe1c 	bl	800900c <send_cmd>
    send_cmd(0x8D); send_cmd(0x14);
 80093d4:	208d      	movs	r0, #141	; 0x8d
 80093d6:	f7ff fe19 	bl	800900c <send_cmd>
 80093da:	2014      	movs	r0, #20
 80093dc:	f7ff fe16 	bl	800900c <send_cmd>
    send_cmd(0x20); send_cmd(0x00);
 80093e0:	2020      	movs	r0, #32
 80093e2:	f7ff fe13 	bl	800900c <send_cmd>
 80093e6:	2000      	movs	r0, #0
 80093e8:	f7ff fe10 	bl	800900c <send_cmd>
    send_cmd(0xA1);
 80093ec:	20a1      	movs	r0, #161	; 0xa1
 80093ee:	f7ff fe0d 	bl	800900c <send_cmd>
    send_cmd(0xC8);
 80093f2:	20c8      	movs	r0, #200	; 0xc8
 80093f4:	f7ff fe0a 	bl	800900c <send_cmd>
    send_cmd(0xDA); send_cmd(0x12);
 80093f8:	20da      	movs	r0, #218	; 0xda
 80093fa:	f7ff fe07 	bl	800900c <send_cmd>
 80093fe:	2012      	movs	r0, #18
 8009400:	f7ff fe04 	bl	800900c <send_cmd>
    send_cmd(0xAF);
 8009404:	20af      	movs	r0, #175	; 0xaf
 8009406:	f7ff fe01 	bl	800900c <send_cmd>

    drv_display_clear();
 800940a:	f7ff ff39 	bl	8009280 <drv_display_clear>
    drv_display_update();
 800940e:	f7ff ff4d 	bl	80092ac <drv_display_update>

    extern const font_t FONT_5X7;
    current_font = &FONT_5X7;
 8009412:	4b05      	ldr	r3, [pc, #20]	; (8009428 <drv_display_init+0xf0>)
 8009414:	4a05      	ldr	r2, [pc, #20]	; (800942c <drv_display_init+0xf4>)
 8009416:	601a      	str	r2, [r3, #0]
}
 8009418:	bf00      	nop
 800941a:	bd80      	pop	{r7, pc}
 800941c:	58022000 	.word	0x58022000
 8009420:	0800fc44 	.word	0x0800fc44
 8009424:	2400091c 	.word	0x2400091c
 8009428:	2400198c 	.word	0x2400198c
 800942c:	0800fc60 	.word	0x0800fc60

08009430 <get_col_5x7>:
 *
 * @param c   Caractre ASCII (32..126)
 * @param col Index de colonne (0..4)
 * @return Octet contenant les 7 bits verticaux du glyphe.
 */
static uint8_t get_col_5x7(char c, uint8_t col) {
 8009430:	b480      	push	{r7}
 8009432:	b083      	sub	sp, #12
 8009434:	af00      	add	r7, sp, #0
 8009436:	4603      	mov	r3, r0
 8009438:	460a      	mov	r2, r1
 800943a:	71fb      	strb	r3, [r7, #7]
 800943c:	4613      	mov	r3, r2
 800943e:	71bb      	strb	r3, [r7, #6]
    if (c < 32 || c > 126) return 0;
 8009440:	79fb      	ldrb	r3, [r7, #7]
 8009442:	2b1f      	cmp	r3, #31
 8009444:	d902      	bls.n	800944c <get_col_5x7+0x1c>
 8009446:	79fb      	ldrb	r3, [r7, #7]
 8009448:	2b7e      	cmp	r3, #126	; 0x7e
 800944a:	d901      	bls.n	8009450 <get_col_5x7+0x20>
 800944c:	2300      	movs	r3, #0
 800944e:	e00f      	b.n	8009470 <get_col_5x7+0x40>
    if (col >= 5) return 0;
 8009450:	79bb      	ldrb	r3, [r7, #6]
 8009452:	2b04      	cmp	r3, #4
 8009454:	d901      	bls.n	800945a <get_col_5x7+0x2a>
 8009456:	2300      	movs	r3, #0
 8009458:	e00a      	b.n	8009470 <get_col_5x7+0x40>
    return font5x7[(uint8_t)c - 32][col];
 800945a:	79fb      	ldrb	r3, [r7, #7]
 800945c:	f1a3 0220 	sub.w	r2, r3, #32
 8009460:	79b9      	ldrb	r1, [r7, #6]
 8009462:	4806      	ldr	r0, [pc, #24]	; (800947c <get_col_5x7+0x4c>)
 8009464:	4613      	mov	r3, r2
 8009466:	009b      	lsls	r3, r3, #2
 8009468:	4413      	add	r3, r2
 800946a:	4403      	add	r3, r0
 800946c:	440b      	add	r3, r1
 800946e:	781b      	ldrb	r3, [r3, #0]
}
 8009470:	4618      	mov	r0, r3
 8009472:	370c      	adds	r7, #12
 8009474:	46bd      	mov	sp, r7
 8009476:	bc80      	pop	{r7}
 8009478:	4770      	bx	lr
 800947a:	bf00      	nop
 800947c:	0800fc70 	.word	0x0800fc70

08009480 <abort>:
 8009480:	b508      	push	{r3, lr}
 8009482:	2006      	movs	r0, #6
 8009484:	f000 f89a 	bl	80095bc <raise>
 8009488:	2001      	movs	r0, #1
 800948a:	f7ff fcc9 	bl	8008e20 <_exit>
 800948e:	bf00      	nop

08009490 <snprintf>:
 8009490:	b40c      	push	{r2, r3}
 8009492:	b510      	push	{r4, lr}
 8009494:	4b1f      	ldr	r3, [pc, #124]	; (8009514 <snprintf+0x84>)
 8009496:	2900      	cmp	r1, #0
 8009498:	681c      	ldr	r4, [r3, #0]
 800949a:	b09c      	sub	sp, #112	; 0x70
 800949c:	db35      	blt.n	800950a <snprintf+0x7a>
 800949e:	f44f 7302 	mov.w	r3, #520	; 0x208
 80094a2:	f8ad 3014 	strh.w	r3, [sp, #20]
 80094a6:	9002      	str	r0, [sp, #8]
 80094a8:	9006      	str	r0, [sp, #24]
 80094aa:	ab1f      	add	r3, sp, #124	; 0x7c
 80094ac:	d018      	beq.n	80094e0 <snprintf+0x50>
 80094ae:	3901      	subs	r1, #1
 80094b0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80094b4:	9104      	str	r1, [sp, #16]
 80094b6:	9107      	str	r1, [sp, #28]
 80094b8:	f8ad 2016 	strh.w	r2, [sp, #22]
 80094bc:	a902      	add	r1, sp, #8
 80094be:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80094c0:	9301      	str	r3, [sp, #4]
 80094c2:	4620      	mov	r0, r4
 80094c4:	f000 fb7c 	bl	8009bc0 <_svfprintf_r>
 80094c8:	1c42      	adds	r2, r0, #1
 80094ca:	da01      	bge.n	80094d0 <snprintf+0x40>
 80094cc:	238b      	movs	r3, #139	; 0x8b
 80094ce:	6023      	str	r3, [r4, #0]
 80094d0:	9b02      	ldr	r3, [sp, #8]
 80094d2:	2200      	movs	r2, #0
 80094d4:	701a      	strb	r2, [r3, #0]
 80094d6:	b01c      	add	sp, #112	; 0x70
 80094d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094dc:	b002      	add	sp, #8
 80094de:	4770      	bx	lr
 80094e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80094e4:	9104      	str	r1, [sp, #16]
 80094e6:	9107      	str	r1, [sp, #28]
 80094e8:	f8ad 2016 	strh.w	r2, [sp, #22]
 80094ec:	a902      	add	r1, sp, #8
 80094ee:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80094f0:	9301      	str	r3, [sp, #4]
 80094f2:	4620      	mov	r0, r4
 80094f4:	f000 fb64 	bl	8009bc0 <_svfprintf_r>
 80094f8:	1c43      	adds	r3, r0, #1
 80094fa:	da01      	bge.n	8009500 <snprintf+0x70>
 80094fc:	238b      	movs	r3, #139	; 0x8b
 80094fe:	6023      	str	r3, [r4, #0]
 8009500:	b01c      	add	sp, #112	; 0x70
 8009502:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009506:	b002      	add	sp, #8
 8009508:	4770      	bx	lr
 800950a:	238b      	movs	r3, #139	; 0x8b
 800950c:	6023      	str	r3, [r4, #0]
 800950e:	f04f 30ff 	mov.w	r0, #4294967295
 8009512:	e7f5      	b.n	8009500 <snprintf+0x70>
 8009514:	24000120 	.word	0x24000120

08009518 <memset>:
 8009518:	0783      	lsls	r3, r0, #30
 800951a:	b530      	push	{r4, r5, lr}
 800951c:	d048      	beq.n	80095b0 <memset+0x98>
 800951e:	1e54      	subs	r4, r2, #1
 8009520:	2a00      	cmp	r2, #0
 8009522:	d03f      	beq.n	80095a4 <memset+0x8c>
 8009524:	b2ca      	uxtb	r2, r1
 8009526:	4603      	mov	r3, r0
 8009528:	e001      	b.n	800952e <memset+0x16>
 800952a:	3c01      	subs	r4, #1
 800952c:	d33a      	bcc.n	80095a4 <memset+0x8c>
 800952e:	f803 2b01 	strb.w	r2, [r3], #1
 8009532:	079d      	lsls	r5, r3, #30
 8009534:	d1f9      	bne.n	800952a <memset+0x12>
 8009536:	2c03      	cmp	r4, #3
 8009538:	d92d      	bls.n	8009596 <memset+0x7e>
 800953a:	b2cd      	uxtb	r5, r1
 800953c:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8009540:	2c0f      	cmp	r4, #15
 8009542:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8009546:	d936      	bls.n	80095b6 <memset+0x9e>
 8009548:	f1a4 0210 	sub.w	r2, r4, #16
 800954c:	f022 0c0f 	bic.w	ip, r2, #15
 8009550:	f103 0e20 	add.w	lr, r3, #32
 8009554:	44e6      	add	lr, ip
 8009556:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 800955a:	f103 0210 	add.w	r2, r3, #16
 800955e:	e942 5504 	strd	r5, r5, [r2, #-16]
 8009562:	e942 5502 	strd	r5, r5, [r2, #-8]
 8009566:	3210      	adds	r2, #16
 8009568:	4572      	cmp	r2, lr
 800956a:	d1f8      	bne.n	800955e <memset+0x46>
 800956c:	f10c 0201 	add.w	r2, ip, #1
 8009570:	f014 0f0c 	tst.w	r4, #12
 8009574:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8009578:	f004 0c0f 	and.w	ip, r4, #15
 800957c:	d013      	beq.n	80095a6 <memset+0x8e>
 800957e:	f1ac 0304 	sub.w	r3, ip, #4
 8009582:	f023 0303 	bic.w	r3, r3, #3
 8009586:	3304      	adds	r3, #4
 8009588:	4413      	add	r3, r2
 800958a:	f842 5b04 	str.w	r5, [r2], #4
 800958e:	4293      	cmp	r3, r2
 8009590:	d1fb      	bne.n	800958a <memset+0x72>
 8009592:	f00c 0403 	and.w	r4, ip, #3
 8009596:	b12c      	cbz	r4, 80095a4 <memset+0x8c>
 8009598:	b2c9      	uxtb	r1, r1
 800959a:	441c      	add	r4, r3
 800959c:	f803 1b01 	strb.w	r1, [r3], #1
 80095a0:	429c      	cmp	r4, r3
 80095a2:	d1fb      	bne.n	800959c <memset+0x84>
 80095a4:	bd30      	pop	{r4, r5, pc}
 80095a6:	4664      	mov	r4, ip
 80095a8:	4613      	mov	r3, r2
 80095aa:	2c00      	cmp	r4, #0
 80095ac:	d1f4      	bne.n	8009598 <memset+0x80>
 80095ae:	e7f9      	b.n	80095a4 <memset+0x8c>
 80095b0:	4603      	mov	r3, r0
 80095b2:	4614      	mov	r4, r2
 80095b4:	e7bf      	b.n	8009536 <memset+0x1e>
 80095b6:	461a      	mov	r2, r3
 80095b8:	46a4      	mov	ip, r4
 80095ba:	e7e0      	b.n	800957e <memset+0x66>

080095bc <raise>:
 80095bc:	b538      	push	{r3, r4, r5, lr}
 80095be:	4b15      	ldr	r3, [pc, #84]	; (8009614 <raise+0x58>)
 80095c0:	281f      	cmp	r0, #31
 80095c2:	681d      	ldr	r5, [r3, #0]
 80095c4:	d820      	bhi.n	8009608 <raise+0x4c>
 80095c6:	f8d5 2118 	ldr.w	r2, [r5, #280]	; 0x118
 80095ca:	4604      	mov	r4, r0
 80095cc:	b162      	cbz	r2, 80095e8 <raise+0x2c>
 80095ce:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
 80095d2:	b14b      	cbz	r3, 80095e8 <raise+0x2c>
 80095d4:	2b01      	cmp	r3, #1
 80095d6:	d015      	beq.n	8009604 <raise+0x48>
 80095d8:	1c59      	adds	r1, r3, #1
 80095da:	d00f      	beq.n	80095fc <raise+0x40>
 80095dc:	2500      	movs	r5, #0
 80095de:	f842 5020 	str.w	r5, [r2, r0, lsl #2]
 80095e2:	4798      	blx	r3
 80095e4:	4628      	mov	r0, r5
 80095e6:	bd38      	pop	{r3, r4, r5, pc}
 80095e8:	4628      	mov	r0, r5
 80095ea:	f000 f82b 	bl	8009644 <_getpid_r>
 80095ee:	4622      	mov	r2, r4
 80095f0:	4601      	mov	r1, r0
 80095f2:	4628      	mov	r0, r5
 80095f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80095f8:	f000 b80e 	b.w	8009618 <_kill_r>
 80095fc:	2316      	movs	r3, #22
 80095fe:	602b      	str	r3, [r5, #0]
 8009600:	2001      	movs	r0, #1
 8009602:	bd38      	pop	{r3, r4, r5, pc}
 8009604:	2000      	movs	r0, #0
 8009606:	bd38      	pop	{r3, r4, r5, pc}
 8009608:	2316      	movs	r3, #22
 800960a:	602b      	str	r3, [r5, #0]
 800960c:	f04f 30ff 	mov.w	r0, #4294967295
 8009610:	bd38      	pop	{r3, r4, r5, pc}
 8009612:	bf00      	nop
 8009614:	24000120 	.word	0x24000120

08009618 <_kill_r>:
 8009618:	b570      	push	{r4, r5, r6, lr}
 800961a:	460c      	mov	r4, r1
 800961c:	4d08      	ldr	r5, [pc, #32]	; (8009640 <_kill_r+0x28>)
 800961e:	4603      	mov	r3, r0
 8009620:	2600      	movs	r6, #0
 8009622:	4620      	mov	r0, r4
 8009624:	4611      	mov	r1, r2
 8009626:	461c      	mov	r4, r3
 8009628:	602e      	str	r6, [r5, #0]
 800962a:	f7ff fc05 	bl	8008e38 <_kill>
 800962e:	1c43      	adds	r3, r0, #1
 8009630:	d000      	beq.n	8009634 <_kill_r+0x1c>
 8009632:	bd70      	pop	{r4, r5, r6, pc}
 8009634:	682b      	ldr	r3, [r5, #0]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d0fb      	beq.n	8009632 <_kill_r+0x1a>
 800963a:	6023      	str	r3, [r4, #0]
 800963c:	bd70      	pop	{r4, r5, r6, pc}
 800963e:	bf00      	nop
 8009640:	24001b04 	.word	0x24001b04

08009644 <_getpid_r>:
 8009644:	f7ff bc04 	b.w	8008e50 <_getpid>

08009648 <_malloc_r>:
 8009648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800964c:	f101 060b 	add.w	r6, r1, #11
 8009650:	2e16      	cmp	r6, #22
 8009652:	b083      	sub	sp, #12
 8009654:	4604      	mov	r4, r0
 8009656:	d824      	bhi.n	80096a2 <_malloc_r+0x5a>
 8009658:	2910      	cmp	r1, #16
 800965a:	f200 80ba 	bhi.w	80097d2 <_malloc_r+0x18a>
 800965e:	f000 faa3 	bl	8009ba8 <__malloc_lock>
 8009662:	2610      	movs	r6, #16
 8009664:	2218      	movs	r2, #24
 8009666:	2002      	movs	r0, #2
 8009668:	4fb5      	ldr	r7, [pc, #724]	; (8009940 <_malloc_r+0x2f8>)
 800966a:	443a      	add	r2, r7
 800966c:	f1a2 0108 	sub.w	r1, r2, #8
 8009670:	6853      	ldr	r3, [r2, #4]
 8009672:	428b      	cmp	r3, r1
 8009674:	f000 80ba 	beq.w	80097ec <_malloc_r+0x1a4>
 8009678:	685a      	ldr	r2, [r3, #4]
 800967a:	68d9      	ldr	r1, [r3, #12]
 800967c:	f022 0203 	bic.w	r2, r2, #3
 8009680:	441a      	add	r2, r3
 8009682:	689d      	ldr	r5, [r3, #8]
 8009684:	60e9      	str	r1, [r5, #12]
 8009686:	608d      	str	r5, [r1, #8]
 8009688:	6851      	ldr	r1, [r2, #4]
 800968a:	f041 0101 	orr.w	r1, r1, #1
 800968e:	4620      	mov	r0, r4
 8009690:	6051      	str	r1, [r2, #4]
 8009692:	f103 0508 	add.w	r5, r3, #8
 8009696:	f000 fa8d 	bl	8009bb4 <__malloc_unlock>
 800969a:	4628      	mov	r0, r5
 800969c:	b003      	add	sp, #12
 800969e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096a2:	f036 0607 	bics.w	r6, r6, #7
 80096a6:	f100 8094 	bmi.w	80097d2 <_malloc_r+0x18a>
 80096aa:	42b1      	cmp	r1, r6
 80096ac:	f200 8091 	bhi.w	80097d2 <_malloc_r+0x18a>
 80096b0:	f000 fa7a 	bl	8009ba8 <__malloc_lock>
 80096b4:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
 80096b8:	f0c0 819a 	bcc.w	80099f0 <_malloc_r+0x3a8>
 80096bc:	0a73      	lsrs	r3, r6, #9
 80096be:	f000 808f 	beq.w	80097e0 <_malloc_r+0x198>
 80096c2:	2b04      	cmp	r3, #4
 80096c4:	f200 816f 	bhi.w	80099a6 <_malloc_r+0x35e>
 80096c8:	09b3      	lsrs	r3, r6, #6
 80096ca:	f103 0039 	add.w	r0, r3, #57	; 0x39
 80096ce:	f103 0c38 	add.w	ip, r3, #56	; 0x38
 80096d2:	00c3      	lsls	r3, r0, #3
 80096d4:	4f9a      	ldr	r7, [pc, #616]	; (8009940 <_malloc_r+0x2f8>)
 80096d6:	443b      	add	r3, r7
 80096d8:	f1a3 0508 	sub.w	r5, r3, #8
 80096dc:	685b      	ldr	r3, [r3, #4]
 80096de:	429d      	cmp	r5, r3
 80096e0:	d106      	bne.n	80096f0 <_malloc_r+0xa8>
 80096e2:	e00c      	b.n	80096fe <_malloc_r+0xb6>
 80096e4:	2900      	cmp	r1, #0
 80096e6:	f280 8127 	bge.w	8009938 <_malloc_r+0x2f0>
 80096ea:	68db      	ldr	r3, [r3, #12]
 80096ec:	429d      	cmp	r5, r3
 80096ee:	d006      	beq.n	80096fe <_malloc_r+0xb6>
 80096f0:	685a      	ldr	r2, [r3, #4]
 80096f2:	f022 0203 	bic.w	r2, r2, #3
 80096f6:	1b91      	subs	r1, r2, r6
 80096f8:	290f      	cmp	r1, #15
 80096fa:	ddf3      	ble.n	80096e4 <_malloc_r+0x9c>
 80096fc:	4660      	mov	r0, ip
 80096fe:	693d      	ldr	r5, [r7, #16]
 8009700:	f8df c240 	ldr.w	ip, [pc, #576]	; 8009944 <_malloc_r+0x2fc>
 8009704:	4565      	cmp	r5, ip
 8009706:	d07c      	beq.n	8009802 <_malloc_r+0x1ba>
 8009708:	686a      	ldr	r2, [r5, #4]
 800970a:	f022 0203 	bic.w	r2, r2, #3
 800970e:	1b93      	subs	r3, r2, r6
 8009710:	2b0f      	cmp	r3, #15
 8009712:	f300 817b 	bgt.w	8009a0c <_malloc_r+0x3c4>
 8009716:	2b00      	cmp	r3, #0
 8009718:	e9c7 cc04 	strd	ip, ip, [r7, #16]
 800971c:	f280 816c 	bge.w	80099f8 <_malloc_r+0x3b0>
 8009720:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8009724:	f080 811a 	bcs.w	800995c <_malloc_r+0x314>
 8009728:	08d3      	lsrs	r3, r2, #3
 800972a:	6879      	ldr	r1, [r7, #4]
 800972c:	3301      	adds	r3, #1
 800972e:	ea4f 1e52 	mov.w	lr, r2, lsr #5
 8009732:	2201      	movs	r2, #1
 8009734:	fa02 f20e 	lsl.w	r2, r2, lr
 8009738:	430a      	orrs	r2, r1
 800973a:	f857 e033 	ldr.w	lr, [r7, r3, lsl #3]
 800973e:	f8c5 e008 	str.w	lr, [r5, #8]
 8009742:	eb07 01c3 	add.w	r1, r7, r3, lsl #3
 8009746:	3908      	subs	r1, #8
 8009748:	60e9      	str	r1, [r5, #12]
 800974a:	607a      	str	r2, [r7, #4]
 800974c:	f847 5033 	str.w	r5, [r7, r3, lsl #3]
 8009750:	f8ce 500c 	str.w	r5, [lr, #12]
 8009754:	1083      	asrs	r3, r0, #2
 8009756:	2101      	movs	r1, #1
 8009758:	4099      	lsls	r1, r3
 800975a:	4291      	cmp	r1, r2
 800975c:	d857      	bhi.n	800980e <_malloc_r+0x1c6>
 800975e:	4211      	tst	r1, r2
 8009760:	d106      	bne.n	8009770 <_malloc_r+0x128>
 8009762:	f020 0003 	bic.w	r0, r0, #3
 8009766:	0049      	lsls	r1, r1, #1
 8009768:	4211      	tst	r1, r2
 800976a:	f100 0004 	add.w	r0, r0, #4
 800976e:	d0fa      	beq.n	8009766 <_malloc_r+0x11e>
 8009770:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
 8009774:	464d      	mov	r5, r9
 8009776:	4686      	mov	lr, r0
 8009778:	f8d5 800c 	ldr.w	r8, [r5, #12]
 800977c:	4545      	cmp	r5, r8
 800977e:	d108      	bne.n	8009792 <_malloc_r+0x14a>
 8009780:	e11d      	b.n	80099be <_malloc_r+0x376>
 8009782:	2b00      	cmp	r3, #0
 8009784:	f280 8124 	bge.w	80099d0 <_malloc_r+0x388>
 8009788:	f8d8 800c 	ldr.w	r8, [r8, #12]
 800978c:	4545      	cmp	r5, r8
 800978e:	f000 8116 	beq.w	80099be <_malloc_r+0x376>
 8009792:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8009796:	f022 0203 	bic.w	r2, r2, #3
 800979a:	1b93      	subs	r3, r2, r6
 800979c:	2b0f      	cmp	r3, #15
 800979e:	ddf0      	ble.n	8009782 <_malloc_r+0x13a>
 80097a0:	4620      	mov	r0, r4
 80097a2:	e9d8 5402 	ldrd	r5, r4, [r8, #8]
 80097a6:	eb08 0106 	add.w	r1, r8, r6
 80097aa:	f046 0601 	orr.w	r6, r6, #1
 80097ae:	f8c8 6004 	str.w	r6, [r8, #4]
 80097b2:	60ec      	str	r4, [r5, #12]
 80097b4:	60a5      	str	r5, [r4, #8]
 80097b6:	f043 0401 	orr.w	r4, r3, #1
 80097ba:	e9c7 1104 	strd	r1, r1, [r7, #16]
 80097be:	e9c1 cc02 	strd	ip, ip, [r1, #8]
 80097c2:	604c      	str	r4, [r1, #4]
 80097c4:	f848 3002 	str.w	r3, [r8, r2]
 80097c8:	f000 f9f4 	bl	8009bb4 <__malloc_unlock>
 80097cc:	f108 0508 	add.w	r5, r8, #8
 80097d0:	e002      	b.n	80097d8 <_malloc_r+0x190>
 80097d2:	230c      	movs	r3, #12
 80097d4:	6023      	str	r3, [r4, #0]
 80097d6:	2500      	movs	r5, #0
 80097d8:	4628      	mov	r0, r5
 80097da:	b003      	add	sp, #12
 80097dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80097e4:	2040      	movs	r0, #64	; 0x40
 80097e6:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
 80097ea:	e773      	b.n	80096d4 <_malloc_r+0x8c>
 80097ec:	68d3      	ldr	r3, [r2, #12]
 80097ee:	429a      	cmp	r2, r3
 80097f0:	bf08      	it	eq
 80097f2:	3002      	addeq	r0, #2
 80097f4:	f47f af40 	bne.w	8009678 <_malloc_r+0x30>
 80097f8:	693d      	ldr	r5, [r7, #16]
 80097fa:	f8df c148 	ldr.w	ip, [pc, #328]	; 8009944 <_malloc_r+0x2fc>
 80097fe:	4565      	cmp	r5, ip
 8009800:	d182      	bne.n	8009708 <_malloc_r+0xc0>
 8009802:	687a      	ldr	r2, [r7, #4]
 8009804:	1083      	asrs	r3, r0, #2
 8009806:	2101      	movs	r1, #1
 8009808:	4099      	lsls	r1, r3
 800980a:	4291      	cmp	r1, r2
 800980c:	d9a7      	bls.n	800975e <_malloc_r+0x116>
 800980e:	68bd      	ldr	r5, [r7, #8]
 8009810:	686b      	ldr	r3, [r5, #4]
 8009812:	f023 0903 	bic.w	r9, r3, #3
 8009816:	454e      	cmp	r6, r9
 8009818:	d803      	bhi.n	8009822 <_malloc_r+0x1da>
 800981a:	eba9 0306 	sub.w	r3, r9, r6
 800981e:	2b0f      	cmp	r3, #15
 8009820:	dc7a      	bgt.n	8009918 <_malloc_r+0x2d0>
 8009822:	f8df b124 	ldr.w	fp, [pc, #292]	; 8009948 <_malloc_r+0x300>
 8009826:	4b49      	ldr	r3, [pc, #292]	; (800994c <_malloc_r+0x304>)
 8009828:	f8db 2000 	ldr.w	r2, [fp]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	3201      	adds	r2, #1
 8009830:	4433      	add	r3, r6
 8009832:	eb05 0a09 	add.w	sl, r5, r9
 8009836:	f000 8133 	beq.w	8009aa0 <_malloc_r+0x458>
 800983a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800983e:	330f      	adds	r3, #15
 8009840:	f423 687f 	bic.w	r8, r3, #4080	; 0xff0
 8009844:	f028 080f 	bic.w	r8, r8, #15
 8009848:	4641      	mov	r1, r8
 800984a:	4620      	mov	r0, r4
 800984c:	f7ff faae 	bl	8008dac <_sbrk_r>
 8009850:	1c41      	adds	r1, r0, #1
 8009852:	4602      	mov	r2, r0
 8009854:	f000 80f3 	beq.w	8009a3e <_malloc_r+0x3f6>
 8009858:	4582      	cmp	sl, r0
 800985a:	f200 80ee 	bhi.w	8009a3a <_malloc_r+0x3f2>
 800985e:	4b3c      	ldr	r3, [pc, #240]	; (8009950 <_malloc_r+0x308>)
 8009860:	6819      	ldr	r1, [r3, #0]
 8009862:	4441      	add	r1, r8
 8009864:	6019      	str	r1, [r3, #0]
 8009866:	4608      	mov	r0, r1
 8009868:	f000 814e 	beq.w	8009b08 <_malloc_r+0x4c0>
 800986c:	f8db 1000 	ldr.w	r1, [fp]
 8009870:	9301      	str	r3, [sp, #4]
 8009872:	3101      	adds	r1, #1
 8009874:	bf1b      	ittet	ne
 8009876:	eba2 010a 	subne.w	r1, r2, sl
 800987a:	1809      	addne	r1, r1, r0
 800987c:	f8cb 2000 	streq.w	r2, [fp]
 8009880:	6019      	strne	r1, [r3, #0]
 8009882:	f012 0b07 	ands.w	fp, r2, #7
 8009886:	f000 8117 	beq.w	8009ab8 <_malloc_r+0x470>
 800988a:	f1cb 0108 	rsb	r1, fp, #8
 800988e:	440a      	add	r2, r1
 8009890:	f5cb 5180 	rsb	r1, fp, #4096	; 0x1000
 8009894:	4490      	add	r8, r2
 8009896:	3108      	adds	r1, #8
 8009898:	eba1 0108 	sub.w	r1, r1, r8
 800989c:	f3c1 0a0b 	ubfx	sl, r1, #0, #12
 80098a0:	4651      	mov	r1, sl
 80098a2:	4620      	mov	r0, r4
 80098a4:	9200      	str	r2, [sp, #0]
 80098a6:	f7ff fa81 	bl	8008dac <_sbrk_r>
 80098aa:	1c42      	adds	r2, r0, #1
 80098ac:	e9dd 2300 	ldrd	r2, r3, [sp]
 80098b0:	f000 814f 	beq.w	8009b52 <_malloc_r+0x50a>
 80098b4:	1a80      	subs	r0, r0, r2
 80098b6:	eb00 080a 	add.w	r8, r0, sl
 80098ba:	6819      	ldr	r1, [r3, #0]
 80098bc:	60ba      	str	r2, [r7, #8]
 80098be:	f048 0001 	orr.w	r0, r8, #1
 80098c2:	4451      	add	r1, sl
 80098c4:	42bd      	cmp	r5, r7
 80098c6:	6050      	str	r0, [r2, #4]
 80098c8:	6019      	str	r1, [r3, #0]
 80098ca:	f000 8129 	beq.w	8009b20 <_malloc_r+0x4d8>
 80098ce:	f1b9 0f0f 	cmp.w	r9, #15
 80098d2:	f240 8127 	bls.w	8009b24 <_malloc_r+0x4dc>
 80098d6:	6868      	ldr	r0, [r5, #4]
 80098d8:	f1a9 0c0c 	sub.w	ip, r9, #12
 80098dc:	f02c 0c07 	bic.w	ip, ip, #7
 80098e0:	f000 0001 	and.w	r0, r0, #1
 80098e4:	ea40 000c 	orr.w	r0, r0, ip
 80098e8:	6068      	str	r0, [r5, #4]
 80098ea:	f04f 0e05 	mov.w	lr, #5
 80098ee:	eb05 000c 	add.w	r0, r5, ip
 80098f2:	f1bc 0f0f 	cmp.w	ip, #15
 80098f6:	e9c0 ee01 	strd	lr, lr, [r0, #4]
 80098fa:	f200 8132 	bhi.w	8009b62 <_malloc_r+0x51a>
 80098fe:	6850      	ldr	r0, [r2, #4]
 8009900:	4615      	mov	r5, r2
 8009902:	4b14      	ldr	r3, [pc, #80]	; (8009954 <_malloc_r+0x30c>)
 8009904:	681a      	ldr	r2, [r3, #0]
 8009906:	428a      	cmp	r2, r1
 8009908:	bf38      	it	cc
 800990a:	6019      	strcc	r1, [r3, #0]
 800990c:	4b12      	ldr	r3, [pc, #72]	; (8009958 <_malloc_r+0x310>)
 800990e:	681a      	ldr	r2, [r3, #0]
 8009910:	428a      	cmp	r2, r1
 8009912:	bf38      	it	cc
 8009914:	6019      	strcc	r1, [r3, #0]
 8009916:	e094      	b.n	8009a42 <_malloc_r+0x3fa>
 8009918:	19aa      	adds	r2, r5, r6
 800991a:	f043 0301 	orr.w	r3, r3, #1
 800991e:	f046 0601 	orr.w	r6, r6, #1
 8009922:	606e      	str	r6, [r5, #4]
 8009924:	4620      	mov	r0, r4
 8009926:	60ba      	str	r2, [r7, #8]
 8009928:	6053      	str	r3, [r2, #4]
 800992a:	f000 f943 	bl	8009bb4 <__malloc_unlock>
 800992e:	3508      	adds	r5, #8
 8009930:	4628      	mov	r0, r5
 8009932:	b003      	add	sp, #12
 8009934:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009938:	68d9      	ldr	r1, [r3, #12]
 800993a:	441a      	add	r2, r3
 800993c:	e6a1      	b.n	8009682 <_malloc_r+0x3a>
 800993e:	bf00      	nop
 8009940:	24000124 	.word	0x24000124
 8009944:	2400012c 	.word	0x2400012c
 8009948:	2400052c 	.word	0x2400052c
 800994c:	240019c4 	.word	0x240019c4
 8009950:	24001994 	.word	0x24001994
 8009954:	240019bc 	.word	0x240019bc
 8009958:	240019c0 	.word	0x240019c0
 800995c:	f5b2 6f20 	cmp.w	r2, #2560	; 0xa00
 8009960:	ea4f 2352 	mov.w	r3, r2, lsr #9
 8009964:	d363      	bcc.n	8009a2e <_malloc_r+0x3e6>
 8009966:	2b14      	cmp	r3, #20
 8009968:	f200 80b7 	bhi.w	8009ada <_malloc_r+0x492>
 800996c:	f103 015c 	add.w	r1, r3, #92	; 0x5c
 8009970:	00c9      	lsls	r1, r1, #3
 8009972:	335b      	adds	r3, #91	; 0x5b
 8009974:	eb07 0e01 	add.w	lr, r7, r1
 8009978:	5879      	ldr	r1, [r7, r1]
 800997a:	f1ae 0e08 	sub.w	lr, lr, #8
 800997e:	458e      	cmp	lr, r1
 8009980:	f000 8091 	beq.w	8009aa6 <_malloc_r+0x45e>
 8009984:	684b      	ldr	r3, [r1, #4]
 8009986:	f023 0303 	bic.w	r3, r3, #3
 800998a:	4293      	cmp	r3, r2
 800998c:	d902      	bls.n	8009994 <_malloc_r+0x34c>
 800998e:	6889      	ldr	r1, [r1, #8]
 8009990:	458e      	cmp	lr, r1
 8009992:	d1f7      	bne.n	8009984 <_malloc_r+0x33c>
 8009994:	f8d1 e00c 	ldr.w	lr, [r1, #12]
 8009998:	687a      	ldr	r2, [r7, #4]
 800999a:	e9c5 1e02 	strd	r1, lr, [r5, #8]
 800999e:	f8ce 5008 	str.w	r5, [lr, #8]
 80099a2:	60cd      	str	r5, [r1, #12]
 80099a4:	e6d6      	b.n	8009754 <_malloc_r+0x10c>
 80099a6:	2b14      	cmp	r3, #20
 80099a8:	d959      	bls.n	8009a5e <_malloc_r+0x416>
 80099aa:	2b54      	cmp	r3, #84	; 0x54
 80099ac:	f200 809d 	bhi.w	8009aea <_malloc_r+0x4a2>
 80099b0:	0b33      	lsrs	r3, r6, #12
 80099b2:	f103 006f 	add.w	r0, r3, #111	; 0x6f
 80099b6:	f103 0c6e 	add.w	ip, r3, #110	; 0x6e
 80099ba:	00c3      	lsls	r3, r0, #3
 80099bc:	e68a      	b.n	80096d4 <_malloc_r+0x8c>
 80099be:	f10e 0e01 	add.w	lr, lr, #1
 80099c2:	f01e 0f03 	tst.w	lr, #3
 80099c6:	f105 0508 	add.w	r5, r5, #8
 80099ca:	f47f aed5 	bne.w	8009778 <_malloc_r+0x130>
 80099ce:	e051      	b.n	8009a74 <_malloc_r+0x42c>
 80099d0:	4442      	add	r2, r8
 80099d2:	4645      	mov	r5, r8
 80099d4:	6853      	ldr	r3, [r2, #4]
 80099d6:	f8d8 100c 	ldr.w	r1, [r8, #12]
 80099da:	f043 0301 	orr.w	r3, r3, #1
 80099de:	6053      	str	r3, [r2, #4]
 80099e0:	f855 3f08 	ldr.w	r3, [r5, #8]!
 80099e4:	4620      	mov	r0, r4
 80099e6:	60d9      	str	r1, [r3, #12]
 80099e8:	608b      	str	r3, [r1, #8]
 80099ea:	f000 f8e3 	bl	8009bb4 <__malloc_unlock>
 80099ee:	e6f3      	b.n	80097d8 <_malloc_r+0x190>
 80099f0:	08f0      	lsrs	r0, r6, #3
 80099f2:	f106 0208 	add.w	r2, r6, #8
 80099f6:	e637      	b.n	8009668 <_malloc_r+0x20>
 80099f8:	442a      	add	r2, r5
 80099fa:	4620      	mov	r0, r4
 80099fc:	6853      	ldr	r3, [r2, #4]
 80099fe:	f043 0301 	orr.w	r3, r3, #1
 8009a02:	6053      	str	r3, [r2, #4]
 8009a04:	3508      	adds	r5, #8
 8009a06:	f000 f8d5 	bl	8009bb4 <__malloc_unlock>
 8009a0a:	e6e5      	b.n	80097d8 <_malloc_r+0x190>
 8009a0c:	19a9      	adds	r1, r5, r6
 8009a0e:	4620      	mov	r0, r4
 8009a10:	f046 0601 	orr.w	r6, r6, #1
 8009a14:	f043 0401 	orr.w	r4, r3, #1
 8009a18:	606e      	str	r6, [r5, #4]
 8009a1a:	e9c7 1104 	strd	r1, r1, [r7, #16]
 8009a1e:	e9c1 cc02 	strd	ip, ip, [r1, #8]
 8009a22:	604c      	str	r4, [r1, #4]
 8009a24:	50ab      	str	r3, [r5, r2]
 8009a26:	f000 f8c5 	bl	8009bb4 <__malloc_unlock>
 8009a2a:	3508      	adds	r5, #8
 8009a2c:	e6d4      	b.n	80097d8 <_malloc_r+0x190>
 8009a2e:	0993      	lsrs	r3, r2, #6
 8009a30:	f103 0139 	add.w	r1, r3, #57	; 0x39
 8009a34:	00c9      	lsls	r1, r1, #3
 8009a36:	3338      	adds	r3, #56	; 0x38
 8009a38:	e79c      	b.n	8009974 <_malloc_r+0x32c>
 8009a3a:	42bd      	cmp	r5, r7
 8009a3c:	d05f      	beq.n	8009afe <_malloc_r+0x4b6>
 8009a3e:	68bd      	ldr	r5, [r7, #8]
 8009a40:	6868      	ldr	r0, [r5, #4]
 8009a42:	f020 0803 	bic.w	r8, r0, #3
 8009a46:	4546      	cmp	r6, r8
 8009a48:	eba8 0306 	sub.w	r3, r8, r6
 8009a4c:	d802      	bhi.n	8009a54 <_malloc_r+0x40c>
 8009a4e:	2b0f      	cmp	r3, #15
 8009a50:	f73f af62 	bgt.w	8009918 <_malloc_r+0x2d0>
 8009a54:	4620      	mov	r0, r4
 8009a56:	f000 f8ad 	bl	8009bb4 <__malloc_unlock>
 8009a5a:	2500      	movs	r5, #0
 8009a5c:	e6bc      	b.n	80097d8 <_malloc_r+0x190>
 8009a5e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 8009a62:	f103 0c5b 	add.w	ip, r3, #91	; 0x5b
 8009a66:	00c3      	lsls	r3, r0, #3
 8009a68:	e634      	b.n	80096d4 <_malloc_r+0x8c>
 8009a6a:	f859 3908 	ldr.w	r3, [r9], #-8
 8009a6e:	454b      	cmp	r3, r9
 8009a70:	f040 8096 	bne.w	8009ba0 <_malloc_r+0x558>
 8009a74:	f010 0f03 	tst.w	r0, #3
 8009a78:	f100 30ff 	add.w	r0, r0, #4294967295
 8009a7c:	d1f5      	bne.n	8009a6a <_malloc_r+0x422>
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	ea23 0301 	bic.w	r3, r3, r1
 8009a84:	607b      	str	r3, [r7, #4]
 8009a86:	0049      	lsls	r1, r1, #1
 8009a88:	4299      	cmp	r1, r3
 8009a8a:	f63f aec0 	bhi.w	800980e <_malloc_r+0x1c6>
 8009a8e:	b919      	cbnz	r1, 8009a98 <_malloc_r+0x450>
 8009a90:	e6bd      	b.n	800980e <_malloc_r+0x1c6>
 8009a92:	0049      	lsls	r1, r1, #1
 8009a94:	f10e 0e04 	add.w	lr, lr, #4
 8009a98:	4219      	tst	r1, r3
 8009a9a:	d0fa      	beq.n	8009a92 <_malloc_r+0x44a>
 8009a9c:	4670      	mov	r0, lr
 8009a9e:	e667      	b.n	8009770 <_malloc_r+0x128>
 8009aa0:	f103 0810 	add.w	r8, r3, #16
 8009aa4:	e6d0      	b.n	8009848 <_malloc_r+0x200>
 8009aa6:	109a      	asrs	r2, r3, #2
 8009aa8:	f04f 0801 	mov.w	r8, #1
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	fa08 f202 	lsl.w	r2, r8, r2
 8009ab2:	431a      	orrs	r2, r3
 8009ab4:	607a      	str	r2, [r7, #4]
 8009ab6:	e770      	b.n	800999a <_malloc_r+0x352>
 8009ab8:	eb02 0108 	add.w	r1, r2, r8
 8009abc:	4249      	negs	r1, r1
 8009abe:	f3c1 0a0b 	ubfx	sl, r1, #0, #12
 8009ac2:	4651      	mov	r1, sl
 8009ac4:	4620      	mov	r0, r4
 8009ac6:	9200      	str	r2, [sp, #0]
 8009ac8:	f7ff f970 	bl	8008dac <_sbrk_r>
 8009acc:	1c43      	adds	r3, r0, #1
 8009ace:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ad2:	f47f aeef 	bne.w	80098b4 <_malloc_r+0x26c>
 8009ad6:	46da      	mov	sl, fp
 8009ad8:	e6ef      	b.n	80098ba <_malloc_r+0x272>
 8009ada:	2b54      	cmp	r3, #84	; 0x54
 8009adc:	d825      	bhi.n	8009b2a <_malloc_r+0x4e2>
 8009ade:	0b13      	lsrs	r3, r2, #12
 8009ae0:	f103 016f 	add.w	r1, r3, #111	; 0x6f
 8009ae4:	00c9      	lsls	r1, r1, #3
 8009ae6:	336e      	adds	r3, #110	; 0x6e
 8009ae8:	e744      	b.n	8009974 <_malloc_r+0x32c>
 8009aea:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8009aee:	d825      	bhi.n	8009b3c <_malloc_r+0x4f4>
 8009af0:	0bf3      	lsrs	r3, r6, #15
 8009af2:	f103 0078 	add.w	r0, r3, #120	; 0x78
 8009af6:	f103 0c77 	add.w	ip, r3, #119	; 0x77
 8009afa:	00c3      	lsls	r3, r0, #3
 8009afc:	e5ea      	b.n	80096d4 <_malloc_r+0x8c>
 8009afe:	4b29      	ldr	r3, [pc, #164]	; (8009ba4 <_malloc_r+0x55c>)
 8009b00:	6818      	ldr	r0, [r3, #0]
 8009b02:	4440      	add	r0, r8
 8009b04:	6018      	str	r0, [r3, #0]
 8009b06:	e6b1      	b.n	800986c <_malloc_r+0x224>
 8009b08:	f3ca 0c0b 	ubfx	ip, sl, #0, #12
 8009b0c:	f1bc 0f00 	cmp.w	ip, #0
 8009b10:	f47f aeac 	bne.w	800986c <_malloc_r+0x224>
 8009b14:	68bd      	ldr	r5, [r7, #8]
 8009b16:	44c8      	add	r8, r9
 8009b18:	f048 0001 	orr.w	r0, r8, #1
 8009b1c:	6068      	str	r0, [r5, #4]
 8009b1e:	e6f0      	b.n	8009902 <_malloc_r+0x2ba>
 8009b20:	4615      	mov	r5, r2
 8009b22:	e6ee      	b.n	8009902 <_malloc_r+0x2ba>
 8009b24:	2301      	movs	r3, #1
 8009b26:	6053      	str	r3, [r2, #4]
 8009b28:	e794      	b.n	8009a54 <_malloc_r+0x40c>
 8009b2a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8009b2e:	d823      	bhi.n	8009b78 <_malloc_r+0x530>
 8009b30:	0bd3      	lsrs	r3, r2, #15
 8009b32:	f103 0178 	add.w	r1, r3, #120	; 0x78
 8009b36:	00c9      	lsls	r1, r1, #3
 8009b38:	3377      	adds	r3, #119	; 0x77
 8009b3a:	e71b      	b.n	8009974 <_malloc_r+0x32c>
 8009b3c:	f240 5254 	movw	r2, #1364	; 0x554
 8009b40:	4293      	cmp	r3, r2
 8009b42:	d823      	bhi.n	8009b8c <_malloc_r+0x544>
 8009b44:	0cb3      	lsrs	r3, r6, #18
 8009b46:	f103 007d 	add.w	r0, r3, #125	; 0x7d
 8009b4a:	f103 0c7c 	add.w	ip, r3, #124	; 0x7c
 8009b4e:	00c3      	lsls	r3, r0, #3
 8009b50:	e5c0      	b.n	80096d4 <_malloc_r+0x8c>
 8009b52:	f1ab 0b08 	sub.w	fp, fp, #8
 8009b56:	44d8      	add	r8, fp
 8009b58:	eba8 0802 	sub.w	r8, r8, r2
 8009b5c:	f04f 0a00 	mov.w	sl, #0
 8009b60:	e6ab      	b.n	80098ba <_malloc_r+0x272>
 8009b62:	f105 0108 	add.w	r1, r5, #8
 8009b66:	4620      	mov	r0, r4
 8009b68:	9300      	str	r3, [sp, #0]
 8009b6a:	f002 ffe1 	bl	800cb30 <_free_r>
 8009b6e:	68bd      	ldr	r5, [r7, #8]
 8009b70:	9b00      	ldr	r3, [sp, #0]
 8009b72:	6868      	ldr	r0, [r5, #4]
 8009b74:	6819      	ldr	r1, [r3, #0]
 8009b76:	e6c4      	b.n	8009902 <_malloc_r+0x2ba>
 8009b78:	f240 5154 	movw	r1, #1364	; 0x554
 8009b7c:	428b      	cmp	r3, r1
 8009b7e:	d80b      	bhi.n	8009b98 <_malloc_r+0x550>
 8009b80:	0c93      	lsrs	r3, r2, #18
 8009b82:	f103 017d 	add.w	r1, r3, #125	; 0x7d
 8009b86:	00c9      	lsls	r1, r1, #3
 8009b88:	337c      	adds	r3, #124	; 0x7c
 8009b8a:	e6f3      	b.n	8009974 <_malloc_r+0x32c>
 8009b8c:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 8009b90:	207f      	movs	r0, #127	; 0x7f
 8009b92:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
 8009b96:	e59d      	b.n	80096d4 <_malloc_r+0x8c>
 8009b98:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
 8009b9c:	237e      	movs	r3, #126	; 0x7e
 8009b9e:	e6e9      	b.n	8009974 <_malloc_r+0x32c>
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	e770      	b.n	8009a86 <_malloc_r+0x43e>
 8009ba4:	24001994 	.word	0x24001994

08009ba8 <__malloc_lock>:
 8009ba8:	4801      	ldr	r0, [pc, #4]	; (8009bb0 <__malloc_lock+0x8>)
 8009baa:	f001 bf45 	b.w	800ba38 <__retarget_lock_acquire_recursive>
 8009bae:	bf00      	nop
 8009bb0:	24001b08 	.word	0x24001b08

08009bb4 <__malloc_unlock>:
 8009bb4:	4801      	ldr	r0, [pc, #4]	; (8009bbc <__malloc_unlock+0x8>)
 8009bb6:	f001 bf41 	b.w	800ba3c <__retarget_lock_release_recursive>
 8009bba:	bf00      	nop
 8009bbc:	24001b08 	.word	0x24001b08

08009bc0 <_svfprintf_r>:
 8009bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bc4:	b0d9      	sub	sp, #356	; 0x164
 8009bc6:	460c      	mov	r4, r1
 8009bc8:	910c      	str	r1, [sp, #48]	; 0x30
 8009bca:	4690      	mov	r8, r2
 8009bcc:	930e      	str	r3, [sp, #56]	; 0x38
 8009bce:	4682      	mov	sl, r0
 8009bd0:	f001 ff2a 	bl	800ba28 <_localeconv_r>
 8009bd4:	6803      	ldr	r3, [r0, #0]
 8009bd6:	9319      	str	r3, [sp, #100]	; 0x64
 8009bd8:	4618      	mov	r0, r3
 8009bda:	f7f6 fd11 	bl	8000600 <strlen>
 8009bde:	2208      	movs	r2, #8
 8009be0:	9017      	str	r0, [sp, #92]	; 0x5c
 8009be2:	2100      	movs	r1, #0
 8009be4:	a828      	add	r0, sp, #160	; 0xa0
 8009be6:	f7ff fc97 	bl	8009518 <memset>
 8009bea:	89a3      	ldrh	r3, [r4, #12]
 8009bec:	061f      	lsls	r7, r3, #24
 8009bee:	d503      	bpl.n	8009bf8 <_svfprintf_r+0x38>
 8009bf0:	6923      	ldr	r3, [r4, #16]
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	f000 873f 	beq.w	800aa76 <_svfprintf_r+0xeb6>
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	aa2f      	add	r2, sp, #188	; 0xbc
 8009bfc:	2400      	movs	r4, #0
 8009bfe:	e9cd 332d 	strd	r3, r3, [sp, #180]	; 0xb4
 8009c02:	e9cd 331a 	strd	r3, r3, [sp, #104]	; 0x68
 8009c06:	e9cd 331c 	strd	r3, r3, [sp, #112]	; 0x70
 8009c0a:	9313      	str	r3, [sp, #76]	; 0x4c
 8009c0c:	9318      	str	r3, [sp, #96]	; 0x60
 8009c0e:	9309      	str	r3, [sp, #36]	; 0x24
 8009c10:	2300      	movs	r3, #0
 8009c12:	e9cd 3414 	strd	r3, r4, [sp, #80]	; 0x50
 8009c16:	922c      	str	r2, [sp, #176]	; 0xb0
 8009c18:	4691      	mov	r9, r2
 8009c1a:	4644      	mov	r4, r8
 8009c1c:	46a0      	mov	r8, r4
 8009c1e:	4b78      	ldr	r3, [pc, #480]	; (8009e00 <_svfprintf_r+0x240>)
 8009c20:	f8d3 50e4 	ldr.w	r5, [r3, #228]	; 0xe4
 8009c24:	f001 fefa 	bl	800ba1c <__locale_mb_cur_max>
 8009c28:	4603      	mov	r3, r0
 8009c2a:	a828      	add	r0, sp, #160	; 0xa0
 8009c2c:	9000      	str	r0, [sp, #0]
 8009c2e:	4642      	mov	r2, r8
 8009c30:	a924      	add	r1, sp, #144	; 0x90
 8009c32:	4650      	mov	r0, sl
 8009c34:	47a8      	blx	r5
 8009c36:	2800      	cmp	r0, #0
 8009c38:	f000 80b0 	beq.w	8009d9c <_svfprintf_r+0x1dc>
 8009c3c:	f2c0 80a6 	blt.w	8009d8c <_svfprintf_r+0x1cc>
 8009c40:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009c42:	2a25      	cmp	r2, #37	; 0x25
 8009c44:	4603      	mov	r3, r0
 8009c46:	d001      	beq.n	8009c4c <_svfprintf_r+0x8c>
 8009c48:	4498      	add	r8, r3
 8009c4a:	e7e8      	b.n	8009c1e <_svfprintf_r+0x5e>
 8009c4c:	ebb8 0704 	subs.w	r7, r8, r4
 8009c50:	4606      	mov	r6, r0
 8009c52:	f040 80a7 	bne.w	8009da4 <_svfprintf_r+0x1e4>
 8009c56:	2300      	movs	r3, #0
 8009c58:	f04f 32ff 	mov.w	r2, #4294967295
 8009c5c:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 8009c60:	469b      	mov	fp, r3
 8009c62:	930b      	str	r3, [sp, #44]	; 0x2c
 8009c64:	f108 0801 	add.w	r8, r8, #1
 8009c68:	f898 3000 	ldrb.w	r3, [r8]
 8009c6c:	9208      	str	r2, [sp, #32]
 8009c6e:	252b      	movs	r5, #43	; 0x2b
 8009c70:	2620      	movs	r6, #32
 8009c72:	f108 0801 	add.w	r8, r8, #1
 8009c76:	f1a3 0220 	sub.w	r2, r3, #32
 8009c7a:	2a5a      	cmp	r2, #90	; 0x5a
 8009c7c:	f200 80c2 	bhi.w	8009e04 <_svfprintf_r+0x244>
 8009c80:	e8df f012 	tbh	[pc, r2, lsl #1]
 8009c84:	00c002e6 	.word	0x00c002e6
 8009c88:	02e100c0 	.word	0x02e100c0
 8009c8c:	00c000c0 	.word	0x00c000c0
 8009c90:	006a00c0 	.word	0x006a00c0
 8009c94:	00c000c0 	.word	0x00c000c0
 8009c98:	02840208 	.word	0x02840208
 8009c9c:	021300c0 	.word	0x021300c0
 8009ca0:	00c002c7 	.word	0x00c002c7
 8009ca4:	005b02c2 	.word	0x005b02c2
 8009ca8:	005b005b 	.word	0x005b005b
 8009cac:	005b005b 	.word	0x005b005b
 8009cb0:	005b005b 	.word	0x005b005b
 8009cb4:	005b005b 	.word	0x005b005b
 8009cb8:	00c000c0 	.word	0x00c000c0
 8009cbc:	00c000c0 	.word	0x00c000c0
 8009cc0:	00c000c0 	.word	0x00c000c0
 8009cc4:	014300c0 	.word	0x014300c0
 8009cc8:	018900c0 	.word	0x018900c0
 8009ccc:	0143021d 	.word	0x0143021d
 8009cd0:	01430143 	.word	0x01430143
 8009cd4:	00c000c0 	.word	0x00c000c0
 8009cd8:	00c000c0 	.word	0x00c000c0
 8009cdc:	00c00218 	.word	0x00c00218
 8009ce0:	029600c0 	.word	0x029600c0
 8009ce4:	00c000c0 	.word	0x00c000c0
 8009ce8:	01b100c0 	.word	0x01b100c0
 8009cec:	02a900c0 	.word	0x02a900c0
 8009cf0:	00c000c0 	.word	0x00c000c0
 8009cf4:	00c006dd 	.word	0x00c006dd
 8009cf8:	00c000c0 	.word	0x00c000c0
 8009cfc:	00c000c0 	.word	0x00c000c0
 8009d00:	00c000c0 	.word	0x00c000c0
 8009d04:	014300c0 	.word	0x014300c0
 8009d08:	018900c0 	.word	0x018900c0
 8009d0c:	014301e2 	.word	0x014301e2
 8009d10:	01430143 	.word	0x01430143
 8009d14:	01e20277 	.word	0x01e20277
 8009d18:	00c0007f 	.word	0x00c0007f
 8009d1c:	00c00289 	.word	0x00c00289
 8009d20:	06da025f 	.word	0x06da025f
 8009d24:	007f0232 	.word	0x007f0232
 8009d28:	01b100c0 	.word	0x01b100c0
 8009d2c:	06b4007c 	.word	0x06b4007c
 8009d30:	00c000c0 	.word	0x00c000c0
 8009d34:	00c006b8 	.word	0x00c006b8
 8009d38:	007c      	.short	0x007c
 8009d3a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8009d3e:	2100      	movs	r1, #0
 8009d40:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009d44:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8009d48:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8009d4c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8009d50:	2a09      	cmp	r2, #9
 8009d52:	d9f5      	bls.n	8009d40 <_svfprintf_r+0x180>
 8009d54:	910b      	str	r1, [sp, #44]	; 0x2c
 8009d56:	e78e      	b.n	8009c76 <_svfprintf_r+0xb6>
 8009d58:	4650      	mov	r0, sl
 8009d5a:	f001 fe65 	bl	800ba28 <_localeconv_r>
 8009d5e:	6843      	ldr	r3, [r0, #4]
 8009d60:	931c      	str	r3, [sp, #112]	; 0x70
 8009d62:	4618      	mov	r0, r3
 8009d64:	f7f6 fc4c 	bl	8000600 <strlen>
 8009d68:	901d      	str	r0, [sp, #116]	; 0x74
 8009d6a:	4607      	mov	r7, r0
 8009d6c:	4650      	mov	r0, sl
 8009d6e:	f001 fe5b 	bl	800ba28 <_localeconv_r>
 8009d72:	6883      	ldr	r3, [r0, #8]
 8009d74:	931a      	str	r3, [sp, #104]	; 0x68
 8009d76:	2f00      	cmp	r7, #0
 8009d78:	f040 85b1 	bne.w	800a8de <_svfprintf_r+0xd1e>
 8009d7c:	f898 3000 	ldrb.w	r3, [r8]
 8009d80:	e777      	b.n	8009c72 <_svfprintf_r+0xb2>
 8009d82:	f898 3000 	ldrb.w	r3, [r8]
 8009d86:	f04b 0b20 	orr.w	fp, fp, #32
 8009d8a:	e772      	b.n	8009c72 <_svfprintf_r+0xb2>
 8009d8c:	2208      	movs	r2, #8
 8009d8e:	2100      	movs	r1, #0
 8009d90:	a828      	add	r0, sp, #160	; 0xa0
 8009d92:	f7ff fbc1 	bl	8009518 <memset>
 8009d96:	2301      	movs	r3, #1
 8009d98:	4498      	add	r8, r3
 8009d9a:	e740      	b.n	8009c1e <_svfprintf_r+0x5e>
 8009d9c:	ebb8 0704 	subs.w	r7, r8, r4
 8009da0:	4606      	mov	r6, r0
 8009da2:	d011      	beq.n	8009dc8 <_svfprintf_r+0x208>
 8009da4:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 8009da6:	443b      	add	r3, r7
 8009da8:	932e      	str	r3, [sp, #184]	; 0xb8
 8009daa:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8009dac:	3301      	adds	r3, #1
 8009dae:	2b07      	cmp	r3, #7
 8009db0:	e9c9 4700 	strd	r4, r7, [r9]
 8009db4:	932d      	str	r3, [sp, #180]	; 0xb4
 8009db6:	dc19      	bgt.n	8009dec <_svfprintf_r+0x22c>
 8009db8:	f109 0908 	add.w	r9, r9, #8
 8009dbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009dbe:	443b      	add	r3, r7
 8009dc0:	9309      	str	r3, [sp, #36]	; 0x24
 8009dc2:	2e00      	cmp	r6, #0
 8009dc4:	f47f af47 	bne.w	8009c56 <_svfprintf_r+0x96>
 8009dc8:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	f041 8201 	bne.w	800b1d2 <_svfprintf_r+0x1612>
 8009dd0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009dd2:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8009dd6:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009dda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ddc:	bf18      	it	ne
 8009dde:	f04f 33ff 	movne.w	r3, #4294967295
 8009de2:	9309      	str	r3, [sp, #36]	; 0x24
 8009de4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009de6:	b059      	add	sp, #356	; 0x164
 8009de8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dec:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009dee:	aa2c      	add	r2, sp, #176	; 0xb0
 8009df0:	4650      	mov	r0, sl
 8009df2:	f003 fba9 	bl	800d548 <__ssprint_r>
 8009df6:	2800      	cmp	r0, #0
 8009df8:	d1ea      	bne.n	8009dd0 <_svfprintf_r+0x210>
 8009dfa:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 8009dfe:	e7dd      	b.n	8009dbc <_svfprintf_r+0x1fc>
 8009e00:	24000540 	.word	0x24000540
 8009e04:	9310      	str	r3, [sp, #64]	; 0x40
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d0de      	beq.n	8009dc8 <_svfprintf_r+0x208>
 8009e0a:	2200      	movs	r2, #0
 8009e0c:	f88d 30fc 	strb.w	r3, [sp, #252]	; 0xfc
 8009e10:	2301      	movs	r3, #1
 8009e12:	f88d 2087 	strb.w	r2, [sp, #135]	; 0x87
 8009e16:	9307      	str	r3, [sp, #28]
 8009e18:	920d      	str	r2, [sp, #52]	; 0x34
 8009e1a:	930a      	str	r3, [sp, #40]	; 0x28
 8009e1c:	9208      	str	r2, [sp, #32]
 8009e1e:	9212      	str	r2, [sp, #72]	; 0x48
 8009e20:	9216      	str	r2, [sp, #88]	; 0x58
 8009e22:	9211      	str	r2, [sp, #68]	; 0x44
 8009e24:	ac3f      	add	r4, sp, #252	; 0xfc
 8009e26:	f01b 0302 	ands.w	r3, fp, #2
 8009e2a:	d002      	beq.n	8009e32 <_svfprintf_r+0x272>
 8009e2c:	9907      	ldr	r1, [sp, #28]
 8009e2e:	3102      	adds	r1, #2
 8009e30:	9107      	str	r1, [sp, #28]
 8009e32:	f01b 0184 	ands.w	r1, fp, #132	; 0x84
 8009e36:	910f      	str	r1, [sp, #60]	; 0x3c
 8009e38:	d105      	bne.n	8009e46 <_svfprintf_r+0x286>
 8009e3a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009e3c:	9807      	ldr	r0, [sp, #28]
 8009e3e:	1a0f      	subs	r7, r1, r0
 8009e40:	2f00      	cmp	r7, #0
 8009e42:	f300 8382 	bgt.w	800a54a <_svfprintf_r+0x98a>
 8009e46:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 8009e48:	b182      	cbz	r2, 8009e6c <_svfprintf_r+0x2ac>
 8009e4a:	2201      	movs	r2, #1
 8009e4c:	f8c9 2004 	str.w	r2, [r9, #4]
 8009e50:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8009e52:	3201      	adds	r2, #1
 8009e54:	3601      	adds	r6, #1
 8009e56:	f10d 0187 	add.w	r1, sp, #135	; 0x87
 8009e5a:	2a07      	cmp	r2, #7
 8009e5c:	962e      	str	r6, [sp, #184]	; 0xb8
 8009e5e:	922d      	str	r2, [sp, #180]	; 0xb4
 8009e60:	f8c9 1000 	str.w	r1, [r9]
 8009e64:	f300 83bd 	bgt.w	800a5e2 <_svfprintf_r+0xa22>
 8009e68:	f109 0908 	add.w	r9, r9, #8
 8009e6c:	b183      	cbz	r3, 8009e90 <_svfprintf_r+0x2d0>
 8009e6e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8009e70:	aa22      	add	r2, sp, #136	; 0x88
 8009e72:	3301      	adds	r3, #1
 8009e74:	3602      	adds	r6, #2
 8009e76:	f8c9 2000 	str.w	r2, [r9]
 8009e7a:	2b07      	cmp	r3, #7
 8009e7c:	f04f 0202 	mov.w	r2, #2
 8009e80:	962e      	str	r6, [sp, #184]	; 0xb8
 8009e82:	932d      	str	r3, [sp, #180]	; 0xb4
 8009e84:	f8c9 2004 	str.w	r2, [r9, #4]
 8009e88:	f300 83c0 	bgt.w	800a60c <_svfprintf_r+0xa4c>
 8009e8c:	f109 0908 	add.w	r9, r9, #8
 8009e90:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009e92:	2b80      	cmp	r3, #128	; 0x80
 8009e94:	f000 8281 	beq.w	800a39a <_svfprintf_r+0x7da>
 8009e98:	9b08      	ldr	r3, [sp, #32]
 8009e9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009e9c:	1a9f      	subs	r7, r3, r2
 8009e9e:	2f00      	cmp	r7, #0
 8009ea0:	f300 82bc 	bgt.w	800a41c <_svfprintf_r+0x85c>
 8009ea4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8009ea8:	f040 821e 	bne.w	800a2e8 <_svfprintf_r+0x728>
 8009eac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009eae:	f8c9 3004 	str.w	r3, [r9, #4]
 8009eb2:	441e      	add	r6, r3
 8009eb4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8009eb6:	f8c9 4000 	str.w	r4, [r9]
 8009eba:	3301      	adds	r3, #1
 8009ebc:	2b07      	cmp	r3, #7
 8009ebe:	962e      	str	r6, [sp, #184]	; 0xb8
 8009ec0:	932d      	str	r3, [sp, #180]	; 0xb4
 8009ec2:	f300 8337 	bgt.w	800a534 <_svfprintf_r+0x974>
 8009ec6:	f109 0908 	add.w	r9, r9, #8
 8009eca:	f01b 0f04 	tst.w	fp, #4
 8009ece:	d005      	beq.n	8009edc <_svfprintf_r+0x31c>
 8009ed0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ed2:	9a07      	ldr	r2, [sp, #28]
 8009ed4:	1a9c      	subs	r4, r3, r2
 8009ed6:	2c00      	cmp	r4, #0
 8009ed8:	f300 83a4 	bgt.w	800a624 <_svfprintf_r+0xa64>
 8009edc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ede:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009ee0:	9907      	ldr	r1, [sp, #28]
 8009ee2:	428a      	cmp	r2, r1
 8009ee4:	bfac      	ite	ge
 8009ee6:	189b      	addge	r3, r3, r2
 8009ee8:	185b      	addlt	r3, r3, r1
 8009eea:	9309      	str	r3, [sp, #36]	; 0x24
 8009eec:	2e00      	cmp	r6, #0
 8009eee:	f040 82ca 	bne.w	800a486 <_svfprintf_r+0x8c6>
 8009ef2:	2300      	movs	r3, #0
 8009ef4:	932d      	str	r3, [sp, #180]	; 0xb4
 8009ef6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009ef8:	b11b      	cbz	r3, 8009f02 <_svfprintf_r+0x342>
 8009efa:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009efc:	4650      	mov	r0, sl
 8009efe:	f002 fe17 	bl	800cb30 <_free_r>
 8009f02:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 8009f06:	4644      	mov	r4, r8
 8009f08:	e688      	b.n	8009c1c <_svfprintf_r+0x5c>
 8009f0a:	9310      	str	r3, [sp, #64]	; 0x40
 8009f0c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009f0e:	3307      	adds	r3, #7
 8009f10:	f023 0107 	bic.w	r1, r3, #7
 8009f14:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8009f18:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8009f1c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009f20:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8009f24:	910e      	str	r1, [sp, #56]	; 0x38
 8009f26:	4616      	mov	r6, r2
 8009f28:	4610      	mov	r0, r2
 8009f2a:	4bb3      	ldr	r3, [pc, #716]	; (800a1f8 <_svfprintf_r+0x638>)
 8009f2c:	4629      	mov	r1, r5
 8009f2e:	f04f 32ff 	mov.w	r2, #4294967295
 8009f32:	f7f7 f829 	bl	8000f88 <__aeabi_dcmpun>
 8009f36:	2800      	cmp	r0, #0
 8009f38:	f040 84fc 	bne.w	800a934 <_svfprintf_r+0xd74>
 8009f3c:	4bae      	ldr	r3, [pc, #696]	; (800a1f8 <_svfprintf_r+0x638>)
 8009f3e:	4630      	mov	r0, r6
 8009f40:	4629      	mov	r1, r5
 8009f42:	f04f 32ff 	mov.w	r2, #4294967295
 8009f46:	f7f7 f801 	bl	8000f4c <__aeabi_dcmple>
 8009f4a:	2800      	cmp	r0, #0
 8009f4c:	f040 84f2 	bne.w	800a934 <_svfprintf_r+0xd74>
 8009f50:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 8009f54:	2200      	movs	r2, #0
 8009f56:	2300      	movs	r3, #0
 8009f58:	f7f6 ffee 	bl	8000f38 <__aeabi_dcmplt>
 8009f5c:	2800      	cmp	r0, #0
 8009f5e:	f041 8038 	bne.w	800afd2 <_svfprintf_r+0x1412>
 8009f62:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 8009f66:	4ca5      	ldr	r4, [pc, #660]	; (800a1fc <_svfprintf_r+0x63c>)
 8009f68:	4ba5      	ldr	r3, [pc, #660]	; (800a200 <_svfprintf_r+0x640>)
 8009f6a:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
 8009f6e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8009f70:	2947      	cmp	r1, #71	; 0x47
 8009f72:	bfc8      	it	gt
 8009f74:	461c      	movgt	r4, r3
 8009f76:	2300      	movs	r3, #0
 8009f78:	2103      	movs	r1, #3
 8009f7a:	930d      	str	r3, [sp, #52]	; 0x34
 8009f7c:	9107      	str	r1, [sp, #28]
 8009f7e:	910a      	str	r1, [sp, #40]	; 0x28
 8009f80:	9308      	str	r3, [sp, #32]
 8009f82:	9312      	str	r3, [sp, #72]	; 0x48
 8009f84:	9316      	str	r3, [sp, #88]	; 0x58
 8009f86:	9311      	str	r3, [sp, #68]	; 0x44
 8009f88:	2a00      	cmp	r2, #0
 8009f8a:	f43f af4c 	beq.w	8009e26 <_svfprintf_r+0x266>
 8009f8e:	9b07      	ldr	r3, [sp, #28]
 8009f90:	3301      	adds	r3, #1
 8009f92:	9307      	str	r3, [sp, #28]
 8009f94:	e747      	b.n	8009e26 <_svfprintf_r+0x266>
 8009f96:	2b43      	cmp	r3, #67	; 0x43
 8009f98:	9310      	str	r3, [sp, #64]	; 0x40
 8009f9a:	d003      	beq.n	8009fa4 <_svfprintf_r+0x3e4>
 8009f9c:	f01b 0f10 	tst.w	fp, #16
 8009fa0:	f000 8551 	beq.w	800aa46 <_svfprintf_r+0xe86>
 8009fa4:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8009fa6:	2208      	movs	r2, #8
 8009fa8:	2100      	movs	r1, #0
 8009faa:	a82a      	add	r0, sp, #168	; 0xa8
 8009fac:	ac3f      	add	r4, sp, #252	; 0xfc
 8009fae:	f7ff fab3 	bl	8009518 <memset>
 8009fb2:	ab2a      	add	r3, sp, #168	; 0xa8
 8009fb4:	f856 2b04 	ldr.w	r2, [r6], #4
 8009fb8:	4621      	mov	r1, r4
 8009fba:	4650      	mov	r0, sl
 8009fbc:	f003 fa90 	bl	800d4e0 <_wcrtomb_r>
 8009fc0:	4603      	mov	r3, r0
 8009fc2:	3301      	adds	r3, #1
 8009fc4:	900a      	str	r0, [sp, #40]	; 0x28
 8009fc6:	f001 82c3 	beq.w	800b550 <_svfprintf_r+0x1990>
 8009fca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009fcc:	960e      	str	r6, [sp, #56]	; 0x38
 8009fce:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009fd2:	9307      	str	r3, [sp, #28]
 8009fd4:	2200      	movs	r2, #0
 8009fd6:	f88d 2087 	strb.w	r2, [sp, #135]	; 0x87
 8009fda:	920d      	str	r2, [sp, #52]	; 0x34
 8009fdc:	9208      	str	r2, [sp, #32]
 8009fde:	9212      	str	r2, [sp, #72]	; 0x48
 8009fe0:	9216      	str	r2, [sp, #88]	; 0x58
 8009fe2:	9211      	str	r2, [sp, #68]	; 0x44
 8009fe4:	e71f      	b.n	8009e26 <_svfprintf_r+0x266>
 8009fe6:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8009fe8:	9310      	str	r3, [sp, #64]	; 0x40
 8009fea:	f857 4b04 	ldr.w	r4, [r7], #4
 8009fee:	2300      	movs	r3, #0
 8009ff0:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 8009ff4:	2c00      	cmp	r4, #0
 8009ff6:	f000 854d 	beq.w	800aa94 <_svfprintf_r+0xed4>
 8009ffa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009ffc:	2b53      	cmp	r3, #83	; 0x53
 8009ffe:	f000 86d4 	beq.w	800adaa <_svfprintf_r+0x11ea>
 800a002:	f01b 0310 	ands.w	r3, fp, #16
 800a006:	9311      	str	r3, [sp, #68]	; 0x44
 800a008:	f040 86cf 	bne.w	800adaa <_svfprintf_r+0x11ea>
 800a00c:	9b08      	ldr	r3, [sp, #32]
 800a00e:	1c5d      	adds	r5, r3, #1
 800a010:	f001 80cc 	beq.w	800b1ac <_svfprintf_r+0x15ec>
 800a014:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a016:	461a      	mov	r2, r3
 800a018:	4620      	mov	r0, r4
 800a01a:	f7f6 fa91 	bl	8000540 <memchr>
 800a01e:	900d      	str	r0, [sp, #52]	; 0x34
 800a020:	2800      	cmp	r0, #0
 800a022:	f001 8351 	beq.w	800b6c8 <_svfprintf_r+0x1b08>
 800a026:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a028:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a02a:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800a02e:	970e      	str	r7, [sp, #56]	; 0x38
 800a030:	1b1b      	subs	r3, r3, r4
 800a032:	930a      	str	r3, [sp, #40]	; 0x28
 800a034:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a038:	9307      	str	r3, [sp, #28]
 800a03a:	2373      	movs	r3, #115	; 0x73
 800a03c:	9108      	str	r1, [sp, #32]
 800a03e:	9112      	str	r1, [sp, #72]	; 0x48
 800a040:	9116      	str	r1, [sp, #88]	; 0x58
 800a042:	910d      	str	r1, [sp, #52]	; 0x34
 800a044:	9310      	str	r3, [sp, #64]	; 0x40
 800a046:	e79f      	b.n	8009f88 <_svfprintf_r+0x3c8>
 800a048:	f01b 0f20 	tst.w	fp, #32
 800a04c:	9310      	str	r3, [sp, #64]	; 0x40
 800a04e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a050:	d03c      	beq.n	800a0cc <_svfprintf_r+0x50c>
 800a052:	3307      	adds	r3, #7
 800a054:	f023 0307 	bic.w	r3, r3, #7
 800a058:	461a      	mov	r2, r3
 800a05a:	4611      	mov	r1, r2
 800a05c:	685b      	ldr	r3, [r3, #4]
 800a05e:	f851 2b08 	ldr.w	r2, [r1], #8
 800a062:	910e      	str	r1, [sp, #56]	; 0x38
 800a064:	4619      	mov	r1, r3
 800a066:	2b00      	cmp	r3, #0
 800a068:	f2c0 8401 	blt.w	800a86e <_svfprintf_r+0xcae>
 800a06c:	9b08      	ldr	r3, [sp, #32]
 800a06e:	3301      	adds	r3, #1
 800a070:	f000 82a8 	beq.w	800a5c4 <_svfprintf_r+0xa04>
 800a074:	ea52 0301 	orrs.w	r3, r2, r1
 800a078:	f02b 0580 	bic.w	r5, fp, #128	; 0x80
 800a07c:	f040 82a3 	bne.w	800a5c6 <_svfprintf_r+0xa06>
 800a080:	9b08      	ldr	r3, [sp, #32]
 800a082:	2b00      	cmp	r3, #0
 800a084:	f040 82a4 	bne.w	800a5d0 <_svfprintf_r+0xa10>
 800a088:	46ab      	mov	fp, r5
 800a08a:	2300      	movs	r3, #0
 800a08c:	9308      	str	r3, [sp, #32]
 800a08e:	930a      	str	r3, [sp, #40]	; 0x28
 800a090:	ac58      	add	r4, sp, #352	; 0x160
 800a092:	e0ff      	b.n	800a294 <_svfprintf_r+0x6d4>
 800a094:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a096:	f853 2b04 	ldr.w	r2, [r3], #4
 800a09a:	920b      	str	r2, [sp, #44]	; 0x2c
 800a09c:	2a00      	cmp	r2, #0
 800a09e:	f280 840c 	bge.w	800a8ba <_svfprintf_r+0xcfa>
 800a0a2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a0a4:	930e      	str	r3, [sp, #56]	; 0x38
 800a0a6:	4252      	negs	r2, r2
 800a0a8:	920b      	str	r2, [sp, #44]	; 0x2c
 800a0aa:	f898 3000 	ldrb.w	r3, [r8]
 800a0ae:	f04b 0b04 	orr.w	fp, fp, #4
 800a0b2:	e5de      	b.n	8009c72 <_svfprintf_r+0xb2>
 800a0b4:	f898 3000 	ldrb.w	r3, [r8]
 800a0b8:	f04b 0b08 	orr.w	fp, fp, #8
 800a0bc:	e5d9      	b.n	8009c72 <_svfprintf_r+0xb2>
 800a0be:	f04b 0b10 	orr.w	fp, fp, #16
 800a0c2:	f01b 0f20 	tst.w	fp, #32
 800a0c6:	9310      	str	r3, [sp, #64]	; 0x40
 800a0c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a0ca:	d1c2      	bne.n	800a052 <_svfprintf_r+0x492>
 800a0cc:	f01b 0f10 	tst.w	fp, #16
 800a0d0:	f040 83fe 	bne.w	800a8d0 <_svfprintf_r+0xd10>
 800a0d4:	f01b 0f40 	tst.w	fp, #64	; 0x40
 800a0d8:	f000 83f6 	beq.w	800a8c8 <_svfprintf_r+0xd08>
 800a0dc:	f933 2b04 	ldrsh.w	r2, [r3], #4
 800a0e0:	930e      	str	r3, [sp, #56]	; 0x38
 800a0e2:	17d1      	asrs	r1, r2, #31
 800a0e4:	460b      	mov	r3, r1
 800a0e6:	e7be      	b.n	800a066 <_svfprintf_r+0x4a6>
 800a0e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a0ea:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0ee:	930e      	str	r3, [sp, #56]	; 0x38
 800a0f0:	f647 0330 	movw	r3, #30768	; 0x7830
 800a0f4:	f8ad 3088 	strh.w	r3, [sp, #136]	; 0x88
 800a0f8:	2078      	movs	r0, #120	; 0x78
 800a0fa:	4b42      	ldr	r3, [pc, #264]	; (800a204 <_svfprintf_r+0x644>)
 800a0fc:	9318      	str	r3, [sp, #96]	; 0x60
 800a0fe:	f04b 0502 	orr.w	r5, fp, #2
 800a102:	2100      	movs	r1, #0
 800a104:	2302      	movs	r3, #2
 800a106:	9010      	str	r0, [sp, #64]	; 0x40
 800a108:	2000      	movs	r0, #0
 800a10a:	9c08      	ldr	r4, [sp, #32]
 800a10c:	f88d 0087 	strb.w	r0, [sp, #135]	; 0x87
 800a110:	1c60      	adds	r0, r4, #1
 800a112:	f000 80a8 	beq.w	800a266 <_svfprintf_r+0x6a6>
 800a116:	ea52 0001 	orrs.w	r0, r2, r1
 800a11a:	f025 0b80 	bic.w	fp, r5, #128	; 0x80
 800a11e:	f040 80a1 	bne.w	800a264 <_svfprintf_r+0x6a4>
 800a122:	2c00      	cmp	r4, #0
 800a124:	f040 8695 	bne.w	800ae52 <_svfprintf_r+0x1292>
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d1ae      	bne.n	800a08a <_svfprintf_r+0x4ca>
 800a12c:	f015 0301 	ands.w	r3, r5, #1
 800a130:	930a      	str	r3, [sp, #40]	; 0x28
 800a132:	f000 83c7 	beq.w	800a8c4 <_svfprintf_r+0xd04>
 800a136:	2330      	movs	r3, #48	; 0x30
 800a138:	f88d 315f 	strb.w	r3, [sp, #351]	; 0x15f
 800a13c:	f20d 145f 	addw	r4, sp, #351	; 0x15f
 800a140:	e0a8      	b.n	800a294 <_svfprintf_r+0x6d4>
 800a142:	f01b 0f20 	tst.w	fp, #32
 800a146:	f040 83e5 	bne.w	800a914 <_svfprintf_r+0xd54>
 800a14a:	f01b 0f10 	tst.w	fp, #16
 800a14e:	f040 8686 	bne.w	800ae5e <_svfprintf_r+0x129e>
 800a152:	f01b 0f40 	tst.w	fp, #64	; 0x40
 800a156:	f040 877f 	bne.w	800b058 <_svfprintf_r+0x1498>
 800a15a:	f41b 7f00 	tst.w	fp, #512	; 0x200
 800a15e:	f000 867e 	beq.w	800ae5e <_svfprintf_r+0x129e>
 800a162:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a164:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a166:	f853 2b04 	ldr.w	r2, [r3], #4
 800a16a:	930e      	str	r3, [sp, #56]	; 0x38
 800a16c:	7011      	strb	r1, [r2, #0]
 800a16e:	4644      	mov	r4, r8
 800a170:	e554      	b.n	8009c1c <_svfprintf_r+0x5c>
 800a172:	f898 3000 	ldrb.w	r3, [r8]
 800a176:	2b68      	cmp	r3, #104	; 0x68
 800a178:	bf03      	ittte	eq
 800a17a:	f898 3001 	ldrbeq.w	r3, [r8, #1]
 800a17e:	f44b 7b00 	orreq.w	fp, fp, #512	; 0x200
 800a182:	f108 0801 	addeq.w	r8, r8, #1
 800a186:	f04b 0b40 	orrne.w	fp, fp, #64	; 0x40
 800a18a:	e572      	b.n	8009c72 <_svfprintf_r+0xb2>
 800a18c:	f898 3000 	ldrb.w	r3, [r8]
 800a190:	f88d 5087 	strb.w	r5, [sp, #135]	; 0x87
 800a194:	e56d      	b.n	8009c72 <_svfprintf_r+0xb2>
 800a196:	f898 3000 	ldrb.w	r3, [r8]
 800a19a:	2b6c      	cmp	r3, #108	; 0x6c
 800a19c:	bf03      	ittte	eq
 800a19e:	f898 3001 	ldrbeq.w	r3, [r8, #1]
 800a1a2:	f04b 0b20 	orreq.w	fp, fp, #32
 800a1a6:	f108 0801 	addeq.w	r8, r8, #1
 800a1aa:	f04b 0b10 	orrne.w	fp, fp, #16
 800a1ae:	e560      	b.n	8009c72 <_svfprintf_r+0xb2>
 800a1b0:	9310      	str	r3, [sp, #64]	; 0x40
 800a1b2:	f04b 0b10 	orr.w	fp, fp, #16
 800a1b6:	f01b 0120 	ands.w	r1, fp, #32
 800a1ba:	f000 834a 	beq.w	800a852 <_svfprintf_r+0xc92>
 800a1be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a1c0:	3307      	adds	r3, #7
 800a1c2:	f023 0307 	bic.w	r3, r3, #7
 800a1c6:	6859      	ldr	r1, [r3, #4]
 800a1c8:	f853 2b08 	ldr.w	r2, [r3], #8
 800a1cc:	930e      	str	r3, [sp, #56]	; 0x38
 800a1ce:	f42b 6580 	bic.w	r5, fp, #1024	; 0x400
 800a1d2:	2300      	movs	r3, #0
 800a1d4:	e798      	b.n	800a108 <_svfprintf_r+0x548>
 800a1d6:	9310      	str	r3, [sp, #64]	; 0x40
 800a1d8:	f04b 0510 	orr.w	r5, fp, #16
 800a1dc:	f015 0120 	ands.w	r1, r5, #32
 800a1e0:	f000 8328 	beq.w	800a834 <_svfprintf_r+0xc74>
 800a1e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a1e6:	3307      	adds	r3, #7
 800a1e8:	f023 0307 	bic.w	r3, r3, #7
 800a1ec:	6859      	ldr	r1, [r3, #4]
 800a1ee:	f853 2b08 	ldr.w	r2, [r3], #8
 800a1f2:	930e      	str	r3, [sp, #56]	; 0x38
 800a1f4:	2301      	movs	r3, #1
 800a1f6:	e787      	b.n	800a108 <_svfprintf_r+0x548>
 800a1f8:	7fefffff 	.word	0x7fefffff
 800a1fc:	0800ff50 	.word	0x0800ff50
 800a200:	0800ff54 	.word	0x0800ff54
 800a204:	0800ff60 	.word	0x0800ff60
 800a208:	f898 3000 	ldrb.w	r3, [r8]
 800a20c:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
 800a210:	e52f      	b.n	8009c72 <_svfprintf_r+0xb2>
 800a212:	4641      	mov	r1, r8
 800a214:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a218:	2b2a      	cmp	r3, #42	; 0x2a
 800a21a:	f001 827f 	beq.w	800b71c <_svfprintf_r+0x1b5c>
 800a21e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a222:	2a09      	cmp	r2, #9
 800a224:	4688      	mov	r8, r1
 800a226:	bf98      	it	ls
 800a228:	2100      	movls	r1, #0
 800a22a:	f201 8176 	bhi.w	800b51a <_svfprintf_r+0x195a>
 800a22e:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a232:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800a236:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800a23a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a23e:	2a09      	cmp	r2, #9
 800a240:	d9f5      	bls.n	800a22e <_svfprintf_r+0x66e>
 800a242:	9108      	str	r1, [sp, #32]
 800a244:	e517      	b.n	8009c76 <_svfprintf_r+0xb6>
 800a246:	f898 3000 	ldrb.w	r3, [r8]
 800a24a:	f04b 0b01 	orr.w	fp, fp, #1
 800a24e:	e510      	b.n	8009c72 <_svfprintf_r+0xb2>
 800a250:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
 800a254:	2b00      	cmp	r3, #0
 800a256:	f47f ad91 	bne.w	8009d7c <_svfprintf_r+0x1bc>
 800a25a:	f898 3000 	ldrb.w	r3, [r8]
 800a25e:	f88d 6087 	strb.w	r6, [sp, #135]	; 0x87
 800a262:	e506      	b.n	8009c72 <_svfprintf_r+0xb2>
 800a264:	465d      	mov	r5, fp
 800a266:	2b01      	cmp	r3, #1
 800a268:	f000 81ad 	beq.w	800a5c6 <_svfprintf_r+0xa06>
 800a26c:	2b02      	cmp	r3, #2
 800a26e:	ac58      	add	r4, sp, #352	; 0x160
 800a270:	d11f      	bne.n	800a2b2 <_svfprintf_r+0x6f2>
 800a272:	9818      	ldr	r0, [sp, #96]	; 0x60
 800a274:	f002 030f 	and.w	r3, r2, #15
 800a278:	0912      	lsrs	r2, r2, #4
 800a27a:	5cc3      	ldrb	r3, [r0, r3]
 800a27c:	f804 3d01 	strb.w	r3, [r4, #-1]!
 800a280:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 800a284:	0909      	lsrs	r1, r1, #4
 800a286:	ea52 0301 	orrs.w	r3, r2, r1
 800a28a:	d1f3      	bne.n	800a274 <_svfprintf_r+0x6b4>
 800a28c:	ab58      	add	r3, sp, #352	; 0x160
 800a28e:	1b1b      	subs	r3, r3, r4
 800a290:	46ab      	mov	fp, r5
 800a292:	930a      	str	r3, [sp, #40]	; 0x28
 800a294:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a296:	9808      	ldr	r0, [sp, #32]
 800a298:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800a29c:	4281      	cmp	r1, r0
 800a29e:	f04f 0300 	mov.w	r3, #0
 800a2a2:	bfb8      	it	lt
 800a2a4:	4601      	movlt	r1, r0
 800a2a6:	930d      	str	r3, [sp, #52]	; 0x34
 800a2a8:	9107      	str	r1, [sp, #28]
 800a2aa:	9312      	str	r3, [sp, #72]	; 0x48
 800a2ac:	9316      	str	r3, [sp, #88]	; 0x58
 800a2ae:	9311      	str	r3, [sp, #68]	; 0x44
 800a2b0:	e66a      	b.n	8009f88 <_svfprintf_r+0x3c8>
 800a2b2:	f002 0307 	and.w	r3, r2, #7
 800a2b6:	08d2      	lsrs	r2, r2, #3
 800a2b8:	ea42 7241 	orr.w	r2, r2, r1, lsl #29
 800a2bc:	08c9      	lsrs	r1, r1, #3
 800a2be:	3330      	adds	r3, #48	; 0x30
 800a2c0:	ea52 0601 	orrs.w	r6, r2, r1
 800a2c4:	4620      	mov	r0, r4
 800a2c6:	f804 3d01 	strb.w	r3, [r4, #-1]!
 800a2ca:	d1f2      	bne.n	800a2b2 <_svfprintf_r+0x6f2>
 800a2cc:	07e9      	lsls	r1, r5, #31
 800a2ce:	d5dd      	bpl.n	800a28c <_svfprintf_r+0x6cc>
 800a2d0:	2b30      	cmp	r3, #48	; 0x30
 800a2d2:	d0db      	beq.n	800a28c <_svfprintf_r+0x6cc>
 800a2d4:	2330      	movs	r3, #48	; 0x30
 800a2d6:	3802      	subs	r0, #2
 800a2d8:	f804 3c01 	strb.w	r3, [r4, #-1]
 800a2dc:	ab58      	add	r3, sp, #352	; 0x160
 800a2de:	1a1b      	subs	r3, r3, r0
 800a2e0:	46ab      	mov	fp, r5
 800a2e2:	930a      	str	r3, [sp, #40]	; 0x28
 800a2e4:	4604      	mov	r4, r0
 800a2e6:	e7d5      	b.n	800a294 <_svfprintf_r+0x6d4>
 800a2e8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a2ea:	2b65      	cmp	r3, #101	; 0x65
 800a2ec:	f340 80dc 	ble.w	800a4a8 <_svfprintf_r+0x8e8>
 800a2f0:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800a2f4:	2200      	movs	r2, #0
 800a2f6:	2300      	movs	r3, #0
 800a2f8:	f7f6 fe14 	bl	8000f24 <__aeabi_dcmpeq>
 800a2fc:	2800      	cmp	r0, #0
 800a2fe:	f000 81c8 	beq.w	800a692 <_svfprintf_r+0xad2>
 800a302:	2301      	movs	r3, #1
 800a304:	f8c9 3004 	str.w	r3, [r9, #4]
 800a308:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a30a:	4abd      	ldr	r2, [pc, #756]	; (800a600 <_svfprintf_r+0xa40>)
 800a30c:	f8c9 2000 	str.w	r2, [r9]
 800a310:	3301      	adds	r3, #1
 800a312:	3601      	adds	r6, #1
 800a314:	2b07      	cmp	r3, #7
 800a316:	962e      	str	r6, [sp, #184]	; 0xb8
 800a318:	932d      	str	r3, [sp, #180]	; 0xb4
 800a31a:	f300 8539 	bgt.w	800ad90 <_svfprintf_r+0x11d0>
 800a31e:	f109 0908 	add.w	r9, r9, #8
 800a322:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a324:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a326:	4293      	cmp	r3, r2
 800a328:	f280 82c2 	bge.w	800a8b0 <_svfprintf_r+0xcf0>
 800a32c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a32e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a330:	441e      	add	r6, r3
 800a332:	e9c9 2300 	strd	r2, r3, [r9]
 800a336:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a338:	962e      	str	r6, [sp, #184]	; 0xb8
 800a33a:	3301      	adds	r3, #1
 800a33c:	2b07      	cmp	r3, #7
 800a33e:	932d      	str	r3, [sp, #180]	; 0xb4
 800a340:	f300 838d 	bgt.w	800aa5e <_svfprintf_r+0xe9e>
 800a344:	f109 0908 	add.w	r9, r9, #8
 800a348:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a34a:	1e5c      	subs	r4, r3, #1
 800a34c:	2c00      	cmp	r4, #0
 800a34e:	f77f adbc 	ble.w	8009eca <_svfprintf_r+0x30a>
 800a352:	2c10      	cmp	r4, #16
 800a354:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a356:	4dab      	ldr	r5, [pc, #684]	; (800a604 <_svfprintf_r+0xa44>)
 800a358:	f340 8555 	ble.w	800ae06 <_svfprintf_r+0x1246>
 800a35c:	4632      	mov	r2, r6
 800a35e:	2710      	movs	r7, #16
 800a360:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800a362:	e005      	b.n	800a370 <_svfprintf_r+0x7b0>
 800a364:	f109 0908 	add.w	r9, r9, #8
 800a368:	3c10      	subs	r4, #16
 800a36a:	2c10      	cmp	r4, #16
 800a36c:	f340 854a 	ble.w	800ae04 <_svfprintf_r+0x1244>
 800a370:	3301      	adds	r3, #1
 800a372:	3210      	adds	r2, #16
 800a374:	2b07      	cmp	r3, #7
 800a376:	e9c9 5700 	strd	r5, r7, [r9]
 800a37a:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800a37e:	ddf1      	ble.n	800a364 <_svfprintf_r+0x7a4>
 800a380:	aa2c      	add	r2, sp, #176	; 0xb0
 800a382:	4631      	mov	r1, r6
 800a384:	4650      	mov	r0, sl
 800a386:	f003 f8df 	bl	800d548 <__ssprint_r>
 800a38a:	2800      	cmp	r0, #0
 800a38c:	f040 8083 	bne.w	800a496 <_svfprintf_r+0x8d6>
 800a390:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800a394:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a398:	e7e6      	b.n	800a368 <_svfprintf_r+0x7a8>
 800a39a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a39c:	9a07      	ldr	r2, [sp, #28]
 800a39e:	1a9f      	subs	r7, r3, r2
 800a3a0:	2f00      	cmp	r7, #0
 800a3a2:	f77f ad79 	ble.w	8009e98 <_svfprintf_r+0x2d8>
 800a3a6:	2f10      	cmp	r7, #16
 800a3a8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a3aa:	4d96      	ldr	r5, [pc, #600]	; (800a604 <_svfprintf_r+0xa44>)
 800a3ac:	dd23      	ble.n	800a3f6 <_svfprintf_r+0x836>
 800a3ae:	4632      	mov	r2, r6
 800a3b0:	4626      	mov	r6, r4
 800a3b2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800a3b4:	e004      	b.n	800a3c0 <_svfprintf_r+0x800>
 800a3b6:	3f10      	subs	r7, #16
 800a3b8:	2f10      	cmp	r7, #16
 800a3ba:	f109 0908 	add.w	r9, r9, #8
 800a3be:	dd18      	ble.n	800a3f2 <_svfprintf_r+0x832>
 800a3c0:	3301      	adds	r3, #1
 800a3c2:	3210      	adds	r2, #16
 800a3c4:	2110      	movs	r1, #16
 800a3c6:	2b07      	cmp	r3, #7
 800a3c8:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800a3cc:	f8c9 5000 	str.w	r5, [r9]
 800a3d0:	f8c9 1004 	str.w	r1, [r9, #4]
 800a3d4:	ddef      	ble.n	800a3b6 <_svfprintf_r+0x7f6>
 800a3d6:	aa2c      	add	r2, sp, #176	; 0xb0
 800a3d8:	4621      	mov	r1, r4
 800a3da:	4650      	mov	r0, sl
 800a3dc:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a3e0:	f003 f8b2 	bl	800d548 <__ssprint_r>
 800a3e4:	2800      	cmp	r0, #0
 800a3e6:	d156      	bne.n	800a496 <_svfprintf_r+0x8d6>
 800a3e8:	3f10      	subs	r7, #16
 800a3ea:	2f10      	cmp	r7, #16
 800a3ec:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800a3f0:	dce6      	bgt.n	800a3c0 <_svfprintf_r+0x800>
 800a3f2:	4634      	mov	r4, r6
 800a3f4:	4616      	mov	r6, r2
 800a3f6:	3301      	adds	r3, #1
 800a3f8:	443e      	add	r6, r7
 800a3fa:	2b07      	cmp	r3, #7
 800a3fc:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800a400:	f8c9 5000 	str.w	r5, [r9]
 800a404:	f8c9 7004 	str.w	r7, [r9, #4]
 800a408:	f300 8516 	bgt.w	800ae38 <_svfprintf_r+0x1278>
 800a40c:	9b08      	ldr	r3, [sp, #32]
 800a40e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a410:	1a9f      	subs	r7, r3, r2
 800a412:	2f00      	cmp	r7, #0
 800a414:	f109 0908 	add.w	r9, r9, #8
 800a418:	f77f ad44 	ble.w	8009ea4 <_svfprintf_r+0x2e4>
 800a41c:	2f10      	cmp	r7, #16
 800a41e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a420:	4d78      	ldr	r5, [pc, #480]	; (800a604 <_svfprintf_r+0xa44>)
 800a422:	dd22      	ble.n	800a46a <_svfprintf_r+0x8aa>
 800a424:	4632      	mov	r2, r6
 800a426:	4626      	mov	r6, r4
 800a428:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800a42a:	e004      	b.n	800a436 <_svfprintf_r+0x876>
 800a42c:	3f10      	subs	r7, #16
 800a42e:	2f10      	cmp	r7, #16
 800a430:	f109 0908 	add.w	r9, r9, #8
 800a434:	dd17      	ble.n	800a466 <_svfprintf_r+0x8a6>
 800a436:	3301      	adds	r3, #1
 800a438:	3210      	adds	r2, #16
 800a43a:	2110      	movs	r1, #16
 800a43c:	2b07      	cmp	r3, #7
 800a43e:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800a442:	f8c9 5000 	str.w	r5, [r9]
 800a446:	f8c9 1004 	str.w	r1, [r9, #4]
 800a44a:	ddef      	ble.n	800a42c <_svfprintf_r+0x86c>
 800a44c:	aa2c      	add	r2, sp, #176	; 0xb0
 800a44e:	4621      	mov	r1, r4
 800a450:	4650      	mov	r0, sl
 800a452:	f003 f879 	bl	800d548 <__ssprint_r>
 800a456:	b9f0      	cbnz	r0, 800a496 <_svfprintf_r+0x8d6>
 800a458:	3f10      	subs	r7, #16
 800a45a:	2f10      	cmp	r7, #16
 800a45c:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800a460:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a464:	dce7      	bgt.n	800a436 <_svfprintf_r+0x876>
 800a466:	4634      	mov	r4, r6
 800a468:	4616      	mov	r6, r2
 800a46a:	3301      	adds	r3, #1
 800a46c:	443e      	add	r6, r7
 800a46e:	2b07      	cmp	r3, #7
 800a470:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800a474:	f8c9 5000 	str.w	r5, [r9]
 800a478:	f8c9 7004 	str.w	r7, [r9, #4]
 800a47c:	f300 81cd 	bgt.w	800a81a <_svfprintf_r+0xc5a>
 800a480:	f109 0908 	add.w	r9, r9, #8
 800a484:	e50e      	b.n	8009ea4 <_svfprintf_r+0x2e4>
 800a486:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a488:	aa2c      	add	r2, sp, #176	; 0xb0
 800a48a:	4650      	mov	r0, sl
 800a48c:	f003 f85c 	bl	800d548 <__ssprint_r>
 800a490:	2800      	cmp	r0, #0
 800a492:	f43f ad2e 	beq.w	8009ef2 <_svfprintf_r+0x332>
 800a496:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a498:	2b00      	cmp	r3, #0
 800a49a:	f43f ac99 	beq.w	8009dd0 <_svfprintf_r+0x210>
 800a49e:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a4a0:	4650      	mov	r0, sl
 800a4a2:	f002 fb45 	bl	800cb30 <_free_r>
 800a4a6:	e493      	b.n	8009dd0 <_svfprintf_r+0x210>
 800a4a8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a4aa:	2b01      	cmp	r3, #1
 800a4ac:	f340 816e 	ble.w	800a78c <_svfprintf_r+0xbcc>
 800a4b0:	9f2d      	ldr	r7, [sp, #180]	; 0xb4
 800a4b2:	f8c9 4000 	str.w	r4, [r9]
 800a4b6:	2301      	movs	r3, #1
 800a4b8:	441f      	add	r7, r3
 800a4ba:	3601      	adds	r6, #1
 800a4bc:	2f07      	cmp	r7, #7
 800a4be:	f8c9 3004 	str.w	r3, [r9, #4]
 800a4c2:	962e      	str	r6, [sp, #184]	; 0xb8
 800a4c4:	972d      	str	r7, [sp, #180]	; 0xb4
 800a4c6:	f300 81d9 	bgt.w	800a87c <_svfprintf_r+0xcbc>
 800a4ca:	f109 0908 	add.w	r9, r9, #8
 800a4ce:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a4d0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a4d2:	3701      	adds	r7, #1
 800a4d4:	441e      	add	r6, r3
 800a4d6:	2f07      	cmp	r7, #7
 800a4d8:	e9c9 2300 	strd	r2, r3, [r9]
 800a4dc:	e9cd 762d 	strd	r7, r6, [sp, #180]	; 0xb4
 800a4e0:	f300 81d9 	bgt.w	800a896 <_svfprintf_r+0xcd6>
 800a4e4:	f109 0908 	add.w	r9, r9, #8
 800a4e8:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800a4ec:	2200      	movs	r2, #0
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	f7f6 fd18 	bl	8000f24 <__aeabi_dcmpeq>
 800a4f4:	2800      	cmp	r0, #0
 800a4f6:	f040 8167 	bne.w	800a7c8 <_svfprintf_r+0xc08>
 800a4fa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a4fc:	3701      	adds	r7, #1
 800a4fe:	3b01      	subs	r3, #1
 800a500:	3401      	adds	r4, #1
 800a502:	441e      	add	r6, r3
 800a504:	2f07      	cmp	r7, #7
 800a506:	f8c9 4000 	str.w	r4, [r9]
 800a50a:	972d      	str	r7, [sp, #180]	; 0xb4
 800a50c:	f8c9 3004 	str.w	r3, [r9, #4]
 800a510:	962e      	str	r6, [sp, #184]	; 0xb8
 800a512:	f300 814c 	bgt.w	800a7ae <_svfprintf_r+0xbee>
 800a516:	f109 0908 	add.w	r9, r9, #8
 800a51a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a51c:	f8c9 3004 	str.w	r3, [r9, #4]
 800a520:	3701      	adds	r7, #1
 800a522:	441e      	add	r6, r3
 800a524:	2f07      	cmp	r7, #7
 800a526:	ab26      	add	r3, sp, #152	; 0x98
 800a528:	e9cd 762d 	strd	r7, r6, [sp, #180]	; 0xb4
 800a52c:	f8c9 3000 	str.w	r3, [r9]
 800a530:	f77f acc9 	ble.w	8009ec6 <_svfprintf_r+0x306>
 800a534:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a536:	aa2c      	add	r2, sp, #176	; 0xb0
 800a538:	4650      	mov	r0, sl
 800a53a:	f003 f805 	bl	800d548 <__ssprint_r>
 800a53e:	2800      	cmp	r0, #0
 800a540:	d1a9      	bne.n	800a496 <_svfprintf_r+0x8d6>
 800a542:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800a544:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a548:	e4bf      	b.n	8009eca <_svfprintf_r+0x30a>
 800a54a:	2f10      	cmp	r7, #16
 800a54c:	e9dd 212d 	ldrd	r2, r1, [sp, #180]	; 0xb4
 800a550:	4d2d      	ldr	r5, [pc, #180]	; (800a608 <_svfprintf_r+0xa48>)
 800a552:	dd27      	ble.n	800a5a4 <_svfprintf_r+0x9e4>
 800a554:	e9cd 381e 	strd	r3, r8, [sp, #120]	; 0x78
 800a558:	2610      	movs	r6, #16
 800a55a:	46d0      	mov	r8, sl
 800a55c:	46a2      	mov	sl, r4
 800a55e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800a560:	e004      	b.n	800a56c <_svfprintf_r+0x9ac>
 800a562:	3f10      	subs	r7, #16
 800a564:	2f10      	cmp	r7, #16
 800a566:	f109 0908 	add.w	r9, r9, #8
 800a56a:	dd16      	ble.n	800a59a <_svfprintf_r+0x9da>
 800a56c:	3201      	adds	r2, #1
 800a56e:	3110      	adds	r1, #16
 800a570:	2a07      	cmp	r2, #7
 800a572:	e9c9 5600 	strd	r5, r6, [r9]
 800a576:	e9cd 212d 	strd	r2, r1, [sp, #180]	; 0xb4
 800a57a:	ddf2      	ble.n	800a562 <_svfprintf_r+0x9a2>
 800a57c:	aa2c      	add	r2, sp, #176	; 0xb0
 800a57e:	4621      	mov	r1, r4
 800a580:	4640      	mov	r0, r8
 800a582:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a586:	f002 ffdf 	bl	800d548 <__ssprint_r>
 800a58a:	2800      	cmp	r0, #0
 800a58c:	f040 83f2 	bne.w	800ad74 <_svfprintf_r+0x11b4>
 800a590:	3f10      	subs	r7, #16
 800a592:	2f10      	cmp	r7, #16
 800a594:	e9dd 212d 	ldrd	r2, r1, [sp, #180]	; 0xb4
 800a598:	dce8      	bgt.n	800a56c <_svfprintf_r+0x9ac>
 800a59a:	4654      	mov	r4, sl
 800a59c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a59e:	46c2      	mov	sl, r8
 800a5a0:	f8dd 807c 	ldr.w	r8, [sp, #124]	; 0x7c
 800a5a4:	f8c9 5000 	str.w	r5, [r9]
 800a5a8:	3201      	adds	r2, #1
 800a5aa:	187e      	adds	r6, r7, r1
 800a5ac:	2a07      	cmp	r2, #7
 800a5ae:	e9cd 262d 	strd	r2, r6, [sp, #180]	; 0xb4
 800a5b2:	f8c9 7004 	str.w	r7, [r9, #4]
 800a5b6:	f300 83cc 	bgt.w	800ad52 <_svfprintf_r+0x1192>
 800a5ba:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800a5be:	f109 0908 	add.w	r9, r9, #8
 800a5c2:	e441      	b.n	8009e48 <_svfprintf_r+0x288>
 800a5c4:	465d      	mov	r5, fp
 800a5c6:	2a0a      	cmp	r2, #10
 800a5c8:	f171 0300 	sbcs.w	r3, r1, #0
 800a5cc:	f080 8329 	bcs.w	800ac22 <_svfprintf_r+0x1062>
 800a5d0:	3230      	adds	r2, #48	; 0x30
 800a5d2:	2301      	movs	r3, #1
 800a5d4:	f88d 215f 	strb.w	r2, [sp, #351]	; 0x15f
 800a5d8:	46ab      	mov	fp, r5
 800a5da:	930a      	str	r3, [sp, #40]	; 0x28
 800a5dc:	f20d 145f 	addw	r4, sp, #351	; 0x15f
 800a5e0:	e658      	b.n	800a294 <_svfprintf_r+0x6d4>
 800a5e2:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a5e4:	931e      	str	r3, [sp, #120]	; 0x78
 800a5e6:	aa2c      	add	r2, sp, #176	; 0xb0
 800a5e8:	4650      	mov	r0, sl
 800a5ea:	f002 ffad 	bl	800d548 <__ssprint_r>
 800a5ee:	2800      	cmp	r0, #0
 800a5f0:	f47f af51 	bne.w	800a496 <_svfprintf_r+0x8d6>
 800a5f4:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800a5f6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a5f8:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a5fc:	e436      	b.n	8009e6c <_svfprintf_r+0x2ac>
 800a5fe:	bf00      	nop
 800a600:	0800ff90 	.word	0x0800ff90
 800a604:	0800ffa4 	.word	0x0800ffa4
 800a608:	0800ff94 	.word	0x0800ff94
 800a60c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a60e:	aa2c      	add	r2, sp, #176	; 0xb0
 800a610:	4650      	mov	r0, sl
 800a612:	f002 ff99 	bl	800d548 <__ssprint_r>
 800a616:	2800      	cmp	r0, #0
 800a618:	f47f af3d 	bne.w	800a496 <_svfprintf_r+0x8d6>
 800a61c:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800a61e:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a622:	e435      	b.n	8009e90 <_svfprintf_r+0x2d0>
 800a624:	2c10      	cmp	r4, #16
 800a626:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a628:	4db8      	ldr	r5, [pc, #736]	; (800a90c <_svfprintf_r+0xd4c>)
 800a62a:	dd1f      	ble.n	800a66c <_svfprintf_r+0xaac>
 800a62c:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 800a630:	2710      	movs	r7, #16
 800a632:	e004      	b.n	800a63e <_svfprintf_r+0xa7e>
 800a634:	3c10      	subs	r4, #16
 800a636:	2c10      	cmp	r4, #16
 800a638:	f109 0908 	add.w	r9, r9, #8
 800a63c:	dd16      	ble.n	800a66c <_svfprintf_r+0xaac>
 800a63e:	3301      	adds	r3, #1
 800a640:	3610      	adds	r6, #16
 800a642:	2b07      	cmp	r3, #7
 800a644:	e9c9 5700 	strd	r5, r7, [r9]
 800a648:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800a64c:	ddf2      	ble.n	800a634 <_svfprintf_r+0xa74>
 800a64e:	aa2c      	add	r2, sp, #176	; 0xb0
 800a650:	4659      	mov	r1, fp
 800a652:	4650      	mov	r0, sl
 800a654:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a658:	f002 ff76 	bl	800d548 <__ssprint_r>
 800a65c:	2800      	cmp	r0, #0
 800a65e:	f47f af1a 	bne.w	800a496 <_svfprintf_r+0x8d6>
 800a662:	3c10      	subs	r4, #16
 800a664:	2c10      	cmp	r4, #16
 800a666:	e9dd 362d 	ldrd	r3, r6, [sp, #180]	; 0xb4
 800a66a:	dce8      	bgt.n	800a63e <_svfprintf_r+0xa7e>
 800a66c:	3301      	adds	r3, #1
 800a66e:	4426      	add	r6, r4
 800a670:	2b07      	cmp	r3, #7
 800a672:	e9c9 5400 	strd	r5, r4, [r9]
 800a676:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800a67a:	f77f ac2f 	ble.w	8009edc <_svfprintf_r+0x31c>
 800a67e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a680:	aa2c      	add	r2, sp, #176	; 0xb0
 800a682:	4650      	mov	r0, sl
 800a684:	f002 ff60 	bl	800d548 <__ssprint_r>
 800a688:	2800      	cmp	r0, #0
 800a68a:	f47f af04 	bne.w	800a496 <_svfprintf_r+0x8d6>
 800a68e:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800a690:	e424      	b.n	8009edc <_svfprintf_r+0x31c>
 800a692:	9923      	ldr	r1, [sp, #140]	; 0x8c
 800a694:	2900      	cmp	r1, #0
 800a696:	f340 8327 	ble.w	800ace8 <_svfprintf_r+0x1128>
 800a69a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800a69c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a69e:	429d      	cmp	r5, r3
 800a6a0:	bfa8      	it	ge
 800a6a2:	461d      	movge	r5, r3
 800a6a4:	2d00      	cmp	r5, #0
 800a6a6:	dd0b      	ble.n	800a6c0 <_svfprintf_r+0xb00>
 800a6a8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a6aa:	3301      	adds	r3, #1
 800a6ac:	442e      	add	r6, r5
 800a6ae:	2b07      	cmp	r3, #7
 800a6b0:	e9c9 4500 	strd	r4, r5, [r9]
 800a6b4:	962e      	str	r6, [sp, #184]	; 0xb8
 800a6b6:	932d      	str	r3, [sp, #180]	; 0xb4
 800a6b8:	f300 86dd 	bgt.w	800b476 <_svfprintf_r+0x18b6>
 800a6bc:	f109 0908 	add.w	r9, r9, #8
 800a6c0:	9f11      	ldr	r7, [sp, #68]	; 0x44
 800a6c2:	2d00      	cmp	r5, #0
 800a6c4:	bfa8      	it	ge
 800a6c6:	1b7f      	subge	r7, r7, r5
 800a6c8:	2f00      	cmp	r7, #0
 800a6ca:	f300 81f4 	bgt.w	800aab6 <_svfprintf_r+0xef6>
 800a6ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a6d0:	f41b 6f80 	tst.w	fp, #1024	; 0x400
 800a6d4:	4423      	add	r3, r4
 800a6d6:	930a      	str	r3, [sp, #40]	; 0x28
 800a6d8:	f040 8214 	bne.w	800ab04 <_svfprintf_r+0xf44>
 800a6dc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a6de:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a6e0:	4293      	cmp	r3, r2
 800a6e2:	db03      	blt.n	800a6ec <_svfprintf_r+0xb2c>
 800a6e4:	f01b 0f01 	tst.w	fp, #1
 800a6e8:	f000 84a5 	beq.w	800b036 <_svfprintf_r+0x1476>
 800a6ec:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a6ee:	9919      	ldr	r1, [sp, #100]	; 0x64
 800a6f0:	4416      	add	r6, r2
 800a6f2:	e9c9 1200 	strd	r1, r2, [r9]
 800a6f6:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800a6f8:	962e      	str	r6, [sp, #184]	; 0xb8
 800a6fa:	3201      	adds	r2, #1
 800a6fc:	2a07      	cmp	r2, #7
 800a6fe:	922d      	str	r2, [sp, #180]	; 0xb4
 800a700:	f300 86c6 	bgt.w	800b490 <_svfprintf_r+0x18d0>
 800a704:	f109 0908 	add.w	r9, r9, #8
 800a708:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a70a:	18a5      	adds	r5, r4, r2
 800a70c:	1ad4      	subs	r4, r2, r3
 800a70e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a710:	1aed      	subs	r5, r5, r3
 800a712:	42a5      	cmp	r5, r4
 800a714:	bfa8      	it	ge
 800a716:	4625      	movge	r5, r4
 800a718:	2d00      	cmp	r5, #0
 800a71a:	dd0d      	ble.n	800a738 <_svfprintf_r+0xb78>
 800a71c:	f8c9 3000 	str.w	r3, [r9]
 800a720:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a722:	f8c9 5004 	str.w	r5, [r9, #4]
 800a726:	3301      	adds	r3, #1
 800a728:	442e      	add	r6, r5
 800a72a:	2b07      	cmp	r3, #7
 800a72c:	962e      	str	r6, [sp, #184]	; 0xb8
 800a72e:	932d      	str	r3, [sp, #180]	; 0xb4
 800a730:	f300 86be 	bgt.w	800b4b0 <_svfprintf_r+0x18f0>
 800a734:	f109 0908 	add.w	r9, r9, #8
 800a738:	2d00      	cmp	r5, #0
 800a73a:	bfa8      	it	ge
 800a73c:	1b64      	subge	r4, r4, r5
 800a73e:	2c00      	cmp	r4, #0
 800a740:	f77f abc3 	ble.w	8009eca <_svfprintf_r+0x30a>
 800a744:	2c10      	cmp	r4, #16
 800a746:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a748:	4d71      	ldr	r5, [pc, #452]	; (800a910 <_svfprintf_r+0xd50>)
 800a74a:	f340 835c 	ble.w	800ae06 <_svfprintf_r+0x1246>
 800a74e:	4632      	mov	r2, r6
 800a750:	2710      	movs	r7, #16
 800a752:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800a754:	e005      	b.n	800a762 <_svfprintf_r+0xba2>
 800a756:	f109 0908 	add.w	r9, r9, #8
 800a75a:	3c10      	subs	r4, #16
 800a75c:	2c10      	cmp	r4, #16
 800a75e:	f340 8351 	ble.w	800ae04 <_svfprintf_r+0x1244>
 800a762:	3301      	adds	r3, #1
 800a764:	3210      	adds	r2, #16
 800a766:	2b07      	cmp	r3, #7
 800a768:	e9c9 5700 	strd	r5, r7, [r9]
 800a76c:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800a770:	ddf1      	ble.n	800a756 <_svfprintf_r+0xb96>
 800a772:	aa2c      	add	r2, sp, #176	; 0xb0
 800a774:	4631      	mov	r1, r6
 800a776:	4650      	mov	r0, sl
 800a778:	f002 fee6 	bl	800d548 <__ssprint_r>
 800a77c:	2800      	cmp	r0, #0
 800a77e:	f47f ae8a 	bne.w	800a496 <_svfprintf_r+0x8d6>
 800a782:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800a786:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a78a:	e7e6      	b.n	800a75a <_svfprintf_r+0xb9a>
 800a78c:	f01b 0f01 	tst.w	fp, #1
 800a790:	f47f ae8e 	bne.w	800a4b0 <_svfprintf_r+0x8f0>
 800a794:	9f2d      	ldr	r7, [sp, #180]	; 0xb4
 800a796:	f8c9 4000 	str.w	r4, [r9]
 800a79a:	2301      	movs	r3, #1
 800a79c:	441f      	add	r7, r3
 800a79e:	3601      	adds	r6, #1
 800a7a0:	2f07      	cmp	r7, #7
 800a7a2:	f8c9 3004 	str.w	r3, [r9, #4]
 800a7a6:	962e      	str	r6, [sp, #184]	; 0xb8
 800a7a8:	972d      	str	r7, [sp, #180]	; 0xb4
 800a7aa:	f77f aeb4 	ble.w	800a516 <_svfprintf_r+0x956>
 800a7ae:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a7b0:	aa2c      	add	r2, sp, #176	; 0xb0
 800a7b2:	4650      	mov	r0, sl
 800a7b4:	f002 fec8 	bl	800d548 <__ssprint_r>
 800a7b8:	2800      	cmp	r0, #0
 800a7ba:	f47f ae6c 	bne.w	800a496 <_svfprintf_r+0x8d6>
 800a7be:	e9dd 762d 	ldrd	r7, r6, [sp, #180]	; 0xb4
 800a7c2:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a7c6:	e6a8      	b.n	800a51a <_svfprintf_r+0x95a>
 800a7c8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a7ca:	1e5c      	subs	r4, r3, #1
 800a7cc:	2c00      	cmp	r4, #0
 800a7ce:	f77f aea4 	ble.w	800a51a <_svfprintf_r+0x95a>
 800a7d2:	2c10      	cmp	r4, #16
 800a7d4:	4d4e      	ldr	r5, [pc, #312]	; (800a910 <_svfprintf_r+0xd50>)
 800a7d6:	f340 834c 	ble.w	800ae72 <_svfprintf_r+0x12b2>
 800a7da:	4632      	mov	r2, r6
 800a7dc:	2310      	movs	r3, #16
 800a7de:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800a7e0:	e005      	b.n	800a7ee <_svfprintf_r+0xc2e>
 800a7e2:	f109 0908 	add.w	r9, r9, #8
 800a7e6:	3c10      	subs	r4, #16
 800a7e8:	2c10      	cmp	r4, #16
 800a7ea:	f340 8341 	ble.w	800ae70 <_svfprintf_r+0x12b0>
 800a7ee:	3701      	adds	r7, #1
 800a7f0:	3210      	adds	r2, #16
 800a7f2:	2f07      	cmp	r7, #7
 800a7f4:	e9c9 5300 	strd	r5, r3, [r9]
 800a7f8:	e9cd 722d 	strd	r7, r2, [sp, #180]	; 0xb4
 800a7fc:	ddf1      	ble.n	800a7e2 <_svfprintf_r+0xc22>
 800a7fe:	aa2c      	add	r2, sp, #176	; 0xb0
 800a800:	4631      	mov	r1, r6
 800a802:	4650      	mov	r0, sl
 800a804:	f002 fea0 	bl	800d548 <__ssprint_r>
 800a808:	2800      	cmp	r0, #0
 800a80a:	f47f ae44 	bne.w	800a496 <_svfprintf_r+0x8d6>
 800a80e:	e9dd 722d 	ldrd	r7, r2, [sp, #180]	; 0xb4
 800a812:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a816:	2310      	movs	r3, #16
 800a818:	e7e5      	b.n	800a7e6 <_svfprintf_r+0xc26>
 800a81a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a81c:	aa2c      	add	r2, sp, #176	; 0xb0
 800a81e:	4650      	mov	r0, sl
 800a820:	f002 fe92 	bl	800d548 <__ssprint_r>
 800a824:	2800      	cmp	r0, #0
 800a826:	f47f ae36 	bne.w	800a496 <_svfprintf_r+0x8d6>
 800a82a:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800a82c:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a830:	f7ff bb38 	b.w	8009ea4 <_svfprintf_r+0x2e4>
 800a834:	f015 0310 	ands.w	r3, r5, #16
 800a838:	d160      	bne.n	800a8fc <_svfprintf_r+0xd3c>
 800a83a:	f015 0240 	ands.w	r2, r5, #64	; 0x40
 800a83e:	f000 8373 	beq.w	800af28 <_svfprintf_r+0x1368>
 800a842:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a844:	f850 2b04 	ldr.w	r2, [r0], #4
 800a848:	900e      	str	r0, [sp, #56]	; 0x38
 800a84a:	4619      	mov	r1, r3
 800a84c:	b292      	uxth	r2, r2
 800a84e:	2301      	movs	r3, #1
 800a850:	e45a      	b.n	800a108 <_svfprintf_r+0x548>
 800a852:	f01b 0310 	ands.w	r3, fp, #16
 800a856:	d168      	bne.n	800a92a <_svfprintf_r+0xd6a>
 800a858:	f01b 0240 	ands.w	r2, fp, #64	; 0x40
 800a85c:	f000 8356 	beq.w	800af0c <_svfprintf_r+0x134c>
 800a860:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a862:	f850 2b04 	ldr.w	r2, [r0], #4
 800a866:	900e      	str	r0, [sp, #56]	; 0x38
 800a868:	4619      	mov	r1, r3
 800a86a:	b292      	uxth	r2, r2
 800a86c:	e4af      	b.n	800a1ce <_svfprintf_r+0x60e>
 800a86e:	4252      	negs	r2, r2
 800a870:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800a874:	465d      	mov	r5, fp
 800a876:	202d      	movs	r0, #45	; 0x2d
 800a878:	2301      	movs	r3, #1
 800a87a:	e446      	b.n	800a10a <_svfprintf_r+0x54a>
 800a87c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a87e:	aa2c      	add	r2, sp, #176	; 0xb0
 800a880:	4650      	mov	r0, sl
 800a882:	f002 fe61 	bl	800d548 <__ssprint_r>
 800a886:	2800      	cmp	r0, #0
 800a888:	f47f ae05 	bne.w	800a496 <_svfprintf_r+0x8d6>
 800a88c:	e9dd 762d 	ldrd	r7, r6, [sp, #180]	; 0xb4
 800a890:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a894:	e61b      	b.n	800a4ce <_svfprintf_r+0x90e>
 800a896:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a898:	aa2c      	add	r2, sp, #176	; 0xb0
 800a89a:	4650      	mov	r0, sl
 800a89c:	f002 fe54 	bl	800d548 <__ssprint_r>
 800a8a0:	2800      	cmp	r0, #0
 800a8a2:	f47f adf8 	bne.w	800a496 <_svfprintf_r+0x8d6>
 800a8a6:	e9dd 762d 	ldrd	r7, r6, [sp, #180]	; 0xb4
 800a8aa:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a8ae:	e61b      	b.n	800a4e8 <_svfprintf_r+0x928>
 800a8b0:	f01b 0f01 	tst.w	fp, #1
 800a8b4:	f43f ab09 	beq.w	8009eca <_svfprintf_r+0x30a>
 800a8b8:	e538      	b.n	800a32c <_svfprintf_r+0x76c>
 800a8ba:	930e      	str	r3, [sp, #56]	; 0x38
 800a8bc:	f898 3000 	ldrb.w	r3, [r8]
 800a8c0:	f7ff b9d7 	b.w	8009c72 <_svfprintf_r+0xb2>
 800a8c4:	ac58      	add	r4, sp, #352	; 0x160
 800a8c6:	e4e5      	b.n	800a294 <_svfprintf_r+0x6d4>
 800a8c8:	f41b 7f00 	tst.w	fp, #512	; 0x200
 800a8cc:	f040 83bd 	bne.w	800b04a <_svfprintf_r+0x148a>
 800a8d0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8d4:	930e      	str	r3, [sp, #56]	; 0x38
 800a8d6:	17d1      	asrs	r1, r2, #31
 800a8d8:	460b      	mov	r3, r1
 800a8da:	f7ff bbc4 	b.w	800a066 <_svfprintf_r+0x4a6>
 800a8de:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	f43f aa4b 	beq.w	8009d7c <_svfprintf_r+0x1bc>
 800a8e6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a8e8:	781b      	ldrb	r3, [r3, #0]
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	f43f aa46 	beq.w	8009d7c <_svfprintf_r+0x1bc>
 800a8f0:	f898 3000 	ldrb.w	r3, [r8]
 800a8f4:	f44b 6b80 	orr.w	fp, fp, #1024	; 0x400
 800a8f8:	f7ff b9bb 	b.w	8009c72 <_svfprintf_r+0xb2>
 800a8fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a8fe:	f853 2b04 	ldr.w	r2, [r3], #4
 800a902:	930e      	str	r3, [sp, #56]	; 0x38
 800a904:	2301      	movs	r3, #1
 800a906:	f7ff bbff 	b.w	800a108 <_svfprintf_r+0x548>
 800a90a:	bf00      	nop
 800a90c:	0800ff94 	.word	0x0800ff94
 800a910:	0800ffa4 	.word	0x0800ffa4
 800a914:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a916:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a918:	f853 1b04 	ldr.w	r1, [r3], #4
 800a91c:	930e      	str	r3, [sp, #56]	; 0x38
 800a91e:	17c2      	asrs	r2, r0, #31
 800a920:	e9c1 0200 	strd	r0, r2, [r1]
 800a924:	4644      	mov	r4, r8
 800a926:	f7ff b979 	b.w	8009c1c <_svfprintf_r+0x5c>
 800a92a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a92c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a930:	930e      	str	r3, [sp, #56]	; 0x38
 800a932:	e44c      	b.n	800a1ce <_svfprintf_r+0x60e>
 800a934:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800a938:	4602      	mov	r2, r0
 800a93a:	460b      	mov	r3, r1
 800a93c:	f7f6 fb24 	bl	8000f88 <__aeabi_dcmpun>
 800a940:	2800      	cmp	r0, #0
 800a942:	f040 8675 	bne.w	800b630 <_svfprintf_r+0x1a70>
 800a946:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a948:	2b61      	cmp	r3, #97	; 0x61
 800a94a:	f000 855b 	beq.w	800b404 <_svfprintf_r+0x1844>
 800a94e:	2b41      	cmp	r3, #65	; 0x41
 800a950:	f000 85ac 	beq.w	800b4ac <_svfprintf_r+0x18ec>
 800a954:	9b08      	ldr	r3, [sp, #32]
 800a956:	3301      	adds	r3, #1
 800a958:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a95a:	f023 0320 	bic.w	r3, r3, #32
 800a95e:	9307      	str	r3, [sp, #28]
 800a960:	f000 8463 	beq.w	800b22a <_svfprintf_r+0x166a>
 800a964:	2b47      	cmp	r3, #71	; 0x47
 800a966:	d104      	bne.n	800a972 <_svfprintf_r+0xdb2>
 800a968:	9b08      	ldr	r3, [sp, #32]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	bf08      	it	eq
 800a96e:	2301      	moveq	r3, #1
 800a970:	9308      	str	r3, [sp, #32]
 800a972:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800a976:	460a      	mov	r2, r1
 800a978:	2a00      	cmp	r2, #0
 800a97a:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
 800a97e:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
 800a982:	f2c0 85e1 	blt.w	800b548 <_svfprintf_r+0x1988>
 800a986:	469b      	mov	fp, r3
 800a988:	2300      	movs	r3, #0
 800a98a:	4616      	mov	r6, r2
 800a98c:	931e      	str	r3, [sp, #120]	; 0x78
 800a98e:	4607      	mov	r7, r0
 800a990:	930d      	str	r3, [sp, #52]	; 0x34
 800a992:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a994:	3b41      	subs	r3, #65	; 0x41
 800a996:	2b25      	cmp	r3, #37	; 0x25
 800a998:	f200 8367 	bhi.w	800b06a <_svfprintf_r+0x14aa>
 800a99c:	e8df f013 	tbh	[pc, r3, lsl #1]
 800a9a0:	03650452 	.word	0x03650452
 800a9a4:	03650365 	.word	0x03650365
 800a9a8:	044e0449 	.word	0x044e0449
 800a9ac:	03650365 	.word	0x03650365
 800a9b0:	03650365 	.word	0x03650365
 800a9b4:	03650365 	.word	0x03650365
 800a9b8:	03650365 	.word	0x03650365
 800a9bc:	03650365 	.word	0x03650365
 800a9c0:	03650365 	.word	0x03650365
 800a9c4:	03650365 	.word	0x03650365
 800a9c8:	03650365 	.word	0x03650365
 800a9cc:	03650365 	.word	0x03650365
 800a9d0:	03650365 	.word	0x03650365
 800a9d4:	03650365 	.word	0x03650365
 800a9d8:	03650365 	.word	0x03650365
 800a9dc:	03650365 	.word	0x03650365
 800a9e0:	03650365 	.word	0x03650365
 800a9e4:	03650365 	.word	0x03650365
 800a9e8:	044e0449 	.word	0x044e0449
 800a9ec:	9310      	str	r3, [sp, #64]	; 0x40
 800a9ee:	465d      	mov	r5, fp
 800a9f0:	f7ff bbf4 	b.w	800a1dc <_svfprintf_r+0x61c>
 800a9f4:	9310      	str	r3, [sp, #64]	; 0x40
 800a9f6:	4bb7      	ldr	r3, [pc, #732]	; (800acd4 <_svfprintf_r+0x1114>)
 800a9f8:	9318      	str	r3, [sp, #96]	; 0x60
 800a9fa:	f01b 0120 	ands.w	r1, fp, #32
 800a9fe:	f000 80fc 	beq.w	800abfa <_svfprintf_r+0x103a>
 800aa02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aa04:	3307      	adds	r3, #7
 800aa06:	f023 0307 	bic.w	r3, r3, #7
 800aa0a:	6859      	ldr	r1, [r3, #4]
 800aa0c:	f853 2b08 	ldr.w	r2, [r3], #8
 800aa10:	930e      	str	r3, [sp, #56]	; 0x38
 800aa12:	f01b 0f01 	tst.w	fp, #1
 800aa16:	d00a      	beq.n	800aa2e <_svfprintf_r+0xe6e>
 800aa18:	ea52 0301 	orrs.w	r3, r2, r1
 800aa1c:	d007      	beq.n	800aa2e <_svfprintf_r+0xe6e>
 800aa1e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aa20:	f88d 3089 	strb.w	r3, [sp, #137]	; 0x89
 800aa24:	2330      	movs	r3, #48	; 0x30
 800aa26:	f04b 0b02 	orr.w	fp, fp, #2
 800aa2a:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800aa2e:	f42b 6580 	bic.w	r5, fp, #1024	; 0x400
 800aa32:	2302      	movs	r3, #2
 800aa34:	f7ff bb68 	b.w	800a108 <_svfprintf_r+0x548>
 800aa38:	9310      	str	r3, [sp, #64]	; 0x40
 800aa3a:	f7ff bbbc 	b.w	800a1b6 <_svfprintf_r+0x5f6>
 800aa3e:	9310      	str	r3, [sp, #64]	; 0x40
 800aa40:	4ba5      	ldr	r3, [pc, #660]	; (800acd8 <_svfprintf_r+0x1118>)
 800aa42:	9318      	str	r3, [sp, #96]	; 0x60
 800aa44:	e7d9      	b.n	800a9fa <_svfprintf_r+0xe3a>
 800aa46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aa48:	2101      	movs	r1, #1
 800aa4a:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa4e:	9107      	str	r1, [sp, #28]
 800aa50:	f88d 20fc 	strb.w	r2, [sp, #252]	; 0xfc
 800aa54:	930e      	str	r3, [sp, #56]	; 0x38
 800aa56:	910a      	str	r1, [sp, #40]	; 0x28
 800aa58:	ac3f      	add	r4, sp, #252	; 0xfc
 800aa5a:	f7ff babb 	b.w	8009fd4 <_svfprintf_r+0x414>
 800aa5e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800aa60:	aa2c      	add	r2, sp, #176	; 0xb0
 800aa62:	4650      	mov	r0, sl
 800aa64:	f002 fd70 	bl	800d548 <__ssprint_r>
 800aa68:	2800      	cmp	r0, #0
 800aa6a:	f47f ad14 	bne.w	800a496 <_svfprintf_r+0x8d6>
 800aa6e:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800aa70:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800aa74:	e468      	b.n	800a348 <_svfprintf_r+0x788>
 800aa76:	2140      	movs	r1, #64	; 0x40
 800aa78:	4650      	mov	r0, sl
 800aa7a:	f7fe fde5 	bl	8009648 <_malloc_r>
 800aa7e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aa80:	6018      	str	r0, [r3, #0]
 800aa82:	6118      	str	r0, [r3, #16]
 800aa84:	2800      	cmp	r0, #0
 800aa86:	f000 8660 	beq.w	800b74a <_svfprintf_r+0x1b8a>
 800aa8a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800aa8c:	2340      	movs	r3, #64	; 0x40
 800aa8e:	6153      	str	r3, [r2, #20]
 800aa90:	f7ff b8b2 	b.w	8009bf8 <_svfprintf_r+0x38>
 800aa94:	9b08      	ldr	r3, [sp, #32]
 800aa96:	940d      	str	r4, [sp, #52]	; 0x34
 800aa98:	2b06      	cmp	r3, #6
 800aa9a:	4621      	mov	r1, r4
 800aa9c:	bf28      	it	cs
 800aa9e:	2306      	movcs	r3, #6
 800aaa0:	9408      	str	r4, [sp, #32]
 800aaa2:	4622      	mov	r2, r4
 800aaa4:	9307      	str	r3, [sp, #28]
 800aaa6:	4c8d      	ldr	r4, [pc, #564]	; (800acdc <_svfprintf_r+0x111c>)
 800aaa8:	970e      	str	r7, [sp, #56]	; 0x38
 800aaaa:	930a      	str	r3, [sp, #40]	; 0x28
 800aaac:	9112      	str	r1, [sp, #72]	; 0x48
 800aaae:	9116      	str	r1, [sp, #88]	; 0x58
 800aab0:	9111      	str	r1, [sp, #68]	; 0x44
 800aab2:	f7ff ba69 	b.w	8009f88 <_svfprintf_r+0x3c8>
 800aab6:	2f10      	cmp	r7, #16
 800aab8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800aaba:	4d89      	ldr	r5, [pc, #548]	; (800ace0 <_svfprintf_r+0x1120>)
 800aabc:	f340 8245 	ble.w	800af4a <_svfprintf_r+0x138a>
 800aac0:	4632      	mov	r2, r6
 800aac2:	4626      	mov	r6, r4
 800aac4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800aac6:	e005      	b.n	800aad4 <_svfprintf_r+0xf14>
 800aac8:	f109 0908 	add.w	r9, r9, #8
 800aacc:	3f10      	subs	r7, #16
 800aace:	2f10      	cmp	r7, #16
 800aad0:	f340 8239 	ble.w	800af46 <_svfprintf_r+0x1386>
 800aad4:	3301      	adds	r3, #1
 800aad6:	3210      	adds	r2, #16
 800aad8:	2110      	movs	r1, #16
 800aada:	2b07      	cmp	r3, #7
 800aadc:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800aae0:	f8c9 5000 	str.w	r5, [r9]
 800aae4:	f8c9 1004 	str.w	r1, [r9, #4]
 800aae8:	ddee      	ble.n	800aac8 <_svfprintf_r+0xf08>
 800aaea:	aa2c      	add	r2, sp, #176	; 0xb0
 800aaec:	4621      	mov	r1, r4
 800aaee:	4650      	mov	r0, sl
 800aaf0:	f002 fd2a 	bl	800d548 <__ssprint_r>
 800aaf4:	2800      	cmp	r0, #0
 800aaf6:	f47f acce 	bne.w	800a496 <_svfprintf_r+0x8d6>
 800aafa:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800aafe:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800ab02:	e7e3      	b.n	800aacc <_svfprintf_r+0xf0c>
 800ab04:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ab06:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800ab08:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
 800ab0c:	464a      	mov	r2, r9
 800ab0e:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 800ab12:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800ab16:	18e3      	adds	r3, r4, r3
 800ab18:	9308      	str	r3, [sp, #32]
 800ab1a:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800ab1c:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 800ab20:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800ab24:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ab26:	9410      	str	r4, [sp, #64]	; 0x40
 800ab28:	4631      	mov	r1, r6
 800ab2a:	f1b9 0f00 	cmp.w	r9, #0
 800ab2e:	d02e      	beq.n	800ab8e <_svfprintf_r+0xfce>
 800ab30:	bb83      	cbnz	r3, 800ab94 <_svfprintf_r+0xfd4>
 800ab32:	3f01      	subs	r7, #1
 800ab34:	f109 39ff 	add.w	r9, r9, #4294967295
 800ab38:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800ab3a:	e9c2 3b00 	strd	r3, fp, [r2]
 800ab3e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ab40:	3301      	adds	r3, #1
 800ab42:	4459      	add	r1, fp
 800ab44:	2b07      	cmp	r3, #7
 800ab46:	912e      	str	r1, [sp, #184]	; 0xb8
 800ab48:	932d      	str	r3, [sp, #180]	; 0xb4
 800ab4a:	dc5f      	bgt.n	800ac0c <_svfprintf_r+0x104c>
 800ab4c:	3208      	adds	r2, #8
 800ab4e:	9b08      	ldr	r3, [sp, #32]
 800ab50:	7838      	ldrb	r0, [r7, #0]
 800ab52:	1b5b      	subs	r3, r3, r5
 800ab54:	4283      	cmp	r3, r0
 800ab56:	bfa8      	it	ge
 800ab58:	4603      	movge	r3, r0
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	461e      	mov	r6, r3
 800ab5e:	dd0b      	ble.n	800ab78 <_svfprintf_r+0xfb8>
 800ab60:	982d      	ldr	r0, [sp, #180]	; 0xb4
 800ab62:	3001      	adds	r0, #1
 800ab64:	4419      	add	r1, r3
 800ab66:	2807      	cmp	r0, #7
 800ab68:	e9c2 5300 	strd	r5, r3, [r2]
 800ab6c:	912e      	str	r1, [sp, #184]	; 0xb8
 800ab6e:	902d      	str	r0, [sp, #180]	; 0xb4
 800ab70:	f300 8156 	bgt.w	800ae20 <_svfprintf_r+0x1260>
 800ab74:	7838      	ldrb	r0, [r7, #0]
 800ab76:	3208      	adds	r2, #8
 800ab78:	2e00      	cmp	r6, #0
 800ab7a:	bfac      	ite	ge
 800ab7c:	1b84      	subge	r4, r0, r6
 800ab7e:	4604      	movlt	r4, r0
 800ab80:	2c00      	cmp	r4, #0
 800ab82:	dc0b      	bgt.n	800ab9c <_svfprintf_r+0xfdc>
 800ab84:	4405      	add	r5, r0
 800ab86:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ab88:	f1b9 0f00 	cmp.w	r9, #0
 800ab8c:	d1d0      	bne.n	800ab30 <_svfprintf_r+0xf70>
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	f000 83d4 	beq.w	800b33c <_svfprintf_r+0x177c>
 800ab94:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ab96:	3b01      	subs	r3, #1
 800ab98:	9312      	str	r3, [sp, #72]	; 0x48
 800ab9a:	e7cd      	b.n	800ab38 <_svfprintf_r+0xf78>
 800ab9c:	2c10      	cmp	r4, #16
 800ab9e:	982d      	ldr	r0, [sp, #180]	; 0xb4
 800aba0:	dd1d      	ble.n	800abde <_svfprintf_r+0x101e>
 800aba2:	2610      	movs	r6, #16
 800aba4:	e004      	b.n	800abb0 <_svfprintf_r+0xff0>
 800aba6:	3c10      	subs	r4, #16
 800aba8:	2c10      	cmp	r4, #16
 800abaa:	f102 0208 	add.w	r2, r2, #8
 800abae:	dd16      	ble.n	800abde <_svfprintf_r+0x101e>
 800abb0:	3001      	adds	r0, #1
 800abb2:	4b4b      	ldr	r3, [pc, #300]	; (800ace0 <_svfprintf_r+0x1120>)
 800abb4:	3110      	adds	r1, #16
 800abb6:	2807      	cmp	r0, #7
 800abb8:	e9c2 3600 	strd	r3, r6, [r2]
 800abbc:	e9cd 012d 	strd	r0, r1, [sp, #180]	; 0xb4
 800abc0:	ddf1      	ble.n	800aba6 <_svfprintf_r+0xfe6>
 800abc2:	aa2c      	add	r2, sp, #176	; 0xb0
 800abc4:	4641      	mov	r1, r8
 800abc6:	4650      	mov	r0, sl
 800abc8:	f002 fcbe 	bl	800d548 <__ssprint_r>
 800abcc:	2800      	cmp	r0, #0
 800abce:	f47f ac62 	bne.w	800a496 <_svfprintf_r+0x8d6>
 800abd2:	3c10      	subs	r4, #16
 800abd4:	2c10      	cmp	r4, #16
 800abd6:	e9dd 012d 	ldrd	r0, r1, [sp, #180]	; 0xb4
 800abda:	aa2f      	add	r2, sp, #188	; 0xbc
 800abdc:	dce8      	bgt.n	800abb0 <_svfprintf_r+0xff0>
 800abde:	3001      	adds	r0, #1
 800abe0:	4b3f      	ldr	r3, [pc, #252]	; (800ace0 <_svfprintf_r+0x1120>)
 800abe2:	6054      	str	r4, [r2, #4]
 800abe4:	4421      	add	r1, r4
 800abe6:	2807      	cmp	r0, #7
 800abe8:	e9cd 012d 	strd	r0, r1, [sp, #180]	; 0xb4
 800abec:	6013      	str	r3, [r2, #0]
 800abee:	f300 83fb 	bgt.w	800b3e8 <_svfprintf_r+0x1828>
 800abf2:	7838      	ldrb	r0, [r7, #0]
 800abf4:	3208      	adds	r2, #8
 800abf6:	4405      	add	r5, r0
 800abf8:	e7c5      	b.n	800ab86 <_svfprintf_r+0xfc6>
 800abfa:	f01b 0310 	ands.w	r3, fp, #16
 800abfe:	f000 80bc 	beq.w	800ad7a <_svfprintf_r+0x11ba>
 800ac02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ac04:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac08:	930e      	str	r3, [sp, #56]	; 0x38
 800ac0a:	e702      	b.n	800aa12 <_svfprintf_r+0xe52>
 800ac0c:	aa2c      	add	r2, sp, #176	; 0xb0
 800ac0e:	4641      	mov	r1, r8
 800ac10:	4650      	mov	r0, sl
 800ac12:	f002 fc99 	bl	800d548 <__ssprint_r>
 800ac16:	2800      	cmp	r0, #0
 800ac18:	f47f ac3d 	bne.w	800a496 <_svfprintf_r+0x8d6>
 800ac1c:	992e      	ldr	r1, [sp, #184]	; 0xb8
 800ac1e:	aa2f      	add	r2, sp, #188	; 0xbc
 800ac20:	e795      	b.n	800ab4e <_svfprintf_r+0xf8e>
 800ac22:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
 800ac26:	4b2f      	ldr	r3, [pc, #188]	; (800ace4 <_svfprintf_r+0x1124>)
 800ac28:	f8dd 9068 	ldr.w	r9, [sp, #104]	; 0x68
 800ac2c:	f8cd 801c 	str.w	r8, [sp, #28]
 800ac30:	f405 6780 	and.w	r7, r5, #1024	; 0x400
 800ac34:	f04f 0c00 	mov.w	ip, #0
 800ac38:	ac58      	add	r4, sp, #352	; 0x160
 800ac3a:	f04f 3bcc 	mov.w	fp, #3435973836	; 0xcccccccc
 800ac3e:	950a      	str	r5, [sp, #40]	; 0x28
 800ac40:	e005      	b.n	800ac4e <_svfprintf_r+0x108e>
 800ac42:	2a0a      	cmp	r2, #10
 800ac44:	f171 0100 	sbcs.w	r1, r1, #0
 800ac48:	d334      	bcc.n	800acb4 <_svfprintf_r+0x10f4>
 800ac4a:	4642      	mov	r2, r8
 800ac4c:	4631      	mov	r1, r6
 800ac4e:	1850      	adds	r0, r2, r1
 800ac50:	f140 0000 	adc.w	r0, r0, #0
 800ac54:	fba3 5600 	umull	r5, r6, r3, r0
 800ac58:	f026 0503 	bic.w	r5, r6, #3
 800ac5c:	eb05 0596 	add.w	r5, r5, r6, lsr #2
 800ac60:	1b40      	subs	r0, r0, r5
 800ac62:	1a15      	subs	r5, r2, r0
 800ac64:	f161 0e00 	sbc.w	lr, r1, #0
 800ac68:	fb0b f605 	mul.w	r6, fp, r5
 800ac6c:	fb03 660e 	mla	r6, r3, lr, r6
 800ac70:	fba5 8503 	umull	r8, r5, r5, r3
 800ac74:	442e      	add	r6, r5
 800ac76:	f008 0e01 	and.w	lr, r8, #1
 800ac7a:	2505      	movs	r5, #5
 800ac7c:	fbae 5e05 	umull	r5, lr, lr, r5
 800ac80:	182d      	adds	r5, r5, r0
 800ac82:	ea4f 0858 	mov.w	r8, r8, lsr #1
 800ac86:	3530      	adds	r5, #48	; 0x30
 800ac88:	f804 5c01 	strb.w	r5, [r4, #-1]
 800ac8c:	ea48 78c6 	orr.w	r8, r8, r6, lsl #31
 800ac90:	f10c 0c01 	add.w	ip, ip, #1
 800ac94:	3c01      	subs	r4, #1
 800ac96:	0876      	lsrs	r6, r6, #1
 800ac98:	2f00      	cmp	r7, #0
 800ac9a:	d0d2      	beq.n	800ac42 <_svfprintf_r+0x1082>
 800ac9c:	f899 0000 	ldrb.w	r0, [r9]
 800aca0:	4584      	cmp	ip, r0
 800aca2:	d1ce      	bne.n	800ac42 <_svfprintf_r+0x1082>
 800aca4:	f1bc 0fff 	cmp.w	ip, #255	; 0xff
 800aca8:	d0cb      	beq.n	800ac42 <_svfprintf_r+0x1082>
 800acaa:	2a0a      	cmp	r2, #10
 800acac:	f171 0100 	sbcs.w	r1, r1, #0
 800acb0:	f080 8198 	bcs.w	800afe4 <_svfprintf_r+0x1424>
 800acb4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800acb6:	f8cd 9068 	str.w	r9, [sp, #104]	; 0x68
 800acba:	ab58      	add	r3, sp, #352	; 0x160
 800acbc:	1b1b      	subs	r3, r3, r4
 800acbe:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800acc2:	f8dd 9034 	ldr.w	r9, [sp, #52]	; 0x34
 800acc6:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
 800acca:	46ab      	mov	fp, r5
 800accc:	930a      	str	r3, [sp, #40]	; 0x28
 800acce:	f7ff bae1 	b.w	800a294 <_svfprintf_r+0x6d4>
 800acd2:	bf00      	nop
 800acd4:	0800ff60 	.word	0x0800ff60
 800acd8:	0800ff74 	.word	0x0800ff74
 800acdc:	0800ff88 	.word	0x0800ff88
 800ace0:	0800ffa4 	.word	0x0800ffa4
 800ace4:	cccccccd 	.word	0xcccccccd
 800ace8:	2301      	movs	r3, #1
 800acea:	f8c9 3004 	str.w	r3, [r9, #4]
 800acee:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800acf0:	4aba      	ldr	r2, [pc, #744]	; (800afdc <_svfprintf_r+0x141c>)
 800acf2:	f8c9 2000 	str.w	r2, [r9]
 800acf6:	3301      	adds	r3, #1
 800acf8:	3601      	adds	r6, #1
 800acfa:	2b07      	cmp	r3, #7
 800acfc:	962e      	str	r6, [sp, #184]	; 0xb8
 800acfe:	932d      	str	r3, [sp, #180]	; 0xb4
 800ad00:	f300 818c 	bgt.w	800b01c <_svfprintf_r+0x145c>
 800ad04:	f109 0908 	add.w	r9, r9, #8
 800ad08:	2900      	cmp	r1, #0
 800ad0a:	f040 80be 	bne.w	800ae8a <_svfprintf_r+0x12ca>
 800ad0e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ad10:	f00b 0301 	and.w	r3, fp, #1
 800ad14:	4313      	orrs	r3, r2
 800ad16:	f43f a8d8 	beq.w	8009eca <_svfprintf_r+0x30a>
 800ad1a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ad1c:	9919      	ldr	r1, [sp, #100]	; 0x64
 800ad1e:	199a      	adds	r2, r3, r6
 800ad20:	e9c9 1300 	strd	r1, r3, [r9]
 800ad24:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ad26:	922e      	str	r2, [sp, #184]	; 0xb8
 800ad28:	3301      	adds	r3, #1
 800ad2a:	2b07      	cmp	r3, #7
 800ad2c:	932d      	str	r3, [sp, #180]	; 0xb4
 800ad2e:	f300 826e 	bgt.w	800b20e <_svfprintf_r+0x164e>
 800ad32:	f109 0908 	add.w	r9, r9, #8
 800ad36:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ad38:	f8c9 4000 	str.w	r4, [r9]
 800ad3c:	3301      	adds	r3, #1
 800ad3e:	188e      	adds	r6, r1, r2
 800ad40:	2b07      	cmp	r3, #7
 800ad42:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800ad46:	f8c9 1004 	str.w	r1, [r9, #4]
 800ad4a:	f77f a8bc 	ble.w	8009ec6 <_svfprintf_r+0x306>
 800ad4e:	f7ff bbf1 	b.w	800a534 <_svfprintf_r+0x974>
 800ad52:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ad54:	931e      	str	r3, [sp, #120]	; 0x78
 800ad56:	aa2c      	add	r2, sp, #176	; 0xb0
 800ad58:	4650      	mov	r0, sl
 800ad5a:	f002 fbf5 	bl	800d548 <__ssprint_r>
 800ad5e:	2800      	cmp	r0, #0
 800ad60:	f47f ab99 	bne.w	800a496 <_svfprintf_r+0x8d6>
 800ad64:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800ad68:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800ad6a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ad6c:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800ad70:	f7ff b86a 	b.w	8009e48 <_svfprintf_r+0x288>
 800ad74:	46c2      	mov	sl, r8
 800ad76:	f7ff bb8e 	b.w	800a496 <_svfprintf_r+0x8d6>
 800ad7a:	f01b 0240 	ands.w	r2, fp, #64	; 0x40
 800ad7e:	f000 80b8 	beq.w	800aef2 <_svfprintf_r+0x1332>
 800ad82:	980e      	ldr	r0, [sp, #56]	; 0x38
 800ad84:	f850 2b04 	ldr.w	r2, [r0], #4
 800ad88:	900e      	str	r0, [sp, #56]	; 0x38
 800ad8a:	4619      	mov	r1, r3
 800ad8c:	b292      	uxth	r2, r2
 800ad8e:	e640      	b.n	800aa12 <_svfprintf_r+0xe52>
 800ad90:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ad92:	aa2c      	add	r2, sp, #176	; 0xb0
 800ad94:	4650      	mov	r0, sl
 800ad96:	f002 fbd7 	bl	800d548 <__ssprint_r>
 800ad9a:	2800      	cmp	r0, #0
 800ad9c:	f47f ab7b 	bne.w	800a496 <_svfprintf_r+0x8d6>
 800ada0:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800ada2:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800ada6:	f7ff babc 	b.w	800a322 <_svfprintf_r+0x762>
 800adaa:	ae2a      	add	r6, sp, #168	; 0xa8
 800adac:	2208      	movs	r2, #8
 800adae:	2100      	movs	r1, #0
 800adb0:	4630      	mov	r0, r6
 800adb2:	9425      	str	r4, [sp, #148]	; 0x94
 800adb4:	f7fe fbb0 	bl	8009518 <memset>
 800adb8:	9b08      	ldr	r3, [sp, #32]
 800adba:	1c5a      	adds	r2, r3, #1
 800adbc:	f000 80d4 	beq.w	800af68 <_svfprintf_r+0x13a8>
 800adc0:	2500      	movs	r5, #0
 800adc2:	f8cd 801c 	str.w	r8, [sp, #28]
 800adc6:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 800adca:	46a8      	mov	r8, r5
 800adcc:	469b      	mov	fp, r3
 800adce:	e00c      	b.n	800adea <_svfprintf_r+0x122a>
 800add0:	a93f      	add	r1, sp, #252	; 0xfc
 800add2:	4650      	mov	r0, sl
 800add4:	f002 fb84 	bl	800d4e0 <_wcrtomb_r>
 800add8:	1c43      	adds	r3, r0, #1
 800adda:	4440      	add	r0, r8
 800addc:	f000 83b8 	beq.w	800b550 <_svfprintf_r+0x1990>
 800ade0:	4558      	cmp	r0, fp
 800ade2:	dc08      	bgt.n	800adf6 <_svfprintf_r+0x1236>
 800ade4:	f000 8435 	beq.w	800b652 <_svfprintf_r+0x1a92>
 800ade8:	4680      	mov	r8, r0
 800adea:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800adec:	5952      	ldr	r2, [r2, r5]
 800adee:	4633      	mov	r3, r6
 800adf0:	3504      	adds	r5, #4
 800adf2:	2a00      	cmp	r2, #0
 800adf4:	d1ec      	bne.n	800add0 <_svfprintf_r+0x1210>
 800adf6:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800adfa:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 800adfe:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800ae02:	e0be      	b.n	800af82 <_svfprintf_r+0x13c2>
 800ae04:	4616      	mov	r6, r2
 800ae06:	3301      	adds	r3, #1
 800ae08:	4426      	add	r6, r4
 800ae0a:	2b07      	cmp	r3, #7
 800ae0c:	f8c9 5000 	str.w	r5, [r9]
 800ae10:	f8c9 4004 	str.w	r4, [r9, #4]
 800ae14:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800ae18:	f77f a855 	ble.w	8009ec6 <_svfprintf_r+0x306>
 800ae1c:	f7ff bb8a 	b.w	800a534 <_svfprintf_r+0x974>
 800ae20:	aa2c      	add	r2, sp, #176	; 0xb0
 800ae22:	4641      	mov	r1, r8
 800ae24:	4650      	mov	r0, sl
 800ae26:	f002 fb8f 	bl	800d548 <__ssprint_r>
 800ae2a:	2800      	cmp	r0, #0
 800ae2c:	f47f ab33 	bne.w	800a496 <_svfprintf_r+0x8d6>
 800ae30:	7838      	ldrb	r0, [r7, #0]
 800ae32:	992e      	ldr	r1, [sp, #184]	; 0xb8
 800ae34:	aa2f      	add	r2, sp, #188	; 0xbc
 800ae36:	e69f      	b.n	800ab78 <_svfprintf_r+0xfb8>
 800ae38:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ae3a:	aa2c      	add	r2, sp, #176	; 0xb0
 800ae3c:	4650      	mov	r0, sl
 800ae3e:	f002 fb83 	bl	800d548 <__ssprint_r>
 800ae42:	2800      	cmp	r0, #0
 800ae44:	f47f ab27 	bne.w	800a496 <_svfprintf_r+0x8d6>
 800ae48:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800ae4a:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800ae4e:	f7ff b823 	b.w	8009e98 <_svfprintf_r+0x2d8>
 800ae52:	2b01      	cmp	r3, #1
 800ae54:	465d      	mov	r5, fp
 800ae56:	f47f aa09 	bne.w	800a26c <_svfprintf_r+0x6ac>
 800ae5a:	f7ff bbb9 	b.w	800a5d0 <_svfprintf_r+0xa10>
 800ae5e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ae60:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ae62:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae66:	4644      	mov	r4, r8
 800ae68:	6011      	str	r1, [r2, #0]
 800ae6a:	930e      	str	r3, [sp, #56]	; 0x38
 800ae6c:	f7fe bed6 	b.w	8009c1c <_svfprintf_r+0x5c>
 800ae70:	4616      	mov	r6, r2
 800ae72:	3701      	adds	r7, #1
 800ae74:	4426      	add	r6, r4
 800ae76:	2f07      	cmp	r7, #7
 800ae78:	e9cd 762d 	strd	r7, r6, [sp, #180]	; 0xb4
 800ae7c:	f8c9 5000 	str.w	r5, [r9]
 800ae80:	f8c9 4004 	str.w	r4, [r9, #4]
 800ae84:	f77f ab47 	ble.w	800a516 <_svfprintf_r+0x956>
 800ae88:	e491      	b.n	800a7ae <_svfprintf_r+0xbee>
 800ae8a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ae8c:	9819      	ldr	r0, [sp, #100]	; 0x64
 800ae8e:	199a      	adds	r2, r3, r6
 800ae90:	e9c9 0300 	strd	r0, r3, [r9]
 800ae94:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ae96:	922e      	str	r2, [sp, #184]	; 0xb8
 800ae98:	3301      	adds	r3, #1
 800ae9a:	2b07      	cmp	r3, #7
 800ae9c:	932d      	str	r3, [sp, #180]	; 0xb4
 800ae9e:	f300 81b6 	bgt.w	800b20e <_svfprintf_r+0x164e>
 800aea2:	f109 0908 	add.w	r9, r9, #8
 800aea6:	2900      	cmp	r1, #0
 800aea8:	f6bf af45 	bge.w	800ad36 <_svfprintf_r+0x1176>
 800aeac:	424f      	negs	r7, r1
 800aeae:	3110      	adds	r1, #16
 800aeb0:	4d4b      	ldr	r5, [pc, #300]	; (800afe0 <_svfprintf_r+0x1420>)
 800aeb2:	f280 8388 	bge.w	800b5c6 <_svfprintf_r+0x1a06>
 800aeb6:	4649      	mov	r1, r9
 800aeb8:	2610      	movs	r6, #16
 800aeba:	46a1      	mov	r9, r4
 800aebc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800aebe:	e004      	b.n	800aeca <_svfprintf_r+0x130a>
 800aec0:	3108      	adds	r1, #8
 800aec2:	3f10      	subs	r7, #16
 800aec4:	2f10      	cmp	r7, #16
 800aec6:	f340 837c 	ble.w	800b5c2 <_svfprintf_r+0x1a02>
 800aeca:	3301      	adds	r3, #1
 800aecc:	3210      	adds	r2, #16
 800aece:	2b07      	cmp	r3, #7
 800aed0:	e9c1 5600 	strd	r5, r6, [r1]
 800aed4:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800aed8:	ddf2      	ble.n	800aec0 <_svfprintf_r+0x1300>
 800aeda:	aa2c      	add	r2, sp, #176	; 0xb0
 800aedc:	4621      	mov	r1, r4
 800aede:	4650      	mov	r0, sl
 800aee0:	f002 fb32 	bl	800d548 <__ssprint_r>
 800aee4:	2800      	cmp	r0, #0
 800aee6:	f47f aad6 	bne.w	800a496 <_svfprintf_r+0x8d6>
 800aeea:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800aeee:	a92f      	add	r1, sp, #188	; 0xbc
 800aef0:	e7e7      	b.n	800aec2 <_svfprintf_r+0x1302>
 800aef2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aef4:	f41b 7100 	ands.w	r1, fp, #512	; 0x200
 800aef8:	bf1a      	itte	ne
 800aefa:	4611      	movne	r1, r2
 800aefc:	f853 2b04 	ldrne.w	r2, [r3], #4
 800af00:	f853 2b04 	ldreq.w	r2, [r3], #4
 800af04:	930e      	str	r3, [sp, #56]	; 0x38
 800af06:	bf18      	it	ne
 800af08:	b2d2      	uxtbne	r2, r2
 800af0a:	e582      	b.n	800aa12 <_svfprintf_r+0xe52>
 800af0c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800af0e:	f41b 7100 	ands.w	r1, fp, #512	; 0x200
 800af12:	bf1a      	itte	ne
 800af14:	4611      	movne	r1, r2
 800af16:	f853 2b04 	ldrne.w	r2, [r3], #4
 800af1a:	f853 2b04 	ldreq.w	r2, [r3], #4
 800af1e:	930e      	str	r3, [sp, #56]	; 0x38
 800af20:	bf18      	it	ne
 800af22:	b2d2      	uxtbne	r2, r2
 800af24:	f7ff b953 	b.w	800a1ce <_svfprintf_r+0x60e>
 800af28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800af2a:	f415 7100 	ands.w	r1, r5, #512	; 0x200
 800af2e:	bf1a      	itte	ne
 800af30:	4611      	movne	r1, r2
 800af32:	f853 2b04 	ldrne.w	r2, [r3], #4
 800af36:	f853 2b04 	ldreq.w	r2, [r3], #4
 800af3a:	930e      	str	r3, [sp, #56]	; 0x38
 800af3c:	bf18      	it	ne
 800af3e:	b2d2      	uxtbne	r2, r2
 800af40:	2301      	movs	r3, #1
 800af42:	f7ff b8e1 	b.w	800a108 <_svfprintf_r+0x548>
 800af46:	4634      	mov	r4, r6
 800af48:	4616      	mov	r6, r2
 800af4a:	3301      	adds	r3, #1
 800af4c:	443e      	add	r6, r7
 800af4e:	2b07      	cmp	r3, #7
 800af50:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800af54:	f8c9 5000 	str.w	r5, [r9]
 800af58:	f8c9 7004 	str.w	r7, [r9, #4]
 800af5c:	f300 814a 	bgt.w	800b1f4 <_svfprintf_r+0x1634>
 800af60:	f109 0908 	add.w	r9, r9, #8
 800af64:	f7ff bbb3 	b.w	800a6ce <_svfprintf_r+0xb0e>
 800af68:	2300      	movs	r3, #0
 800af6a:	4619      	mov	r1, r3
 800af6c:	9600      	str	r6, [sp, #0]
 800af6e:	aa25      	add	r2, sp, #148	; 0x94
 800af70:	4650      	mov	r0, sl
 800af72:	f002 fadb 	bl	800d52c <_wcsrtombs_r>
 800af76:	4603      	mov	r3, r0
 800af78:	3301      	adds	r3, #1
 800af7a:	900a      	str	r0, [sp, #40]	; 0x28
 800af7c:	f000 82e8 	beq.w	800b550 <_svfprintf_r+0x1990>
 800af80:	9425      	str	r4, [sp, #148]	; 0x94
 800af82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af84:	2b00      	cmp	r3, #0
 800af86:	d03d      	beq.n	800b004 <_svfprintf_r+0x1444>
 800af88:	2b63      	cmp	r3, #99	; 0x63
 800af8a:	f300 8129 	bgt.w	800b1e0 <_svfprintf_r+0x1620>
 800af8e:	2300      	movs	r3, #0
 800af90:	930d      	str	r3, [sp, #52]	; 0x34
 800af92:	ac3f      	add	r4, sp, #252	; 0xfc
 800af94:	2208      	movs	r2, #8
 800af96:	2100      	movs	r1, #0
 800af98:	4630      	mov	r0, r6
 800af9a:	f7fe fabd 	bl	8009518 <memset>
 800af9e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800afa0:	9600      	str	r6, [sp, #0]
 800afa2:	462b      	mov	r3, r5
 800afa4:	aa25      	add	r2, sp, #148	; 0x94
 800afa6:	4621      	mov	r1, r4
 800afa8:	4650      	mov	r0, sl
 800afaa:	f002 fabf 	bl	800d52c <_wcsrtombs_r>
 800afae:	4285      	cmp	r5, r0
 800afb0:	f040 83c4 	bne.w	800b73c <_svfprintf_r+0x1b7c>
 800afb4:	990a      	ldr	r1, [sp, #40]	; 0x28
 800afb6:	970e      	str	r7, [sp, #56]	; 0x38
 800afb8:	2300      	movs	r3, #0
 800afba:	5463      	strb	r3, [r4, r1]
 800afbc:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 800afc0:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800afc4:	9308      	str	r3, [sp, #32]
 800afc6:	9107      	str	r1, [sp, #28]
 800afc8:	9312      	str	r3, [sp, #72]	; 0x48
 800afca:	9316      	str	r3, [sp, #88]	; 0x58
 800afcc:	9311      	str	r3, [sp, #68]	; 0x44
 800afce:	f7fe bfdb 	b.w	8009f88 <_svfprintf_r+0x3c8>
 800afd2:	222d      	movs	r2, #45	; 0x2d
 800afd4:	f88d 2087 	strb.w	r2, [sp, #135]	; 0x87
 800afd8:	f7fe bfc5 	b.w	8009f66 <_svfprintf_r+0x3a6>
 800afdc:	0800ff90 	.word	0x0800ff90
 800afe0:	0800ffa4 	.word	0x0800ffa4
 800afe4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800afe6:	991c      	ldr	r1, [sp, #112]	; 0x70
 800afe8:	1ae4      	subs	r4, r4, r3
 800afea:	461a      	mov	r2, r3
 800afec:	4620      	mov	r0, r4
 800afee:	f000 fce3 	bl	800b9b8 <strncpy>
 800aff2:	f899 2001 	ldrb.w	r2, [r9, #1]
 800aff6:	4ba5      	ldr	r3, [pc, #660]	; (800b28c <_svfprintf_r+0x16cc>)
 800aff8:	b10a      	cbz	r2, 800affe <_svfprintf_r+0x143e>
 800affa:	f109 0901 	add.w	r9, r9, #1
 800affe:	f04f 0c00 	mov.w	ip, #0
 800b002:	e622      	b.n	800ac4a <_svfprintf_r+0x108a>
 800b004:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b006:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800b00a:	970e      	str	r7, [sp, #56]	; 0x38
 800b00c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800b010:	9312      	str	r3, [sp, #72]	; 0x48
 800b012:	9316      	str	r3, [sp, #88]	; 0x58
 800b014:	9311      	str	r3, [sp, #68]	; 0x44
 800b016:	930d      	str	r3, [sp, #52]	; 0x34
 800b018:	f7fe bfb6 	b.w	8009f88 <_svfprintf_r+0x3c8>
 800b01c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b01e:	aa2c      	add	r2, sp, #176	; 0xb0
 800b020:	4650      	mov	r0, sl
 800b022:	f002 fa91 	bl	800d548 <__ssprint_r>
 800b026:	2800      	cmp	r0, #0
 800b028:	f47f aa35 	bne.w	800a496 <_svfprintf_r+0x8d6>
 800b02c:	9923      	ldr	r1, [sp, #140]	; 0x8c
 800b02e:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800b030:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800b034:	e668      	b.n	800ad08 <_svfprintf_r+0x1148>
 800b036:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b038:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b03a:	18a5      	adds	r5, r4, r2
 800b03c:	1a6d      	subs	r5, r5, r1
 800b03e:	1ad4      	subs	r4, r2, r3
 800b040:	42a5      	cmp	r5, r4
 800b042:	bfa8      	it	ge
 800b044:	4625      	movge	r5, r4
 800b046:	f7ff bb77 	b.w	800a738 <_svfprintf_r+0xb78>
 800b04a:	f913 2b04 	ldrsb.w	r2, [r3], #4
 800b04e:	930e      	str	r3, [sp, #56]	; 0x38
 800b050:	17d1      	asrs	r1, r2, #31
 800b052:	460b      	mov	r3, r1
 800b054:	f7ff b807 	b.w	800a066 <_svfprintf_r+0x4a6>
 800b058:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b05a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b05c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b060:	930e      	str	r3, [sp, #56]	; 0x38
 800b062:	8011      	strh	r1, [r2, #0]
 800b064:	4644      	mov	r4, r8
 800b066:	f7fe bdd9 	b.w	8009c1c <_svfprintf_r+0x5c>
 800b06a:	9b08      	ldr	r3, [sp, #32]
 800b06c:	930a      	str	r3, [sp, #40]	; 0x28
 800b06e:	2302      	movs	r3, #2
 800b070:	a92a      	add	r1, sp, #168	; 0xa8
 800b072:	9104      	str	r1, [sp, #16]
 800b074:	a925      	add	r1, sp, #148	; 0x94
 800b076:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800b078:	9103      	str	r1, [sp, #12]
 800b07a:	a923      	add	r1, sp, #140	; 0x8c
 800b07c:	9300      	str	r3, [sp, #0]
 800b07e:	463a      	mov	r2, r7
 800b080:	4633      	mov	r3, r6
 800b082:	9501      	str	r5, [sp, #4]
 800b084:	9102      	str	r1, [sp, #8]
 800b086:	4650      	mov	r0, sl
 800b088:	f000 fda6 	bl	800bbd8 <_dtoa_r>
 800b08c:	9b07      	ldr	r3, [sp, #28]
 800b08e:	2b47      	cmp	r3, #71	; 0x47
 800b090:	4604      	mov	r4, r0
 800b092:	f000 81a3 	beq.w	800b3dc <_svfprintf_r+0x181c>
 800b096:	2b46      	cmp	r3, #70	; 0x46
 800b098:	4405      	add	r5, r0
 800b09a:	d105      	bne.n	800b0a8 <_svfprintf_r+0x14e8>
 800b09c:	7803      	ldrb	r3, [r0, #0]
 800b09e:	2b30      	cmp	r3, #48	; 0x30
 800b0a0:	f000 82b8 	beq.w	800b614 <_svfprintf_r+0x1a54>
 800b0a4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b0a6:	441d      	add	r5, r3
 800b0a8:	4638      	mov	r0, r7
 800b0aa:	4631      	mov	r1, r6
 800b0ac:	2200      	movs	r2, #0
 800b0ae:	2300      	movs	r3, #0
 800b0b0:	f7f5 ff38 	bl	8000f24 <__aeabi_dcmpeq>
 800b0b4:	2800      	cmp	r0, #0
 800b0b6:	f000 8166 	beq.w	800b386 <_svfprintf_r+0x17c6>
 800b0ba:	462b      	mov	r3, r5
 800b0bc:	1b1b      	subs	r3, r3, r4
 800b0be:	9313      	str	r3, [sp, #76]	; 0x4c
 800b0c0:	9b07      	ldr	r3, [sp, #28]
 800b0c2:	2b47      	cmp	r3, #71	; 0x47
 800b0c4:	f000 814a 	beq.w	800b35c <_svfprintf_r+0x179c>
 800b0c8:	9b07      	ldr	r3, [sp, #28]
 800b0ca:	2b46      	cmp	r3, #70	; 0x46
 800b0cc:	f000 8200 	beq.w	800b4d0 <_svfprintf_r+0x1910>
 800b0d0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b0d2:	9311      	str	r3, [sp, #68]	; 0x44
 800b0d4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b0d6:	9a07      	ldr	r2, [sp, #28]
 800b0d8:	3b01      	subs	r3, #1
 800b0da:	2a41      	cmp	r2, #65	; 0x41
 800b0dc:	9323      	str	r3, [sp, #140]	; 0x8c
 800b0de:	f000 8223 	beq.w	800b528 <_svfprintf_r+0x1968>
 800b0e2:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
 800b0e6:	2100      	movs	r1, #0
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	bfb8      	it	lt
 800b0ec:	9b11      	ldrlt	r3, [sp, #68]	; 0x44
 800b0ee:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
 800b0f2:	bfba      	itte	lt
 800b0f4:	f1c3 0301 	rsblt	r3, r3, #1
 800b0f8:	222d      	movlt	r2, #45	; 0x2d
 800b0fa:	222b      	movge	r2, #43	; 0x2b
 800b0fc:	2b09      	cmp	r3, #9
 800b0fe:	f88d 2099 	strb.w	r2, [sp, #153]	; 0x99
 800b102:	f340 824f 	ble.w	800b5a4 <_svfprintf_r+0x19e4>
 800b106:	f10d 05af 	add.w	r5, sp, #175	; 0xaf
 800b10a:	4e61      	ldr	r6, [pc, #388]	; (800b290 <_svfprintf_r+0x16d0>)
 800b10c:	462a      	mov	r2, r5
 800b10e:	4610      	mov	r0, r2
 800b110:	fb86 2103 	smull	r2, r1, r6, r3
 800b114:	17da      	asrs	r2, r3, #31
 800b116:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
 800b11a:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 800b11e:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
 800b122:	3130      	adds	r1, #48	; 0x30
 800b124:	f800 1c01 	strb.w	r1, [r0, #-1]
 800b128:	4619      	mov	r1, r3
 800b12a:	2963      	cmp	r1, #99	; 0x63
 800b12c:	4613      	mov	r3, r2
 800b12e:	f100 32ff 	add.w	r2, r0, #4294967295
 800b132:	dcec      	bgt.n	800b10e <_svfprintf_r+0x154e>
 800b134:	3330      	adds	r3, #48	; 0x30
 800b136:	b2d9      	uxtb	r1, r3
 800b138:	1e83      	subs	r3, r0, #2
 800b13a:	429d      	cmp	r5, r3
 800b13c:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b140:	f240 82e9 	bls.w	800b716 <_svfprintf_r+0x1b56>
 800b144:	4613      	mov	r3, r2
 800b146:	f10d 029a 	add.w	r2, sp, #154	; 0x9a
 800b14a:	e001      	b.n	800b150 <_svfprintf_r+0x1590>
 800b14c:	f813 1b01 	ldrb.w	r1, [r3], #1
 800b150:	f802 1b01 	strb.w	r1, [r2], #1
 800b154:	429d      	cmp	r5, r3
 800b156:	d1f9      	bne.n	800b14c <_svfprintf_r+0x158c>
 800b158:	f10d 03b1 	add.w	r3, sp, #177	; 0xb1
 800b15c:	f10d 029a 	add.w	r2, sp, #154	; 0x9a
 800b160:	1a1b      	subs	r3, r3, r0
 800b162:	4413      	add	r3, r2
 800b164:	aa26      	add	r2, sp, #152	; 0x98
 800b166:	1a9b      	subs	r3, r3, r2
 800b168:	931b      	str	r3, [sp, #108]	; 0x6c
 800b16a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b16c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800b16e:	2b01      	cmp	r3, #1
 800b170:	441a      	add	r2, r3
 800b172:	920a      	str	r2, [sp, #40]	; 0x28
 800b174:	f340 8249 	ble.w	800b60a <_svfprintf_r+0x1a4a>
 800b178:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b17a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b17c:	4413      	add	r3, r2
 800b17e:	930a      	str	r3, [sp, #40]	; 0x28
 800b180:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b182:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b184:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b188:	f443 7b80 	orr.w	fp, r3, #256	; 0x100
 800b18c:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 800b190:	2300      	movs	r3, #0
 800b192:	9312      	str	r3, [sp, #72]	; 0x48
 800b194:	9207      	str	r2, [sp, #28]
 800b196:	9316      	str	r3, [sp, #88]	; 0x58
 800b198:	9311      	str	r3, [sp, #68]	; 0x44
 800b19a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	f040 80eb 	bne.w	800b378 <_svfprintf_r+0x17b8>
 800b1a2:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800b1a6:	9308      	str	r3, [sp, #32]
 800b1a8:	f7fe beee 	b.w	8009f88 <_svfprintf_r+0x3c8>
 800b1ac:	4620      	mov	r0, r4
 800b1ae:	970e      	str	r7, [sp, #56]	; 0x38
 800b1b0:	f7f5 fa26 	bl	8000600 <strlen>
 800b1b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b1b6:	9308      	str	r3, [sp, #32]
 800b1b8:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
 800b1bc:	9312      	str	r3, [sp, #72]	; 0x48
 800b1be:	9316      	str	r3, [sp, #88]	; 0x58
 800b1c0:	930d      	str	r3, [sp, #52]	; 0x34
 800b1c2:	2373      	movs	r3, #115	; 0x73
 800b1c4:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800b1c8:	900a      	str	r0, [sp, #40]	; 0x28
 800b1ca:	9107      	str	r1, [sp, #28]
 800b1cc:	9310      	str	r3, [sp, #64]	; 0x40
 800b1ce:	f7fe bedb 	b.w	8009f88 <_svfprintf_r+0x3c8>
 800b1d2:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b1d4:	aa2c      	add	r2, sp, #176	; 0xb0
 800b1d6:	4650      	mov	r0, sl
 800b1d8:	f002 f9b6 	bl	800d548 <__ssprint_r>
 800b1dc:	f7fe bdf8 	b.w	8009dd0 <_svfprintf_r+0x210>
 800b1e0:	1c59      	adds	r1, r3, #1
 800b1e2:	4650      	mov	r0, sl
 800b1e4:	f7fe fa30 	bl	8009648 <_malloc_r>
 800b1e8:	4604      	mov	r4, r0
 800b1ea:	2800      	cmp	r0, #0
 800b1ec:	f000 81b0 	beq.w	800b550 <_svfprintf_r+0x1990>
 800b1f0:	900d      	str	r0, [sp, #52]	; 0x34
 800b1f2:	e6cf      	b.n	800af94 <_svfprintf_r+0x13d4>
 800b1f4:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b1f6:	aa2c      	add	r2, sp, #176	; 0xb0
 800b1f8:	4650      	mov	r0, sl
 800b1fa:	f002 f9a5 	bl	800d548 <__ssprint_r>
 800b1fe:	2800      	cmp	r0, #0
 800b200:	f47f a949 	bne.w	800a496 <_svfprintf_r+0x8d6>
 800b204:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800b206:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800b20a:	f7ff ba60 	b.w	800a6ce <_svfprintf_r+0xb0e>
 800b20e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b210:	aa2c      	add	r2, sp, #176	; 0xb0
 800b212:	4650      	mov	r0, sl
 800b214:	f002 f998 	bl	800d548 <__ssprint_r>
 800b218:	2800      	cmp	r0, #0
 800b21a:	f47f a93c 	bne.w	800a496 <_svfprintf_r+0x8d6>
 800b21e:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800b222:	9923      	ldr	r1, [sp, #140]	; 0x8c
 800b224:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800b228:	e63d      	b.n	800aea6 <_svfprintf_r+0x12e6>
 800b22a:	2306      	movs	r3, #6
 800b22c:	9308      	str	r3, [sp, #32]
 800b22e:	f7ff bba0 	b.w	800a972 <_svfprintf_r+0xdb2>
 800b232:	9b08      	ldr	r3, [sp, #32]
 800b234:	3301      	adds	r3, #1
 800b236:	930a      	str	r3, [sp, #40]	; 0x28
 800b238:	2302      	movs	r3, #2
 800b23a:	e719      	b.n	800b070 <_svfprintf_r+0x14b0>
 800b23c:	9b08      	ldr	r3, [sp, #32]
 800b23e:	930a      	str	r3, [sp, #40]	; 0x28
 800b240:	2303      	movs	r3, #3
 800b242:	e715      	b.n	800b070 <_svfprintf_r+0x14b0>
 800b244:	4638      	mov	r0, r7
 800b246:	4631      	mov	r1, r6
 800b248:	aa23      	add	r2, sp, #140	; 0x8c
 800b24a:	f000 fbf9 	bl	800ba40 <frexp>
 800b24e:	2200      	movs	r2, #0
 800b250:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800b254:	f7f5 fbfe 	bl	8000a54 <__aeabi_dmul>
 800b258:	2200      	movs	r2, #0
 800b25a:	2300      	movs	r3, #0
 800b25c:	4606      	mov	r6, r0
 800b25e:	460f      	mov	r7, r1
 800b260:	f7f5 fe60 	bl	8000f24 <__aeabi_dcmpeq>
 800b264:	b108      	cbz	r0, 800b26a <_svfprintf_r+0x16aa>
 800b266:	2301      	movs	r3, #1
 800b268:	9323      	str	r3, [sp, #140]	; 0x8c
 800b26a:	4b0a      	ldr	r3, [pc, #40]	; (800b294 <_svfprintf_r+0x16d4>)
 800b26c:	930a      	str	r3, [sp, #40]	; 0x28
 800b26e:	9b08      	ldr	r3, [sp, #32]
 800b270:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800b274:	3b01      	subs	r3, #1
 800b276:	e9cd 8b11 	strd	r8, fp, [sp, #68]	; 0x44
 800b27a:	4625      	mov	r5, r4
 800b27c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800b280:	f8cd a058 	str.w	sl, [sp, #88]	; 0x58
 800b284:	4698      	mov	r8, r3
 800b286:	941f      	str	r4, [sp, #124]	; 0x7c
 800b288:	e00d      	b.n	800b2a6 <_svfprintf_r+0x16e6>
 800b28a:	bf00      	nop
 800b28c:	cccccccd 	.word	0xcccccccd
 800b290:	66666667 	.word	0x66666667
 800b294:	0800ff74 	.word	0x0800ff74
 800b298:	2200      	movs	r2, #0
 800b29a:	2300      	movs	r3, #0
 800b29c:	f108 38ff 	add.w	r8, r8, #4294967295
 800b2a0:	f7f5 fe40 	bl	8000f24 <__aeabi_dcmpeq>
 800b2a4:	b9e8      	cbnz	r0, 800b2e2 <_svfprintf_r+0x1722>
 800b2a6:	4bae      	ldr	r3, [pc, #696]	; (800b560 <_svfprintf_r+0x19a0>)
 800b2a8:	2200      	movs	r2, #0
 800b2aa:	4630      	mov	r0, r6
 800b2ac:	4639      	mov	r1, r7
 800b2ae:	f7f5 fbd1 	bl	8000a54 <__aeabi_dmul>
 800b2b2:	460f      	mov	r7, r1
 800b2b4:	4606      	mov	r6, r0
 800b2b6:	f7f5 fe7d 	bl	8000fb4 <__aeabi_d2iz>
 800b2ba:	4604      	mov	r4, r0
 800b2bc:	f7f5 fb60 	bl	8000980 <__aeabi_i2d>
 800b2c0:	460b      	mov	r3, r1
 800b2c2:	4602      	mov	r2, r0
 800b2c4:	4639      	mov	r1, r7
 800b2c6:	4630      	mov	r0, r6
 800b2c8:	f7f5 fa0c 	bl	80006e4 <__aeabi_dsub>
 800b2cc:	f81b 3004 	ldrb.w	r3, [fp, r4]
 800b2d0:	f1b8 3fff 	cmp.w	r8, #4294967295
 800b2d4:	46aa      	mov	sl, r5
 800b2d6:	46c1      	mov	r9, r8
 800b2d8:	f805 3b01 	strb.w	r3, [r5], #1
 800b2dc:	4606      	mov	r6, r0
 800b2de:	460f      	mov	r7, r1
 800b2e0:	d1da      	bne.n	800b298 <_svfprintf_r+0x16d8>
 800b2e2:	4ba0      	ldr	r3, [pc, #640]	; (800b564 <_svfprintf_r+0x19a4>)
 800b2e4:	2200      	movs	r2, #0
 800b2e6:	4630      	mov	r0, r6
 800b2e8:	4639      	mov	r1, r7
 800b2ea:	e9dd 8b11 	ldrd	r8, fp, [sp, #68]	; 0x44
 800b2ee:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
 800b2f2:	f8dd 904c 	ldr.w	r9, [sp, #76]	; 0x4c
 800b2f6:	e9cd a412 	strd	sl, r4, [sp, #72]	; 0x48
 800b2fa:	f8dd a058 	ldr.w	sl, [sp, #88]	; 0x58
 800b2fe:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 800b300:	f7f5 fe38 	bl	8000f74 <__aeabi_dcmpgt>
 800b304:	2800      	cmp	r0, #0
 800b306:	f040 8131 	bne.w	800b56c <_svfprintf_r+0x19ac>
 800b30a:	4b96      	ldr	r3, [pc, #600]	; (800b564 <_svfprintf_r+0x19a4>)
 800b30c:	4630      	mov	r0, r6
 800b30e:	4639      	mov	r1, r7
 800b310:	2200      	movs	r2, #0
 800b312:	f7f5 fe07 	bl	8000f24 <__aeabi_dcmpeq>
 800b316:	b118      	cbz	r0, 800b320 <_svfprintf_r+0x1760>
 800b318:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b31a:	07de      	lsls	r6, r3, #31
 800b31c:	f100 8126 	bmi.w	800b56c <_svfprintf_r+0x19ac>
 800b320:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b322:	2b00      	cmp	r3, #0
 800b324:	db07      	blt.n	800b336 <_svfprintf_r+0x1776>
 800b326:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b328:	3301      	adds	r3, #1
 800b32a:	442b      	add	r3, r5
 800b32c:	2230      	movs	r2, #48	; 0x30
 800b32e:	f805 2b01 	strb.w	r2, [r5], #1
 800b332:	42ab      	cmp	r3, r5
 800b334:	d1fb      	bne.n	800b32e <_svfprintf_r+0x176e>
 800b336:	1b2b      	subs	r3, r5, r4
 800b338:	9313      	str	r3, [sp, #76]	; 0x4c
 800b33a:	e6c1      	b.n	800b0c0 <_svfprintf_r+0x1500>
 800b33c:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800b33e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b340:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800b344:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 800b348:	971a      	str	r7, [sp, #104]	; 0x68
 800b34a:	18e3      	adds	r3, r4, r3
 800b34c:	429d      	cmp	r5, r3
 800b34e:	bf28      	it	cs
 800b350:	461d      	movcs	r5, r3
 800b352:	4691      	mov	r9, r2
 800b354:	460e      	mov	r6, r1
 800b356:	950a      	str	r5, [sp, #40]	; 0x28
 800b358:	f7ff b9c0 	b.w	800a6dc <_svfprintf_r+0xb1c>
 800b35c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b35e:	9311      	str	r3, [sp, #68]	; 0x44
 800b360:	1cdd      	adds	r5, r3, #3
 800b362:	db02      	blt.n	800b36a <_svfprintf_r+0x17aa>
 800b364:	9a08      	ldr	r2, [sp, #32]
 800b366:	4293      	cmp	r3, r2
 800b368:	dd19      	ble.n	800b39e <_svfprintf_r+0x17de>
 800b36a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b36c:	3b02      	subs	r3, #2
 800b36e:	9310      	str	r3, [sp, #64]	; 0x40
 800b370:	f023 0320 	bic.w	r3, r3, #32
 800b374:	9307      	str	r3, [sp, #28]
 800b376:	e6ad      	b.n	800b0d4 <_svfprintf_r+0x1514>
 800b378:	222d      	movs	r2, #45	; 0x2d
 800b37a:	2300      	movs	r3, #0
 800b37c:	f88d 2087 	strb.w	r2, [sp, #135]	; 0x87
 800b380:	9308      	str	r3, [sp, #32]
 800b382:	f7fe be04 	b.w	8009f8e <_svfprintf_r+0x3ce>
 800b386:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800b388:	42ab      	cmp	r3, r5
 800b38a:	f4bf ae97 	bcs.w	800b0bc <_svfprintf_r+0x14fc>
 800b38e:	2130      	movs	r1, #48	; 0x30
 800b390:	1c5a      	adds	r2, r3, #1
 800b392:	922a      	str	r2, [sp, #168]	; 0xa8
 800b394:	7019      	strb	r1, [r3, #0]
 800b396:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800b398:	429d      	cmp	r5, r3
 800b39a:	d8f9      	bhi.n	800b390 <_svfprintf_r+0x17d0>
 800b39c:	e68e      	b.n	800b0bc <_svfprintf_r+0x14fc>
 800b39e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b3a0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b3a2:	4293      	cmp	r3, r2
 800b3a4:	f2c0 80c5 	blt.w	800b532 <_svfprintf_r+0x1972>
 800b3a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b3aa:	f013 0f01 	tst.w	r3, #1
 800b3ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b3b0:	f000 814d 	beq.w	800b64e <_svfprintf_r+0x1a8e>
 800b3b4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b3b6:	4413      	add	r3, r2
 800b3b8:	930a      	str	r3, [sp, #40]	; 0x28
 800b3ba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b3bc:	0559      	lsls	r1, r3, #21
 800b3be:	d503      	bpl.n	800b3c8 <_svfprintf_r+0x1808>
 800b3c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	f300 8156 	bgt.w	800b674 <_svfprintf_r+0x1ab4>
 800b3c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b3ca:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800b3ce:	9307      	str	r3, [sp, #28]
 800b3d0:	2367      	movs	r3, #103	; 0x67
 800b3d2:	9310      	str	r3, [sp, #64]	; 0x40
 800b3d4:	2300      	movs	r3, #0
 800b3d6:	9312      	str	r3, [sp, #72]	; 0x48
 800b3d8:	9316      	str	r3, [sp, #88]	; 0x58
 800b3da:	e6de      	b.n	800b19a <_svfprintf_r+0x15da>
 800b3dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b3de:	07db      	lsls	r3, r3, #31
 800b3e0:	f100 809f 	bmi.w	800b522 <_svfprintf_r+0x1962>
 800b3e4:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800b3e6:	e669      	b.n	800b0bc <_svfprintf_r+0x14fc>
 800b3e8:	aa2c      	add	r2, sp, #176	; 0xb0
 800b3ea:	4641      	mov	r1, r8
 800b3ec:	4650      	mov	r0, sl
 800b3ee:	f002 f8ab 	bl	800d548 <__ssprint_r>
 800b3f2:	2800      	cmp	r0, #0
 800b3f4:	f47f a84f 	bne.w	800a496 <_svfprintf_r+0x8d6>
 800b3f8:	7838      	ldrb	r0, [r7, #0]
 800b3fa:	992e      	ldr	r1, [sp, #184]	; 0xb8
 800b3fc:	aa2f      	add	r2, sp, #188	; 0xbc
 800b3fe:	4405      	add	r5, r0
 800b400:	f7ff bbc1 	b.w	800ab86 <_svfprintf_r+0xfc6>
 800b404:	2378      	movs	r3, #120	; 0x78
 800b406:	f88d 3089 	strb.w	r3, [sp, #137]	; 0x89
 800b40a:	2330      	movs	r3, #48	; 0x30
 800b40c:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800b410:	f04b 0302 	orr.w	r3, fp, #2
 800b414:	930f      	str	r3, [sp, #60]	; 0x3c
 800b416:	9b08      	ldr	r3, [sp, #32]
 800b418:	2b63      	cmp	r3, #99	; 0x63
 800b41a:	f300 80ed 	bgt.w	800b5f8 <_svfprintf_r+0x1a38>
 800b41e:	2300      	movs	r3, #0
 800b420:	930d      	str	r3, [sp, #52]	; 0x34
 800b422:	ac3f      	add	r4, sp, #252	; 0xfc
 800b424:	e9dd 1214 	ldrd	r1, r2, [sp, #80]	; 0x50
 800b428:	4613      	mov	r3, r2
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	f44b 7b81 	orr.w	fp, fp, #258	; 0x102
 800b430:	db67      	blt.n	800b502 <_svfprintf_r+0x1942>
 800b432:	461e      	mov	r6, r3
 800b434:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b436:	f023 0320 	bic.w	r3, r3, #32
 800b43a:	9307      	str	r3, [sp, #28]
 800b43c:	2300      	movs	r3, #0
 800b43e:	460f      	mov	r7, r1
 800b440:	931e      	str	r3, [sp, #120]	; 0x78
 800b442:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b444:	2b61      	cmp	r3, #97	; 0x61
 800b446:	f47f aaa4 	bne.w	800a992 <_svfprintf_r+0xdd2>
 800b44a:	4638      	mov	r0, r7
 800b44c:	4631      	mov	r1, r6
 800b44e:	aa23      	add	r2, sp, #140	; 0x8c
 800b450:	f000 faf6 	bl	800ba40 <frexp>
 800b454:	2200      	movs	r2, #0
 800b456:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800b45a:	f7f5 fafb 	bl	8000a54 <__aeabi_dmul>
 800b45e:	2200      	movs	r2, #0
 800b460:	2300      	movs	r3, #0
 800b462:	4606      	mov	r6, r0
 800b464:	460f      	mov	r7, r1
 800b466:	f7f5 fd5d 	bl	8000f24 <__aeabi_dcmpeq>
 800b46a:	b108      	cbz	r0, 800b470 <_svfprintf_r+0x18b0>
 800b46c:	2301      	movs	r3, #1
 800b46e:	9323      	str	r3, [sp, #140]	; 0x8c
 800b470:	4b3d      	ldr	r3, [pc, #244]	; (800b568 <_svfprintf_r+0x19a8>)
 800b472:	930a      	str	r3, [sp, #40]	; 0x28
 800b474:	e6fb      	b.n	800b26e <_svfprintf_r+0x16ae>
 800b476:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b478:	aa2c      	add	r2, sp, #176	; 0xb0
 800b47a:	4650      	mov	r0, sl
 800b47c:	f002 f864 	bl	800d548 <__ssprint_r>
 800b480:	2800      	cmp	r0, #0
 800b482:	f47f a808 	bne.w	800a496 <_svfprintf_r+0x8d6>
 800b486:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800b488:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800b48c:	f7ff b918 	b.w	800a6c0 <_svfprintf_r+0xb00>
 800b490:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b492:	aa2c      	add	r2, sp, #176	; 0xb0
 800b494:	4650      	mov	r0, sl
 800b496:	f002 f857 	bl	800d548 <__ssprint_r>
 800b49a:	2800      	cmp	r0, #0
 800b49c:	f47e affb 	bne.w	800a496 <_svfprintf_r+0x8d6>
 800b4a0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b4a2:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800b4a4:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800b4a8:	f7ff b92e 	b.w	800a708 <_svfprintf_r+0xb48>
 800b4ac:	2358      	movs	r3, #88	; 0x58
 800b4ae:	e7aa      	b.n	800b406 <_svfprintf_r+0x1846>
 800b4b0:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b4b2:	aa2c      	add	r2, sp, #176	; 0xb0
 800b4b4:	4650      	mov	r0, sl
 800b4b6:	f002 f847 	bl	800d548 <__ssprint_r>
 800b4ba:	2800      	cmp	r0, #0
 800b4bc:	f47e afeb 	bne.w	800a496 <_svfprintf_r+0x8d6>
 800b4c0:	9c23      	ldr	r4, [sp, #140]	; 0x8c
 800b4c2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b4c4:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800b4c6:	1b1c      	subs	r4, r3, r4
 800b4c8:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800b4cc:	f7ff b934 	b.w	800a738 <_svfprintf_r+0xb78>
 800b4d0:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800b4d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b4d4:	9211      	str	r2, [sp, #68]	; 0x44
 800b4d6:	2a00      	cmp	r2, #0
 800b4d8:	f003 0301 	and.w	r3, r3, #1
 800b4dc:	f340 8108 	ble.w	800b6f0 <_svfprintf_r+0x1b30>
 800b4e0:	9908      	ldr	r1, [sp, #32]
 800b4e2:	430b      	orrs	r3, r1
 800b4e4:	f040 80fd 	bne.w	800b6e2 <_svfprintf_r+0x1b22>
 800b4e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b4ea:	930a      	str	r3, [sp, #40]	; 0x28
 800b4ec:	2366      	movs	r3, #102	; 0x66
 800b4ee:	9310      	str	r3, [sp, #64]	; 0x40
 800b4f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b4f2:	055a      	lsls	r2, r3, #21
 800b4f4:	f100 80c0 	bmi.w	800b678 <_svfprintf_r+0x1ab8>
 800b4f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b4fa:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800b4fe:	9307      	str	r3, [sp, #28]
 800b500:	e768      	b.n	800b3d4 <_svfprintf_r+0x1814>
 800b502:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b504:	f023 0320 	bic.w	r3, r3, #32
 800b508:	9307      	str	r3, [sp, #28]
 800b50a:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800b50e:	f103 4600 	add.w	r6, r3, #2147483648	; 0x80000000
 800b512:	232d      	movs	r3, #45	; 0x2d
 800b514:	4617      	mov	r7, r2
 800b516:	931e      	str	r3, [sp, #120]	; 0x78
 800b518:	e793      	b.n	800b442 <_svfprintf_r+0x1882>
 800b51a:	2200      	movs	r2, #0
 800b51c:	9208      	str	r2, [sp, #32]
 800b51e:	f7fe bbaa 	b.w	8009c76 <_svfprintf_r+0xb6>
 800b522:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800b524:	4425      	add	r5, r4
 800b526:	e5bf      	b.n	800b0a8 <_svfprintf_r+0x14e8>
 800b528:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b52a:	320f      	adds	r2, #15
 800b52c:	b2d2      	uxtb	r2, r2
 800b52e:	2101      	movs	r1, #1
 800b530:	e5da      	b.n	800b0e8 <_svfprintf_r+0x1528>
 800b532:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b534:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b536:	189a      	adds	r2, r3, r2
 800b538:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b53a:	920a      	str	r2, [sp, #40]	; 0x28
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	f340 808f 	ble.w	800b660 <_svfprintf_r+0x1aa0>
 800b542:	2367      	movs	r3, #103	; 0x67
 800b544:	9310      	str	r3, [sp, #64]	; 0x40
 800b546:	e7d3      	b.n	800b4f0 <_svfprintf_r+0x1930>
 800b548:	469b      	mov	fp, r3
 800b54a:	2300      	movs	r3, #0
 800b54c:	930d      	str	r3, [sp, #52]	; 0x34
 800b54e:	e7dc      	b.n	800b50a <_svfprintf_r+0x194a>
 800b550:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b552:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 800b556:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b55a:	8193      	strh	r3, [r2, #12]
 800b55c:	f7fe bc3b 	b.w	8009dd6 <_svfprintf_r+0x216>
 800b560:	40300000 	.word	0x40300000
 800b564:	3fe00000 	.word	0x3fe00000
 800b568:	0800ff60 	.word	0x0800ff60
 800b56c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b56e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b570:	932a      	str	r3, [sp, #168]	; 0xa8
 800b572:	7bd1      	ldrb	r1, [r2, #15]
 800b574:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b578:	428b      	cmp	r3, r1
 800b57a:	462a      	mov	r2, r5
 800b57c:	d109      	bne.n	800b592 <_svfprintf_r+0x19d2>
 800b57e:	2030      	movs	r0, #48	; 0x30
 800b580:	f802 0c01 	strb.w	r0, [r2, #-1]
 800b584:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800b586:	1e53      	subs	r3, r2, #1
 800b588:	932a      	str	r3, [sp, #168]	; 0xa8
 800b58a:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800b58e:	4299      	cmp	r1, r3
 800b590:	d0f6      	beq.n	800b580 <_svfprintf_r+0x19c0>
 800b592:	2b39      	cmp	r3, #57	; 0x39
 800b594:	bf0b      	itete	eq
 800b596:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
 800b598:	3301      	addne	r3, #1
 800b59a:	7a9b      	ldrbeq	r3, [r3, #10]
 800b59c:	b2db      	uxtbne	r3, r3
 800b59e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b5a2:	e6c8      	b.n	800b336 <_svfprintf_r+0x1776>
 800b5a4:	2900      	cmp	r1, #0
 800b5a6:	f040 808c 	bne.w	800b6c2 <_svfprintf_r+0x1b02>
 800b5aa:	2230      	movs	r2, #48	; 0x30
 800b5ac:	f88d 209a 	strb.w	r2, [sp, #154]	; 0x9a
 800b5b0:	f10d 029b 	add.w	r2, sp, #155	; 0x9b
 800b5b4:	3330      	adds	r3, #48	; 0x30
 800b5b6:	f802 3b01 	strb.w	r3, [r2], #1
 800b5ba:	ab26      	add	r3, sp, #152	; 0x98
 800b5bc:	1ad3      	subs	r3, r2, r3
 800b5be:	931b      	str	r3, [sp, #108]	; 0x6c
 800b5c0:	e5d3      	b.n	800b16a <_svfprintf_r+0x15aa>
 800b5c2:	464c      	mov	r4, r9
 800b5c4:	4689      	mov	r9, r1
 800b5c6:	3301      	adds	r3, #1
 800b5c8:	443a      	add	r2, r7
 800b5ca:	2b07      	cmp	r3, #7
 800b5cc:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800b5d0:	f8c9 5000 	str.w	r5, [r9]
 800b5d4:	f8c9 7004 	str.w	r7, [r9, #4]
 800b5d8:	f77f abab 	ble.w	800ad32 <_svfprintf_r+0x1172>
 800b5dc:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b5de:	aa2c      	add	r2, sp, #176	; 0xb0
 800b5e0:	4650      	mov	r0, sl
 800b5e2:	f001 ffb1 	bl	800d548 <__ssprint_r>
 800b5e6:	2800      	cmp	r0, #0
 800b5e8:	f47e af55 	bne.w	800a496 <_svfprintf_r+0x8d6>
 800b5ec:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800b5f0:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800b5f4:	f7ff bb9f 	b.w	800ad36 <_svfprintf_r+0x1176>
 800b5f8:	1c59      	adds	r1, r3, #1
 800b5fa:	4650      	mov	r0, sl
 800b5fc:	f7fe f824 	bl	8009648 <_malloc_r>
 800b600:	4604      	mov	r4, r0
 800b602:	2800      	cmp	r0, #0
 800b604:	d0a4      	beq.n	800b550 <_svfprintf_r+0x1990>
 800b606:	900d      	str	r0, [sp, #52]	; 0x34
 800b608:	e70c      	b.n	800b424 <_svfprintf_r+0x1864>
 800b60a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b60c:	07d8      	lsls	r0, r3, #31
 800b60e:	f57f adb7 	bpl.w	800b180 <_svfprintf_r+0x15c0>
 800b612:	e5b1      	b.n	800b178 <_svfprintf_r+0x15b8>
 800b614:	4638      	mov	r0, r7
 800b616:	4631      	mov	r1, r6
 800b618:	2200      	movs	r2, #0
 800b61a:	2300      	movs	r3, #0
 800b61c:	f7f5 fc82 	bl	8000f24 <__aeabi_dcmpeq>
 800b620:	2800      	cmp	r0, #0
 800b622:	f47f ad3f 	bne.w	800b0a4 <_svfprintf_r+0x14e4>
 800b626:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b628:	f1c3 0301 	rsb	r3, r3, #1
 800b62c:	9323      	str	r3, [sp, #140]	; 0x8c
 800b62e:	e53a      	b.n	800b0a6 <_svfprintf_r+0x14e6>
 800b630:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b632:	4c4a      	ldr	r4, [pc, #296]	; (800b75c <_svfprintf_r+0x1b9c>)
 800b634:	2b00      	cmp	r3, #0
 800b636:	bfb4      	ite	lt
 800b638:	222d      	movlt	r2, #45	; 0x2d
 800b63a:	f89d 2087 	ldrbge.w	r2, [sp, #135]	; 0x87
 800b63e:	4b48      	ldr	r3, [pc, #288]	; (800b760 <_svfprintf_r+0x1ba0>)
 800b640:	bfb8      	it	lt
 800b642:	f88d 2087 	strblt.w	r2, [sp, #135]	; 0x87
 800b646:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
 800b64a:	f7fe bc90 	b.w	8009f6e <_svfprintf_r+0x3ae>
 800b64e:	930a      	str	r3, [sp, #40]	; 0x28
 800b650:	e6b3      	b.n	800b3ba <_svfprintf_r+0x17fa>
 800b652:	9b08      	ldr	r3, [sp, #32]
 800b654:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800b658:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 800b65c:	930a      	str	r3, [sp, #40]	; 0x28
 800b65e:	e490      	b.n	800af82 <_svfprintf_r+0x13c2>
 800b660:	f1c3 0301 	rsb	r3, r3, #1
 800b664:	441a      	add	r2, r3
 800b666:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b66a:	9307      	str	r3, [sp, #28]
 800b66c:	2367      	movs	r3, #103	; 0x67
 800b66e:	920a      	str	r2, [sp, #40]	; 0x28
 800b670:	9310      	str	r3, [sp, #64]	; 0x40
 800b672:	e6af      	b.n	800b3d4 <_svfprintf_r+0x1814>
 800b674:	2367      	movs	r3, #103	; 0x67
 800b676:	9310      	str	r3, [sp, #64]	; 0x40
 800b678:	991a      	ldr	r1, [sp, #104]	; 0x68
 800b67a:	780b      	ldrb	r3, [r1, #0]
 800b67c:	2bff      	cmp	r3, #255	; 0xff
 800b67e:	d059      	beq.n	800b734 <_svfprintf_r+0x1b74>
 800b680:	2500      	movs	r5, #0
 800b682:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b684:	4628      	mov	r0, r5
 800b686:	e003      	b.n	800b690 <_svfprintf_r+0x1ad0>
 800b688:	3001      	adds	r0, #1
 800b68a:	3101      	adds	r1, #1
 800b68c:	2bff      	cmp	r3, #255	; 0xff
 800b68e:	d008      	beq.n	800b6a2 <_svfprintf_r+0x1ae2>
 800b690:	4293      	cmp	r3, r2
 800b692:	da06      	bge.n	800b6a2 <_svfprintf_r+0x1ae2>
 800b694:	1ad2      	subs	r2, r2, r3
 800b696:	784b      	ldrb	r3, [r1, #1]
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d1f5      	bne.n	800b688 <_svfprintf_r+0x1ac8>
 800b69c:	780b      	ldrb	r3, [r1, #0]
 800b69e:	3501      	adds	r5, #1
 800b6a0:	e7f4      	b.n	800b68c <_svfprintf_r+0x1acc>
 800b6a2:	9211      	str	r2, [sp, #68]	; 0x44
 800b6a4:	911a      	str	r1, [sp, #104]	; 0x68
 800b6a6:	9016      	str	r0, [sp, #88]	; 0x58
 800b6a8:	9512      	str	r5, [sp, #72]	; 0x48
 800b6aa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b6ac:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b6ae:	991d      	ldr	r1, [sp, #116]	; 0x74
 800b6b0:	4413      	add	r3, r2
 800b6b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b6b4:	fb01 2303 	mla	r3, r1, r3, r2
 800b6b8:	930a      	str	r3, [sp, #40]	; 0x28
 800b6ba:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800b6be:	9307      	str	r3, [sp, #28]
 800b6c0:	e56b      	b.n	800b19a <_svfprintf_r+0x15da>
 800b6c2:	f10d 029a 	add.w	r2, sp, #154	; 0x9a
 800b6c6:	e775      	b.n	800b5b4 <_svfprintf_r+0x19f4>
 800b6c8:	9b08      	ldr	r3, [sp, #32]
 800b6ca:	9307      	str	r3, [sp, #28]
 800b6cc:	930a      	str	r3, [sp, #40]	; 0x28
 800b6ce:	2373      	movs	r3, #115	; 0x73
 800b6d0:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800b6d4:	970e      	str	r7, [sp, #56]	; 0x38
 800b6d6:	9008      	str	r0, [sp, #32]
 800b6d8:	9012      	str	r0, [sp, #72]	; 0x48
 800b6da:	9016      	str	r0, [sp, #88]	; 0x58
 800b6dc:	9310      	str	r3, [sp, #64]	; 0x40
 800b6de:	f7fe bc53 	b.w	8009f88 <_svfprintf_r+0x3c8>
 800b6e2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b6e4:	18d5      	adds	r5, r2, r3
 800b6e6:	4429      	add	r1, r5
 800b6e8:	2366      	movs	r3, #102	; 0x66
 800b6ea:	910a      	str	r1, [sp, #40]	; 0x28
 800b6ec:	9310      	str	r3, [sp, #64]	; 0x40
 800b6ee:	e6ff      	b.n	800b4f0 <_svfprintf_r+0x1930>
 800b6f0:	9a08      	ldr	r2, [sp, #32]
 800b6f2:	4313      	orrs	r3, r2
 800b6f4:	d105      	bne.n	800b702 <_svfprintf_r+0x1b42>
 800b6f6:	2301      	movs	r3, #1
 800b6f8:	2266      	movs	r2, #102	; 0x66
 800b6fa:	9307      	str	r3, [sp, #28]
 800b6fc:	9210      	str	r2, [sp, #64]	; 0x40
 800b6fe:	930a      	str	r3, [sp, #40]	; 0x28
 800b700:	e668      	b.n	800b3d4 <_svfprintf_r+0x1814>
 800b702:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b704:	1c5d      	adds	r5, r3, #1
 800b706:	442a      	add	r2, r5
 800b708:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b70c:	9307      	str	r3, [sp, #28]
 800b70e:	2366      	movs	r3, #102	; 0x66
 800b710:	920a      	str	r2, [sp, #40]	; 0x28
 800b712:	9310      	str	r3, [sp, #64]	; 0x40
 800b714:	e65e      	b.n	800b3d4 <_svfprintf_r+0x1814>
 800b716:	2302      	movs	r3, #2
 800b718:	931b      	str	r3, [sp, #108]	; 0x6c
 800b71a:	e526      	b.n	800b16a <_svfprintf_r+0x15aa>
 800b71c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b71e:	f898 3001 	ldrb.w	r3, [r8, #1]
 800b722:	4688      	mov	r8, r1
 800b724:	f852 1b04 	ldr.w	r1, [r2], #4
 800b728:	920e      	str	r2, [sp, #56]	; 0x38
 800b72a:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
 800b72e:	9108      	str	r1, [sp, #32]
 800b730:	f7fe ba9f 	b.w	8009c72 <_svfprintf_r+0xb2>
 800b734:	2300      	movs	r3, #0
 800b736:	9312      	str	r3, [sp, #72]	; 0x48
 800b738:	9316      	str	r3, [sp, #88]	; 0x58
 800b73a:	e7b6      	b.n	800b6aa <_svfprintf_r+0x1aea>
 800b73c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b73e:	8993      	ldrh	r3, [r2, #12]
 800b740:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b744:	8193      	strh	r3, [r2, #12]
 800b746:	f7fe bea6 	b.w	800a496 <_svfprintf_r+0x8d6>
 800b74a:	230c      	movs	r3, #12
 800b74c:	f8ca 3000 	str.w	r3, [sl]
 800b750:	f04f 33ff 	mov.w	r3, #4294967295
 800b754:	9309      	str	r3, [sp, #36]	; 0x24
 800b756:	f7fe bb45 	b.w	8009de4 <_svfprintf_r+0x224>
 800b75a:	bf00      	nop
 800b75c:	0800ff58 	.word	0x0800ff58
 800b760:	0800ff5c 	.word	0x0800ff5c

0800b764 <stdio_exit_handler>:
 800b764:	4a02      	ldr	r2, [pc, #8]	; (800b770 <stdio_exit_handler+0xc>)
 800b766:	4903      	ldr	r1, [pc, #12]	; (800b774 <stdio_exit_handler+0x10>)
 800b768:	4803      	ldr	r0, [pc, #12]	; (800b778 <stdio_exit_handler+0x14>)
 800b76a:	f000 b8bb 	b.w	800b8e4 <_fwalk_sglue>
 800b76e:	bf00      	nop
 800b770:	24000534 	.word	0x24000534
 800b774:	0800d649 	.word	0x0800d649
 800b778:	24000000 	.word	0x24000000

0800b77c <cleanup_stdio>:
 800b77c:	4b0c      	ldr	r3, [pc, #48]	; (800b7b0 <cleanup_stdio+0x34>)
 800b77e:	6841      	ldr	r1, [r0, #4]
 800b780:	4299      	cmp	r1, r3
 800b782:	b510      	push	{r4, lr}
 800b784:	4604      	mov	r4, r0
 800b786:	d001      	beq.n	800b78c <cleanup_stdio+0x10>
 800b788:	f001 ff5e 	bl	800d648 <_fclose_r>
 800b78c:	68a1      	ldr	r1, [r4, #8]
 800b78e:	4b09      	ldr	r3, [pc, #36]	; (800b7b4 <cleanup_stdio+0x38>)
 800b790:	4299      	cmp	r1, r3
 800b792:	d002      	beq.n	800b79a <cleanup_stdio+0x1e>
 800b794:	4620      	mov	r0, r4
 800b796:	f001 ff57 	bl	800d648 <_fclose_r>
 800b79a:	68e1      	ldr	r1, [r4, #12]
 800b79c:	4b06      	ldr	r3, [pc, #24]	; (800b7b8 <cleanup_stdio+0x3c>)
 800b79e:	4299      	cmp	r1, r3
 800b7a0:	d004      	beq.n	800b7ac <cleanup_stdio+0x30>
 800b7a2:	4620      	mov	r0, r4
 800b7a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b7a8:	f001 bf4e 	b.w	800d648 <_fclose_r>
 800b7ac:	bd10      	pop	{r4, pc}
 800b7ae:	bf00      	nop
 800b7b0:	240019c8 	.word	0x240019c8
 800b7b4:	24001a30 	.word	0x24001a30
 800b7b8:	24001a98 	.word	0x24001a98

0800b7bc <global_stdio_init.part.0>:
 800b7bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b7c0:	4c2a      	ldr	r4, [pc, #168]	; (800b86c <global_stdio_init.part.0+0xb0>)
 800b7c2:	4b2b      	ldr	r3, [pc, #172]	; (800b870 <global_stdio_init.part.0+0xb4>)
 800b7c4:	482b      	ldr	r0, [pc, #172]	; (800b874 <global_stdio_init.part.0+0xb8>)
 800b7c6:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 800b878 <global_stdio_init.part.0+0xbc>
 800b7ca:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 800b87c <global_stdio_init.part.0+0xc0>
 800b7ce:	4f2c      	ldr	r7, [pc, #176]	; (800b880 <global_stdio_init.part.0+0xc4>)
 800b7d0:	6018      	str	r0, [r3, #0]
 800b7d2:	2500      	movs	r5, #0
 800b7d4:	2304      	movs	r3, #4
 800b7d6:	2208      	movs	r2, #8
 800b7d8:	4629      	mov	r1, r5
 800b7da:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b7de:	4e29      	ldr	r6, [pc, #164]	; (800b884 <global_stdio_init.part.0+0xc8>)
 800b7e0:	6665      	str	r5, [r4, #100]	; 0x64
 800b7e2:	e9c4 5302 	strd	r5, r3, [r4, #8]
 800b7e6:	e9c4 5500 	strd	r5, r5, [r4]
 800b7ea:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b7ee:	61a5      	str	r5, [r4, #24]
 800b7f0:	f7fd fe92 	bl	8009518 <memset>
 800b7f4:	4b24      	ldr	r3, [pc, #144]	; (800b888 <global_stdio_init.part.0+0xcc>)
 800b7f6:	6763      	str	r3, [r4, #116]	; 0x74
 800b7f8:	2208      	movs	r2, #8
 800b7fa:	4629      	mov	r1, r5
 800b7fc:	f104 00c4 	add.w	r0, r4, #196	; 0xc4
 800b800:	e9c4 4907 	strd	r4, r9, [r4, #28]
 800b804:	e9c4 8709 	strd	r8, r7, [r4, #36]	; 0x24
 800b808:	e9c4 551a 	strd	r5, r5, [r4, #104]	; 0x68
 800b80c:	e9c4 551e 	strd	r5, r5, [r4, #120]	; 0x78
 800b810:	f8c4 50cc 	str.w	r5, [r4, #204]	; 0xcc
 800b814:	6725      	str	r5, [r4, #112]	; 0x70
 800b816:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
 800b81a:	62e6      	str	r6, [r4, #44]	; 0x2c
 800b81c:	f7fd fe7c 	bl	8009518 <memset>
 800b820:	4b1a      	ldr	r3, [pc, #104]	; (800b88c <global_stdio_init.part.0+0xd0>)
 800b822:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 800b826:	4629      	mov	r1, r5
 800b828:	f104 0368 	add.w	r3, r4, #104	; 0x68
 800b82c:	2208      	movs	r2, #8
 800b82e:	f504 7096 	add.w	r0, r4, #300	; 0x12c
 800b832:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
 800b836:	e9c4 9822 	strd	r9, r8, [r4, #136]	; 0x88
 800b83a:	e9c4 7624 	strd	r7, r6, [r4, #144]	; 0x90
 800b83e:	e9c4 5534 	strd	r5, r5, [r4, #208]	; 0xd0
 800b842:	e9c4 5538 	strd	r5, r5, [r4, #224]	; 0xe0
 800b846:	f8c4 5134 	str.w	r5, [r4, #308]	; 0x134
 800b84a:	f8c4 50d8 	str.w	r5, [r4, #216]	; 0xd8
 800b84e:	f8c4 50e8 	str.w	r5, [r4, #232]	; 0xe8
 800b852:	f7fd fe61 	bl	8009518 <memset>
 800b856:	f104 03d0 	add.w	r3, r4, #208	; 0xd0
 800b85a:	e9c4 983c 	strd	r9, r8, [r4, #240]	; 0xf0
 800b85e:	e9c4 763e 	strd	r7, r6, [r4, #248]	; 0xf8
 800b862:	f8c4 30ec 	str.w	r3, [r4, #236]	; 0xec
 800b866:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b86a:	bf00      	nop
 800b86c:	240019c8 	.word	0x240019c8
 800b870:	24001b00 	.word	0x24001b00
 800b874:	0800b765 	.word	0x0800b765
 800b878:	0800b92d 	.word	0x0800b92d
 800b87c:	0800b951 	.word	0x0800b951
 800b880:	0800b991 	.word	0x0800b991
 800b884:	0800b9b1 	.word	0x0800b9b1
 800b888:	00010009 	.word	0x00010009
 800b88c:	00020012 	.word	0x00020012

0800b890 <__sinit>:
 800b890:	b510      	push	{r4, lr}
 800b892:	4604      	mov	r4, r0
 800b894:	480a      	ldr	r0, [pc, #40]	; (800b8c0 <__sinit+0x30>)
 800b896:	f000 f8cf 	bl	800ba38 <__retarget_lock_acquire_recursive>
 800b89a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b89c:	b923      	cbnz	r3, 800b8a8 <__sinit+0x18>
 800b89e:	4b09      	ldr	r3, [pc, #36]	; (800b8c4 <__sinit+0x34>)
 800b8a0:	4a09      	ldr	r2, [pc, #36]	; (800b8c8 <__sinit+0x38>)
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	6362      	str	r2, [r4, #52]	; 0x34
 800b8a6:	b123      	cbz	r3, 800b8b2 <__sinit+0x22>
 800b8a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b8ac:	4804      	ldr	r0, [pc, #16]	; (800b8c0 <__sinit+0x30>)
 800b8ae:	f000 b8c5 	b.w	800ba3c <__retarget_lock_release_recursive>
 800b8b2:	f7ff ff83 	bl	800b7bc <global_stdio_init.part.0>
 800b8b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b8ba:	4801      	ldr	r0, [pc, #4]	; (800b8c0 <__sinit+0x30>)
 800b8bc:	f000 b8be 	b.w	800ba3c <__retarget_lock_release_recursive>
 800b8c0:	24001b0c 	.word	0x24001b0c
 800b8c4:	24001b00 	.word	0x24001b00
 800b8c8:	0800b77d 	.word	0x0800b77d

0800b8cc <__sfp_lock_acquire>:
 800b8cc:	4801      	ldr	r0, [pc, #4]	; (800b8d4 <__sfp_lock_acquire+0x8>)
 800b8ce:	f000 b8b3 	b.w	800ba38 <__retarget_lock_acquire_recursive>
 800b8d2:	bf00      	nop
 800b8d4:	24001b0c 	.word	0x24001b0c

0800b8d8 <__sfp_lock_release>:
 800b8d8:	4801      	ldr	r0, [pc, #4]	; (800b8e0 <__sfp_lock_release+0x8>)
 800b8da:	f000 b8af 	b.w	800ba3c <__retarget_lock_release_recursive>
 800b8de:	bf00      	nop
 800b8e0:	24001b0c 	.word	0x24001b0c

0800b8e4 <_fwalk_sglue>:
 800b8e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b8e8:	4680      	mov	r8, r0
 800b8ea:	460f      	mov	r7, r1
 800b8ec:	4616      	mov	r6, r2
 800b8ee:	f04f 0900 	mov.w	r9, #0
 800b8f2:	e9d6 5401 	ldrd	r5, r4, [r6, #4]
 800b8f6:	3d01      	subs	r5, #1
 800b8f8:	d411      	bmi.n	800b91e <_fwalk_sglue+0x3a>
 800b8fa:	89a3      	ldrh	r3, [r4, #12]
 800b8fc:	2b01      	cmp	r3, #1
 800b8fe:	f105 35ff 	add.w	r5, r5, #4294967295
 800b902:	d908      	bls.n	800b916 <_fwalk_sglue+0x32>
 800b904:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 800b908:	3301      	adds	r3, #1
 800b90a:	4621      	mov	r1, r4
 800b90c:	d003      	beq.n	800b916 <_fwalk_sglue+0x32>
 800b90e:	4640      	mov	r0, r8
 800b910:	47b8      	blx	r7
 800b912:	ea49 0900 	orr.w	r9, r9, r0
 800b916:	1c6b      	adds	r3, r5, #1
 800b918:	f104 0468 	add.w	r4, r4, #104	; 0x68
 800b91c:	d1ed      	bne.n	800b8fa <_fwalk_sglue+0x16>
 800b91e:	6836      	ldr	r6, [r6, #0]
 800b920:	2e00      	cmp	r6, #0
 800b922:	d1e6      	bne.n	800b8f2 <_fwalk_sglue+0xe>
 800b924:	4648      	mov	r0, r9
 800b926:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b92a:	bf00      	nop

0800b92c <__sread>:
 800b92c:	b510      	push	{r4, lr}
 800b92e:	460c      	mov	r4, r1
 800b930:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b934:	f7fd fa04 	bl	8008d40 <_read_r>
 800b938:	2800      	cmp	r0, #0
 800b93a:	db03      	blt.n	800b944 <__sread+0x18>
 800b93c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800b93e:	4403      	add	r3, r0
 800b940:	6523      	str	r3, [r4, #80]	; 0x50
 800b942:	bd10      	pop	{r4, pc}
 800b944:	89a3      	ldrh	r3, [r4, #12]
 800b946:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b94a:	81a3      	strh	r3, [r4, #12]
 800b94c:	bd10      	pop	{r4, pc}
 800b94e:	bf00      	nop

0800b950 <__swrite>:
 800b950:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b954:	460c      	mov	r4, r1
 800b956:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
 800b95a:	461f      	mov	r7, r3
 800b95c:	05cb      	lsls	r3, r1, #23
 800b95e:	4605      	mov	r5, r0
 800b960:	4616      	mov	r6, r2
 800b962:	d40b      	bmi.n	800b97c <__swrite+0x2c>
 800b964:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 800b968:	81a1      	strh	r1, [r4, #12]
 800b96a:	463b      	mov	r3, r7
 800b96c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b970:	4632      	mov	r2, r6
 800b972:	4628      	mov	r0, r5
 800b974:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b978:	f7fd ba00 	b.w	8008d7c <_write_r>
 800b97c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b980:	2302      	movs	r3, #2
 800b982:	2200      	movs	r2, #0
 800b984:	f7fd f9ed 	bl	8008d62 <_lseek_r>
 800b988:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
 800b98c:	e7ea      	b.n	800b964 <__swrite+0x14>
 800b98e:	bf00      	nop

0800b990 <__sseek>:
 800b990:	b510      	push	{r4, lr}
 800b992:	460c      	mov	r4, r1
 800b994:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b998:	f7fd f9e3 	bl	8008d62 <_lseek_r>
 800b99c:	89a3      	ldrh	r3, [r4, #12]
 800b99e:	1c42      	adds	r2, r0, #1
 800b9a0:	bf0e      	itee	eq
 800b9a2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b9a6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b9aa:	6520      	strne	r0, [r4, #80]	; 0x50
 800b9ac:	81a3      	strh	r3, [r4, #12]
 800b9ae:	bd10      	pop	{r4, pc}

0800b9b0 <__sclose>:
 800b9b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b9b4:	f7fd b9ef 	b.w	8008d96 <_close_r>

0800b9b8 <strncpy>:
 800b9b8:	ea40 0301 	orr.w	r3, r0, r1
 800b9bc:	079b      	lsls	r3, r3, #30
 800b9be:	b530      	push	{r4, r5, lr}
 800b9c0:	d101      	bne.n	800b9c6 <strncpy+0xe>
 800b9c2:	2a03      	cmp	r2, #3
 800b9c4:	d80f      	bhi.n	800b9e6 <strncpy+0x2e>
 800b9c6:	4684      	mov	ip, r0
 800b9c8:	f101 3eff 	add.w	lr, r1, #4294967295
 800b9cc:	e007      	b.n	800b9de <strncpy+0x26>
 800b9ce:	f81e 1f01 	ldrb.w	r1, [lr, #1]!
 800b9d2:	f803 1b01 	strb.w	r1, [r3], #1
 800b9d6:	1e54      	subs	r4, r2, #1
 800b9d8:	b1c1      	cbz	r1, 800ba0c <strncpy+0x54>
 800b9da:	469c      	mov	ip, r3
 800b9dc:	4622      	mov	r2, r4
 800b9de:	4663      	mov	r3, ip
 800b9e0:	2a00      	cmp	r2, #0
 800b9e2:	d1f4      	bne.n	800b9ce <strncpy+0x16>
 800b9e4:	bd30      	pop	{r4, r5, pc}
 800b9e6:	460b      	mov	r3, r1
 800b9e8:	4684      	mov	ip, r0
 800b9ea:	4619      	mov	r1, r3
 800b9ec:	f853 5b04 	ldr.w	r5, [r3], #4
 800b9f0:	f1a5 3401 	sub.w	r4, r5, #16843009	; 0x1010101
 800b9f4:	ea24 0405 	bic.w	r4, r4, r5
 800b9f8:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 800b9fc:	d1e4      	bne.n	800b9c8 <strncpy+0x10>
 800b9fe:	3a04      	subs	r2, #4
 800ba00:	2a03      	cmp	r2, #3
 800ba02:	f84c 5b04 	str.w	r5, [ip], #4
 800ba06:	4619      	mov	r1, r3
 800ba08:	d8ef      	bhi.n	800b9ea <strncpy+0x32>
 800ba0a:	e7dd      	b.n	800b9c8 <strncpy+0x10>
 800ba0c:	4494      	add	ip, r2
 800ba0e:	2c00      	cmp	r4, #0
 800ba10:	d0e8      	beq.n	800b9e4 <strncpy+0x2c>
 800ba12:	f803 1b01 	strb.w	r1, [r3], #1
 800ba16:	4563      	cmp	r3, ip
 800ba18:	d1fb      	bne.n	800ba12 <strncpy+0x5a>
 800ba1a:	bd30      	pop	{r4, r5, pc}

0800ba1c <__locale_mb_cur_max>:
 800ba1c:	4b01      	ldr	r3, [pc, #4]	; (800ba24 <__locale_mb_cur_max+0x8>)
 800ba1e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800ba22:	4770      	bx	lr
 800ba24:	24000540 	.word	0x24000540

0800ba28 <_localeconv_r>:
 800ba28:	4800      	ldr	r0, [pc, #0]	; (800ba2c <_localeconv_r+0x4>)
 800ba2a:	4770      	bx	lr
 800ba2c:	24000630 	.word	0x24000630

0800ba30 <__retarget_lock_init_recursive>:
 800ba30:	4770      	bx	lr
 800ba32:	bf00      	nop

0800ba34 <__retarget_lock_close_recursive>:
 800ba34:	4770      	bx	lr
 800ba36:	bf00      	nop

0800ba38 <__retarget_lock_acquire_recursive>:
 800ba38:	4770      	bx	lr
 800ba3a:	bf00      	nop

0800ba3c <__retarget_lock_release_recursive>:
 800ba3c:	4770      	bx	lr
 800ba3e:	bf00      	nop

0800ba40 <frexp>:
 800ba40:	f8df c060 	ldr.w	ip, [pc, #96]	; 800baa4 <frexp+0x64>
 800ba44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba46:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ba4a:	2700      	movs	r7, #0
 800ba4c:	4563      	cmp	r3, ip
 800ba4e:	4604      	mov	r4, r0
 800ba50:	460d      	mov	r5, r1
 800ba52:	4616      	mov	r6, r2
 800ba54:	6017      	str	r7, [r2, #0]
 800ba56:	dc22      	bgt.n	800ba9e <frexp+0x5e>
 800ba58:	4684      	mov	ip, r0
 800ba5a:	ea53 0c0c 	orrs.w	ip, r3, ip
 800ba5e:	d01e      	beq.n	800ba9e <frexp+0x5e>
 800ba60:	f8df c044 	ldr.w	ip, [pc, #68]	; 800baa8 <frexp+0x68>
 800ba64:	ea01 0c0c 	and.w	ip, r1, ip
 800ba68:	460a      	mov	r2, r1
 800ba6a:	f1bc 0f00 	cmp.w	ip, #0
 800ba6e:	d109      	bne.n	800ba84 <frexp+0x44>
 800ba70:	4b0e      	ldr	r3, [pc, #56]	; (800baac <frexp+0x6c>)
 800ba72:	2200      	movs	r2, #0
 800ba74:	f7f4 ffee 	bl	8000a54 <__aeabi_dmul>
 800ba78:	f06f 0735 	mvn.w	r7, #53	; 0x35
 800ba7c:	4604      	mov	r4, r0
 800ba7e:	460a      	mov	r2, r1
 800ba80:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ba84:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800ba88:	151b      	asrs	r3, r3, #20
 800ba8a:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 800ba8e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800ba92:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800ba96:	443b      	add	r3, r7
 800ba98:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800ba9c:	6033      	str	r3, [r6, #0]
 800ba9e:	4620      	mov	r0, r4
 800baa0:	4629      	mov	r1, r5
 800baa2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800baa4:	7fefffff 	.word	0x7fefffff
 800baa8:	7ff00000 	.word	0x7ff00000
 800baac:	43500000 	.word	0x43500000

0800bab0 <quorem>:
 800bab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bab4:	6903      	ldr	r3, [r0, #16]
 800bab6:	690c      	ldr	r4, [r1, #16]
 800bab8:	42a3      	cmp	r3, r4
 800baba:	b083      	sub	sp, #12
 800babc:	f2c0 8088 	blt.w	800bbd0 <quorem+0x120>
 800bac0:	3c01      	subs	r4, #1
 800bac2:	f101 0514 	add.w	r5, r1, #20
 800bac6:	00a3      	lsls	r3, r4, #2
 800bac8:	f100 0814 	add.w	r8, r0, #20
 800bacc:	9300      	str	r3, [sp, #0]
 800bace:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800bad2:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
 800bad6:	3301      	adds	r3, #1
 800bad8:	468a      	mov	sl, r1
 800bada:	429a      	cmp	r2, r3
 800badc:	eb08 0184 	add.w	r1, r8, r4, lsl #2
 800bae0:	4681      	mov	r9, r0
 800bae2:	eb05 0784 	add.w	r7, r5, r4, lsl #2
 800bae6:	9101      	str	r1, [sp, #4]
 800bae8:	fbb2 f6f3 	udiv	r6, r2, r3
 800baec:	d33a      	bcc.n	800bb64 <quorem+0xb4>
 800baee:	f04f 0c00 	mov.w	ip, #0
 800baf2:	46ae      	mov	lr, r5
 800baf4:	4640      	mov	r0, r8
 800baf6:	4662      	mov	r2, ip
 800baf8:	4663      	mov	r3, ip
 800bafa:	f85e bb04 	ldr.w	fp, [lr], #4
 800bafe:	6801      	ldr	r1, [r0, #0]
 800bb00:	fa1f fc8b 	uxth.w	ip, fp
 800bb04:	fb06 330c 	mla	r3, r6, ip, r3
 800bb08:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800bb0c:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
 800bb10:	fb06 cc0b 	mla	ip, r6, fp, ip
 800bb14:	b29b      	uxth	r3, r3
 800bb16:	1ad3      	subs	r3, r2, r3
 800bb18:	fa1f f28c 	uxth.w	r2, ip
 800bb1c:	fa13 f381 	uxtah	r3, r3, r1
 800bb20:	ebc2 4211 	rsb	r2, r2, r1, lsr #16
 800bb24:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bb28:	b29b      	uxth	r3, r3
 800bb2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bb2e:	4577      	cmp	r7, lr
 800bb30:	f840 3b04 	str.w	r3, [r0], #4
 800bb34:	ea4f 4222 	mov.w	r2, r2, asr #16
 800bb38:	ea4f 431c 	mov.w	r3, ip, lsr #16
 800bb3c:	d2dd      	bcs.n	800bafa <quorem+0x4a>
 800bb3e:	9b00      	ldr	r3, [sp, #0]
 800bb40:	f858 3003 	ldr.w	r3, [r8, r3]
 800bb44:	b973      	cbnz	r3, 800bb64 <quorem+0xb4>
 800bb46:	9b01      	ldr	r3, [sp, #4]
 800bb48:	3b04      	subs	r3, #4
 800bb4a:	4598      	cmp	r8, r3
 800bb4c:	d304      	bcc.n	800bb58 <quorem+0xa8>
 800bb4e:	e007      	b.n	800bb60 <quorem+0xb0>
 800bb50:	4598      	cmp	r8, r3
 800bb52:	f104 34ff 	add.w	r4, r4, #4294967295
 800bb56:	d203      	bcs.n	800bb60 <quorem+0xb0>
 800bb58:	f853 2904 	ldr.w	r2, [r3], #-4
 800bb5c:	2a00      	cmp	r2, #0
 800bb5e:	d0f7      	beq.n	800bb50 <quorem+0xa0>
 800bb60:	f8c9 4010 	str.w	r4, [r9, #16]
 800bb64:	4651      	mov	r1, sl
 800bb66:	4648      	mov	r0, r9
 800bb68:	f001 fb82 	bl	800d270 <__mcmp>
 800bb6c:	2800      	cmp	r0, #0
 800bb6e:	db2b      	blt.n	800bbc8 <quorem+0x118>
 800bb70:	3601      	adds	r6, #1
 800bb72:	4641      	mov	r1, r8
 800bb74:	2300      	movs	r3, #0
 800bb76:	f855 0b04 	ldr.w	r0, [r5], #4
 800bb7a:	f8d1 c000 	ldr.w	ip, [r1]
 800bb7e:	b282      	uxth	r2, r0
 800bb80:	1a9a      	subs	r2, r3, r2
 800bb82:	0c03      	lsrs	r3, r0, #16
 800bb84:	fa12 f28c 	uxtah	r2, r2, ip
 800bb88:	ebc3 431c 	rsb	r3, r3, ip, lsr #16
 800bb8c:	eb03 4322 	add.w	r3, r3, r2, asr #16
 800bb90:	b292      	uxth	r2, r2
 800bb92:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800bb96:	42af      	cmp	r7, r5
 800bb98:	f841 2b04 	str.w	r2, [r1], #4
 800bb9c:	ea4f 4323 	mov.w	r3, r3, asr #16
 800bba0:	d2e9      	bcs.n	800bb76 <quorem+0xc6>
 800bba2:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
 800bba6:	eb08 0384 	add.w	r3, r8, r4, lsl #2
 800bbaa:	b96a      	cbnz	r2, 800bbc8 <quorem+0x118>
 800bbac:	3b04      	subs	r3, #4
 800bbae:	4598      	cmp	r8, r3
 800bbb0:	d304      	bcc.n	800bbbc <quorem+0x10c>
 800bbb2:	e007      	b.n	800bbc4 <quorem+0x114>
 800bbb4:	4598      	cmp	r8, r3
 800bbb6:	f104 34ff 	add.w	r4, r4, #4294967295
 800bbba:	d203      	bcs.n	800bbc4 <quorem+0x114>
 800bbbc:	f853 2904 	ldr.w	r2, [r3], #-4
 800bbc0:	2a00      	cmp	r2, #0
 800bbc2:	d0f7      	beq.n	800bbb4 <quorem+0x104>
 800bbc4:	f8c9 4010 	str.w	r4, [r9, #16]
 800bbc8:	4630      	mov	r0, r6
 800bbca:	b003      	add	sp, #12
 800bbcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbd0:	2000      	movs	r0, #0
 800bbd2:	b003      	add	sp, #12
 800bbd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bbd8 <_dtoa_r>:
 800bbd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbdc:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800bbde:	b099      	sub	sp, #100	; 0x64
 800bbe0:	4690      	mov	r8, r2
 800bbe2:	4699      	mov	r9, r3
 800bbe4:	e9cd 8904 	strd	r8, r9, [sp, #16]
 800bbe8:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800bbea:	4604      	mov	r4, r0
 800bbec:	b141      	cbz	r1, 800bc00 <_dtoa_r+0x28>
 800bbee:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800bbf0:	604a      	str	r2, [r1, #4]
 800bbf2:	2301      	movs	r3, #1
 800bbf4:	4093      	lsls	r3, r2
 800bbf6:	608b      	str	r3, [r1, #8]
 800bbf8:	f001 f8dc 	bl	800cdb4 <_Bfree>
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	63a3      	str	r3, [r4, #56]	; 0x38
 800bc00:	f1b9 0a00 	subs.w	sl, r9, #0
 800bc04:	bfb4      	ite	lt
 800bc06:	2301      	movlt	r3, #1
 800bc08:	2300      	movge	r3, #0
 800bc0a:	602b      	str	r3, [r5, #0]
 800bc0c:	4b76      	ldr	r3, [pc, #472]	; (800bde8 <_dtoa_r+0x210>)
 800bc0e:	bfbc      	itt	lt
 800bc10:	f02a 4a00 	biclt.w	sl, sl, #2147483648	; 0x80000000
 800bc14:	f8cd a014 	strlt.w	sl, [sp, #20]
 800bc18:	ea33 030a 	bics.w	r3, r3, sl
 800bc1c:	f000 80ab 	beq.w	800bd76 <_dtoa_r+0x19e>
 800bc20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bc24:	4610      	mov	r0, r2
 800bc26:	4619      	mov	r1, r3
 800bc28:	2200      	movs	r2, #0
 800bc2a:	2300      	movs	r3, #0
 800bc2c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800bc30:	f7f5 f978 	bl	8000f24 <__aeabi_dcmpeq>
 800bc34:	4607      	mov	r7, r0
 800bc36:	b178      	cbz	r0, 800bc58 <_dtoa_r+0x80>
 800bc38:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800bc3a:	2301      	movs	r3, #1
 800bc3c:	6013      	str	r3, [r2, #0]
 800bc3e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	f000 83ae 	beq.w	800c3a2 <_dtoa_r+0x7ca>
 800bc46:	4b69      	ldr	r3, [pc, #420]	; (800bdec <_dtoa_r+0x214>)
 800bc48:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800bc4a:	6013      	str	r3, [r2, #0]
 800bc4c:	3b01      	subs	r3, #1
 800bc4e:	9303      	str	r3, [sp, #12]
 800bc50:	9803      	ldr	r0, [sp, #12]
 800bc52:	b019      	add	sp, #100	; 0x64
 800bc54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc58:	ab16      	add	r3, sp, #88	; 0x58
 800bc5a:	9301      	str	r3, [sp, #4]
 800bc5c:	ab17      	add	r3, sp, #92	; 0x5c
 800bc5e:	9300      	str	r3, [sp, #0]
 800bc60:	4620      	mov	r0, r4
 800bc62:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800bc66:	f001 fbcd 	bl	800d404 <__d2b>
 800bc6a:	ea5f 561a 	movs.w	r6, sl, lsr #20
 800bc6e:	4605      	mov	r5, r0
 800bc70:	f040 8097 	bne.w	800bda2 <_dtoa_r+0x1ca>
 800bc74:	e9dd 7616 	ldrd	r7, r6, [sp, #88]	; 0x58
 800bc78:	443e      	add	r6, r7
 800bc7a:	f206 4332 	addw	r3, r6, #1074	; 0x432
 800bc7e:	2b20      	cmp	r3, #32
 800bc80:	f340 83a6 	ble.w	800c3d0 <_dtoa_r+0x7f8>
 800bc84:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800bc88:	fa0a fa03 	lsl.w	sl, sl, r3
 800bc8c:	f206 4312 	addw	r3, r6, #1042	; 0x412
 800bc90:	fa28 f003 	lsr.w	r0, r8, r3
 800bc94:	ea4a 0000 	orr.w	r0, sl, r0
 800bc98:	f7f4 fe62 	bl	8000960 <__aeabi_ui2d>
 800bc9c:	2301      	movs	r3, #1
 800bc9e:	3e01      	subs	r6, #1
 800bca0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800bca4:	930f      	str	r3, [sp, #60]	; 0x3c
 800bca6:	4b52      	ldr	r3, [pc, #328]	; (800bdf0 <_dtoa_r+0x218>)
 800bca8:	2200      	movs	r2, #0
 800bcaa:	f7f4 fd1b 	bl	80006e4 <__aeabi_dsub>
 800bcae:	a348      	add	r3, pc, #288	; (adr r3, 800bdd0 <_dtoa_r+0x1f8>)
 800bcb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcb4:	f7f4 fece 	bl	8000a54 <__aeabi_dmul>
 800bcb8:	a347      	add	r3, pc, #284	; (adr r3, 800bdd8 <_dtoa_r+0x200>)
 800bcba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcbe:	f7f4 fd13 	bl	80006e8 <__adddf3>
 800bcc2:	4680      	mov	r8, r0
 800bcc4:	4630      	mov	r0, r6
 800bcc6:	4689      	mov	r9, r1
 800bcc8:	f7f4 fe5a 	bl	8000980 <__aeabi_i2d>
 800bccc:	a344      	add	r3, pc, #272	; (adr r3, 800bde0 <_dtoa_r+0x208>)
 800bcce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcd2:	f7f4 febf 	bl	8000a54 <__aeabi_dmul>
 800bcd6:	4602      	mov	r2, r0
 800bcd8:	460b      	mov	r3, r1
 800bcda:	4640      	mov	r0, r8
 800bcdc:	4649      	mov	r1, r9
 800bcde:	f7f4 fd03 	bl	80006e8 <__adddf3>
 800bce2:	4680      	mov	r8, r0
 800bce4:	4689      	mov	r9, r1
 800bce6:	f7f5 f965 	bl	8000fb4 <__aeabi_d2iz>
 800bcea:	2200      	movs	r2, #0
 800bcec:	4683      	mov	fp, r0
 800bcee:	2300      	movs	r3, #0
 800bcf0:	4640      	mov	r0, r8
 800bcf2:	4649      	mov	r1, r9
 800bcf4:	f7f5 f920 	bl	8000f38 <__aeabi_dcmplt>
 800bcf8:	2800      	cmp	r0, #0
 800bcfa:	f040 8345 	bne.w	800c388 <_dtoa_r+0x7b0>
 800bcfe:	f1bb 0f16 	cmp.w	fp, #22
 800bd02:	f200 8334 	bhi.w	800c36e <_dtoa_r+0x796>
 800bd06:	4b3b      	ldr	r3, [pc, #236]	; (800bdf4 <_dtoa_r+0x21c>)
 800bd08:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800bd0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd10:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800bd14:	f7f5 f910 	bl	8000f38 <__aeabi_dcmplt>
 800bd18:	2800      	cmp	r0, #0
 800bd1a:	d071      	beq.n	800be00 <_dtoa_r+0x228>
 800bd1c:	2300      	movs	r3, #0
 800bd1e:	1bbf      	subs	r7, r7, r6
 800bd20:	930e      	str	r3, [sp, #56]	; 0x38
 800bd22:	1e7b      	subs	r3, r7, #1
 800bd24:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bd28:	9306      	str	r3, [sp, #24]
 800bd2a:	f100 8327 	bmi.w	800c37c <_dtoa_r+0x7a4>
 800bd2e:	2300      	movs	r3, #0
 800bd30:	9309      	str	r3, [sp, #36]	; 0x24
 800bd32:	f1bb 0f00 	cmp.w	fp, #0
 800bd36:	da6a      	bge.n	800be0e <_dtoa_r+0x236>
 800bd38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd3a:	f8cd b01c 	str.w	fp, [sp, #28]
 800bd3e:	eba3 030b 	sub.w	r3, r3, fp
 800bd42:	9309      	str	r3, [sp, #36]	; 0x24
 800bd44:	f1cb 0300 	rsb	r3, fp, #0
 800bd48:	930d      	str	r3, [sp, #52]	; 0x34
 800bd4a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bd4c:	2b09      	cmp	r3, #9
 800bd4e:	f04f 0b00 	mov.w	fp, #0
 800bd52:	d865      	bhi.n	800be20 <_dtoa_r+0x248>
 800bd54:	2b05      	cmp	r3, #5
 800bd56:	f340 8339 	ble.w	800c3cc <_dtoa_r+0x7f4>
 800bd5a:	3b04      	subs	r3, #4
 800bd5c:	9322      	str	r3, [sp, #136]	; 0x88
 800bd5e:	2600      	movs	r6, #0
 800bd60:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bd62:	3b02      	subs	r3, #2
 800bd64:	2b03      	cmp	r3, #3
 800bd66:	f200 8667 	bhi.w	800ca38 <_dtoa_r+0xe60>
 800bd6a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800bd6e:	044e      	.short	0x044e
 800bd70:	0442044b 	.word	0x0442044b
 800bd74:	0425      	.short	0x0425
 800bd76:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800bd78:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800bd7c:	f242 730f 	movw	r3, #9999	; 0x270f
 800bd80:	ea5a 0a08 	orrs.w	sl, sl, r8
 800bd84:	6013      	str	r3, [r2, #0]
 800bd86:	d11a      	bne.n	800bdbe <_dtoa_r+0x1e6>
 800bd88:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	f000 8663 	beq.w	800ca56 <_dtoa_r+0xe7e>
 800bd90:	4b19      	ldr	r3, [pc, #100]	; (800bdf8 <_dtoa_r+0x220>)
 800bd92:	9303      	str	r3, [sp, #12]
 800bd94:	3308      	adds	r3, #8
 800bd96:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800bd98:	9803      	ldr	r0, [sp, #12]
 800bd9a:	6013      	str	r3, [r2, #0]
 800bd9c:	b019      	add	sp, #100	; 0x64
 800bd9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bda2:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800bda6:	f3c2 0313 	ubfx	r3, r2, #0, #20
 800bdaa:	4608      	mov	r0, r1
 800bdac:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800bdb0:	970f      	str	r7, [sp, #60]	; 0x3c
 800bdb2:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 800bdb6:	9f16      	ldr	r7, [sp, #88]	; 0x58
 800bdb8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800bdbc:	e773      	b.n	800bca6 <_dtoa_r+0xce>
 800bdbe:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	f040 83db 	bne.w	800c57c <_dtoa_r+0x9a4>
 800bdc6:	4b0d      	ldr	r3, [pc, #52]	; (800bdfc <_dtoa_r+0x224>)
 800bdc8:	9303      	str	r3, [sp, #12]
 800bdca:	e741      	b.n	800bc50 <_dtoa_r+0x78>
 800bdcc:	f3af 8000 	nop.w
 800bdd0:	636f4361 	.word	0x636f4361
 800bdd4:	3fd287a7 	.word	0x3fd287a7
 800bdd8:	8b60c8b3 	.word	0x8b60c8b3
 800bddc:	3fc68a28 	.word	0x3fc68a28
 800bde0:	509f79fb 	.word	0x509f79fb
 800bde4:	3fd34413 	.word	0x3fd34413
 800bde8:	7ff00000 	.word	0x7ff00000
 800bdec:	0800ff91 	.word	0x0800ff91
 800bdf0:	3ff80000 	.word	0x3ff80000
 800bdf4:	08010100 	.word	0x08010100
 800bdf8:	0800fffc 	.word	0x0800fffc
 800bdfc:	08010008 	.word	0x08010008
 800be00:	1bbf      	subs	r7, r7, r6
 800be02:	1e7b      	subs	r3, r7, #1
 800be04:	9306      	str	r3, [sp, #24]
 800be06:	f100 847e 	bmi.w	800c706 <_dtoa_r+0xb2e>
 800be0a:	900e      	str	r0, [sp, #56]	; 0x38
 800be0c:	9009      	str	r0, [sp, #36]	; 0x24
 800be0e:	9b06      	ldr	r3, [sp, #24]
 800be10:	445b      	add	r3, fp
 800be12:	e9cd 3b06 	strd	r3, fp, [sp, #24]
 800be16:	2300      	movs	r3, #0
 800be18:	930d      	str	r3, [sp, #52]	; 0x34
 800be1a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800be1c:	2b09      	cmp	r3, #9
 800be1e:	d999      	bls.n	800bd54 <_dtoa_r+0x17c>
 800be20:	2300      	movs	r3, #0
 800be22:	e9cd 3322 	strd	r3, r3, [sp, #136]	; 0x88
 800be26:	2601      	movs	r6, #1
 800be28:	f04f 33ff 	mov.w	r3, #4294967295
 800be2c:	960c      	str	r6, [sp, #48]	; 0x30
 800be2e:	9308      	str	r3, [sp, #32]
 800be30:	9b08      	ldr	r3, [sp, #32]
 800be32:	9312      	str	r3, [sp, #72]	; 0x48
 800be34:	2100      	movs	r1, #0
 800be36:	63e1      	str	r1, [r4, #60]	; 0x3c
 800be38:	4620      	mov	r0, r4
 800be3a:	f000 ff95 	bl	800cd68 <_Balloc>
 800be3e:	9003      	str	r0, [sp, #12]
 800be40:	2800      	cmp	r0, #0
 800be42:	f000 8601 	beq.w	800ca48 <_dtoa_r+0xe70>
 800be46:	9b03      	ldr	r3, [sp, #12]
 800be48:	63a3      	str	r3, [r4, #56]	; 0x38
 800be4a:	9b08      	ldr	r3, [sp, #32]
 800be4c:	2b0e      	cmp	r3, #14
 800be4e:	f200 8113 	bhi.w	800c078 <_dtoa_r+0x4a0>
 800be52:	2e00      	cmp	r6, #0
 800be54:	f000 8110 	beq.w	800c078 <_dtoa_r+0x4a0>
 800be58:	9907      	ldr	r1, [sp, #28]
 800be5a:	2900      	cmp	r1, #0
 800be5c:	f340 8455 	ble.w	800c70a <_dtoa_r+0xb32>
 800be60:	4bae      	ldr	r3, [pc, #696]	; (800c11c <_dtoa_r+0x544>)
 800be62:	f001 020f 	and.w	r2, r1, #15
 800be66:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800be6a:	ea4f 1821 	mov.w	r8, r1, asr #4
 800be6e:	05c9      	lsls	r1, r1, #23
 800be70:	e9d3 6700 	ldrd	r6, r7, [r3]
 800be74:	f140 8411 	bpl.w	800c69a <_dtoa_r+0xac2>
 800be78:	4ba9      	ldr	r3, [pc, #676]	; (800c120 <_dtoa_r+0x548>)
 800be7a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800be7e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800be82:	f7f4 ff11 	bl	8000ca8 <__aeabi_ddiv>
 800be86:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800be8a:	f008 080f 	and.w	r8, r8, #15
 800be8e:	f04f 0a03 	mov.w	sl, #3
 800be92:	f1b8 0f00 	cmp.w	r8, #0
 800be96:	d013      	beq.n	800bec0 <_dtoa_r+0x2e8>
 800be98:	f8df 9284 	ldr.w	r9, [pc, #644]	; 800c120 <_dtoa_r+0x548>
 800be9c:	f018 0f01 	tst.w	r8, #1
 800bea0:	d009      	beq.n	800beb6 <_dtoa_r+0x2de>
 800bea2:	4630      	mov	r0, r6
 800bea4:	4639      	mov	r1, r7
 800bea6:	e9d9 2300 	ldrd	r2, r3, [r9]
 800beaa:	f7f4 fdd3 	bl	8000a54 <__aeabi_dmul>
 800beae:	f10a 0a01 	add.w	sl, sl, #1
 800beb2:	4606      	mov	r6, r0
 800beb4:	460f      	mov	r7, r1
 800beb6:	ea5f 0868 	movs.w	r8, r8, asr #1
 800beba:	f109 0908 	add.w	r9, r9, #8
 800bebe:	d1ed      	bne.n	800be9c <_dtoa_r+0x2c4>
 800bec0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800bec4:	4632      	mov	r2, r6
 800bec6:	463b      	mov	r3, r7
 800bec8:	f7f4 feee 	bl	8000ca8 <__aeabi_ddiv>
 800becc:	4680      	mov	r8, r0
 800bece:	4689      	mov	r9, r1
 800bed0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bed2:	b143      	cbz	r3, 800bee6 <_dtoa_r+0x30e>
 800bed4:	4b93      	ldr	r3, [pc, #588]	; (800c124 <_dtoa_r+0x54c>)
 800bed6:	2200      	movs	r2, #0
 800bed8:	4640      	mov	r0, r8
 800beda:	4649      	mov	r1, r9
 800bedc:	f7f5 f82c 	bl	8000f38 <__aeabi_dcmplt>
 800bee0:	2800      	cmp	r0, #0
 800bee2:	f040 852a 	bne.w	800c93a <_dtoa_r+0xd62>
 800bee6:	4650      	mov	r0, sl
 800bee8:	f7f4 fd4a 	bl	8000980 <__aeabi_i2d>
 800beec:	4642      	mov	r2, r8
 800beee:	464b      	mov	r3, r9
 800bef0:	f7f4 fdb0 	bl	8000a54 <__aeabi_dmul>
 800bef4:	4b8c      	ldr	r3, [pc, #560]	; (800c128 <_dtoa_r+0x550>)
 800bef6:	2200      	movs	r2, #0
 800bef8:	f7f4 fbf6 	bl	80006e8 <__adddf3>
 800befc:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800bf00:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800bf04:	9311      	str	r3, [sp, #68]	; 0x44
 800bf06:	9b08      	ldr	r3, [sp, #32]
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	f000 8099 	beq.w	800c040 <_dtoa_r+0x468>
 800bf0e:	9b07      	ldr	r3, [sp, #28]
 800bf10:	9314      	str	r3, [sp, #80]	; 0x50
 800bf12:	9b08      	ldr	r3, [sp, #32]
 800bf14:	9313      	str	r3, [sp, #76]	; 0x4c
 800bf16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	f000 84a5 	beq.w	800c868 <_dtoa_r+0xc90>
 800bf1e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800bf20:	4b7e      	ldr	r3, [pc, #504]	; (800c11c <_dtoa_r+0x544>)
 800bf22:	4982      	ldr	r1, [pc, #520]	; (800c12c <_dtoa_r+0x554>)
 800bf24:	9e03      	ldr	r6, [sp, #12]
 800bf26:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bf2a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bf2e:	2000      	movs	r0, #0
 800bf30:	f7f4 feba 	bl	8000ca8 <__aeabi_ddiv>
 800bf34:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800bf38:	f7f4 fbd4 	bl	80006e4 <__aeabi_dsub>
 800bf3c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800bf40:	4649      	mov	r1, r9
 800bf42:	4640      	mov	r0, r8
 800bf44:	f7f5 f836 	bl	8000fb4 <__aeabi_d2iz>
 800bf48:	4607      	mov	r7, r0
 800bf4a:	f7f4 fd19 	bl	8000980 <__aeabi_i2d>
 800bf4e:	4602      	mov	r2, r0
 800bf50:	460b      	mov	r3, r1
 800bf52:	4640      	mov	r0, r8
 800bf54:	4649      	mov	r1, r9
 800bf56:	f7f4 fbc5 	bl	80006e4 <__aeabi_dsub>
 800bf5a:	3730      	adds	r7, #48	; 0x30
 800bf5c:	4680      	mov	r8, r0
 800bf5e:	4689      	mov	r9, r1
 800bf60:	4602      	mov	r2, r0
 800bf62:	460b      	mov	r3, r1
 800bf64:	f806 7b01 	strb.w	r7, [r6], #1
 800bf68:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800bf6c:	f7f5 f802 	bl	8000f74 <__aeabi_dcmpgt>
 800bf70:	2800      	cmp	r0, #0
 800bf72:	f040 8527 	bne.w	800c9c4 <_dtoa_r+0xdec>
 800bf76:	f8cd b054 	str.w	fp, [sp, #84]	; 0x54
 800bf7a:	2700      	movs	r7, #0
 800bf7c:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
 800bf80:	9510      	str	r5, [sp, #64]	; 0x40
 800bf82:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800bf84:	9413      	str	r4, [sp, #76]	; 0x4c
 800bf86:	e02a      	b.n	800bfde <_dtoa_r+0x406>
 800bf88:	3701      	adds	r7, #1
 800bf8a:	42af      	cmp	r7, r5
 800bf8c:	f280 852a 	bge.w	800c9e4 <_dtoa_r+0xe0c>
 800bf90:	4b67      	ldr	r3, [pc, #412]	; (800c130 <_dtoa_r+0x558>)
 800bf92:	4650      	mov	r0, sl
 800bf94:	4659      	mov	r1, fp
 800bf96:	2200      	movs	r2, #0
 800bf98:	f7f4 fd5c 	bl	8000a54 <__aeabi_dmul>
 800bf9c:	4b64      	ldr	r3, [pc, #400]	; (800c130 <_dtoa_r+0x558>)
 800bf9e:	2200      	movs	r2, #0
 800bfa0:	4682      	mov	sl, r0
 800bfa2:	468b      	mov	fp, r1
 800bfa4:	4640      	mov	r0, r8
 800bfa6:	4649      	mov	r1, r9
 800bfa8:	f7f4 fd54 	bl	8000a54 <__aeabi_dmul>
 800bfac:	4689      	mov	r9, r1
 800bfae:	4680      	mov	r8, r0
 800bfb0:	f7f5 f800 	bl	8000fb4 <__aeabi_d2iz>
 800bfb4:	4604      	mov	r4, r0
 800bfb6:	f7f4 fce3 	bl	8000980 <__aeabi_i2d>
 800bfba:	4602      	mov	r2, r0
 800bfbc:	460b      	mov	r3, r1
 800bfbe:	4640      	mov	r0, r8
 800bfc0:	4649      	mov	r1, r9
 800bfc2:	f7f4 fb8f 	bl	80006e4 <__aeabi_dsub>
 800bfc6:	3430      	adds	r4, #48	; 0x30
 800bfc8:	f806 4b01 	strb.w	r4, [r6], #1
 800bfcc:	4652      	mov	r2, sl
 800bfce:	465b      	mov	r3, fp
 800bfd0:	4680      	mov	r8, r0
 800bfd2:	4689      	mov	r9, r1
 800bfd4:	f7f4 ffb0 	bl	8000f38 <__aeabi_dcmplt>
 800bfd8:	2800      	cmp	r0, #0
 800bfda:	f040 84f1 	bne.w	800c9c0 <_dtoa_r+0xde8>
 800bfde:	4642      	mov	r2, r8
 800bfe0:	464b      	mov	r3, r9
 800bfe2:	4950      	ldr	r1, [pc, #320]	; (800c124 <_dtoa_r+0x54c>)
 800bfe4:	2000      	movs	r0, #0
 800bfe6:	f7f4 fb7d 	bl	80006e4 <__aeabi_dsub>
 800bfea:	4652      	mov	r2, sl
 800bfec:	465b      	mov	r3, fp
 800bfee:	f7f4 ffa3 	bl	8000f38 <__aeabi_dcmplt>
 800bff2:	2800      	cmp	r0, #0
 800bff4:	d0c8      	beq.n	800bf88 <_dtoa_r+0x3b0>
 800bff6:	e9dd 4313 	ldrd	r4, r3, [sp, #76]	; 0x4c
 800bffa:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800bffc:	9a03      	ldr	r2, [sp, #12]
 800bffe:	9307      	str	r3, [sp, #28]
 800c000:	e002      	b.n	800c008 <_dtoa_r+0x430>
 800c002:	42b2      	cmp	r2, r6
 800c004:	f000 84c6 	beq.w	800c994 <_dtoa_r+0xdbc>
 800c008:	46b1      	mov	r9, r6
 800c00a:	f816 3d01 	ldrb.w	r3, [r6, #-1]!
 800c00e:	2b39      	cmp	r3, #57	; 0x39
 800c010:	d0f7      	beq.n	800c002 <_dtoa_r+0x42a>
 800c012:	3301      	adds	r3, #1
 800c014:	b2db      	uxtb	r3, r3
 800c016:	7033      	strb	r3, [r6, #0]
 800c018:	9b07      	ldr	r3, [sp, #28]
 800c01a:	3301      	adds	r3, #1
 800c01c:	9307      	str	r3, [sp, #28]
 800c01e:	e192      	b.n	800c346 <_dtoa_r+0x76e>
 800c020:	4650      	mov	r0, sl
 800c022:	f7f4 fcad 	bl	8000980 <__aeabi_i2d>
 800c026:	4642      	mov	r2, r8
 800c028:	464b      	mov	r3, r9
 800c02a:	f7f4 fd13 	bl	8000a54 <__aeabi_dmul>
 800c02e:	4b3e      	ldr	r3, [pc, #248]	; (800c128 <_dtoa_r+0x550>)
 800c030:	2200      	movs	r2, #0
 800c032:	f7f4 fb59 	bl	80006e8 <__adddf3>
 800c036:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c03a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c03e:	9311      	str	r3, [sp, #68]	; 0x44
 800c040:	4b3c      	ldr	r3, [pc, #240]	; (800c134 <_dtoa_r+0x55c>)
 800c042:	4640      	mov	r0, r8
 800c044:	4649      	mov	r1, r9
 800c046:	2200      	movs	r2, #0
 800c048:	f7f4 fb4c 	bl	80006e4 <__aeabi_dsub>
 800c04c:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 800c050:	4642      	mov	r2, r8
 800c052:	464b      	mov	r3, r9
 800c054:	4606      	mov	r6, r0
 800c056:	460f      	mov	r7, r1
 800c058:	f7f4 ff8c 	bl	8000f74 <__aeabi_dcmpgt>
 800c05c:	4682      	mov	sl, r0
 800c05e:	2800      	cmp	r0, #0
 800c060:	f040 84a8 	bne.w	800c9b4 <_dtoa_r+0xddc>
 800c064:	4642      	mov	r2, r8
 800c066:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800c06a:	4630      	mov	r0, r6
 800c06c:	4639      	mov	r1, r7
 800c06e:	f7f4 ff63 	bl	8000f38 <__aeabi_dcmplt>
 800c072:	2800      	cmp	r0, #0
 800c074:	f040 8345 	bne.w	800c702 <_dtoa_r+0xb2a>
 800c078:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	f2c0 808c 	blt.w	800c198 <_dtoa_r+0x5c0>
 800c080:	9a07      	ldr	r2, [sp, #28]
 800c082:	2a0e      	cmp	r2, #14
 800c084:	f300 8088 	bgt.w	800c198 <_dtoa_r+0x5c0>
 800c088:	4b24      	ldr	r3, [pc, #144]	; (800c11c <_dtoa_r+0x544>)
 800c08a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c08e:	e9d3 ab00 	ldrd	sl, fp, [r3]
 800c092:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c094:	2b00      	cmp	r3, #0
 800c096:	da1b      	bge.n	800c0d0 <_dtoa_r+0x4f8>
 800c098:	9b08      	ldr	r3, [sp, #32]
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	dc18      	bgt.n	800c0d0 <_dtoa_r+0x4f8>
 800c09e:	f040 832e 	bne.w	800c6fe <_dtoa_r+0xb26>
 800c0a2:	4b24      	ldr	r3, [pc, #144]	; (800c134 <_dtoa_r+0x55c>)
 800c0a4:	4650      	mov	r0, sl
 800c0a6:	2200      	movs	r2, #0
 800c0a8:	4659      	mov	r1, fp
 800c0aa:	f7f4 fcd3 	bl	8000a54 <__aeabi_dmul>
 800c0ae:	4602      	mov	r2, r0
 800c0b0:	460b      	mov	r3, r1
 800c0b2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c0b6:	f7f4 ff49 	bl	8000f4c <__aeabi_dcmple>
 800c0ba:	f8dd a020 	ldr.w	sl, [sp, #32]
 800c0be:	4656      	mov	r6, sl
 800c0c0:	2800      	cmp	r0, #0
 800c0c2:	f000 82b9 	beq.w	800c638 <_dtoa_r+0xa60>
 800c0c6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c0c8:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800c0cc:	43df      	mvns	r7, r3
 800c0ce:	e2bb      	b.n	800c648 <_dtoa_r+0xa70>
 800c0d0:	e9dd 780a 	ldrd	r7, r8, [sp, #40]	; 0x28
 800c0d4:	4652      	mov	r2, sl
 800c0d6:	465b      	mov	r3, fp
 800c0d8:	4638      	mov	r0, r7
 800c0da:	4641      	mov	r1, r8
 800c0dc:	f7f4 fde4 	bl	8000ca8 <__aeabi_ddiv>
 800c0e0:	f7f4 ff68 	bl	8000fb4 <__aeabi_d2iz>
 800c0e4:	4681      	mov	r9, r0
 800c0e6:	9009      	str	r0, [sp, #36]	; 0x24
 800c0e8:	f7f4 fc4a 	bl	8000980 <__aeabi_i2d>
 800c0ec:	4652      	mov	r2, sl
 800c0ee:	465b      	mov	r3, fp
 800c0f0:	f7f4 fcb0 	bl	8000a54 <__aeabi_dmul>
 800c0f4:	9e03      	ldr	r6, [sp, #12]
 800c0f6:	460b      	mov	r3, r1
 800c0f8:	4602      	mov	r2, r0
 800c0fa:	4641      	mov	r1, r8
 800c0fc:	4638      	mov	r0, r7
 800c0fe:	f7f4 faf1 	bl	80006e4 <__aeabi_dsub>
 800c102:	f109 0330 	add.w	r3, r9, #48	; 0x30
 800c106:	f806 3b01 	strb.w	r3, [r6], #1
 800c10a:	9b08      	ldr	r3, [sp, #32]
 800c10c:	2b01      	cmp	r3, #1
 800c10e:	f000 835c 	beq.w	800c7ca <_dtoa_r+0xbf2>
 800c112:	9406      	str	r4, [sp, #24]
 800c114:	2701      	movs	r7, #1
 800c116:	9504      	str	r5, [sp, #16]
 800c118:	461c      	mov	r4, r3
 800c11a:	e02a      	b.n	800c172 <_dtoa_r+0x59a>
 800c11c:	08010100 	.word	0x08010100
 800c120:	080100d8 	.word	0x080100d8
 800c124:	3ff00000 	.word	0x3ff00000
 800c128:	401c0000 	.word	0x401c0000
 800c12c:	3fe00000 	.word	0x3fe00000
 800c130:	40240000 	.word	0x40240000
 800c134:	40140000 	.word	0x40140000
 800c138:	4652      	mov	r2, sl
 800c13a:	465b      	mov	r3, fp
 800c13c:	4640      	mov	r0, r8
 800c13e:	4649      	mov	r1, r9
 800c140:	f7f4 fdb2 	bl	8000ca8 <__aeabi_ddiv>
 800c144:	f7f4 ff36 	bl	8000fb4 <__aeabi_d2iz>
 800c148:	4605      	mov	r5, r0
 800c14a:	f7f4 fc19 	bl	8000980 <__aeabi_i2d>
 800c14e:	4652      	mov	r2, sl
 800c150:	465b      	mov	r3, fp
 800c152:	f7f4 fc7f 	bl	8000a54 <__aeabi_dmul>
 800c156:	3701      	adds	r7, #1
 800c158:	460b      	mov	r3, r1
 800c15a:	4602      	mov	r2, r0
 800c15c:	4649      	mov	r1, r9
 800c15e:	4640      	mov	r0, r8
 800c160:	f7f4 fac0 	bl	80006e4 <__aeabi_dsub>
 800c164:	f105 0330 	add.w	r3, r5, #48	; 0x30
 800c168:	42a7      	cmp	r7, r4
 800c16a:	f806 3b01 	strb.w	r3, [r6], #1
 800c16e:	f000 8329 	beq.w	800c7c4 <_dtoa_r+0xbec>
 800c172:	4ba5      	ldr	r3, [pc, #660]	; (800c408 <_dtoa_r+0x830>)
 800c174:	2200      	movs	r2, #0
 800c176:	f7f4 fc6d 	bl	8000a54 <__aeabi_dmul>
 800c17a:	2200      	movs	r2, #0
 800c17c:	2300      	movs	r3, #0
 800c17e:	4680      	mov	r8, r0
 800c180:	4689      	mov	r9, r1
 800c182:	f7f4 fecf 	bl	8000f24 <__aeabi_dcmpeq>
 800c186:	2800      	cmp	r0, #0
 800c188:	d0d6      	beq.n	800c138 <_dtoa_r+0x560>
 800c18a:	9d04      	ldr	r5, [sp, #16]
 800c18c:	9c06      	ldr	r4, [sp, #24]
 800c18e:	9b07      	ldr	r3, [sp, #28]
 800c190:	3301      	adds	r3, #1
 800c192:	9307      	str	r3, [sp, #28]
 800c194:	46b1      	mov	r9, r6
 800c196:	e0d6      	b.n	800c346 <_dtoa_r+0x76e>
 800c198:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c19a:	2a00      	cmp	r2, #0
 800c19c:	f000 8107 	beq.w	800c3ae <_dtoa_r+0x7d6>
 800c1a0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800c1a2:	2a01      	cmp	r2, #1
 800c1a4:	f340 8294 	ble.w	800c6d0 <_dtoa_r+0xaf8>
 800c1a8:	9b08      	ldr	r3, [sp, #32]
 800c1aa:	f103 38ff 	add.w	r8, r3, #4294967295
 800c1ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c1b0:	4543      	cmp	r3, r8
 800c1b2:	f280 825e 	bge.w	800c672 <_dtoa_r+0xa9a>
 800c1b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c1b8:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 800c1bc:	eba8 0303 	sub.w	r3, r8, r3
 800c1c0:	449b      	add	fp, r3
 800c1c2:	f04f 0800 	mov.w	r8, #0
 800c1c6:	9b08      	ldr	r3, [sp, #32]
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	f2c0 832f 	blt.w	800c82c <_dtoa_r+0xc54>
 800c1ce:	9a06      	ldr	r2, [sp, #24]
 800c1d0:	441a      	add	r2, r3
 800c1d2:	9206      	str	r2, [sp, #24]
 800c1d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c1d6:	4617      	mov	r7, r2
 800c1d8:	441a      	add	r2, r3
 800c1da:	9209      	str	r2, [sp, #36]	; 0x24
 800c1dc:	2101      	movs	r1, #1
 800c1de:	4620      	mov	r0, r4
 800c1e0:	f000 fe92 	bl	800cf08 <__i2b>
 800c1e4:	4606      	mov	r6, r0
 800c1e6:	b167      	cbz	r7, 800c202 <_dtoa_r+0x62a>
 800c1e8:	9906      	ldr	r1, [sp, #24]
 800c1ea:	2900      	cmp	r1, #0
 800c1ec:	460b      	mov	r3, r1
 800c1ee:	dd08      	ble.n	800c202 <_dtoa_r+0x62a>
 800c1f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c1f2:	42b9      	cmp	r1, r7
 800c1f4:	bfa8      	it	ge
 800c1f6:	463b      	movge	r3, r7
 800c1f8:	1ad2      	subs	r2, r2, r3
 800c1fa:	1aff      	subs	r7, r7, r3
 800c1fc:	1acb      	subs	r3, r1, r3
 800c1fe:	9209      	str	r2, [sp, #36]	; 0x24
 800c200:	9306      	str	r3, [sp, #24]
 800c202:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c204:	b163      	cbz	r3, 800c220 <_dtoa_r+0x648>
 800c206:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c208:	2b00      	cmp	r3, #0
 800c20a:	f000 82b6 	beq.w	800c77a <_dtoa_r+0xba2>
 800c20e:	f1b8 0f00 	cmp.w	r8, #0
 800c212:	f300 8231 	bgt.w	800c678 <_dtoa_r+0xaa0>
 800c216:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c218:	ebb3 0208 	subs.w	r2, r3, r8
 800c21c:	f040 8316 	bne.w	800c84c <_dtoa_r+0xc74>
 800c220:	2101      	movs	r1, #1
 800c222:	4620      	mov	r0, r4
 800c224:	f000 fe70 	bl	800cf08 <__i2b>
 800c228:	f1bb 0f00 	cmp.w	fp, #0
 800c22c:	4682      	mov	sl, r0
 800c22e:	f300 80d4 	bgt.w	800c3da <_dtoa_r+0x802>
 800c232:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c234:	2b01      	cmp	r3, #1
 800c236:	f340 81a7 	ble.w	800c588 <_dtoa_r+0x9b0>
 800c23a:	f04f 0900 	mov.w	r9, #0
 800c23e:	2001      	movs	r0, #1
 800c240:	f1bb 0f00 	cmp.w	fp, #0
 800c244:	f040 80d5 	bne.w	800c3f2 <_dtoa_r+0x81a>
 800c248:	9b06      	ldr	r3, [sp, #24]
 800c24a:	4418      	add	r0, r3
 800c24c:	f010 001f 	ands.w	r0, r0, #31
 800c250:	f000 8198 	beq.w	800c584 <_dtoa_r+0x9ac>
 800c254:	f1c0 0320 	rsb	r3, r0, #32
 800c258:	2b04      	cmp	r3, #4
 800c25a:	f300 80ad 	bgt.w	800c3b8 <_dtoa_r+0x7e0>
 800c25e:	f040 8224 	bne.w	800c6aa <_dtoa_r+0xad2>
 800c262:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c264:	2b00      	cmp	r3, #0
 800c266:	dd05      	ble.n	800c274 <_dtoa_r+0x69c>
 800c268:	4629      	mov	r1, r5
 800c26a:	461a      	mov	r2, r3
 800c26c:	4620      	mov	r0, r4
 800c26e:	f000 ff87 	bl	800d180 <__lshift>
 800c272:	4605      	mov	r5, r0
 800c274:	9b06      	ldr	r3, [sp, #24]
 800c276:	2b00      	cmp	r3, #0
 800c278:	dd05      	ble.n	800c286 <_dtoa_r+0x6ae>
 800c27a:	4651      	mov	r1, sl
 800c27c:	461a      	mov	r2, r3
 800c27e:	4620      	mov	r0, r4
 800c280:	f000 ff7e 	bl	800d180 <__lshift>
 800c284:	4682      	mov	sl, r0
 800c286:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c288:	2b00      	cmp	r3, #0
 800c28a:	f040 815c 	bne.w	800c546 <_dtoa_r+0x96e>
 800c28e:	9b08      	ldr	r3, [sp, #32]
 800c290:	2b00      	cmp	r3, #0
 800c292:	f340 8143 	ble.w	800c51c <_dtoa_r+0x944>
 800c296:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c298:	2b00      	cmp	r3, #0
 800c29a:	f040 80c6 	bne.w	800c42a <_dtoa_r+0x852>
 800c29e:	9b07      	ldr	r3, [sp, #28]
 800c2a0:	3301      	adds	r3, #1
 800c2a2:	9307      	str	r3, [sp, #28]
 800c2a4:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800c2a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c2ac:	2701      	movs	r7, #1
 800c2ae:	e007      	b.n	800c2c0 <_dtoa_r+0x6e8>
 800c2b0:	4629      	mov	r1, r5
 800c2b2:	2300      	movs	r3, #0
 800c2b4:	220a      	movs	r2, #10
 800c2b6:	4620      	mov	r0, r4
 800c2b8:	f000 fd86 	bl	800cdc8 <__multadd>
 800c2bc:	3701      	adds	r7, #1
 800c2be:	4605      	mov	r5, r0
 800c2c0:	4651      	mov	r1, sl
 800c2c2:	4628      	mov	r0, r5
 800c2c4:	f7ff fbf4 	bl	800bab0 <quorem>
 800c2c8:	45b9      	cmp	r9, r7
 800c2ca:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800c2ce:	f808 3b01 	strb.w	r3, [r8], #1
 800c2d2:	dced      	bgt.n	800c2b0 <_dtoa_r+0x6d8>
 800c2d4:	9a08      	ldr	r2, [sp, #32]
 800c2d6:	2a00      	cmp	r2, #0
 800c2d8:	bfc8      	it	gt
 800c2da:	4693      	movgt	fp, r2
 800c2dc:	9a03      	ldr	r2, [sp, #12]
 800c2de:	bfd8      	it	le
 800c2e0:	f04f 0b01 	movle.w	fp, #1
 800c2e4:	4493      	add	fp, r2
 800c2e6:	2700      	movs	r7, #0
 800c2e8:	4629      	mov	r1, r5
 800c2ea:	2201      	movs	r2, #1
 800c2ec:	4620      	mov	r0, r4
 800c2ee:	9304      	str	r3, [sp, #16]
 800c2f0:	f000 ff46 	bl	800d180 <__lshift>
 800c2f4:	4651      	mov	r1, sl
 800c2f6:	4605      	mov	r5, r0
 800c2f8:	f000 ffba 	bl	800d270 <__mcmp>
 800c2fc:	2800      	cmp	r0, #0
 800c2fe:	f340 81dc 	ble.w	800c6ba <_dtoa_r+0xae2>
 800c302:	f81b 3c01 	ldrb.w	r3, [fp, #-1]
 800c306:	9a03      	ldr	r2, [sp, #12]
 800c308:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c30c:	e004      	b.n	800c318 <_dtoa_r+0x740>
 800c30e:	455a      	cmp	r2, fp
 800c310:	f000 81ee 	beq.w	800c6f0 <_dtoa_r+0xb18>
 800c314:	f81b 3d01 	ldrb.w	r3, [fp, #-1]!
 800c318:	2b39      	cmp	r3, #57	; 0x39
 800c31a:	f10b 0901 	add.w	r9, fp, #1
 800c31e:	d0f6      	beq.n	800c30e <_dtoa_r+0x736>
 800c320:	3301      	adds	r3, #1
 800c322:	f88b 3000 	strb.w	r3, [fp]
 800c326:	4651      	mov	r1, sl
 800c328:	4620      	mov	r0, r4
 800c32a:	f000 fd43 	bl	800cdb4 <_Bfree>
 800c32e:	b156      	cbz	r6, 800c346 <_dtoa_r+0x76e>
 800c330:	b12f      	cbz	r7, 800c33e <_dtoa_r+0x766>
 800c332:	42b7      	cmp	r7, r6
 800c334:	d003      	beq.n	800c33e <_dtoa_r+0x766>
 800c336:	4639      	mov	r1, r7
 800c338:	4620      	mov	r0, r4
 800c33a:	f000 fd3b 	bl	800cdb4 <_Bfree>
 800c33e:	4631      	mov	r1, r6
 800c340:	4620      	mov	r0, r4
 800c342:	f000 fd37 	bl	800cdb4 <_Bfree>
 800c346:	4629      	mov	r1, r5
 800c348:	4620      	mov	r0, r4
 800c34a:	f000 fd33 	bl	800cdb4 <_Bfree>
 800c34e:	2300      	movs	r3, #0
 800c350:	f889 3000 	strb.w	r3, [r9]
 800c354:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c356:	9a07      	ldr	r2, [sp, #28]
 800c358:	601a      	str	r2, [r3, #0]
 800c35a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	f43f ac77 	beq.w	800bc50 <_dtoa_r+0x78>
 800c362:	9803      	ldr	r0, [sp, #12]
 800c364:	f8c3 9000 	str.w	r9, [r3]
 800c368:	b019      	add	sp, #100	; 0x64
 800c36a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c36e:	2301      	movs	r3, #1
 800c370:	1bbf      	subs	r7, r7, r6
 800c372:	930e      	str	r3, [sp, #56]	; 0x38
 800c374:	1e7b      	subs	r3, r7, #1
 800c376:	9306      	str	r3, [sp, #24]
 800c378:	f57f acd9 	bpl.w	800bd2e <_dtoa_r+0x156>
 800c37c:	f1c7 0301 	rsb	r3, r7, #1
 800c380:	9309      	str	r3, [sp, #36]	; 0x24
 800c382:	2300      	movs	r3, #0
 800c384:	9306      	str	r3, [sp, #24]
 800c386:	e4d4      	b.n	800bd32 <_dtoa_r+0x15a>
 800c388:	4658      	mov	r0, fp
 800c38a:	f7f4 faf9 	bl	8000980 <__aeabi_i2d>
 800c38e:	4642      	mov	r2, r8
 800c390:	464b      	mov	r3, r9
 800c392:	f7f4 fdc7 	bl	8000f24 <__aeabi_dcmpeq>
 800c396:	2800      	cmp	r0, #0
 800c398:	f47f acb1 	bne.w	800bcfe <_dtoa_r+0x126>
 800c39c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c3a0:	e4ad      	b.n	800bcfe <_dtoa_r+0x126>
 800c3a2:	4b1a      	ldr	r3, [pc, #104]	; (800c40c <_dtoa_r+0x834>)
 800c3a4:	9303      	str	r3, [sp, #12]
 800c3a6:	9803      	ldr	r0, [sp, #12]
 800c3a8:	b019      	add	sp, #100	; 0x64
 800c3aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3ae:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 800c3b2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c3b4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800c3b6:	e716      	b.n	800c1e6 <_dtoa_r+0x60e>
 800c3b8:	f1c0 001c 	rsb	r0, r0, #28
 800c3bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c3be:	4403      	add	r3, r0
 800c3c0:	9309      	str	r3, [sp, #36]	; 0x24
 800c3c2:	9b06      	ldr	r3, [sp, #24]
 800c3c4:	4403      	add	r3, r0
 800c3c6:	4407      	add	r7, r0
 800c3c8:	9306      	str	r3, [sp, #24]
 800c3ca:	e74a      	b.n	800c262 <_dtoa_r+0x68a>
 800c3cc:	2601      	movs	r6, #1
 800c3ce:	e4c7      	b.n	800bd60 <_dtoa_r+0x188>
 800c3d0:	f1c3 0320 	rsb	r3, r3, #32
 800c3d4:	fa08 f003 	lsl.w	r0, r8, r3
 800c3d8:	e45e      	b.n	800bc98 <_dtoa_r+0xc0>
 800c3da:	4601      	mov	r1, r0
 800c3dc:	465a      	mov	r2, fp
 800c3de:	4620      	mov	r0, r4
 800c3e0:	f000 fe6e 	bl	800d0c0 <__pow5mult>
 800c3e4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c3e6:	2b01      	cmp	r3, #1
 800c3e8:	4682      	mov	sl, r0
 800c3ea:	f340 81ba 	ble.w	800c762 <_dtoa_r+0xb8a>
 800c3ee:	f04f 0900 	mov.w	r9, #0
 800c3f2:	f8da 3010 	ldr.w	r3, [sl, #16]
 800c3f6:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
 800c3fa:	6918      	ldr	r0, [r3, #16]
 800c3fc:	f000 fd34 	bl	800ce68 <__hi0bits>
 800c400:	f1c0 0020 	rsb	r0, r0, #32
 800c404:	e720      	b.n	800c248 <_dtoa_r+0x670>
 800c406:	bf00      	nop
 800c408:	40240000 	.word	0x40240000
 800c40c:	0800ff90 	.word	0x0800ff90
 800c410:	4631      	mov	r1, r6
 800c412:	2300      	movs	r3, #0
 800c414:	220a      	movs	r2, #10
 800c416:	4620      	mov	r0, r4
 800c418:	f000 fcd6 	bl	800cdc8 <__multadd>
 800c41c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c41e:	2b00      	cmp	r3, #0
 800c420:	4606      	mov	r6, r0
 800c422:	f340 82f3 	ble.w	800ca0c <_dtoa_r+0xe34>
 800c426:	e9cd 8307 	strd	r8, r3, [sp, #28]
 800c42a:	2f00      	cmp	r7, #0
 800c42c:	f300 811a 	bgt.w	800c664 <_dtoa_r+0xa8c>
 800c430:	f1b9 0f00 	cmp.w	r9, #0
 800c434:	f040 81e3 	bne.w	800c7fe <_dtoa_r+0xc26>
 800c438:	46b0      	mov	r8, r6
 800c43a:	9b04      	ldr	r3, [sp, #16]
 800c43c:	9f03      	ldr	r7, [sp, #12]
 800c43e:	9908      	ldr	r1, [sp, #32]
 800c440:	f003 0201 	and.w	r2, r3, #1
 800c444:	1e7b      	subs	r3, r7, #1
 800c446:	4419      	add	r1, r3
 800c448:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c44a:	920c      	str	r2, [sp, #48]	; 0x30
 800c44c:	4313      	orrs	r3, r2
 800c44e:	9109      	str	r1, [sp, #36]	; 0x24
 800c450:	930a      	str	r3, [sp, #40]	; 0x28
 800c452:	4651      	mov	r1, sl
 800c454:	4628      	mov	r0, r5
 800c456:	f7ff fb2b 	bl	800bab0 <quorem>
 800c45a:	4631      	mov	r1, r6
 800c45c:	4683      	mov	fp, r0
 800c45e:	4628      	mov	r0, r5
 800c460:	f000 ff06 	bl	800d270 <__mcmp>
 800c464:	4642      	mov	r2, r8
 800c466:	4651      	mov	r1, sl
 800c468:	4681      	mov	r9, r0
 800c46a:	4620      	mov	r0, r4
 800c46c:	f000 ff20 	bl	800d2b0 <__mdiff>
 800c470:	68c2      	ldr	r2, [r0, #12]
 800c472:	4601      	mov	r1, r0
 800c474:	f10b 0330 	add.w	r3, fp, #48	; 0x30
 800c478:	2a00      	cmp	r2, #0
 800c47a:	d142      	bne.n	800c502 <_dtoa_r+0x92a>
 800c47c:	9006      	str	r0, [sp, #24]
 800c47e:	4628      	mov	r0, r5
 800c480:	9308      	str	r3, [sp, #32]
 800c482:	f000 fef5 	bl	800d270 <__mcmp>
 800c486:	9906      	ldr	r1, [sp, #24]
 800c488:	9004      	str	r0, [sp, #16]
 800c48a:	4620      	mov	r0, r4
 800c48c:	f000 fc92 	bl	800cdb4 <_Bfree>
 800c490:	9a04      	ldr	r2, [sp, #16]
 800c492:	9b08      	ldr	r3, [sp, #32]
 800c494:	b91a      	cbnz	r2, 800c49e <_dtoa_r+0x8c6>
 800c496:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c498:	2900      	cmp	r1, #0
 800c49a:	f000 82a9 	beq.w	800c9f0 <_dtoa_r+0xe18>
 800c49e:	f1b9 0f00 	cmp.w	r9, #0
 800c4a2:	f2c0 8171 	blt.w	800c788 <_dtoa_r+0xbb0>
 800c4a6:	9922      	ldr	r1, [sp, #136]	; 0x88
 800c4a8:	ea49 0901 	orr.w	r9, r9, r1
 800c4ac:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c4ae:	ea51 0909 	orrs.w	r9, r1, r9
 800c4b2:	f000 8169 	beq.w	800c788 <_dtoa_r+0xbb0>
 800c4b6:	2a00      	cmp	r2, #0
 800c4b8:	f300 81bc 	bgt.w	800c834 <_dtoa_r+0xc5c>
 800c4bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c4be:	703b      	strb	r3, [r7, #0]
 800c4c0:	f107 0901 	add.w	r9, r7, #1
 800c4c4:	4297      	cmp	r7, r2
 800c4c6:	46cb      	mov	fp, r9
 800c4c8:	f000 81ba 	beq.w	800c840 <_dtoa_r+0xc68>
 800c4cc:	4629      	mov	r1, r5
 800c4ce:	2300      	movs	r3, #0
 800c4d0:	220a      	movs	r2, #10
 800c4d2:	4620      	mov	r0, r4
 800c4d4:	f000 fc78 	bl	800cdc8 <__multadd>
 800c4d8:	4546      	cmp	r6, r8
 800c4da:	4605      	mov	r5, r0
 800c4dc:	4631      	mov	r1, r6
 800c4de:	f04f 0300 	mov.w	r3, #0
 800c4e2:	f04f 020a 	mov.w	r2, #10
 800c4e6:	4620      	mov	r0, r4
 800c4e8:	d012      	beq.n	800c510 <_dtoa_r+0x938>
 800c4ea:	f000 fc6d 	bl	800cdc8 <__multadd>
 800c4ee:	4641      	mov	r1, r8
 800c4f0:	4606      	mov	r6, r0
 800c4f2:	2300      	movs	r3, #0
 800c4f4:	220a      	movs	r2, #10
 800c4f6:	4620      	mov	r0, r4
 800c4f8:	f000 fc66 	bl	800cdc8 <__multadd>
 800c4fc:	464f      	mov	r7, r9
 800c4fe:	4680      	mov	r8, r0
 800c500:	e7a7      	b.n	800c452 <_dtoa_r+0x87a>
 800c502:	4620      	mov	r0, r4
 800c504:	9304      	str	r3, [sp, #16]
 800c506:	f000 fc55 	bl	800cdb4 <_Bfree>
 800c50a:	9b04      	ldr	r3, [sp, #16]
 800c50c:	2201      	movs	r2, #1
 800c50e:	e7c6      	b.n	800c49e <_dtoa_r+0x8c6>
 800c510:	f000 fc5a 	bl	800cdc8 <__multadd>
 800c514:	464f      	mov	r7, r9
 800c516:	4606      	mov	r6, r0
 800c518:	4680      	mov	r8, r0
 800c51a:	e79a      	b.n	800c452 <_dtoa_r+0x87a>
 800c51c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c51e:	2b02      	cmp	r3, #2
 800c520:	dc79      	bgt.n	800c616 <_dtoa_r+0xa3e>
 800c522:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c524:	2b00      	cmp	r3, #0
 800c526:	d180      	bne.n	800c42a <_dtoa_r+0x852>
 800c528:	9b07      	ldr	r3, [sp, #28]
 800c52a:	4651      	mov	r1, sl
 800c52c:	3301      	adds	r3, #1
 800c52e:	4628      	mov	r0, r5
 800c530:	9307      	str	r3, [sp, #28]
 800c532:	f7ff fabd 	bl	800bab0 <quorem>
 800c536:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800c53a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800c53e:	f80b 3b01 	strb.w	r3, [fp], #1
 800c542:	2700      	movs	r7, #0
 800c544:	e6d0      	b.n	800c2e8 <_dtoa_r+0x710>
 800c546:	4651      	mov	r1, sl
 800c548:	4628      	mov	r0, r5
 800c54a:	f000 fe91 	bl	800d270 <__mcmp>
 800c54e:	2800      	cmp	r0, #0
 800c550:	f6bf ae9d 	bge.w	800c28e <_dtoa_r+0x6b6>
 800c554:	4629      	mov	r1, r5
 800c556:	2300      	movs	r3, #0
 800c558:	220a      	movs	r2, #10
 800c55a:	4620      	mov	r0, r4
 800c55c:	f000 fc34 	bl	800cdc8 <__multadd>
 800c560:	9b07      	ldr	r3, [sp, #28]
 800c562:	f103 38ff 	add.w	r8, r3, #4294967295
 800c566:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c568:	4605      	mov	r5, r0
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	f47f af50 	bne.w	800c410 <_dtoa_r+0x838>
 800c570:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c572:	2b00      	cmp	r3, #0
 800c574:	f340 8243 	ble.w	800c9fe <_dtoa_r+0xe26>
 800c578:	9308      	str	r3, [sp, #32]
 800c57a:	e693      	b.n	800c2a4 <_dtoa_r+0x6cc>
 800c57c:	4bb6      	ldr	r3, [pc, #728]	; (800c858 <_dtoa_r+0xc80>)
 800c57e:	9303      	str	r3, [sp, #12]
 800c580:	3303      	adds	r3, #3
 800c582:	e408      	b.n	800bd96 <_dtoa_r+0x1be>
 800c584:	201c      	movs	r0, #28
 800c586:	e719      	b.n	800c3bc <_dtoa_r+0x7e4>
 800c588:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
 800c58c:	2900      	cmp	r1, #0
 800c58e:	f47f ae54 	bne.w	800c23a <_dtoa_r+0x662>
 800c592:	f3c2 0313 	ubfx	r3, r2, #0, #20
 800c596:	2b00      	cmp	r3, #0
 800c598:	f47f ae4f 	bne.w	800c23a <_dtoa_r+0x662>
 800c59c:	4baf      	ldr	r3, [pc, #700]	; (800c85c <_dtoa_r+0xc84>)
 800c59e:	4013      	ands	r3, r2
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	f000 820b 	beq.w	800c9bc <_dtoa_r+0xde4>
 800c5a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c5a8:	3301      	adds	r3, #1
 800c5aa:	9309      	str	r3, [sp, #36]	; 0x24
 800c5ac:	9b06      	ldr	r3, [sp, #24]
 800c5ae:	3301      	adds	r3, #1
 800c5b0:	9306      	str	r3, [sp, #24]
 800c5b2:	f04f 0901 	mov.w	r9, #1
 800c5b6:	e642      	b.n	800c23e <_dtoa_r+0x666>
 800c5b8:	2301      	movs	r3, #1
 800c5ba:	930c      	str	r3, [sp, #48]	; 0x30
 800c5bc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c5be:	9a07      	ldr	r2, [sp, #28]
 800c5c0:	4413      	add	r3, r2
 800c5c2:	9312      	str	r3, [sp, #72]	; 0x48
 800c5c4:	3301      	adds	r3, #1
 800c5c6:	2b01      	cmp	r3, #1
 800c5c8:	461f      	mov	r7, r3
 800c5ca:	9308      	str	r3, [sp, #32]
 800c5cc:	bfb8      	it	lt
 800c5ce:	2701      	movlt	r7, #1
 800c5d0:	2100      	movs	r1, #0
 800c5d2:	2f17      	cmp	r7, #23
 800c5d4:	63e1      	str	r1, [r4, #60]	; 0x3c
 800c5d6:	f77f ac2f 	ble.w	800be38 <_dtoa_r+0x260>
 800c5da:	2201      	movs	r2, #1
 800c5dc:	2304      	movs	r3, #4
 800c5de:	005b      	lsls	r3, r3, #1
 800c5e0:	f103 0014 	add.w	r0, r3, #20
 800c5e4:	42b8      	cmp	r0, r7
 800c5e6:	4611      	mov	r1, r2
 800c5e8:	f102 0201 	add.w	r2, r2, #1
 800c5ec:	d9f7      	bls.n	800c5de <_dtoa_r+0xa06>
 800c5ee:	63e1      	str	r1, [r4, #60]	; 0x3c
 800c5f0:	e422      	b.n	800be38 <_dtoa_r+0x260>
 800c5f2:	2301      	movs	r3, #1
 800c5f4:	930c      	str	r3, [sp, #48]	; 0x30
 800c5f6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	dd59      	ble.n	800c6b0 <_dtoa_r+0xad8>
 800c5fc:	9312      	str	r3, [sp, #72]	; 0x48
 800c5fe:	9308      	str	r3, [sp, #32]
 800c600:	461f      	mov	r7, r3
 800c602:	e7e5      	b.n	800c5d0 <_dtoa_r+0x9f8>
 800c604:	2300      	movs	r3, #0
 800c606:	930c      	str	r3, [sp, #48]	; 0x30
 800c608:	e7d8      	b.n	800c5bc <_dtoa_r+0x9e4>
 800c60a:	2300      	movs	r3, #0
 800c60c:	930c      	str	r3, [sp, #48]	; 0x30
 800c60e:	e7f2      	b.n	800c5f6 <_dtoa_r+0xa1e>
 800c610:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c612:	e9cd 8307 	strd	r8, r3, [sp, #28]
 800c616:	9b08      	ldr	r3, [sp, #32]
 800c618:	2b00      	cmp	r3, #0
 800c61a:	f47f ad54 	bne.w	800c0c6 <_dtoa_r+0x4ee>
 800c61e:	4651      	mov	r1, sl
 800c620:	2205      	movs	r2, #5
 800c622:	4620      	mov	r0, r4
 800c624:	f000 fbd0 	bl	800cdc8 <__multadd>
 800c628:	4601      	mov	r1, r0
 800c62a:	4682      	mov	sl, r0
 800c62c:	4628      	mov	r0, r5
 800c62e:	f000 fe1f 	bl	800d270 <__mcmp>
 800c632:	2800      	cmp	r0, #0
 800c634:	f77f ad47 	ble.w	800c0c6 <_dtoa_r+0x4ee>
 800c638:	9b03      	ldr	r3, [sp, #12]
 800c63a:	9f07      	ldr	r7, [sp, #28]
 800c63c:	2231      	movs	r2, #49	; 0x31
 800c63e:	4698      	mov	r8, r3
 800c640:	f803 2b01 	strb.w	r2, [r3], #1
 800c644:	3701      	adds	r7, #1
 800c646:	9303      	str	r3, [sp, #12]
 800c648:	4651      	mov	r1, sl
 800c64a:	4620      	mov	r0, r4
 800c64c:	f000 fbb2 	bl	800cdb4 <_Bfree>
 800c650:	1c7b      	adds	r3, r7, #1
 800c652:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800c656:	9307      	str	r3, [sp, #28]
 800c658:	f8cd 800c 	str.w	r8, [sp, #12]
 800c65c:	2e00      	cmp	r6, #0
 800c65e:	f47f ae6e 	bne.w	800c33e <_dtoa_r+0x766>
 800c662:	e670      	b.n	800c346 <_dtoa_r+0x76e>
 800c664:	4631      	mov	r1, r6
 800c666:	463a      	mov	r2, r7
 800c668:	4620      	mov	r0, r4
 800c66a:	f000 fd89 	bl	800d180 <__lshift>
 800c66e:	4606      	mov	r6, r0
 800c670:	e6de      	b.n	800c430 <_dtoa_r+0x858>
 800c672:	eba3 0808 	sub.w	r8, r3, r8
 800c676:	e5a6      	b.n	800c1c6 <_dtoa_r+0x5ee>
 800c678:	4631      	mov	r1, r6
 800c67a:	4642      	mov	r2, r8
 800c67c:	4620      	mov	r0, r4
 800c67e:	f000 fd1f 	bl	800d0c0 <__pow5mult>
 800c682:	462a      	mov	r2, r5
 800c684:	4601      	mov	r1, r0
 800c686:	4606      	mov	r6, r0
 800c688:	4620      	mov	r0, r4
 800c68a:	f000 fc6b 	bl	800cf64 <__multiply>
 800c68e:	4629      	mov	r1, r5
 800c690:	4605      	mov	r5, r0
 800c692:	4620      	mov	r0, r4
 800c694:	f000 fb8e 	bl	800cdb4 <_Bfree>
 800c698:	e5bd      	b.n	800c216 <_dtoa_r+0x63e>
 800c69a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800c69e:	f04f 0a02 	mov.w	sl, #2
 800c6a2:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800c6a6:	f7ff bbf4 	b.w	800be92 <_dtoa_r+0x2ba>
 800c6aa:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
 800c6ae:	e685      	b.n	800c3bc <_dtoa_r+0x7e4>
 800c6b0:	2301      	movs	r3, #1
 800c6b2:	9323      	str	r3, [sp, #140]	; 0x8c
 800c6b4:	9308      	str	r3, [sp, #32]
 800c6b6:	f7ff bbbb 	b.w	800be30 <_dtoa_r+0x258>
 800c6ba:	d103      	bne.n	800c6c4 <_dtoa_r+0xaec>
 800c6bc:	9b04      	ldr	r3, [sp, #16]
 800c6be:	07db      	lsls	r3, r3, #31
 800c6c0:	f53f ae1f 	bmi.w	800c302 <_dtoa_r+0x72a>
 800c6c4:	46d9      	mov	r9, fp
 800c6c6:	f81b 3d01 	ldrb.w	r3, [fp, #-1]!
 800c6ca:	2b30      	cmp	r3, #48	; 0x30
 800c6cc:	d0fa      	beq.n	800c6c4 <_dtoa_r+0xaec>
 800c6ce:	e62a      	b.n	800c326 <_dtoa_r+0x74e>
 800c6d0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c6d2:	2a00      	cmp	r2, #0
 800c6d4:	f000 812d 	beq.w	800c932 <_dtoa_r+0xd5a>
 800c6d8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c6dc:	9a06      	ldr	r2, [sp, #24]
 800c6de:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 800c6e2:	441a      	add	r2, r3
 800c6e4:	9206      	str	r2, [sp, #24]
 800c6e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c6e8:	4617      	mov	r7, r2
 800c6ea:	441a      	add	r2, r3
 800c6ec:	9209      	str	r2, [sp, #36]	; 0x24
 800c6ee:	e575      	b.n	800c1dc <_dtoa_r+0x604>
 800c6f0:	9b07      	ldr	r3, [sp, #28]
 800c6f2:	9a03      	ldr	r2, [sp, #12]
 800c6f4:	3301      	adds	r3, #1
 800c6f6:	9307      	str	r3, [sp, #28]
 800c6f8:	2331      	movs	r3, #49	; 0x31
 800c6fa:	7013      	strb	r3, [r2, #0]
 800c6fc:	e613      	b.n	800c326 <_dtoa_r+0x74e>
 800c6fe:	f04f 0a00 	mov.w	sl, #0
 800c702:	4656      	mov	r6, sl
 800c704:	e4df      	b.n	800c0c6 <_dtoa_r+0x4ee>
 800c706:	900e      	str	r0, [sp, #56]	; 0x38
 800c708:	e638      	b.n	800c37c <_dtoa_r+0x7a4>
 800c70a:	f000 813d 	beq.w	800c988 <_dtoa_r+0xdb0>
 800c70e:	9a07      	ldr	r2, [sp, #28]
 800c710:	4b53      	ldr	r3, [pc, #332]	; (800c860 <_dtoa_r+0xc88>)
 800c712:	4256      	negs	r6, r2
 800c714:	f006 020f 	and.w	r2, r6, #15
 800c718:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c71c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c720:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c724:	f7f4 f996 	bl	8000a54 <__aeabi_dmul>
 800c728:	1136      	asrs	r6, r6, #4
 800c72a:	4680      	mov	r8, r0
 800c72c:	4689      	mov	r9, r1
 800c72e:	f000 8178 	beq.w	800ca22 <_dtoa_r+0xe4a>
 800c732:	4f4c      	ldr	r7, [pc, #304]	; (800c864 <_dtoa_r+0xc8c>)
 800c734:	2300      	movs	r3, #0
 800c736:	f04f 0a02 	mov.w	sl, #2
 800c73a:	07f2      	lsls	r2, r6, #31
 800c73c:	d506      	bpl.n	800c74c <_dtoa_r+0xb74>
 800c73e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c742:	f7f4 f987 	bl	8000a54 <__aeabi_dmul>
 800c746:	f10a 0a01 	add.w	sl, sl, #1
 800c74a:	2301      	movs	r3, #1
 800c74c:	1076      	asrs	r6, r6, #1
 800c74e:	f107 0708 	add.w	r7, r7, #8
 800c752:	d1f2      	bne.n	800c73a <_dtoa_r+0xb62>
 800c754:	2b00      	cmp	r3, #0
 800c756:	f43f abbb 	beq.w	800bed0 <_dtoa_r+0x2f8>
 800c75a:	4680      	mov	r8, r0
 800c75c:	4689      	mov	r9, r1
 800c75e:	f7ff bbb7 	b.w	800bed0 <_dtoa_r+0x2f8>
 800c762:	9b04      	ldr	r3, [sp, #16]
 800c764:	2b00      	cmp	r3, #0
 800c766:	f47f ae42 	bne.w	800c3ee <_dtoa_r+0x816>
 800c76a:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
 800c76e:	f3c2 0313 	ubfx	r3, r2, #0, #20
 800c772:	2b00      	cmp	r3, #0
 800c774:	f43f af12 	beq.w	800c59c <_dtoa_r+0x9c4>
 800c778:	e639      	b.n	800c3ee <_dtoa_r+0x816>
 800c77a:	4629      	mov	r1, r5
 800c77c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c77e:	4620      	mov	r0, r4
 800c780:	f000 fc9e 	bl	800d0c0 <__pow5mult>
 800c784:	4605      	mov	r5, r0
 800c786:	e54b      	b.n	800c220 <_dtoa_r+0x648>
 800c788:	2a00      	cmp	r2, #0
 800c78a:	dd12      	ble.n	800c7b2 <_dtoa_r+0xbda>
 800c78c:	4629      	mov	r1, r5
 800c78e:	2201      	movs	r2, #1
 800c790:	4620      	mov	r0, r4
 800c792:	9304      	str	r3, [sp, #16]
 800c794:	f000 fcf4 	bl	800d180 <__lshift>
 800c798:	4651      	mov	r1, sl
 800c79a:	4605      	mov	r5, r0
 800c79c:	f000 fd68 	bl	800d270 <__mcmp>
 800c7a0:	2800      	cmp	r0, #0
 800c7a2:	9b04      	ldr	r3, [sp, #16]
 800c7a4:	f340 8118 	ble.w	800c9d8 <_dtoa_r+0xe00>
 800c7a8:	2b39      	cmp	r3, #57	; 0x39
 800c7aa:	f000 80f9 	beq.w	800c9a0 <_dtoa_r+0xdc8>
 800c7ae:	f10b 0331 	add.w	r3, fp, #49	; 0x31
 800c7b2:	46b9      	mov	r9, r7
 800c7b4:	f809 3b01 	strb.w	r3, [r9], #1
 800c7b8:	9b07      	ldr	r3, [sp, #28]
 800c7ba:	3301      	adds	r3, #1
 800c7bc:	4637      	mov	r7, r6
 800c7be:	9307      	str	r3, [sp, #28]
 800c7c0:	4646      	mov	r6, r8
 800c7c2:	e5b0      	b.n	800c326 <_dtoa_r+0x74e>
 800c7c4:	9509      	str	r5, [sp, #36]	; 0x24
 800c7c6:	9c06      	ldr	r4, [sp, #24]
 800c7c8:	9d04      	ldr	r5, [sp, #16]
 800c7ca:	4602      	mov	r2, r0
 800c7cc:	460b      	mov	r3, r1
 800c7ce:	f7f3 ff8b 	bl	80006e8 <__adddf3>
 800c7d2:	4652      	mov	r2, sl
 800c7d4:	465b      	mov	r3, fp
 800c7d6:	4680      	mov	r8, r0
 800c7d8:	4689      	mov	r9, r1
 800c7da:	f7f4 fbcb 	bl	8000f74 <__aeabi_dcmpgt>
 800c7de:	b960      	cbnz	r0, 800c7fa <_dtoa_r+0xc22>
 800c7e0:	4652      	mov	r2, sl
 800c7e2:	465b      	mov	r3, fp
 800c7e4:	4640      	mov	r0, r8
 800c7e6:	4649      	mov	r1, r9
 800c7e8:	f7f4 fb9c 	bl	8000f24 <__aeabi_dcmpeq>
 800c7ec:	2800      	cmp	r0, #0
 800c7ee:	f43f acce 	beq.w	800c18e <_dtoa_r+0x5b6>
 800c7f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7f4:	07d9      	lsls	r1, r3, #31
 800c7f6:	f57f acca 	bpl.w	800c18e <_dtoa_r+0x5b6>
 800c7fa:	9a03      	ldr	r2, [sp, #12]
 800c7fc:	e404      	b.n	800c008 <_dtoa_r+0x430>
 800c7fe:	6871      	ldr	r1, [r6, #4]
 800c800:	4620      	mov	r0, r4
 800c802:	f000 fab1 	bl	800cd68 <_Balloc>
 800c806:	4607      	mov	r7, r0
 800c808:	2800      	cmp	r0, #0
 800c80a:	f000 810e 	beq.w	800ca2a <_dtoa_r+0xe52>
 800c80e:	6933      	ldr	r3, [r6, #16]
 800c810:	3302      	adds	r3, #2
 800c812:	009a      	lsls	r2, r3, #2
 800c814:	f106 010c 	add.w	r1, r6, #12
 800c818:	300c      	adds	r0, #12
 800c81a:	f7f3 fdf7 	bl	800040c <memcpy>
 800c81e:	4639      	mov	r1, r7
 800c820:	2201      	movs	r2, #1
 800c822:	4620      	mov	r0, r4
 800c824:	f000 fcac 	bl	800d180 <__lshift>
 800c828:	4680      	mov	r8, r0
 800c82a:	e606      	b.n	800c43a <_dtoa_r+0x862>
 800c82c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c830:	1a9f      	subs	r7, r3, r2
 800c832:	e4d3      	b.n	800c1dc <_dtoa_r+0x604>
 800c834:	2b39      	cmp	r3, #57	; 0x39
 800c836:	f000 80b3 	beq.w	800c9a0 <_dtoa_r+0xdc8>
 800c83a:	46b9      	mov	r9, r7
 800c83c:	3301      	adds	r3, #1
 800c83e:	e7b9      	b.n	800c7b4 <_dtoa_r+0xbdc>
 800c840:	9a07      	ldr	r2, [sp, #28]
 800c842:	3201      	adds	r2, #1
 800c844:	4637      	mov	r7, r6
 800c846:	9207      	str	r2, [sp, #28]
 800c848:	4646      	mov	r6, r8
 800c84a:	e54d      	b.n	800c2e8 <_dtoa_r+0x710>
 800c84c:	4629      	mov	r1, r5
 800c84e:	4620      	mov	r0, r4
 800c850:	f000 fc36 	bl	800d0c0 <__pow5mult>
 800c854:	4605      	mov	r5, r0
 800c856:	e4e3      	b.n	800c220 <_dtoa_r+0x648>
 800c858:	08010008 	.word	0x08010008
 800c85c:	7ff00000 	.word	0x7ff00000
 800c860:	08010100 	.word	0x08010100
 800c864:	080100d8 	.word	0x080100d8
 800c868:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800c86c:	4981      	ldr	r1, [pc, #516]	; (800ca74 <_dtoa_r+0xe9c>)
 800c86e:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800c872:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c876:	e951 0102 	ldrd	r0, r1, [r1, #-8]
 800c87a:	f7f4 f8eb 	bl	8000a54 <__aeabi_dmul>
 800c87e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c882:	4649      	mov	r1, r9
 800c884:	4640      	mov	r0, r8
 800c886:	f7f4 fb95 	bl	8000fb4 <__aeabi_d2iz>
 800c88a:	4606      	mov	r6, r0
 800c88c:	f7f4 f878 	bl	8000980 <__aeabi_i2d>
 800c890:	460b      	mov	r3, r1
 800c892:	4602      	mov	r2, r0
 800c894:	4649      	mov	r1, r9
 800c896:	4640      	mov	r0, r8
 800c898:	f7f3 ff24 	bl	80006e4 <__aeabi_dsub>
 800c89c:	9f03      	ldr	r7, [sp, #12]
 800c89e:	4653      	mov	r3, sl
 800c8a0:	3630      	adds	r6, #48	; 0x30
 800c8a2:	2b01      	cmp	r3, #1
 800c8a4:	f807 6b01 	strb.w	r6, [r7], #1
 800c8a8:	4680      	mov	r8, r0
 800c8aa:	4689      	mov	r9, r1
 800c8ac:	f000 80b7 	beq.w	800ca1e <_dtoa_r+0xe46>
 800c8b0:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800c8b2:	9b03      	ldr	r3, [sp, #12]
 800c8b4:	441e      	add	r6, r3
 800c8b6:	4b70      	ldr	r3, [pc, #448]	; (800ca78 <_dtoa_r+0xea0>)
 800c8b8:	2200      	movs	r2, #0
 800c8ba:	4640      	mov	r0, r8
 800c8bc:	4649      	mov	r1, r9
 800c8be:	f7f4 f8c9 	bl	8000a54 <__aeabi_dmul>
 800c8c2:	4689      	mov	r9, r1
 800c8c4:	4680      	mov	r8, r0
 800c8c6:	f7f4 fb75 	bl	8000fb4 <__aeabi_d2iz>
 800c8ca:	4682      	mov	sl, r0
 800c8cc:	f7f4 f858 	bl	8000980 <__aeabi_i2d>
 800c8d0:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
 800c8d4:	4602      	mov	r2, r0
 800c8d6:	460b      	mov	r3, r1
 800c8d8:	4640      	mov	r0, r8
 800c8da:	4649      	mov	r1, r9
 800c8dc:	f7f3 ff02 	bl	80006e4 <__aeabi_dsub>
 800c8e0:	f807 ab01 	strb.w	sl, [r7], #1
 800c8e4:	42be      	cmp	r6, r7
 800c8e6:	4680      	mov	r8, r0
 800c8e8:	4689      	mov	r9, r1
 800c8ea:	d1e4      	bne.n	800c8b6 <_dtoa_r+0xcde>
 800c8ec:	4b63      	ldr	r3, [pc, #396]	; (800ca7c <_dtoa_r+0xea4>)
 800c8ee:	2200      	movs	r2, #0
 800c8f0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c8f4:	f7f3 fef8 	bl	80006e8 <__adddf3>
 800c8f8:	4642      	mov	r2, r8
 800c8fa:	464b      	mov	r3, r9
 800c8fc:	f7f4 fb1c 	bl	8000f38 <__aeabi_dcmplt>
 800c900:	2800      	cmp	r0, #0
 800c902:	d164      	bne.n	800c9ce <_dtoa_r+0xdf6>
 800c904:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c908:	495c      	ldr	r1, [pc, #368]	; (800ca7c <_dtoa_r+0xea4>)
 800c90a:	2000      	movs	r0, #0
 800c90c:	f7f3 feea 	bl	80006e4 <__aeabi_dsub>
 800c910:	4642      	mov	r2, r8
 800c912:	464b      	mov	r3, r9
 800c914:	f7f4 fb2e 	bl	8000f74 <__aeabi_dcmpgt>
 800c918:	2800      	cmp	r0, #0
 800c91a:	f43f abad 	beq.w	800c078 <_dtoa_r+0x4a0>
 800c91e:	46b1      	mov	r9, r6
 800c920:	3e01      	subs	r6, #1
 800c922:	f819 3c01 	ldrb.w	r3, [r9, #-1]
 800c926:	2b30      	cmp	r3, #48	; 0x30
 800c928:	d0f9      	beq.n	800c91e <_dtoa_r+0xd46>
 800c92a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c92c:	3301      	adds	r3, #1
 800c92e:	9307      	str	r3, [sp, #28]
 800c930:	e509      	b.n	800c346 <_dtoa_r+0x76e>
 800c932:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c934:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c938:	e6d0      	b.n	800c6dc <_dtoa_r+0xb04>
 800c93a:	9b08      	ldr	r3, [sp, #32]
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	f43f ab6f 	beq.w	800c020 <_dtoa_r+0x448>
 800c942:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c944:	2b00      	cmp	r3, #0
 800c946:	f77f ab97 	ble.w	800c078 <_dtoa_r+0x4a0>
 800c94a:	9a07      	ldr	r2, [sp, #28]
 800c94c:	3a01      	subs	r2, #1
 800c94e:	e9cd 3213 	strd	r3, r2, [sp, #76]	; 0x4c
 800c952:	4640      	mov	r0, r8
 800c954:	4b48      	ldr	r3, [pc, #288]	; (800ca78 <_dtoa_r+0xea0>)
 800c956:	2200      	movs	r2, #0
 800c958:	4649      	mov	r1, r9
 800c95a:	f7f4 f87b 	bl	8000a54 <__aeabi_dmul>
 800c95e:	4680      	mov	r8, r0
 800c960:	4689      	mov	r9, r1
 800c962:	f10a 0001 	add.w	r0, sl, #1
 800c966:	f7f4 f80b 	bl	8000980 <__aeabi_i2d>
 800c96a:	4642      	mov	r2, r8
 800c96c:	464b      	mov	r3, r9
 800c96e:	f7f4 f871 	bl	8000a54 <__aeabi_dmul>
 800c972:	4b43      	ldr	r3, [pc, #268]	; (800ca80 <_dtoa_r+0xea8>)
 800c974:	2200      	movs	r2, #0
 800c976:	f7f3 feb7 	bl	80006e8 <__adddf3>
 800c97a:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c97e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c982:	9311      	str	r3, [sp, #68]	; 0x44
 800c984:	f7ff bac7 	b.w	800bf16 <_dtoa_r+0x33e>
 800c988:	e9dd 890a 	ldrd	r8, r9, [sp, #40]	; 0x28
 800c98c:	f04f 0a02 	mov.w	sl, #2
 800c990:	f7ff ba9e 	b.w	800bed0 <_dtoa_r+0x2f8>
 800c994:	9b07      	ldr	r3, [sp, #28]
 800c996:	3301      	adds	r3, #1
 800c998:	9307      	str	r3, [sp, #28]
 800c99a:	2331      	movs	r3, #49	; 0x31
 800c99c:	f7ff bb3b 	b.w	800c016 <_dtoa_r+0x43e>
 800c9a0:	9b07      	ldr	r3, [sp, #28]
 800c9a2:	46bb      	mov	fp, r7
 800c9a4:	3301      	adds	r3, #1
 800c9a6:	9307      	str	r3, [sp, #28]
 800c9a8:	2339      	movs	r3, #57	; 0x39
 800c9aa:	4637      	mov	r7, r6
 800c9ac:	f80b 3b01 	strb.w	r3, [fp], #1
 800c9b0:	4646      	mov	r6, r8
 800c9b2:	e4a8      	b.n	800c306 <_dtoa_r+0x72e>
 800c9b4:	f04f 0a00 	mov.w	sl, #0
 800c9b8:	4656      	mov	r6, sl
 800c9ba:	e63d      	b.n	800c638 <_dtoa_r+0xa60>
 800c9bc:	4699      	mov	r9, r3
 800c9be:	e43e      	b.n	800c23e <_dtoa_r+0x666>
 800c9c0:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800c9c2:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800c9c4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c9c6:	3301      	adds	r3, #1
 800c9c8:	9307      	str	r3, [sp, #28]
 800c9ca:	46b1      	mov	r9, r6
 800c9cc:	e4bb      	b.n	800c346 <_dtoa_r+0x76e>
 800c9ce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c9d0:	9a03      	ldr	r2, [sp, #12]
 800c9d2:	9307      	str	r3, [sp, #28]
 800c9d4:	f7ff bb18 	b.w	800c008 <_dtoa_r+0x430>
 800c9d8:	f47f aeeb 	bne.w	800c7b2 <_dtoa_r+0xbda>
 800c9dc:	07da      	lsls	r2, r3, #31
 800c9de:	f57f aee8 	bpl.w	800c7b2 <_dtoa_r+0xbda>
 800c9e2:	e6e1      	b.n	800c7a8 <_dtoa_r+0xbd0>
 800c9e4:	f8dd b054 	ldr.w	fp, [sp, #84]	; 0x54
 800c9e8:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800c9ea:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800c9ec:	f7ff bb44 	b.w	800c078 <_dtoa_r+0x4a0>
 800c9f0:	2b39      	cmp	r3, #57	; 0x39
 800c9f2:	d0d5      	beq.n	800c9a0 <_dtoa_r+0xdc8>
 800c9f4:	f1b9 0f00 	cmp.w	r9, #0
 800c9f8:	f73f aed9 	bgt.w	800c7ae <_dtoa_r+0xbd6>
 800c9fc:	e6d9      	b.n	800c7b2 <_dtoa_r+0xbda>
 800c9fe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ca00:	2b02      	cmp	r3, #2
 800ca02:	f73f ae05 	bgt.w	800c610 <_dtoa_r+0xa38>
 800ca06:	f8cd 801c 	str.w	r8, [sp, #28]
 800ca0a:	e58d      	b.n	800c528 <_dtoa_r+0x950>
 800ca0c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ca0e:	2b02      	cmp	r3, #2
 800ca10:	f73f adfe 	bgt.w	800c610 <_dtoa_r+0xa38>
 800ca14:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ca16:	f8cd 801c 	str.w	r8, [sp, #28]
 800ca1a:	9308      	str	r3, [sp, #32]
 800ca1c:	e505      	b.n	800c42a <_dtoa_r+0x852>
 800ca1e:	463e      	mov	r6, r7
 800ca20:	e764      	b.n	800c8ec <_dtoa_r+0xd14>
 800ca22:	f04f 0a02 	mov.w	sl, #2
 800ca26:	f7ff ba53 	b.w	800bed0 <_dtoa_r+0x2f8>
 800ca2a:	4b16      	ldr	r3, [pc, #88]	; (800ca84 <_dtoa_r+0xeac>)
 800ca2c:	4816      	ldr	r0, [pc, #88]	; (800ca88 <_dtoa_r+0xeb0>)
 800ca2e:	463a      	mov	r2, r7
 800ca30:	f240 21ef 	movw	r1, #751	; 0x2ef
 800ca34:	f000 ffa8 	bl	800d988 <__assert_func>
 800ca38:	2600      	movs	r6, #0
 800ca3a:	63e6      	str	r6, [r4, #60]	; 0x3c
 800ca3c:	4631      	mov	r1, r6
 800ca3e:	4620      	mov	r0, r4
 800ca40:	f000 f992 	bl	800cd68 <_Balloc>
 800ca44:	9003      	str	r0, [sp, #12]
 800ca46:	b950      	cbnz	r0, 800ca5e <_dtoa_r+0xe86>
 800ca48:	4b0e      	ldr	r3, [pc, #56]	; (800ca84 <_dtoa_r+0xeac>)
 800ca4a:	480f      	ldr	r0, [pc, #60]	; (800ca88 <_dtoa_r+0xeb0>)
 800ca4c:	2200      	movs	r2, #0
 800ca4e:	f240 11af 	movw	r1, #431	; 0x1af
 800ca52:	f000 ff99 	bl	800d988 <__assert_func>
 800ca56:	4b0d      	ldr	r3, [pc, #52]	; (800ca8c <_dtoa_r+0xeb4>)
 800ca58:	9303      	str	r3, [sp, #12]
 800ca5a:	f7ff b8f9 	b.w	800bc50 <_dtoa_r+0x78>
 800ca5e:	9b03      	ldr	r3, [sp, #12]
 800ca60:	63a3      	str	r3, [r4, #56]	; 0x38
 800ca62:	f04f 33ff 	mov.w	r3, #4294967295
 800ca66:	9312      	str	r3, [sp, #72]	; 0x48
 800ca68:	9308      	str	r3, [sp, #32]
 800ca6a:	2301      	movs	r3, #1
 800ca6c:	9623      	str	r6, [sp, #140]	; 0x8c
 800ca6e:	930c      	str	r3, [sp, #48]	; 0x30
 800ca70:	f7ff bb02 	b.w	800c078 <_dtoa_r+0x4a0>
 800ca74:	08010100 	.word	0x08010100
 800ca78:	40240000 	.word	0x40240000
 800ca7c:	3fe00000 	.word	0x3fe00000
 800ca80:	401c0000 	.word	0x401c0000
 800ca84:	0801000c 	.word	0x0801000c
 800ca88:	08010020 	.word	0x08010020
 800ca8c:	0800fffc 	.word	0x0800fffc

0800ca90 <_malloc_trim_r>:
 800ca90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca92:	4f24      	ldr	r7, [pc, #144]	; (800cb24 <_malloc_trim_r+0x94>)
 800ca94:	460c      	mov	r4, r1
 800ca96:	4606      	mov	r6, r0
 800ca98:	f7fd f886 	bl	8009ba8 <__malloc_lock>
 800ca9c:	68bb      	ldr	r3, [r7, #8]
 800ca9e:	685d      	ldr	r5, [r3, #4]
 800caa0:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
 800caa4:	310f      	adds	r1, #15
 800caa6:	f025 0503 	bic.w	r5, r5, #3
 800caaa:	194b      	adds	r3, r1, r5
 800caac:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800cab0:	f023 030f 	bic.w	r3, r3, #15
 800cab4:	f5a3 5480 	sub.w	r4, r3, #4096	; 0x1000
 800cab8:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 800cabc:	db07      	blt.n	800cace <_malloc_trim_r+0x3e>
 800cabe:	2100      	movs	r1, #0
 800cac0:	4630      	mov	r0, r6
 800cac2:	f7fc f973 	bl	8008dac <_sbrk_r>
 800cac6:	68bb      	ldr	r3, [r7, #8]
 800cac8:	442b      	add	r3, r5
 800caca:	4298      	cmp	r0, r3
 800cacc:	d004      	beq.n	800cad8 <_malloc_trim_r+0x48>
 800cace:	4630      	mov	r0, r6
 800cad0:	f7fd f870 	bl	8009bb4 <__malloc_unlock>
 800cad4:	2000      	movs	r0, #0
 800cad6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cad8:	4261      	negs	r1, r4
 800cada:	4630      	mov	r0, r6
 800cadc:	f7fc f966 	bl	8008dac <_sbrk_r>
 800cae0:	3001      	adds	r0, #1
 800cae2:	d00d      	beq.n	800cb00 <_malloc_trim_r+0x70>
 800cae4:	4a10      	ldr	r2, [pc, #64]	; (800cb28 <_malloc_trim_r+0x98>)
 800cae6:	68bb      	ldr	r3, [r7, #8]
 800cae8:	1b2d      	subs	r5, r5, r4
 800caea:	f045 0501 	orr.w	r5, r5, #1
 800caee:	605d      	str	r5, [r3, #4]
 800caf0:	6813      	ldr	r3, [r2, #0]
 800caf2:	4630      	mov	r0, r6
 800caf4:	1b1b      	subs	r3, r3, r4
 800caf6:	6013      	str	r3, [r2, #0]
 800caf8:	f7fd f85c 	bl	8009bb4 <__malloc_unlock>
 800cafc:	2001      	movs	r0, #1
 800cafe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cb00:	2100      	movs	r1, #0
 800cb02:	4630      	mov	r0, r6
 800cb04:	f7fc f952 	bl	8008dac <_sbrk_r>
 800cb08:	68ba      	ldr	r2, [r7, #8]
 800cb0a:	1a83      	subs	r3, r0, r2
 800cb0c:	2b0f      	cmp	r3, #15
 800cb0e:	ddde      	ble.n	800cace <_malloc_trim_r+0x3e>
 800cb10:	f043 0301 	orr.w	r3, r3, #1
 800cb14:	6053      	str	r3, [r2, #4]
 800cb16:	4b05      	ldr	r3, [pc, #20]	; (800cb2c <_malloc_trim_r+0x9c>)
 800cb18:	4903      	ldr	r1, [pc, #12]	; (800cb28 <_malloc_trim_r+0x98>)
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	1ac0      	subs	r0, r0, r3
 800cb1e:	6008      	str	r0, [r1, #0]
 800cb20:	e7d5      	b.n	800cace <_malloc_trim_r+0x3e>
 800cb22:	bf00      	nop
 800cb24:	24000124 	.word	0x24000124
 800cb28:	24001994 	.word	0x24001994
 800cb2c:	2400052c 	.word	0x2400052c

0800cb30 <_free_r>:
 800cb30:	2900      	cmp	r1, #0
 800cb32:	d061      	beq.n	800cbf8 <_free_r+0xc8>
 800cb34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb36:	460c      	mov	r4, r1
 800cb38:	4606      	mov	r6, r0
 800cb3a:	f7fd f835 	bl	8009ba8 <__malloc_lock>
 800cb3e:	f854 2c04 	ldr.w	r2, [r4, #-4]
 800cb42:	4f7b      	ldr	r7, [pc, #492]	; (800cd30 <_free_r+0x200>)
 800cb44:	f1a4 0508 	sub.w	r5, r4, #8
 800cb48:	f022 0101 	bic.w	r1, r2, #1
 800cb4c:	eb05 0c01 	add.w	ip, r5, r1
 800cb50:	68b8      	ldr	r0, [r7, #8]
 800cb52:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800cb56:	4560      	cmp	r0, ip
 800cb58:	f023 0303 	bic.w	r3, r3, #3
 800cb5c:	f000 808b 	beq.w	800cc76 <_free_r+0x146>
 800cb60:	07d2      	lsls	r2, r2, #31
 800cb62:	f8cc 3004 	str.w	r3, [ip, #4]
 800cb66:	d432      	bmi.n	800cbce <_free_r+0x9e>
 800cb68:	f854 2c08 	ldr.w	r2, [r4, #-8]
 800cb6c:	1aad      	subs	r5, r5, r2
 800cb6e:	4411      	add	r1, r2
 800cb70:	68aa      	ldr	r2, [r5, #8]
 800cb72:	f107 0008 	add.w	r0, r7, #8
 800cb76:	4282      	cmp	r2, r0
 800cb78:	d06a      	beq.n	800cc50 <_free_r+0x120>
 800cb7a:	eb0c 0403 	add.w	r4, ip, r3
 800cb7e:	f8d4 e004 	ldr.w	lr, [r4, #4]
 800cb82:	68ec      	ldr	r4, [r5, #12]
 800cb84:	60d4      	str	r4, [r2, #12]
 800cb86:	f01e 0f01 	tst.w	lr, #1
 800cb8a:	60a2      	str	r2, [r4, #8]
 800cb8c:	f000 8097 	beq.w	800ccbe <_free_r+0x18e>
 800cb90:	f041 0301 	orr.w	r3, r1, #1
 800cb94:	606b      	str	r3, [r5, #4]
 800cb96:	f8cc 1000 	str.w	r1, [ip]
 800cb9a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800cb9e:	d235      	bcs.n	800cc0c <_free_r+0xdc>
 800cba0:	6878      	ldr	r0, [r7, #4]
 800cba2:	08cb      	lsrs	r3, r1, #3
 800cba4:	2201      	movs	r2, #1
 800cba6:	0949      	lsrs	r1, r1, #5
 800cba8:	3301      	adds	r3, #1
 800cbaa:	408a      	lsls	r2, r1
 800cbac:	4302      	orrs	r2, r0
 800cbae:	f857 1033 	ldr.w	r1, [r7, r3, lsl #3]
 800cbb2:	607a      	str	r2, [r7, #4]
 800cbb4:	eb07 02c3 	add.w	r2, r7, r3, lsl #3
 800cbb8:	3a08      	subs	r2, #8
 800cbba:	e9c5 1202 	strd	r1, r2, [r5, #8]
 800cbbe:	f847 5033 	str.w	r5, [r7, r3, lsl #3]
 800cbc2:	60cd      	str	r5, [r1, #12]
 800cbc4:	4630      	mov	r0, r6
 800cbc6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800cbca:	f7fc bff3 	b.w	8009bb4 <__malloc_unlock>
 800cbce:	eb0c 0203 	add.w	r2, ip, r3
 800cbd2:	6852      	ldr	r2, [r2, #4]
 800cbd4:	07d0      	lsls	r0, r2, #31
 800cbd6:	d410      	bmi.n	800cbfa <_free_r+0xca>
 800cbd8:	4419      	add	r1, r3
 800cbda:	f107 0008 	add.w	r0, r7, #8
 800cbde:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800cbe2:	4283      	cmp	r3, r0
 800cbe4:	d073      	beq.n	800ccce <_free_r+0x19e>
 800cbe6:	f8dc 200c 	ldr.w	r2, [ip, #12]
 800cbea:	60da      	str	r2, [r3, #12]
 800cbec:	6093      	str	r3, [r2, #8]
 800cbee:	f041 0301 	orr.w	r3, r1, #1
 800cbf2:	606b      	str	r3, [r5, #4]
 800cbf4:	5069      	str	r1, [r5, r1]
 800cbf6:	e7d0      	b.n	800cb9a <_free_r+0x6a>
 800cbf8:	4770      	bx	lr
 800cbfa:	f041 0301 	orr.w	r3, r1, #1
 800cbfe:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800cc02:	f844 3c04 	str.w	r3, [r4, #-4]
 800cc06:	f8cc 1000 	str.w	r1, [ip]
 800cc0a:	d3c9      	bcc.n	800cba0 <_free_r+0x70>
 800cc0c:	f5b1 6f20 	cmp.w	r1, #2560	; 0xa00
 800cc10:	ea4f 2351 	mov.w	r3, r1, lsr #9
 800cc14:	d248      	bcs.n	800cca8 <_free_r+0x178>
 800cc16:	098b      	lsrs	r3, r1, #6
 800cc18:	f103 0039 	add.w	r0, r3, #57	; 0x39
 800cc1c:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800cc20:	00c3      	lsls	r3, r0, #3
 800cc22:	18f8      	adds	r0, r7, r3
 800cc24:	58fb      	ldr	r3, [r7, r3]
 800cc26:	3808      	subs	r0, #8
 800cc28:	4298      	cmp	r0, r3
 800cc2a:	d059      	beq.n	800cce0 <_free_r+0x1b0>
 800cc2c:	685a      	ldr	r2, [r3, #4]
 800cc2e:	f022 0203 	bic.w	r2, r2, #3
 800cc32:	428a      	cmp	r2, r1
 800cc34:	d902      	bls.n	800cc3c <_free_r+0x10c>
 800cc36:	689b      	ldr	r3, [r3, #8]
 800cc38:	4298      	cmp	r0, r3
 800cc3a:	d1f7      	bne.n	800cc2c <_free_r+0xfc>
 800cc3c:	68d8      	ldr	r0, [r3, #12]
 800cc3e:	e9c5 3002 	strd	r3, r0, [r5, #8]
 800cc42:	6085      	str	r5, [r0, #8]
 800cc44:	60dd      	str	r5, [r3, #12]
 800cc46:	4630      	mov	r0, r6
 800cc48:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800cc4c:	f7fc bfb2 	b.w	8009bb4 <__malloc_unlock>
 800cc50:	eb0c 0203 	add.w	r2, ip, r3
 800cc54:	6852      	ldr	r2, [r2, #4]
 800cc56:	07d2      	lsls	r2, r2, #31
 800cc58:	d463      	bmi.n	800cd22 <_free_r+0x1f2>
 800cc5a:	440b      	add	r3, r1
 800cc5c:	e9dc 1202 	ldrd	r1, r2, [ip, #8]
 800cc60:	60ca      	str	r2, [r1, #12]
 800cc62:	6091      	str	r1, [r2, #8]
 800cc64:	f043 0201 	orr.w	r2, r3, #1
 800cc68:	606a      	str	r2, [r5, #4]
 800cc6a:	4630      	mov	r0, r6
 800cc6c:	50eb      	str	r3, [r5, r3]
 800cc6e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800cc72:	f7fc bf9f 	b.w	8009bb4 <__malloc_unlock>
 800cc76:	440b      	add	r3, r1
 800cc78:	07d1      	lsls	r1, r2, #31
 800cc7a:	d407      	bmi.n	800cc8c <_free_r+0x15c>
 800cc7c:	f854 2c08 	ldr.w	r2, [r4, #-8]
 800cc80:	1aad      	subs	r5, r5, r2
 800cc82:	4413      	add	r3, r2
 800cc84:	e9d5 1202 	ldrd	r1, r2, [r5, #8]
 800cc88:	60ca      	str	r2, [r1, #12]
 800cc8a:	6091      	str	r1, [r2, #8]
 800cc8c:	f043 0201 	orr.w	r2, r3, #1
 800cc90:	606a      	str	r2, [r5, #4]
 800cc92:	4a28      	ldr	r2, [pc, #160]	; (800cd34 <_free_r+0x204>)
 800cc94:	60bd      	str	r5, [r7, #8]
 800cc96:	6812      	ldr	r2, [r2, #0]
 800cc98:	429a      	cmp	r2, r3
 800cc9a:	d893      	bhi.n	800cbc4 <_free_r+0x94>
 800cc9c:	4b26      	ldr	r3, [pc, #152]	; (800cd38 <_free_r+0x208>)
 800cc9e:	4630      	mov	r0, r6
 800cca0:	6819      	ldr	r1, [r3, #0]
 800cca2:	f7ff fef5 	bl	800ca90 <_malloc_trim_r>
 800cca6:	e78d      	b.n	800cbc4 <_free_r+0x94>
 800cca8:	2b14      	cmp	r3, #20
 800ccaa:	d90a      	bls.n	800ccc2 <_free_r+0x192>
 800ccac:	2b54      	cmp	r3, #84	; 0x54
 800ccae:	d81f      	bhi.n	800ccf0 <_free_r+0x1c0>
 800ccb0:	0b0b      	lsrs	r3, r1, #12
 800ccb2:	f103 006f 	add.w	r0, r3, #111	; 0x6f
 800ccb6:	f103 026e 	add.w	r2, r3, #110	; 0x6e
 800ccba:	00c3      	lsls	r3, r0, #3
 800ccbc:	e7b1      	b.n	800cc22 <_free_r+0xf2>
 800ccbe:	4419      	add	r1, r3
 800ccc0:	e78d      	b.n	800cbde <_free_r+0xae>
 800ccc2:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 800ccc6:	f103 025b 	add.w	r2, r3, #91	; 0x5b
 800ccca:	00c3      	lsls	r3, r0, #3
 800cccc:	e7a9      	b.n	800cc22 <_free_r+0xf2>
 800ccce:	f041 0301 	orr.w	r3, r1, #1
 800ccd2:	e9c7 5504 	strd	r5, r5, [r7, #16]
 800ccd6:	e9c5 0002 	strd	r0, r0, [r5, #8]
 800ccda:	606b      	str	r3, [r5, #4]
 800ccdc:	5069      	str	r1, [r5, r1]
 800ccde:	e771      	b.n	800cbc4 <_free_r+0x94>
 800cce0:	6879      	ldr	r1, [r7, #4]
 800cce2:	1092      	asrs	r2, r2, #2
 800cce4:	2401      	movs	r4, #1
 800cce6:	fa04 f202 	lsl.w	r2, r4, r2
 800ccea:	430a      	orrs	r2, r1
 800ccec:	607a      	str	r2, [r7, #4]
 800ccee:	e7a6      	b.n	800cc3e <_free_r+0x10e>
 800ccf0:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800ccf4:	d806      	bhi.n	800cd04 <_free_r+0x1d4>
 800ccf6:	0bcb      	lsrs	r3, r1, #15
 800ccf8:	f103 0078 	add.w	r0, r3, #120	; 0x78
 800ccfc:	f103 0277 	add.w	r2, r3, #119	; 0x77
 800cd00:	00c3      	lsls	r3, r0, #3
 800cd02:	e78e      	b.n	800cc22 <_free_r+0xf2>
 800cd04:	f240 5254 	movw	r2, #1364	; 0x554
 800cd08:	4293      	cmp	r3, r2
 800cd0a:	d806      	bhi.n	800cd1a <_free_r+0x1ea>
 800cd0c:	0c8b      	lsrs	r3, r1, #18
 800cd0e:	f103 007d 	add.w	r0, r3, #125	; 0x7d
 800cd12:	f103 027c 	add.w	r2, r3, #124	; 0x7c
 800cd16:	00c3      	lsls	r3, r0, #3
 800cd18:	e783      	b.n	800cc22 <_free_r+0xf2>
 800cd1a:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 800cd1e:	227e      	movs	r2, #126	; 0x7e
 800cd20:	e77f      	b.n	800cc22 <_free_r+0xf2>
 800cd22:	f041 0301 	orr.w	r3, r1, #1
 800cd26:	606b      	str	r3, [r5, #4]
 800cd28:	f8cc 1000 	str.w	r1, [ip]
 800cd2c:	e74a      	b.n	800cbc4 <_free_r+0x94>
 800cd2e:	bf00      	nop
 800cd30:	24000124 	.word	0x24000124
 800cd34:	24000530 	.word	0x24000530
 800cd38:	240019c4 	.word	0x240019c4

0800cd3c <__ascii_mbtowc>:
 800cd3c:	b082      	sub	sp, #8
 800cd3e:	b149      	cbz	r1, 800cd54 <__ascii_mbtowc+0x18>
 800cd40:	b15a      	cbz	r2, 800cd5a <__ascii_mbtowc+0x1e>
 800cd42:	b16b      	cbz	r3, 800cd60 <__ascii_mbtowc+0x24>
 800cd44:	7813      	ldrb	r3, [r2, #0]
 800cd46:	600b      	str	r3, [r1, #0]
 800cd48:	7812      	ldrb	r2, [r2, #0]
 800cd4a:	1e10      	subs	r0, r2, #0
 800cd4c:	bf18      	it	ne
 800cd4e:	2001      	movne	r0, #1
 800cd50:	b002      	add	sp, #8
 800cd52:	4770      	bx	lr
 800cd54:	a901      	add	r1, sp, #4
 800cd56:	2a00      	cmp	r2, #0
 800cd58:	d1f3      	bne.n	800cd42 <__ascii_mbtowc+0x6>
 800cd5a:	4610      	mov	r0, r2
 800cd5c:	b002      	add	sp, #8
 800cd5e:	4770      	bx	lr
 800cd60:	f06f 0001 	mvn.w	r0, #1
 800cd64:	e7f4      	b.n	800cd50 <__ascii_mbtowc+0x14>
 800cd66:	bf00      	nop

0800cd68 <_Balloc>:
 800cd68:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800cd6a:	b570      	push	{r4, r5, r6, lr}
 800cd6c:	4605      	mov	r5, r0
 800cd6e:	460c      	mov	r4, r1
 800cd70:	b14b      	cbz	r3, 800cd86 <_Balloc+0x1e>
 800cd72:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800cd76:	b180      	cbz	r0, 800cd9a <_Balloc+0x32>
 800cd78:	6802      	ldr	r2, [r0, #0]
 800cd7a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800cd7e:	2300      	movs	r3, #0
 800cd80:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cd84:	bd70      	pop	{r4, r5, r6, pc}
 800cd86:	2221      	movs	r2, #33	; 0x21
 800cd88:	2104      	movs	r1, #4
 800cd8a:	f000 fe1d 	bl	800d9c8 <_calloc_r>
 800cd8e:	4603      	mov	r3, r0
 800cd90:	6468      	str	r0, [r5, #68]	; 0x44
 800cd92:	2800      	cmp	r0, #0
 800cd94:	d1ed      	bne.n	800cd72 <_Balloc+0xa>
 800cd96:	2000      	movs	r0, #0
 800cd98:	bd70      	pop	{r4, r5, r6, pc}
 800cd9a:	2101      	movs	r1, #1
 800cd9c:	fa01 f604 	lsl.w	r6, r1, r4
 800cda0:	1d72      	adds	r2, r6, #5
 800cda2:	0092      	lsls	r2, r2, #2
 800cda4:	4628      	mov	r0, r5
 800cda6:	f000 fe0f 	bl	800d9c8 <_calloc_r>
 800cdaa:	2800      	cmp	r0, #0
 800cdac:	d0f3      	beq.n	800cd96 <_Balloc+0x2e>
 800cdae:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800cdb2:	e7e4      	b.n	800cd7e <_Balloc+0x16>

0800cdb4 <_Bfree>:
 800cdb4:	b131      	cbz	r1, 800cdc4 <_Bfree+0x10>
 800cdb6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800cdb8:	684a      	ldr	r2, [r1, #4]
 800cdba:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800cdbe:	6008      	str	r0, [r1, #0]
 800cdc0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800cdc4:	4770      	bx	lr
 800cdc6:	bf00      	nop

0800cdc8 <__multadd>:
 800cdc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cdcc:	690d      	ldr	r5, [r1, #16]
 800cdce:	4607      	mov	r7, r0
 800cdd0:	460e      	mov	r6, r1
 800cdd2:	461c      	mov	r4, r3
 800cdd4:	f101 0e14 	add.w	lr, r1, #20
 800cdd8:	2000      	movs	r0, #0
 800cdda:	f8de 1000 	ldr.w	r1, [lr]
 800cdde:	b28b      	uxth	r3, r1
 800cde0:	fb02 4303 	mla	r3, r2, r3, r4
 800cde4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800cde8:	0c09      	lsrs	r1, r1, #16
 800cdea:	fb02 cc01 	mla	ip, r2, r1, ip
 800cdee:	3001      	adds	r0, #1
 800cdf0:	b29b      	uxth	r3, r3
 800cdf2:	eb03 430c 	add.w	r3, r3, ip, lsl #16
 800cdf6:	4285      	cmp	r5, r0
 800cdf8:	f84e 3b04 	str.w	r3, [lr], #4
 800cdfc:	ea4f 441c 	mov.w	r4, ip, lsr #16
 800ce00:	dceb      	bgt.n	800cdda <__multadd+0x12>
 800ce02:	b13c      	cbz	r4, 800ce14 <__multadd+0x4c>
 800ce04:	68b3      	ldr	r3, [r6, #8]
 800ce06:	42ab      	cmp	r3, r5
 800ce08:	dd07      	ble.n	800ce1a <__multadd+0x52>
 800ce0a:	eb06 0385 	add.w	r3, r6, r5, lsl #2
 800ce0e:	3501      	adds	r5, #1
 800ce10:	615c      	str	r4, [r3, #20]
 800ce12:	6135      	str	r5, [r6, #16]
 800ce14:	4630      	mov	r0, r6
 800ce16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce1a:	6871      	ldr	r1, [r6, #4]
 800ce1c:	4638      	mov	r0, r7
 800ce1e:	3101      	adds	r1, #1
 800ce20:	f7ff ffa2 	bl	800cd68 <_Balloc>
 800ce24:	4680      	mov	r8, r0
 800ce26:	b1a8      	cbz	r0, 800ce54 <__multadd+0x8c>
 800ce28:	6932      	ldr	r2, [r6, #16]
 800ce2a:	3202      	adds	r2, #2
 800ce2c:	f106 010c 	add.w	r1, r6, #12
 800ce30:	0092      	lsls	r2, r2, #2
 800ce32:	300c      	adds	r0, #12
 800ce34:	f7f3 faea 	bl	800040c <memcpy>
 800ce38:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ce3a:	6872      	ldr	r2, [r6, #4]
 800ce3c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ce40:	6031      	str	r1, [r6, #0]
 800ce42:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 800ce46:	4646      	mov	r6, r8
 800ce48:	eb06 0385 	add.w	r3, r6, r5, lsl #2
 800ce4c:	3501      	adds	r5, #1
 800ce4e:	615c      	str	r4, [r3, #20]
 800ce50:	6135      	str	r5, [r6, #16]
 800ce52:	e7df      	b.n	800ce14 <__multadd+0x4c>
 800ce54:	4b02      	ldr	r3, [pc, #8]	; (800ce60 <__multadd+0x98>)
 800ce56:	4803      	ldr	r0, [pc, #12]	; (800ce64 <__multadd+0x9c>)
 800ce58:	4642      	mov	r2, r8
 800ce5a:	21ba      	movs	r1, #186	; 0xba
 800ce5c:	f000 fd94 	bl	800d988 <__assert_func>
 800ce60:	0801000c 	.word	0x0801000c
 800ce64:	0801007c 	.word	0x0801007c

0800ce68 <__hi0bits>:
 800ce68:	0c02      	lsrs	r2, r0, #16
 800ce6a:	0412      	lsls	r2, r2, #16
 800ce6c:	4603      	mov	r3, r0
 800ce6e:	b9ca      	cbnz	r2, 800cea4 <__hi0bits+0x3c>
 800ce70:	0403      	lsls	r3, r0, #16
 800ce72:	2010      	movs	r0, #16
 800ce74:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800ce78:	bf04      	itt	eq
 800ce7a:	021b      	lsleq	r3, r3, #8
 800ce7c:	3008      	addeq	r0, #8
 800ce7e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800ce82:	bf04      	itt	eq
 800ce84:	011b      	lsleq	r3, r3, #4
 800ce86:	3004      	addeq	r0, #4
 800ce88:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800ce8c:	bf04      	itt	eq
 800ce8e:	009b      	lsleq	r3, r3, #2
 800ce90:	3002      	addeq	r0, #2
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	db05      	blt.n	800cea2 <__hi0bits+0x3a>
 800ce96:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800ce9a:	f100 0001 	add.w	r0, r0, #1
 800ce9e:	bf08      	it	eq
 800cea0:	2020      	moveq	r0, #32
 800cea2:	4770      	bx	lr
 800cea4:	2000      	movs	r0, #0
 800cea6:	e7e5      	b.n	800ce74 <__hi0bits+0xc>

0800cea8 <__lo0bits>:
 800cea8:	6803      	ldr	r3, [r0, #0]
 800ceaa:	f013 0207 	ands.w	r2, r3, #7
 800ceae:	4601      	mov	r1, r0
 800ceb0:	d007      	beq.n	800cec2 <__lo0bits+0x1a>
 800ceb2:	07da      	lsls	r2, r3, #31
 800ceb4:	d41f      	bmi.n	800cef6 <__lo0bits+0x4e>
 800ceb6:	0798      	lsls	r0, r3, #30
 800ceb8:	d521      	bpl.n	800cefe <__lo0bits+0x56>
 800ceba:	085b      	lsrs	r3, r3, #1
 800cebc:	600b      	str	r3, [r1, #0]
 800cebe:	2001      	movs	r0, #1
 800cec0:	4770      	bx	lr
 800cec2:	b298      	uxth	r0, r3
 800cec4:	b1a0      	cbz	r0, 800cef0 <__lo0bits+0x48>
 800cec6:	4610      	mov	r0, r2
 800cec8:	b2da      	uxtb	r2, r3
 800ceca:	b90a      	cbnz	r2, 800ced0 <__lo0bits+0x28>
 800cecc:	3008      	adds	r0, #8
 800cece:	0a1b      	lsrs	r3, r3, #8
 800ced0:	071a      	lsls	r2, r3, #28
 800ced2:	bf04      	itt	eq
 800ced4:	091b      	lsreq	r3, r3, #4
 800ced6:	3004      	addeq	r0, #4
 800ced8:	079a      	lsls	r2, r3, #30
 800ceda:	bf04      	itt	eq
 800cedc:	089b      	lsreq	r3, r3, #2
 800cede:	3002      	addeq	r0, #2
 800cee0:	07da      	lsls	r2, r3, #31
 800cee2:	d403      	bmi.n	800ceec <__lo0bits+0x44>
 800cee4:	085b      	lsrs	r3, r3, #1
 800cee6:	f100 0001 	add.w	r0, r0, #1
 800ceea:	d006      	beq.n	800cefa <__lo0bits+0x52>
 800ceec:	600b      	str	r3, [r1, #0]
 800ceee:	4770      	bx	lr
 800cef0:	0c1b      	lsrs	r3, r3, #16
 800cef2:	2010      	movs	r0, #16
 800cef4:	e7e8      	b.n	800cec8 <__lo0bits+0x20>
 800cef6:	2000      	movs	r0, #0
 800cef8:	4770      	bx	lr
 800cefa:	2020      	movs	r0, #32
 800cefc:	4770      	bx	lr
 800cefe:	089b      	lsrs	r3, r3, #2
 800cf00:	600b      	str	r3, [r1, #0]
 800cf02:	2002      	movs	r0, #2
 800cf04:	4770      	bx	lr
 800cf06:	bf00      	nop

0800cf08 <__i2b>:
 800cf08:	b538      	push	{r3, r4, r5, lr}
 800cf0a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800cf0c:	4604      	mov	r4, r0
 800cf0e:	460d      	mov	r5, r1
 800cf10:	b14b      	cbz	r3, 800cf26 <__i2b+0x1e>
 800cf12:	6858      	ldr	r0, [r3, #4]
 800cf14:	b1b0      	cbz	r0, 800cf44 <__i2b+0x3c>
 800cf16:	6802      	ldr	r2, [r0, #0]
 800cf18:	605a      	str	r2, [r3, #4]
 800cf1a:	2200      	movs	r2, #0
 800cf1c:	2301      	movs	r3, #1
 800cf1e:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cf22:	60c2      	str	r2, [r0, #12]
 800cf24:	bd38      	pop	{r3, r4, r5, pc}
 800cf26:	2221      	movs	r2, #33	; 0x21
 800cf28:	2104      	movs	r1, #4
 800cf2a:	f000 fd4d 	bl	800d9c8 <_calloc_r>
 800cf2e:	4603      	mov	r3, r0
 800cf30:	6460      	str	r0, [r4, #68]	; 0x44
 800cf32:	2800      	cmp	r0, #0
 800cf34:	d1ed      	bne.n	800cf12 <__i2b+0xa>
 800cf36:	4b09      	ldr	r3, [pc, #36]	; (800cf5c <__i2b+0x54>)
 800cf38:	4809      	ldr	r0, [pc, #36]	; (800cf60 <__i2b+0x58>)
 800cf3a:	2200      	movs	r2, #0
 800cf3c:	f240 1145 	movw	r1, #325	; 0x145
 800cf40:	f000 fd22 	bl	800d988 <__assert_func>
 800cf44:	221c      	movs	r2, #28
 800cf46:	2101      	movs	r1, #1
 800cf48:	4620      	mov	r0, r4
 800cf4a:	f000 fd3d 	bl	800d9c8 <_calloc_r>
 800cf4e:	2800      	cmp	r0, #0
 800cf50:	d0f1      	beq.n	800cf36 <__i2b+0x2e>
 800cf52:	2201      	movs	r2, #1
 800cf54:	2302      	movs	r3, #2
 800cf56:	e9c0 2301 	strd	r2, r3, [r0, #4]
 800cf5a:	e7de      	b.n	800cf1a <__i2b+0x12>
 800cf5c:	0801000c 	.word	0x0801000c
 800cf60:	0801007c 	.word	0x0801007c

0800cf64 <__multiply>:
 800cf64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf68:	690e      	ldr	r6, [r1, #16]
 800cf6a:	6915      	ldr	r5, [r2, #16]
 800cf6c:	42ae      	cmp	r6, r5
 800cf6e:	b085      	sub	sp, #20
 800cf70:	4688      	mov	r8, r1
 800cf72:	4614      	mov	r4, r2
 800cf74:	db05      	blt.n	800cf82 <__multiply+0x1e>
 800cf76:	462a      	mov	r2, r5
 800cf78:	4623      	mov	r3, r4
 800cf7a:	4635      	mov	r5, r6
 800cf7c:	460c      	mov	r4, r1
 800cf7e:	4616      	mov	r6, r2
 800cf80:	4698      	mov	r8, r3
 800cf82:	68a3      	ldr	r3, [r4, #8]
 800cf84:	6861      	ldr	r1, [r4, #4]
 800cf86:	19af      	adds	r7, r5, r6
 800cf88:	42bb      	cmp	r3, r7
 800cf8a:	bfb8      	it	lt
 800cf8c:	3101      	addlt	r1, #1
 800cf8e:	f7ff feeb 	bl	800cd68 <_Balloc>
 800cf92:	9001      	str	r0, [sp, #4]
 800cf94:	2800      	cmp	r0, #0
 800cf96:	f000 8087 	beq.w	800d0a8 <__multiply+0x144>
 800cf9a:	9b01      	ldr	r3, [sp, #4]
 800cf9c:	f103 0914 	add.w	r9, r3, #20
 800cfa0:	eb09 0a87 	add.w	sl, r9, r7, lsl #2
 800cfa4:	45d1      	cmp	r9, sl
 800cfa6:	d205      	bcs.n	800cfb4 <__multiply+0x50>
 800cfa8:	464b      	mov	r3, r9
 800cfaa:	2200      	movs	r2, #0
 800cfac:	f843 2b04 	str.w	r2, [r3], #4
 800cfb0:	459a      	cmp	sl, r3
 800cfb2:	d8fb      	bhi.n	800cfac <__multiply+0x48>
 800cfb4:	f108 0814 	add.w	r8, r8, #20
 800cfb8:	eb08 0b86 	add.w	fp, r8, r6, lsl #2
 800cfbc:	f104 0314 	add.w	r3, r4, #20
 800cfc0:	45d8      	cmp	r8, fp
 800cfc2:	461a      	mov	r2, r3
 800cfc4:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800cfc8:	d25f      	bcs.n	800d08a <__multiply+0x126>
 800cfca:	1b2b      	subs	r3, r5, r4
 800cfcc:	3b15      	subs	r3, #21
 800cfce:	f023 0303 	bic.w	r3, r3, #3
 800cfd2:	3304      	adds	r3, #4
 800cfd4:	3415      	adds	r4, #21
 800cfd6:	42a5      	cmp	r5, r4
 800cfd8:	bf38      	it	cc
 800cfda:	2304      	movcc	r3, #4
 800cfdc:	e9cd a702 	strd	sl, r7, [sp, #8]
 800cfe0:	46ac      	mov	ip, r5
 800cfe2:	461f      	mov	r7, r3
 800cfe4:	4692      	mov	sl, r2
 800cfe6:	e005      	b.n	800cff4 <__multiply+0x90>
 800cfe8:	0c09      	lsrs	r1, r1, #16
 800cfea:	d129      	bne.n	800d040 <__multiply+0xdc>
 800cfec:	45c3      	cmp	fp, r8
 800cfee:	f109 0904 	add.w	r9, r9, #4
 800cff2:	d948      	bls.n	800d086 <__multiply+0x122>
 800cff4:	f858 1b04 	ldr.w	r1, [r8], #4
 800cff8:	b28d      	uxth	r5, r1
 800cffa:	2d00      	cmp	r5, #0
 800cffc:	d0f4      	beq.n	800cfe8 <__multiply+0x84>
 800cffe:	4656      	mov	r6, sl
 800d000:	464c      	mov	r4, r9
 800d002:	2300      	movs	r3, #0
 800d004:	f856 1b04 	ldr.w	r1, [r6], #4
 800d008:	6822      	ldr	r2, [r4, #0]
 800d00a:	fa1f fe81 	uxth.w	lr, r1
 800d00e:	b290      	uxth	r0, r2
 800d010:	0c09      	lsrs	r1, r1, #16
 800d012:	fb05 000e 	mla	r0, r5, lr, r0
 800d016:	0c12      	lsrs	r2, r2, #16
 800d018:	4403      	add	r3, r0
 800d01a:	fb05 2201 	mla	r2, r5, r1, r2
 800d01e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d022:	b29b      	uxth	r3, r3
 800d024:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d028:	45b4      	cmp	ip, r6
 800d02a:	f844 3b04 	str.w	r3, [r4], #4
 800d02e:	ea4f 4312 	mov.w	r3, r2, lsr #16
 800d032:	d8e7      	bhi.n	800d004 <__multiply+0xa0>
 800d034:	f849 3007 	str.w	r3, [r9, r7]
 800d038:	f858 1c04 	ldr.w	r1, [r8, #-4]
 800d03c:	0c09      	lsrs	r1, r1, #16
 800d03e:	d0d5      	beq.n	800cfec <__multiply+0x88>
 800d040:	f8d9 3000 	ldr.w	r3, [r9]
 800d044:	4650      	mov	r0, sl
 800d046:	461a      	mov	r2, r3
 800d048:	464c      	mov	r4, r9
 800d04a:	2600      	movs	r6, #0
 800d04c:	8805      	ldrh	r5, [r0, #0]
 800d04e:	0c12      	lsrs	r2, r2, #16
 800d050:	fb01 2205 	mla	r2, r1, r5, r2
 800d054:	4416      	add	r6, r2
 800d056:	b29b      	uxth	r3, r3
 800d058:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800d05c:	f844 3b04 	str.w	r3, [r4], #4
 800d060:	f850 5b04 	ldr.w	r5, [r0], #4
 800d064:	6822      	ldr	r2, [r4, #0]
 800d066:	0c2d      	lsrs	r5, r5, #16
 800d068:	b293      	uxth	r3, r2
 800d06a:	fb01 3305 	mla	r3, r1, r5, r3
 800d06e:	eb03 4316 	add.w	r3, r3, r6, lsr #16
 800d072:	4584      	cmp	ip, r0
 800d074:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d078:	d8e8      	bhi.n	800d04c <__multiply+0xe8>
 800d07a:	45c3      	cmp	fp, r8
 800d07c:	f849 3007 	str.w	r3, [r9, r7]
 800d080:	f109 0904 	add.w	r9, r9, #4
 800d084:	d8b6      	bhi.n	800cff4 <__multiply+0x90>
 800d086:	e9dd a702 	ldrd	sl, r7, [sp, #8]
 800d08a:	2f00      	cmp	r7, #0
 800d08c:	dc02      	bgt.n	800d094 <__multiply+0x130>
 800d08e:	e005      	b.n	800d09c <__multiply+0x138>
 800d090:	3f01      	subs	r7, #1
 800d092:	d003      	beq.n	800d09c <__multiply+0x138>
 800d094:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
 800d098:	2b00      	cmp	r3, #0
 800d09a:	d0f9      	beq.n	800d090 <__multiply+0x12c>
 800d09c:	9b01      	ldr	r3, [sp, #4]
 800d09e:	4618      	mov	r0, r3
 800d0a0:	611f      	str	r7, [r3, #16]
 800d0a2:	b005      	add	sp, #20
 800d0a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0a8:	4b03      	ldr	r3, [pc, #12]	; (800d0b8 <__multiply+0x154>)
 800d0aa:	4804      	ldr	r0, [pc, #16]	; (800d0bc <__multiply+0x158>)
 800d0ac:	9a01      	ldr	r2, [sp, #4]
 800d0ae:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800d0b2:	f000 fc69 	bl	800d988 <__assert_func>
 800d0b6:	bf00      	nop
 800d0b8:	0801000c 	.word	0x0801000c
 800d0bc:	0801007c 	.word	0x0801007c

0800d0c0 <__pow5mult>:
 800d0c0:	f012 0303 	ands.w	r3, r2, #3
 800d0c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0c8:	4614      	mov	r4, r2
 800d0ca:	4606      	mov	r6, r0
 800d0cc:	d132      	bne.n	800d134 <__pow5mult+0x74>
 800d0ce:	460d      	mov	r5, r1
 800d0d0:	10a4      	asrs	r4, r4, #2
 800d0d2:	d020      	beq.n	800d116 <__pow5mult+0x56>
 800d0d4:	f8d6 8040 	ldr.w	r8, [r6, #64]	; 0x40
 800d0d8:	f1b8 0f00 	cmp.w	r8, #0
 800d0dc:	d033      	beq.n	800d146 <__pow5mult+0x86>
 800d0de:	07e3      	lsls	r3, r4, #31
 800d0e0:	f04f 0700 	mov.w	r7, #0
 800d0e4:	d407      	bmi.n	800d0f6 <__pow5mult+0x36>
 800d0e6:	1064      	asrs	r4, r4, #1
 800d0e8:	d015      	beq.n	800d116 <__pow5mult+0x56>
 800d0ea:	f8d8 0000 	ldr.w	r0, [r8]
 800d0ee:	b1a8      	cbz	r0, 800d11c <__pow5mult+0x5c>
 800d0f0:	4680      	mov	r8, r0
 800d0f2:	07e3      	lsls	r3, r4, #31
 800d0f4:	d5f7      	bpl.n	800d0e6 <__pow5mult+0x26>
 800d0f6:	4642      	mov	r2, r8
 800d0f8:	4629      	mov	r1, r5
 800d0fa:	4630      	mov	r0, r6
 800d0fc:	f7ff ff32 	bl	800cf64 <__multiply>
 800d100:	b1b5      	cbz	r5, 800d130 <__pow5mult+0x70>
 800d102:	6869      	ldr	r1, [r5, #4]
 800d104:	6c73      	ldr	r3, [r6, #68]	; 0x44
 800d106:	1064      	asrs	r4, r4, #1
 800d108:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 800d10c:	602a      	str	r2, [r5, #0]
 800d10e:	f843 5021 	str.w	r5, [r3, r1, lsl #2]
 800d112:	4605      	mov	r5, r0
 800d114:	d1e9      	bne.n	800d0ea <__pow5mult+0x2a>
 800d116:	4628      	mov	r0, r5
 800d118:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d11c:	4642      	mov	r2, r8
 800d11e:	4641      	mov	r1, r8
 800d120:	4630      	mov	r0, r6
 800d122:	f7ff ff1f 	bl	800cf64 <__multiply>
 800d126:	f8c8 0000 	str.w	r0, [r8]
 800d12a:	6007      	str	r7, [r0, #0]
 800d12c:	4680      	mov	r8, r0
 800d12e:	e7e0      	b.n	800d0f2 <__pow5mult+0x32>
 800d130:	4605      	mov	r5, r0
 800d132:	e7d8      	b.n	800d0e6 <__pow5mult+0x26>
 800d134:	3b01      	subs	r3, #1
 800d136:	4a0f      	ldr	r2, [pc, #60]	; (800d174 <__pow5mult+0xb4>)
 800d138:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800d13c:	2300      	movs	r3, #0
 800d13e:	f7ff fe43 	bl	800cdc8 <__multadd>
 800d142:	4605      	mov	r5, r0
 800d144:	e7c4      	b.n	800d0d0 <__pow5mult+0x10>
 800d146:	2101      	movs	r1, #1
 800d148:	4630      	mov	r0, r6
 800d14a:	f7ff fe0d 	bl	800cd68 <_Balloc>
 800d14e:	4680      	mov	r8, r0
 800d150:	b140      	cbz	r0, 800d164 <__pow5mult+0xa4>
 800d152:	2301      	movs	r3, #1
 800d154:	f240 2271 	movw	r2, #625	; 0x271
 800d158:	e9c0 3204 	strd	r3, r2, [r0, #16]
 800d15c:	2300      	movs	r3, #0
 800d15e:	6430      	str	r0, [r6, #64]	; 0x40
 800d160:	6003      	str	r3, [r0, #0]
 800d162:	e7bc      	b.n	800d0de <__pow5mult+0x1e>
 800d164:	4b04      	ldr	r3, [pc, #16]	; (800d178 <__pow5mult+0xb8>)
 800d166:	4805      	ldr	r0, [pc, #20]	; (800d17c <__pow5mult+0xbc>)
 800d168:	4642      	mov	r2, r8
 800d16a:	f240 1145 	movw	r1, #325	; 0x145
 800d16e:	f000 fc0b 	bl	800d988 <__assert_func>
 800d172:	bf00      	nop
 800d174:	080101c8 	.word	0x080101c8
 800d178:	0801000c 	.word	0x0801000c
 800d17c:	0801007c 	.word	0x0801007c

0800d180 <__lshift>:
 800d180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d184:	460c      	mov	r4, r1
 800d186:	4690      	mov	r8, r2
 800d188:	6926      	ldr	r6, [r4, #16]
 800d18a:	68a3      	ldr	r3, [r4, #8]
 800d18c:	6849      	ldr	r1, [r1, #4]
 800d18e:	eb06 1662 	add.w	r6, r6, r2, asr #5
 800d192:	1c75      	adds	r5, r6, #1
 800d194:	429d      	cmp	r5, r3
 800d196:	4607      	mov	r7, r0
 800d198:	ea4f 1962 	mov.w	r9, r2, asr #5
 800d19c:	dd04      	ble.n	800d1a8 <__lshift+0x28>
 800d19e:	005b      	lsls	r3, r3, #1
 800d1a0:	429d      	cmp	r5, r3
 800d1a2:	f101 0101 	add.w	r1, r1, #1
 800d1a6:	dcfa      	bgt.n	800d19e <__lshift+0x1e>
 800d1a8:	4638      	mov	r0, r7
 800d1aa:	f7ff fddd 	bl	800cd68 <_Balloc>
 800d1ae:	4684      	mov	ip, r0
 800d1b0:	2800      	cmp	r0, #0
 800d1b2:	d051      	beq.n	800d258 <__lshift+0xd8>
 800d1b4:	f1b9 0f00 	cmp.w	r9, #0
 800d1b8:	f100 0014 	add.w	r0, r0, #20
 800d1bc:	dd0e      	ble.n	800d1dc <__lshift+0x5c>
 800d1be:	f109 0205 	add.w	r2, r9, #5
 800d1c2:	ea4f 0e82 	mov.w	lr, r2, lsl #2
 800d1c6:	4603      	mov	r3, r0
 800d1c8:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
 800d1cc:	2100      	movs	r1, #0
 800d1ce:	f843 1b04 	str.w	r1, [r3], #4
 800d1d2:	4293      	cmp	r3, r2
 800d1d4:	d1fb      	bne.n	800d1ce <__lshift+0x4e>
 800d1d6:	f1ae 0314 	sub.w	r3, lr, #20
 800d1da:	4418      	add	r0, r3
 800d1dc:	6921      	ldr	r1, [r4, #16]
 800d1de:	f104 0314 	add.w	r3, r4, #20
 800d1e2:	f018 081f 	ands.w	r8, r8, #31
 800d1e6:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800d1ea:	d02d      	beq.n	800d248 <__lshift+0xc8>
 800d1ec:	f1c8 0920 	rsb	r9, r8, #32
 800d1f0:	4686      	mov	lr, r0
 800d1f2:	f04f 0a00 	mov.w	sl, #0
 800d1f6:	681a      	ldr	r2, [r3, #0]
 800d1f8:	fa02 f208 	lsl.w	r2, r2, r8
 800d1fc:	ea42 020a 	orr.w	r2, r2, sl
 800d200:	f84e 2b04 	str.w	r2, [lr], #4
 800d204:	f853 2b04 	ldr.w	r2, [r3], #4
 800d208:	4299      	cmp	r1, r3
 800d20a:	fa22 fa09 	lsr.w	sl, r2, r9
 800d20e:	d8f2      	bhi.n	800d1f6 <__lshift+0x76>
 800d210:	1b0b      	subs	r3, r1, r4
 800d212:	3b15      	subs	r3, #21
 800d214:	f023 0303 	bic.w	r3, r3, #3
 800d218:	3304      	adds	r3, #4
 800d21a:	f104 0215 	add.w	r2, r4, #21
 800d21e:	4291      	cmp	r1, r2
 800d220:	bf38      	it	cc
 800d222:	2304      	movcc	r3, #4
 800d224:	f1ba 0f00 	cmp.w	sl, #0
 800d228:	bf18      	it	ne
 800d22a:	462e      	movne	r6, r5
 800d22c:	f840 a003 	str.w	sl, [r0, r3]
 800d230:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d232:	6862      	ldr	r2, [r4, #4]
 800d234:	f8cc 6010 	str.w	r6, [ip, #16]
 800d238:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d23c:	6021      	str	r1, [r4, #0]
 800d23e:	4660      	mov	r0, ip
 800d240:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d244:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d248:	3804      	subs	r0, #4
 800d24a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d24e:	f840 2f04 	str.w	r2, [r0, #4]!
 800d252:	4299      	cmp	r1, r3
 800d254:	d8f9      	bhi.n	800d24a <__lshift+0xca>
 800d256:	e7eb      	b.n	800d230 <__lshift+0xb0>
 800d258:	4b03      	ldr	r3, [pc, #12]	; (800d268 <__lshift+0xe8>)
 800d25a:	4804      	ldr	r0, [pc, #16]	; (800d26c <__lshift+0xec>)
 800d25c:	4662      	mov	r2, ip
 800d25e:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800d262:	f000 fb91 	bl	800d988 <__assert_func>
 800d266:	bf00      	nop
 800d268:	0801000c 	.word	0x0801000c
 800d26c:	0801007c 	.word	0x0801007c

0800d270 <__mcmp>:
 800d270:	690b      	ldr	r3, [r1, #16]
 800d272:	4684      	mov	ip, r0
 800d274:	6900      	ldr	r0, [r0, #16]
 800d276:	1ac0      	subs	r0, r0, r3
 800d278:	d115      	bne.n	800d2a6 <__mcmp+0x36>
 800d27a:	f10c 0c14 	add.w	ip, ip, #20
 800d27e:	3114      	adds	r1, #20
 800d280:	eb0c 0283 	add.w	r2, ip, r3, lsl #2
 800d284:	b410      	push	{r4}
 800d286:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800d28a:	e001      	b.n	800d290 <__mcmp+0x20>
 800d28c:	4594      	cmp	ip, r2
 800d28e:	d208      	bcs.n	800d2a2 <__mcmp+0x32>
 800d290:	f852 4d04 	ldr.w	r4, [r2, #-4]!
 800d294:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d298:	428c      	cmp	r4, r1
 800d29a:	d0f7      	beq.n	800d28c <__mcmp+0x1c>
 800d29c:	d204      	bcs.n	800d2a8 <__mcmp+0x38>
 800d29e:	f04f 30ff 	mov.w	r0, #4294967295
 800d2a2:	bc10      	pop	{r4}
 800d2a4:	4770      	bx	lr
 800d2a6:	4770      	bx	lr
 800d2a8:	2001      	movs	r0, #1
 800d2aa:	bc10      	pop	{r4}
 800d2ac:	4770      	bx	lr
 800d2ae:	bf00      	nop

0800d2b0 <__mdiff>:
 800d2b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2b4:	690f      	ldr	r7, [r1, #16]
 800d2b6:	6913      	ldr	r3, [r2, #16]
 800d2b8:	1aff      	subs	r7, r7, r3
 800d2ba:	2f00      	cmp	r7, #0
 800d2bc:	460e      	mov	r6, r1
 800d2be:	4690      	mov	r8, r2
 800d2c0:	d17f      	bne.n	800d3c2 <__mdiff+0x112>
 800d2c2:	f101 0514 	add.w	r5, r1, #20
 800d2c6:	3214      	adds	r2, #20
 800d2c8:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800d2cc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800d2d0:	e001      	b.n	800d2d6 <__mdiff+0x26>
 800d2d2:	429d      	cmp	r5, r3
 800d2d4:	d278      	bcs.n	800d3c8 <__mdiff+0x118>
 800d2d6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d2da:	f852 4d04 	ldr.w	r4, [r2, #-4]!
 800d2de:	42a1      	cmp	r1, r4
 800d2e0:	d0f7      	beq.n	800d2d2 <__mdiff+0x22>
 800d2e2:	d369      	bcc.n	800d3b8 <__mdiff+0x108>
 800d2e4:	6871      	ldr	r1, [r6, #4]
 800d2e6:	f7ff fd3f 	bl	800cd68 <_Balloc>
 800d2ea:	4681      	mov	r9, r0
 800d2ec:	2800      	cmp	r0, #0
 800d2ee:	d077      	beq.n	800d3e0 <__mdiff+0x130>
 800d2f0:	6935      	ldr	r5, [r6, #16]
 800d2f2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800d2f6:	60c7      	str	r7, [r0, #12]
 800d2f8:	f108 0e14 	add.w	lr, r8, #20
 800d2fc:	f106 0014 	add.w	r0, r6, #20
 800d300:	f109 0a14 	add.w	sl, r9, #20
 800d304:	f106 0110 	add.w	r1, r6, #16
 800d308:	eb0e 0282 	add.w	r2, lr, r2, lsl #2
 800d30c:	eb00 0785 	add.w	r7, r0, r5, lsl #2
 800d310:	4656      	mov	r6, sl
 800d312:	f04f 0c00 	mov.w	ip, #0
 800d316:	f85e 4b04 	ldr.w	r4, [lr], #4
 800d31a:	f851 bf04 	ldr.w	fp, [r1, #4]!
 800d31e:	b2a3      	uxth	r3, r4
 800d320:	fa1c fc8b 	uxtah	ip, ip, fp
 800d324:	ebac 0303 	sub.w	r3, ip, r3
 800d328:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800d32c:	ebcc 4c1b 	rsb	ip, ip, fp, lsr #16
 800d330:	eb0c 4c23 	add.w	ip, ip, r3, asr #16
 800d334:	b29b      	uxth	r3, r3
 800d336:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 800d33a:	4572      	cmp	r2, lr
 800d33c:	f846 3b04 	str.w	r3, [r6], #4
 800d340:	ea4f 4c2c 	mov.w	ip, ip, asr #16
 800d344:	d8e7      	bhi.n	800d316 <__mdiff+0x66>
 800d346:	eba2 0108 	sub.w	r1, r2, r8
 800d34a:	3915      	subs	r1, #21
 800d34c:	f108 0815 	add.w	r8, r8, #21
 800d350:	4542      	cmp	r2, r8
 800d352:	f021 0403 	bic.w	r4, r1, #3
 800d356:	f104 0404 	add.w	r4, r4, #4
 800d35a:	bf38      	it	cc
 800d35c:	2404      	movcc	r4, #4
 800d35e:	4420      	add	r0, r4
 800d360:	f021 0203 	bic.w	r2, r1, #3
 800d364:	bf38      	it	cc
 800d366:	2200      	movcc	r2, #0
 800d368:	4287      	cmp	r7, r0
 800d36a:	4452      	add	r2, sl
 800d36c:	4454      	add	r4, sl
 800d36e:	d918      	bls.n	800d3a2 <__mdiff+0xf2>
 800d370:	4626      	mov	r6, r4
 800d372:	4601      	mov	r1, r0
 800d374:	f851 3b04 	ldr.w	r3, [r1], #4
 800d378:	fa1c fc83 	uxtah	ip, ip, r3
 800d37c:	ea4f 422c 	mov.w	r2, ip, asr #16
 800d380:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d384:	fa1f fc8c 	uxth.w	ip, ip
 800d388:	ea4c 4302 	orr.w	r3, ip, r2, lsl #16
 800d38c:	428f      	cmp	r7, r1
 800d38e:	f846 3b04 	str.w	r3, [r6], #4
 800d392:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d396:	d8ed      	bhi.n	800d374 <__mdiff+0xc4>
 800d398:	3f01      	subs	r7, #1
 800d39a:	1a3f      	subs	r7, r7, r0
 800d39c:	f027 0703 	bic.w	r7, r7, #3
 800d3a0:	19e2      	adds	r2, r4, r7
 800d3a2:	b923      	cbnz	r3, 800d3ae <__mdiff+0xfe>
 800d3a4:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800d3a8:	3d01      	subs	r5, #1
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d0fa      	beq.n	800d3a4 <__mdiff+0xf4>
 800d3ae:	f8c9 5010 	str.w	r5, [r9, #16]
 800d3b2:	4648      	mov	r0, r9
 800d3b4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3b8:	4633      	mov	r3, r6
 800d3ba:	2701      	movs	r7, #1
 800d3bc:	4646      	mov	r6, r8
 800d3be:	4698      	mov	r8, r3
 800d3c0:	e790      	b.n	800d2e4 <__mdiff+0x34>
 800d3c2:	dbf9      	blt.n	800d3b8 <__mdiff+0x108>
 800d3c4:	2700      	movs	r7, #0
 800d3c6:	e78d      	b.n	800d2e4 <__mdiff+0x34>
 800d3c8:	2100      	movs	r1, #0
 800d3ca:	f7ff fccd 	bl	800cd68 <_Balloc>
 800d3ce:	4681      	mov	r9, r0
 800d3d0:	b168      	cbz	r0, 800d3ee <__mdiff+0x13e>
 800d3d2:	2201      	movs	r2, #1
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	e9c9 2304 	strd	r2, r3, [r9, #16]
 800d3da:	4648      	mov	r0, r9
 800d3dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3e0:	4b06      	ldr	r3, [pc, #24]	; (800d3fc <__mdiff+0x14c>)
 800d3e2:	4807      	ldr	r0, [pc, #28]	; (800d400 <__mdiff+0x150>)
 800d3e4:	464a      	mov	r2, r9
 800d3e6:	f240 2145 	movw	r1, #581	; 0x245
 800d3ea:	f000 facd 	bl	800d988 <__assert_func>
 800d3ee:	4b03      	ldr	r3, [pc, #12]	; (800d3fc <__mdiff+0x14c>)
 800d3f0:	4803      	ldr	r0, [pc, #12]	; (800d400 <__mdiff+0x150>)
 800d3f2:	464a      	mov	r2, r9
 800d3f4:	f240 2137 	movw	r1, #567	; 0x237
 800d3f8:	f000 fac6 	bl	800d988 <__assert_func>
 800d3fc:	0801000c 	.word	0x0801000c
 800d400:	0801007c 	.word	0x0801007c

0800d404 <__d2b>:
 800d404:	b570      	push	{r4, r5, r6, lr}
 800d406:	2101      	movs	r1, #1
 800d408:	b082      	sub	sp, #8
 800d40a:	4616      	mov	r6, r2
 800d40c:	461d      	mov	r5, r3
 800d40e:	f7ff fcab 	bl	800cd68 <_Balloc>
 800d412:	4604      	mov	r4, r0
 800d414:	2800      	cmp	r0, #0
 800d416:	d04a      	beq.n	800d4ae <__d2b+0xaa>
 800d418:	462b      	mov	r3, r5
 800d41a:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800d41e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d422:	b10d      	cbz	r5, 800d428 <__d2b+0x24>
 800d424:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d428:	2e00      	cmp	r6, #0
 800d42a:	9301      	str	r3, [sp, #4]
 800d42c:	d114      	bne.n	800d458 <__d2b+0x54>
 800d42e:	a801      	add	r0, sp, #4
 800d430:	f7ff fd3a 	bl	800cea8 <__lo0bits>
 800d434:	9b01      	ldr	r3, [sp, #4]
 800d436:	6163      	str	r3, [r4, #20]
 800d438:	2101      	movs	r1, #1
 800d43a:	3020      	adds	r0, #32
 800d43c:	6121      	str	r1, [r4, #16]
 800d43e:	b315      	cbz	r5, 800d486 <__d2b+0x82>
 800d440:	9b06      	ldr	r3, [sp, #24]
 800d442:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d446:	4405      	add	r5, r0
 800d448:	601d      	str	r5, [r3, #0]
 800d44a:	9b07      	ldr	r3, [sp, #28]
 800d44c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d450:	6018      	str	r0, [r3, #0]
 800d452:	4620      	mov	r0, r4
 800d454:	b002      	add	sp, #8
 800d456:	bd70      	pop	{r4, r5, r6, pc}
 800d458:	4668      	mov	r0, sp
 800d45a:	9600      	str	r6, [sp, #0]
 800d45c:	f7ff fd24 	bl	800cea8 <__lo0bits>
 800d460:	b308      	cbz	r0, 800d4a6 <__d2b+0xa2>
 800d462:	9b01      	ldr	r3, [sp, #4]
 800d464:	9900      	ldr	r1, [sp, #0]
 800d466:	f1c0 0220 	rsb	r2, r0, #32
 800d46a:	fa03 f202 	lsl.w	r2, r3, r2
 800d46e:	430a      	orrs	r2, r1
 800d470:	40c3      	lsrs	r3, r0
 800d472:	9301      	str	r3, [sp, #4]
 800d474:	6162      	str	r2, [r4, #20]
 800d476:	2b00      	cmp	r3, #0
 800d478:	bf14      	ite	ne
 800d47a:	2102      	movne	r1, #2
 800d47c:	2101      	moveq	r1, #1
 800d47e:	61a3      	str	r3, [r4, #24]
 800d480:	6121      	str	r1, [r4, #16]
 800d482:	2d00      	cmp	r5, #0
 800d484:	d1dc      	bne.n	800d440 <__d2b+0x3c>
 800d486:	eb04 0281 	add.w	r2, r4, r1, lsl #2
 800d48a:	f2a0 4332 	subw	r3, r0, #1074	; 0x432
 800d48e:	6910      	ldr	r0, [r2, #16]
 800d490:	9a06      	ldr	r2, [sp, #24]
 800d492:	6013      	str	r3, [r2, #0]
 800d494:	f7ff fce8 	bl	800ce68 <__hi0bits>
 800d498:	9b07      	ldr	r3, [sp, #28]
 800d49a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800d49e:	6018      	str	r0, [r3, #0]
 800d4a0:	4620      	mov	r0, r4
 800d4a2:	b002      	add	sp, #8
 800d4a4:	bd70      	pop	{r4, r5, r6, pc}
 800d4a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d4aa:	6162      	str	r2, [r4, #20]
 800d4ac:	e7e3      	b.n	800d476 <__d2b+0x72>
 800d4ae:	4b03      	ldr	r3, [pc, #12]	; (800d4bc <__d2b+0xb8>)
 800d4b0:	4803      	ldr	r0, [pc, #12]	; (800d4c0 <__d2b+0xbc>)
 800d4b2:	4622      	mov	r2, r4
 800d4b4:	f240 310f 	movw	r1, #783	; 0x30f
 800d4b8:	f000 fa66 	bl	800d988 <__assert_func>
 800d4bc:	0801000c 	.word	0x0801000c
 800d4c0:	0801007c 	.word	0x0801007c

0800d4c4 <__ascii_wctomb>:
 800d4c4:	b149      	cbz	r1, 800d4da <__ascii_wctomb+0x16>
 800d4c6:	2aff      	cmp	r2, #255	; 0xff
 800d4c8:	d802      	bhi.n	800d4d0 <__ascii_wctomb+0xc>
 800d4ca:	700a      	strb	r2, [r1, #0]
 800d4cc:	2001      	movs	r0, #1
 800d4ce:	4770      	bx	lr
 800d4d0:	238a      	movs	r3, #138	; 0x8a
 800d4d2:	6003      	str	r3, [r0, #0]
 800d4d4:	f04f 30ff 	mov.w	r0, #4294967295
 800d4d8:	4770      	bx	lr
 800d4da:	4608      	mov	r0, r1
 800d4dc:	4770      	bx	lr
 800d4de:	bf00      	nop

0800d4e0 <_wcrtomb_r>:
 800d4e0:	b570      	push	{r4, r5, r6, lr}
 800d4e2:	4605      	mov	r5, r0
 800d4e4:	b084      	sub	sp, #16
 800d4e6:	b15b      	cbz	r3, 800d500 <_wcrtomb_r+0x20>
 800d4e8:	461c      	mov	r4, r3
 800d4ea:	b169      	cbz	r1, 800d508 <_wcrtomb_r+0x28>
 800d4ec:	4b0e      	ldr	r3, [pc, #56]	; (800d528 <_wcrtomb_r+0x48>)
 800d4ee:	4628      	mov	r0, r5
 800d4f0:	f8d3 60e0 	ldr.w	r6, [r3, #224]	; 0xe0
 800d4f4:	4623      	mov	r3, r4
 800d4f6:	47b0      	blx	r6
 800d4f8:	1c43      	adds	r3, r0, #1
 800d4fa:	d00f      	beq.n	800d51c <_wcrtomb_r+0x3c>
 800d4fc:	b004      	add	sp, #16
 800d4fe:	bd70      	pop	{r4, r5, r6, pc}
 800d500:	f500 7482 	add.w	r4, r0, #260	; 0x104
 800d504:	2900      	cmp	r1, #0
 800d506:	d1f1      	bne.n	800d4ec <_wcrtomb_r+0xc>
 800d508:	4a07      	ldr	r2, [pc, #28]	; (800d528 <_wcrtomb_r+0x48>)
 800d50a:	4623      	mov	r3, r4
 800d50c:	f8d2 60e0 	ldr.w	r6, [r2, #224]	; 0xe0
 800d510:	4628      	mov	r0, r5
 800d512:	460a      	mov	r2, r1
 800d514:	a901      	add	r1, sp, #4
 800d516:	47b0      	blx	r6
 800d518:	1c43      	adds	r3, r0, #1
 800d51a:	d1ef      	bne.n	800d4fc <_wcrtomb_r+0x1c>
 800d51c:	2200      	movs	r2, #0
 800d51e:	238a      	movs	r3, #138	; 0x8a
 800d520:	6022      	str	r2, [r4, #0]
 800d522:	602b      	str	r3, [r5, #0]
 800d524:	b004      	add	sp, #16
 800d526:	bd70      	pop	{r4, r5, r6, pc}
 800d528:	24000540 	.word	0x24000540

0800d52c <_wcsrtombs_r>:
 800d52c:	b500      	push	{lr}
 800d52e:	b083      	sub	sp, #12
 800d530:	f8dd c010 	ldr.w	ip, [sp, #16]
 800d534:	e9cd 3c00 	strd	r3, ip, [sp]
 800d538:	f04f 33ff 	mov.w	r3, #4294967295
 800d53c:	f000 fce8 	bl	800df10 <_wcsnrtombs_r>
 800d540:	b003      	add	sp, #12
 800d542:	f85d fb04 	ldr.w	pc, [sp], #4
 800d546:	bf00      	nop

0800d548 <__ssprint_r>:
 800d548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d54c:	6893      	ldr	r3, [r2, #8]
 800d54e:	6817      	ldr	r7, [r2, #0]
 800d550:	b083      	sub	sp, #12
 800d552:	4692      	mov	sl, r2
 800d554:	2b00      	cmp	r3, #0
 800d556:	d070      	beq.n	800d63a <__ssprint_r+0xf2>
 800d558:	4681      	mov	r9, r0
 800d55a:	688a      	ldr	r2, [r1, #8]
 800d55c:	6808      	ldr	r0, [r1, #0]
 800d55e:	460c      	mov	r4, r1
 800d560:	3708      	adds	r7, #8
 800d562:	e043      	b.n	800d5ec <__ssprint_r+0xa4>
 800d564:	89a3      	ldrh	r3, [r4, #12]
 800d566:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800d56a:	d02e      	beq.n	800d5ca <__ssprint_r+0x82>
 800d56c:	e9d4 1604 	ldrd	r1, r6, [r4, #16]
 800d570:	eba0 0801 	sub.w	r8, r0, r1
 800d574:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800d578:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
 800d57c:	f108 0001 	add.w	r0, r8, #1
 800d580:	1076      	asrs	r6, r6, #1
 800d582:	4428      	add	r0, r5
 800d584:	42b0      	cmp	r0, r6
 800d586:	4632      	mov	r2, r6
 800d588:	bf84      	itt	hi
 800d58a:	4606      	movhi	r6, r0
 800d58c:	4632      	movhi	r2, r6
 800d58e:	055b      	lsls	r3, r3, #21
 800d590:	d537      	bpl.n	800d602 <__ssprint_r+0xba>
 800d592:	4611      	mov	r1, r2
 800d594:	4648      	mov	r0, r9
 800d596:	f7fc f857 	bl	8009648 <_malloc_r>
 800d59a:	9001      	str	r0, [sp, #4]
 800d59c:	2800      	cmp	r0, #0
 800d59e:	d03a      	beq.n	800d616 <__ssprint_r+0xce>
 800d5a0:	4642      	mov	r2, r8
 800d5a2:	6921      	ldr	r1, [r4, #16]
 800d5a4:	f7f2 ff32 	bl	800040c <memcpy>
 800d5a8:	89a2      	ldrh	r2, [r4, #12]
 800d5aa:	9b01      	ldr	r3, [sp, #4]
 800d5ac:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800d5b0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d5b4:	81a2      	strh	r2, [r4, #12]
 800d5b6:	eba6 0208 	sub.w	r2, r6, r8
 800d5ba:	eb03 0008 	add.w	r0, r3, r8
 800d5be:	6166      	str	r6, [r4, #20]
 800d5c0:	60a2      	str	r2, [r4, #8]
 800d5c2:	6123      	str	r3, [r4, #16]
 800d5c4:	6020      	str	r0, [r4, #0]
 800d5c6:	462e      	mov	r6, r5
 800d5c8:	46a8      	mov	r8, r5
 800d5ca:	4642      	mov	r2, r8
 800d5cc:	4659      	mov	r1, fp
 800d5ce:	f000 f959 	bl	800d884 <memmove>
 800d5d2:	f8da 3008 	ldr.w	r3, [sl, #8]
 800d5d6:	68a2      	ldr	r2, [r4, #8]
 800d5d8:	6820      	ldr	r0, [r4, #0]
 800d5da:	1b92      	subs	r2, r2, r6
 800d5dc:	4440      	add	r0, r8
 800d5de:	1b5b      	subs	r3, r3, r5
 800d5e0:	60a2      	str	r2, [r4, #8]
 800d5e2:	6020      	str	r0, [r4, #0]
 800d5e4:	f8ca 3008 	str.w	r3, [sl, #8]
 800d5e8:	b33b      	cbz	r3, 800d63a <__ssprint_r+0xf2>
 800d5ea:	3708      	adds	r7, #8
 800d5ec:	e957 b502 	ldrd	fp, r5, [r7, #-8]
 800d5f0:	2d00      	cmp	r5, #0
 800d5f2:	d0fa      	beq.n	800d5ea <__ssprint_r+0xa2>
 800d5f4:	42aa      	cmp	r2, r5
 800d5f6:	4616      	mov	r6, r2
 800d5f8:	4690      	mov	r8, r2
 800d5fa:	d9b3      	bls.n	800d564 <__ssprint_r+0x1c>
 800d5fc:	462e      	mov	r6, r5
 800d5fe:	46a8      	mov	r8, r5
 800d600:	e7e3      	b.n	800d5ca <__ssprint_r+0x82>
 800d602:	4648      	mov	r0, r9
 800d604:	f000 fa1c 	bl	800da40 <_realloc_r>
 800d608:	4603      	mov	r3, r0
 800d60a:	2800      	cmp	r0, #0
 800d60c:	d1d3      	bne.n	800d5b6 <__ssprint_r+0x6e>
 800d60e:	6921      	ldr	r1, [r4, #16]
 800d610:	4648      	mov	r0, r9
 800d612:	f7ff fa8d 	bl	800cb30 <_free_r>
 800d616:	89a3      	ldrh	r3, [r4, #12]
 800d618:	220c      	movs	r2, #12
 800d61a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d61e:	f8c9 2000 	str.w	r2, [r9]
 800d622:	f04f 30ff 	mov.w	r0, #4294967295
 800d626:	81a3      	strh	r3, [r4, #12]
 800d628:	2200      	movs	r2, #0
 800d62a:	2300      	movs	r3, #0
 800d62c:	f8ca 2008 	str.w	r2, [sl, #8]
 800d630:	f8ca 3004 	str.w	r3, [sl, #4]
 800d634:	b003      	add	sp, #12
 800d636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d63a:	2000      	movs	r0, #0
 800d63c:	2300      	movs	r3, #0
 800d63e:	f8ca 3004 	str.w	r3, [sl, #4]
 800d642:	b003      	add	sp, #12
 800d644:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d648 <_fclose_r>:
 800d648:	b570      	push	{r4, r5, r6, lr}
 800d64a:	2900      	cmp	r1, #0
 800d64c:	d04b      	beq.n	800d6e6 <_fclose_r+0x9e>
 800d64e:	4606      	mov	r6, r0
 800d650:	460c      	mov	r4, r1
 800d652:	b110      	cbz	r0, 800d65a <_fclose_r+0x12>
 800d654:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800d656:	2b00      	cmp	r3, #0
 800d658:	d048      	beq.n	800d6ec <_fclose_r+0xa4>
 800d65a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d65c:	07d8      	lsls	r0, r3, #31
 800d65e:	d534      	bpl.n	800d6ca <_fclose_r+0x82>
 800d660:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d664:	2b00      	cmp	r3, #0
 800d666:	d03e      	beq.n	800d6e6 <_fclose_r+0x9e>
 800d668:	4621      	mov	r1, r4
 800d66a:	4630      	mov	r0, r6
 800d66c:	f000 f850 	bl	800d710 <__sflush_r>
 800d670:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800d672:	4605      	mov	r5, r0
 800d674:	b133      	cbz	r3, 800d684 <_fclose_r+0x3c>
 800d676:	69e1      	ldr	r1, [r4, #28]
 800d678:	4630      	mov	r0, r6
 800d67a:	4798      	blx	r3
 800d67c:	2800      	cmp	r0, #0
 800d67e:	bfb8      	it	lt
 800d680:	f04f 35ff 	movlt.w	r5, #4294967295
 800d684:	89a3      	ldrh	r3, [r4, #12]
 800d686:	061a      	lsls	r2, r3, #24
 800d688:	d43c      	bmi.n	800d704 <_fclose_r+0xbc>
 800d68a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800d68c:	b141      	cbz	r1, 800d6a0 <_fclose_r+0x58>
 800d68e:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800d692:	4299      	cmp	r1, r3
 800d694:	d002      	beq.n	800d69c <_fclose_r+0x54>
 800d696:	4630      	mov	r0, r6
 800d698:	f7ff fa4a 	bl	800cb30 <_free_r>
 800d69c:	2300      	movs	r3, #0
 800d69e:	6323      	str	r3, [r4, #48]	; 0x30
 800d6a0:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800d6a2:	b121      	cbz	r1, 800d6ae <_fclose_r+0x66>
 800d6a4:	4630      	mov	r0, r6
 800d6a6:	f7ff fa43 	bl	800cb30 <_free_r>
 800d6aa:	2300      	movs	r3, #0
 800d6ac:	6463      	str	r3, [r4, #68]	; 0x44
 800d6ae:	f7fe f90d 	bl	800b8cc <__sfp_lock_acquire>
 800d6b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d6b4:	2200      	movs	r2, #0
 800d6b6:	07db      	lsls	r3, r3, #31
 800d6b8:	81a2      	strh	r2, [r4, #12]
 800d6ba:	d51f      	bpl.n	800d6fc <_fclose_r+0xb4>
 800d6bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d6be:	f7fe f9b9 	bl	800ba34 <__retarget_lock_close_recursive>
 800d6c2:	f7fe f909 	bl	800b8d8 <__sfp_lock_release>
 800d6c6:	4628      	mov	r0, r5
 800d6c8:	bd70      	pop	{r4, r5, r6, pc}
 800d6ca:	89a3      	ldrh	r3, [r4, #12]
 800d6cc:	0599      	lsls	r1, r3, #22
 800d6ce:	d4cb      	bmi.n	800d668 <_fclose_r+0x20>
 800d6d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d6d2:	f7fe f9b1 	bl	800ba38 <__retarget_lock_acquire_recursive>
 800d6d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d1c4      	bne.n	800d668 <_fclose_r+0x20>
 800d6de:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800d6e0:	f015 0501 	ands.w	r5, r5, #1
 800d6e4:	d005      	beq.n	800d6f2 <_fclose_r+0xaa>
 800d6e6:	2500      	movs	r5, #0
 800d6e8:	4628      	mov	r0, r5
 800d6ea:	bd70      	pop	{r4, r5, r6, pc}
 800d6ec:	f7fe f8d0 	bl	800b890 <__sinit>
 800d6f0:	e7b3      	b.n	800d65a <_fclose_r+0x12>
 800d6f2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d6f4:	f7fe f9a2 	bl	800ba3c <__retarget_lock_release_recursive>
 800d6f8:	4628      	mov	r0, r5
 800d6fa:	bd70      	pop	{r4, r5, r6, pc}
 800d6fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d6fe:	f7fe f99d 	bl	800ba3c <__retarget_lock_release_recursive>
 800d702:	e7db      	b.n	800d6bc <_fclose_r+0x74>
 800d704:	6921      	ldr	r1, [r4, #16]
 800d706:	4630      	mov	r0, r6
 800d708:	f7ff fa12 	bl	800cb30 <_free_r>
 800d70c:	e7bd      	b.n	800d68a <_fclose_r+0x42>
 800d70e:	bf00      	nop

0800d710 <__sflush_r>:
 800d710:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d716:	460c      	mov	r4, r1
 800d718:	0711      	lsls	r1, r2, #28
 800d71a:	4607      	mov	r7, r0
 800d71c:	d442      	bmi.n	800d7a4 <__sflush_r+0x94>
 800d71e:	6863      	ldr	r3, [r4, #4]
 800d720:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d724:	2b00      	cmp	r3, #0
 800d726:	81a2      	strh	r2, [r4, #12]
 800d728:	dd59      	ble.n	800d7de <__sflush_r+0xce>
 800d72a:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800d72c:	2d00      	cmp	r5, #0
 800d72e:	d054      	beq.n	800d7da <__sflush_r+0xca>
 800d730:	2300      	movs	r3, #0
 800d732:	683e      	ldr	r6, [r7, #0]
 800d734:	603b      	str	r3, [r7, #0]
 800d736:	b293      	uxth	r3, r2
 800d738:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d73c:	d153      	bne.n	800d7e6 <__sflush_r+0xd6>
 800d73e:	69e1      	ldr	r1, [r4, #28]
 800d740:	2301      	movs	r3, #1
 800d742:	4638      	mov	r0, r7
 800d744:	47a8      	blx	r5
 800d746:	1c42      	adds	r2, r0, #1
 800d748:	d063      	beq.n	800d812 <__sflush_r+0x102>
 800d74a:	89a3      	ldrh	r3, [r4, #12]
 800d74c:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800d74e:	075b      	lsls	r3, r3, #29
 800d750:	d505      	bpl.n	800d75e <__sflush_r+0x4e>
 800d752:	6863      	ldr	r3, [r4, #4]
 800d754:	1ac0      	subs	r0, r0, r3
 800d756:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800d758:	b10b      	cbz	r3, 800d75e <__sflush_r+0x4e>
 800d75a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800d75c:	1ac0      	subs	r0, r0, r3
 800d75e:	69e1      	ldr	r1, [r4, #28]
 800d760:	4602      	mov	r2, r0
 800d762:	2300      	movs	r3, #0
 800d764:	4638      	mov	r0, r7
 800d766:	47a8      	blx	r5
 800d768:	1c41      	adds	r1, r0, #1
 800d76a:	d13e      	bne.n	800d7ea <__sflush_r+0xda>
 800d76c:	683b      	ldr	r3, [r7, #0]
 800d76e:	2b00      	cmp	r3, #0
 800d770:	d03b      	beq.n	800d7ea <__sflush_r+0xda>
 800d772:	2b1d      	cmp	r3, #29
 800d774:	d001      	beq.n	800d77a <__sflush_r+0x6a>
 800d776:	2b16      	cmp	r3, #22
 800d778:	d152      	bne.n	800d820 <__sflush_r+0x110>
 800d77a:	89a3      	ldrh	r3, [r4, #12]
 800d77c:	6922      	ldr	r2, [r4, #16]
 800d77e:	6022      	str	r2, [r4, #0]
 800d780:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d784:	2100      	movs	r1, #0
 800d786:	6061      	str	r1, [r4, #4]
 800d788:	81a3      	strh	r3, [r4, #12]
 800d78a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800d78c:	603e      	str	r6, [r7, #0]
 800d78e:	b321      	cbz	r1, 800d7da <__sflush_r+0xca>
 800d790:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800d794:	4299      	cmp	r1, r3
 800d796:	d002      	beq.n	800d79e <__sflush_r+0x8e>
 800d798:	4638      	mov	r0, r7
 800d79a:	f7ff f9c9 	bl	800cb30 <_free_r>
 800d79e:	2000      	movs	r0, #0
 800d7a0:	6320      	str	r0, [r4, #48]	; 0x30
 800d7a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d7a4:	6926      	ldr	r6, [r4, #16]
 800d7a6:	b1c6      	cbz	r6, 800d7da <__sflush_r+0xca>
 800d7a8:	b293      	uxth	r3, r2
 800d7aa:	6825      	ldr	r5, [r4, #0]
 800d7ac:	6026      	str	r6, [r4, #0]
 800d7ae:	079a      	lsls	r2, r3, #30
 800d7b0:	bf0c      	ite	eq
 800d7b2:	6963      	ldreq	r3, [r4, #20]
 800d7b4:	2300      	movne	r3, #0
 800d7b6:	1bad      	subs	r5, r5, r6
 800d7b8:	60a3      	str	r3, [r4, #8]
 800d7ba:	e00c      	b.n	800d7d6 <__sflush_r+0xc6>
 800d7bc:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 800d7c0:	69e1      	ldr	r1, [r4, #28]
 800d7c2:	462b      	mov	r3, r5
 800d7c4:	4632      	mov	r2, r6
 800d7c6:	4638      	mov	r0, r7
 800d7c8:	47e0      	blx	ip
 800d7ca:	f1b0 0c00 	subs.w	ip, r0, #0
 800d7ce:	eba5 050c 	sub.w	r5, r5, ip
 800d7d2:	4466      	add	r6, ip
 800d7d4:	dd16      	ble.n	800d804 <__sflush_r+0xf4>
 800d7d6:	2d00      	cmp	r5, #0
 800d7d8:	dcf0      	bgt.n	800d7bc <__sflush_r+0xac>
 800d7da:	2000      	movs	r0, #0
 800d7dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d7de:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	dca2      	bgt.n	800d72a <__sflush_r+0x1a>
 800d7e4:	e7f9      	b.n	800d7da <__sflush_r+0xca>
 800d7e6:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800d7e8:	e7b1      	b.n	800d74e <__sflush_r+0x3e>
 800d7ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d7ee:	6922      	ldr	r2, [r4, #16]
 800d7f0:	6022      	str	r2, [r4, #0]
 800d7f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d7f6:	81a3      	strh	r3, [r4, #12]
 800d7f8:	2200      	movs	r2, #0
 800d7fa:	04db      	lsls	r3, r3, #19
 800d7fc:	6062      	str	r2, [r4, #4]
 800d7fe:	d5c4      	bpl.n	800d78a <__sflush_r+0x7a>
 800d800:	6520      	str	r0, [r4, #80]	; 0x50
 800d802:	e7c2      	b.n	800d78a <__sflush_r+0x7a>
 800d804:	89a3      	ldrh	r3, [r4, #12]
 800d806:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d80a:	f04f 30ff 	mov.w	r0, #4294967295
 800d80e:	81a3      	strh	r3, [r4, #12]
 800d810:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d812:	683b      	ldr	r3, [r7, #0]
 800d814:	2b00      	cmp	r3, #0
 800d816:	d098      	beq.n	800d74a <__sflush_r+0x3a>
 800d818:	2b1d      	cmp	r3, #29
 800d81a:	d006      	beq.n	800d82a <__sflush_r+0x11a>
 800d81c:	2b16      	cmp	r3, #22
 800d81e:	d004      	beq.n	800d82a <__sflush_r+0x11a>
 800d820:	89a3      	ldrh	r3, [r4, #12]
 800d822:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d826:	81a3      	strh	r3, [r4, #12]
 800d828:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d82a:	603e      	str	r6, [r7, #0]
 800d82c:	e7d5      	b.n	800d7da <__sflush_r+0xca>
 800d82e:	bf00      	nop

0800d830 <_fflush_r>:
 800d830:	b538      	push	{r3, r4, r5, lr}
 800d832:	460c      	mov	r4, r1
 800d834:	4605      	mov	r5, r0
 800d836:	b108      	cbz	r0, 800d83c <_fflush_r+0xc>
 800d838:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800d83a:	b303      	cbz	r3, 800d87e <_fflush_r+0x4e>
 800d83c:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800d840:	b188      	cbz	r0, 800d866 <_fflush_r+0x36>
 800d842:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d844:	07db      	lsls	r3, r3, #31
 800d846:	d401      	bmi.n	800d84c <_fflush_r+0x1c>
 800d848:	0581      	lsls	r1, r0, #22
 800d84a:	d50f      	bpl.n	800d86c <_fflush_r+0x3c>
 800d84c:	4628      	mov	r0, r5
 800d84e:	4621      	mov	r1, r4
 800d850:	f7ff ff5e 	bl	800d710 <__sflush_r>
 800d854:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d856:	07da      	lsls	r2, r3, #31
 800d858:	4605      	mov	r5, r0
 800d85a:	d402      	bmi.n	800d862 <_fflush_r+0x32>
 800d85c:	89a3      	ldrh	r3, [r4, #12]
 800d85e:	059b      	lsls	r3, r3, #22
 800d860:	d508      	bpl.n	800d874 <_fflush_r+0x44>
 800d862:	4628      	mov	r0, r5
 800d864:	bd38      	pop	{r3, r4, r5, pc}
 800d866:	4605      	mov	r5, r0
 800d868:	4628      	mov	r0, r5
 800d86a:	bd38      	pop	{r3, r4, r5, pc}
 800d86c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d86e:	f7fe f8e3 	bl	800ba38 <__retarget_lock_acquire_recursive>
 800d872:	e7eb      	b.n	800d84c <_fflush_r+0x1c>
 800d874:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d876:	f7fe f8e1 	bl	800ba3c <__retarget_lock_release_recursive>
 800d87a:	4628      	mov	r0, r5
 800d87c:	bd38      	pop	{r3, r4, r5, pc}
 800d87e:	f7fe f807 	bl	800b890 <__sinit>
 800d882:	e7db      	b.n	800d83c <_fflush_r+0xc>

0800d884 <memmove>:
 800d884:	4288      	cmp	r0, r1
 800d886:	d90d      	bls.n	800d8a4 <memmove+0x20>
 800d888:	188b      	adds	r3, r1, r2
 800d88a:	4283      	cmp	r3, r0
 800d88c:	d90a      	bls.n	800d8a4 <memmove+0x20>
 800d88e:	eb00 0c02 	add.w	ip, r0, r2
 800d892:	b1ba      	cbz	r2, 800d8c4 <memmove+0x40>
 800d894:	4662      	mov	r2, ip
 800d896:	f813 cd01 	ldrb.w	ip, [r3, #-1]!
 800d89a:	f802 cd01 	strb.w	ip, [r2, #-1]!
 800d89e:	4299      	cmp	r1, r3
 800d8a0:	d1f9      	bne.n	800d896 <memmove+0x12>
 800d8a2:	4770      	bx	lr
 800d8a4:	2a0f      	cmp	r2, #15
 800d8a6:	d80e      	bhi.n	800d8c6 <memmove+0x42>
 800d8a8:	4603      	mov	r3, r0
 800d8aa:	f102 3cff 	add.w	ip, r2, #4294967295
 800d8ae:	b14a      	cbz	r2, 800d8c4 <memmove+0x40>
 800d8b0:	f10c 0c01 	add.w	ip, ip, #1
 800d8b4:	3b01      	subs	r3, #1
 800d8b6:	448c      	add	ip, r1
 800d8b8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d8bc:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d8c0:	4561      	cmp	r1, ip
 800d8c2:	d1f9      	bne.n	800d8b8 <memmove+0x34>
 800d8c4:	4770      	bx	lr
 800d8c6:	ea40 0301 	orr.w	r3, r0, r1
 800d8ca:	079b      	lsls	r3, r3, #30
 800d8cc:	d150      	bne.n	800d970 <memmove+0xec>
 800d8ce:	f1a2 0310 	sub.w	r3, r2, #16
 800d8d2:	b570      	push	{r4, r5, r6, lr}
 800d8d4:	f101 0c20 	add.w	ip, r1, #32
 800d8d8:	f023 050f 	bic.w	r5, r3, #15
 800d8dc:	f101 0e10 	add.w	lr, r1, #16
 800d8e0:	f100 0410 	add.w	r4, r0, #16
 800d8e4:	44ac      	add	ip, r5
 800d8e6:	091b      	lsrs	r3, r3, #4
 800d8e8:	f85e 5c10 	ldr.w	r5, [lr, #-16]
 800d8ec:	f844 5c10 	str.w	r5, [r4, #-16]
 800d8f0:	f85e 5c0c 	ldr.w	r5, [lr, #-12]
 800d8f4:	f844 5c0c 	str.w	r5, [r4, #-12]
 800d8f8:	f85e 5c08 	ldr.w	r5, [lr, #-8]
 800d8fc:	f844 5c08 	str.w	r5, [r4, #-8]
 800d900:	f85e 5c04 	ldr.w	r5, [lr, #-4]
 800d904:	f844 5c04 	str.w	r5, [r4, #-4]
 800d908:	f10e 0e10 	add.w	lr, lr, #16
 800d90c:	45e6      	cmp	lr, ip
 800d90e:	f104 0410 	add.w	r4, r4, #16
 800d912:	d1e9      	bne.n	800d8e8 <memmove+0x64>
 800d914:	3301      	adds	r3, #1
 800d916:	f012 0f0c 	tst.w	r2, #12
 800d91a:	eb01 1103 	add.w	r1, r1, r3, lsl #4
 800d91e:	f002 040f 	and.w	r4, r2, #15
 800d922:	eb00 1303 	add.w	r3, r0, r3, lsl #4
 800d926:	d027      	beq.n	800d978 <memmove+0xf4>
 800d928:	3c04      	subs	r4, #4
 800d92a:	f024 0603 	bic.w	r6, r4, #3
 800d92e:	ea4f 0c94 	mov.w	ip, r4, lsr #2
 800d932:	441e      	add	r6, r3
 800d934:	1f1c      	subs	r4, r3, #4
 800d936:	468e      	mov	lr, r1
 800d938:	f85e 5b04 	ldr.w	r5, [lr], #4
 800d93c:	f844 5f04 	str.w	r5, [r4, #4]!
 800d940:	42b4      	cmp	r4, r6
 800d942:	d1f9      	bne.n	800d938 <memmove+0xb4>
 800d944:	f10c 0401 	add.w	r4, ip, #1
 800d948:	f002 0203 	and.w	r2, r2, #3
 800d94c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d950:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d954:	f102 3cff 	add.w	ip, r2, #4294967295
 800d958:	b14a      	cbz	r2, 800d96e <memmove+0xea>
 800d95a:	f10c 0c01 	add.w	ip, ip, #1
 800d95e:	3b01      	subs	r3, #1
 800d960:	448c      	add	ip, r1
 800d962:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d966:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d96a:	4561      	cmp	r1, ip
 800d96c:	d1f9      	bne.n	800d962 <memmove+0xde>
 800d96e:	bd70      	pop	{r4, r5, r6, pc}
 800d970:	f102 3cff 	add.w	ip, r2, #4294967295
 800d974:	4603      	mov	r3, r0
 800d976:	e79b      	b.n	800d8b0 <memmove+0x2c>
 800d978:	4622      	mov	r2, r4
 800d97a:	e7eb      	b.n	800d954 <memmove+0xd0>

0800d97c <__errno>:
 800d97c:	4b01      	ldr	r3, [pc, #4]	; (800d984 <__errno+0x8>)
 800d97e:	6818      	ldr	r0, [r3, #0]
 800d980:	4770      	bx	lr
 800d982:	bf00      	nop
 800d984:	24000120 	.word	0x24000120

0800d988 <__assert_func>:
 800d988:	b500      	push	{lr}
 800d98a:	4c0b      	ldr	r4, [pc, #44]	; (800d9b8 <__assert_func+0x30>)
 800d98c:	6825      	ldr	r5, [r4, #0]
 800d98e:	4614      	mov	r4, r2
 800d990:	68ee      	ldr	r6, [r5, #12]
 800d992:	461a      	mov	r2, r3
 800d994:	b085      	sub	sp, #20
 800d996:	4603      	mov	r3, r0
 800d998:	460d      	mov	r5, r1
 800d99a:	b14c      	cbz	r4, 800d9b0 <__assert_func+0x28>
 800d99c:	4907      	ldr	r1, [pc, #28]	; (800d9bc <__assert_func+0x34>)
 800d99e:	9500      	str	r5, [sp, #0]
 800d9a0:	e9cd 1401 	strd	r1, r4, [sp, #4]
 800d9a4:	4630      	mov	r0, r6
 800d9a6:	4906      	ldr	r1, [pc, #24]	; (800d9c0 <__assert_func+0x38>)
 800d9a8:	f000 fac4 	bl	800df34 <fiprintf>
 800d9ac:	f7fb fd68 	bl	8009480 <abort>
 800d9b0:	4904      	ldr	r1, [pc, #16]	; (800d9c4 <__assert_func+0x3c>)
 800d9b2:	460c      	mov	r4, r1
 800d9b4:	e7f3      	b.n	800d99e <__assert_func+0x16>
 800d9b6:	bf00      	nop
 800d9b8:	24000120 	.word	0x24000120
 800d9bc:	080101d4 	.word	0x080101d4
 800d9c0:	080101e4 	.word	0x080101e4
 800d9c4:	080101e0 	.word	0x080101e0

0800d9c8 <_calloc_r>:
 800d9c8:	b538      	push	{r3, r4, r5, lr}
 800d9ca:	fba1 1402 	umull	r1, r4, r1, r2
 800d9ce:	bb8c      	cbnz	r4, 800da34 <_calloc_r+0x6c>
 800d9d0:	f7fb fe3a 	bl	8009648 <_malloc_r>
 800d9d4:	4605      	mov	r5, r0
 800d9d6:	b1e0      	cbz	r0, 800da12 <_calloc_r+0x4a>
 800d9d8:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800d9dc:	f022 0203 	bic.w	r2, r2, #3
 800d9e0:	3a04      	subs	r2, #4
 800d9e2:	2a24      	cmp	r2, #36	; 0x24
 800d9e4:	d817      	bhi.n	800da16 <_calloc_r+0x4e>
 800d9e6:	2a13      	cmp	r2, #19
 800d9e8:	d91a      	bls.n	800da20 <_calloc_r+0x58>
 800d9ea:	2a1b      	cmp	r2, #27
 800d9ec:	e9c0 4400 	strd	r4, r4, [r0]
 800d9f0:	d91d      	bls.n	800da2e <_calloc_r+0x66>
 800d9f2:	2a24      	cmp	r2, #36	; 0x24
 800d9f4:	bf14      	ite	ne
 800d9f6:	f100 0210 	addne.w	r2, r0, #16
 800d9fa:	f100 0218 	addeq.w	r2, r0, #24
 800d9fe:	f04f 0300 	mov.w	r3, #0
 800da02:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800da06:	bf04      	itt	eq
 800da08:	6104      	streq	r4, [r0, #16]
 800da0a:	6144      	streq	r4, [r0, #20]
 800da0c:	e9c2 3300 	strd	r3, r3, [r2]
 800da10:	6093      	str	r3, [r2, #8]
 800da12:	4628      	mov	r0, r5
 800da14:	bd38      	pop	{r3, r4, r5, pc}
 800da16:	4621      	mov	r1, r4
 800da18:	f7fb fd7e 	bl	8009518 <memset>
 800da1c:	4628      	mov	r0, r5
 800da1e:	bd38      	pop	{r3, r4, r5, pc}
 800da20:	4602      	mov	r2, r0
 800da22:	2300      	movs	r3, #0
 800da24:	e9c2 3300 	strd	r3, r3, [r2]
 800da28:	6093      	str	r3, [r2, #8]
 800da2a:	4628      	mov	r0, r5
 800da2c:	bd38      	pop	{r3, r4, r5, pc}
 800da2e:	f100 0208 	add.w	r2, r0, #8
 800da32:	e7f6      	b.n	800da22 <_calloc_r+0x5a>
 800da34:	f7ff ffa2 	bl	800d97c <__errno>
 800da38:	230c      	movs	r3, #12
 800da3a:	2500      	movs	r5, #0
 800da3c:	6003      	str	r3, [r0, #0]
 800da3e:	e7e8      	b.n	800da12 <_calloc_r+0x4a>

0800da40 <_realloc_r>:
 800da40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da44:	4617      	mov	r7, r2
 800da46:	2900      	cmp	r1, #0
 800da48:	f000 8098 	beq.w	800db7c <_realloc_r+0x13c>
 800da4c:	460c      	mov	r4, r1
 800da4e:	f107 050b 	add.w	r5, r7, #11
 800da52:	4680      	mov	r8, r0
 800da54:	f7fc f8a8 	bl	8009ba8 <__malloc_lock>
 800da58:	2d16      	cmp	r5, #22
 800da5a:	f854 1c04 	ldr.w	r1, [r4, #-4]
 800da5e:	d85b      	bhi.n	800db18 <_realloc_r+0xd8>
 800da60:	2510      	movs	r5, #16
 800da62:	462a      	mov	r2, r5
 800da64:	42af      	cmp	r7, r5
 800da66:	d85c      	bhi.n	800db22 <_realloc_r+0xe2>
 800da68:	f021 0603 	bic.w	r6, r1, #3
 800da6c:	4296      	cmp	r6, r2
 800da6e:	f1a4 0908 	sub.w	r9, r4, #8
 800da72:	da62      	bge.n	800db3a <_realloc_r+0xfa>
 800da74:	4bbc      	ldr	r3, [pc, #752]	; (800dd68 <_realloc_r+0x328>)
 800da76:	f8d3 c008 	ldr.w	ip, [r3, #8]
 800da7a:	eb09 0006 	add.w	r0, r9, r6
 800da7e:	4584      	cmp	ip, r0
 800da80:	f000 8097 	beq.w	800dbb2 <_realloc_r+0x172>
 800da84:	f8d0 c004 	ldr.w	ip, [r0, #4]
 800da88:	f02c 0301 	bic.w	r3, ip, #1
 800da8c:	4403      	add	r3, r0
 800da8e:	685b      	ldr	r3, [r3, #4]
 800da90:	07db      	lsls	r3, r3, #31
 800da92:	d468      	bmi.n	800db66 <_realloc_r+0x126>
 800da94:	f02c 0c03 	bic.w	ip, ip, #3
 800da98:	eb06 030c 	add.w	r3, r6, ip
 800da9c:	4293      	cmp	r3, r2
 800da9e:	da47      	bge.n	800db30 <_realloc_r+0xf0>
 800daa0:	07cb      	lsls	r3, r1, #31
 800daa2:	d410      	bmi.n	800dac6 <_realloc_r+0x86>
 800daa4:	f854 3c08 	ldr.w	r3, [r4, #-8]
 800daa8:	eba9 0a03 	sub.w	sl, r9, r3
 800daac:	f8da 3004 	ldr.w	r3, [sl, #4]
 800dab0:	f023 0103 	bic.w	r1, r3, #3
 800dab4:	448c      	add	ip, r1
 800dab6:	44b4      	add	ip, r6
 800dab8:	4594      	cmp	ip, r2
 800daba:	f280 8111 	bge.w	800dce0 <_realloc_r+0x2a0>
 800dabe:	1873      	adds	r3, r6, r1
 800dac0:	4293      	cmp	r3, r2
 800dac2:	f280 80e8 	bge.w	800dc96 <_realloc_r+0x256>
 800dac6:	4639      	mov	r1, r7
 800dac8:	4640      	mov	r0, r8
 800daca:	f7fb fdbd 	bl	8009648 <_malloc_r>
 800dace:	4607      	mov	r7, r0
 800dad0:	b1e0      	cbz	r0, 800db0c <_realloc_r+0xcc>
 800dad2:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800dad6:	f023 0301 	bic.w	r3, r3, #1
 800dada:	444b      	add	r3, r9
 800dadc:	f1a0 0208 	sub.w	r2, r0, #8
 800dae0:	4293      	cmp	r3, r2
 800dae2:	f000 80d2 	beq.w	800dc8a <_realloc_r+0x24a>
 800dae6:	1f32      	subs	r2, r6, #4
 800dae8:	2a24      	cmp	r2, #36	; 0x24
 800daea:	f200 80f5 	bhi.w	800dcd8 <_realloc_r+0x298>
 800daee:	2a13      	cmp	r2, #19
 800daf0:	f200 80ac 	bhi.w	800dc4c <_realloc_r+0x20c>
 800daf4:	4603      	mov	r3, r0
 800daf6:	4622      	mov	r2, r4
 800daf8:	6811      	ldr	r1, [r2, #0]
 800dafa:	6019      	str	r1, [r3, #0]
 800dafc:	6851      	ldr	r1, [r2, #4]
 800dafe:	6059      	str	r1, [r3, #4]
 800db00:	6892      	ldr	r2, [r2, #8]
 800db02:	609a      	str	r2, [r3, #8]
 800db04:	4621      	mov	r1, r4
 800db06:	4640      	mov	r0, r8
 800db08:	f7ff f812 	bl	800cb30 <_free_r>
 800db0c:	4640      	mov	r0, r8
 800db0e:	f7fc f851 	bl	8009bb4 <__malloc_unlock>
 800db12:	4638      	mov	r0, r7
 800db14:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db18:	f025 0507 	bic.w	r5, r5, #7
 800db1c:	2d00      	cmp	r5, #0
 800db1e:	462a      	mov	r2, r5
 800db20:	daa0      	bge.n	800da64 <_realloc_r+0x24>
 800db22:	230c      	movs	r3, #12
 800db24:	f8c8 3000 	str.w	r3, [r8]
 800db28:	2700      	movs	r7, #0
 800db2a:	4638      	mov	r0, r7
 800db2c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db30:	461e      	mov	r6, r3
 800db32:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
 800db36:	60d3      	str	r3, [r2, #12]
 800db38:	609a      	str	r2, [r3, #8]
 800db3a:	1b73      	subs	r3, r6, r5
 800db3c:	2b0f      	cmp	r3, #15
 800db3e:	d822      	bhi.n	800db86 <_realloc_r+0x146>
 800db40:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800db44:	f003 0301 	and.w	r3, r3, #1
 800db48:	4333      	orrs	r3, r6
 800db4a:	444e      	add	r6, r9
 800db4c:	f8c9 3004 	str.w	r3, [r9, #4]
 800db50:	6873      	ldr	r3, [r6, #4]
 800db52:	f043 0301 	orr.w	r3, r3, #1
 800db56:	6073      	str	r3, [r6, #4]
 800db58:	4640      	mov	r0, r8
 800db5a:	4627      	mov	r7, r4
 800db5c:	f7fc f82a 	bl	8009bb4 <__malloc_unlock>
 800db60:	4638      	mov	r0, r7
 800db62:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db66:	07c9      	lsls	r1, r1, #31
 800db68:	d4ad      	bmi.n	800dac6 <_realloc_r+0x86>
 800db6a:	f854 3c08 	ldr.w	r3, [r4, #-8]
 800db6e:	eba9 0a03 	sub.w	sl, r9, r3
 800db72:	f8da 1004 	ldr.w	r1, [sl, #4]
 800db76:	f021 0103 	bic.w	r1, r1, #3
 800db7a:	e7a0      	b.n	800dabe <_realloc_r+0x7e>
 800db7c:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db80:	4611      	mov	r1, r2
 800db82:	f7fb bd61 	b.w	8009648 <_malloc_r>
 800db86:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800db8a:	eb09 0105 	add.w	r1, r9, r5
 800db8e:	f002 0201 	and.w	r2, r2, #1
 800db92:	444e      	add	r6, r9
 800db94:	f043 0301 	orr.w	r3, r3, #1
 800db98:	432a      	orrs	r2, r5
 800db9a:	f8c9 2004 	str.w	r2, [r9, #4]
 800db9e:	604b      	str	r3, [r1, #4]
 800dba0:	6873      	ldr	r3, [r6, #4]
 800dba2:	f043 0301 	orr.w	r3, r3, #1
 800dba6:	3108      	adds	r1, #8
 800dba8:	6073      	str	r3, [r6, #4]
 800dbaa:	4640      	mov	r0, r8
 800dbac:	f7fe ffc0 	bl	800cb30 <_free_r>
 800dbb0:	e7d2      	b.n	800db58 <_realloc_r+0x118>
 800dbb2:	f8dc 0004 	ldr.w	r0, [ip, #4]
 800dbb6:	f020 0b03 	bic.w	fp, r0, #3
 800dbba:	eb06 0c0b 	add.w	ip, r6, fp
 800dbbe:	f105 0010 	add.w	r0, r5, #16
 800dbc2:	4584      	cmp	ip, r0
 800dbc4:	da4d      	bge.n	800dc62 <_realloc_r+0x222>
 800dbc6:	07c9      	lsls	r1, r1, #31
 800dbc8:	f53f af7d 	bmi.w	800dac6 <_realloc_r+0x86>
 800dbcc:	f854 1c08 	ldr.w	r1, [r4, #-8]
 800dbd0:	eba9 0a01 	sub.w	sl, r9, r1
 800dbd4:	f8da 1004 	ldr.w	r1, [sl, #4]
 800dbd8:	f021 0103 	bic.w	r1, r1, #3
 800dbdc:	448b      	add	fp, r1
 800dbde:	44b3      	add	fp, r6
 800dbe0:	4558      	cmp	r0, fp
 800dbe2:	f73f af6c 	bgt.w	800dabe <_realloc_r+0x7e>
 800dbe6:	4657      	mov	r7, sl
 800dbe8:	f8da 100c 	ldr.w	r1, [sl, #12]
 800dbec:	f857 0f08 	ldr.w	r0, [r7, #8]!
 800dbf0:	1f32      	subs	r2, r6, #4
 800dbf2:	2a24      	cmp	r2, #36	; 0x24
 800dbf4:	60c1      	str	r1, [r0, #12]
 800dbf6:	6088      	str	r0, [r1, #8]
 800dbf8:	f200 80db 	bhi.w	800ddb2 <_realloc_r+0x372>
 800dbfc:	2a13      	cmp	r2, #19
 800dbfe:	f240 80d6 	bls.w	800ddae <_realloc_r+0x36e>
 800dc02:	6821      	ldr	r1, [r4, #0]
 800dc04:	f8ca 1008 	str.w	r1, [sl, #8]
 800dc08:	6861      	ldr	r1, [r4, #4]
 800dc0a:	f8ca 100c 	str.w	r1, [sl, #12]
 800dc0e:	2a1b      	cmp	r2, #27
 800dc10:	f200 80df 	bhi.w	800ddd2 <_realloc_r+0x392>
 800dc14:	3408      	adds	r4, #8
 800dc16:	f10a 0210 	add.w	r2, sl, #16
 800dc1a:	6821      	ldr	r1, [r4, #0]
 800dc1c:	6011      	str	r1, [r2, #0]
 800dc1e:	6861      	ldr	r1, [r4, #4]
 800dc20:	6051      	str	r1, [r2, #4]
 800dc22:	68a1      	ldr	r1, [r4, #8]
 800dc24:	6091      	str	r1, [r2, #8]
 800dc26:	eb0a 0105 	add.w	r1, sl, r5
 800dc2a:	ebab 0205 	sub.w	r2, fp, r5
 800dc2e:	f042 0201 	orr.w	r2, r2, #1
 800dc32:	6099      	str	r1, [r3, #8]
 800dc34:	604a      	str	r2, [r1, #4]
 800dc36:	f8da 3004 	ldr.w	r3, [sl, #4]
 800dc3a:	f003 0301 	and.w	r3, r3, #1
 800dc3e:	432b      	orrs	r3, r5
 800dc40:	4640      	mov	r0, r8
 800dc42:	f8ca 3004 	str.w	r3, [sl, #4]
 800dc46:	f7fb ffb5 	bl	8009bb4 <__malloc_unlock>
 800dc4a:	e76e      	b.n	800db2a <_realloc_r+0xea>
 800dc4c:	6823      	ldr	r3, [r4, #0]
 800dc4e:	6003      	str	r3, [r0, #0]
 800dc50:	6863      	ldr	r3, [r4, #4]
 800dc52:	6043      	str	r3, [r0, #4]
 800dc54:	2a1b      	cmp	r2, #27
 800dc56:	d868      	bhi.n	800dd2a <_realloc_r+0x2ea>
 800dc58:	f104 0208 	add.w	r2, r4, #8
 800dc5c:	f100 0308 	add.w	r3, r0, #8
 800dc60:	e74a      	b.n	800daf8 <_realloc_r+0xb8>
 800dc62:	eb09 0205 	add.w	r2, r9, r5
 800dc66:	609a      	str	r2, [r3, #8]
 800dc68:	ebac 0305 	sub.w	r3, ip, r5
 800dc6c:	f043 0301 	orr.w	r3, r3, #1
 800dc70:	6053      	str	r3, [r2, #4]
 800dc72:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800dc76:	f003 0301 	and.w	r3, r3, #1
 800dc7a:	432b      	orrs	r3, r5
 800dc7c:	4640      	mov	r0, r8
 800dc7e:	f844 3c04 	str.w	r3, [r4, #-4]
 800dc82:	f7fb ff97 	bl	8009bb4 <__malloc_unlock>
 800dc86:	4627      	mov	r7, r4
 800dc88:	e74f      	b.n	800db2a <_realloc_r+0xea>
 800dc8a:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800dc8e:	f023 0303 	bic.w	r3, r3, #3
 800dc92:	441e      	add	r6, r3
 800dc94:	e751      	b.n	800db3a <_realloc_r+0xfa>
 800dc96:	4657      	mov	r7, sl
 800dc98:	f8da 100c 	ldr.w	r1, [sl, #12]
 800dc9c:	f857 0f08 	ldr.w	r0, [r7, #8]!
 800dca0:	1f32      	subs	r2, r6, #4
 800dca2:	2a24      	cmp	r2, #36	; 0x24
 800dca4:	60c1      	str	r1, [r0, #12]
 800dca6:	6088      	str	r0, [r1, #8]
 800dca8:	d84c      	bhi.n	800dd44 <_realloc_r+0x304>
 800dcaa:	2a13      	cmp	r2, #19
 800dcac:	d948      	bls.n	800dd40 <_realloc_r+0x300>
 800dcae:	6821      	ldr	r1, [r4, #0]
 800dcb0:	f8ca 1008 	str.w	r1, [sl, #8]
 800dcb4:	6861      	ldr	r1, [r4, #4]
 800dcb6:	f8ca 100c 	str.w	r1, [sl, #12]
 800dcba:	2a1b      	cmp	r2, #27
 800dcbc:	d856      	bhi.n	800dd6c <_realloc_r+0x32c>
 800dcbe:	3408      	adds	r4, #8
 800dcc0:	f10a 0210 	add.w	r2, sl, #16
 800dcc4:	461e      	mov	r6, r3
 800dcc6:	6823      	ldr	r3, [r4, #0]
 800dcc8:	6013      	str	r3, [r2, #0]
 800dcca:	6863      	ldr	r3, [r4, #4]
 800dccc:	6053      	str	r3, [r2, #4]
 800dcce:	68a3      	ldr	r3, [r4, #8]
 800dcd0:	6093      	str	r3, [r2, #8]
 800dcd2:	46d1      	mov	r9, sl
 800dcd4:	463c      	mov	r4, r7
 800dcd6:	e730      	b.n	800db3a <_realloc_r+0xfa>
 800dcd8:	4621      	mov	r1, r4
 800dcda:	f7ff fdd3 	bl	800d884 <memmove>
 800dcde:	e711      	b.n	800db04 <_realloc_r+0xc4>
 800dce0:	e9d0 1302 	ldrd	r1, r3, [r0, #8]
 800dce4:	4657      	mov	r7, sl
 800dce6:	60cb      	str	r3, [r1, #12]
 800dce8:	6099      	str	r1, [r3, #8]
 800dcea:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800dcee:	f8da 300c 	ldr.w	r3, [sl, #12]
 800dcf2:	60cb      	str	r3, [r1, #12]
 800dcf4:	1f32      	subs	r2, r6, #4
 800dcf6:	2a24      	cmp	r2, #36	; 0x24
 800dcf8:	6099      	str	r1, [r3, #8]
 800dcfa:	d82d      	bhi.n	800dd58 <_realloc_r+0x318>
 800dcfc:	2a13      	cmp	r2, #19
 800dcfe:	d929      	bls.n	800dd54 <_realloc_r+0x314>
 800dd00:	6823      	ldr	r3, [r4, #0]
 800dd02:	f8ca 3008 	str.w	r3, [sl, #8]
 800dd06:	6863      	ldr	r3, [r4, #4]
 800dd08:	f8ca 300c 	str.w	r3, [sl, #12]
 800dd0c:	2a1b      	cmp	r2, #27
 800dd0e:	d842      	bhi.n	800dd96 <_realloc_r+0x356>
 800dd10:	3408      	adds	r4, #8
 800dd12:	f10a 0310 	add.w	r3, sl, #16
 800dd16:	6822      	ldr	r2, [r4, #0]
 800dd18:	601a      	str	r2, [r3, #0]
 800dd1a:	6862      	ldr	r2, [r4, #4]
 800dd1c:	605a      	str	r2, [r3, #4]
 800dd1e:	68a2      	ldr	r2, [r4, #8]
 800dd20:	609a      	str	r2, [r3, #8]
 800dd22:	4666      	mov	r6, ip
 800dd24:	46d1      	mov	r9, sl
 800dd26:	463c      	mov	r4, r7
 800dd28:	e707      	b.n	800db3a <_realloc_r+0xfa>
 800dd2a:	68a3      	ldr	r3, [r4, #8]
 800dd2c:	6083      	str	r3, [r0, #8]
 800dd2e:	68e3      	ldr	r3, [r4, #12]
 800dd30:	60c3      	str	r3, [r0, #12]
 800dd32:	2a24      	cmp	r2, #36	; 0x24
 800dd34:	d026      	beq.n	800dd84 <_realloc_r+0x344>
 800dd36:	f104 0210 	add.w	r2, r4, #16
 800dd3a:	f100 0310 	add.w	r3, r0, #16
 800dd3e:	e6db      	b.n	800daf8 <_realloc_r+0xb8>
 800dd40:	463a      	mov	r2, r7
 800dd42:	e7bf      	b.n	800dcc4 <_realloc_r+0x284>
 800dd44:	4621      	mov	r1, r4
 800dd46:	4638      	mov	r0, r7
 800dd48:	461e      	mov	r6, r3
 800dd4a:	46d1      	mov	r9, sl
 800dd4c:	f7ff fd9a 	bl	800d884 <memmove>
 800dd50:	463c      	mov	r4, r7
 800dd52:	e6f2      	b.n	800db3a <_realloc_r+0xfa>
 800dd54:	463b      	mov	r3, r7
 800dd56:	e7de      	b.n	800dd16 <_realloc_r+0x2d6>
 800dd58:	4621      	mov	r1, r4
 800dd5a:	4638      	mov	r0, r7
 800dd5c:	4666      	mov	r6, ip
 800dd5e:	46d1      	mov	r9, sl
 800dd60:	f7ff fd90 	bl	800d884 <memmove>
 800dd64:	463c      	mov	r4, r7
 800dd66:	e6e8      	b.n	800db3a <_realloc_r+0xfa>
 800dd68:	24000124 	.word	0x24000124
 800dd6c:	68a1      	ldr	r1, [r4, #8]
 800dd6e:	f8ca 1010 	str.w	r1, [sl, #16]
 800dd72:	68e1      	ldr	r1, [r4, #12]
 800dd74:	f8ca 1014 	str.w	r1, [sl, #20]
 800dd78:	2a24      	cmp	r2, #36	; 0x24
 800dd7a:	d020      	beq.n	800ddbe <_realloc_r+0x37e>
 800dd7c:	3410      	adds	r4, #16
 800dd7e:	f10a 0218 	add.w	r2, sl, #24
 800dd82:	e79f      	b.n	800dcc4 <_realloc_r+0x284>
 800dd84:	6923      	ldr	r3, [r4, #16]
 800dd86:	6103      	str	r3, [r0, #16]
 800dd88:	6961      	ldr	r1, [r4, #20]
 800dd8a:	6141      	str	r1, [r0, #20]
 800dd8c:	f104 0218 	add.w	r2, r4, #24
 800dd90:	f100 0318 	add.w	r3, r0, #24
 800dd94:	e6b0      	b.n	800daf8 <_realloc_r+0xb8>
 800dd96:	68a3      	ldr	r3, [r4, #8]
 800dd98:	f8ca 3010 	str.w	r3, [sl, #16]
 800dd9c:	68e3      	ldr	r3, [r4, #12]
 800dd9e:	f8ca 3014 	str.w	r3, [sl, #20]
 800dda2:	2a24      	cmp	r2, #36	; 0x24
 800dda4:	d021      	beq.n	800ddea <_realloc_r+0x3aa>
 800dda6:	3410      	adds	r4, #16
 800dda8:	f10a 0318 	add.w	r3, sl, #24
 800ddac:	e7b3      	b.n	800dd16 <_realloc_r+0x2d6>
 800ddae:	463a      	mov	r2, r7
 800ddb0:	e733      	b.n	800dc1a <_realloc_r+0x1da>
 800ddb2:	4621      	mov	r1, r4
 800ddb4:	4638      	mov	r0, r7
 800ddb6:	f7ff fd65 	bl	800d884 <memmove>
 800ddba:	4b16      	ldr	r3, [pc, #88]	; (800de14 <_realloc_r+0x3d4>)
 800ddbc:	e733      	b.n	800dc26 <_realloc_r+0x1e6>
 800ddbe:	6922      	ldr	r2, [r4, #16]
 800ddc0:	f8ca 2018 	str.w	r2, [sl, #24]
 800ddc4:	6962      	ldr	r2, [r4, #20]
 800ddc6:	f8ca 201c 	str.w	r2, [sl, #28]
 800ddca:	3418      	adds	r4, #24
 800ddcc:	f10a 0220 	add.w	r2, sl, #32
 800ddd0:	e778      	b.n	800dcc4 <_realloc_r+0x284>
 800ddd2:	68a1      	ldr	r1, [r4, #8]
 800ddd4:	f8ca 1010 	str.w	r1, [sl, #16]
 800ddd8:	68e1      	ldr	r1, [r4, #12]
 800ddda:	f8ca 1014 	str.w	r1, [sl, #20]
 800ddde:	2a24      	cmp	r2, #36	; 0x24
 800dde0:	d00d      	beq.n	800ddfe <_realloc_r+0x3be>
 800dde2:	3410      	adds	r4, #16
 800dde4:	f10a 0218 	add.w	r2, sl, #24
 800dde8:	e717      	b.n	800dc1a <_realloc_r+0x1da>
 800ddea:	6923      	ldr	r3, [r4, #16]
 800ddec:	f8ca 3018 	str.w	r3, [sl, #24]
 800ddf0:	6963      	ldr	r3, [r4, #20]
 800ddf2:	f8ca 301c 	str.w	r3, [sl, #28]
 800ddf6:	3418      	adds	r4, #24
 800ddf8:	f10a 0320 	add.w	r3, sl, #32
 800ddfc:	e78b      	b.n	800dd16 <_realloc_r+0x2d6>
 800ddfe:	6922      	ldr	r2, [r4, #16]
 800de00:	f8ca 2018 	str.w	r2, [sl, #24]
 800de04:	6962      	ldr	r2, [r4, #20]
 800de06:	f8ca 201c 	str.w	r2, [sl, #28]
 800de0a:	3418      	adds	r4, #24
 800de0c:	f10a 0220 	add.w	r2, sl, #32
 800de10:	e703      	b.n	800dc1a <_realloc_r+0x1da>
 800de12:	bf00      	nop
 800de14:	24000124 	.word	0x24000124

0800de18 <_wcsnrtombs_l>:
 800de18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de1c:	b089      	sub	sp, #36	; 0x24
 800de1e:	e9dd 8a13 	ldrd	r8, sl, [sp, #76]	; 0x4c
 800de22:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800de24:	9101      	str	r1, [sp, #4]
 800de26:	4681      	mov	r9, r0
 800de28:	9203      	str	r2, [sp, #12]
 800de2a:	461e      	mov	r6, r3
 800de2c:	f1b8 0f00 	cmp.w	r8, #0
 800de30:	d055      	beq.n	800dede <_wcsnrtombs_l+0xc6>
 800de32:	9b01      	ldr	r3, [sp, #4]
 800de34:	2b00      	cmp	r3, #0
 800de36:	d057      	beq.n	800dee8 <_wcsnrtombs_l+0xd0>
 800de38:	9b03      	ldr	r3, [sp, #12]
 800de3a:	681d      	ldr	r5, [r3, #0]
 800de3c:	2f00      	cmp	r7, #0
 800de3e:	d063      	beq.n	800df08 <_wcsnrtombs_l+0xf0>
 800de40:	1e74      	subs	r4, r6, #1
 800de42:	b32e      	cbz	r6, 800de90 <_wcsnrtombs_l+0x78>
 800de44:	9b01      	ldr	r3, [sp, #4]
 800de46:	9302      	str	r3, [sp, #8]
 800de48:	3d04      	subs	r5, #4
 800de4a:	2600      	movs	r6, #0
 800de4c:	e00a      	b.n	800de64 <_wcsnrtombs_l+0x4c>
 800de4e:	9b01      	ldr	r3, [sp, #4]
 800de50:	bb13      	cbnz	r3, 800de98 <_wcsnrtombs_l+0x80>
 800de52:	682a      	ldr	r2, [r5, #0]
 800de54:	2a00      	cmp	r2, #0
 800de56:	d035      	beq.n	800dec4 <_wcsnrtombs_l+0xac>
 800de58:	45bc      	cmp	ip, r7
 800de5a:	d257      	bcs.n	800df0c <_wcsnrtombs_l+0xf4>
 800de5c:	3c01      	subs	r4, #1
 800de5e:	1c63      	adds	r3, r4, #1
 800de60:	4666      	mov	r6, ip
 800de62:	d015      	beq.n	800de90 <_wcsnrtombs_l+0x78>
 800de64:	f8d8 3000 	ldr.w	r3, [r8]
 800de68:	f855 2f04 	ldr.w	r2, [r5, #4]!
 800de6c:	9300      	str	r3, [sp, #0]
 800de6e:	f8da c0e0 	ldr.w	ip, [sl, #224]	; 0xe0
 800de72:	f8d8 b004 	ldr.w	fp, [r8, #4]
 800de76:	4643      	mov	r3, r8
 800de78:	a905      	add	r1, sp, #20
 800de7a:	4648      	mov	r0, r9
 800de7c:	47e0      	blx	ip
 800de7e:	1c42      	adds	r2, r0, #1
 800de80:	d037      	beq.n	800def2 <_wcsnrtombs_l+0xda>
 800de82:	eb00 0c06 	add.w	ip, r0, r6
 800de86:	45bc      	cmp	ip, r7
 800de88:	d9e1      	bls.n	800de4e <_wcsnrtombs_l+0x36>
 800de8a:	9b00      	ldr	r3, [sp, #0]
 800de8c:	e9c8 3b00 	strd	r3, fp, [r8]
 800de90:	4630      	mov	r0, r6
 800de92:	b009      	add	sp, #36	; 0x24
 800de94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de98:	2800      	cmp	r0, #0
 800de9a:	dd0c      	ble.n	800deb6 <_wcsnrtombs_l+0x9e>
 800de9c:	9b02      	ldr	r3, [sp, #8]
 800de9e:	4418      	add	r0, r3
 800dea0:	1e5a      	subs	r2, r3, #1
 800dea2:	a905      	add	r1, sp, #20
 800dea4:	f100 3eff 	add.w	lr, r0, #4294967295
 800dea8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800deac:	f802 3f01 	strb.w	r3, [r2, #1]!
 800deb0:	4572      	cmp	r2, lr
 800deb2:	d1f9      	bne.n	800dea8 <_wcsnrtombs_l+0x90>
 800deb4:	9002      	str	r0, [sp, #8]
 800deb6:	9b03      	ldr	r3, [sp, #12]
 800deb8:	681a      	ldr	r2, [r3, #0]
 800deba:	3204      	adds	r2, #4
 800debc:	601a      	str	r2, [r3, #0]
 800debe:	682a      	ldr	r2, [r5, #0]
 800dec0:	2a00      	cmp	r2, #0
 800dec2:	d1c9      	bne.n	800de58 <_wcsnrtombs_l+0x40>
 800dec4:	9b01      	ldr	r3, [sp, #4]
 800dec6:	b10b      	cbz	r3, 800decc <_wcsnrtombs_l+0xb4>
 800dec8:	9b03      	ldr	r3, [sp, #12]
 800deca:	601a      	str	r2, [r3, #0]
 800decc:	f10c 36ff 	add.w	r6, ip, #4294967295
 800ded0:	2200      	movs	r2, #0
 800ded2:	4630      	mov	r0, r6
 800ded4:	f8c8 2000 	str.w	r2, [r8]
 800ded8:	b009      	add	sp, #36	; 0x24
 800deda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dede:	9b01      	ldr	r3, [sp, #4]
 800dee0:	f500 7886 	add.w	r8, r0, #268	; 0x10c
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d1a7      	bne.n	800de38 <_wcsnrtombs_l+0x20>
 800dee8:	9b03      	ldr	r3, [sp, #12]
 800deea:	f04f 37ff 	mov.w	r7, #4294967295
 800deee:	681d      	ldr	r5, [r3, #0]
 800def0:	e7a6      	b.n	800de40 <_wcsnrtombs_l+0x28>
 800def2:	4606      	mov	r6, r0
 800def4:	218a      	movs	r1, #138	; 0x8a
 800def6:	2200      	movs	r2, #0
 800def8:	4630      	mov	r0, r6
 800defa:	f8c9 1000 	str.w	r1, [r9]
 800defe:	f8c8 2000 	str.w	r2, [r8]
 800df02:	b009      	add	sp, #36	; 0x24
 800df04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df08:	463e      	mov	r6, r7
 800df0a:	e7c1      	b.n	800de90 <_wcsnrtombs_l+0x78>
 800df0c:	4666      	mov	r6, ip
 800df0e:	e7bf      	b.n	800de90 <_wcsnrtombs_l+0x78>

0800df10 <_wcsnrtombs_r>:
 800df10:	b510      	push	{r4, lr}
 800df12:	b084      	sub	sp, #16
 800df14:	4c05      	ldr	r4, [pc, #20]	; (800df2c <_wcsnrtombs_r+0x1c>)
 800df16:	9806      	ldr	r0, [sp, #24]
 800df18:	9000      	str	r0, [sp, #0]
 800df1a:	9807      	ldr	r0, [sp, #28]
 800df1c:	9001      	str	r0, [sp, #4]
 800df1e:	4804      	ldr	r0, [pc, #16]	; (800df30 <_wcsnrtombs_r+0x20>)
 800df20:	6800      	ldr	r0, [r0, #0]
 800df22:	9402      	str	r4, [sp, #8]
 800df24:	f7ff ff78 	bl	800de18 <_wcsnrtombs_l>
 800df28:	b004      	add	sp, #16
 800df2a:	bd10      	pop	{r4, pc}
 800df2c:	24000540 	.word	0x24000540
 800df30:	24000120 	.word	0x24000120

0800df34 <fiprintf>:
 800df34:	b40e      	push	{r1, r2, r3}
 800df36:	b510      	push	{r4, lr}
 800df38:	b083      	sub	sp, #12
 800df3a:	ab05      	add	r3, sp, #20
 800df3c:	4c06      	ldr	r4, [pc, #24]	; (800df58 <fiprintf+0x24>)
 800df3e:	f853 2b04 	ldr.w	r2, [r3], #4
 800df42:	9301      	str	r3, [sp, #4]
 800df44:	4601      	mov	r1, r0
 800df46:	6820      	ldr	r0, [r4, #0]
 800df48:	f000 f844 	bl	800dfd4 <_vfiprintf_r>
 800df4c:	b003      	add	sp, #12
 800df4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800df52:	b003      	add	sp, #12
 800df54:	4770      	bx	lr
 800df56:	bf00      	nop
 800df58:	24000120 	.word	0x24000120

0800df5c <__sprint_r.part.0>:
 800df5c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df60:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800df62:	049c      	lsls	r4, r3, #18
 800df64:	4690      	mov	r8, r2
 800df66:	d52d      	bpl.n	800dfc4 <__sprint_r.part.0+0x68>
 800df68:	6893      	ldr	r3, [r2, #8]
 800df6a:	6812      	ldr	r2, [r2, #0]
 800df6c:	b343      	cbz	r3, 800dfc0 <__sprint_r.part.0+0x64>
 800df6e:	468b      	mov	fp, r1
 800df70:	4606      	mov	r6, r0
 800df72:	f102 0908 	add.w	r9, r2, #8
 800df76:	e959 5a02 	ldrd	r5, sl, [r9, #-8]
 800df7a:	ea5f 079a 	movs.w	r7, sl, lsr #2
 800df7e:	d015      	beq.n	800dfac <__sprint_r.part.0+0x50>
 800df80:	3d04      	subs	r5, #4
 800df82:	2400      	movs	r4, #0
 800df84:	e001      	b.n	800df8a <__sprint_r.part.0+0x2e>
 800df86:	42a7      	cmp	r7, r4
 800df88:	d00e      	beq.n	800dfa8 <__sprint_r.part.0+0x4c>
 800df8a:	f855 1f04 	ldr.w	r1, [r5, #4]!
 800df8e:	465a      	mov	r2, fp
 800df90:	4630      	mov	r0, r6
 800df92:	f001 fa51 	bl	800f438 <_fputwc_r>
 800df96:	1c43      	adds	r3, r0, #1
 800df98:	f104 0401 	add.w	r4, r4, #1
 800df9c:	d1f3      	bne.n	800df86 <__sprint_r.part.0+0x2a>
 800df9e:	2300      	movs	r3, #0
 800dfa0:	e9c8 3301 	strd	r3, r3, [r8, #4]
 800dfa4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfa8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dfac:	f02a 0a03 	bic.w	sl, sl, #3
 800dfb0:	eba3 030a 	sub.w	r3, r3, sl
 800dfb4:	f8c8 3008 	str.w	r3, [r8, #8]
 800dfb8:	f109 0908 	add.w	r9, r9, #8
 800dfbc:	2b00      	cmp	r3, #0
 800dfbe:	d1da      	bne.n	800df76 <__sprint_r.part.0+0x1a>
 800dfc0:	2000      	movs	r0, #0
 800dfc2:	e7ec      	b.n	800df9e <__sprint_r.part.0+0x42>
 800dfc4:	f001 f808 	bl	800efd8 <__sfvwrite_r>
 800dfc8:	2300      	movs	r3, #0
 800dfca:	e9c8 3301 	strd	r3, r3, [r8, #4]
 800dfce:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfd2:	bf00      	nop

0800dfd4 <_vfiprintf_r>:
 800dfd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfd8:	b0c5      	sub	sp, #276	; 0x114
 800dfda:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 800dfde:	4683      	mov	fp, r0
 800dfe0:	9103      	str	r1, [sp, #12]
 800dfe2:	4616      	mov	r6, r2
 800dfe4:	2100      	movs	r1, #0
 800dfe6:	2208      	movs	r2, #8
 800dfe8:	4650      	mov	r0, sl
 800dfea:	461c      	mov	r4, r3
 800dfec:	9307      	str	r3, [sp, #28]
 800dfee:	f7fb fa93 	bl	8009518 <memset>
 800dff2:	f1bb 0f00 	cmp.w	fp, #0
 800dff6:	d004      	beq.n	800e002 <_vfiprintf_r+0x2e>
 800dff8:	f8db 3034 	ldr.w	r3, [fp, #52]	; 0x34
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	f000 86a1 	beq.w	800ed44 <_vfiprintf_r+0xd70>
 800e002:	9a03      	ldr	r2, [sp, #12]
 800e004:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800e006:	07db      	lsls	r3, r3, #31
 800e008:	f140 851c 	bpl.w	800ea44 <_vfiprintf_r+0xa70>
 800e00c:	f9b2 100c 	ldrsh.w	r1, [r2, #12]
 800e010:	b28a      	uxth	r2, r1
 800e012:	0495      	lsls	r5, r2, #18
 800e014:	d409      	bmi.n	800e02a <_vfiprintf_r+0x56>
 800e016:	9b03      	ldr	r3, [sp, #12]
 800e018:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
 800e01c:	8199      	strh	r1, [r3, #12]
 800e01e:	b28a      	uxth	r2, r1
 800e020:	4619      	mov	r1, r3
 800e022:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e024:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e028:	664b      	str	r3, [r1, #100]	; 0x64
 800e02a:	0710      	lsls	r0, r2, #28
 800e02c:	f140 8104 	bpl.w	800e238 <_vfiprintf_r+0x264>
 800e030:	9b03      	ldr	r3, [sp, #12]
 800e032:	691b      	ldr	r3, [r3, #16]
 800e034:	2b00      	cmp	r3, #0
 800e036:	f000 80ff 	beq.w	800e238 <_vfiprintf_r+0x264>
 800e03a:	f002 031a 	and.w	r3, r2, #26
 800e03e:	2b0a      	cmp	r3, #10
 800e040:	f000 8108 	beq.w	800e254 <_vfiprintf_r+0x280>
 800e044:	2300      	movs	r3, #0
 800e046:	e9cd 3319 	strd	r3, r3, [sp, #100]	; 0x64
 800e04a:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
 800e04e:	aa1b      	add	r2, sp, #108	; 0x6c
 800e050:	930b      	str	r3, [sp, #44]	; 0x2c
 800e052:	9218      	str	r2, [sp, #96]	; 0x60
 800e054:	4691      	mov	r9, r2
 800e056:	930c      	str	r3, [sp, #48]	; 0x30
 800e058:	9305      	str	r3, [sp, #20]
 800e05a:	46b0      	mov	r8, r6
 800e05c:	4644      	mov	r4, r8
 800e05e:	4ba6      	ldr	r3, [pc, #664]	; (800e2f8 <_vfiprintf_r+0x324>)
 800e060:	f8d3 50e4 	ldr.w	r5, [r3, #228]	; 0xe4
 800e064:	f7fd fcda 	bl	800ba1c <__locale_mb_cur_max>
 800e068:	4622      	mov	r2, r4
 800e06a:	4603      	mov	r3, r0
 800e06c:	a912      	add	r1, sp, #72	; 0x48
 800e06e:	f8cd a000 	str.w	sl, [sp]
 800e072:	4658      	mov	r0, fp
 800e074:	47a8      	blx	r5
 800e076:	2800      	cmp	r0, #0
 800e078:	f000 8140 	beq.w	800e2fc <_vfiprintf_r+0x328>
 800e07c:	f2c0 8133 	blt.w	800e2e6 <_vfiprintf_r+0x312>
 800e080:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e082:	2a25      	cmp	r2, #37	; 0x25
 800e084:	4603      	mov	r3, r0
 800e086:	d001      	beq.n	800e08c <_vfiprintf_r+0xb8>
 800e088:	441c      	add	r4, r3
 800e08a:	e7e8      	b.n	800e05e <_vfiprintf_r+0x8a>
 800e08c:	ebb4 0608 	subs.w	r6, r4, r8
 800e090:	4605      	mov	r5, r0
 800e092:	f040 8137 	bne.w	800e304 <_vfiprintf_r+0x330>
 800e096:	2300      	movs	r3, #0
 800e098:	7861      	ldrb	r1, [r4, #1]
 800e09a:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 800e09e:	f104 0801 	add.w	r8, r4, #1
 800e0a2:	9306      	str	r3, [sp, #24]
 800e0a4:	f04f 37ff 	mov.w	r7, #4294967295
 800e0a8:	461e      	mov	r6, r3
 800e0aa:	242b      	movs	r4, #43	; 0x2b
 800e0ac:	f108 0801 	add.w	r8, r8, #1
 800e0b0:	f1a1 0320 	sub.w	r3, r1, #32
 800e0b4:	2b5a      	cmp	r3, #90	; 0x5a
 800e0b6:	f200 8165 	bhi.w	800e384 <_vfiprintf_r+0x3b0>
 800e0ba:	e8df f013 	tbh	[pc, r3, lsl #1]
 800e0be:	029f      	.short	0x029f
 800e0c0:	01630163 	.word	0x01630163
 800e0c4:	0163029a 	.word	0x0163029a
 800e0c8:	01630163 	.word	0x01630163
 800e0cc:	0163006a 	.word	0x0163006a
 800e0d0:	02670163 	.word	0x02670163
 800e0d4:	01630277 	.word	0x01630277
 800e0d8:	02810272 	.word	0x02810272
 800e0dc:	027c0163 	.word	0x027c0163
 800e0e0:	005b005b 	.word	0x005b005b
 800e0e4:	005b005b 	.word	0x005b005b
 800e0e8:	005b005b 	.word	0x005b005b
 800e0ec:	005b005b 	.word	0x005b005b
 800e0f0:	0163005b 	.word	0x0163005b
 800e0f4:	01630163 	.word	0x01630163
 800e0f8:	01630163 	.word	0x01630163
 800e0fc:	01630163 	.word	0x01630163
 800e100:	01630163 	.word	0x01630163
 800e104:	00840246 	.word	0x00840246
 800e108:	01630163 	.word	0x01630163
 800e10c:	01630163 	.word	0x01630163
 800e110:	01630163 	.word	0x01630163
 800e114:	01630163 	.word	0x01630163
 800e118:	01630163 	.word	0x01630163
 800e11c:	016300e2 	.word	0x016300e2
 800e120:	01630163 	.word	0x01630163
 800e124:	0163021d 	.word	0x0163021d
 800e128:	016302c4 	.word	0x016302c4
 800e12c:	05940163 	.word	0x05940163
 800e130:	01630163 	.word	0x01630163
 800e134:	01630163 	.word	0x01630163
 800e138:	01630163 	.word	0x01630163
 800e13c:	01630163 	.word	0x01630163
 800e140:	01630163 	.word	0x01630163
 800e144:	00860246 	.word	0x00860246
 800e148:	01630163 	.word	0x01630163
 800e14c:	02b70163 	.word	0x02b70163
 800e150:	007f0086 	.word	0x007f0086
 800e154:	02aa0163 	.word	0x02aa0163
 800e158:	02e70163 	.word	0x02e70163
 800e15c:	02d700e4 	.word	0x02d700e4
 800e160:	0163007f 	.word	0x0163007f
 800e164:	007c021d 	.word	0x007c021d
 800e168:	01630572 	.word	0x01630572
 800e16c:	05740163 	.word	0x05740163
 800e170:	007c0163 	.word	0x007c0163
 800e174:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800e178:	2200      	movs	r2, #0
 800e17a:	f818 1b01 	ldrb.w	r1, [r8], #1
 800e17e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800e182:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800e186:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800e18a:	2b09      	cmp	r3, #9
 800e18c:	d9f5      	bls.n	800e17a <_vfiprintf_r+0x1a6>
 800e18e:	9206      	str	r2, [sp, #24]
 800e190:	e78e      	b.n	800e0b0 <_vfiprintf_r+0xdc>
 800e192:	4658      	mov	r0, fp
 800e194:	f7fd fc48 	bl	800ba28 <_localeconv_r>
 800e198:	6843      	ldr	r3, [r0, #4]
 800e19a:	930d      	str	r3, [sp, #52]	; 0x34
 800e19c:	4618      	mov	r0, r3
 800e19e:	f7f2 fa2f 	bl	8000600 <strlen>
 800e1a2:	900e      	str	r0, [sp, #56]	; 0x38
 800e1a4:	4605      	mov	r5, r0
 800e1a6:	4658      	mov	r0, fp
 800e1a8:	f7fd fc3e 	bl	800ba28 <_localeconv_r>
 800e1ac:	6883      	ldr	r3, [r0, #8]
 800e1ae:	930c      	str	r3, [sp, #48]	; 0x30
 800e1b0:	2d00      	cmp	r5, #0
 800e1b2:	f040 84df 	bne.w	800eb74 <_vfiprintf_r+0xba0>
 800e1b6:	f898 1000 	ldrb.w	r1, [r8]
 800e1ba:	e777      	b.n	800e0ac <_vfiprintf_r+0xd8>
 800e1bc:	f898 1000 	ldrb.w	r1, [r8]
 800e1c0:	f046 0620 	orr.w	r6, r6, #32
 800e1c4:	e772      	b.n	800e0ac <_vfiprintf_r+0xd8>
 800e1c6:	f046 0610 	orr.w	r6, r6, #16
 800e1ca:	06b4      	lsls	r4, r6, #26
 800e1cc:	f140 8178 	bpl.w	800e4c0 <_vfiprintf_r+0x4ec>
 800e1d0:	9b07      	ldr	r3, [sp, #28]
 800e1d2:	3307      	adds	r3, #7
 800e1d4:	f023 0307 	bic.w	r3, r3, #7
 800e1d8:	461a      	mov	r2, r3
 800e1da:	6859      	ldr	r1, [r3, #4]
 800e1dc:	f852 3b08 	ldr.w	r3, [r2], #8
 800e1e0:	9207      	str	r2, [sp, #28]
 800e1e2:	460a      	mov	r2, r1
 800e1e4:	2900      	cmp	r1, #0
 800e1e6:	f2c0 847a 	blt.w	800eade <_vfiprintf_r+0xb0a>
 800e1ea:	1c79      	adds	r1, r7, #1
 800e1ec:	f000 85a7 	beq.w	800ed3e <_vfiprintf_r+0xd6a>
 800e1f0:	f026 0180 	bic.w	r1, r6, #128	; 0x80
 800e1f4:	9102      	str	r1, [sp, #8]
 800e1f6:	ea53 0102 	orrs.w	r1, r3, r2
 800e1fa:	f000 8448 	beq.w	800ea8e <_vfiprintf_r+0xaba>
 800e1fe:	2b0a      	cmp	r3, #10
 800e200:	f172 0100 	sbcs.w	r1, r2, #0
 800e204:	f080 8549 	bcs.w	800ec9a <_vfiprintf_r+0xcc6>
 800e208:	3330      	adds	r3, #48	; 0x30
 800e20a:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
 800e20e:	9e02      	ldr	r6, [sp, #8]
 800e210:	2301      	movs	r3, #1
 800e212:	9304      	str	r3, [sp, #16]
 800e214:	f20d 140f 	addw	r4, sp, #271	; 0x10f
 800e218:	9b04      	ldr	r3, [sp, #16]
 800e21a:	42bb      	cmp	r3, r7
 800e21c:	bfb8      	it	lt
 800e21e:	463b      	movlt	r3, r7
 800e220:	9302      	str	r3, [sp, #8]
 800e222:	2300      	movs	r3, #0
 800e224:	9308      	str	r3, [sp, #32]
 800e226:	f89d 3043 	ldrb.w	r3, [sp, #67]	; 0x43
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	f000 80b8 	beq.w	800e3a0 <_vfiprintf_r+0x3cc>
 800e230:	9b02      	ldr	r3, [sp, #8]
 800e232:	3301      	adds	r3, #1
 800e234:	9302      	str	r3, [sp, #8]
 800e236:	e0b3      	b.n	800e3a0 <_vfiprintf_r+0x3cc>
 800e238:	9d03      	ldr	r5, [sp, #12]
 800e23a:	4658      	mov	r0, fp
 800e23c:	4629      	mov	r1, r5
 800e23e:	f001 f83f 	bl	800f2c0 <__swsetup_r>
 800e242:	2800      	cmp	r0, #0
 800e244:	f040 8656 	bne.w	800eef4 <_vfiprintf_r+0xf20>
 800e248:	89aa      	ldrh	r2, [r5, #12]
 800e24a:	f002 031a 	and.w	r3, r2, #26
 800e24e:	2b0a      	cmp	r3, #10
 800e250:	f47f aef8 	bne.w	800e044 <_vfiprintf_r+0x70>
 800e254:	9903      	ldr	r1, [sp, #12]
 800e256:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	f6ff aef2 	blt.w	800e044 <_vfiprintf_r+0x70>
 800e260:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800e262:	07db      	lsls	r3, r3, #31
 800e264:	d402      	bmi.n	800e26c <_vfiprintf_r+0x298>
 800e266:	0597      	lsls	r7, r2, #22
 800e268:	f140 8618 	bpl.w	800ee9c <_vfiprintf_r+0xec8>
 800e26c:	9903      	ldr	r1, [sp, #12]
 800e26e:	4623      	mov	r3, r4
 800e270:	4632      	mov	r2, r6
 800e272:	4658      	mov	r0, fp
 800e274:	f000 fe70 	bl	800ef58 <__sbprintf>
 800e278:	9005      	str	r0, [sp, #20]
 800e27a:	9805      	ldr	r0, [sp, #20]
 800e27c:	b045      	add	sp, #276	; 0x114
 800e27e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e282:	f046 0610 	orr.w	r6, r6, #16
 800e286:	f016 0220 	ands.w	r2, r6, #32
 800e28a:	f000 8126 	beq.w	800e4da <_vfiprintf_r+0x506>
 800e28e:	9b07      	ldr	r3, [sp, #28]
 800e290:	3307      	adds	r3, #7
 800e292:	f023 0307 	bic.w	r3, r3, #7
 800e296:	4619      	mov	r1, r3
 800e298:	685a      	ldr	r2, [r3, #4]
 800e29a:	f851 3b08 	ldr.w	r3, [r1], #8
 800e29e:	9107      	str	r1, [sp, #28]
 800e2a0:	f426 6180 	bic.w	r1, r6, #1024	; 0x400
 800e2a4:	9102      	str	r1, [sp, #8]
 800e2a6:	2100      	movs	r1, #0
 800e2a8:	2000      	movs	r0, #0
 800e2aa:	f88d 0043 	strb.w	r0, [sp, #67]	; 0x43
 800e2ae:	1c78      	adds	r0, r7, #1
 800e2b0:	f000 8200 	beq.w	800e6b4 <_vfiprintf_r+0x6e0>
 800e2b4:	9802      	ldr	r0, [sp, #8]
 800e2b6:	f020 0680 	bic.w	r6, r0, #128	; 0x80
 800e2ba:	ea53 0002 	orrs.w	r0, r3, r2
 800e2be:	f040 81f8 	bne.w	800e6b2 <_vfiprintf_r+0x6de>
 800e2c2:	2f00      	cmp	r7, #0
 800e2c4:	f040 8543 	bne.w	800ed4e <_vfiprintf_r+0xd7a>
 800e2c8:	2900      	cmp	r1, #0
 800e2ca:	f040 83e4 	bne.w	800ea96 <_vfiprintf_r+0xac2>
 800e2ce:	9b02      	ldr	r3, [sp, #8]
 800e2d0:	f013 0301 	ands.w	r3, r3, #1
 800e2d4:	9304      	str	r3, [sp, #16]
 800e2d6:	f000 8420 	beq.w	800eb1a <_vfiprintf_r+0xb46>
 800e2da:	2330      	movs	r3, #48	; 0x30
 800e2dc:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
 800e2e0:	f20d 140f 	addw	r4, sp, #271	; 0x10f
 800e2e4:	e798      	b.n	800e218 <_vfiprintf_r+0x244>
 800e2e6:	2208      	movs	r2, #8
 800e2e8:	2100      	movs	r1, #0
 800e2ea:	4650      	mov	r0, sl
 800e2ec:	f7fb f914 	bl	8009518 <memset>
 800e2f0:	2301      	movs	r3, #1
 800e2f2:	441c      	add	r4, r3
 800e2f4:	e6b3      	b.n	800e05e <_vfiprintf_r+0x8a>
 800e2f6:	bf00      	nop
 800e2f8:	24000540 	.word	0x24000540
 800e2fc:	ebb4 0608 	subs.w	r6, r4, r8
 800e300:	4605      	mov	r5, r0
 800e302:	d01a      	beq.n	800e33a <_vfiprintf_r+0x366>
 800e304:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e306:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800e308:	3301      	adds	r3, #1
 800e30a:	4432      	add	r2, r6
 800e30c:	2b07      	cmp	r3, #7
 800e30e:	e9c9 8600 	strd	r8, r6, [r9]
 800e312:	921a      	str	r2, [sp, #104]	; 0x68
 800e314:	9319      	str	r3, [sp, #100]	; 0x64
 800e316:	dd1a      	ble.n	800e34e <_vfiprintf_r+0x37a>
 800e318:	2a00      	cmp	r2, #0
 800e31a:	f000 83b4 	beq.w	800ea86 <_vfiprintf_r+0xab2>
 800e31e:	9903      	ldr	r1, [sp, #12]
 800e320:	aa18      	add	r2, sp, #96	; 0x60
 800e322:	4658      	mov	r0, fp
 800e324:	f7ff fe1a 	bl	800df5c <__sprint_r.part.0>
 800e328:	b9d8      	cbnz	r0, 800e362 <_vfiprintf_r+0x38e>
 800e32a:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e32e:	9b05      	ldr	r3, [sp, #20]
 800e330:	4433      	add	r3, r6
 800e332:	9305      	str	r3, [sp, #20]
 800e334:	2d00      	cmp	r5, #0
 800e336:	f47f aeae 	bne.w	800e096 <_vfiprintf_r+0xc2>
 800e33a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	f040 85ca 	bne.w	800eed6 <_vfiprintf_r+0xf02>
 800e342:	9b03      	ldr	r3, [sp, #12]
 800e344:	2200      	movs	r2, #0
 800e346:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800e34a:	9219      	str	r2, [sp, #100]	; 0x64
 800e34c:	e00c      	b.n	800e368 <_vfiprintf_r+0x394>
 800e34e:	f109 0908 	add.w	r9, r9, #8
 800e352:	e7ec      	b.n	800e32e <_vfiprintf_r+0x35a>
 800e354:	46b3      	mov	fp, r6
 800e356:	9b08      	ldr	r3, [sp, #32]
 800e358:	b11b      	cbz	r3, 800e362 <_vfiprintf_r+0x38e>
 800e35a:	9908      	ldr	r1, [sp, #32]
 800e35c:	4658      	mov	r0, fp
 800e35e:	f7fe fbe7 	bl	800cb30 <_free_r>
 800e362:	9b03      	ldr	r3, [sp, #12]
 800e364:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800e368:	9a03      	ldr	r2, [sp, #12]
 800e36a:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800e36c:	f012 0f01 	tst.w	r2, #1
 800e370:	b29a      	uxth	r2, r3
 800e372:	f000 809c 	beq.w	800e4ae <_vfiprintf_r+0x4da>
 800e376:	0650      	lsls	r0, r2, #25
 800e378:	f100 85c8 	bmi.w	800ef0c <_vfiprintf_r+0xf38>
 800e37c:	9805      	ldr	r0, [sp, #20]
 800e37e:	b045      	add	sp, #276	; 0x114
 800e380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e384:	2900      	cmp	r1, #0
 800e386:	d0d8      	beq.n	800e33a <_vfiprintf_r+0x366>
 800e388:	2300      	movs	r3, #0
 800e38a:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 800e38e:	2301      	movs	r3, #1
 800e390:	f88d 10ac 	strb.w	r1, [sp, #172]	; 0xac
 800e394:	9302      	str	r3, [sp, #8]
 800e396:	9304      	str	r3, [sp, #16]
 800e398:	ac2b      	add	r4, sp, #172	; 0xac
 800e39a:	2300      	movs	r3, #0
 800e39c:	9308      	str	r3, [sp, #32]
 800e39e:	461f      	mov	r7, r3
 800e3a0:	f016 0302 	ands.w	r3, r6, #2
 800e3a4:	9309      	str	r3, [sp, #36]	; 0x24
 800e3a6:	d002      	beq.n	800e3ae <_vfiprintf_r+0x3da>
 800e3a8:	9b02      	ldr	r3, [sp, #8]
 800e3aa:	3302      	adds	r3, #2
 800e3ac:	9302      	str	r3, [sp, #8]
 800e3ae:	f016 0384 	ands.w	r3, r6, #132	; 0x84
 800e3b2:	930a      	str	r3, [sp, #40]	; 0x28
 800e3b4:	d105      	bne.n	800e3c2 <_vfiprintf_r+0x3ee>
 800e3b6:	9b06      	ldr	r3, [sp, #24]
 800e3b8:	9a02      	ldr	r2, [sp, #8]
 800e3ba:	1a9d      	subs	r5, r3, r2
 800e3bc:	2d00      	cmp	r5, #0
 800e3be:	f300 8294 	bgt.w	800e8ea <_vfiprintf_r+0x916>
 800e3c2:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 800e3c6:	1c41      	adds	r1, r0, #1
 800e3c8:	f89d 2043 	ldrb.w	r2, [sp, #67]	; 0x43
 800e3cc:	b182      	cbz	r2, 800e3f0 <_vfiprintf_r+0x41c>
 800e3ce:	2201      	movs	r2, #1
 800e3d0:	3301      	adds	r3, #1
 800e3d2:	f8c9 2004 	str.w	r2, [r9, #4]
 800e3d6:	2907      	cmp	r1, #7
 800e3d8:	f10d 0243 	add.w	r2, sp, #67	; 0x43
 800e3dc:	e9cd 1319 	strd	r1, r3, [sp, #100]	; 0x64
 800e3e0:	f8c9 2000 	str.w	r2, [r9]
 800e3e4:	f300 8264 	bgt.w	800e8b0 <_vfiprintf_r+0x8dc>
 800e3e8:	4608      	mov	r0, r1
 800e3ea:	f109 0908 	add.w	r9, r9, #8
 800e3ee:	3101      	adds	r1, #1
 800e3f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e3f2:	b1da      	cbz	r2, 800e42c <_vfiprintf_r+0x458>
 800e3f4:	aa11      	add	r2, sp, #68	; 0x44
 800e3f6:	3302      	adds	r3, #2
 800e3f8:	f8c9 2000 	str.w	r2, [r9]
 800e3fc:	2907      	cmp	r1, #7
 800e3fe:	f04f 0202 	mov.w	r2, #2
 800e402:	e9cd 1319 	strd	r1, r3, [sp, #100]	; 0x64
 800e406:	f8c9 2004 	str.w	r2, [r9, #4]
 800e40a:	f340 8269 	ble.w	800e8e0 <_vfiprintf_r+0x90c>
 800e40e:	2b00      	cmp	r3, #0
 800e410:	f000 8358 	beq.w	800eac4 <_vfiprintf_r+0xaf0>
 800e414:	9903      	ldr	r1, [sp, #12]
 800e416:	aa18      	add	r2, sp, #96	; 0x60
 800e418:	4658      	mov	r0, fp
 800e41a:	f7ff fd9f 	bl	800df5c <__sprint_r.part.0>
 800e41e:	2800      	cmp	r0, #0
 800e420:	d199      	bne.n	800e356 <_vfiprintf_r+0x382>
 800e422:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 800e426:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e42a:	1c41      	adds	r1, r0, #1
 800e42c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e42e:	2a80      	cmp	r2, #128	; 0x80
 800e430:	f000 8182 	beq.w	800e738 <_vfiprintf_r+0x764>
 800e434:	9a04      	ldr	r2, [sp, #16]
 800e436:	1abd      	subs	r5, r7, r2
 800e438:	2d00      	cmp	r5, #0
 800e43a:	f300 81e0 	bgt.w	800e7fe <_vfiprintf_r+0x82a>
 800e43e:	9a04      	ldr	r2, [sp, #16]
 800e440:	f8c9 4000 	str.w	r4, [r9]
 800e444:	4413      	add	r3, r2
 800e446:	2907      	cmp	r1, #7
 800e448:	e9cd 1319 	strd	r1, r3, [sp, #100]	; 0x64
 800e44c:	f8c9 2004 	str.w	r2, [r9, #4]
 800e450:	f340 816c 	ble.w	800e72c <_vfiprintf_r+0x758>
 800e454:	2b00      	cmp	r3, #0
 800e456:	f000 829e 	beq.w	800e996 <_vfiprintf_r+0x9c2>
 800e45a:	9903      	ldr	r1, [sp, #12]
 800e45c:	aa18      	add	r2, sp, #96	; 0x60
 800e45e:	4658      	mov	r0, fp
 800e460:	f7ff fd7c 	bl	800df5c <__sprint_r.part.0>
 800e464:	2800      	cmp	r0, #0
 800e466:	f47f af76 	bne.w	800e356 <_vfiprintf_r+0x382>
 800e46a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800e46c:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e470:	0775      	lsls	r5, r6, #29
 800e472:	d505      	bpl.n	800e480 <_vfiprintf_r+0x4ac>
 800e474:	9a06      	ldr	r2, [sp, #24]
 800e476:	9902      	ldr	r1, [sp, #8]
 800e478:	1a54      	subs	r4, r2, r1
 800e47a:	2c00      	cmp	r4, #0
 800e47c:	f300 8295 	bgt.w	800e9aa <_vfiprintf_r+0x9d6>
 800e480:	e9dd 2105 	ldrd	r2, r1, [sp, #20]
 800e484:	9802      	ldr	r0, [sp, #8]
 800e486:	4281      	cmp	r1, r0
 800e488:	bfac      	ite	ge
 800e48a:	1852      	addge	r2, r2, r1
 800e48c:	1812      	addlt	r2, r2, r0
 800e48e:	9205      	str	r2, [sp, #20]
 800e490:	2b00      	cmp	r3, #0
 800e492:	f040 81fe 	bne.w	800e892 <_vfiprintf_r+0x8be>
 800e496:	9908      	ldr	r1, [sp, #32]
 800e498:	2300      	movs	r3, #0
 800e49a:	9319      	str	r3, [sp, #100]	; 0x64
 800e49c:	2900      	cmp	r1, #0
 800e49e:	f000 8148 	beq.w	800e732 <_vfiprintf_r+0x75e>
 800e4a2:	4658      	mov	r0, fp
 800e4a4:	f7fe fb44 	bl	800cb30 <_free_r>
 800e4a8:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e4ac:	e5d6      	b.n	800e05c <_vfiprintf_r+0x88>
 800e4ae:	059c      	lsls	r4, r3, #22
 800e4b0:	f53f af61 	bmi.w	800e376 <_vfiprintf_r+0x3a2>
 800e4b4:	9c03      	ldr	r4, [sp, #12]
 800e4b6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e4b8:	f7fd fac0 	bl	800ba3c <__retarget_lock_release_recursive>
 800e4bc:	89a2      	ldrh	r2, [r4, #12]
 800e4be:	e75a      	b.n	800e376 <_vfiprintf_r+0x3a2>
 800e4c0:	06f0      	lsls	r0, r6, #27
 800e4c2:	9a07      	ldr	r2, [sp, #28]
 800e4c4:	f100 833e 	bmi.w	800eb44 <_vfiprintf_r+0xb70>
 800e4c8:	0671      	lsls	r1, r6, #25
 800e4ca:	f140 8338 	bpl.w	800eb3e <_vfiprintf_r+0xb6a>
 800e4ce:	f932 3b04 	ldrsh.w	r3, [r2], #4
 800e4d2:	9207      	str	r2, [sp, #28]
 800e4d4:	17da      	asrs	r2, r3, #31
 800e4d6:	4611      	mov	r1, r2
 800e4d8:	e684      	b.n	800e1e4 <_vfiprintf_r+0x210>
 800e4da:	f016 0310 	ands.w	r3, r6, #16
 800e4de:	9907      	ldr	r1, [sp, #28]
 800e4e0:	f040 8328 	bne.w	800eb34 <_vfiprintf_r+0xb60>
 800e4e4:	f016 0040 	ands.w	r0, r6, #64	; 0x40
 800e4e8:	f000 8320 	beq.w	800eb2c <_vfiprintf_r+0xb58>
 800e4ec:	461a      	mov	r2, r3
 800e4ee:	f851 3b04 	ldr.w	r3, [r1], #4
 800e4f2:	9107      	str	r1, [sp, #28]
 800e4f4:	b29b      	uxth	r3, r3
 800e4f6:	e6d3      	b.n	800e2a0 <_vfiprintf_r+0x2cc>
 800e4f8:	9b07      	ldr	r3, [sp, #28]
 800e4fa:	461a      	mov	r2, r3
 800e4fc:	2300      	movs	r3, #0
 800e4fe:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 800e502:	4613      	mov	r3, r2
 800e504:	f853 4b04 	ldr.w	r4, [r3], #4
 800e508:	9302      	str	r3, [sp, #8]
 800e50a:	2c00      	cmp	r4, #0
 800e50c:	f000 842d 	beq.w	800ed6a <_vfiprintf_r+0xd96>
 800e510:	2953      	cmp	r1, #83	; 0x53
 800e512:	f000 838a 	beq.w	800ec2a <_vfiprintf_r+0xc56>
 800e516:	f016 0510 	ands.w	r5, r6, #16
 800e51a:	f040 8386 	bne.w	800ec2a <_vfiprintf_r+0xc56>
 800e51e:	1c7b      	adds	r3, r7, #1
 800e520:	f000 84cc 	beq.w	800eebc <_vfiprintf_r+0xee8>
 800e524:	463a      	mov	r2, r7
 800e526:	4629      	mov	r1, r5
 800e528:	4620      	mov	r0, r4
 800e52a:	f7f2 f809 	bl	8000540 <memchr>
 800e52e:	9008      	str	r0, [sp, #32]
 800e530:	2800      	cmp	r0, #0
 800e532:	f000 84b8 	beq.w	800eea6 <_vfiprintf_r+0xed2>
 800e536:	1b03      	subs	r3, r0, r4
 800e538:	9a02      	ldr	r2, [sp, #8]
 800e53a:	9304      	str	r3, [sp, #16]
 800e53c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800e540:	462f      	mov	r7, r5
 800e542:	9207      	str	r2, [sp, #28]
 800e544:	9302      	str	r3, [sp, #8]
 800e546:	9508      	str	r5, [sp, #32]
 800e548:	e66d      	b.n	800e226 <_vfiprintf_r+0x252>
 800e54a:	2943      	cmp	r1, #67	; 0x43
 800e54c:	d002      	beq.n	800e554 <_vfiprintf_r+0x580>
 800e54e:	06f5      	lsls	r5, r6, #27
 800e550:	f140 8352 	bpl.w	800ebf8 <_vfiprintf_r+0xc24>
 800e554:	9d07      	ldr	r5, [sp, #28]
 800e556:	2208      	movs	r2, #8
 800e558:	2100      	movs	r1, #0
 800e55a:	a816      	add	r0, sp, #88	; 0x58
 800e55c:	ac2b      	add	r4, sp, #172	; 0xac
 800e55e:	f7fa ffdb 	bl	8009518 <memset>
 800e562:	ab16      	add	r3, sp, #88	; 0x58
 800e564:	f855 2b04 	ldr.w	r2, [r5], #4
 800e568:	4621      	mov	r1, r4
 800e56a:	4658      	mov	r0, fp
 800e56c:	f7fe ffb8 	bl	800d4e0 <_wcrtomb_r>
 800e570:	4603      	mov	r3, r0
 800e572:	3301      	adds	r3, #1
 800e574:	9004      	str	r0, [sp, #16]
 800e576:	f000 84ce 	beq.w	800ef16 <_vfiprintf_r+0xf42>
 800e57a:	9b04      	ldr	r3, [sp, #16]
 800e57c:	9507      	str	r5, [sp, #28]
 800e57e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800e582:	9302      	str	r3, [sp, #8]
 800e584:	2300      	movs	r3, #0
 800e586:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 800e58a:	e706      	b.n	800e39a <_vfiprintf_r+0x3c6>
 800e58c:	9b07      	ldr	r3, [sp, #28]
 800e58e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e592:	9206      	str	r2, [sp, #24]
 800e594:	2a00      	cmp	r2, #0
 800e596:	f280 82bb 	bge.w	800eb10 <_vfiprintf_r+0xb3c>
 800e59a:	9a06      	ldr	r2, [sp, #24]
 800e59c:	4252      	negs	r2, r2
 800e59e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e5a2:	f898 1000 	ldrb.w	r1, [r8]
 800e5a6:	f046 0604 	orr.w	r6, r6, #4
 800e5aa:	e57f      	b.n	800e0ac <_vfiprintf_r+0xd8>
 800e5ac:	f898 1000 	ldrb.w	r1, [r8]
 800e5b0:	f88d 4043 	strb.w	r4, [sp, #67]	; 0x43
 800e5b4:	e57a      	b.n	800e0ac <_vfiprintf_r+0xd8>
 800e5b6:	f898 1000 	ldrb.w	r1, [r8]
 800e5ba:	f046 0680 	orr.w	r6, r6, #128	; 0x80
 800e5be:	e575      	b.n	800e0ac <_vfiprintf_r+0xd8>
 800e5c0:	4642      	mov	r2, r8
 800e5c2:	f812 1b01 	ldrb.w	r1, [r2], #1
 800e5c6:	292a      	cmp	r1, #42	; 0x2a
 800e5c8:	f000 84b0 	beq.w	800ef2c <_vfiprintf_r+0xf58>
 800e5cc:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800e5d0:	2b09      	cmp	r3, #9
 800e5d2:	4690      	mov	r8, r2
 800e5d4:	f04f 0700 	mov.w	r7, #0
 800e5d8:	f63f ad6a 	bhi.w	800e0b0 <_vfiprintf_r+0xdc>
 800e5dc:	f818 1b01 	ldrb.w	r1, [r8], #1
 800e5e0:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 800e5e4:	eb03 0747 	add.w	r7, r3, r7, lsl #1
 800e5e8:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800e5ec:	2b09      	cmp	r3, #9
 800e5ee:	d9f5      	bls.n	800e5dc <_vfiprintf_r+0x608>
 800e5f0:	e55e      	b.n	800e0b0 <_vfiprintf_r+0xdc>
 800e5f2:	f898 1000 	ldrb.w	r1, [r8]
 800e5f6:	f046 0601 	orr.w	r6, r6, #1
 800e5fa:	e557      	b.n	800e0ac <_vfiprintf_r+0xd8>
 800e5fc:	f89d 3043 	ldrb.w	r3, [sp, #67]	; 0x43
 800e600:	2b00      	cmp	r3, #0
 800e602:	f47f add8 	bne.w	800e1b6 <_vfiprintf_r+0x1e2>
 800e606:	2320      	movs	r3, #32
 800e608:	f898 1000 	ldrb.w	r1, [r8]
 800e60c:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 800e610:	e54c      	b.n	800e0ac <_vfiprintf_r+0xd8>
 800e612:	f898 1000 	ldrb.w	r1, [r8]
 800e616:	296c      	cmp	r1, #108	; 0x6c
 800e618:	bf03      	ittte	eq
 800e61a:	f898 1001 	ldrbeq.w	r1, [r8, #1]
 800e61e:	f046 0620 	orreq.w	r6, r6, #32
 800e622:	f108 0801 	addeq.w	r8, r8, #1
 800e626:	f046 0610 	orrne.w	r6, r6, #16
 800e62a:	e53f      	b.n	800e0ac <_vfiprintf_r+0xd8>
 800e62c:	f898 1000 	ldrb.w	r1, [r8]
 800e630:	2968      	cmp	r1, #104	; 0x68
 800e632:	bf03      	ittte	eq
 800e634:	f898 1001 	ldrbeq.w	r1, [r8, #1]
 800e638:	f446 7600 	orreq.w	r6, r6, #512	; 0x200
 800e63c:	f108 0801 	addeq.w	r8, r8, #1
 800e640:	f046 0640 	orrne.w	r6, r6, #64	; 0x40
 800e644:	e532      	b.n	800e0ac <_vfiprintf_r+0xd8>
 800e646:	f046 0310 	orr.w	r3, r6, #16
 800e64a:	9302      	str	r3, [sp, #8]
 800e64c:	9b02      	ldr	r3, [sp, #8]
 800e64e:	f013 0220 	ands.w	r2, r3, #32
 800e652:	f000 8225 	beq.w	800eaa0 <_vfiprintf_r+0xacc>
 800e656:	9b07      	ldr	r3, [sp, #28]
 800e658:	3307      	adds	r3, #7
 800e65a:	f023 0307 	bic.w	r3, r3, #7
 800e65e:	4619      	mov	r1, r3
 800e660:	685a      	ldr	r2, [r3, #4]
 800e662:	f851 3b08 	ldr.w	r3, [r1], #8
 800e666:	9107      	str	r1, [sp, #28]
 800e668:	2101      	movs	r1, #1
 800e66a:	e61d      	b.n	800e2a8 <_vfiprintf_r+0x2d4>
 800e66c:	9a07      	ldr	r2, [sp, #28]
 800e66e:	f046 0302 	orr.w	r3, r6, #2
 800e672:	9302      	str	r3, [sp, #8]
 800e674:	f852 3b04 	ldr.w	r3, [r2], #4
 800e678:	9207      	str	r2, [sp, #28]
 800e67a:	f647 0230 	movw	r2, #30768	; 0x7830
 800e67e:	f8ad 2044 	strh.w	r2, [sp, #68]	; 0x44
 800e682:	4aa1      	ldr	r2, [pc, #644]	; (800e908 <_vfiprintf_r+0x934>)
 800e684:	920b      	str	r2, [sp, #44]	; 0x2c
 800e686:	2102      	movs	r1, #2
 800e688:	2200      	movs	r2, #0
 800e68a:	e60d      	b.n	800e2a8 <_vfiprintf_r+0x2d4>
 800e68c:	06b7      	lsls	r7, r6, #26
 800e68e:	f100 8267 	bmi.w	800eb60 <_vfiprintf_r+0xb8c>
 800e692:	06f5      	lsls	r5, r6, #27
 800e694:	f100 8361 	bmi.w	800ed5a <_vfiprintf_r+0xd86>
 800e698:	0674      	lsls	r4, r6, #25
 800e69a:	f100 83ee 	bmi.w	800ee7a <_vfiprintf_r+0xea6>
 800e69e:	05b0      	lsls	r0, r6, #22
 800e6a0:	f140 835b 	bpl.w	800ed5a <_vfiprintf_r+0xd86>
 800e6a4:	9b07      	ldr	r3, [sp, #28]
 800e6a6:	9905      	ldr	r1, [sp, #20]
 800e6a8:	f853 2b04 	ldr.w	r2, [r3], #4
 800e6ac:	9307      	str	r3, [sp, #28]
 800e6ae:	7011      	strb	r1, [r2, #0]
 800e6b0:	e4d4      	b.n	800e05c <_vfiprintf_r+0x88>
 800e6b2:	9602      	str	r6, [sp, #8]
 800e6b4:	2901      	cmp	r1, #1
 800e6b6:	f43f ada2 	beq.w	800e1fe <_vfiprintf_r+0x22a>
 800e6ba:	2902      	cmp	r1, #2
 800e6bc:	ac44      	add	r4, sp, #272	; 0x110
 800e6be:	d111      	bne.n	800e6e4 <_vfiprintf_r+0x710>
 800e6c0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800e6c2:	f003 010f 	and.w	r1, r3, #15
 800e6c6:	091b      	lsrs	r3, r3, #4
 800e6c8:	5c41      	ldrb	r1, [r0, r1]
 800e6ca:	f804 1d01 	strb.w	r1, [r4, #-1]!
 800e6ce:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 800e6d2:	0912      	lsrs	r2, r2, #4
 800e6d4:	ea53 0102 	orrs.w	r1, r3, r2
 800e6d8:	d1f3      	bne.n	800e6c2 <_vfiprintf_r+0x6ee>
 800e6da:	9e02      	ldr	r6, [sp, #8]
 800e6dc:	ab44      	add	r3, sp, #272	; 0x110
 800e6de:	1b1b      	subs	r3, r3, r4
 800e6e0:	9304      	str	r3, [sp, #16]
 800e6e2:	e599      	b.n	800e218 <_vfiprintf_r+0x244>
 800e6e4:	f003 0107 	and.w	r1, r3, #7
 800e6e8:	08db      	lsrs	r3, r3, #3
 800e6ea:	ea43 7342 	orr.w	r3, r3, r2, lsl #29
 800e6ee:	08d2      	lsrs	r2, r2, #3
 800e6f0:	3130      	adds	r1, #48	; 0x30
 800e6f2:	ea53 0502 	orrs.w	r5, r3, r2
 800e6f6:	4620      	mov	r0, r4
 800e6f8:	f804 1d01 	strb.w	r1, [r4, #-1]!
 800e6fc:	d1f2      	bne.n	800e6e4 <_vfiprintf_r+0x710>
 800e6fe:	9e02      	ldr	r6, [sp, #8]
 800e700:	07f3      	lsls	r3, r6, #31
 800e702:	d5eb      	bpl.n	800e6dc <_vfiprintf_r+0x708>
 800e704:	2930      	cmp	r1, #48	; 0x30
 800e706:	d0e8      	beq.n	800e6da <_vfiprintf_r+0x706>
 800e708:	2330      	movs	r3, #48	; 0x30
 800e70a:	3802      	subs	r0, #2
 800e70c:	f804 3c01 	strb.w	r3, [r4, #-1]
 800e710:	ab44      	add	r3, sp, #272	; 0x110
 800e712:	1a1b      	subs	r3, r3, r0
 800e714:	9e02      	ldr	r6, [sp, #8]
 800e716:	9304      	str	r3, [sp, #16]
 800e718:	4604      	mov	r4, r0
 800e71a:	e57d      	b.n	800e218 <_vfiprintf_r+0x244>
 800e71c:	9b04      	ldr	r3, [sp, #16]
 800e71e:	941b      	str	r4, [sp, #108]	; 0x6c
 800e720:	2201      	movs	r2, #1
 800e722:	931c      	str	r3, [sp, #112]	; 0x70
 800e724:	931a      	str	r3, [sp, #104]	; 0x68
 800e726:	9219      	str	r2, [sp, #100]	; 0x64
 800e728:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e72c:	f109 0908 	add.w	r9, r9, #8
 800e730:	e69e      	b.n	800e470 <_vfiprintf_r+0x49c>
 800e732:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e736:	e491      	b.n	800e05c <_vfiprintf_r+0x88>
 800e738:	9a06      	ldr	r2, [sp, #24]
 800e73a:	9d02      	ldr	r5, [sp, #8]
 800e73c:	1b55      	subs	r5, r2, r5
 800e73e:	2d00      	cmp	r5, #0
 800e740:	f77f ae78 	ble.w	800e434 <_vfiprintf_r+0x460>
 800e744:	2d10      	cmp	r5, #16
 800e746:	f340 83d3 	ble.w	800eef0 <_vfiprintf_r+0xf1c>
 800e74a:	4619      	mov	r1, r3
 800e74c:	4643      	mov	r3, r8
 800e74e:	9409      	str	r4, [sp, #36]	; 0x24
 800e750:	46b8      	mov	r8, r7
 800e752:	9c03      	ldr	r4, [sp, #12]
 800e754:	4637      	mov	r7, r6
 800e756:	465e      	mov	r6, fp
 800e758:	469b      	mov	fp, r3
 800e75a:	e007      	b.n	800e76c <_vfiprintf_r+0x798>
 800e75c:	f100 0c02 	add.w	ip, r0, #2
 800e760:	f109 0908 	add.w	r9, r9, #8
 800e764:	4610      	mov	r0, r2
 800e766:	3d10      	subs	r5, #16
 800e768:	2d10      	cmp	r5, #16
 800e76a:	dd1f      	ble.n	800e7ac <_vfiprintf_r+0x7d8>
 800e76c:	4b67      	ldr	r3, [pc, #412]	; (800e90c <_vfiprintf_r+0x938>)
 800e76e:	f8c9 3000 	str.w	r3, [r9]
 800e772:	1c42      	adds	r2, r0, #1
 800e774:	3110      	adds	r1, #16
 800e776:	2310      	movs	r3, #16
 800e778:	2a07      	cmp	r2, #7
 800e77a:	e9cd 2119 	strd	r2, r1, [sp, #100]	; 0x64
 800e77e:	f8c9 3004 	str.w	r3, [r9, #4]
 800e782:	ddeb      	ble.n	800e75c <_vfiprintf_r+0x788>
 800e784:	aa18      	add	r2, sp, #96	; 0x60
 800e786:	2900      	cmp	r1, #0
 800e788:	f000 808c 	beq.w	800e8a4 <_vfiprintf_r+0x8d0>
 800e78c:	4621      	mov	r1, r4
 800e78e:	4630      	mov	r0, r6
 800e790:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e794:	f7ff fbe2 	bl	800df5c <__sprint_r.part.0>
 800e798:	2800      	cmp	r0, #0
 800e79a:	f47f addb 	bne.w	800e354 <_vfiprintf_r+0x380>
 800e79e:	e9dd 0119 	ldrd	r0, r1, [sp, #100]	; 0x64
 800e7a2:	3d10      	subs	r5, #16
 800e7a4:	2d10      	cmp	r5, #16
 800e7a6:	f100 0c01 	add.w	ip, r0, #1
 800e7aa:	dcdf      	bgt.n	800e76c <_vfiprintf_r+0x798>
 800e7ac:	465a      	mov	r2, fp
 800e7ae:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800e7b0:	46b3      	mov	fp, r6
 800e7b2:	460b      	mov	r3, r1
 800e7b4:	463e      	mov	r6, r7
 800e7b6:	4647      	mov	r7, r8
 800e7b8:	4690      	mov	r8, r2
 800e7ba:	4a54      	ldr	r2, [pc, #336]	; (800e90c <_vfiprintf_r+0x938>)
 800e7bc:	f8c9 5004 	str.w	r5, [r9, #4]
 800e7c0:	442b      	add	r3, r5
 800e7c2:	f1bc 0f07 	cmp.w	ip, #7
 800e7c6:	e9cd c319 	strd	ip, r3, [sp, #100]	; 0x64
 800e7ca:	f8c9 2000 	str.w	r2, [r9]
 800e7ce:	f340 81a7 	ble.w	800eb20 <_vfiprintf_r+0xb4c>
 800e7d2:	2b00      	cmp	r3, #0
 800e7d4:	f000 832c 	beq.w	800ee30 <_vfiprintf_r+0xe5c>
 800e7d8:	9903      	ldr	r1, [sp, #12]
 800e7da:	aa18      	add	r2, sp, #96	; 0x60
 800e7dc:	4658      	mov	r0, fp
 800e7de:	f7ff fbbd 	bl	800df5c <__sprint_r.part.0>
 800e7e2:	2800      	cmp	r0, #0
 800e7e4:	f47f adb7 	bne.w	800e356 <_vfiprintf_r+0x382>
 800e7e8:	9a04      	ldr	r2, [sp, #16]
 800e7ea:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 800e7ee:	1abd      	subs	r5, r7, r2
 800e7f0:	2d00      	cmp	r5, #0
 800e7f2:	f100 0101 	add.w	r1, r0, #1
 800e7f6:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e7fa:	f77f ae20 	ble.w	800e43e <_vfiprintf_r+0x46a>
 800e7fe:	2d10      	cmp	r5, #16
 800e800:	dd32      	ble.n	800e868 <_vfiprintf_r+0x894>
 800e802:	4619      	mov	r1, r3
 800e804:	4643      	mov	r3, r8
 800e806:	9409      	str	r4, [sp, #36]	; 0x24
 800e808:	46b0      	mov	r8, r6
 800e80a:	9c03      	ldr	r4, [sp, #12]
 800e80c:	465e      	mov	r6, fp
 800e80e:	2710      	movs	r7, #16
 800e810:	469b      	mov	fp, r3
 800e812:	e007      	b.n	800e824 <_vfiprintf_r+0x850>
 800e814:	f100 0c02 	add.w	ip, r0, #2
 800e818:	f109 0908 	add.w	r9, r9, #8
 800e81c:	4610      	mov	r0, r2
 800e81e:	3d10      	subs	r5, #16
 800e820:	2d10      	cmp	r5, #16
 800e822:	dd1a      	ble.n	800e85a <_vfiprintf_r+0x886>
 800e824:	1c42      	adds	r2, r0, #1
 800e826:	4b39      	ldr	r3, [pc, #228]	; (800e90c <_vfiprintf_r+0x938>)
 800e828:	3110      	adds	r1, #16
 800e82a:	2a07      	cmp	r2, #7
 800e82c:	e9c9 3700 	strd	r3, r7, [r9]
 800e830:	e9cd 2119 	strd	r2, r1, [sp, #100]	; 0x64
 800e834:	ddee      	ble.n	800e814 <_vfiprintf_r+0x840>
 800e836:	aa18      	add	r2, sp, #96	; 0x60
 800e838:	b329      	cbz	r1, 800e886 <_vfiprintf_r+0x8b2>
 800e83a:	4621      	mov	r1, r4
 800e83c:	4630      	mov	r0, r6
 800e83e:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e842:	f7ff fb8b 	bl	800df5c <__sprint_r.part.0>
 800e846:	2800      	cmp	r0, #0
 800e848:	f47f ad84 	bne.w	800e354 <_vfiprintf_r+0x380>
 800e84c:	e9dd 0119 	ldrd	r0, r1, [sp, #100]	; 0x64
 800e850:	3d10      	subs	r5, #16
 800e852:	2d10      	cmp	r5, #16
 800e854:	f100 0c01 	add.w	ip, r0, #1
 800e858:	dce4      	bgt.n	800e824 <_vfiprintf_r+0x850>
 800e85a:	465a      	mov	r2, fp
 800e85c:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800e85e:	460b      	mov	r3, r1
 800e860:	46b3      	mov	fp, r6
 800e862:	4661      	mov	r1, ip
 800e864:	4646      	mov	r6, r8
 800e866:	4690      	mov	r8, r2
 800e868:	4a28      	ldr	r2, [pc, #160]	; (800e90c <_vfiprintf_r+0x938>)
 800e86a:	f8c9 5004 	str.w	r5, [r9, #4]
 800e86e:	442b      	add	r3, r5
 800e870:	2907      	cmp	r1, #7
 800e872:	e9cd 1319 	strd	r1, r3, [sp, #100]	; 0x64
 800e876:	f8c9 2000 	str.w	r2, [r9]
 800e87a:	f300 80f3 	bgt.w	800ea64 <_vfiprintf_r+0xa90>
 800e87e:	f109 0908 	add.w	r9, r9, #8
 800e882:	3101      	adds	r1, #1
 800e884:	e5db      	b.n	800e43e <_vfiprintf_r+0x46a>
 800e886:	f04f 0c01 	mov.w	ip, #1
 800e88a:	4608      	mov	r0, r1
 800e88c:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e890:	e7c5      	b.n	800e81e <_vfiprintf_r+0x84a>
 800e892:	9903      	ldr	r1, [sp, #12]
 800e894:	aa18      	add	r2, sp, #96	; 0x60
 800e896:	4658      	mov	r0, fp
 800e898:	f7ff fb60 	bl	800df5c <__sprint_r.part.0>
 800e89c:	2800      	cmp	r0, #0
 800e89e:	f43f adfa 	beq.w	800e496 <_vfiprintf_r+0x4c2>
 800e8a2:	e558      	b.n	800e356 <_vfiprintf_r+0x382>
 800e8a4:	f04f 0c01 	mov.w	ip, #1
 800e8a8:	4608      	mov	r0, r1
 800e8aa:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e8ae:	e75a      	b.n	800e766 <_vfiprintf_r+0x792>
 800e8b0:	2b00      	cmp	r3, #0
 800e8b2:	f000 810c 	beq.w	800eace <_vfiprintf_r+0xafa>
 800e8b6:	9903      	ldr	r1, [sp, #12]
 800e8b8:	aa18      	add	r2, sp, #96	; 0x60
 800e8ba:	4658      	mov	r0, fp
 800e8bc:	f7ff fb4e 	bl	800df5c <__sprint_r.part.0>
 800e8c0:	2800      	cmp	r0, #0
 800e8c2:	f47f ad48 	bne.w	800e356 <_vfiprintf_r+0x382>
 800e8c6:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 800e8ca:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e8ce:	1c41      	adds	r1, r0, #1
 800e8d0:	e58e      	b.n	800e3f0 <_vfiprintf_r+0x41c>
 800e8d2:	2302      	movs	r3, #2
 800e8d4:	aa11      	add	r2, sp, #68	; 0x44
 800e8d6:	931c      	str	r3, [sp, #112]	; 0x70
 800e8d8:	921b      	str	r2, [sp, #108]	; 0x6c
 800e8da:	2101      	movs	r1, #1
 800e8dc:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e8e0:	4608      	mov	r0, r1
 800e8e2:	f109 0908 	add.w	r9, r9, #8
 800e8e6:	1c41      	adds	r1, r0, #1
 800e8e8:	e5a0      	b.n	800e42c <_vfiprintf_r+0x458>
 800e8ea:	2d10      	cmp	r5, #16
 800e8ec:	f340 82e2 	ble.w	800eeb4 <_vfiprintf_r+0xee0>
 800e8f0:	e9dd 1319 	ldrd	r1, r3, [sp, #100]	; 0x64
 800e8f4:	4618      	mov	r0, r3
 800e8f6:	4643      	mov	r3, r8
 800e8f8:	940f      	str	r4, [sp, #60]	; 0x3c
 800e8fa:	46b8      	mov	r8, r7
 800e8fc:	9c03      	ldr	r4, [sp, #12]
 800e8fe:	4637      	mov	r7, r6
 800e900:	465e      	mov	r6, fp
 800e902:	469b      	mov	fp, r3
 800e904:	e00c      	b.n	800e920 <_vfiprintf_r+0x94c>
 800e906:	bf00      	nop
 800e908:	0800ff60 	.word	0x0800ff60
 800e90c:	08010224 	.word	0x08010224
 800e910:	f101 0c02 	add.w	ip, r1, #2
 800e914:	f109 0908 	add.w	r9, r9, #8
 800e918:	4611      	mov	r1, r2
 800e91a:	3d10      	subs	r5, #16
 800e91c:	2d10      	cmp	r5, #16
 800e91e:	dd1d      	ble.n	800e95c <_vfiprintf_r+0x988>
 800e920:	4bb2      	ldr	r3, [pc, #712]	; (800ebec <_vfiprintf_r+0xc18>)
 800e922:	f8c9 3000 	str.w	r3, [r9]
 800e926:	1c4a      	adds	r2, r1, #1
 800e928:	3010      	adds	r0, #16
 800e92a:	2310      	movs	r3, #16
 800e92c:	2a07      	cmp	r2, #7
 800e92e:	e9cd 2019 	strd	r2, r0, [sp, #100]	; 0x64
 800e932:	f8c9 3004 	str.w	r3, [r9, #4]
 800e936:	ddeb      	ble.n	800e910 <_vfiprintf_r+0x93c>
 800e938:	aa18      	add	r2, sp, #96	; 0x60
 800e93a:	b330      	cbz	r0, 800e98a <_vfiprintf_r+0x9b6>
 800e93c:	4621      	mov	r1, r4
 800e93e:	4630      	mov	r0, r6
 800e940:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e944:	f7ff fb0a 	bl	800df5c <__sprint_r.part.0>
 800e948:	2800      	cmp	r0, #0
 800e94a:	f47f ad03 	bne.w	800e354 <_vfiprintf_r+0x380>
 800e94e:	e9dd 1019 	ldrd	r1, r0, [sp, #100]	; 0x64
 800e952:	3d10      	subs	r5, #16
 800e954:	2d10      	cmp	r5, #16
 800e956:	f101 0c01 	add.w	ip, r1, #1
 800e95a:	dce1      	bgt.n	800e920 <_vfiprintf_r+0x94c>
 800e95c:	465a      	mov	r2, fp
 800e95e:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 800e960:	4603      	mov	r3, r0
 800e962:	46b3      	mov	fp, r6
 800e964:	4660      	mov	r0, ip
 800e966:	463e      	mov	r6, r7
 800e968:	4647      	mov	r7, r8
 800e96a:	4690      	mov	r8, r2
 800e96c:	4a9f      	ldr	r2, [pc, #636]	; (800ebec <_vfiprintf_r+0xc18>)
 800e96e:	f8c9 5004 	str.w	r5, [r9, #4]
 800e972:	442b      	add	r3, r5
 800e974:	2807      	cmp	r0, #7
 800e976:	e9cd 0319 	strd	r0, r3, [sp, #100]	; 0x64
 800e97a:	f8c9 2000 	str.w	r2, [r9]
 800e97e:	f300 80b6 	bgt.w	800eaee <_vfiprintf_r+0xb1a>
 800e982:	f109 0908 	add.w	r9, r9, #8
 800e986:	1c41      	adds	r1, r0, #1
 800e988:	e51e      	b.n	800e3c8 <_vfiprintf_r+0x3f4>
 800e98a:	4601      	mov	r1, r0
 800e98c:	f04f 0c01 	mov.w	ip, #1
 800e990:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e994:	e7c1      	b.n	800e91a <_vfiprintf_r+0x946>
 800e996:	0776      	lsls	r6, r6, #29
 800e998:	9319      	str	r3, [sp, #100]	; 0x64
 800e99a:	d54a      	bpl.n	800ea32 <_vfiprintf_r+0xa5e>
 800e99c:	9a06      	ldr	r2, [sp, #24]
 800e99e:	9902      	ldr	r1, [sp, #8]
 800e9a0:	1a54      	subs	r4, r2, r1
 800e9a2:	2c00      	cmp	r4, #0
 800e9a4:	dd45      	ble.n	800ea32 <_vfiprintf_r+0xa5e>
 800e9a6:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e9aa:	2c10      	cmp	r4, #16
 800e9ac:	f340 829d 	ble.w	800eeea <_vfiprintf_r+0xf16>
 800e9b0:	9919      	ldr	r1, [sp, #100]	; 0x64
 800e9b2:	9e03      	ldr	r6, [sp, #12]
 800e9b4:	2510      	movs	r5, #16
 800e9b6:	e006      	b.n	800e9c6 <_vfiprintf_r+0x9f2>
 800e9b8:	1c88      	adds	r0, r1, #2
 800e9ba:	f109 0908 	add.w	r9, r9, #8
 800e9be:	4611      	mov	r1, r2
 800e9c0:	3c10      	subs	r4, #16
 800e9c2:	2c10      	cmp	r4, #16
 800e9c4:	dd1a      	ble.n	800e9fc <_vfiprintf_r+0xa28>
 800e9c6:	1c4a      	adds	r2, r1, #1
 800e9c8:	4888      	ldr	r0, [pc, #544]	; (800ebec <_vfiprintf_r+0xc18>)
 800e9ca:	3310      	adds	r3, #16
 800e9cc:	2a07      	cmp	r2, #7
 800e9ce:	e9c9 0500 	strd	r0, r5, [r9]
 800e9d2:	e9cd 2319 	strd	r2, r3, [sp, #100]	; 0x64
 800e9d6:	ddef      	ble.n	800e9b8 <_vfiprintf_r+0x9e4>
 800e9d8:	aa18      	add	r2, sp, #96	; 0x60
 800e9da:	b32b      	cbz	r3, 800ea28 <_vfiprintf_r+0xa54>
 800e9dc:	4631      	mov	r1, r6
 800e9de:	4658      	mov	r0, fp
 800e9e0:	f7ff fabc 	bl	800df5c <__sprint_r.part.0>
 800e9e4:	2800      	cmp	r0, #0
 800e9e6:	f47f acb6 	bne.w	800e356 <_vfiprintf_r+0x382>
 800e9ea:	e9dd 1319 	ldrd	r1, r3, [sp, #100]	; 0x64
 800e9ee:	3c10      	subs	r4, #16
 800e9f0:	2c10      	cmp	r4, #16
 800e9f2:	f101 0001 	add.w	r0, r1, #1
 800e9f6:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e9fa:	dce4      	bgt.n	800e9c6 <_vfiprintf_r+0x9f2>
 800e9fc:	4a7b      	ldr	r2, [pc, #492]	; (800ebec <_vfiprintf_r+0xc18>)
 800e9fe:	f8c9 4004 	str.w	r4, [r9, #4]
 800ea02:	4423      	add	r3, r4
 800ea04:	2807      	cmp	r0, #7
 800ea06:	e9cd 0319 	strd	r0, r3, [sp, #100]	; 0x64
 800ea0a:	f8c9 2000 	str.w	r2, [r9]
 800ea0e:	f77f ad37 	ble.w	800e480 <_vfiprintf_r+0x4ac>
 800ea12:	b173      	cbz	r3, 800ea32 <_vfiprintf_r+0xa5e>
 800ea14:	9903      	ldr	r1, [sp, #12]
 800ea16:	aa18      	add	r2, sp, #96	; 0x60
 800ea18:	4658      	mov	r0, fp
 800ea1a:	f7ff fa9f 	bl	800df5c <__sprint_r.part.0>
 800ea1e:	2800      	cmp	r0, #0
 800ea20:	f47f ac99 	bne.w	800e356 <_vfiprintf_r+0x382>
 800ea24:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800ea26:	e52b      	b.n	800e480 <_vfiprintf_r+0x4ac>
 800ea28:	2001      	movs	r0, #1
 800ea2a:	4619      	mov	r1, r3
 800ea2c:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800ea30:	e7c6      	b.n	800e9c0 <_vfiprintf_r+0x9ec>
 800ea32:	e9dd 3205 	ldrd	r3, r2, [sp, #20]
 800ea36:	9902      	ldr	r1, [sp, #8]
 800ea38:	428a      	cmp	r2, r1
 800ea3a:	bfac      	ite	ge
 800ea3c:	189b      	addge	r3, r3, r2
 800ea3e:	185b      	addlt	r3, r3, r1
 800ea40:	9305      	str	r3, [sp, #20]
 800ea42:	e528      	b.n	800e496 <_vfiprintf_r+0x4c2>
 800ea44:	9b03      	ldr	r3, [sp, #12]
 800ea46:	f9b3 100c 	ldrsh.w	r1, [r3, #12]
 800ea4a:	058f      	lsls	r7, r1, #22
 800ea4c:	b28a      	uxth	r2, r1
 800ea4e:	f53f aae0 	bmi.w	800e012 <_vfiprintf_r+0x3e>
 800ea52:	461d      	mov	r5, r3
 800ea54:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800ea56:	f7fc ffef 	bl	800ba38 <__retarget_lock_acquire_recursive>
 800ea5a:	f9b5 100c 	ldrsh.w	r1, [r5, #12]
 800ea5e:	b28a      	uxth	r2, r1
 800ea60:	f7ff bad7 	b.w	800e012 <_vfiprintf_r+0x3e>
 800ea64:	2b00      	cmp	r3, #0
 800ea66:	f43f ae59 	beq.w	800e71c <_vfiprintf_r+0x748>
 800ea6a:	9903      	ldr	r1, [sp, #12]
 800ea6c:	aa18      	add	r2, sp, #96	; 0x60
 800ea6e:	4658      	mov	r0, fp
 800ea70:	f7ff fa74 	bl	800df5c <__sprint_r.part.0>
 800ea74:	2800      	cmp	r0, #0
 800ea76:	f47f ac6e 	bne.w	800e356 <_vfiprintf_r+0x382>
 800ea7a:	9919      	ldr	r1, [sp, #100]	; 0x64
 800ea7c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800ea7e:	3101      	adds	r1, #1
 800ea80:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800ea84:	e4db      	b.n	800e43e <_vfiprintf_r+0x46a>
 800ea86:	9219      	str	r2, [sp, #100]	; 0x64
 800ea88:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800ea8c:	e44f      	b.n	800e32e <_vfiprintf_r+0x35a>
 800ea8e:	2f00      	cmp	r7, #0
 800ea90:	f47f abba 	bne.w	800e208 <_vfiprintf_r+0x234>
 800ea94:	9e02      	ldr	r6, [sp, #8]
 800ea96:	2700      	movs	r7, #0
 800ea98:	9704      	str	r7, [sp, #16]
 800ea9a:	ac44      	add	r4, sp, #272	; 0x110
 800ea9c:	f7ff bbbc 	b.w	800e218 <_vfiprintf_r+0x244>
 800eaa0:	9b02      	ldr	r3, [sp, #8]
 800eaa2:	f013 0310 	ands.w	r3, r3, #16
 800eaa6:	d154      	bne.n	800eb52 <_vfiprintf_r+0xb7e>
 800eaa8:	9a02      	ldr	r2, [sp, #8]
 800eaaa:	f012 0040 	ands.w	r0, r2, #64	; 0x40
 800eaae:	f000 8167 	beq.w	800ed80 <_vfiprintf_r+0xdac>
 800eab2:	9907      	ldr	r1, [sp, #28]
 800eab4:	461a      	mov	r2, r3
 800eab6:	f851 3b04 	ldr.w	r3, [r1], #4
 800eaba:	9107      	str	r1, [sp, #28]
 800eabc:	b29b      	uxth	r3, r3
 800eabe:	2101      	movs	r1, #1
 800eac0:	f7ff bbf2 	b.w	800e2a8 <_vfiprintf_r+0x2d4>
 800eac4:	2101      	movs	r1, #1
 800eac6:	4618      	mov	r0, r3
 800eac8:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800eacc:	e4ae      	b.n	800e42c <_vfiprintf_r+0x458>
 800eace:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ead0:	2a00      	cmp	r2, #0
 800ead2:	d15e      	bne.n	800eb92 <_vfiprintf_r+0xbbe>
 800ead4:	4618      	mov	r0, r3
 800ead6:	2101      	movs	r1, #1
 800ead8:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800eadc:	e4a6      	b.n	800e42c <_vfiprintf_r+0x458>
 800eade:	425b      	negs	r3, r3
 800eae0:	eb62 0242 	sbc.w	r2, r2, r2, lsl #1
 800eae4:	9602      	str	r6, [sp, #8]
 800eae6:	202d      	movs	r0, #45	; 0x2d
 800eae8:	2101      	movs	r1, #1
 800eaea:	f7ff bbde 	b.w	800e2aa <_vfiprintf_r+0x2d6>
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	f000 808d 	beq.w	800ec0e <_vfiprintf_r+0xc3a>
 800eaf4:	9903      	ldr	r1, [sp, #12]
 800eaf6:	aa18      	add	r2, sp, #96	; 0x60
 800eaf8:	4658      	mov	r0, fp
 800eafa:	f7ff fa2f 	bl	800df5c <__sprint_r.part.0>
 800eafe:	2800      	cmp	r0, #0
 800eb00:	f47f ac29 	bne.w	800e356 <_vfiprintf_r+0x382>
 800eb04:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 800eb08:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800eb0c:	1c41      	adds	r1, r0, #1
 800eb0e:	e45b      	b.n	800e3c8 <_vfiprintf_r+0x3f4>
 800eb10:	f898 1000 	ldrb.w	r1, [r8]
 800eb14:	9307      	str	r3, [sp, #28]
 800eb16:	f7ff bac9 	b.w	800e0ac <_vfiprintf_r+0xd8>
 800eb1a:	ac44      	add	r4, sp, #272	; 0x110
 800eb1c:	f7ff bb7c 	b.w	800e218 <_vfiprintf_r+0x244>
 800eb20:	f109 0908 	add.w	r9, r9, #8
 800eb24:	f10c 0101 	add.w	r1, ip, #1
 800eb28:	4660      	mov	r0, ip
 800eb2a:	e483      	b.n	800e434 <_vfiprintf_r+0x460>
 800eb2c:	f416 7200 	ands.w	r2, r6, #512	; 0x200
 800eb30:	f040 8191 	bne.w	800ee56 <_vfiprintf_r+0xe82>
 800eb34:	f851 3b04 	ldr.w	r3, [r1], #4
 800eb38:	9107      	str	r1, [sp, #28]
 800eb3a:	f7ff bbb1 	b.w	800e2a0 <_vfiprintf_r+0x2cc>
 800eb3e:	05b3      	lsls	r3, r6, #22
 800eb40:	f100 8182 	bmi.w	800ee48 <_vfiprintf_r+0xe74>
 800eb44:	f852 3b04 	ldr.w	r3, [r2], #4
 800eb48:	9207      	str	r2, [sp, #28]
 800eb4a:	17da      	asrs	r2, r3, #31
 800eb4c:	4611      	mov	r1, r2
 800eb4e:	f7ff bb49 	b.w	800e1e4 <_vfiprintf_r+0x210>
 800eb52:	9907      	ldr	r1, [sp, #28]
 800eb54:	f851 3b04 	ldr.w	r3, [r1], #4
 800eb58:	9107      	str	r1, [sp, #28]
 800eb5a:	2101      	movs	r1, #1
 800eb5c:	f7ff bba4 	b.w	800e2a8 <_vfiprintf_r+0x2d4>
 800eb60:	9b07      	ldr	r3, [sp, #28]
 800eb62:	9805      	ldr	r0, [sp, #20]
 800eb64:	f853 1b04 	ldr.w	r1, [r3], #4
 800eb68:	9307      	str	r3, [sp, #28]
 800eb6a:	17c2      	asrs	r2, r0, #31
 800eb6c:	e9c1 0200 	strd	r0, r2, [r1]
 800eb70:	f7ff ba74 	b.w	800e05c <_vfiprintf_r+0x88>
 800eb74:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800eb76:	2b00      	cmp	r3, #0
 800eb78:	f43f ab1d 	beq.w	800e1b6 <_vfiprintf_r+0x1e2>
 800eb7c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800eb7e:	781b      	ldrb	r3, [r3, #0]
 800eb80:	2b00      	cmp	r3, #0
 800eb82:	f43f ab18 	beq.w	800e1b6 <_vfiprintf_r+0x1e2>
 800eb86:	f898 1000 	ldrb.w	r1, [r8]
 800eb8a:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
 800eb8e:	f7ff ba8d 	b.w	800e0ac <_vfiprintf_r+0xd8>
 800eb92:	2302      	movs	r3, #2
 800eb94:	aa11      	add	r2, sp, #68	; 0x44
 800eb96:	931c      	str	r3, [sp, #112]	; 0x70
 800eb98:	921b      	str	r2, [sp, #108]	; 0x6c
 800eb9a:	2001      	movs	r0, #1
 800eb9c:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800eba0:	e69f      	b.n	800e8e2 <_vfiprintf_r+0x90e>
 800eba2:	9602      	str	r6, [sp, #8]
 800eba4:	e552      	b.n	800e64c <_vfiprintf_r+0x678>
 800eba6:	4b12      	ldr	r3, [pc, #72]	; (800ebf0 <_vfiprintf_r+0xc1c>)
 800eba8:	930b      	str	r3, [sp, #44]	; 0x2c
 800ebaa:	f016 0220 	ands.w	r2, r6, #32
 800ebae:	d05f      	beq.n	800ec70 <_vfiprintf_r+0xc9c>
 800ebb0:	9b07      	ldr	r3, [sp, #28]
 800ebb2:	3307      	adds	r3, #7
 800ebb4:	f023 0307 	bic.w	r3, r3, #7
 800ebb8:	4618      	mov	r0, r3
 800ebba:	685a      	ldr	r2, [r3, #4]
 800ebbc:	f850 3b08 	ldr.w	r3, [r0], #8
 800ebc0:	9007      	str	r0, [sp, #28]
 800ebc2:	07f4      	lsls	r4, r6, #31
 800ebc4:	d509      	bpl.n	800ebda <_vfiprintf_r+0xc06>
 800ebc6:	ea53 0002 	orrs.w	r0, r3, r2
 800ebca:	d006      	beq.n	800ebda <_vfiprintf_r+0xc06>
 800ebcc:	f88d 1045 	strb.w	r1, [sp, #69]	; 0x45
 800ebd0:	2130      	movs	r1, #48	; 0x30
 800ebd2:	f046 0602 	orr.w	r6, r6, #2
 800ebd6:	f88d 1044 	strb.w	r1, [sp, #68]	; 0x44
 800ebda:	f426 6180 	bic.w	r1, r6, #1024	; 0x400
 800ebde:	9102      	str	r1, [sp, #8]
 800ebe0:	2102      	movs	r1, #2
 800ebe2:	f7ff bb61 	b.w	800e2a8 <_vfiprintf_r+0x2d4>
 800ebe6:	4b03      	ldr	r3, [pc, #12]	; (800ebf4 <_vfiprintf_r+0xc20>)
 800ebe8:	930b      	str	r3, [sp, #44]	; 0x2c
 800ebea:	e7de      	b.n	800ebaa <_vfiprintf_r+0xbd6>
 800ebec:	08010214 	.word	0x08010214
 800ebf0:	0800ff60 	.word	0x0800ff60
 800ebf4:	0800ff74 	.word	0x0800ff74
 800ebf8:	9b07      	ldr	r3, [sp, #28]
 800ebfa:	2101      	movs	r1, #1
 800ebfc:	f853 2b04 	ldr.w	r2, [r3], #4
 800ec00:	9102      	str	r1, [sp, #8]
 800ec02:	f88d 20ac 	strb.w	r2, [sp, #172]	; 0xac
 800ec06:	9307      	str	r3, [sp, #28]
 800ec08:	9104      	str	r1, [sp, #16]
 800ec0a:	ac2b      	add	r4, sp, #172	; 0xac
 800ec0c:	e4ba      	b.n	800e584 <_vfiprintf_r+0x5b0>
 800ec0e:	f89d 2043 	ldrb.w	r2, [sp, #67]	; 0x43
 800ec12:	2a00      	cmp	r2, #0
 800ec14:	f040 8126 	bne.w	800ee64 <_vfiprintf_r+0xe90>
 800ec18:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ec1a:	2a00      	cmp	r2, #0
 800ec1c:	f47f ae59 	bne.w	800e8d2 <_vfiprintf_r+0x8fe>
 800ec20:	4618      	mov	r0, r3
 800ec22:	2101      	movs	r1, #1
 800ec24:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800ec28:	e404      	b.n	800e434 <_vfiprintf_r+0x460>
 800ec2a:	2100      	movs	r1, #0
 800ec2c:	2208      	movs	r2, #8
 800ec2e:	a816      	add	r0, sp, #88	; 0x58
 800ec30:	9413      	str	r4, [sp, #76]	; 0x4c
 800ec32:	f7fa fc71 	bl	8009518 <memset>
 800ec36:	1c79      	adds	r1, r7, #1
 800ec38:	f000 80b2 	beq.w	800eda0 <_vfiprintf_r+0xdcc>
 800ec3c:	2500      	movs	r5, #0
 800ec3e:	9407      	str	r4, [sp, #28]
 800ec40:	462c      	mov	r4, r5
 800ec42:	e00c      	b.n	800ec5e <_vfiprintf_r+0xc8a>
 800ec44:	a92b      	add	r1, sp, #172	; 0xac
 800ec46:	4658      	mov	r0, fp
 800ec48:	f7fe fc4a 	bl	800d4e0 <_wcrtomb_r>
 800ec4c:	1c42      	adds	r2, r0, #1
 800ec4e:	4420      	add	r0, r4
 800ec50:	f000 8161 	beq.w	800ef16 <_vfiprintf_r+0xf42>
 800ec54:	42b8      	cmp	r0, r7
 800ec56:	dc08      	bgt.n	800ec6a <_vfiprintf_r+0xc96>
 800ec58:	f000 8165 	beq.w	800ef26 <_vfiprintf_r+0xf52>
 800ec5c:	4604      	mov	r4, r0
 800ec5e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ec60:	5952      	ldr	r2, [r2, r5]
 800ec62:	ab16      	add	r3, sp, #88	; 0x58
 800ec64:	3504      	adds	r5, #4
 800ec66:	2a00      	cmp	r2, #0
 800ec68:	d1ec      	bne.n	800ec44 <_vfiprintf_r+0xc70>
 800ec6a:	9404      	str	r4, [sp, #16]
 800ec6c:	9c07      	ldr	r4, [sp, #28]
 800ec6e:	e0a5      	b.n	800edbc <_vfiprintf_r+0xde8>
 800ec70:	f016 0310 	ands.w	r3, r6, #16
 800ec74:	9807      	ldr	r0, [sp, #28]
 800ec76:	d10c      	bne.n	800ec92 <_vfiprintf_r+0xcbe>
 800ec78:	f016 0440 	ands.w	r4, r6, #64	; 0x40
 800ec7c:	d005      	beq.n	800ec8a <_vfiprintf_r+0xcb6>
 800ec7e:	461a      	mov	r2, r3
 800ec80:	f850 3b04 	ldr.w	r3, [r0], #4
 800ec84:	9007      	str	r0, [sp, #28]
 800ec86:	b29b      	uxth	r3, r3
 800ec88:	e79b      	b.n	800ebc2 <_vfiprintf_r+0xbee>
 800ec8a:	f416 7200 	ands.w	r2, r6, #512	; 0x200
 800ec8e:	f040 80d5 	bne.w	800ee3c <_vfiprintf_r+0xe68>
 800ec92:	f850 3b04 	ldr.w	r3, [r0], #4
 800ec96:	9007      	str	r0, [sp, #28]
 800ec98:	e793      	b.n	800ebc2 <_vfiprintf_r+0xbee>
 800ec9a:	9902      	ldr	r1, [sp, #8]
 800ec9c:	f8cd 8020 	str.w	r8, [sp, #32]
 800eca0:	f401 6680 	and.w	r6, r1, #1024	; 0x400
 800eca4:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800eca8:	9704      	str	r7, [sp, #16]
 800ecaa:	f04f 0c00 	mov.w	ip, #0
 800ecae:	ac44      	add	r4, sp, #272	; 0x110
 800ecb0:	e005      	b.n	800ecbe <_vfiprintf_r+0xcea>
 800ecb2:	2b0a      	cmp	r3, #10
 800ecb4:	f172 0200 	sbcs.w	r2, r2, #0
 800ecb8:	d336      	bcc.n	800ed28 <_vfiprintf_r+0xd54>
 800ecba:	463b      	mov	r3, r7
 800ecbc:	462a      	mov	r2, r5
 800ecbe:	f8df e290 	ldr.w	lr, [pc, #656]	; 800ef50 <_vfiprintf_r+0xf7c>
 800ecc2:	1899      	adds	r1, r3, r2
 800ecc4:	f141 0100 	adc.w	r1, r1, #0
 800ecc8:	fbae 0501 	umull	r0, r5, lr, r1
 800eccc:	f025 0003 	bic.w	r0, r5, #3
 800ecd0:	eb00 0095 	add.w	r0, r0, r5, lsr #2
 800ecd4:	1a09      	subs	r1, r1, r0
 800ecd6:	1a58      	subs	r0, r3, r1
 800ecd8:	f04f 35cc 	mov.w	r5, #3435973836	; 0xcccccccc
 800ecdc:	f162 0700 	sbc.w	r7, r2, #0
 800ece0:	fb05 f500 	mul.w	r5, r5, r0
 800ece4:	fb0e 5507 	mla	r5, lr, r7, r5
 800ece8:	fba0 700e 	umull	r7, r0, r0, lr
 800ecec:	4405      	add	r5, r0
 800ecee:	f007 0e01 	and.w	lr, r7, #1
 800ecf2:	2005      	movs	r0, #5
 800ecf4:	fbae 0e00 	umull	r0, lr, lr, r0
 800ecf8:	1840      	adds	r0, r0, r1
 800ecfa:	087f      	lsrs	r7, r7, #1
 800ecfc:	3030      	adds	r0, #48	; 0x30
 800ecfe:	f804 0c01 	strb.w	r0, [r4, #-1]
 800ed02:	ea47 77c5 	orr.w	r7, r7, r5, lsl #31
 800ed06:	f10c 0c01 	add.w	ip, ip, #1
 800ed0a:	3c01      	subs	r4, #1
 800ed0c:	086d      	lsrs	r5, r5, #1
 800ed0e:	2e00      	cmp	r6, #0
 800ed10:	d0cf      	beq.n	800ecb2 <_vfiprintf_r+0xcde>
 800ed12:	f898 1000 	ldrb.w	r1, [r8]
 800ed16:	4561      	cmp	r1, ip
 800ed18:	d1cb      	bne.n	800ecb2 <_vfiprintf_r+0xcde>
 800ed1a:	f1bc 0fff 	cmp.w	ip, #255	; 0xff
 800ed1e:	d0c8      	beq.n	800ecb2 <_vfiprintf_r+0xcde>
 800ed20:	2b0a      	cmp	r3, #10
 800ed22:	f172 0200 	sbcs.w	r2, r2, #0
 800ed26:	d26c      	bcs.n	800ee02 <_vfiprintf_r+0xe2e>
 800ed28:	ab44      	add	r3, sp, #272	; 0x110
 800ed2a:	1b1b      	subs	r3, r3, r4
 800ed2c:	9f04      	ldr	r7, [sp, #16]
 800ed2e:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800ed32:	9e02      	ldr	r6, [sp, #8]
 800ed34:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ed38:	9304      	str	r3, [sp, #16]
 800ed3a:	f7ff ba6d 	b.w	800e218 <_vfiprintf_r+0x244>
 800ed3e:	9602      	str	r6, [sp, #8]
 800ed40:	f7ff ba5d 	b.w	800e1fe <_vfiprintf_r+0x22a>
 800ed44:	4658      	mov	r0, fp
 800ed46:	f7fc fda3 	bl	800b890 <__sinit>
 800ed4a:	f7ff b95a 	b.w	800e002 <_vfiprintf_r+0x2e>
 800ed4e:	2901      	cmp	r1, #1
 800ed50:	9602      	str	r6, [sp, #8]
 800ed52:	f47f acb2 	bne.w	800e6ba <_vfiprintf_r+0x6e6>
 800ed56:	f7ff ba57 	b.w	800e208 <_vfiprintf_r+0x234>
 800ed5a:	9b07      	ldr	r3, [sp, #28]
 800ed5c:	9905      	ldr	r1, [sp, #20]
 800ed5e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ed62:	6011      	str	r1, [r2, #0]
 800ed64:	9307      	str	r3, [sp, #28]
 800ed66:	f7ff b979 	b.w	800e05c <_vfiprintf_r+0x88>
 800ed6a:	2f06      	cmp	r7, #6
 800ed6c:	463b      	mov	r3, r7
 800ed6e:	9a02      	ldr	r2, [sp, #8]
 800ed70:	4c78      	ldr	r4, [pc, #480]	; (800ef54 <_vfiprintf_r+0xf80>)
 800ed72:	9207      	str	r2, [sp, #28]
 800ed74:	bf28      	it	cs
 800ed76:	2306      	movcs	r3, #6
 800ed78:	9304      	str	r3, [sp, #16]
 800ed7a:	9302      	str	r3, [sp, #8]
 800ed7c:	f7ff bb0d 	b.w	800e39a <_vfiprintf_r+0x3c6>
 800ed80:	9b02      	ldr	r3, [sp, #8]
 800ed82:	9907      	ldr	r1, [sp, #28]
 800ed84:	f413 7200 	ands.w	r2, r3, #512	; 0x200
 800ed88:	bf14      	ite	ne
 800ed8a:	f851 3b04 	ldrne.w	r3, [r1], #4
 800ed8e:	f851 3b04 	ldreq.w	r3, [r1], #4
 800ed92:	9107      	str	r1, [sp, #28]
 800ed94:	bf1c      	itt	ne
 800ed96:	4602      	movne	r2, r0
 800ed98:	b2db      	uxtbne	r3, r3
 800ed9a:	2101      	movs	r1, #1
 800ed9c:	f7ff ba84 	b.w	800e2a8 <_vfiprintf_r+0x2d4>
 800eda0:	ab16      	add	r3, sp, #88	; 0x58
 800eda2:	9300      	str	r3, [sp, #0]
 800eda4:	2300      	movs	r3, #0
 800eda6:	4619      	mov	r1, r3
 800eda8:	aa13      	add	r2, sp, #76	; 0x4c
 800edaa:	4658      	mov	r0, fp
 800edac:	f7fe fbbe 	bl	800d52c <_wcsrtombs_r>
 800edb0:	4603      	mov	r3, r0
 800edb2:	3301      	adds	r3, #1
 800edb4:	9004      	str	r0, [sp, #16]
 800edb6:	f000 80ae 	beq.w	800ef16 <_vfiprintf_r+0xf42>
 800edba:	9413      	str	r4, [sp, #76]	; 0x4c
 800edbc:	9b04      	ldr	r3, [sp, #16]
 800edbe:	b37b      	cbz	r3, 800ee20 <_vfiprintf_r+0xe4c>
 800edc0:	2b63      	cmp	r3, #99	; 0x63
 800edc2:	dc62      	bgt.n	800ee8a <_vfiprintf_r+0xeb6>
 800edc4:	2300      	movs	r3, #0
 800edc6:	9308      	str	r3, [sp, #32]
 800edc8:	ac2b      	add	r4, sp, #172	; 0xac
 800edca:	2208      	movs	r2, #8
 800edcc:	2100      	movs	r1, #0
 800edce:	a816      	add	r0, sp, #88	; 0x58
 800edd0:	f7fa fba2 	bl	8009518 <memset>
 800edd4:	9d04      	ldr	r5, [sp, #16]
 800edd6:	ab16      	add	r3, sp, #88	; 0x58
 800edd8:	9300      	str	r3, [sp, #0]
 800edda:	aa13      	add	r2, sp, #76	; 0x4c
 800eddc:	462b      	mov	r3, r5
 800edde:	4621      	mov	r1, r4
 800ede0:	4658      	mov	r0, fp
 800ede2:	f7fe fba3 	bl	800d52c <_wcsrtombs_r>
 800ede6:	4285      	cmp	r5, r0
 800ede8:	f040 80ab 	bne.w	800ef42 <_vfiprintf_r+0xf6e>
 800edec:	9b02      	ldr	r3, [sp, #8]
 800edee:	9a04      	ldr	r2, [sp, #16]
 800edf0:	9307      	str	r3, [sp, #28]
 800edf2:	2300      	movs	r3, #0
 800edf4:	54a3      	strb	r3, [r4, r2]
 800edf6:	461f      	mov	r7, r3
 800edf8:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800edfc:	9302      	str	r3, [sp, #8]
 800edfe:	f7ff ba12 	b.w	800e226 <_vfiprintf_r+0x252>
 800ee02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ee04:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ee06:	1ae4      	subs	r4, r4, r3
 800ee08:	461a      	mov	r2, r3
 800ee0a:	4620      	mov	r0, r4
 800ee0c:	f7fc fdd4 	bl	800b9b8 <strncpy>
 800ee10:	f898 3001 	ldrb.w	r3, [r8, #1]
 800ee14:	b10b      	cbz	r3, 800ee1a <_vfiprintf_r+0xe46>
 800ee16:	f108 0801 	add.w	r8, r8, #1
 800ee1a:	f04f 0c00 	mov.w	ip, #0
 800ee1e:	e74c      	b.n	800ecba <_vfiprintf_r+0xce6>
 800ee20:	9b02      	ldr	r3, [sp, #8]
 800ee22:	9307      	str	r3, [sp, #28]
 800ee24:	9b04      	ldr	r3, [sp, #16]
 800ee26:	9302      	str	r3, [sp, #8]
 800ee28:	461f      	mov	r7, r3
 800ee2a:	9308      	str	r3, [sp, #32]
 800ee2c:	f7ff b9fb 	b.w	800e226 <_vfiprintf_r+0x252>
 800ee30:	2101      	movs	r1, #1
 800ee32:	4618      	mov	r0, r3
 800ee34:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800ee38:	f7ff bafc 	b.w	800e434 <_vfiprintf_r+0x460>
 800ee3c:	f850 3b04 	ldr.w	r3, [r0], #4
 800ee40:	9007      	str	r0, [sp, #28]
 800ee42:	4622      	mov	r2, r4
 800ee44:	b2db      	uxtb	r3, r3
 800ee46:	e6bc      	b.n	800ebc2 <_vfiprintf_r+0xbee>
 800ee48:	f912 3b04 	ldrsb.w	r3, [r2], #4
 800ee4c:	9207      	str	r2, [sp, #28]
 800ee4e:	17da      	asrs	r2, r3, #31
 800ee50:	4611      	mov	r1, r2
 800ee52:	f7ff b9c7 	b.w	800e1e4 <_vfiprintf_r+0x210>
 800ee56:	f851 3b04 	ldr.w	r3, [r1], #4
 800ee5a:	9107      	str	r1, [sp, #28]
 800ee5c:	4602      	mov	r2, r0
 800ee5e:	b2db      	uxtb	r3, r3
 800ee60:	f7ff ba1e 	b.w	800e2a0 <_vfiprintf_r+0x2cc>
 800ee64:	2301      	movs	r3, #1
 800ee66:	931c      	str	r3, [sp, #112]	; 0x70
 800ee68:	2101      	movs	r1, #1
 800ee6a:	f10d 0343 	add.w	r3, sp, #67	; 0x43
 800ee6e:	931b      	str	r3, [sp, #108]	; 0x6c
 800ee70:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800ee74:	460b      	mov	r3, r1
 800ee76:	f7ff bab7 	b.w	800e3e8 <_vfiprintf_r+0x414>
 800ee7a:	9b07      	ldr	r3, [sp, #28]
 800ee7c:	9905      	ldr	r1, [sp, #20]
 800ee7e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ee82:	9307      	str	r3, [sp, #28]
 800ee84:	8011      	strh	r1, [r2, #0]
 800ee86:	f7ff b8e9 	b.w	800e05c <_vfiprintf_r+0x88>
 800ee8a:	1c59      	adds	r1, r3, #1
 800ee8c:	4658      	mov	r0, fp
 800ee8e:	f7fa fbdb 	bl	8009648 <_malloc_r>
 800ee92:	4604      	mov	r4, r0
 800ee94:	2800      	cmp	r0, #0
 800ee96:	d03e      	beq.n	800ef16 <_vfiprintf_r+0xf42>
 800ee98:	9008      	str	r0, [sp, #32]
 800ee9a:	e796      	b.n	800edca <_vfiprintf_r+0xdf6>
 800ee9c:	6d88      	ldr	r0, [r1, #88]	; 0x58
 800ee9e:	f7fc fdcd 	bl	800ba3c <__retarget_lock_release_recursive>
 800eea2:	f7ff b9e3 	b.w	800e26c <_vfiprintf_r+0x298>
 800eea6:	9b02      	ldr	r3, [sp, #8]
 800eea8:	9704      	str	r7, [sp, #16]
 800eeaa:	9702      	str	r7, [sp, #8]
 800eeac:	9307      	str	r3, [sp, #28]
 800eeae:	9f08      	ldr	r7, [sp, #32]
 800eeb0:	f7ff b9b9 	b.w	800e226 <_vfiprintf_r+0x252>
 800eeb4:	9819      	ldr	r0, [sp, #100]	; 0x64
 800eeb6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800eeb8:	3001      	adds	r0, #1
 800eeba:	e557      	b.n	800e96c <_vfiprintf_r+0x998>
 800eebc:	9b02      	ldr	r3, [sp, #8]
 800eebe:	9307      	str	r3, [sp, #28]
 800eec0:	4620      	mov	r0, r4
 800eec2:	f7f1 fb9d 	bl	8000600 <strlen>
 800eec6:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 800eeca:	462f      	mov	r7, r5
 800eecc:	9004      	str	r0, [sp, #16]
 800eece:	9302      	str	r3, [sp, #8]
 800eed0:	9508      	str	r5, [sp, #32]
 800eed2:	f7ff b9a8 	b.w	800e226 <_vfiprintf_r+0x252>
 800eed6:	9903      	ldr	r1, [sp, #12]
 800eed8:	aa18      	add	r2, sp, #96	; 0x60
 800eeda:	4658      	mov	r0, fp
 800eedc:	f7ff f83e 	bl	800df5c <__sprint_r.part.0>
 800eee0:	2800      	cmp	r0, #0
 800eee2:	f43f aa2e 	beq.w	800e342 <_vfiprintf_r+0x36e>
 800eee6:	f7ff ba3c 	b.w	800e362 <_vfiprintf_r+0x38e>
 800eeea:	9819      	ldr	r0, [sp, #100]	; 0x64
 800eeec:	3001      	adds	r0, #1
 800eeee:	e585      	b.n	800e9fc <_vfiprintf_r+0xa28>
 800eef0:	468c      	mov	ip, r1
 800eef2:	e462      	b.n	800e7ba <_vfiprintf_r+0x7e6>
 800eef4:	9b03      	ldr	r3, [sp, #12]
 800eef6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800eef8:	07d9      	lsls	r1, r3, #31
 800eefa:	d407      	bmi.n	800ef0c <_vfiprintf_r+0xf38>
 800eefc:	9b03      	ldr	r3, [sp, #12]
 800eefe:	899b      	ldrh	r3, [r3, #12]
 800ef00:	059a      	lsls	r2, r3, #22
 800ef02:	d403      	bmi.n	800ef0c <_vfiprintf_r+0xf38>
 800ef04:	9b03      	ldr	r3, [sp, #12]
 800ef06:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800ef08:	f7fc fd98 	bl	800ba3c <__retarget_lock_release_recursive>
 800ef0c:	f04f 33ff 	mov.w	r3, #4294967295
 800ef10:	9305      	str	r3, [sp, #20]
 800ef12:	f7ff ba33 	b.w	800e37c <_vfiprintf_r+0x3a8>
 800ef16:	9a03      	ldr	r2, [sp, #12]
 800ef18:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 800ef1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ef20:	8193      	strh	r3, [r2, #12]
 800ef22:	f7ff ba21 	b.w	800e368 <_vfiprintf_r+0x394>
 800ef26:	9c07      	ldr	r4, [sp, #28]
 800ef28:	9704      	str	r7, [sp, #16]
 800ef2a:	e747      	b.n	800edbc <_vfiprintf_r+0xde8>
 800ef2c:	9b07      	ldr	r3, [sp, #28]
 800ef2e:	f898 1001 	ldrb.w	r1, [r8, #1]
 800ef32:	f853 7b04 	ldr.w	r7, [r3], #4
 800ef36:	9307      	str	r3, [sp, #28]
 800ef38:	4690      	mov	r8, r2
 800ef3a:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
 800ef3e:	f7ff b8b5 	b.w	800e0ac <_vfiprintf_r+0xd8>
 800ef42:	9a03      	ldr	r2, [sp, #12]
 800ef44:	8993      	ldrh	r3, [r2, #12]
 800ef46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ef4a:	8193      	strh	r3, [r2, #12]
 800ef4c:	f7ff ba03 	b.w	800e356 <_vfiprintf_r+0x382>
 800ef50:	cccccccd 	.word	0xcccccccd
 800ef54:	0800ff88 	.word	0x0800ff88

0800ef58 <__sbprintf>:
 800ef58:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ef5a:	461f      	mov	r7, r3
 800ef5c:	898b      	ldrh	r3, [r1, #12]
 800ef5e:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800ef62:	f023 0302 	bic.w	r3, r3, #2
 800ef66:	f8ad 300c 	strh.w	r3, [sp, #12]
 800ef6a:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800ef6c:	9319      	str	r3, [sp, #100]	; 0x64
 800ef6e:	89cb      	ldrh	r3, [r1, #14]
 800ef70:	f8ad 300e 	strh.w	r3, [sp, #14]
 800ef74:	69cb      	ldr	r3, [r1, #28]
 800ef76:	9307      	str	r3, [sp, #28]
 800ef78:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800ef7a:	9309      	str	r3, [sp, #36]	; 0x24
 800ef7c:	ab1a      	add	r3, sp, #104	; 0x68
 800ef7e:	9300      	str	r3, [sp, #0]
 800ef80:	9304      	str	r3, [sp, #16]
 800ef82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ef86:	4615      	mov	r5, r2
 800ef88:	4606      	mov	r6, r0
 800ef8a:	9302      	str	r3, [sp, #8]
 800ef8c:	9305      	str	r3, [sp, #20]
 800ef8e:	a816      	add	r0, sp, #88	; 0x58
 800ef90:	2300      	movs	r3, #0
 800ef92:	460c      	mov	r4, r1
 800ef94:	9306      	str	r3, [sp, #24]
 800ef96:	f7fc fd4b 	bl	800ba30 <__retarget_lock_init_recursive>
 800ef9a:	462a      	mov	r2, r5
 800ef9c:	463b      	mov	r3, r7
 800ef9e:	4669      	mov	r1, sp
 800efa0:	4630      	mov	r0, r6
 800efa2:	f7ff f817 	bl	800dfd4 <_vfiprintf_r>
 800efa6:	1e05      	subs	r5, r0, #0
 800efa8:	db07      	blt.n	800efba <__sbprintf+0x62>
 800efaa:	4669      	mov	r1, sp
 800efac:	4630      	mov	r0, r6
 800efae:	f7fe fc3f 	bl	800d830 <_fflush_r>
 800efb2:	2800      	cmp	r0, #0
 800efb4:	bf18      	it	ne
 800efb6:	f04f 35ff 	movne.w	r5, #4294967295
 800efba:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800efbe:	065b      	lsls	r3, r3, #25
 800efc0:	d503      	bpl.n	800efca <__sbprintf+0x72>
 800efc2:	89a3      	ldrh	r3, [r4, #12]
 800efc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800efc8:	81a3      	strh	r3, [r4, #12]
 800efca:	9816      	ldr	r0, [sp, #88]	; 0x58
 800efcc:	f7fc fd32 	bl	800ba34 <__retarget_lock_close_recursive>
 800efd0:	4628      	mov	r0, r5
 800efd2:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800efd6:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800efd8 <__sfvwrite_r>:
 800efd8:	6893      	ldr	r3, [r2, #8]
 800efda:	2b00      	cmp	r3, #0
 800efdc:	f000 8081 	beq.w	800f0e2 <__sfvwrite_r+0x10a>
 800efe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efe4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 800efe8:	460c      	mov	r4, r1
 800efea:	0719      	lsls	r1, r3, #28
 800efec:	4680      	mov	r8, r0
 800efee:	b083      	sub	sp, #12
 800eff0:	4617      	mov	r7, r2
 800eff2:	b298      	uxth	r0, r3
 800eff4:	d523      	bpl.n	800f03e <__sfvwrite_r+0x66>
 800eff6:	6923      	ldr	r3, [r4, #16]
 800eff8:	b30b      	cbz	r3, 800f03e <__sfvwrite_r+0x66>
 800effa:	f010 0302 	ands.w	r3, r0, #2
 800effe:	683d      	ldr	r5, [r7, #0]
 800f000:	d02b      	beq.n	800f05a <__sfvwrite_r+0x82>
 800f002:	f04f 0a00 	mov.w	sl, #0
 800f006:	f8df b2b4 	ldr.w	fp, [pc, #692]	; 800f2bc <__sfvwrite_r+0x2e4>
 800f00a:	4656      	mov	r6, sl
 800f00c:	455e      	cmp	r6, fp
 800f00e:	4633      	mov	r3, r6
 800f010:	4652      	mov	r2, sl
 800f012:	bf28      	it	cs
 800f014:	465b      	movcs	r3, fp
 800f016:	4640      	mov	r0, r8
 800f018:	2e00      	cmp	r6, #0
 800f01a:	d04f      	beq.n	800f0bc <__sfvwrite_r+0xe4>
 800f01c:	69e1      	ldr	r1, [r4, #28]
 800f01e:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 800f022:	47e0      	blx	ip
 800f024:	2800      	cmp	r0, #0
 800f026:	dd52      	ble.n	800f0ce <__sfvwrite_r+0xf6>
 800f028:	68bb      	ldr	r3, [r7, #8]
 800f02a:	1a1b      	subs	r3, r3, r0
 800f02c:	4482      	add	sl, r0
 800f02e:	1a36      	subs	r6, r6, r0
 800f030:	60bb      	str	r3, [r7, #8]
 800f032:	2b00      	cmp	r3, #0
 800f034:	d1ea      	bne.n	800f00c <__sfvwrite_r+0x34>
 800f036:	2000      	movs	r0, #0
 800f038:	b003      	add	sp, #12
 800f03a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f03e:	4621      	mov	r1, r4
 800f040:	4640      	mov	r0, r8
 800f042:	f000 f93d 	bl	800f2c0 <__swsetup_r>
 800f046:	2800      	cmp	r0, #0
 800f048:	f040 8134 	bne.w	800f2b4 <__sfvwrite_r+0x2dc>
 800f04c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f050:	683d      	ldr	r5, [r7, #0]
 800f052:	b298      	uxth	r0, r3
 800f054:	f010 0302 	ands.w	r3, r0, #2
 800f058:	d1d3      	bne.n	800f002 <__sfvwrite_r+0x2a>
 800f05a:	f010 0901 	ands.w	r9, r0, #1
 800f05e:	d142      	bne.n	800f0e6 <__sfvwrite_r+0x10e>
 800f060:	464e      	mov	r6, r9
 800f062:	b33e      	cbz	r6, 800f0b4 <__sfvwrite_r+0xdc>
 800f064:	0582      	lsls	r2, r0, #22
 800f066:	f8d4 b008 	ldr.w	fp, [r4, #8]
 800f06a:	f140 8081 	bpl.w	800f170 <__sfvwrite_r+0x198>
 800f06e:	45b3      	cmp	fp, r6
 800f070:	465a      	mov	r2, fp
 800f072:	f200 80b1 	bhi.w	800f1d8 <__sfvwrite_r+0x200>
 800f076:	f410 6f90 	tst.w	r0, #1152	; 0x480
 800f07a:	f040 80be 	bne.w	800f1fa <__sfvwrite_r+0x222>
 800f07e:	6820      	ldr	r0, [r4, #0]
 800f080:	9201      	str	r2, [sp, #4]
 800f082:	4649      	mov	r1, r9
 800f084:	f7fe fbfe 	bl	800d884 <memmove>
 800f088:	68a3      	ldr	r3, [r4, #8]
 800f08a:	9a01      	ldr	r2, [sp, #4]
 800f08c:	eba3 010b 	sub.w	r1, r3, fp
 800f090:	6823      	ldr	r3, [r4, #0]
 800f092:	60a1      	str	r1, [r4, #8]
 800f094:	4413      	add	r3, r2
 800f096:	46b2      	mov	sl, r6
 800f098:	6023      	str	r3, [r4, #0]
 800f09a:	2600      	movs	r6, #0
 800f09c:	68bb      	ldr	r3, [r7, #8]
 800f09e:	eba3 030a 	sub.w	r3, r3, sl
 800f0a2:	44d1      	add	r9, sl
 800f0a4:	60bb      	str	r3, [r7, #8]
 800f0a6:	2b00      	cmp	r3, #0
 800f0a8:	d0c5      	beq.n	800f036 <__sfvwrite_r+0x5e>
 800f0aa:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800f0ae:	b280      	uxth	r0, r0
 800f0b0:	2e00      	cmp	r6, #0
 800f0b2:	d1d7      	bne.n	800f064 <__sfvwrite_r+0x8c>
 800f0b4:	e9d5 9600 	ldrd	r9, r6, [r5]
 800f0b8:	3508      	adds	r5, #8
 800f0ba:	e7d2      	b.n	800f062 <__sfvwrite_r+0x8a>
 800f0bc:	e9d5 a600 	ldrd	sl, r6, [r5]
 800f0c0:	3508      	adds	r5, #8
 800f0c2:	e7a3      	b.n	800f00c <__sfvwrite_r+0x34>
 800f0c4:	4621      	mov	r1, r4
 800f0c6:	4640      	mov	r0, r8
 800f0c8:	f7fe fbb2 	bl	800d830 <_fflush_r>
 800f0cc:	b380      	cbz	r0, 800f130 <__sfvwrite_r+0x158>
 800f0ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f0d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f0d6:	f04f 30ff 	mov.w	r0, #4294967295
 800f0da:	81a3      	strh	r3, [r4, #12]
 800f0dc:	b003      	add	sp, #12
 800f0de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0e2:	2000      	movs	r0, #0
 800f0e4:	4770      	bx	lr
 800f0e6:	461e      	mov	r6, r3
 800f0e8:	46ba      	mov	sl, r7
 800f0ea:	4699      	mov	r9, r3
 800f0ec:	4618      	mov	r0, r3
 800f0ee:	461f      	mov	r7, r3
 800f0f0:	b366      	cbz	r6, 800f14c <__sfvwrite_r+0x174>
 800f0f2:	b388      	cbz	r0, 800f158 <__sfvwrite_r+0x180>
 800f0f4:	464a      	mov	r2, r9
 800f0f6:	e9d4 c304 	ldrd	ip, r3, [r4, #16]
 800f0fa:	6820      	ldr	r0, [r4, #0]
 800f0fc:	68a1      	ldr	r1, [r4, #8]
 800f0fe:	42b2      	cmp	r2, r6
 800f100:	bf28      	it	cs
 800f102:	4632      	movcs	r2, r6
 800f104:	4560      	cmp	r0, ip
 800f106:	d904      	bls.n	800f112 <__sfvwrite_r+0x13a>
 800f108:	eb01 0b03 	add.w	fp, r1, r3
 800f10c:	455a      	cmp	r2, fp
 800f10e:	f300 80a7 	bgt.w	800f260 <__sfvwrite_r+0x288>
 800f112:	4293      	cmp	r3, r2
 800f114:	dc64      	bgt.n	800f1e0 <__sfvwrite_r+0x208>
 800f116:	69e1      	ldr	r1, [r4, #28]
 800f118:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 800f11c:	463a      	mov	r2, r7
 800f11e:	4640      	mov	r0, r8
 800f120:	47e0      	blx	ip
 800f122:	f1b0 0b00 	subs.w	fp, r0, #0
 800f126:	ddd2      	ble.n	800f0ce <__sfvwrite_r+0xf6>
 800f128:	ebb9 090b 	subs.w	r9, r9, fp
 800f12c:	d0ca      	beq.n	800f0c4 <__sfvwrite_r+0xec>
 800f12e:	2001      	movs	r0, #1
 800f130:	f8da 3008 	ldr.w	r3, [sl, #8]
 800f134:	eba3 030b 	sub.w	r3, r3, fp
 800f138:	445f      	add	r7, fp
 800f13a:	eba6 060b 	sub.w	r6, r6, fp
 800f13e:	f8ca 3008 	str.w	r3, [sl, #8]
 800f142:	2b00      	cmp	r3, #0
 800f144:	f43f af77 	beq.w	800f036 <__sfvwrite_r+0x5e>
 800f148:	2e00      	cmp	r6, #0
 800f14a:	d1d2      	bne.n	800f0f2 <__sfvwrite_r+0x11a>
 800f14c:	686e      	ldr	r6, [r5, #4]
 800f14e:	462b      	mov	r3, r5
 800f150:	3508      	adds	r5, #8
 800f152:	2e00      	cmp	r6, #0
 800f154:	d0fa      	beq.n	800f14c <__sfvwrite_r+0x174>
 800f156:	681f      	ldr	r7, [r3, #0]
 800f158:	4632      	mov	r2, r6
 800f15a:	210a      	movs	r1, #10
 800f15c:	4638      	mov	r0, r7
 800f15e:	f7f1 f9ef 	bl	8000540 <memchr>
 800f162:	2800      	cmp	r0, #0
 800f164:	f000 809d 	beq.w	800f2a2 <__sfvwrite_r+0x2ca>
 800f168:	3001      	adds	r0, #1
 800f16a:	eba0 0907 	sub.w	r9, r0, r7
 800f16e:	e7c1      	b.n	800f0f4 <__sfvwrite_r+0x11c>
 800f170:	6820      	ldr	r0, [r4, #0]
 800f172:	6923      	ldr	r3, [r4, #16]
 800f174:	4298      	cmp	r0, r3
 800f176:	d817      	bhi.n	800f1a8 <__sfvwrite_r+0x1d0>
 800f178:	6962      	ldr	r2, [r4, #20]
 800f17a:	42b2      	cmp	r2, r6
 800f17c:	d814      	bhi.n	800f1a8 <__sfvwrite_r+0x1d0>
 800f17e:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800f182:	42b3      	cmp	r3, r6
 800f184:	bf28      	it	cs
 800f186:	4633      	movcs	r3, r6
 800f188:	69e1      	ldr	r1, [r4, #28]
 800f18a:	fb93 f3f2 	sdiv	r3, r3, r2
 800f18e:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 800f192:	fb02 f303 	mul.w	r3, r2, r3
 800f196:	4640      	mov	r0, r8
 800f198:	464a      	mov	r2, r9
 800f19a:	47e0      	blx	ip
 800f19c:	f1b0 0a00 	subs.w	sl, r0, #0
 800f1a0:	dd95      	ble.n	800f0ce <__sfvwrite_r+0xf6>
 800f1a2:	eba6 060a 	sub.w	r6, r6, sl
 800f1a6:	e779      	b.n	800f09c <__sfvwrite_r+0xc4>
 800f1a8:	45b3      	cmp	fp, r6
 800f1aa:	46da      	mov	sl, fp
 800f1ac:	bf28      	it	cs
 800f1ae:	46b2      	movcs	sl, r6
 800f1b0:	4652      	mov	r2, sl
 800f1b2:	4649      	mov	r1, r9
 800f1b4:	f7fe fb66 	bl	800d884 <memmove>
 800f1b8:	68a3      	ldr	r3, [r4, #8]
 800f1ba:	6822      	ldr	r2, [r4, #0]
 800f1bc:	eba3 030a 	sub.w	r3, r3, sl
 800f1c0:	4452      	add	r2, sl
 800f1c2:	60a3      	str	r3, [r4, #8]
 800f1c4:	6022      	str	r2, [r4, #0]
 800f1c6:	2b00      	cmp	r3, #0
 800f1c8:	d1eb      	bne.n	800f1a2 <__sfvwrite_r+0x1ca>
 800f1ca:	4621      	mov	r1, r4
 800f1cc:	4640      	mov	r0, r8
 800f1ce:	f7fe fb2f 	bl	800d830 <_fflush_r>
 800f1d2:	2800      	cmp	r0, #0
 800f1d4:	d0e5      	beq.n	800f1a2 <__sfvwrite_r+0x1ca>
 800f1d6:	e77a      	b.n	800f0ce <__sfvwrite_r+0xf6>
 800f1d8:	6820      	ldr	r0, [r4, #0]
 800f1da:	46b3      	mov	fp, r6
 800f1dc:	4632      	mov	r2, r6
 800f1de:	e74f      	b.n	800f080 <__sfvwrite_r+0xa8>
 800f1e0:	4639      	mov	r1, r7
 800f1e2:	9201      	str	r2, [sp, #4]
 800f1e4:	f7fe fb4e 	bl	800d884 <memmove>
 800f1e8:	9a01      	ldr	r2, [sp, #4]
 800f1ea:	68a3      	ldr	r3, [r4, #8]
 800f1ec:	1a9b      	subs	r3, r3, r2
 800f1ee:	60a3      	str	r3, [r4, #8]
 800f1f0:	6823      	ldr	r3, [r4, #0]
 800f1f2:	4413      	add	r3, r2
 800f1f4:	6023      	str	r3, [r4, #0]
 800f1f6:	4693      	mov	fp, r2
 800f1f8:	e796      	b.n	800f128 <__sfvwrite_r+0x150>
 800f1fa:	6823      	ldr	r3, [r4, #0]
 800f1fc:	6921      	ldr	r1, [r4, #16]
 800f1fe:	eba3 0b01 	sub.w	fp, r3, r1
 800f202:	6963      	ldr	r3, [r4, #20]
 800f204:	eb03 0a43 	add.w	sl, r3, r3, lsl #1
 800f208:	eb0a 7ada 	add.w	sl, sl, sl, lsr #31
 800f20c:	f10b 0301 	add.w	r3, fp, #1
 800f210:	ea4f 0a6a 	mov.w	sl, sl, asr #1
 800f214:	4433      	add	r3, r6
 800f216:	4553      	cmp	r3, sl
 800f218:	4652      	mov	r2, sl
 800f21a:	bf84      	itt	hi
 800f21c:	469a      	movhi	sl, r3
 800f21e:	4652      	movhi	r2, sl
 800f220:	0543      	lsls	r3, r0, #21
 800f222:	d52c      	bpl.n	800f27e <__sfvwrite_r+0x2a6>
 800f224:	4611      	mov	r1, r2
 800f226:	4640      	mov	r0, r8
 800f228:	f7fa fa0e 	bl	8009648 <_malloc_r>
 800f22c:	2800      	cmp	r0, #0
 800f22e:	d03b      	beq.n	800f2a8 <__sfvwrite_r+0x2d0>
 800f230:	465a      	mov	r2, fp
 800f232:	6921      	ldr	r1, [r4, #16]
 800f234:	9001      	str	r0, [sp, #4]
 800f236:	f7f1 f8e9 	bl	800040c <memcpy>
 800f23a:	89a2      	ldrh	r2, [r4, #12]
 800f23c:	9b01      	ldr	r3, [sp, #4]
 800f23e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800f242:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800f246:	81a2      	strh	r2, [r4, #12]
 800f248:	eb03 000b 	add.w	r0, r3, fp
 800f24c:	6123      	str	r3, [r4, #16]
 800f24e:	ebaa 030b 	sub.w	r3, sl, fp
 800f252:	f8c4 a014 	str.w	sl, [r4, #20]
 800f256:	60a3      	str	r3, [r4, #8]
 800f258:	6020      	str	r0, [r4, #0]
 800f25a:	46b3      	mov	fp, r6
 800f25c:	4632      	mov	r2, r6
 800f25e:	e70f      	b.n	800f080 <__sfvwrite_r+0xa8>
 800f260:	4639      	mov	r1, r7
 800f262:	465a      	mov	r2, fp
 800f264:	f7fe fb0e 	bl	800d884 <memmove>
 800f268:	6823      	ldr	r3, [r4, #0]
 800f26a:	445b      	add	r3, fp
 800f26c:	6023      	str	r3, [r4, #0]
 800f26e:	4621      	mov	r1, r4
 800f270:	4640      	mov	r0, r8
 800f272:	f7fe fadd 	bl	800d830 <_fflush_r>
 800f276:	2800      	cmp	r0, #0
 800f278:	f43f af56 	beq.w	800f128 <__sfvwrite_r+0x150>
 800f27c:	e727      	b.n	800f0ce <__sfvwrite_r+0xf6>
 800f27e:	4640      	mov	r0, r8
 800f280:	f7fe fbde 	bl	800da40 <_realloc_r>
 800f284:	4603      	mov	r3, r0
 800f286:	2800      	cmp	r0, #0
 800f288:	d1de      	bne.n	800f248 <__sfvwrite_r+0x270>
 800f28a:	6921      	ldr	r1, [r4, #16]
 800f28c:	4640      	mov	r0, r8
 800f28e:	f7fd fc4f 	bl	800cb30 <_free_r>
 800f292:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f296:	220c      	movs	r2, #12
 800f298:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f29c:	f8c8 2000 	str.w	r2, [r8]
 800f2a0:	e717      	b.n	800f0d2 <__sfvwrite_r+0xfa>
 800f2a2:	1c72      	adds	r2, r6, #1
 800f2a4:	4691      	mov	r9, r2
 800f2a6:	e726      	b.n	800f0f6 <__sfvwrite_r+0x11e>
 800f2a8:	220c      	movs	r2, #12
 800f2aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f2ae:	f8c8 2000 	str.w	r2, [r8]
 800f2b2:	e70e      	b.n	800f0d2 <__sfvwrite_r+0xfa>
 800f2b4:	f04f 30ff 	mov.w	r0, #4294967295
 800f2b8:	e6be      	b.n	800f038 <__sfvwrite_r+0x60>
 800f2ba:	bf00      	nop
 800f2bc:	7ffffc00 	.word	0x7ffffc00

0800f2c0 <__swsetup_r>:
 800f2c0:	b538      	push	{r3, r4, r5, lr}
 800f2c2:	4b31      	ldr	r3, [pc, #196]	; (800f388 <__swsetup_r+0xc8>)
 800f2c4:	681b      	ldr	r3, [r3, #0]
 800f2c6:	4605      	mov	r5, r0
 800f2c8:	460c      	mov	r4, r1
 800f2ca:	b113      	cbz	r3, 800f2d2 <__swsetup_r+0x12>
 800f2cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f2ce:	2a00      	cmp	r2, #0
 800f2d0:	d04e      	beq.n	800f370 <__swsetup_r+0xb0>
 800f2d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f2d6:	0718      	lsls	r0, r3, #28
 800f2d8:	b29a      	uxth	r2, r3
 800f2da:	d51c      	bpl.n	800f316 <__swsetup_r+0x56>
 800f2dc:	6921      	ldr	r1, [r4, #16]
 800f2de:	b329      	cbz	r1, 800f32c <__swsetup_r+0x6c>
 800f2e0:	f012 0001 	ands.w	r0, r2, #1
 800f2e4:	d007      	beq.n	800f2f6 <__swsetup_r+0x36>
 800f2e6:	2000      	movs	r0, #0
 800f2e8:	60a0      	str	r0, [r4, #8]
 800f2ea:	6960      	ldr	r0, [r4, #20]
 800f2ec:	4240      	negs	r0, r0
 800f2ee:	61a0      	str	r0, [r4, #24]
 800f2f0:	b139      	cbz	r1, 800f302 <__swsetup_r+0x42>
 800f2f2:	2000      	movs	r0, #0
 800f2f4:	bd38      	pop	{r3, r4, r5, pc}
 800f2f6:	0795      	lsls	r5, r2, #30
 800f2f8:	bf58      	it	pl
 800f2fa:	6960      	ldrpl	r0, [r4, #20]
 800f2fc:	60a0      	str	r0, [r4, #8]
 800f2fe:	2900      	cmp	r1, #0
 800f300:	d1f7      	bne.n	800f2f2 <__swsetup_r+0x32>
 800f302:	0612      	lsls	r2, r2, #24
 800f304:	bf58      	it	pl
 800f306:	4608      	movpl	r0, r1
 800f308:	d5f4      	bpl.n	800f2f4 <__swsetup_r+0x34>
 800f30a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f30e:	81a3      	strh	r3, [r4, #12]
 800f310:	f04f 30ff 	mov.w	r0, #4294967295
 800f314:	bd38      	pop	{r3, r4, r5, pc}
 800f316:	06d1      	lsls	r1, r2, #27
 800f318:	d52e      	bpl.n	800f378 <__swsetup_r+0xb8>
 800f31a:	0752      	lsls	r2, r2, #29
 800f31c:	d414      	bmi.n	800f348 <__swsetup_r+0x88>
 800f31e:	6921      	ldr	r1, [r4, #16]
 800f320:	f043 0308 	orr.w	r3, r3, #8
 800f324:	81a3      	strh	r3, [r4, #12]
 800f326:	b29a      	uxth	r2, r3
 800f328:	2900      	cmp	r1, #0
 800f32a:	d1d9      	bne.n	800f2e0 <__swsetup_r+0x20>
 800f32c:	f402 7020 	and.w	r0, r2, #640	; 0x280
 800f330:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800f334:	d0d4      	beq.n	800f2e0 <__swsetup_r+0x20>
 800f336:	4621      	mov	r1, r4
 800f338:	4628      	mov	r0, r5
 800f33a:	f000 f8b1 	bl	800f4a0 <__smakebuf_r>
 800f33e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f342:	6921      	ldr	r1, [r4, #16]
 800f344:	b29a      	uxth	r2, r3
 800f346:	e7cb      	b.n	800f2e0 <__swsetup_r+0x20>
 800f348:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800f34a:	b151      	cbz	r1, 800f362 <__swsetup_r+0xa2>
 800f34c:	f104 0240 	add.w	r2, r4, #64	; 0x40
 800f350:	4291      	cmp	r1, r2
 800f352:	d004      	beq.n	800f35e <__swsetup_r+0x9e>
 800f354:	4628      	mov	r0, r5
 800f356:	f7fd fbeb 	bl	800cb30 <_free_r>
 800f35a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f35e:	2200      	movs	r2, #0
 800f360:	6322      	str	r2, [r4, #48]	; 0x30
 800f362:	6921      	ldr	r1, [r4, #16]
 800f364:	2200      	movs	r2, #0
 800f366:	e9c4 1200 	strd	r1, r2, [r4]
 800f36a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f36e:	e7d7      	b.n	800f320 <__swsetup_r+0x60>
 800f370:	4618      	mov	r0, r3
 800f372:	f7fc fa8d 	bl	800b890 <__sinit>
 800f376:	e7ac      	b.n	800f2d2 <__swsetup_r+0x12>
 800f378:	2209      	movs	r2, #9
 800f37a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f37e:	602a      	str	r2, [r5, #0]
 800f380:	f04f 30ff 	mov.w	r0, #4294967295
 800f384:	81a3      	strh	r3, [r4, #12]
 800f386:	bd38      	pop	{r3, r4, r5, pc}
 800f388:	24000120 	.word	0x24000120

0800f38c <__fputwc>:
 800f38c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f390:	b083      	sub	sp, #12
 800f392:	4607      	mov	r7, r0
 800f394:	4688      	mov	r8, r1
 800f396:	4614      	mov	r4, r2
 800f398:	f7fc fb40 	bl	800ba1c <__locale_mb_cur_max>
 800f39c:	2801      	cmp	r0, #1
 800f39e:	d103      	bne.n	800f3a8 <__fputwc+0x1c>
 800f3a0:	f108 33ff 	add.w	r3, r8, #4294967295
 800f3a4:	2bfe      	cmp	r3, #254	; 0xfe
 800f3a6:	d937      	bls.n	800f418 <__fputwc+0x8c>
 800f3a8:	f10d 0904 	add.w	r9, sp, #4
 800f3ac:	4642      	mov	r2, r8
 800f3ae:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 800f3b2:	4649      	mov	r1, r9
 800f3b4:	4638      	mov	r0, r7
 800f3b6:	f7fe f893 	bl	800d4e0 <_wcrtomb_r>
 800f3ba:	1c42      	adds	r2, r0, #1
 800f3bc:	4606      	mov	r6, r0
 800f3be:	d033      	beq.n	800f428 <__fputwc+0x9c>
 800f3c0:	b328      	cbz	r0, 800f40e <__fputwc+0x82>
 800f3c2:	f89d c004 	ldrb.w	ip, [sp, #4]
 800f3c6:	2500      	movs	r5, #0
 800f3c8:	e009      	b.n	800f3de <__fputwc+0x52>
 800f3ca:	6823      	ldr	r3, [r4, #0]
 800f3cc:	1c5a      	adds	r2, r3, #1
 800f3ce:	6022      	str	r2, [r4, #0]
 800f3d0:	f883 c000 	strb.w	ip, [r3]
 800f3d4:	3501      	adds	r5, #1
 800f3d6:	42b5      	cmp	r5, r6
 800f3d8:	d219      	bcs.n	800f40e <__fputwc+0x82>
 800f3da:	f819 cf01 	ldrb.w	ip, [r9, #1]!
 800f3de:	68a3      	ldr	r3, [r4, #8]
 800f3e0:	3b01      	subs	r3, #1
 800f3e2:	2b00      	cmp	r3, #0
 800f3e4:	60a3      	str	r3, [r4, #8]
 800f3e6:	daf0      	bge.n	800f3ca <__fputwc+0x3e>
 800f3e8:	f8d4 e018 	ldr.w	lr, [r4, #24]
 800f3ec:	4573      	cmp	r3, lr
 800f3ee:	4661      	mov	r1, ip
 800f3f0:	4622      	mov	r2, r4
 800f3f2:	4638      	mov	r0, r7
 800f3f4:	db02      	blt.n	800f3fc <__fputwc+0x70>
 800f3f6:	f1bc 0f0a 	cmp.w	ip, #10
 800f3fa:	d1e6      	bne.n	800f3ca <__fputwc+0x3e>
 800f3fc:	f000 f8bc 	bl	800f578 <__swbuf_r>
 800f400:	1c43      	adds	r3, r0, #1
 800f402:	d1e7      	bne.n	800f3d4 <__fputwc+0x48>
 800f404:	4606      	mov	r6, r0
 800f406:	4630      	mov	r0, r6
 800f408:	b003      	add	sp, #12
 800f40a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f40e:	4646      	mov	r6, r8
 800f410:	4630      	mov	r0, r6
 800f412:	b003      	add	sp, #12
 800f414:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f418:	fa5f fc88 	uxtb.w	ip, r8
 800f41c:	f88d c004 	strb.w	ip, [sp, #4]
 800f420:	4606      	mov	r6, r0
 800f422:	f10d 0904 	add.w	r9, sp, #4
 800f426:	e7ce      	b.n	800f3c6 <__fputwc+0x3a>
 800f428:	89a3      	ldrh	r3, [r4, #12]
 800f42a:	4630      	mov	r0, r6
 800f42c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f430:	81a3      	strh	r3, [r4, #12]
 800f432:	b003      	add	sp, #12
 800f434:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800f438 <_fputwc_r>:
 800f438:	b530      	push	{r4, r5, lr}
 800f43a:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800f43c:	f013 0f01 	tst.w	r3, #1
 800f440:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 800f444:	4614      	mov	r4, r2
 800f446:	b083      	sub	sp, #12
 800f448:	4605      	mov	r5, r0
 800f44a:	b29a      	uxth	r2, r3
 800f44c:	d101      	bne.n	800f452 <_fputwc_r+0x1a>
 800f44e:	0598      	lsls	r0, r3, #22
 800f450:	d51c      	bpl.n	800f48c <_fputwc_r+0x54>
 800f452:	0490      	lsls	r0, r2, #18
 800f454:	d406      	bmi.n	800f464 <_fputwc_r+0x2c>
 800f456:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f458:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800f45c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800f460:	81a3      	strh	r3, [r4, #12]
 800f462:	6662      	str	r2, [r4, #100]	; 0x64
 800f464:	4622      	mov	r2, r4
 800f466:	4628      	mov	r0, r5
 800f468:	f7ff ff90 	bl	800f38c <__fputwc>
 800f46c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f46e:	07da      	lsls	r2, r3, #31
 800f470:	4605      	mov	r5, r0
 800f472:	d402      	bmi.n	800f47a <_fputwc_r+0x42>
 800f474:	89a3      	ldrh	r3, [r4, #12]
 800f476:	059b      	lsls	r3, r3, #22
 800f478:	d502      	bpl.n	800f480 <_fputwc_r+0x48>
 800f47a:	4628      	mov	r0, r5
 800f47c:	b003      	add	sp, #12
 800f47e:	bd30      	pop	{r4, r5, pc}
 800f480:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f482:	f7fc fadb 	bl	800ba3c <__retarget_lock_release_recursive>
 800f486:	4628      	mov	r0, r5
 800f488:	b003      	add	sp, #12
 800f48a:	bd30      	pop	{r4, r5, pc}
 800f48c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f48e:	9101      	str	r1, [sp, #4]
 800f490:	f7fc fad2 	bl	800ba38 <__retarget_lock_acquire_recursive>
 800f494:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f498:	9901      	ldr	r1, [sp, #4]
 800f49a:	b29a      	uxth	r2, r3
 800f49c:	e7d9      	b.n	800f452 <_fputwc_r+0x1a>
 800f49e:	bf00      	nop

0800f4a0 <__smakebuf_r>:
 800f4a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f4a4:	898b      	ldrh	r3, [r1, #12]
 800f4a6:	460c      	mov	r4, r1
 800f4a8:	0799      	lsls	r1, r3, #30
 800f4aa:	b096      	sub	sp, #88	; 0x58
 800f4ac:	d508      	bpl.n	800f4c0 <__smakebuf_r+0x20>
 800f4ae:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800f4b2:	2201      	movs	r2, #1
 800f4b4:	e9c4 3204 	strd	r3, r2, [r4, #16]
 800f4b8:	6023      	str	r3, [r4, #0]
 800f4ba:	b016      	add	sp, #88	; 0x58
 800f4bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f4c4:	2900      	cmp	r1, #0
 800f4c6:	4606      	mov	r6, r0
 800f4c8:	db25      	blt.n	800f516 <__smakebuf_r+0x76>
 800f4ca:	466a      	mov	r2, sp
 800f4cc:	f7f9 fc88 	bl	8008de0 <_fstat_r>
 800f4d0:	2800      	cmp	r0, #0
 800f4d2:	db1f      	blt.n	800f514 <__smakebuf_r+0x74>
 800f4d4:	9d01      	ldr	r5, [sp, #4]
 800f4d6:	f405 4570 	and.w	r5, r5, #61440	; 0xf000
 800f4da:	f5a5 5500 	sub.w	r5, r5, #8192	; 0x2000
 800f4de:	fab5 f585 	clz	r5, r5
 800f4e2:	f44f 6880 	mov.w	r8, #1024	; 0x400
 800f4e6:	096d      	lsrs	r5, r5, #5
 800f4e8:	f44f 6700 	mov.w	r7, #2048	; 0x800
 800f4ec:	4641      	mov	r1, r8
 800f4ee:	4630      	mov	r0, r6
 800f4f0:	f7fa f8aa 	bl	8009648 <_malloc_r>
 800f4f4:	b1e0      	cbz	r0, 800f530 <__smakebuf_r+0x90>
 800f4f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f4fa:	f8c4 8014 	str.w	r8, [r4, #20]
 800f4fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f502:	6020      	str	r0, [r4, #0]
 800f504:	6120      	str	r0, [r4, #16]
 800f506:	81a3      	strh	r3, [r4, #12]
 800f508:	bb35      	cbnz	r5, 800f558 <__smakebuf_r+0xb8>
 800f50a:	433b      	orrs	r3, r7
 800f50c:	81a3      	strh	r3, [r4, #12]
 800f50e:	b016      	add	sp, #88	; 0x58
 800f510:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f514:	89a3      	ldrh	r3, [r4, #12]
 800f516:	f013 0580 	ands.w	r5, r3, #128	; 0x80
 800f51a:	d019      	beq.n	800f550 <__smakebuf_r+0xb0>
 800f51c:	f04f 0840 	mov.w	r8, #64	; 0x40
 800f520:	2500      	movs	r5, #0
 800f522:	4641      	mov	r1, r8
 800f524:	4630      	mov	r0, r6
 800f526:	462f      	mov	r7, r5
 800f528:	f7fa f88e 	bl	8009648 <_malloc_r>
 800f52c:	2800      	cmp	r0, #0
 800f52e:	d1e2      	bne.n	800f4f6 <__smakebuf_r+0x56>
 800f530:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f534:	059a      	lsls	r2, r3, #22
 800f536:	d4c0      	bmi.n	800f4ba <__smakebuf_r+0x1a>
 800f538:	f023 0303 	bic.w	r3, r3, #3
 800f53c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f540:	f043 0302 	orr.w	r3, r3, #2
 800f544:	2101      	movs	r1, #1
 800f546:	e9c4 2104 	strd	r2, r1, [r4, #16]
 800f54a:	81a3      	strh	r3, [r4, #12]
 800f54c:	6022      	str	r2, [r4, #0]
 800f54e:	e7b4      	b.n	800f4ba <__smakebuf_r+0x1a>
 800f550:	f44f 6880 	mov.w	r8, #1024	; 0x400
 800f554:	462f      	mov	r7, r5
 800f556:	e7c9      	b.n	800f4ec <__smakebuf_r+0x4c>
 800f558:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f55c:	4630      	mov	r0, r6
 800f55e:	f7f9 fc53 	bl	8008e08 <_isatty_r>
 800f562:	b910      	cbnz	r0, 800f56a <__smakebuf_r+0xca>
 800f564:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f568:	e7cf      	b.n	800f50a <__smakebuf_r+0x6a>
 800f56a:	89a3      	ldrh	r3, [r4, #12]
 800f56c:	f023 0303 	bic.w	r3, r3, #3
 800f570:	f043 0301 	orr.w	r3, r3, #1
 800f574:	b21b      	sxth	r3, r3
 800f576:	e7c8      	b.n	800f50a <__smakebuf_r+0x6a>

0800f578 <__swbuf_r>:
 800f578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f57a:	460d      	mov	r5, r1
 800f57c:	4614      	mov	r4, r2
 800f57e:	4606      	mov	r6, r0
 800f580:	b110      	cbz	r0, 800f588 <__swbuf_r+0x10>
 800f582:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800f584:	2b00      	cmp	r3, #0
 800f586:	d04c      	beq.n	800f622 <__swbuf_r+0xaa>
 800f588:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f58c:	69a3      	ldr	r3, [r4, #24]
 800f58e:	60a3      	str	r3, [r4, #8]
 800f590:	0717      	lsls	r7, r2, #28
 800f592:	b290      	uxth	r0, r2
 800f594:	d51b      	bpl.n	800f5ce <__swbuf_r+0x56>
 800f596:	6923      	ldr	r3, [r4, #16]
 800f598:	b1cb      	cbz	r3, 800f5ce <__swbuf_r+0x56>
 800f59a:	b2ed      	uxtb	r5, r5
 800f59c:	0481      	lsls	r1, r0, #18
 800f59e:	462f      	mov	r7, r5
 800f5a0:	d522      	bpl.n	800f5e8 <__swbuf_r+0x70>
 800f5a2:	6822      	ldr	r2, [r4, #0]
 800f5a4:	6961      	ldr	r1, [r4, #20]
 800f5a6:	1ad3      	subs	r3, r2, r3
 800f5a8:	4299      	cmp	r1, r3
 800f5aa:	dd29      	ble.n	800f600 <__swbuf_r+0x88>
 800f5ac:	3301      	adds	r3, #1
 800f5ae:	68a1      	ldr	r1, [r4, #8]
 800f5b0:	3901      	subs	r1, #1
 800f5b2:	60a1      	str	r1, [r4, #8]
 800f5b4:	1c51      	adds	r1, r2, #1
 800f5b6:	6021      	str	r1, [r4, #0]
 800f5b8:	7015      	strb	r5, [r2, #0]
 800f5ba:	6962      	ldr	r2, [r4, #20]
 800f5bc:	429a      	cmp	r2, r3
 800f5be:	d027      	beq.n	800f610 <__swbuf_r+0x98>
 800f5c0:	89a3      	ldrh	r3, [r4, #12]
 800f5c2:	07db      	lsls	r3, r3, #31
 800f5c4:	d501      	bpl.n	800f5ca <__swbuf_r+0x52>
 800f5c6:	2d0a      	cmp	r5, #10
 800f5c8:	d022      	beq.n	800f610 <__swbuf_r+0x98>
 800f5ca:	4638      	mov	r0, r7
 800f5cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f5ce:	4621      	mov	r1, r4
 800f5d0:	4630      	mov	r0, r6
 800f5d2:	f7ff fe75 	bl	800f2c0 <__swsetup_r>
 800f5d6:	bb08      	cbnz	r0, 800f61c <__swbuf_r+0xa4>
 800f5d8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f5dc:	6923      	ldr	r3, [r4, #16]
 800f5de:	b290      	uxth	r0, r2
 800f5e0:	b2ed      	uxtb	r5, r5
 800f5e2:	0481      	lsls	r1, r0, #18
 800f5e4:	462f      	mov	r7, r5
 800f5e6:	d4dc      	bmi.n	800f5a2 <__swbuf_r+0x2a>
 800f5e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800f5ec:	81a2      	strh	r2, [r4, #12]
 800f5ee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f5f0:	6961      	ldr	r1, [r4, #20]
 800f5f2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800f5f6:	6662      	str	r2, [r4, #100]	; 0x64
 800f5f8:	6822      	ldr	r2, [r4, #0]
 800f5fa:	1ad3      	subs	r3, r2, r3
 800f5fc:	4299      	cmp	r1, r3
 800f5fe:	dcd5      	bgt.n	800f5ac <__swbuf_r+0x34>
 800f600:	4621      	mov	r1, r4
 800f602:	4630      	mov	r0, r6
 800f604:	f7fe f914 	bl	800d830 <_fflush_r>
 800f608:	b940      	cbnz	r0, 800f61c <__swbuf_r+0xa4>
 800f60a:	6822      	ldr	r2, [r4, #0]
 800f60c:	2301      	movs	r3, #1
 800f60e:	e7ce      	b.n	800f5ae <__swbuf_r+0x36>
 800f610:	4621      	mov	r1, r4
 800f612:	4630      	mov	r0, r6
 800f614:	f7fe f90c 	bl	800d830 <_fflush_r>
 800f618:	2800      	cmp	r0, #0
 800f61a:	d0d6      	beq.n	800f5ca <__swbuf_r+0x52>
 800f61c:	f04f 37ff 	mov.w	r7, #4294967295
 800f620:	e7d3      	b.n	800f5ca <__swbuf_r+0x52>
 800f622:	f7fc f935 	bl	800b890 <__sinit>
 800f626:	e7af      	b.n	800f588 <__swbuf_r+0x10>
