`timescale 1ns / 1ps


module TimingGen(
    input clk,
    input speedSelect,
    output ADC_Sampleclock
    );
endmodule
