
L432KC_MPU6050_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000caf4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ae0  0800cc88  0800cc88  0001cc88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d768  0800d768  00020270  2**0
                  CONTENTS
  4 .ARM          00000008  0800d768  0800d768  0001d768  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d770  0800d770  00020270  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d770  0800d770  0001d770  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d774  0800d774  0001d774  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000270  20000000  0800d778  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000820  20000270  0800d9e8  00020270  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000a90  0800d9e8  00020a90  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020270  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018bca  00000000  00000000  000202a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031c2  00000000  00000000  00038e6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001590  00000000  00000000  0003c030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001448  00000000  00000000  0003d5c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000231eb  00000000  00000000  0003ea08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001956f  00000000  00000000  00061bf3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cf8ee  00000000  00000000  0007b162  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0014aa50  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000074c4  00000000  00000000  0014aaa0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000270 	.word	0x20000270
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800cc6c 	.word	0x0800cc6c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000274 	.word	0x20000274
 80001cc:	0800cc6c 	.word	0x0800cc6c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <Wifi_SendRaw>:
#include "ESP8266.h"
#include "ESP8266Config.h"
//#########################################################################################################
bool Wifi_SendRaw(uint8_t *data,uint16_t len)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
 8001000:	460b      	mov	r3, r1
 8001002:	807b      	strh	r3, [r7, #2]
	if(len <= _WIFI_TX_SIZE)
 8001004:	887b      	ldrh	r3, [r7, #2]
 8001006:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800100a:	d813      	bhi.n	8001034 <Wifi_SendRaw+0x3c>
	{
		// Send the information in data through the UART of the ESP8266
		memcpy(Wifi.TxBuffer,data,len);
 800100c:	887b      	ldrh	r3, [r7, #2]
 800100e:	461a      	mov	r2, r3
 8001010:	6879      	ldr	r1, [r7, #4]
 8001012:	480b      	ldr	r0, [pc, #44]	; (8001040 <Wifi_SendRaw+0x48>)
 8001014:	f005 ffe4 	bl	8006fe0 <memcpy>
		if(HAL_UART_Transmit(&_WIFI_USART,data,len,HAL_MAX_DELAY) == HAL_OK)
 8001018:	887a      	ldrh	r2, [r7, #2]
 800101a:	f04f 33ff 	mov.w	r3, #4294967295
 800101e:	6879      	ldr	r1, [r7, #4]
 8001020:	4808      	ldr	r0, [pc, #32]	; (8001044 <Wifi_SendRaw+0x4c>)
 8001022:	f004 fd13 	bl	8005a4c <HAL_UART_Transmit>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d101      	bne.n	8001030 <Wifi_SendRaw+0x38>
			return true;
 800102c:	2301      	movs	r3, #1
 800102e:	e002      	b.n	8001036 <Wifi_SendRaw+0x3e>
		else
			return false;
 8001030:	2300      	movs	r3, #0
 8001032:	e000      	b.n	8001036 <Wifi_SendRaw+0x3e>
	}
	else
		return false;
 8001034:	2300      	movs	r3, #0
}
 8001036:	4618      	mov	r0, r3
 8001038:	3708      	adds	r7, #8
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	20000691 	.word	0x20000691
 8001044:	2000032c 	.word	0x2000032c

08001048 <Wifi_SendString>:
//#########################################################################################################
bool Wifi_SendString(char *data)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
	return Wifi_SendRaw((uint8_t*)data,strlen(data));
 8001050:	6878      	ldr	r0, [r7, #4]
 8001052:	f7ff f8bd 	bl	80001d0 <strlen>
 8001056:	4603      	mov	r3, r0
 8001058:	b29b      	uxth	r3, r3
 800105a:	4619      	mov	r1, r3
 800105c:	6878      	ldr	r0, [r7, #4]
 800105e:	f7ff ffcb 	bl	8000ff8 <Wifi_SendRaw>
 8001062:	4603      	mov	r3, r0
}
 8001064:	4618      	mov	r0, r3
 8001066:	3708      	adds	r7, #8
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}

0800106c <Wifi_WaitForString>:
	DWT_Delay_us(DelayUs);
	return true;
}
//#########################################################################################################
bool Wifi_WaitForString(uint32_t TimeOut_ms,uint8_t *result,uint8_t CountOfParameter,...)
{
 800106c:	b40c      	push	{r2, r3}
 800106e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001072:	b089      	sub	sp, #36	; 0x24
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	6039      	str	r1, [r7, #0]
 800107a:	466b      	mov	r3, sp
 800107c:	461e      	mov	r6, r3
	 *
	 * If the ESP8266 return a AT+OK after the last command, the function is going to
	 * return a true value and the result number would be 1.
	 */

	if(result == NULL)
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d101      	bne.n	8001088 <Wifi_WaitForString+0x1c>
		return false;
 8001084:	2300      	movs	r3, #0
 8001086:	e075      	b.n	8001174 <Wifi_WaitForString+0x108>
	if(CountOfParameter == 0)
 8001088:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800108c:	2b00      	cmp	r3, #0
 800108e:	d101      	bne.n	8001094 <Wifi_WaitForString+0x28>
		return false;
 8001090:	2300      	movs	r3, #0
 8001092:	e06f      	b.n	8001174 <Wifi_WaitForString+0x108>

	*result=0;
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	2200      	movs	r2, #0
 8001098:	701a      	strb	r2, [r3, #0]

	va_list tag;
		va_start (tag,CountOfParameter);
 800109a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800109e:	60bb      	str	r3, [r7, #8]
		char *arg[CountOfParameter];
 80010a0:	f897 1040 	ldrb.w	r1, [r7, #64]	; 0x40
 80010a4:	460b      	mov	r3, r1
 80010a6:	3b01      	subs	r3, #1
 80010a8:	613b      	str	r3, [r7, #16]
 80010aa:	b2cb      	uxtb	r3, r1
 80010ac:	2200      	movs	r2, #0
 80010ae:	4698      	mov	r8, r3
 80010b0:	4691      	mov	r9, r2
 80010b2:	f04f 0200 	mov.w	r2, #0
 80010b6:	f04f 0300 	mov.w	r3, #0
 80010ba:	ea4f 1349 	mov.w	r3, r9, lsl #5
 80010be:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 80010c2:	ea4f 1248 	mov.w	r2, r8, lsl #5
 80010c6:	b2cb      	uxtb	r3, r1
 80010c8:	2200      	movs	r2, #0
 80010ca:	461c      	mov	r4, r3
 80010cc:	4615      	mov	r5, r2
 80010ce:	f04f 0200 	mov.w	r2, #0
 80010d2:	f04f 0300 	mov.w	r3, #0
 80010d6:	016b      	lsls	r3, r5, #5
 80010d8:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 80010dc:	0162      	lsls	r2, r4, #5
 80010de:	460b      	mov	r3, r1
 80010e0:	009b      	lsls	r3, r3, #2
 80010e2:	3307      	adds	r3, #7
 80010e4:	08db      	lsrs	r3, r3, #3
 80010e6:	00db      	lsls	r3, r3, #3
 80010e8:	ebad 0d03 	sub.w	sp, sp, r3
 80010ec:	466b      	mov	r3, sp
 80010ee:	3303      	adds	r3, #3
 80010f0:	089b      	lsrs	r3, r3, #2
 80010f2:	009b      	lsls	r3, r3, #2
 80010f4:	60fb      	str	r3, [r7, #12]
		for(uint8_t i=0; i<CountOfParameter ; i++)
 80010f6:	2300      	movs	r3, #0
 80010f8:	75fb      	strb	r3, [r7, #23]
 80010fa:	e00a      	b.n	8001112 <Wifi_WaitForString+0xa6>
			arg[i] = va_arg (tag, char *);
 80010fc:	7dfa      	ldrb	r2, [r7, #23]
 80010fe:	68bb      	ldr	r3, [r7, #8]
 8001100:	1d19      	adds	r1, r3, #4
 8001102:	60b9      	str	r1, [r7, #8]
 8001104:	6819      	ldr	r1, [r3, #0]
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for(uint8_t i=0; i<CountOfParameter ; i++)
 800110c:	7dfb      	ldrb	r3, [r7, #23]
 800110e:	3301      	adds	r3, #1
 8001110:	75fb      	strb	r3, [r7, #23]
 8001112:	7dfa      	ldrb	r2, [r7, #23]
 8001114:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8001118:	429a      	cmp	r2, r3
 800111a:	d3ef      	bcc.n	80010fc <Wifi_WaitForString+0x90>
	va_end (tag);

	for(uint32_t t=0 ; t<TimeOut_ms ; t+=20)
 800111c:	2300      	movs	r3, #0
 800111e:	61bb      	str	r3, [r7, #24]
 8001120:	e023      	b.n	800116a <Wifi_WaitForString+0xfe>
	{
		DWT_Delay_us(20000);
 8001122:	f644 6020 	movw	r0, #20000	; 0x4e20
 8001126:	f000 fadb 	bl	80016e0 <DWT_Delay_us>
		for(uint8_t	mx=0 ; mx<CountOfParameter ; mx++)
 800112a:	2300      	movs	r3, #0
 800112c:	77fb      	strb	r3, [r7, #31]
 800112e:	e014      	b.n	800115a <Wifi_WaitForString+0xee>
		{
			if(strstr((char*)Wifi.RxBuffer,arg[mx])!=NULL)
 8001130:	7ffa      	ldrb	r2, [r7, #31]
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001138:	4619      	mov	r1, r3
 800113a:	4812      	ldr	r0, [pc, #72]	; (8001184 <Wifi_WaitForString+0x118>)
 800113c:	f006 fe49 	bl	8007dd2 <strstr>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d006      	beq.n	8001154 <Wifi_WaitForString+0xe8>
			{
				*result = mx+1;
 8001146:	7ffb      	ldrb	r3, [r7, #31]
 8001148:	3301      	adds	r3, #1
 800114a:	b2da      	uxtb	r2, r3
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	701a      	strb	r2, [r3, #0]
				return true;
 8001150:	2301      	movs	r3, #1
 8001152:	e00f      	b.n	8001174 <Wifi_WaitForString+0x108>
		for(uint8_t	mx=0 ; mx<CountOfParameter ; mx++)
 8001154:	7ffb      	ldrb	r3, [r7, #31]
 8001156:	3301      	adds	r3, #1
 8001158:	77fb      	strb	r3, [r7, #31]
 800115a:	7ffa      	ldrb	r2, [r7, #31]
 800115c:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8001160:	429a      	cmp	r2, r3
 8001162:	d3e5      	bcc.n	8001130 <Wifi_WaitForString+0xc4>
	for(uint32_t t=0 ; t<TimeOut_ms ; t+=20)
 8001164:	69bb      	ldr	r3, [r7, #24]
 8001166:	3314      	adds	r3, #20
 8001168:	61bb      	str	r3, [r7, #24]
 800116a:	69ba      	ldr	r2, [r7, #24]
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	429a      	cmp	r2, r3
 8001170:	d3d7      	bcc.n	8001122 <Wifi_WaitForString+0xb6>
			}
		}
	}
	// timeout
	return false;
 8001172:	2300      	movs	r3, #0
 8001174:	46b5      	mov	sp, r6

}
 8001176:	4618      	mov	r0, r3
 8001178:	3724      	adds	r7, #36	; 0x24
 800117a:	46bd      	mov	sp, r7
 800117c:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001180:	b002      	add	sp, #8
 8001182:	4770      	bx	lr
 8001184:	20000491 	.word	0x20000491

08001188 <Wifi_RxClear>:
  }
  *dst = '\0';
}
//#########################################################################################################
void Wifi_RxClear(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
	memset(Wifi.RxBuffer,0,_WIFI_RX_SIZE);
 800118c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001190:	2100      	movs	r1, #0
 8001192:	4807      	ldr	r0, [pc, #28]	; (80011b0 <Wifi_RxClear+0x28>)
 8001194:	f005 ff32 	bl	8006ffc <memset>
	Wifi.RxIndex=0;
 8001198:	4b06      	ldr	r3, [pc, #24]	; (80011b4 <Wifi_RxClear+0x2c>)
 800119a:	2200      	movs	r2, #0
 800119c:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
	HAL_UART_Receive_IT(&_WIFI_USART,&Wifi.usartBuff,1);
 80011a0:	2201      	movs	r2, #1
 80011a2:	4904      	ldr	r1, [pc, #16]	; (80011b4 <Wifi_RxClear+0x2c>)
 80011a4:	4804      	ldr	r0, [pc, #16]	; (80011b8 <Wifi_RxClear+0x30>)
 80011a6:	f004 fce5 	bl	8005b74 <HAL_UART_Receive_IT>
}
 80011aa:	bf00      	nop
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	20000491 	.word	0x20000491
 80011b4:	20000490 	.word	0x20000490
 80011b8:	2000032c 	.word	0x2000032c

080011bc <Wifi_TxClear>:
//#########################################################################################################
void Wifi_TxClear(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
	memset(Wifi.TxBuffer,0,_WIFI_TX_SIZE);
 80011c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011c4:	2100      	movs	r1, #0
 80011c6:	4802      	ldr	r0, [pc, #8]	; (80011d0 <Wifi_TxClear+0x14>)
 80011c8:	f005 ff18 	bl	8006ffc <memset>
}
 80011cc:	bf00      	nop
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	20000691 	.word	0x20000691

080011d4 <Wifi_RxCallBack>:
//#########################################################################################################
void Wifi_RxCallBack(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
	Wifi.RxBuffer[Wifi.RxIndex] = Wifi.usartBuff;
 80011d8:	4b0e      	ldr	r3, [pc, #56]	; (8001214 <Wifi_RxCallBack+0x40>)
 80011da:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 80011de:	4619      	mov	r1, r3
 80011e0:	4b0c      	ldr	r3, [pc, #48]	; (8001214 <Wifi_RxCallBack+0x40>)
 80011e2:	781a      	ldrb	r2, [r3, #0]
 80011e4:	4b0b      	ldr	r3, [pc, #44]	; (8001214 <Wifi_RxCallBack+0x40>)
 80011e6:	440b      	add	r3, r1
 80011e8:	705a      	strb	r2, [r3, #1]
	if(Wifi.RxIndex < _WIFI_RX_SIZE)
 80011ea:	4b0a      	ldr	r3, [pc, #40]	; (8001214 <Wifi_RxCallBack+0x40>)
 80011ec:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 80011f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80011f4:	d207      	bcs.n	8001206 <Wifi_RxCallBack+0x32>
	  Wifi.RxIndex++;
 80011f6:	4b07      	ldr	r3, [pc, #28]	; (8001214 <Wifi_RxCallBack+0x40>)
 80011f8:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 80011fc:	3301      	adds	r3, #1
 80011fe:	b29a      	uxth	r2, r3
 8001200:	4b04      	ldr	r3, [pc, #16]	; (8001214 <Wifi_RxCallBack+0x40>)
 8001202:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
	HAL_UART_Receive_IT(&_WIFI_USART,&Wifi.usartBuff,1);
 8001206:	2201      	movs	r2, #1
 8001208:	4902      	ldr	r1, [pc, #8]	; (8001214 <Wifi_RxCallBack+0x40>)
 800120a:	4803      	ldr	r0, [pc, #12]	; (8001218 <Wifi_RxCallBack+0x44>)
 800120c:	f004 fcb2 	bl	8005b74 <HAL_UART_Receive_IT>
}
 8001210:	bf00      	nop
 8001212:	bd80      	pop	{r7, pc}
 8001214:	20000490 	.word	0x20000490
 8001218:	2000032c 	.word	0x2000032c

0800121c <Wifi_Init>:
//#########################################################################################################
//#########################################################################################################
//#########################################################################################################
//#########################################################################################################
bool Wifi_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b084      	sub	sp, #16
 8001220:	af02      	add	r7, sp, #8
	uint8_t result;
	bool returnVal=false;
 8001222:	2300      	movs	r3, #0
 8001224:	71fb      	strb	r3, [r7, #7]
	// Clean the variables and start the interruption to work with the UART
	do
	{
		Wifi_RxClear();
 8001226:	f7ff ffaf 	bl	8001188 <Wifi_RxClear>

		if(Wifi_SendString("AT\r\n")==false)
 800122a:	4815      	ldr	r0, [pc, #84]	; (8001280 <Wifi_Init+0x64>)
 800122c:	f7ff ff0c 	bl	8001048 <Wifi_SendString>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d01a      	beq.n	800126c <Wifi_Init+0x50>
			break;
		if(Wifi_WaitForString(_WIFI_WAIT_TIME_LOW,&result,2,"OK","ERROR")==false)
 8001236:	1db9      	adds	r1, r7, #6
 8001238:	4b12      	ldr	r3, [pc, #72]	; (8001284 <Wifi_Init+0x68>)
 800123a:	9300      	str	r3, [sp, #0]
 800123c:	4b12      	ldr	r3, [pc, #72]	; (8001288 <Wifi_Init+0x6c>)
 800123e:	2202      	movs	r2, #2
 8001240:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001244:	f7ff ff12 	bl	800106c <Wifi_WaitForString>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d010      	beq.n	8001270 <Wifi_Init+0x54>
			break;
		if(result==2)
 800124e:	79bb      	ldrb	r3, [r7, #6]
 8001250:	2b02      	cmp	r3, #2
 8001252:	d00f      	beq.n	8001274 <Wifi_Init+0x58>
			break;
		returnVal = true;
 8001254:	2301      	movs	r3, #1
 8001256:	71fb      	strb	r3, [r7, #7]
		Wifi_RxClear();
 8001258:	f7ff ff96 	bl	8001188 <Wifi_RxClear>
		Wifi_TxClear();
 800125c:	f7ff ffae 	bl	80011bc <Wifi_TxClear>
		HAL_UART_Receive_IT(&_WIFI_USART,&Wifi.usartBuff,1);
 8001260:	2201      	movs	r2, #1
 8001262:	490a      	ldr	r1, [pc, #40]	; (800128c <Wifi_Init+0x70>)
 8001264:	480a      	ldr	r0, [pc, #40]	; (8001290 <Wifi_Init+0x74>)
 8001266:	f004 fc85 	bl	8005b74 <HAL_UART_Receive_IT>
 800126a:	e004      	b.n	8001276 <Wifi_Init+0x5a>
			break;
 800126c:	bf00      	nop
 800126e:	e002      	b.n	8001276 <Wifi_Init+0x5a>
			break;
 8001270:	bf00      	nop
 8001272:	e000      	b.n	8001276 <Wifi_Init+0x5a>
			break;
 8001274:	bf00      	nop
	}while(0);
	return returnVal;
 8001276:	79fb      	ldrb	r3, [r7, #7]
}
 8001278:	4618      	mov	r0, r3
 800127a:	3708      	adds	r7, #8
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	0800cc88 	.word	0x0800cc88
 8001284:	0800cc94 	.word	0x0800cc94
 8001288:	0800cc90 	.word	0x0800cc90
 800128c:	20000490 	.word	0x20000490
 8001290:	2000032c 	.word	0x2000032c

08001294 <Wifi_Restart>:
//#########################################################################################################
//#########################################################################################################
//#########################################################################################################
//#########################################################################################################
bool	Wifi_Restart(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b084      	sub	sp, #16
 8001298:	af02      	add	r7, sp, #8
	// Make a restart of the ESP8266 using the AT Commands

	uint8_t result;
	bool	returnVal=false;
 800129a:	2300      	movs	r3, #0
 800129c:	71fb      	strb	r3, [r7, #7]
	do
	{
		Wifi_RxClear();
 800129e:	f7ff ff73 	bl	8001188 <Wifi_RxClear>
		sprintf((char*)Wifi.TxBuffer,"AT+RST\r\n");
 80012a2:	4913      	ldr	r1, [pc, #76]	; (80012f0 <Wifi_Restart+0x5c>)
 80012a4:	4813      	ldr	r0, [pc, #76]	; (80012f4 <Wifi_Restart+0x60>)
 80012a6:	f006 fd31 	bl	8007d0c <siprintf>
		if(Wifi_SendString((char*)Wifi.TxBuffer)==false)
 80012aa:	4812      	ldr	r0, [pc, #72]	; (80012f4 <Wifi_Restart+0x60>)
 80012ac:	f7ff fecc 	bl	8001048 <Wifi_SendString>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d011      	beq.n	80012da <Wifi_Restart+0x46>
			break;
		if(Wifi_WaitForString(_WIFI_WAIT_TIME_LOW,&result,2,"OK","ERROR")==false)
 80012b6:	1db9      	adds	r1, r7, #6
 80012b8:	4b0f      	ldr	r3, [pc, #60]	; (80012f8 <Wifi_Restart+0x64>)
 80012ba:	9300      	str	r3, [sp, #0]
 80012bc:	4b0f      	ldr	r3, [pc, #60]	; (80012fc <Wifi_Restart+0x68>)
 80012be:	2202      	movs	r2, #2
 80012c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012c4:	f7ff fed2 	bl	800106c <Wifi_WaitForString>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d007      	beq.n	80012de <Wifi_Restart+0x4a>
			break;			// The timeout was completed and the string was not there
		if(result == 2)		// It was find the "ERROR" String in the receiving information
 80012ce:	79bb      	ldrb	r3, [r7, #6]
 80012d0:	2b02      	cmp	r3, #2
 80012d2:	d006      	beq.n	80012e2 <Wifi_Restart+0x4e>
			break;
		returnVal=true;
 80012d4:	2301      	movs	r3, #1
 80012d6:	71fb      	strb	r3, [r7, #7]
 80012d8:	e004      	b.n	80012e4 <Wifi_Restart+0x50>
			break;
 80012da:	bf00      	nop
 80012dc:	e002      	b.n	80012e4 <Wifi_Restart+0x50>
			break;			// The timeout was completed and the string was not there
 80012de:	bf00      	nop
 80012e0:	e000      	b.n	80012e4 <Wifi_Restart+0x50>
			break;
 80012e2:	bf00      	nop
	}while(0);
	return returnVal;
 80012e4:	79fb      	ldrb	r3, [r7, #7]
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	3708      	adds	r7, #8
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	0800cc9c 	.word	0x0800cc9c
 80012f4:	20000691 	.word	0x20000691
 80012f8:	0800cc94 	.word	0x0800cc94
 80012fc:	0800cc90 	.word	0x0800cc90

08001300 <Wifi_SetMode>:
//#########################################################################################################
//#########################################################################################################
//#########################################################################################################
//#########################################################################################################
bool	Wifi_SetMode(WifiMode_t	WifiMode_)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b086      	sub	sp, #24
 8001304:	af02      	add	r7, sp, #8
 8001306:	4603      	mov	r3, r0
 8001308:	71fb      	strb	r3, [r7, #7]
	uint8_t result;
	bool	returnVal=false;
 800130a:	2300      	movs	r3, #0
 800130c:	73fb      	strb	r3, [r7, #15]
	do
	{
		Wifi_RxClear();
 800130e:	f7ff ff3b 	bl	8001188 <Wifi_RxClear>
		sprintf((char*)Wifi.TxBuffer,"AT+CWMODE_CUR=%d\r\n",WifiMode_);
 8001312:	79fb      	ldrb	r3, [r7, #7]
 8001314:	461a      	mov	r2, r3
 8001316:	4915      	ldr	r1, [pc, #84]	; (800136c <Wifi_SetMode+0x6c>)
 8001318:	4815      	ldr	r0, [pc, #84]	; (8001370 <Wifi_SetMode+0x70>)
 800131a:	f006 fcf7 	bl	8007d0c <siprintf>
		if(Wifi_SendString((char*)Wifi.TxBuffer)==false)
 800131e:	4814      	ldr	r0, [pc, #80]	; (8001370 <Wifi_SetMode+0x70>)
 8001320:	f7ff fe92 	bl	8001048 <Wifi_SendString>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d016      	beq.n	8001358 <Wifi_SetMode+0x58>
			break;
		if(Wifi_WaitForString(_WIFI_WAIT_TIME_LOW,&result,2,"OK","ERROR")==false)
 800132a:	f107 010e 	add.w	r1, r7, #14
 800132e:	4b11      	ldr	r3, [pc, #68]	; (8001374 <Wifi_SetMode+0x74>)
 8001330:	9300      	str	r3, [sp, #0]
 8001332:	4b11      	ldr	r3, [pc, #68]	; (8001378 <Wifi_SetMode+0x78>)
 8001334:	2202      	movs	r2, #2
 8001336:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800133a:	f7ff fe97 	bl	800106c <Wifi_WaitForString>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d00b      	beq.n	800135c <Wifi_SetMode+0x5c>
			break;			// The timeout was completed and the string was not there
		if(result == 2)		// It was find the "ERROR" String in the receiving information
 8001344:	7bbb      	ldrb	r3, [r7, #14]
 8001346:	2b02      	cmp	r3, #2
 8001348:	d00a      	beq.n	8001360 <Wifi_SetMode+0x60>
			break;
		Wifi.Mode = WifiMode_;
 800134a:	4a0c      	ldr	r2, [pc, #48]	; (800137c <Wifi_SetMode+0x7c>)
 800134c:	79fb      	ldrb	r3, [r7, #7]
 800134e:	f882 3405 	strb.w	r3, [r2, #1029]	; 0x405
		returnVal=true;
 8001352:	2301      	movs	r3, #1
 8001354:	73fb      	strb	r3, [r7, #15]
 8001356:	e004      	b.n	8001362 <Wifi_SetMode+0x62>
			break;
 8001358:	bf00      	nop
 800135a:	e002      	b.n	8001362 <Wifi_SetMode+0x62>
			break;			// The timeout was completed and the string was not there
 800135c:	bf00      	nop
 800135e:	e000      	b.n	8001362 <Wifi_SetMode+0x62>
			break;
 8001360:	bf00      	nop
	}while(0);
	return returnVal;
 8001362:	7bfb      	ldrb	r3, [r7, #15]
}
 8001364:	4618      	mov	r0, r3
 8001366:	3710      	adds	r7, #16
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	0800cce8 	.word	0x0800cce8
 8001370:	20000691 	.word	0x20000691
 8001374:	0800cc94 	.word	0x0800cc94
 8001378:	0800cc90 	.word	0x0800cc90
 800137c:	20000490 	.word	0x20000490

08001380 <Wifi_Station_ConnectToAp>:
//#########################################################################################################
//#########################################################################################################
//#########################################################################################################
//#########################################################################################################
bool	Wifi_Station_ConnectToAp(char *SSID,char *Pass,char *MAC)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b088      	sub	sp, #32
 8001384:	af02      	add	r7, sp, #8
 8001386:	60f8      	str	r0, [r7, #12]
 8001388:	60b9      	str	r1, [r7, #8]
 800138a:	607a      	str	r2, [r7, #4]
	uint8_t result;
	bool	returnVal=false;
 800138c:	2300      	movs	r3, #0
 800138e:	75fb      	strb	r3, [r7, #23]
	do
	{
		/*
		 * It connects to a WiFi network who has all the parameters correctly
		 */
		Wifi_RxClear();
 8001390:	f7ff fefa 	bl	8001188 <Wifi_RxClear>
		if(MAC==NULL)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d106      	bne.n	80013a8 <Wifi_Station_ConnectToAp+0x28>
			sprintf((char*)Wifi.TxBuffer,"AT+CWJAP_CUR=\"%s\",\"%s\"\r\n",SSID,Pass);
 800139a:	68bb      	ldr	r3, [r7, #8]
 800139c:	68fa      	ldr	r2, [r7, #12]
 800139e:	4919      	ldr	r1, [pc, #100]	; (8001404 <Wifi_Station_ConnectToAp+0x84>)
 80013a0:	4819      	ldr	r0, [pc, #100]	; (8001408 <Wifi_Station_ConnectToAp+0x88>)
 80013a2:	f006 fcb3 	bl	8007d0c <siprintf>
 80013a6:	e007      	b.n	80013b8 <Wifi_Station_ConnectToAp+0x38>
		else
			sprintf((char*)Wifi.TxBuffer,"AT+CWJAP_CUR=\"%s\",\"%s\",\"%s\"\r\n",SSID,Pass,MAC);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	9300      	str	r3, [sp, #0]
 80013ac:	68bb      	ldr	r3, [r7, #8]
 80013ae:	68fa      	ldr	r2, [r7, #12]
 80013b0:	4916      	ldr	r1, [pc, #88]	; (800140c <Wifi_Station_ConnectToAp+0x8c>)
 80013b2:	4815      	ldr	r0, [pc, #84]	; (8001408 <Wifi_Station_ConnectToAp+0x88>)
 80013b4:	f006 fcaa 	bl	8007d0c <siprintf>
		if(Wifi_SendString((char*)Wifi.TxBuffer)==false)
 80013b8:	4813      	ldr	r0, [pc, #76]	; (8001408 <Wifi_Station_ConnectToAp+0x88>)
 80013ba:	f7ff fe45 	bl	8001048 <Wifi_SendString>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d014      	beq.n	80013ee <Wifi_Station_ConnectToAp+0x6e>
			break;
		if(Wifi_WaitForString(_WIFI_WAIT_TIME_VERYHIGH,&result,3,"\r\nOK\r\n","\r\nERROR\r\n","\r\nFAIL\r\n")==false)
 80013c4:	f107 0116 	add.w	r1, r7, #22
 80013c8:	4b11      	ldr	r3, [pc, #68]	; (8001410 <Wifi_Station_ConnectToAp+0x90>)
 80013ca:	9301      	str	r3, [sp, #4]
 80013cc:	4b11      	ldr	r3, [pc, #68]	; (8001414 <Wifi_Station_ConnectToAp+0x94>)
 80013ce:	9300      	str	r3, [sp, #0]
 80013d0:	4b11      	ldr	r3, [pc, #68]	; (8001418 <Wifi_Station_ConnectToAp+0x98>)
 80013d2:	2203      	movs	r2, #3
 80013d4:	f246 10a8 	movw	r0, #25000	; 0x61a8
 80013d8:	f7ff fe48 	bl	800106c <Wifi_WaitForString>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d007      	beq.n	80013f2 <Wifi_Station_ConnectToAp+0x72>
			break;
		if(result > 1)		// If the result is higher to 1 is because there were an error
 80013e2:	7dbb      	ldrb	r3, [r7, #22]
 80013e4:	2b01      	cmp	r3, #1
 80013e6:	d806      	bhi.n	80013f6 <Wifi_Station_ConnectToAp+0x76>
			break;			// in the communication
		returnVal=true;
 80013e8:	2301      	movs	r3, #1
 80013ea:	75fb      	strb	r3, [r7, #23]
 80013ec:	e004      	b.n	80013f8 <Wifi_Station_ConnectToAp+0x78>
			break;
 80013ee:	bf00      	nop
 80013f0:	e002      	b.n	80013f8 <Wifi_Station_ConnectToAp+0x78>
			break;
 80013f2:	bf00      	nop
 80013f4:	e000      	b.n	80013f8 <Wifi_Station_ConnectToAp+0x78>
			break;			// in the communication
 80013f6:	bf00      	nop
	}while(0);
	return returnVal;
 80013f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	3718      	adds	r7, #24
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	0800cd60 	.word	0x0800cd60
 8001408:	20000691 	.word	0x20000691
 800140c:	0800cd7c 	.word	0x0800cd7c
 8001410:	0800cda4 	.word	0x0800cda4
 8001414:	0800cdb0 	.word	0x0800cdb0
 8001418:	0800cd9c 	.word	0x0800cd9c

0800141c <Wifi_TcpIp_SetMultiConnection>:
	}while(0);
	return returnVal;
}
//#########################################################################################################
bool  Wifi_TcpIp_SetMultiConnection(bool EnableMultiConnections)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b086      	sub	sp, #24
 8001420:	af02      	add	r7, sp, #8
 8001422:	4603      	mov	r3, r0
 8001424:	71fb      	strb	r3, [r7, #7]
	uint8_t result;
	bool	returnVal=false;
 8001426:	2300      	movs	r3, #0
 8001428:	73fb      	strb	r3, [r7, #15]
	do
	{
		// Enable or Disable the multiconnection possibility
		Wifi_RxClear();
 800142a:	f7ff fead 	bl	8001188 <Wifi_RxClear>
		sprintf((char*)Wifi.TxBuffer,"AT+CIPMUX=%d\r\n",EnableMultiConnections);
 800142e:	79fb      	ldrb	r3, [r7, #7]
 8001430:	461a      	mov	r2, r3
 8001432:	4915      	ldr	r1, [pc, #84]	; (8001488 <Wifi_TcpIp_SetMultiConnection+0x6c>)
 8001434:	4815      	ldr	r0, [pc, #84]	; (800148c <Wifi_TcpIp_SetMultiConnection+0x70>)
 8001436:	f006 fc69 	bl	8007d0c <siprintf>
		if(Wifi_SendString((char*)Wifi.TxBuffer)==false)
 800143a:	4814      	ldr	r0, [pc, #80]	; (800148c <Wifi_TcpIp_SetMultiConnection+0x70>)
 800143c:	f7ff fe04 	bl	8001048 <Wifi_SendString>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d016      	beq.n	8001474 <Wifi_TcpIp_SetMultiConnection+0x58>
			break;
		if(Wifi_WaitForString(_WIFI_WAIT_TIME_LOW,&result,2,"OK","ERROR")==false)
 8001446:	f107 010e 	add.w	r1, r7, #14
 800144a:	4b11      	ldr	r3, [pc, #68]	; (8001490 <Wifi_TcpIp_SetMultiConnection+0x74>)
 800144c:	9300      	str	r3, [sp, #0]
 800144e:	4b11      	ldr	r3, [pc, #68]	; (8001494 <Wifi_TcpIp_SetMultiConnection+0x78>)
 8001450:	2202      	movs	r2, #2
 8001452:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001456:	f7ff fe09 	bl	800106c <Wifi_WaitForString>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d00b      	beq.n	8001478 <Wifi_TcpIp_SetMultiConnection+0x5c>
			break;
		if(result == 2)
 8001460:	7bbb      	ldrb	r3, [r7, #14]
 8001462:	2b02      	cmp	r3, #2
 8001464:	d00a      	beq.n	800147c <Wifi_TcpIp_SetMultiConnection+0x60>
			break;
    Wifi.TcpIpMultiConnection=EnableMultiConnections;
 8001466:	4a0c      	ldr	r2, [pc, #48]	; (8001498 <Wifi_TcpIp_SetMultiConnection+0x7c>)
 8001468:	79fb      	ldrb	r3, [r7, #7]
 800146a:	f882 3518 	strb.w	r3, [r2, #1304]	; 0x518
		returnVal=true;
 800146e:	2301      	movs	r3, #1
 8001470:	73fb      	strb	r3, [r7, #15]
 8001472:	e004      	b.n	800147e <Wifi_TcpIp_SetMultiConnection+0x62>
			break;
 8001474:	bf00      	nop
 8001476:	e002      	b.n	800147e <Wifi_TcpIp_SetMultiConnection+0x62>
			break;
 8001478:	bf00      	nop
 800147a:	e000      	b.n	800147e <Wifi_TcpIp_SetMultiConnection+0x62>
			break;
 800147c:	bf00      	nop
	}while(0);
	return returnVal;
 800147e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001480:	4618      	mov	r0, r3
 8001482:	3710      	adds	r7, #16
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	0800cec8 	.word	0x0800cec8
 800148c:	20000691 	.word	0x20000691
 8001490:	0800cc94 	.word	0x0800cc94
 8001494:	0800cc90 	.word	0x0800cc90
 8001498:	20000490 	.word	0x20000490

0800149c <Wifi_TcpIp_StartTcpConnection>:
	}while(0);
	return returnVal;
}
//#########################################################################################################
bool  Wifi_TcpIp_StartTcpConnection(uint8_t LinkId,char *RemoteIp,uint16_t RemotePort,uint16_t TimeOut)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b088      	sub	sp, #32
 80014a0:	af02      	add	r7, sp, #8
 80014a2:	60b9      	str	r1, [r7, #8]
 80014a4:	4611      	mov	r1, r2
 80014a6:	461a      	mov	r2, r3
 80014a8:	4603      	mov	r3, r0
 80014aa:	73fb      	strb	r3, [r7, #15]
 80014ac:	460b      	mov	r3, r1
 80014ae:	81bb      	strh	r3, [r7, #12]
 80014b0:	4613      	mov	r3, r2
 80014b2:	80fb      	strh	r3, [r7, #6]
	uint8_t result;
	bool	returnVal=false;
 80014b4:	2300      	movs	r3, #0
 80014b6:	75fb      	strb	r3, [r7, #23]
		/*
		 * It makes a TCP server and then it creates a TCP Connection according to the
		 * settings in the function. It uses a very high time of waiting because the
		 * ESP8266 takes a lot of time to create a connection with a TCP the first time.
		 */
		Wifi_RxClear();
 80014b8:	f7ff fe66 	bl	8001188 <Wifi_RxClear>
		if(Wifi.TcpIpMultiConnection==true){
 80014bc:	4b33      	ldr	r3, [pc, #204]	; (800158c <Wifi_TcpIp_StartTcpConnection+0xf0>)
 80014be:	f893 3518 	ldrb.w	r3, [r3, #1304]	; 0x518
 80014c2:	2b01      	cmp	r3, #1
 80014c4:	d11b      	bne.n	80014fe <Wifi_TcpIp_StartTcpConnection+0x62>
			sprintf((char*)Wifi.TxBuffer,"AT+CIPSERVER=1,%d\r\n",RemotePort);
 80014c6:	89bb      	ldrh	r3, [r7, #12]
 80014c8:	461a      	mov	r2, r3
 80014ca:	4931      	ldr	r1, [pc, #196]	; (8001590 <Wifi_TcpIp_StartTcpConnection+0xf4>)
 80014cc:	4831      	ldr	r0, [pc, #196]	; (8001594 <Wifi_TcpIp_StartTcpConnection+0xf8>)
 80014ce:	f006 fc1d 	bl	8007d0c <siprintf>
			if(Wifi_SendString((char*)Wifi.TxBuffer)==false)
 80014d2:	4830      	ldr	r0, [pc, #192]	; (8001594 <Wifi_TcpIp_StartTcpConnection+0xf8>)
 80014d4:	f7ff fdb8 	bl	8001048 <Wifi_SendString>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d046      	beq.n	800156c <Wifi_TcpIp_StartTcpConnection+0xd0>
				break;
			if(Wifi_WaitForString(_WIFI_WAIT_TIME_LOW,&result,2,"OK","ERROR")==false)
 80014de:	f107 0116 	add.w	r1, r7, #22
 80014e2:	4b2d      	ldr	r3, [pc, #180]	; (8001598 <Wifi_TcpIp_StartTcpConnection+0xfc>)
 80014e4:	9300      	str	r3, [sp, #0]
 80014e6:	4b2d      	ldr	r3, [pc, #180]	; (800159c <Wifi_TcpIp_StartTcpConnection+0x100>)
 80014e8:	2202      	movs	r2, #2
 80014ea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80014ee:	f7ff fdbd 	bl	800106c <Wifi_WaitForString>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d03b      	beq.n	8001570 <Wifi_TcpIp_StartTcpConnection+0xd4>
				break;			// The timeout was completed and the string was not there
			if(result == 2)		// It was find the "ERROR" String in the receiving information
 80014f8:	7dbb      	ldrb	r3, [r7, #22]
 80014fa:	2b02      	cmp	r3, #2
 80014fc:	d03a      	beq.n	8001574 <Wifi_TcpIp_StartTcpConnection+0xd8>
				break;
		}
		Wifi_RxClear();
 80014fe:	f7ff fe43 	bl	8001188 <Wifi_RxClear>
		if(Wifi.TcpIpMultiConnection==false)
 8001502:	4b22      	ldr	r3, [pc, #136]	; (800158c <Wifi_TcpIp_StartTcpConnection+0xf0>)
 8001504:	f893 3518 	ldrb.w	r3, [r3, #1304]	; 0x518
 8001508:	2b00      	cmp	r3, #0
 800150a:	d109      	bne.n	8001520 <Wifi_TcpIp_StartTcpConnection+0x84>
		  sprintf((char*)Wifi.TxBuffer,"AT+CIPSTART=\"TCP\",\"%s\",%d,%d\r\n",RemoteIp,RemotePort,TimeOut);
 800150c:	89ba      	ldrh	r2, [r7, #12]
 800150e:	88fb      	ldrh	r3, [r7, #6]
 8001510:	9300      	str	r3, [sp, #0]
 8001512:	4613      	mov	r3, r2
 8001514:	68ba      	ldr	r2, [r7, #8]
 8001516:	4922      	ldr	r1, [pc, #136]	; (80015a0 <Wifi_TcpIp_StartTcpConnection+0x104>)
 8001518:	481e      	ldr	r0, [pc, #120]	; (8001594 <Wifi_TcpIp_StartTcpConnection+0xf8>)
 800151a:	f006 fbf7 	bl	8007d0c <siprintf>
 800151e:	e00a      	b.n	8001536 <Wifi_TcpIp_StartTcpConnection+0x9a>
		else
		  sprintf((char*)Wifi.TxBuffer,"AT+CIPSTART=%d,\"TCP\",\"%s\",%d,%d\r\n",LinkId,RemoteIp,RemotePort,TimeOut);
 8001520:	7bf9      	ldrb	r1, [r7, #15]
 8001522:	89bb      	ldrh	r3, [r7, #12]
 8001524:	88fa      	ldrh	r2, [r7, #6]
 8001526:	9201      	str	r2, [sp, #4]
 8001528:	9300      	str	r3, [sp, #0]
 800152a:	68bb      	ldr	r3, [r7, #8]
 800152c:	460a      	mov	r2, r1
 800152e:	491d      	ldr	r1, [pc, #116]	; (80015a4 <Wifi_TcpIp_StartTcpConnection+0x108>)
 8001530:	4818      	ldr	r0, [pc, #96]	; (8001594 <Wifi_TcpIp_StartTcpConnection+0xf8>)
 8001532:	f006 fbeb 	bl	8007d0c <siprintf>
		if(Wifi_SendString((char*)Wifi.TxBuffer)==false)
 8001536:	4817      	ldr	r0, [pc, #92]	; (8001594 <Wifi_TcpIp_StartTcpConnection+0xf8>)
 8001538:	f7ff fd86 	bl	8001048 <Wifi_SendString>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d01a      	beq.n	8001578 <Wifi_TcpIp_StartTcpConnection+0xdc>
			break;
		if(Wifi_WaitForString(_WIFI_WAIT_TIME_HIGH,&result,3,"OK","CONNECT","ERROR")==false)
 8001542:	f107 0116 	add.w	r1, r7, #22
 8001546:	4b14      	ldr	r3, [pc, #80]	; (8001598 <Wifi_TcpIp_StartTcpConnection+0xfc>)
 8001548:	9301      	str	r3, [sp, #4]
 800154a:	4b17      	ldr	r3, [pc, #92]	; (80015a8 <Wifi_TcpIp_StartTcpConnection+0x10c>)
 800154c:	9300      	str	r3, [sp, #0]
 800154e:	4b13      	ldr	r3, [pc, #76]	; (800159c <Wifi_TcpIp_StartTcpConnection+0x100>)
 8001550:	2203      	movs	r2, #3
 8001552:	f643 2098 	movw	r0, #15000	; 0x3a98
 8001556:	f7ff fd89 	bl	800106c <Wifi_WaitForString>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d00d      	beq.n	800157c <Wifi_TcpIp_StartTcpConnection+0xe0>
			break;
		if(result == 3)
 8001560:	7dbb      	ldrb	r3, [r7, #22]
 8001562:	2b03      	cmp	r3, #3
 8001564:	d00c      	beq.n	8001580 <Wifi_TcpIp_StartTcpConnection+0xe4>
			break;
		returnVal=true;
 8001566:	2301      	movs	r3, #1
 8001568:	75fb      	strb	r3, [r7, #23]
 800156a:	e00a      	b.n	8001582 <Wifi_TcpIp_StartTcpConnection+0xe6>
				break;
 800156c:	bf00      	nop
 800156e:	e008      	b.n	8001582 <Wifi_TcpIp_StartTcpConnection+0xe6>
				break;			// The timeout was completed and the string was not there
 8001570:	bf00      	nop
 8001572:	e006      	b.n	8001582 <Wifi_TcpIp_StartTcpConnection+0xe6>
				break;
 8001574:	bf00      	nop
 8001576:	e004      	b.n	8001582 <Wifi_TcpIp_StartTcpConnection+0xe6>
			break;
 8001578:	bf00      	nop
 800157a:	e002      	b.n	8001582 <Wifi_TcpIp_StartTcpConnection+0xe6>
			break;
 800157c:	bf00      	nop
 800157e:	e000      	b.n	8001582 <Wifi_TcpIp_StartTcpConnection+0xe6>
			break;
 8001580:	bf00      	nop
	}while(0);
	return returnVal;
 8001582:	7dfb      	ldrb	r3, [r7, #23]
}
 8001584:	4618      	mov	r0, r3
 8001586:	3718      	adds	r7, #24
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	20000490 	.word	0x20000490
 8001590:	0800cee8 	.word	0x0800cee8
 8001594:	20000691 	.word	0x20000691
 8001598:	0800cc94 	.word	0x0800cc94
 800159c:	0800cc90 	.word	0x0800cc90
 80015a0:	0800cefc 	.word	0x0800cefc
 80015a4:	0800cf1c 	.word	0x0800cf1c
 80015a8:	0800cf40 	.word	0x0800cf40

080015ac <Wifi_TcpIp_SendData_PartialTcp>:
	}while(0);
	return returnVal;
}
//#########################################################################################################
bool  Wifi_TcpIp_SendData_PartialTcp(uint8_t LinkId,uint16_t dataLen,uint8_t *data)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b086      	sub	sp, #24
 80015b0:	af02      	add	r7, sp, #8
 80015b2:	4603      	mov	r3, r0
 80015b4:	603a      	str	r2, [r7, #0]
 80015b6:	71fb      	strb	r3, [r7, #7]
 80015b8:	460b      	mov	r3, r1
 80015ba:	80bb      	strh	r3, [r7, #4]
	uint8_t result;
	bool	returnVal=false;
 80015bc:	2300      	movs	r3, #0
 80015be:	73fb      	strb	r3, [r7, #15]
	do
	{
		Wifi_RxClear();
 80015c0:	f7ff fde2 	bl	8001188 <Wifi_RxClear>
		if(Wifi.TcpIpMultiConnection==false)
 80015c4:	4b27      	ldr	r3, [pc, #156]	; (8001664 <Wifi_TcpIp_SendData_PartialTcp+0xb8>)
 80015c6:	f893 3518 	ldrb.w	r3, [r3, #1304]	; 0x518
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d106      	bne.n	80015dc <Wifi_TcpIp_SendData_PartialTcp+0x30>
			sprintf((char*)Wifi.TxBuffer,"AT+CIPSEND=%d\r\n",dataLen);
 80015ce:	88bb      	ldrh	r3, [r7, #4]
 80015d0:	461a      	mov	r2, r3
 80015d2:	4925      	ldr	r1, [pc, #148]	; (8001668 <Wifi_TcpIp_SendData_PartialTcp+0xbc>)
 80015d4:	4825      	ldr	r0, [pc, #148]	; (800166c <Wifi_TcpIp_SendData_PartialTcp+0xc0>)
 80015d6:	f006 fb99 	bl	8007d0c <siprintf>
 80015da:	e005      	b.n	80015e8 <Wifi_TcpIp_SendData_PartialTcp+0x3c>
		else
			sprintf((char*)Wifi.TxBuffer,"AT+CIPSEND=%d,%d\r\n",LinkId,dataLen);
 80015dc:	79fa      	ldrb	r2, [r7, #7]
 80015de:	88bb      	ldrh	r3, [r7, #4]
 80015e0:	4923      	ldr	r1, [pc, #140]	; (8001670 <Wifi_TcpIp_SendData_PartialTcp+0xc4>)
 80015e2:	4822      	ldr	r0, [pc, #136]	; (800166c <Wifi_TcpIp_SendData_PartialTcp+0xc0>)
 80015e4:	f006 fb92 	bl	8007d0c <siprintf>
		if(Wifi_SendString((char*)Wifi.TxBuffer)==false)
 80015e8:	4820      	ldr	r0, [pc, #128]	; (800166c <Wifi_TcpIp_SendData_PartialTcp+0xc0>)
 80015ea:	f7ff fd2d 	bl	8001048 <Wifi_SendString>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d029      	beq.n	8001648 <Wifi_TcpIp_SendData_PartialTcp+0x9c>
			break;
		if(Wifi_WaitForString(_WIFI_WAIT_TIME_LOW,&result,2,">","ERROR")==false)
 80015f4:	f107 010e 	add.w	r1, r7, #14
 80015f8:	4b1e      	ldr	r3, [pc, #120]	; (8001674 <Wifi_TcpIp_SendData_PartialTcp+0xc8>)
 80015fa:	9300      	str	r3, [sp, #0]
 80015fc:	4b1e      	ldr	r3, [pc, #120]	; (8001678 <Wifi_TcpIp_SendData_PartialTcp+0xcc>)
 80015fe:	2202      	movs	r2, #2
 8001600:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001604:	f7ff fd32 	bl	800106c <Wifi_WaitForString>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d01e      	beq.n	800164c <Wifi_TcpIp_SendData_PartialTcp+0xa0>
			break;			// The timeout was completed and the string was not there
		if(result == 2)		// It was find the "ERROR" String in the receiving information
 800160e:	7bbb      	ldrb	r3, [r7, #14]
 8001610:	2b02      	cmp	r3, #2
 8001612:	d01d      	beq.n	8001650 <Wifi_TcpIp_SendData_PartialTcp+0xa4>
			break;
		Wifi_RxClear();
 8001614:	f7ff fdb8 	bl	8001188 <Wifi_RxClear>
		// Send in this time the information through the connection
		Wifi_SendRaw(data,dataLen);
 8001618:	88bb      	ldrh	r3, [r7, #4]
 800161a:	4619      	mov	r1, r3
 800161c:	6838      	ldr	r0, [r7, #0]
 800161e:	f7ff fceb 	bl	8000ff8 <Wifi_SendRaw>
		if(Wifi_WaitForString(_WIFI_WAIT_TIME_LOW,&result,2,"OK","ERROR")==false)
 8001622:	f107 010e 	add.w	r1, r7, #14
 8001626:	4b13      	ldr	r3, [pc, #76]	; (8001674 <Wifi_TcpIp_SendData_PartialTcp+0xc8>)
 8001628:	9300      	str	r3, [sp, #0]
 800162a:	4b14      	ldr	r3, [pc, #80]	; (800167c <Wifi_TcpIp_SendData_PartialTcp+0xd0>)
 800162c:	2202      	movs	r2, #2
 800162e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001632:	f7ff fd1b 	bl	800106c <Wifi_WaitForString>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d00b      	beq.n	8001654 <Wifi_TcpIp_SendData_PartialTcp+0xa8>
			break;			// The timeout was completed and the string was not there
		if(result == 2)		// It was find the "ERROR" String in the receiving information
 800163c:	7bbb      	ldrb	r3, [r7, #14]
 800163e:	2b02      	cmp	r3, #2
 8001640:	d00a      	beq.n	8001658 <Wifi_TcpIp_SendData_PartialTcp+0xac>
			break;
		returnVal=true;
 8001642:	2301      	movs	r3, #1
 8001644:	73fb      	strb	r3, [r7, #15]
 8001646:	e008      	b.n	800165a <Wifi_TcpIp_SendData_PartialTcp+0xae>
			break;
 8001648:	bf00      	nop
 800164a:	e006      	b.n	800165a <Wifi_TcpIp_SendData_PartialTcp+0xae>
			break;			// The timeout was completed and the string was not there
 800164c:	bf00      	nop
 800164e:	e004      	b.n	800165a <Wifi_TcpIp_SendData_PartialTcp+0xae>
			break;
 8001650:	bf00      	nop
 8001652:	e002      	b.n	800165a <Wifi_TcpIp_SendData_PartialTcp+0xae>
			break;			// The timeout was completed and the string was not there
 8001654:	bf00      	nop
 8001656:	e000      	b.n	800165a <Wifi_TcpIp_SendData_PartialTcp+0xae>
			break;
 8001658:	bf00      	nop
	}while(0);
	return returnVal;
 800165a:	7bfb      	ldrb	r3, [r7, #15]

}
 800165c:	4618      	mov	r0, r3
 800165e:	3710      	adds	r7, #16
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	20000490 	.word	0x20000490
 8001668:	0800cfdc 	.word	0x0800cfdc
 800166c:	20000691 	.word	0x20000691
 8001670:	0800cfec 	.word	0x0800cfec
 8001674:	0800cc94 	.word	0x0800cc94
 8001678:	0800d000 	.word	0x0800d000
 800167c:	0800cc90 	.word	0x0800cc90

08001680 <DWT_Delay_Init>:
 * @brief  Initializes DWT_Clock_Cycle_Count for DWT_Delay_us function
 * @return Error DWT counter
 *         1: clock cycle counter not started
 *         0: clock cycle counter works
 */
uint32_t DWT_Delay_Init(void) {
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8001684:	4b14      	ldr	r3, [pc, #80]	; (80016d8 <DWT_Delay_Init+0x58>)
 8001686:	68db      	ldr	r3, [r3, #12]
 8001688:	4a13      	ldr	r2, [pc, #76]	; (80016d8 <DWT_Delay_Init+0x58>)
 800168a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800168e:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8001690:	4b11      	ldr	r3, [pc, #68]	; (80016d8 <DWT_Delay_Init+0x58>)
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	4a10      	ldr	r2, [pc, #64]	; (80016d8 <DWT_Delay_Init+0x58>)
 8001696:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800169a:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 800169c:	4b0f      	ldr	r3, [pc, #60]	; (80016dc <DWT_Delay_Init+0x5c>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a0e      	ldr	r2, [pc, #56]	; (80016dc <DWT_Delay_Init+0x5c>)
 80016a2:	f023 0301 	bic.w	r3, r3, #1
 80016a6:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80016a8:	4b0c      	ldr	r3, [pc, #48]	; (80016dc <DWT_Delay_Init+0x5c>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a0b      	ldr	r2, [pc, #44]	; (80016dc <DWT_Delay_Init+0x5c>)
 80016ae:	f043 0301 	orr.w	r3, r3, #1
 80016b2:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 80016b4:	4b09      	ldr	r3, [pc, #36]	; (80016dc <DWT_Delay_Init+0x5c>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 80016ba:	bf00      	nop
     __ASM volatile ("NOP");
 80016bc:	bf00      	nop
  __ASM volatile ("NOP");
 80016be:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 80016c0:	4b06      	ldr	r3, [pc, #24]	; (80016dc <DWT_Delay_Init+0x5c>)
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 80016c8:	2300      	movs	r3, #0
 80016ca:	e000      	b.n	80016ce <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 80016cc:	2301      	movs	r3, #1
  }
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr
 80016d8:	e000edf0 	.word	0xe000edf0
 80016dc:	e0001000 	.word	0xe0001000

080016e0 <DWT_Delay_us>:


void DWT_Delay_us(volatile uint32_t microseconds)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b084      	sub	sp, #16
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 80016e8:	4b0d      	ldr	r3, [pc, #52]	; (8001720 <DWT_Delay_us+0x40>)
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	60fb      	str	r3, [r7, #12]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 80016ee:	f003 f991 	bl	8004a14 <HAL_RCC_GetHCLKFreq>
 80016f2:	4603      	mov	r3, r0
 80016f4:	4a0b      	ldr	r2, [pc, #44]	; (8001724 <DWT_Delay_us+0x44>)
 80016f6:	fba2 2303 	umull	r2, r3, r2, r3
 80016fa:	0c9b      	lsrs	r3, r3, #18
 80016fc:	687a      	ldr	r2, [r7, #4]
 80016fe:	fb02 f303 	mul.w	r3, r2, r3
 8001702:	607b      	str	r3, [r7, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8001704:	bf00      	nop
 8001706:	4b06      	ldr	r3, [pc, #24]	; (8001720 <DWT_Delay_us+0x40>)
 8001708:	685a      	ldr	r2, [r3, #4]
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	1ad2      	subs	r2, r2, r3
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	429a      	cmp	r2, r3
 8001712:	d3f8      	bcc.n	8001706 <DWT_Delay_us+0x26>
}
 8001714:	bf00      	nop
 8001716:	bf00      	nop
 8001718:	3710      	adds	r7, #16
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	e0001000 	.word	0xe0001000
 8001724:	431bde83 	.word	0x431bde83

08001728 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800172c:	f001 f9b7 	bl	8002a9e <HAL_Init>

  /* USER CODE BEGIN Init */
  init();
 8001730:	f000 fb10 	bl	8001d54 <init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001734:	f000 f854 	bl	80017e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001738:	f000 f9a2 	bl	8001a80 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800173c:	f000 f970 	bl	8001a20 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001740:	f000 f8b0 	bl	80018a4 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001744:	f000 f93c 	bl	80019c0 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001748:	f000 f8ec 	bl	8001924 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  //int wifi comunication with ESP01S
  DWT_Delay_Init();
 800174c:	f7ff ff98 	bl	8001680 <DWT_Delay_Init>
  Wifi_Restart();
 8001750:	f7ff fda0 	bl	8001294 <Wifi_Restart>
  while(!Wifi_Init())
 8001754:	e005      	b.n	8001762 <main+0x3a>
  {
	  while(!Wifi_Restart());
 8001756:	bf00      	nop
 8001758:	f7ff fd9c 	bl	8001294 <Wifi_Restart>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d0fa      	beq.n	8001758 <main+0x30>
  while(!Wifi_Init())
 8001762:	f7ff fd5b 	bl	800121c <Wifi_Init>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d0f4      	beq.n	8001756 <main+0x2e>
  }

  HAL_Delay(500);
 800176c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001770:	f001 fa0a 	bl	8002b88 <HAL_Delay>
  while(!Wifi_SetMode(WifiMode_Station));
 8001774:	bf00      	nop
 8001776:	2001      	movs	r0, #1
 8001778:	f7ff fdc2 	bl	8001300 <Wifi_SetMode>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d0f9      	beq.n	8001776 <main+0x4e>
  while(!Wifi_Station_ConnectToAp(SSID_W,PASSWD_W,NULL));
 8001782:	bf00      	nop
 8001784:	2200      	movs	r2, #0
 8001786:	4911      	ldr	r1, [pc, #68]	; (80017cc <main+0xa4>)
 8001788:	4811      	ldr	r0, [pc, #68]	; (80017d0 <main+0xa8>)
 800178a:	f7ff fdf9 	bl	8001380 <Wifi_Station_ConnectToAp>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d0f7      	beq.n	8001784 <main+0x5c>
  HAL_Delay(500);
 8001794:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001798:	f001 f9f6 	bl	8002b88 <HAL_Delay>
  Wifi_TcpIp_SetMultiConnection(1);
 800179c:	2001      	movs	r0, #1
 800179e:	f7ff fe3d 	bl	800141c <Wifi_TcpIp_SetMultiConnection>
  Wifi_TcpIp_StartTcpConnection(0,ACCSESS_POINT_IP,PORT_AP,10);
 80017a2:	230a      	movs	r3, #10
 80017a4:	2250      	movs	r2, #80	; 0x50
 80017a6:	490b      	ldr	r1, [pc, #44]	; (80017d4 <main+0xac>)
 80017a8:	2000      	movs	r0, #0
 80017aa:	f7ff fe77 	bl	800149c <Wifi_TcpIp_StartTcpConnection>

  //initialize MPU6050

  while (MPU6050_Init(&hi2c1) == 1);
 80017ae:	bf00      	nop
 80017b0:	4809      	ldr	r0, [pc, #36]	; (80017d8 <main+0xb0>)
 80017b2:	f000 fb48 	bl	8001e46 <MPU6050_Init>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b01      	cmp	r3, #1
 80017ba:	d0f9      	beq.n	80017b0 <main+0x88>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  char temp;
#ifndef TIMING
  HAL_TIM_Base_Start_IT(&htim2);
 80017bc:	4807      	ldr	r0, [pc, #28]	; (80017dc <main+0xb4>)
 80017be:	f003 fd11 	bl	80051e4 <HAL_TIM_Base_Start_IT>
	#endif

#ifdef TIMING
	  send_data();
#else
	  HAL_Delay(500);
 80017c2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80017c6:	f001 f9df 	bl	8002b88 <HAL_Delay>
 80017ca:	e7fa      	b.n	80017c2 <main+0x9a>
 80017cc:	0800d03c 	.word	0x0800d03c
 80017d0:	0800d048 	.word	0x0800d048
 80017d4:	0800d050 	.word	0x0800d050
 80017d8:	2000028c 	.word	0x2000028c
 80017dc:	200002e0 	.word	0x200002e0

080017e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b096      	sub	sp, #88	; 0x58
 80017e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017e6:	f107 0314 	add.w	r3, r7, #20
 80017ea:	2244      	movs	r2, #68	; 0x44
 80017ec:	2100      	movs	r1, #0
 80017ee:	4618      	mov	r0, r3
 80017f0:	f005 fc04 	bl	8006ffc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017f4:	463b      	mov	r3, r7
 80017f6:	2200      	movs	r2, #0
 80017f8:	601a      	str	r2, [r3, #0]
 80017fa:	605a      	str	r2, [r3, #4]
 80017fc:	609a      	str	r2, [r3, #8]
 80017fe:	60da      	str	r2, [r3, #12]
 8001800:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001802:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001806:	f002 fb0f 	bl	8003e28 <HAL_PWREx_ControlVoltageScaling>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d001      	beq.n	8001814 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001810:	f000 fb14 	bl	8001e3c <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001814:	f002 faea 	bl	8003dec <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001818:	4b21      	ldr	r3, [pc, #132]	; (80018a0 <SystemClock_Config+0xc0>)
 800181a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800181e:	4a20      	ldr	r2, [pc, #128]	; (80018a0 <SystemClock_Config+0xc0>)
 8001820:	f023 0318 	bic.w	r3, r3, #24
 8001824:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001828:	2314      	movs	r3, #20
 800182a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800182c:	2301      	movs	r3, #1
 800182e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001830:	2301      	movs	r3, #1
 8001832:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001834:	2300      	movs	r3, #0
 8001836:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001838:	2360      	movs	r3, #96	; 0x60
 800183a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800183c:	2302      	movs	r3, #2
 800183e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001840:	2301      	movs	r3, #1
 8001842:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001844:	2301      	movs	r3, #1
 8001846:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8001848:	2310      	movs	r3, #16
 800184a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800184c:	2307      	movs	r3, #7
 800184e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001850:	2302      	movs	r3, #2
 8001852:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001854:	2302      	movs	r3, #2
 8001856:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001858:	f107 0314 	add.w	r3, r7, #20
 800185c:	4618      	mov	r0, r3
 800185e:	f002 fb39 	bl	8003ed4 <HAL_RCC_OscConfig>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001868:	f000 fae8 	bl	8001e3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800186c:	230f      	movs	r3, #15
 800186e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001870:	2303      	movs	r3, #3
 8001872:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001874:	2300      	movs	r3, #0
 8001876:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001878:	2300      	movs	r3, #0
 800187a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800187c:	2300      	movs	r3, #0
 800187e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001880:	463b      	mov	r3, r7
 8001882:	2101      	movs	r1, #1
 8001884:	4618      	mov	r0, r3
 8001886:	f002 ff39 	bl	80046fc <HAL_RCC_ClockConfig>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001890:	f000 fad4 	bl	8001e3c <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001894:	f003 fb4c 	bl	8004f30 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001898:	bf00      	nop
 800189a:	3758      	adds	r7, #88	; 0x58
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	40021000 	.word	0x40021000

080018a4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80018a8:	4b1b      	ldr	r3, [pc, #108]	; (8001918 <MX_I2C1_Init+0x74>)
 80018aa:	4a1c      	ldr	r2, [pc, #112]	; (800191c <MX_I2C1_Init+0x78>)
 80018ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300F38;
 80018ae:	4b1a      	ldr	r3, [pc, #104]	; (8001918 <MX_I2C1_Init+0x74>)
 80018b0:	4a1b      	ldr	r2, [pc, #108]	; (8001920 <MX_I2C1_Init+0x7c>)
 80018b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80018b4:	4b18      	ldr	r3, [pc, #96]	; (8001918 <MX_I2C1_Init+0x74>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018ba:	4b17      	ldr	r3, [pc, #92]	; (8001918 <MX_I2C1_Init+0x74>)
 80018bc:	2201      	movs	r2, #1
 80018be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018c0:	4b15      	ldr	r3, [pc, #84]	; (8001918 <MX_I2C1_Init+0x74>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80018c6:	4b14      	ldr	r3, [pc, #80]	; (8001918 <MX_I2C1_Init+0x74>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80018cc:	4b12      	ldr	r3, [pc, #72]	; (8001918 <MX_I2C1_Init+0x74>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018d2:	4b11      	ldr	r3, [pc, #68]	; (8001918 <MX_I2C1_Init+0x74>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018d8:	4b0f      	ldr	r3, [pc, #60]	; (8001918 <MX_I2C1_Init+0x74>)
 80018da:	2200      	movs	r2, #0
 80018dc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018de:	480e      	ldr	r0, [pc, #56]	; (8001918 <MX_I2C1_Init+0x74>)
 80018e0:	f001 fc88 	bl	80031f4 <HAL_I2C_Init>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80018ea:	f000 faa7 	bl	8001e3c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80018ee:	2100      	movs	r1, #0
 80018f0:	4809      	ldr	r0, [pc, #36]	; (8001918 <MX_I2C1_Init+0x74>)
 80018f2:	f002 f9e3 	bl	8003cbc <HAL_I2CEx_ConfigAnalogFilter>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d001      	beq.n	8001900 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80018fc:	f000 fa9e 	bl	8001e3c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001900:	2100      	movs	r1, #0
 8001902:	4805      	ldr	r0, [pc, #20]	; (8001918 <MX_I2C1_Init+0x74>)
 8001904:	f002 fa25 	bl	8003d52 <HAL_I2CEx_ConfigDigitalFilter>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d001      	beq.n	8001912 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800190e:	f000 fa95 	bl	8001e3c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001912:	bf00      	nop
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	2000028c 	.word	0x2000028c
 800191c:	40005400 	.word	0x40005400
 8001920:	00300f38 	.word	0x00300f38

08001924 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b088      	sub	sp, #32
 8001928:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800192a:	f107 0310 	add.w	r3, r7, #16
 800192e:	2200      	movs	r2, #0
 8001930:	601a      	str	r2, [r3, #0]
 8001932:	605a      	str	r2, [r3, #4]
 8001934:	609a      	str	r2, [r3, #8]
 8001936:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001938:	1d3b      	adds	r3, r7, #4
 800193a:	2200      	movs	r2, #0
 800193c:	601a      	str	r2, [r3, #0]
 800193e:	605a      	str	r2, [r3, #4]
 8001940:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001942:	4b1e      	ldr	r3, [pc, #120]	; (80019bc <MX_TIM2_Init+0x98>)
 8001944:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001948:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32;
 800194a:	4b1c      	ldr	r3, [pc, #112]	; (80019bc <MX_TIM2_Init+0x98>)
 800194c:	2220      	movs	r2, #32
 800194e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001950:	4b1a      	ldr	r3, [pc, #104]	; (80019bc <MX_TIM2_Init+0x98>)
 8001952:	2200      	movs	r2, #0
 8001954:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8001956:	4b19      	ldr	r3, [pc, #100]	; (80019bc <MX_TIM2_Init+0x98>)
 8001958:	f242 720f 	movw	r2, #9999	; 0x270f
 800195c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800195e:	4b17      	ldr	r3, [pc, #92]	; (80019bc <MX_TIM2_Init+0x98>)
 8001960:	2200      	movs	r2, #0
 8001962:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001964:	4b15      	ldr	r3, [pc, #84]	; (80019bc <MX_TIM2_Init+0x98>)
 8001966:	2200      	movs	r2, #0
 8001968:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800196a:	4814      	ldr	r0, [pc, #80]	; (80019bc <MX_TIM2_Init+0x98>)
 800196c:	f003 fbe2 	bl	8005134 <HAL_TIM_Base_Init>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001976:	f000 fa61 	bl	8001e3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800197a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800197e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001980:	f107 0310 	add.w	r3, r7, #16
 8001984:	4619      	mov	r1, r3
 8001986:	480d      	ldr	r0, [pc, #52]	; (80019bc <MX_TIM2_Init+0x98>)
 8001988:	f003 fd9f 	bl	80054ca <HAL_TIM_ConfigClockSource>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001992:	f000 fa53 	bl	8001e3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001996:	2300      	movs	r3, #0
 8001998:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800199a:	2300      	movs	r3, #0
 800199c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800199e:	1d3b      	adds	r3, r7, #4
 80019a0:	4619      	mov	r1, r3
 80019a2:	4806      	ldr	r0, [pc, #24]	; (80019bc <MX_TIM2_Init+0x98>)
 80019a4:	f003 ff80 	bl	80058a8 <HAL_TIMEx_MasterConfigSynchronization>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d001      	beq.n	80019b2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80019ae:	f000 fa45 	bl	8001e3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80019b2:	bf00      	nop
 80019b4:	3720      	adds	r7, #32
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	200002e0 	.word	0x200002e0

080019c0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80019c4:	4b14      	ldr	r3, [pc, #80]	; (8001a18 <MX_USART1_UART_Init+0x58>)
 80019c6:	4a15      	ldr	r2, [pc, #84]	; (8001a1c <MX_USART1_UART_Init+0x5c>)
 80019c8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80019ca:	4b13      	ldr	r3, [pc, #76]	; (8001a18 <MX_USART1_UART_Init+0x58>)
 80019cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019d0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80019d2:	4b11      	ldr	r3, [pc, #68]	; (8001a18 <MX_USART1_UART_Init+0x58>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80019d8:	4b0f      	ldr	r3, [pc, #60]	; (8001a18 <MX_USART1_UART_Init+0x58>)
 80019da:	2200      	movs	r2, #0
 80019dc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80019de:	4b0e      	ldr	r3, [pc, #56]	; (8001a18 <MX_USART1_UART_Init+0x58>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80019e4:	4b0c      	ldr	r3, [pc, #48]	; (8001a18 <MX_USART1_UART_Init+0x58>)
 80019e6:	220c      	movs	r2, #12
 80019e8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019ea:	4b0b      	ldr	r3, [pc, #44]	; (8001a18 <MX_USART1_UART_Init+0x58>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80019f0:	4b09      	ldr	r3, [pc, #36]	; (8001a18 <MX_USART1_UART_Init+0x58>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019f6:	4b08      	ldr	r3, [pc, #32]	; (8001a18 <MX_USART1_UART_Init+0x58>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019fc:	4b06      	ldr	r3, [pc, #24]	; (8001a18 <MX_USART1_UART_Init+0x58>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001a02:	4805      	ldr	r0, [pc, #20]	; (8001a18 <MX_USART1_UART_Init+0x58>)
 8001a04:	f003 ffd4 	bl	80059b0 <HAL_UART_Init>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001a0e:	f000 fa15 	bl	8001e3c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001a12:	bf00      	nop
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	2000032c 	.word	0x2000032c
 8001a1c:	40013800 	.word	0x40013800

08001a20 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a24:	4b14      	ldr	r3, [pc, #80]	; (8001a78 <MX_USART2_UART_Init+0x58>)
 8001a26:	4a15      	ldr	r2, [pc, #84]	; (8001a7c <MX_USART2_UART_Init+0x5c>)
 8001a28:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001a2a:	4b13      	ldr	r3, [pc, #76]	; (8001a78 <MX_USART2_UART_Init+0x58>)
 8001a2c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a30:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a32:	4b11      	ldr	r3, [pc, #68]	; (8001a78 <MX_USART2_UART_Init+0x58>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a38:	4b0f      	ldr	r3, [pc, #60]	; (8001a78 <MX_USART2_UART_Init+0x58>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a3e:	4b0e      	ldr	r3, [pc, #56]	; (8001a78 <MX_USART2_UART_Init+0x58>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a44:	4b0c      	ldr	r3, [pc, #48]	; (8001a78 <MX_USART2_UART_Init+0x58>)
 8001a46:	220c      	movs	r2, #12
 8001a48:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a4a:	4b0b      	ldr	r3, [pc, #44]	; (8001a78 <MX_USART2_UART_Init+0x58>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a50:	4b09      	ldr	r3, [pc, #36]	; (8001a78 <MX_USART2_UART_Init+0x58>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a56:	4b08      	ldr	r3, [pc, #32]	; (8001a78 <MX_USART2_UART_Init+0x58>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a5c:	4b06      	ldr	r3, [pc, #24]	; (8001a78 <MX_USART2_UART_Init+0x58>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a62:	4805      	ldr	r0, [pc, #20]	; (8001a78 <MX_USART2_UART_Init+0x58>)
 8001a64:	f003 ffa4 	bl	80059b0 <HAL_UART_Init>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d001      	beq.n	8001a72 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001a6e:	f000 f9e5 	bl	8001e3c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a72:	bf00      	nop
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	200003b0 	.word	0x200003b0
 8001a7c:	40004400 	.word	0x40004400

08001a80 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b088      	sub	sp, #32
 8001a84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a86:	f107 030c 	add.w	r3, r7, #12
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	601a      	str	r2, [r3, #0]
 8001a8e:	605a      	str	r2, [r3, #4]
 8001a90:	609a      	str	r2, [r3, #8]
 8001a92:	60da      	str	r2, [r3, #12]
 8001a94:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a96:	4b28      	ldr	r3, [pc, #160]	; (8001b38 <MX_GPIO_Init+0xb8>)
 8001a98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a9a:	4a27      	ldr	r2, [pc, #156]	; (8001b38 <MX_GPIO_Init+0xb8>)
 8001a9c:	f043 0304 	orr.w	r3, r3, #4
 8001aa0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001aa2:	4b25      	ldr	r3, [pc, #148]	; (8001b38 <MX_GPIO_Init+0xb8>)
 8001aa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aa6:	f003 0304 	and.w	r3, r3, #4
 8001aaa:	60bb      	str	r3, [r7, #8]
 8001aac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aae:	4b22      	ldr	r3, [pc, #136]	; (8001b38 <MX_GPIO_Init+0xb8>)
 8001ab0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ab2:	4a21      	ldr	r2, [pc, #132]	; (8001b38 <MX_GPIO_Init+0xb8>)
 8001ab4:	f043 0301 	orr.w	r3, r3, #1
 8001ab8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001aba:	4b1f      	ldr	r3, [pc, #124]	; (8001b38 <MX_GPIO_Init+0xb8>)
 8001abc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001abe:	f003 0301 	and.w	r3, r3, #1
 8001ac2:	607b      	str	r3, [r7, #4]
 8001ac4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ac6:	4b1c      	ldr	r3, [pc, #112]	; (8001b38 <MX_GPIO_Init+0xb8>)
 8001ac8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aca:	4a1b      	ldr	r2, [pc, #108]	; (8001b38 <MX_GPIO_Init+0xb8>)
 8001acc:	f043 0302 	orr.w	r3, r3, #2
 8001ad0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ad2:	4b19      	ldr	r3, [pc, #100]	; (8001b38 <MX_GPIO_Init+0xb8>)
 8001ad4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ad6:	f003 0302 	and.w	r3, r3, #2
 8001ada:	603b      	str	r3, [r7, #0]
 8001adc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EN_ESP8266_GPIO_Port, EN_ESP8266_Pin, GPIO_PIN_SET);
 8001ade:	2201      	movs	r2, #1
 8001ae0:	2102      	movs	r1, #2
 8001ae2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ae6:	f001 fb6d 	bl	80031c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001aea:	2200      	movs	r2, #0
 8001aec:	2108      	movs	r1, #8
 8001aee:	4813      	ldr	r0, [pc, #76]	; (8001b3c <MX_GPIO_Init+0xbc>)
 8001af0:	f001 fb68 	bl	80031c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : EN_ESP8266_Pin */
  GPIO_InitStruct.Pin = EN_ESP8266_Pin;
 8001af4:	2302      	movs	r3, #2
 8001af6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001af8:	2301      	movs	r3, #1
 8001afa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001afc:	2301      	movs	r3, #1
 8001afe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b00:	2300      	movs	r3, #0
 8001b02:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(EN_ESP8266_GPIO_Port, &GPIO_InitStruct);
 8001b04:	f107 030c 	add.w	r3, r7, #12
 8001b08:	4619      	mov	r1, r3
 8001b0a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b0e:	f001 f9ef 	bl	8002ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8001b12:	2308      	movs	r3, #8
 8001b14:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b16:	2301      	movs	r3, #1
 8001b18:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8001b22:	f107 030c 	add.w	r3, r7, #12
 8001b26:	4619      	mov	r1, r3
 8001b28:	4804      	ldr	r0, [pc, #16]	; (8001b3c <MX_GPIO_Init+0xbc>)
 8001b2a:	f001 f9e1 	bl	8002ef0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b2e:	bf00      	nop
 8001b30:	3720      	adds	r7, #32
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	40021000 	.word	0x40021000
 8001b3c:	48000400 	.word	0x48000400

08001b40 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
	Wifi_RxCallBack();
 8001b48:	f7ff fb44 	bl	80011d4 <Wifi_RxCallBack>
}
 8001b4c:	bf00      	nop
 8001b4e:	3708      	adds	r7, #8
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	0000      	movs	r0, r0
	...

08001b58 <module>:
	offset_accel->offset_y = (positive.offset_y + negative.offset_y) / 2.0;
	offset_accel->offset_z = (positive.offset_z + negative.offset_z) / 2.0;

}

float module(float acc_x, float acc_y, float acc_z){
 8001b58:	b5b0      	push	{r4, r5, r7, lr}
 8001b5a:	b084      	sub	sp, #16
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001b62:	edc7 0a02 	vstr	s1, [r7, #8]
 8001b66:	ed87 1a01 	vstr	s2, [r7, #4]

	return sqrt(pow(acc_x+OFFX,2)+pow(acc_y+OFFY,2)+pow(acc_z+OFFZ,2));
 8001b6a:	68f8      	ldr	r0, [r7, #12]
 8001b6c:	f7fe fcec 	bl	8000548 <__aeabi_f2d>
 8001b70:	a333      	add	r3, pc, #204	; (adr r3, 8001c40 <module+0xe8>)
 8001b72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b76:	f7fe fb87 	bl	8000288 <__aeabi_dsub>
 8001b7a:	4602      	mov	r2, r0
 8001b7c:	460b      	mov	r3, r1
 8001b7e:	ec43 2b17 	vmov	d7, r2, r3
 8001b82:	ed9f 1b2d 	vldr	d1, [pc, #180]	; 8001c38 <module+0xe0>
 8001b86:	eeb0 0a47 	vmov.f32	s0, s14
 8001b8a:	eef0 0a67 	vmov.f32	s1, s15
 8001b8e:	f00a f863 	bl	800bc58 <pow>
 8001b92:	ec55 4b10 	vmov	r4, r5, d0
 8001b96:	68b8      	ldr	r0, [r7, #8]
 8001b98:	f7fe fcd6 	bl	8000548 <__aeabi_f2d>
 8001b9c:	a32a      	add	r3, pc, #168	; (adr r3, 8001c48 <module+0xf0>)
 8001b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ba2:	f7fe fb73 	bl	800028c <__adddf3>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	460b      	mov	r3, r1
 8001baa:	ec43 2b17 	vmov	d7, r2, r3
 8001bae:	ed9f 1b22 	vldr	d1, [pc, #136]	; 8001c38 <module+0xe0>
 8001bb2:	eeb0 0a47 	vmov.f32	s0, s14
 8001bb6:	eef0 0a67 	vmov.f32	s1, s15
 8001bba:	f00a f84d 	bl	800bc58 <pow>
 8001bbe:	ec53 2b10 	vmov	r2, r3, d0
 8001bc2:	4620      	mov	r0, r4
 8001bc4:	4629      	mov	r1, r5
 8001bc6:	f7fe fb61 	bl	800028c <__adddf3>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	460b      	mov	r3, r1
 8001bce:	4614      	mov	r4, r2
 8001bd0:	461d      	mov	r5, r3
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	f7fe fcb8 	bl	8000548 <__aeabi_f2d>
 8001bd8:	a319      	add	r3, pc, #100	; (adr r3, 8001c40 <module+0xe8>)
 8001bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bde:	f7fe fb55 	bl	800028c <__adddf3>
 8001be2:	4602      	mov	r2, r0
 8001be4:	460b      	mov	r3, r1
 8001be6:	ec43 2b17 	vmov	d7, r2, r3
 8001bea:	ed9f 1b13 	vldr	d1, [pc, #76]	; 8001c38 <module+0xe0>
 8001bee:	eeb0 0a47 	vmov.f32	s0, s14
 8001bf2:	eef0 0a67 	vmov.f32	s1, s15
 8001bf6:	f00a f82f 	bl	800bc58 <pow>
 8001bfa:	ec53 2b10 	vmov	r2, r3, d0
 8001bfe:	4620      	mov	r0, r4
 8001c00:	4629      	mov	r1, r5
 8001c02:	f7fe fb43 	bl	800028c <__adddf3>
 8001c06:	4602      	mov	r2, r0
 8001c08:	460b      	mov	r3, r1
 8001c0a:	ec43 2b17 	vmov	d7, r2, r3
 8001c0e:	eeb0 0a47 	vmov.f32	s0, s14
 8001c12:	eef0 0a67 	vmov.f32	s1, s15
 8001c16:	f00a f88f 	bl	800bd38 <sqrt>
 8001c1a:	ec53 2b10 	vmov	r2, r3, d0
 8001c1e:	4610      	mov	r0, r2
 8001c20:	4619      	mov	r1, r3
 8001c22:	f7fe ffe1 	bl	8000be8 <__aeabi_d2f>
 8001c26:	4603      	mov	r3, r0
 8001c28:	ee07 3a90 	vmov	s15, r3
}
 8001c2c:	eeb0 0a67 	vmov.f32	s0, s15
 8001c30:	3710      	adds	r7, #16
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bdb0      	pop	{r4, r5, r7, pc}
 8001c36:	bf00      	nop
 8001c38:	00000000 	.word	0x00000000
 8001c3c:	40000000 	.word	0x40000000
 8001c40:	47ae147b 	.word	0x47ae147b
 8001c44:	3f947ae1 	.word	0x3f947ae1
 8001c48:	d2f1a9fc 	.word	0xd2f1a9fc
 8001c4c:	3f80624d 	.word	0x3f80624d

08001c50 <movingAverage>:

float movingAverage(float buffer[],int* oldest, float newValue){
 8001c50:	b480      	push	{r7}
 8001c52:	b087      	sub	sp, #28
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	60f8      	str	r0, [r7, #12]
 8001c58:	60b9      	str	r1, [r7, #8]
 8001c5a:	ed87 0a01 	vstr	s0, [r7, #4]
	float sum=0;
 8001c5e:	f04f 0300 	mov.w	r3, #0
 8001c62:	617b      	str	r3, [r7, #20]
	buffer[*oldest]=newValue;
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	009b      	lsls	r3, r3, #2
 8001c6a:	68fa      	ldr	r2, [r7, #12]
 8001c6c:	4413      	add	r3, r2
 8001c6e:	687a      	ldr	r2, [r7, #4]
 8001c70:	601a      	str	r2, [r3, #0]
	*oldest=(*oldest+1)%NCAMP;
 8001c72:	68bb      	ldr	r3, [r7, #8]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	1c59      	adds	r1, r3, #1
 8001c78:	4b18      	ldr	r3, [pc, #96]	; (8001cdc <movingAverage+0x8c>)
 8001c7a:	fb83 2301 	smull	r2, r3, r3, r1
 8001c7e:	109a      	asrs	r2, r3, #2
 8001c80:	17cb      	asrs	r3, r1, #31
 8001c82:	1ad2      	subs	r2, r2, r3
 8001c84:	4613      	mov	r3, r2
 8001c86:	009b      	lsls	r3, r3, #2
 8001c88:	4413      	add	r3, r2
 8001c8a:	005b      	lsls	r3, r3, #1
 8001c8c:	1aca      	subs	r2, r1, r3
 8001c8e:	68bb      	ldr	r3, [r7, #8]
 8001c90:	601a      	str	r2, [r3, #0]

	for(int i=0; i<NCAMP; i++)
 8001c92:	2300      	movs	r3, #0
 8001c94:	613b      	str	r3, [r7, #16]
 8001c96:	e00e      	b.n	8001cb6 <movingAverage+0x66>
		sum+=buffer[i];
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	009b      	lsls	r3, r3, #2
 8001c9c:	68fa      	ldr	r2, [r7, #12]
 8001c9e:	4413      	add	r3, r2
 8001ca0:	edd3 7a00 	vldr	s15, [r3]
 8001ca4:	ed97 7a05 	vldr	s14, [r7, #20]
 8001ca8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cac:	edc7 7a05 	vstr	s15, [r7, #20]
	for(int i=0; i<NCAMP; i++)
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	3301      	adds	r3, #1
 8001cb4:	613b      	str	r3, [r7, #16]
 8001cb6:	693b      	ldr	r3, [r7, #16]
 8001cb8:	2b09      	cmp	r3, #9
 8001cba:	dded      	ble.n	8001c98 <movingAverage+0x48>
	return sum/NCAMP;
 8001cbc:	edd7 7a05 	vldr	s15, [r7, #20]
 8001cc0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001cc4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001cc8:	eef0 7a66 	vmov.f32	s15, s13
}
 8001ccc:	eeb0 0a67 	vmov.f32	s0, s15
 8001cd0:	371c      	adds	r7, #28
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr
 8001cda:	bf00      	nop
 8001cdc:	66666667 	.word	0x66666667

08001ce0 <send_data>:



void send_data(float mAvg) {
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	f5ad 7d7c 	sub.w	sp, sp, #1008	; 0x3f0
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 8001cec:	f5a3 737b 	sub.w	r3, r3, #1004	; 0x3ec
 8001cf0:	ed83 0a00 	vstr	s0, [r3]

	char mybuffer[1000];
	if(mAvg>=1.5){
 8001cf4:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 8001cf8:	f5a3 737b 	sub.w	r3, r3, #1004	; 0x3ec
 8001cfc:	edd3 7a00 	vldr	s15, [r3]
 8001d00:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8001d04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d0c:	da00      	bge.n	8001d10 <send_data+0x30>
		HAL_UART_Transmit(&huart2, temp, strlen(temp), HAL_MAX_DELAY);
		measures = 0;
		interval = 0;
	}
#endif
}
 8001d0e:	e01a      	b.n	8001d46 <send_data+0x66>
		sprintf(mybuffer, "Attenzione accelerazione >1.5g :  = %fg \n\r", mAvg);
 8001d10:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 8001d14:	f5a3 737b 	sub.w	r3, r3, #1004	; 0x3ec
 8001d18:	6818      	ldr	r0, [r3, #0]
 8001d1a:	f7fe fc15 	bl	8000548 <__aeabi_f2d>
 8001d1e:	4602      	mov	r2, r0
 8001d20:	460b      	mov	r3, r1
 8001d22:	f107 0008 	add.w	r0, r7, #8
 8001d26:	490a      	ldr	r1, [pc, #40]	; (8001d50 <send_data+0x70>)
 8001d28:	f005 fff0 	bl	8007d0c <siprintf>
		Wifi_Transmit(0, strlen(mybuffer), mybuffer);
 8001d2c:	f107 0308 	add.w	r3, r7, #8
 8001d30:	4618      	mov	r0, r3
 8001d32:	f7fe fa4d 	bl	80001d0 <strlen>
 8001d36:	4603      	mov	r3, r0
 8001d38:	b29b      	uxth	r3, r3
 8001d3a:	f107 0208 	add.w	r2, r7, #8
 8001d3e:	4619      	mov	r1, r3
 8001d40:	2000      	movs	r0, #0
 8001d42:	f7ff fc33 	bl	80015ac <Wifi_TcpIp_SendData_PartialTcp>
}
 8001d46:	bf00      	nop
 8001d48:	f507 777c 	add.w	r7, r7, #1008	; 0x3f0
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	0800d1a8 	.word	0x0800d1a8

08001d54 <init>:

void init(){
 8001d54:	b480      	push	{r7}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0
	//all elements equal to zero
	for(int i = 0; i<NCAMP; i++)
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	607b      	str	r3, [r7, #4]
 8001d5e:	e009      	b.n	8001d74 <init+0x20>
		mAvgBuffer[i]=0;
 8001d60:	4a0a      	ldr	r2, [pc, #40]	; (8001d8c <init+0x38>)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	009b      	lsls	r3, r3, #2
 8001d66:	4413      	add	r3, r2
 8001d68:	f04f 0200 	mov.w	r2, #0
 8001d6c:	601a      	str	r2, [r3, #0]
	for(int i = 0; i<NCAMP; i++)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	3301      	adds	r3, #1
 8001d72:	607b      	str	r3, [r7, #4]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2b09      	cmp	r3, #9
 8001d78:	ddf2      	ble.n	8001d60 <init+0xc>
	oldestBufferElement=0;
 8001d7a:	4b05      	ldr	r3, [pc, #20]	; (8001d90 <init+0x3c>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	601a      	str	r2, [r3, #0]
}
 8001d80:	bf00      	nop
 8001d82:	370c      	adds	r7, #12
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr
 8001d8c:	20000a48 	.word	0x20000a48
 8001d90:	20000a70 	.word	0x20000a70

08001d94 <processing>:

void processing(){
 8001d94:	b5b0      	push	{r4, r5, r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
	MPU6050_Read_All(&hi2c1, &MPU6050);
 8001d9a:	491e      	ldr	r1, [pc, #120]	; (8001e14 <processing+0x80>)
 8001d9c:	481e      	ldr	r0, [pc, #120]	; (8001e18 <processing+0x84>)
 8001d9e:	f000 f8ab 	bl	8001ef8 <MPU6050_Read_All>

		float mod;

		mod=module(MPU6050.Ax,MPU6050.Ay,MPU6050.Az);
 8001da2:	4b1c      	ldr	r3, [pc, #112]	; (8001e14 <processing+0x80>)
 8001da4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001da8:	4610      	mov	r0, r2
 8001daa:	4619      	mov	r1, r3
 8001dac:	f7fe ff1c 	bl	8000be8 <__aeabi_d2f>
 8001db0:	4604      	mov	r4, r0
 8001db2:	4b18      	ldr	r3, [pc, #96]	; (8001e14 <processing+0x80>)
 8001db4:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001db8:	4610      	mov	r0, r2
 8001dba:	4619      	mov	r1, r3
 8001dbc:	f7fe ff14 	bl	8000be8 <__aeabi_d2f>
 8001dc0:	4605      	mov	r5, r0
 8001dc2:	4b14      	ldr	r3, [pc, #80]	; (8001e14 <processing+0x80>)
 8001dc4:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001dc8:	4610      	mov	r0, r2
 8001dca:	4619      	mov	r1, r3
 8001dcc:	f7fe ff0c 	bl	8000be8 <__aeabi_d2f>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	ee01 3a10 	vmov	s2, r3
 8001dd6:	ee00 5a90 	vmov	s1, r5
 8001dda:	ee00 4a10 	vmov	s0, r4
 8001dde:	f7ff febb 	bl	8001b58 <module>
 8001de2:	ed87 0a01 	vstr	s0, [r7, #4]

		mAvg=movingAverage(mAvgBuffer,&oldestBufferElement, mod);
 8001de6:	ed97 0a01 	vldr	s0, [r7, #4]
 8001dea:	490c      	ldr	r1, [pc, #48]	; (8001e1c <processing+0x88>)
 8001dec:	480c      	ldr	r0, [pc, #48]	; (8001e20 <processing+0x8c>)
 8001dee:	f7ff ff2f 	bl	8001c50 <movingAverage>
 8001df2:	eef0 7a40 	vmov.f32	s15, s0
 8001df6:	4b0b      	ldr	r3, [pc, #44]	; (8001e24 <processing+0x90>)
 8001df8:	edc3 7a00 	vstr	s15, [r3]

		send_data(mAvg);
 8001dfc:	4b09      	ldr	r3, [pc, #36]	; (8001e24 <processing+0x90>)
 8001dfe:	edd3 7a00 	vldr	s15, [r3]
 8001e02:	eeb0 0a67 	vmov.f32	s0, s15
 8001e06:	f7ff ff6b 	bl	8001ce0 <send_data>
}
 8001e0a:	bf00      	nop
 8001e0c:	3708      	adds	r7, #8
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bdb0      	pop	{r4, r5, r7, pc}
 8001e12:	bf00      	nop
 8001e14:	20000438 	.word	0x20000438
 8001e18:	2000028c 	.word	0x2000028c
 8001e1c:	20000a70 	.word	0x20000a70
 8001e20:	20000a48 	.word	0x20000a48
 8001e24:	20000a44 	.word	0x20000a44

08001e28 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim) {
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
	processing();
 8001e30:	f7ff ffb0 	bl	8001d94 <processing>
}
 8001e34:	bf00      	nop
 8001e36:	3708      	adds	r7, #8
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}

08001e3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e40:	b672      	cpsid	i
}
 8001e42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e44:	e7fe      	b.n	8001e44 <Error_Handler+0x8>

08001e46 <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx)
{
 8001e46:	b580      	push	{r7, lr}
 8001e48:	b088      	sub	sp, #32
 8001e4a:	af04      	add	r7, sp, #16
 8001e4c:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8001e4e:	2364      	movs	r3, #100	; 0x64
 8001e50:	9302      	str	r3, [sp, #8]
 8001e52:	2301      	movs	r3, #1
 8001e54:	9301      	str	r3, [sp, #4]
 8001e56:	f107 030f 	add.w	r3, r7, #15
 8001e5a:	9300      	str	r3, [sp, #0]
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	2275      	movs	r2, #117	; 0x75
 8001e60:	21d0      	movs	r1, #208	; 0xd0
 8001e62:	6878      	ldr	r0, [r7, #4]
 8001e64:	f001 fb6a 	bl	800353c <HAL_I2C_Mem_Read>

    if (check == 104) // 0x68 will be returned by the sensor if everything goes well
 8001e68:	7bfb      	ldrb	r3, [r7, #15]
 8001e6a:	2b68      	cmp	r3, #104	; 0x68
 8001e6c:	d13d      	bne.n	8001eea <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8001e72:	2364      	movs	r3, #100	; 0x64
 8001e74:	9302      	str	r3, [sp, #8]
 8001e76:	2301      	movs	r3, #1
 8001e78:	9301      	str	r3, [sp, #4]
 8001e7a:	f107 030e 	add.w	r3, r7, #14
 8001e7e:	9300      	str	r3, [sp, #0]
 8001e80:	2301      	movs	r3, #1
 8001e82:	226b      	movs	r2, #107	; 0x6b
 8001e84:	21d0      	movs	r1, #208	; 0xd0
 8001e86:	6878      	ldr	r0, [r7, #4]
 8001e88:	f001 fa44 	bl	8003314 <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 8001e8c:	2307      	movs	r3, #7
 8001e8e:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 8001e90:	2364      	movs	r3, #100	; 0x64
 8001e92:	9302      	str	r3, [sp, #8]
 8001e94:	2301      	movs	r3, #1
 8001e96:	9301      	str	r3, [sp, #4]
 8001e98:	f107 030e 	add.w	r3, r7, #14
 8001e9c:	9300      	str	r3, [sp, #0]
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	2219      	movs	r2, #25
 8001ea2:	21d0      	movs	r1, #208	; 0xd0
 8001ea4:	6878      	ldr	r0, [r7, #4]
 8001ea6:	f001 fa35 	bl	8003314 <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 -> � 2g
        Data = 0x00;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001eae:	2364      	movs	r3, #100	; 0x64
 8001eb0:	9302      	str	r3, [sp, #8]
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	9301      	str	r3, [sp, #4]
 8001eb6:	f107 030e 	add.w	r3, r7, #14
 8001eba:	9300      	str	r3, [sp, #0]
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	221c      	movs	r2, #28
 8001ec0:	21d0      	movs	r1, #208	; 0xd0
 8001ec2:	6878      	ldr	r0, [r7, #4]
 8001ec4:	f001 fa26 	bl	8003314 <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 -> � 250 �/s
        Data = 0x00;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001ecc:	2364      	movs	r3, #100	; 0x64
 8001ece:	9302      	str	r3, [sp, #8]
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	9301      	str	r3, [sp, #4]
 8001ed4:	f107 030e 	add.w	r3, r7, #14
 8001ed8:	9300      	str	r3, [sp, #0]
 8001eda:	2301      	movs	r3, #1
 8001edc:	221b      	movs	r2, #27
 8001ede:	21d0      	movs	r1, #208	; 0xd0
 8001ee0:	6878      	ldr	r0, [r7, #4]
 8001ee2:	f001 fa17 	bl	8003314 <HAL_I2C_Mem_Write>
        return 0;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	e000      	b.n	8001eec <MPU6050_Init+0xa6>
    }
    return 1;
 8001eea:	2301      	movs	r3, #1
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	3710      	adds	r7, #16
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	0000      	movs	r0, r0
	...

08001ef8 <MPU6050_Read_All>:
    temp = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct)
{
 8001ef8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001efc:	b094      	sub	sp, #80	; 0x50
 8001efe:	af04      	add	r7, sp, #16
 8001f00:	6078      	str	r0, [r7, #4]
 8001f02:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 8001f04:	2364      	movs	r3, #100	; 0x64
 8001f06:	9302      	str	r3, [sp, #8]
 8001f08:	230e      	movs	r3, #14
 8001f0a:	9301      	str	r3, [sp, #4]
 8001f0c:	f107 0308 	add.w	r3, r7, #8
 8001f10:	9300      	str	r3, [sp, #0]
 8001f12:	2301      	movs	r3, #1
 8001f14:	223b      	movs	r2, #59	; 0x3b
 8001f16:	21d0      	movs	r1, #208	; 0xd0
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	f001 fb0f 	bl	800353c <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 8001f1e:	7a3b      	ldrb	r3, [r7, #8]
 8001f20:	021b      	lsls	r3, r3, #8
 8001f22:	b21a      	sxth	r2, r3
 8001f24:	7a7b      	ldrb	r3, [r7, #9]
 8001f26:	b21b      	sxth	r3, r3
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	b21a      	sxth	r2, r3
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 8001f30:	7abb      	ldrb	r3, [r7, #10]
 8001f32:	021b      	lsls	r3, r3, #8
 8001f34:	b21a      	sxth	r2, r3
 8001f36:	7afb      	ldrb	r3, [r7, #11]
 8001f38:	b21b      	sxth	r3, r3
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	b21a      	sxth	r2, r3
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 8001f42:	7b3b      	ldrb	r3, [r7, #12]
 8001f44:	021b      	lsls	r3, r3, #8
 8001f46:	b21a      	sxth	r2, r3
 8001f48:	7b7b      	ldrb	r3, [r7, #13]
 8001f4a:	b21b      	sxth	r3, r3
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	b21a      	sxth	r2, r3
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	809a      	strh	r2, [r3, #4]
    temp = (int16_t)(Rec_Data[6] << 8 | Rec_Data[7]);
 8001f54:	7bbb      	ldrb	r3, [r7, #14]
 8001f56:	021b      	lsls	r3, r3, #8
 8001f58:	b21a      	sxth	r2, r3
 8001f5a:	7bfb      	ldrb	r3, [r7, #15]
 8001f5c:	b21b      	sxth	r3, r3
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	86fb      	strh	r3, [r7, #54]	; 0x36
    DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 8001f62:	7c3b      	ldrb	r3, [r7, #16]
 8001f64:	021b      	lsls	r3, r3, #8
 8001f66:	b21a      	sxth	r2, r3
 8001f68:	7c7b      	ldrb	r3, [r7, #17]
 8001f6a:	b21b      	sxth	r3, r3
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	b21a      	sxth	r2, r3
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[10] << 8 | Rec_Data[11]);
 8001f74:	7cbb      	ldrb	r3, [r7, #18]
 8001f76:	021b      	lsls	r3, r3, #8
 8001f78:	b21a      	sxth	r2, r3
 8001f7a:	7cfb      	ldrb	r3, [r7, #19]
 8001f7c:	b21b      	sxth	r3, r3
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	b21a      	sxth	r2, r3
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	845a      	strh	r2, [r3, #34]	; 0x22
    DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[12] << 8 | Rec_Data[13]);
 8001f86:	7d3b      	ldrb	r3, [r7, #20]
 8001f88:	021b      	lsls	r3, r3, #8
 8001f8a:	b21a      	sxth	r2, r3
 8001f8c:	7d7b      	ldrb	r3, [r7, #21]
 8001f8e:	b21b      	sxth	r3, r3
 8001f90:	4313      	orrs	r3, r2
 8001f92:	b21a      	sxth	r2, r3
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	849a      	strh	r2, [r3, #36]	; 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f7fe fac0 	bl	8000524 <__aeabi_i2d>
 8001fa4:	f04f 0200 	mov.w	r2, #0
 8001fa8:	4bbd      	ldr	r3, [pc, #756]	; (80022a0 <MPU6050_Read_All+0x3a8>)
 8001faa:	f7fe fc4f 	bl	800084c <__aeabi_ddiv>
 8001fae:	4602      	mov	r2, r0
 8001fb0:	460b      	mov	r3, r1
 8001fb2:	6839      	ldr	r1, [r7, #0]
 8001fb4:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f7fe fab0 	bl	8000524 <__aeabi_i2d>
 8001fc4:	f04f 0200 	mov.w	r2, #0
 8001fc8:	4bb5      	ldr	r3, [pc, #724]	; (80022a0 <MPU6050_Read_All+0x3a8>)
 8001fca:	f7fe fc3f 	bl	800084c <__aeabi_ddiv>
 8001fce:	4602      	mov	r2, r0
 8001fd0:	460b      	mov	r3, r1
 8001fd2:	6839      	ldr	r1, [r7, #0]
 8001fd4:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f7fe faa0 	bl	8000524 <__aeabi_i2d>
 8001fe4:	a3a8      	add	r3, pc, #672	; (adr r3, 8002288 <MPU6050_Read_All+0x390>)
 8001fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fea:	f7fe fc2f 	bl	800084c <__aeabi_ddiv>
 8001fee:	4602      	mov	r2, r0
 8001ff0:	460b      	mov	r3, r1
 8001ff2:	6839      	ldr	r1, [r7, #0]
 8001ff4:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
 8001ff8:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8001ffc:	ee07 3a90 	vmov	s15, r3
 8002000:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002004:	eddf 6aa7 	vldr	s13, [pc, #668]	; 80022a4 <MPU6050_Read_All+0x3ac>
 8002008:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800200c:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 80022a8 <MPU6050_Read_All+0x3b0>
 8002010:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8002020:	4618      	mov	r0, r3
 8002022:	f7fe fa7f 	bl	8000524 <__aeabi_i2d>
 8002026:	a39a      	add	r3, pc, #616	; (adr r3, 8002290 <MPU6050_Read_All+0x398>)
 8002028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800202c:	f7fe fc0e 	bl	800084c <__aeabi_ddiv>
 8002030:	4602      	mov	r2, r0
 8002032:	460b      	mov	r3, r1
 8002034:	6839      	ldr	r1, [r7, #0]
 8002036:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8002040:	4618      	mov	r0, r3
 8002042:	f7fe fa6f 	bl	8000524 <__aeabi_i2d>
 8002046:	a392      	add	r3, pc, #584	; (adr r3, 8002290 <MPU6050_Read_All+0x398>)
 8002048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800204c:	f7fe fbfe 	bl	800084c <__aeabi_ddiv>
 8002050:	4602      	mov	r2, r0
 8002052:	460b      	mov	r3, r1
 8002054:	6839      	ldr	r1, [r7, #0]
 8002056:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8002060:	4618      	mov	r0, r3
 8002062:	f7fe fa5f 	bl	8000524 <__aeabi_i2d>
 8002066:	a38a      	add	r3, pc, #552	; (adr r3, 8002290 <MPU6050_Read_All+0x398>)
 8002068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800206c:	f7fe fbee 	bl	800084c <__aeabi_ddiv>
 8002070:	4602      	mov	r2, r0
 8002072:	460b      	mov	r3, r1
 8002074:	6839      	ldr	r1, [r7, #0]
 8002076:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

    // Kalman angle solve
    double dt = (double)(HAL_GetTick() - timer) / 1000;
 800207a:	f000 fd79 	bl	8002b70 <HAL_GetTick>
 800207e:	4602      	mov	r2, r0
 8002080:	4b8a      	ldr	r3, [pc, #552]	; (80022ac <MPU6050_Read_All+0x3b4>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	4618      	mov	r0, r3
 8002088:	f7fe fa3c 	bl	8000504 <__aeabi_ui2d>
 800208c:	f04f 0200 	mov.w	r2, #0
 8002090:	4b87      	ldr	r3, [pc, #540]	; (80022b0 <MPU6050_Read_All+0x3b8>)
 8002092:	f7fe fbdb 	bl	800084c <__aeabi_ddiv>
 8002096:	4602      	mov	r2, r0
 8002098:	460b      	mov	r3, r1
 800209a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    timer = HAL_GetTick();
 800209e:	f000 fd67 	bl	8002b70 <HAL_GetTick>
 80020a2:	4603      	mov	r3, r0
 80020a4:	4a81      	ldr	r2, [pc, #516]	; (80022ac <MPU6050_Read_All+0x3b4>)
 80020a6:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
        DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020ae:	461a      	mov	r2, r3
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020b6:	fb03 f202 	mul.w	r2, r3, r2
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80020c0:	4619      	mov	r1, r3
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80020c8:	fb01 f303 	mul.w	r3, r1, r3
 80020cc:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 80020ce:	4618      	mov	r0, r3
 80020d0:	f7fe fa28 	bl	8000524 <__aeabi_i2d>
 80020d4:	4602      	mov	r2, r0
 80020d6:	460b      	mov	r3, r1
 80020d8:	ec43 2b10 	vmov	d0, r2, r3
 80020dc:	f009 fe2c 	bl	800bd38 <sqrt>
 80020e0:	ed87 0b08 	vstr	d0, [r7, #32]
    if (roll_sqrt != 0.0)
 80020e4:	f04f 0200 	mov.w	r2, #0
 80020e8:	f04f 0300 	mov.w	r3, #0
 80020ec:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80020f0:	f7fe fcea 	bl	8000ac8 <__aeabi_dcmpeq>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d11f      	bne.n	800213a <MPU6050_Read_All+0x242>
    {
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002100:	4618      	mov	r0, r3
 8002102:	f7fe fa0f 	bl	8000524 <__aeabi_i2d>
 8002106:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800210a:	f7fe fb9f 	bl	800084c <__aeabi_ddiv>
 800210e:	4602      	mov	r2, r0
 8002110:	460b      	mov	r3, r1
 8002112:	ec43 2b17 	vmov	d7, r2, r3
 8002116:	eeb0 0a47 	vmov.f32	s0, s14
 800211a:	eef0 0a67 	vmov.f32	s1, s15
 800211e:	f009 fbef 	bl	800b900 <atan>
 8002122:	ec51 0b10 	vmov	r0, r1, d0
 8002126:	a35c      	add	r3, pc, #368	; (adr r3, 8002298 <MPU6050_Read_All+0x3a0>)
 8002128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800212c:	f7fe fa64 	bl	80005f8 <__aeabi_dmul>
 8002130:	4602      	mov	r2, r0
 8002132:	460b      	mov	r3, r1
 8002134:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8002138:	e005      	b.n	8002146 <MPU6050_Read_All+0x24e>
    }
    else
    {
        roll = 0.0;
 800213a:	f04f 0200 	mov.w	r2, #0
 800213e:	f04f 0300 	mov.w	r3, #0
 8002142:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	f9b3 3000 	ldrsh.w	r3, [r3]
 800214c:	425b      	negs	r3, r3
 800214e:	4618      	mov	r0, r3
 8002150:	f7fe f9e8 	bl	8000524 <__aeabi_i2d>
 8002154:	4682      	mov	sl, r0
 8002156:	468b      	mov	fp, r1
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800215e:	4618      	mov	r0, r3
 8002160:	f7fe f9e0 	bl	8000524 <__aeabi_i2d>
 8002164:	4602      	mov	r2, r0
 8002166:	460b      	mov	r3, r1
 8002168:	ec43 2b11 	vmov	d1, r2, r3
 800216c:	ec4b ab10 	vmov	d0, sl, fp
 8002170:	f009 fd6f 	bl	800bc52 <atan2>
 8002174:	ec51 0b10 	vmov	r0, r1, d0
 8002178:	a347      	add	r3, pc, #284	; (adr r3, 8002298 <MPU6050_Read_All+0x3a0>)
 800217a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800217e:	f7fe fa3b 	bl	80005f8 <__aeabi_dmul>
 8002182:	4602      	mov	r2, r0
 8002184:	460b      	mov	r3, r1
 8002186:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90))
 800218a:	f04f 0200 	mov.w	r2, #0
 800218e:	4b49      	ldr	r3, [pc, #292]	; (80022b4 <MPU6050_Read_All+0x3bc>)
 8002190:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002194:	f7fe fca2 	bl	8000adc <__aeabi_dcmplt>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d00a      	beq.n	80021b4 <MPU6050_Read_All+0x2bc>
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80021a4:	f04f 0200 	mov.w	r2, #0
 80021a8:	4b43      	ldr	r3, [pc, #268]	; (80022b8 <MPU6050_Read_All+0x3c0>)
 80021aa:	f7fe fcb5 	bl	8000b18 <__aeabi_dcmpgt>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d114      	bne.n	80021de <MPU6050_Read_All+0x2e6>
 80021b4:	f04f 0200 	mov.w	r2, #0
 80021b8:	4b3f      	ldr	r3, [pc, #252]	; (80022b8 <MPU6050_Read_All+0x3c0>)
 80021ba:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80021be:	f7fe fcab 	bl	8000b18 <__aeabi_dcmpgt>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d015      	beq.n	80021f4 <MPU6050_Read_All+0x2fc>
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80021ce:	f04f 0200 	mov.w	r2, #0
 80021d2:	4b38      	ldr	r3, [pc, #224]	; (80022b4 <MPU6050_Read_All+0x3bc>)
 80021d4:	f7fe fc82 	bl	8000adc <__aeabi_dcmplt>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d00a      	beq.n	80021f4 <MPU6050_Read_All+0x2fc>
    {
        KalmanY.angle = pitch;
 80021de:	4937      	ldr	r1, [pc, #220]	; (80022bc <MPU6050_Read_All+0x3c4>)
 80021e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80021e4:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 80021e8:	6839      	ldr	r1, [r7, #0]
 80021ea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80021ee:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 80021f2:	e014      	b.n	800221e <MPU6050_Read_All+0x326>
    }
    else
    {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 80021fa:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 80021fe:	eeb0 1a47 	vmov.f32	s2, s14
 8002202:	eef0 1a67 	vmov.f32	s3, s15
 8002206:	ed97 0b06 	vldr	d0, [r7, #24]
 800220a:	482c      	ldr	r0, [pc, #176]	; (80022bc <MPU6050_Read_All+0x3c4>)
 800220c:	f000 f85a 	bl	80022c4 <Kalman_getAngle>
 8002210:	eeb0 7a40 	vmov.f32	s14, s0
 8002214:	eef0 7a60 	vmov.f32	s15, s1
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	ed83 7b14 	vstr	d7, [r3, #80]	; 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8002224:	4690      	mov	r8, r2
 8002226:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 800222a:	f04f 0200 	mov.w	r2, #0
 800222e:	4b22      	ldr	r3, [pc, #136]	; (80022b8 <MPU6050_Read_All+0x3c0>)
 8002230:	4640      	mov	r0, r8
 8002232:	4649      	mov	r1, r9
 8002234:	f7fe fc70 	bl	8000b18 <__aeabi_dcmpgt>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d008      	beq.n	8002250 <MPU6050_Read_All+0x358>
        DataStruct->Gx = -DataStruct->Gx;
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002244:	4614      	mov	r4, r2
 8002246:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	e9c3 450a 	strd	r4, r5, [r3, #40]	; 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
 8002256:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 800225a:	eeb0 1a47 	vmov.f32	s2, s14
 800225e:	eef0 1a67 	vmov.f32	s3, s15
 8002262:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 8002266:	4816      	ldr	r0, [pc, #88]	; (80022c0 <MPU6050_Read_All+0x3c8>)
 8002268:	f000 f82c 	bl	80022c4 <Kalman_getAngle>
 800226c:	eeb0 7a40 	vmov.f32	s14, s0
 8002270:	eef0 7a60 	vmov.f32	s15, s1
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	ed83 7b12 	vstr	d7, [r3, #72]	; 0x48
}
 800227a:	bf00      	nop
 800227c:	3740      	adds	r7, #64	; 0x40
 800227e:	46bd      	mov	sp, r7
 8002280:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002284:	f3af 8000 	nop.w
 8002288:	00000000 	.word	0x00000000
 800228c:	40cc2900 	.word	0x40cc2900
 8002290:	00000000 	.word	0x00000000
 8002294:	40606000 	.word	0x40606000
 8002298:	1a63c1f8 	.word	0x1a63c1f8
 800229c:	404ca5dc 	.word	0x404ca5dc
 80022a0:	40d00000 	.word	0x40d00000
 80022a4:	43aa0000 	.word	0x43aa0000
 80022a8:	42121eb8 	.word	0x42121eb8
 80022ac:	20000a74 	.word	0x20000a74
 80022b0:	408f4000 	.word	0x408f4000
 80022b4:	c0568000 	.word	0xc0568000
 80022b8:	40568000 	.word	0x40568000
 80022bc:	20000048 	.word	0x20000048
 80022c0:	20000000 	.word	0x20000000

080022c4 <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 80022c4:	b5b0      	push	{r4, r5, r7, lr}
 80022c6:	b096      	sub	sp, #88	; 0x58
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	61f8      	str	r0, [r7, #28]
 80022cc:	ed87 0b04 	vstr	d0, [r7, #16]
 80022d0:	ed87 1b02 	vstr	d1, [r7, #8]
 80022d4:	ed87 2b00 	vstr	d2, [r7]
    double rate = newRate - Kalman->bias;
 80022d8:	69fb      	ldr	r3, [r7, #28]
 80022da:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80022de:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80022e2:	f7fd ffd1 	bl	8000288 <__aeabi_dsub>
 80022e6:	4602      	mov	r2, r0
 80022e8:	460b      	mov	r3, r1
 80022ea:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    Kalman->angle += dt * rate;
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80022f4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80022f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80022fc:	f7fe f97c 	bl	80005f8 <__aeabi_dmul>
 8002300:	4602      	mov	r2, r0
 8002302:	460b      	mov	r3, r1
 8002304:	4620      	mov	r0, r4
 8002306:	4629      	mov	r1, r5
 8002308:	f7fd ffc0 	bl	800028c <__adddf3>
 800230c:	4602      	mov	r2, r0
 800230e:	460b      	mov	r3, r1
 8002310:	69f9      	ldr	r1, [r7, #28]
 8002312:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 8002316:	69fb      	ldr	r3, [r7, #28]
 8002318:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 800231c:	69fb      	ldr	r3, [r7, #28]
 800231e:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8002322:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002326:	f7fe f967 	bl	80005f8 <__aeabi_dmul>
 800232a:	4602      	mov	r2, r0
 800232c:	460b      	mov	r3, r1
 800232e:	4610      	mov	r0, r2
 8002330:	4619      	mov	r1, r3
 8002332:	69fb      	ldr	r3, [r7, #28]
 8002334:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002338:	f7fd ffa6 	bl	8000288 <__aeabi_dsub>
 800233c:	4602      	mov	r2, r0
 800233e:	460b      	mov	r3, r1
 8002340:	4610      	mov	r0, r2
 8002342:	4619      	mov	r1, r3
 8002344:	69fb      	ldr	r3, [r7, #28]
 8002346:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 800234a:	f7fd ff9d 	bl	8000288 <__aeabi_dsub>
 800234e:	4602      	mov	r2, r0
 8002350:	460b      	mov	r3, r1
 8002352:	4610      	mov	r0, r2
 8002354:	4619      	mov	r1, r3
 8002356:	69fb      	ldr	r3, [r7, #28]
 8002358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800235c:	f7fd ff96 	bl	800028c <__adddf3>
 8002360:	4602      	mov	r2, r0
 8002362:	460b      	mov	r3, r1
 8002364:	4610      	mov	r0, r2
 8002366:	4619      	mov	r1, r3
 8002368:	e9d7 2300 	ldrd	r2, r3, [r7]
 800236c:	f7fe f944 	bl	80005f8 <__aeabi_dmul>
 8002370:	4602      	mov	r2, r0
 8002372:	460b      	mov	r3, r1
 8002374:	4620      	mov	r0, r4
 8002376:	4629      	mov	r1, r5
 8002378:	f7fd ff88 	bl	800028c <__adddf3>
 800237c:	4602      	mov	r2, r0
 800237e:	460b      	mov	r3, r1
 8002380:	69f9      	ldr	r1, [r7, #28]
 8002382:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 8002386:	69fb      	ldr	r3, [r7, #28]
 8002388:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 800238c:	69fb      	ldr	r3, [r7, #28]
 800238e:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8002392:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002396:	f7fe f92f 	bl	80005f8 <__aeabi_dmul>
 800239a:	4602      	mov	r2, r0
 800239c:	460b      	mov	r3, r1
 800239e:	4620      	mov	r0, r4
 80023a0:	4629      	mov	r1, r5
 80023a2:	f7fd ff71 	bl	8000288 <__aeabi_dsub>
 80023a6:	4602      	mov	r2, r0
 80023a8:	460b      	mov	r3, r1
 80023aa:	69f9      	ldr	r1, [r7, #28]
 80023ac:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 80023b0:	69fb      	ldr	r3, [r7, #28]
 80023b2:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 80023bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80023c0:	f7fe f91a 	bl	80005f8 <__aeabi_dmul>
 80023c4:	4602      	mov	r2, r0
 80023c6:	460b      	mov	r3, r1
 80023c8:	4620      	mov	r0, r4
 80023ca:	4629      	mov	r1, r5
 80023cc:	f7fd ff5c 	bl	8000288 <__aeabi_dsub>
 80023d0:	4602      	mov	r2, r0
 80023d2:	460b      	mov	r3, r1
 80023d4:	69f9      	ldr	r1, [r7, #28]
 80023d6:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 80023da:	69fb      	ldr	r3, [r7, #28]
 80023dc:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 80023e0:	69fb      	ldr	r3, [r7, #28]
 80023e2:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80023e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80023ea:	f7fe f905 	bl	80005f8 <__aeabi_dmul>
 80023ee:	4602      	mov	r2, r0
 80023f0:	460b      	mov	r3, r1
 80023f2:	4620      	mov	r0, r4
 80023f4:	4629      	mov	r1, r5
 80023f6:	f7fd ff49 	bl	800028c <__adddf3>
 80023fa:	4602      	mov	r2, r0
 80023fc:	460b      	mov	r3, r1
 80023fe:	69f9      	ldr	r1, [r7, #28]
 8002400:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 8002404:	69fb      	ldr	r3, [r7, #28]
 8002406:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002410:	f7fd ff3c 	bl	800028c <__adddf3>
 8002414:	4602      	mov	r2, r0
 8002416:	460b      	mov	r3, r1
 8002418:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 800241c:	69fb      	ldr	r3, [r7, #28]
 800241e:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8002422:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002426:	f7fe fa11 	bl	800084c <__aeabi_ddiv>
 800242a:	4602      	mov	r2, r0
 800242c:	460b      	mov	r3, r1
 800242e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    K[1] = Kalman->P[1][0] / S;
 8002432:	69fb      	ldr	r3, [r7, #28]
 8002434:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8002438:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800243c:	f7fe fa06 	bl	800084c <__aeabi_ddiv>
 8002440:	4602      	mov	r2, r0
 8002442:	460b      	mov	r3, r1
 8002444:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

    double y = newAngle - Kalman->angle;
 8002448:	69fb      	ldr	r3, [r7, #28]
 800244a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800244e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002452:	f7fd ff19 	bl	8000288 <__aeabi_dsub>
 8002456:	4602      	mov	r2, r0
 8002458:	460b      	mov	r3, r1
 800245a:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    Kalman->angle += K[0] * y;
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8002464:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002468:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800246c:	f7fe f8c4 	bl	80005f8 <__aeabi_dmul>
 8002470:	4602      	mov	r2, r0
 8002472:	460b      	mov	r3, r1
 8002474:	4620      	mov	r0, r4
 8002476:	4629      	mov	r1, r5
 8002478:	f7fd ff08 	bl	800028c <__adddf3>
 800247c:	4602      	mov	r2, r0
 800247e:	460b      	mov	r3, r1
 8002480:	69f9      	ldr	r1, [r7, #28]
 8002482:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 8002486:	69fb      	ldr	r3, [r7, #28]
 8002488:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 800248c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002490:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002494:	f7fe f8b0 	bl	80005f8 <__aeabi_dmul>
 8002498:	4602      	mov	r2, r0
 800249a:	460b      	mov	r3, r1
 800249c:	4620      	mov	r0, r4
 800249e:	4629      	mov	r1, r5
 80024a0:	f7fd fef4 	bl	800028c <__adddf3>
 80024a4:	4602      	mov	r2, r0
 80024a6:	460b      	mov	r3, r1
 80024a8:	69f9      	ldr	r1, [r7, #28]
 80024aa:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 80024ae:	69fb      	ldr	r3, [r7, #28]
 80024b0:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80024b4:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    double P01_temp = Kalman->P[0][1];
 80024b8:	69fb      	ldr	r3, [r7, #28]
 80024ba:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80024be:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    Kalman->P[0][0] -= K[0] * P00_temp;
 80024c2:	69fb      	ldr	r3, [r7, #28]
 80024c4:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 80024c8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80024cc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80024d0:	f7fe f892 	bl	80005f8 <__aeabi_dmul>
 80024d4:	4602      	mov	r2, r0
 80024d6:	460b      	mov	r3, r1
 80024d8:	4620      	mov	r0, r4
 80024da:	4629      	mov	r1, r5
 80024dc:	f7fd fed4 	bl	8000288 <__aeabi_dsub>
 80024e0:	4602      	mov	r2, r0
 80024e2:	460b      	mov	r3, r1
 80024e4:	69f9      	ldr	r1, [r7, #28]
 80024e6:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 80024f0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80024f4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80024f8:	f7fe f87e 	bl	80005f8 <__aeabi_dmul>
 80024fc:	4602      	mov	r2, r0
 80024fe:	460b      	mov	r3, r1
 8002500:	4620      	mov	r0, r4
 8002502:	4629      	mov	r1, r5
 8002504:	f7fd fec0 	bl	8000288 <__aeabi_dsub>
 8002508:	4602      	mov	r2, r0
 800250a:	460b      	mov	r3, r1
 800250c:	69f9      	ldr	r1, [r7, #28]
 800250e:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 8002512:	69fb      	ldr	r3, [r7, #28]
 8002514:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8002518:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800251c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002520:	f7fe f86a 	bl	80005f8 <__aeabi_dmul>
 8002524:	4602      	mov	r2, r0
 8002526:	460b      	mov	r3, r1
 8002528:	4620      	mov	r0, r4
 800252a:	4629      	mov	r1, r5
 800252c:	f7fd feac 	bl	8000288 <__aeabi_dsub>
 8002530:	4602      	mov	r2, r0
 8002532:	460b      	mov	r3, r1
 8002534:	69f9      	ldr	r1, [r7, #28]
 8002536:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 800253a:	69fb      	ldr	r3, [r7, #28]
 800253c:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8002540:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002544:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002548:	f7fe f856 	bl	80005f8 <__aeabi_dmul>
 800254c:	4602      	mov	r2, r0
 800254e:	460b      	mov	r3, r1
 8002550:	4620      	mov	r0, r4
 8002552:	4629      	mov	r1, r5
 8002554:	f7fd fe98 	bl	8000288 <__aeabi_dsub>
 8002558:	4602      	mov	r2, r0
 800255a:	460b      	mov	r3, r1
 800255c:	69f9      	ldr	r1, [r7, #28]
 800255e:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    return Kalman->angle;
 8002562:	69fb      	ldr	r3, [r7, #28]
 8002564:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002568:	ec43 2b17 	vmov	d7, r2, r3
}
 800256c:	eeb0 0a47 	vmov.f32	s0, s14
 8002570:	eef0 0a67 	vmov.f32	s1, s15
 8002574:	3758      	adds	r7, #88	; 0x58
 8002576:	46bd      	mov	sp, r7
 8002578:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800257c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002582:	4b0f      	ldr	r3, [pc, #60]	; (80025c0 <HAL_MspInit+0x44>)
 8002584:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002586:	4a0e      	ldr	r2, [pc, #56]	; (80025c0 <HAL_MspInit+0x44>)
 8002588:	f043 0301 	orr.w	r3, r3, #1
 800258c:	6613      	str	r3, [r2, #96]	; 0x60
 800258e:	4b0c      	ldr	r3, [pc, #48]	; (80025c0 <HAL_MspInit+0x44>)
 8002590:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002592:	f003 0301 	and.w	r3, r3, #1
 8002596:	607b      	str	r3, [r7, #4]
 8002598:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800259a:	4b09      	ldr	r3, [pc, #36]	; (80025c0 <HAL_MspInit+0x44>)
 800259c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800259e:	4a08      	ldr	r2, [pc, #32]	; (80025c0 <HAL_MspInit+0x44>)
 80025a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025a4:	6593      	str	r3, [r2, #88]	; 0x58
 80025a6:	4b06      	ldr	r3, [pc, #24]	; (80025c0 <HAL_MspInit+0x44>)
 80025a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025ae:	603b      	str	r3, [r7, #0]
 80025b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025b2:	bf00      	nop
 80025b4:	370c      	adds	r7, #12
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop
 80025c0:	40021000 	.word	0x40021000

080025c4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b09e      	sub	sp, #120	; 0x78
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025cc:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80025d0:	2200      	movs	r2, #0
 80025d2:	601a      	str	r2, [r3, #0]
 80025d4:	605a      	str	r2, [r3, #4]
 80025d6:	609a      	str	r2, [r3, #8]
 80025d8:	60da      	str	r2, [r3, #12]
 80025da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80025dc:	f107 0310 	add.w	r3, r7, #16
 80025e0:	2254      	movs	r2, #84	; 0x54
 80025e2:	2100      	movs	r1, #0
 80025e4:	4618      	mov	r0, r3
 80025e6:	f004 fd09 	bl	8006ffc <memset>
  if(hi2c->Instance==I2C1)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a1f      	ldr	r2, [pc, #124]	; (800266c <HAL_I2C_MspInit+0xa8>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d137      	bne.n	8002664 <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80025f4:	2340      	movs	r3, #64	; 0x40
 80025f6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80025f8:	2300      	movs	r3, #0
 80025fa:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025fc:	f107 0310 	add.w	r3, r7, #16
 8002600:	4618      	mov	r0, r3
 8002602:	f002 fa9f 	bl	8004b44 <HAL_RCCEx_PeriphCLKConfig>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	d001      	beq.n	8002610 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800260c:	f7ff fc16 	bl	8001e3c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002610:	4b17      	ldr	r3, [pc, #92]	; (8002670 <HAL_I2C_MspInit+0xac>)
 8002612:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002614:	4a16      	ldr	r2, [pc, #88]	; (8002670 <HAL_I2C_MspInit+0xac>)
 8002616:	f043 0301 	orr.w	r3, r3, #1
 800261a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800261c:	4b14      	ldr	r3, [pc, #80]	; (8002670 <HAL_I2C_MspInit+0xac>)
 800261e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002620:	f003 0301 	and.w	r3, r3, #1
 8002624:	60fb      	str	r3, [r7, #12]
 8002626:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002628:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800262c:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800262e:	2312      	movs	r3, #18
 8002630:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002632:	2300      	movs	r3, #0
 8002634:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002636:	2303      	movs	r3, #3
 8002638:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800263a:	2304      	movs	r3, #4
 800263c:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800263e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002642:	4619      	mov	r1, r3
 8002644:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002648:	f000 fc52 	bl	8002ef0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800264c:	4b08      	ldr	r3, [pc, #32]	; (8002670 <HAL_I2C_MspInit+0xac>)
 800264e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002650:	4a07      	ldr	r2, [pc, #28]	; (8002670 <HAL_I2C_MspInit+0xac>)
 8002652:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002656:	6593      	str	r3, [r2, #88]	; 0x58
 8002658:	4b05      	ldr	r3, [pc, #20]	; (8002670 <HAL_I2C_MspInit+0xac>)
 800265a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800265c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002660:	60bb      	str	r3, [r7, #8]
 8002662:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002664:	bf00      	nop
 8002666:	3778      	adds	r7, #120	; 0x78
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}
 800266c:	40005400 	.word	0x40005400
 8002670:	40021000 	.word	0x40021000

08002674 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b084      	sub	sp, #16
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002684:	d113      	bne.n	80026ae <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002686:	4b0c      	ldr	r3, [pc, #48]	; (80026b8 <HAL_TIM_Base_MspInit+0x44>)
 8002688:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800268a:	4a0b      	ldr	r2, [pc, #44]	; (80026b8 <HAL_TIM_Base_MspInit+0x44>)
 800268c:	f043 0301 	orr.w	r3, r3, #1
 8002690:	6593      	str	r3, [r2, #88]	; 0x58
 8002692:	4b09      	ldr	r3, [pc, #36]	; (80026b8 <HAL_TIM_Base_MspInit+0x44>)
 8002694:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002696:	f003 0301 	and.w	r3, r3, #1
 800269a:	60fb      	str	r3, [r7, #12]
 800269c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 800269e:	2200      	movs	r2, #0
 80026a0:	2101      	movs	r1, #1
 80026a2:	201c      	movs	r0, #28
 80026a4:	f000 fb6f 	bl	8002d86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80026a8:	201c      	movs	r0, #28
 80026aa:	f000 fb88 	bl	8002dbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80026ae:	bf00      	nop
 80026b0:	3710      	adds	r7, #16
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	40021000 	.word	0x40021000

080026bc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b0a0      	sub	sp, #128	; 0x80
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026c4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80026c8:	2200      	movs	r2, #0
 80026ca:	601a      	str	r2, [r3, #0]
 80026cc:	605a      	str	r2, [r3, #4]
 80026ce:	609a      	str	r2, [r3, #8]
 80026d0:	60da      	str	r2, [r3, #12]
 80026d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80026d4:	f107 0318 	add.w	r3, r7, #24
 80026d8:	2254      	movs	r2, #84	; 0x54
 80026da:	2100      	movs	r1, #0
 80026dc:	4618      	mov	r0, r3
 80026de:	f004 fc8d 	bl	8006ffc <memset>
  if(huart->Instance==USART1)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a4a      	ldr	r2, [pc, #296]	; (8002810 <HAL_UART_MspInit+0x154>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d13e      	bne.n	800276a <HAL_UART_MspInit+0xae>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80026ec:	2301      	movs	r3, #1
 80026ee:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80026f0:	2300      	movs	r3, #0
 80026f2:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80026f4:	f107 0318 	add.w	r3, r7, #24
 80026f8:	4618      	mov	r0, r3
 80026fa:	f002 fa23 	bl	8004b44 <HAL_RCCEx_PeriphCLKConfig>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d001      	beq.n	8002708 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002704:	f7ff fb9a 	bl	8001e3c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002708:	4b42      	ldr	r3, [pc, #264]	; (8002814 <HAL_UART_MspInit+0x158>)
 800270a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800270c:	4a41      	ldr	r2, [pc, #260]	; (8002814 <HAL_UART_MspInit+0x158>)
 800270e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002712:	6613      	str	r3, [r2, #96]	; 0x60
 8002714:	4b3f      	ldr	r3, [pc, #252]	; (8002814 <HAL_UART_MspInit+0x158>)
 8002716:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002718:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800271c:	617b      	str	r3, [r7, #20]
 800271e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002720:	4b3c      	ldr	r3, [pc, #240]	; (8002814 <HAL_UART_MspInit+0x158>)
 8002722:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002724:	4a3b      	ldr	r2, [pc, #236]	; (8002814 <HAL_UART_MspInit+0x158>)
 8002726:	f043 0302 	orr.w	r3, r3, #2
 800272a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800272c:	4b39      	ldr	r3, [pc, #228]	; (8002814 <HAL_UART_MspInit+0x158>)
 800272e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002730:	f003 0302 	and.w	r3, r3, #2
 8002734:	613b      	str	r3, [r7, #16]
 8002736:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002738:	23c0      	movs	r3, #192	; 0xc0
 800273a:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800273c:	2302      	movs	r3, #2
 800273e:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002740:	2300      	movs	r3, #0
 8002742:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002744:	2303      	movs	r3, #3
 8002746:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002748:	2307      	movs	r3, #7
 800274a:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800274c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002750:	4619      	mov	r1, r3
 8002752:	4831      	ldr	r0, [pc, #196]	; (8002818 <HAL_UART_MspInit+0x15c>)
 8002754:	f000 fbcc 	bl	8002ef0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002758:	2200      	movs	r2, #0
 800275a:	2100      	movs	r1, #0
 800275c:	2025      	movs	r0, #37	; 0x25
 800275e:	f000 fb12 	bl	8002d86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002762:	2025      	movs	r0, #37	; 0x25
 8002764:	f000 fb2b 	bl	8002dbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002768:	e04d      	b.n	8002806 <HAL_UART_MspInit+0x14a>
  else if(huart->Instance==USART2)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a2b      	ldr	r2, [pc, #172]	; (800281c <HAL_UART_MspInit+0x160>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d148      	bne.n	8002806 <HAL_UART_MspInit+0x14a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002774:	2302      	movs	r3, #2
 8002776:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002778:	2300      	movs	r3, #0
 800277a:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800277c:	f107 0318 	add.w	r3, r7, #24
 8002780:	4618      	mov	r0, r3
 8002782:	f002 f9df 	bl	8004b44 <HAL_RCCEx_PeriphCLKConfig>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d001      	beq.n	8002790 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 800278c:	f7ff fb56 	bl	8001e3c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002790:	4b20      	ldr	r3, [pc, #128]	; (8002814 <HAL_UART_MspInit+0x158>)
 8002792:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002794:	4a1f      	ldr	r2, [pc, #124]	; (8002814 <HAL_UART_MspInit+0x158>)
 8002796:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800279a:	6593      	str	r3, [r2, #88]	; 0x58
 800279c:	4b1d      	ldr	r3, [pc, #116]	; (8002814 <HAL_UART_MspInit+0x158>)
 800279e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027a4:	60fb      	str	r3, [r7, #12]
 80027a6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027a8:	4b1a      	ldr	r3, [pc, #104]	; (8002814 <HAL_UART_MspInit+0x158>)
 80027aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027ac:	4a19      	ldr	r2, [pc, #100]	; (8002814 <HAL_UART_MspInit+0x158>)
 80027ae:	f043 0301 	orr.w	r3, r3, #1
 80027b2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027b4:	4b17      	ldr	r3, [pc, #92]	; (8002814 <HAL_UART_MspInit+0x158>)
 80027b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027b8:	f003 0301 	and.w	r3, r3, #1
 80027bc:	60bb      	str	r3, [r7, #8]
 80027be:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 80027c0:	2304      	movs	r3, #4
 80027c2:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027c4:	2302      	movs	r3, #2
 80027c6:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c8:	2300      	movs	r3, #0
 80027ca:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027cc:	2303      	movs	r3, #3
 80027ce:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80027d0:	2307      	movs	r3, #7
 80027d2:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 80027d4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80027d8:	4619      	mov	r1, r3
 80027da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027de:	f000 fb87 	bl	8002ef0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 80027e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80027e6:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027e8:	2302      	movs	r3, #2
 80027ea:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ec:	2300      	movs	r3, #0
 80027ee:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027f0:	2303      	movs	r3, #3
 80027f2:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 80027f4:	2303      	movs	r3, #3
 80027f6:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 80027f8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80027fc:	4619      	mov	r1, r3
 80027fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002802:	f000 fb75 	bl	8002ef0 <HAL_GPIO_Init>
}
 8002806:	bf00      	nop
 8002808:	3780      	adds	r7, #128	; 0x80
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	40013800 	.word	0x40013800
 8002814:	40021000 	.word	0x40021000
 8002818:	48000400 	.word	0x48000400
 800281c:	40004400 	.word	0x40004400

08002820 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002824:	e7fe      	b.n	8002824 <NMI_Handler+0x4>

08002826 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002826:	b480      	push	{r7}
 8002828:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800282a:	e7fe      	b.n	800282a <HardFault_Handler+0x4>

0800282c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800282c:	b480      	push	{r7}
 800282e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002830:	e7fe      	b.n	8002830 <MemManage_Handler+0x4>

08002832 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002832:	b480      	push	{r7}
 8002834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002836:	e7fe      	b.n	8002836 <BusFault_Handler+0x4>

08002838 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002838:	b480      	push	{r7}
 800283a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800283c:	e7fe      	b.n	800283c <UsageFault_Handler+0x4>

0800283e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800283e:	b480      	push	{r7}
 8002840:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002842:	bf00      	nop
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr

0800284c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800284c:	b480      	push	{r7}
 800284e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002850:	bf00      	nop
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr

0800285a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800285a:	b480      	push	{r7}
 800285c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800285e:	bf00      	nop
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr

08002868 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800286c:	f000 f96c 	bl	8002b48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002870:	bf00      	nop
 8002872:	bd80      	pop	{r7, pc}

08002874 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002878:	4802      	ldr	r0, [pc, #8]	; (8002884 <TIM2_IRQHandler+0x10>)
 800287a:	f002 fd07 	bl	800528c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800287e:	bf00      	nop
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	200002e0 	.word	0x200002e0

08002888 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800288c:	4802      	ldr	r0, [pc, #8]	; (8002898 <USART1_IRQHandler+0x10>)
 800288e:	f003 f9c7 	bl	8005c20 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002892:	bf00      	nop
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	2000032c 	.word	0x2000032c

0800289c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0
  return 1;
 80028a0:	2301      	movs	r3, #1
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	46bd      	mov	sp, r7
 80028a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028aa:	4770      	bx	lr

080028ac <_kill>:

int _kill(int pid, int sig)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b082      	sub	sp, #8
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
 80028b4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80028b6:	f004 fb69 	bl	8006f8c <__errno>
 80028ba:	4603      	mov	r3, r0
 80028bc:	2216      	movs	r2, #22
 80028be:	601a      	str	r2, [r3, #0]
  return -1;
 80028c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3708      	adds	r7, #8
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}

080028cc <_exit>:

void _exit (int status)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b082      	sub	sp, #8
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80028d4:	f04f 31ff 	mov.w	r1, #4294967295
 80028d8:	6878      	ldr	r0, [r7, #4]
 80028da:	f7ff ffe7 	bl	80028ac <_kill>
  while (1) {}    /* Make sure we hang here */
 80028de:	e7fe      	b.n	80028de <_exit+0x12>

080028e0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b086      	sub	sp, #24
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	60f8      	str	r0, [r7, #12]
 80028e8:	60b9      	str	r1, [r7, #8]
 80028ea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028ec:	2300      	movs	r3, #0
 80028ee:	617b      	str	r3, [r7, #20]
 80028f0:	e00a      	b.n	8002908 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80028f2:	f3af 8000 	nop.w
 80028f6:	4601      	mov	r1, r0
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	1c5a      	adds	r2, r3, #1
 80028fc:	60ba      	str	r2, [r7, #8]
 80028fe:	b2ca      	uxtb	r2, r1
 8002900:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	3301      	adds	r3, #1
 8002906:	617b      	str	r3, [r7, #20]
 8002908:	697a      	ldr	r2, [r7, #20]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	429a      	cmp	r2, r3
 800290e:	dbf0      	blt.n	80028f2 <_read+0x12>
  }

  return len;
 8002910:	687b      	ldr	r3, [r7, #4]
}
 8002912:	4618      	mov	r0, r3
 8002914:	3718      	adds	r7, #24
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}

0800291a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800291a:	b580      	push	{r7, lr}
 800291c:	b086      	sub	sp, #24
 800291e:	af00      	add	r7, sp, #0
 8002920:	60f8      	str	r0, [r7, #12]
 8002922:	60b9      	str	r1, [r7, #8]
 8002924:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002926:	2300      	movs	r3, #0
 8002928:	617b      	str	r3, [r7, #20]
 800292a:	e009      	b.n	8002940 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	1c5a      	adds	r2, r3, #1
 8002930:	60ba      	str	r2, [r7, #8]
 8002932:	781b      	ldrb	r3, [r3, #0]
 8002934:	4618      	mov	r0, r3
 8002936:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	3301      	adds	r3, #1
 800293e:	617b      	str	r3, [r7, #20]
 8002940:	697a      	ldr	r2, [r7, #20]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	429a      	cmp	r2, r3
 8002946:	dbf1      	blt.n	800292c <_write+0x12>
  }
  return len;
 8002948:	687b      	ldr	r3, [r7, #4]
}
 800294a:	4618      	mov	r0, r3
 800294c:	3718      	adds	r7, #24
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}

08002952 <_close>:

int _close(int file)
{
 8002952:	b480      	push	{r7}
 8002954:	b083      	sub	sp, #12
 8002956:	af00      	add	r7, sp, #0
 8002958:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800295a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800295e:	4618      	mov	r0, r3
 8002960:	370c      	adds	r7, #12
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr

0800296a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800296a:	b480      	push	{r7}
 800296c:	b083      	sub	sp, #12
 800296e:	af00      	add	r7, sp, #0
 8002970:	6078      	str	r0, [r7, #4]
 8002972:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800297a:	605a      	str	r2, [r3, #4]
  return 0;
 800297c:	2300      	movs	r3, #0
}
 800297e:	4618      	mov	r0, r3
 8002980:	370c      	adds	r7, #12
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr

0800298a <_isatty>:

int _isatty(int file)
{
 800298a:	b480      	push	{r7}
 800298c:	b083      	sub	sp, #12
 800298e:	af00      	add	r7, sp, #0
 8002990:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002992:	2301      	movs	r3, #1
}
 8002994:	4618      	mov	r0, r3
 8002996:	370c      	adds	r7, #12
 8002998:	46bd      	mov	sp, r7
 800299a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299e:	4770      	bx	lr

080029a0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b085      	sub	sp, #20
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	60f8      	str	r0, [r7, #12]
 80029a8:	60b9      	str	r1, [r7, #8]
 80029aa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80029ac:	2300      	movs	r3, #0
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	3714      	adds	r7, #20
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr
	...

080029bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b086      	sub	sp, #24
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80029c4:	4a14      	ldr	r2, [pc, #80]	; (8002a18 <_sbrk+0x5c>)
 80029c6:	4b15      	ldr	r3, [pc, #84]	; (8002a1c <_sbrk+0x60>)
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80029d0:	4b13      	ldr	r3, [pc, #76]	; (8002a20 <_sbrk+0x64>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d102      	bne.n	80029de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80029d8:	4b11      	ldr	r3, [pc, #68]	; (8002a20 <_sbrk+0x64>)
 80029da:	4a12      	ldr	r2, [pc, #72]	; (8002a24 <_sbrk+0x68>)
 80029dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80029de:	4b10      	ldr	r3, [pc, #64]	; (8002a20 <_sbrk+0x64>)
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	4413      	add	r3, r2
 80029e6:	693a      	ldr	r2, [r7, #16]
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d207      	bcs.n	80029fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80029ec:	f004 face 	bl	8006f8c <__errno>
 80029f0:	4603      	mov	r3, r0
 80029f2:	220c      	movs	r2, #12
 80029f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80029f6:	f04f 33ff 	mov.w	r3, #4294967295
 80029fa:	e009      	b.n	8002a10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80029fc:	4b08      	ldr	r3, [pc, #32]	; (8002a20 <_sbrk+0x64>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a02:	4b07      	ldr	r3, [pc, #28]	; (8002a20 <_sbrk+0x64>)
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	4413      	add	r3, r2
 8002a0a:	4a05      	ldr	r2, [pc, #20]	; (8002a20 <_sbrk+0x64>)
 8002a0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	3718      	adds	r7, #24
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	20010000 	.word	0x20010000
 8002a1c:	00000400 	.word	0x00000400
 8002a20:	20000a78 	.word	0x20000a78
 8002a24:	20000a90 	.word	0x20000a90

08002a28 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002a2c:	4b06      	ldr	r3, [pc, #24]	; (8002a48 <SystemInit+0x20>)
 8002a2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a32:	4a05      	ldr	r2, [pc, #20]	; (8002a48 <SystemInit+0x20>)
 8002a34:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002a38:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002a3c:	bf00      	nop
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr
 8002a46:	bf00      	nop
 8002a48:	e000ed00 	.word	0xe000ed00

08002a4c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002a4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a84 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002a50:	f7ff ffea 	bl	8002a28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a54:	480c      	ldr	r0, [pc, #48]	; (8002a88 <LoopForever+0x6>)
  ldr r1, =_edata
 8002a56:	490d      	ldr	r1, [pc, #52]	; (8002a8c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002a58:	4a0d      	ldr	r2, [pc, #52]	; (8002a90 <LoopForever+0xe>)
  movs r3, #0
 8002a5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a5c:	e002      	b.n	8002a64 <LoopCopyDataInit>

08002a5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a62:	3304      	adds	r3, #4

08002a64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a68:	d3f9      	bcc.n	8002a5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a6a:	4a0a      	ldr	r2, [pc, #40]	; (8002a94 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002a6c:	4c0a      	ldr	r4, [pc, #40]	; (8002a98 <LoopForever+0x16>)
  movs r3, #0
 8002a6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a70:	e001      	b.n	8002a76 <LoopFillZerobss>

08002a72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a74:	3204      	adds	r2, #4

08002a76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a78:	d3fb      	bcc.n	8002a72 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002a7a:	f004 fa8d 	bl	8006f98 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002a7e:	f7fe fe53 	bl	8001728 <main>

08002a82 <LoopForever>:

LoopForever:
    b LoopForever
 8002a82:	e7fe      	b.n	8002a82 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002a84:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002a88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a8c:	20000270 	.word	0x20000270
  ldr r2, =_sidata
 8002a90:	0800d778 	.word	0x0800d778
  ldr r2, =_sbss
 8002a94:	20000270 	.word	0x20000270
  ldr r4, =_ebss
 8002a98:	20000a90 	.word	0x20000a90

08002a9c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002a9c:	e7fe      	b.n	8002a9c <ADC1_IRQHandler>

08002a9e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a9e:	b580      	push	{r7, lr}
 8002aa0:	b082      	sub	sp, #8
 8002aa2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002aa8:	2003      	movs	r0, #3
 8002aaa:	f000 f961 	bl	8002d70 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002aae:	2000      	movs	r0, #0
 8002ab0:	f000 f80e 	bl	8002ad0 <HAL_InitTick>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d002      	beq.n	8002ac0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	71fb      	strb	r3, [r7, #7]
 8002abe:	e001      	b.n	8002ac4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002ac0:	f7ff fd5c 	bl	800257c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002ac4:	79fb      	ldrb	r3, [r7, #7]
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3708      	adds	r7, #8
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}
	...

08002ad0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b084      	sub	sp, #16
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002adc:	4b17      	ldr	r3, [pc, #92]	; (8002b3c <HAL_InitTick+0x6c>)
 8002ade:	781b      	ldrb	r3, [r3, #0]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d023      	beq.n	8002b2c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002ae4:	4b16      	ldr	r3, [pc, #88]	; (8002b40 <HAL_InitTick+0x70>)
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	4b14      	ldr	r3, [pc, #80]	; (8002b3c <HAL_InitTick+0x6c>)
 8002aea:	781b      	ldrb	r3, [r3, #0]
 8002aec:	4619      	mov	r1, r3
 8002aee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002af2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002af6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002afa:	4618      	mov	r0, r3
 8002afc:	f000 f96d 	bl	8002dda <HAL_SYSTICK_Config>
 8002b00:	4603      	mov	r3, r0
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d10f      	bne.n	8002b26 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2b0f      	cmp	r3, #15
 8002b0a:	d809      	bhi.n	8002b20 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	6879      	ldr	r1, [r7, #4]
 8002b10:	f04f 30ff 	mov.w	r0, #4294967295
 8002b14:	f000 f937 	bl	8002d86 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002b18:	4a0a      	ldr	r2, [pc, #40]	; (8002b44 <HAL_InitTick+0x74>)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6013      	str	r3, [r2, #0]
 8002b1e:	e007      	b.n	8002b30 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	73fb      	strb	r3, [r7, #15]
 8002b24:	e004      	b.n	8002b30 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	73fb      	strb	r3, [r7, #15]
 8002b2a:	e001      	b.n	8002b30 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002b30:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	3710      	adds	r7, #16
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	bf00      	nop
 8002b3c:	20000098 	.word	0x20000098
 8002b40:	20000090 	.word	0x20000090
 8002b44:	20000094 	.word	0x20000094

08002b48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002b4c:	4b06      	ldr	r3, [pc, #24]	; (8002b68 <HAL_IncTick+0x20>)
 8002b4e:	781b      	ldrb	r3, [r3, #0]
 8002b50:	461a      	mov	r2, r3
 8002b52:	4b06      	ldr	r3, [pc, #24]	; (8002b6c <HAL_IncTick+0x24>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4413      	add	r3, r2
 8002b58:	4a04      	ldr	r2, [pc, #16]	; (8002b6c <HAL_IncTick+0x24>)
 8002b5a:	6013      	str	r3, [r2, #0]
}
 8002b5c:	bf00      	nop
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr
 8002b66:	bf00      	nop
 8002b68:	20000098 	.word	0x20000098
 8002b6c:	20000a7c 	.word	0x20000a7c

08002b70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b70:	b480      	push	{r7}
 8002b72:	af00      	add	r7, sp, #0
  return uwTick;
 8002b74:	4b03      	ldr	r3, [pc, #12]	; (8002b84 <HAL_GetTick+0x14>)
 8002b76:	681b      	ldr	r3, [r3, #0]
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr
 8002b82:	bf00      	nop
 8002b84:	20000a7c 	.word	0x20000a7c

08002b88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b084      	sub	sp, #16
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b90:	f7ff ffee 	bl	8002b70 <HAL_GetTick>
 8002b94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ba0:	d005      	beq.n	8002bae <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002ba2:	4b0a      	ldr	r3, [pc, #40]	; (8002bcc <HAL_Delay+0x44>)
 8002ba4:	781b      	ldrb	r3, [r3, #0]
 8002ba6:	461a      	mov	r2, r3
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	4413      	add	r3, r2
 8002bac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002bae:	bf00      	nop
 8002bb0:	f7ff ffde 	bl	8002b70 <HAL_GetTick>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	1ad3      	subs	r3, r2, r3
 8002bba:	68fa      	ldr	r2, [r7, #12]
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	d8f7      	bhi.n	8002bb0 <HAL_Delay+0x28>
  {
  }
}
 8002bc0:	bf00      	nop
 8002bc2:	bf00      	nop
 8002bc4:	3710      	adds	r7, #16
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	bf00      	nop
 8002bcc:	20000098 	.word	0x20000098

08002bd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b085      	sub	sp, #20
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	f003 0307 	and.w	r3, r3, #7
 8002bde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002be0:	4b0c      	ldr	r3, [pc, #48]	; (8002c14 <__NVIC_SetPriorityGrouping+0x44>)
 8002be2:	68db      	ldr	r3, [r3, #12]
 8002be4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002be6:	68ba      	ldr	r2, [r7, #8]
 8002be8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002bec:	4013      	ands	r3, r2
 8002bee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002bf8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002bfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c02:	4a04      	ldr	r2, [pc, #16]	; (8002c14 <__NVIC_SetPriorityGrouping+0x44>)
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	60d3      	str	r3, [r2, #12]
}
 8002c08:	bf00      	nop
 8002c0a:	3714      	adds	r7, #20
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c12:	4770      	bx	lr
 8002c14:	e000ed00 	.word	0xe000ed00

08002c18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c1c:	4b04      	ldr	r3, [pc, #16]	; (8002c30 <__NVIC_GetPriorityGrouping+0x18>)
 8002c1e:	68db      	ldr	r3, [r3, #12]
 8002c20:	0a1b      	lsrs	r3, r3, #8
 8002c22:	f003 0307 	and.w	r3, r3, #7
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr
 8002c30:	e000ed00 	.word	0xe000ed00

08002c34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b083      	sub	sp, #12
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	db0b      	blt.n	8002c5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c46:	79fb      	ldrb	r3, [r7, #7]
 8002c48:	f003 021f 	and.w	r2, r3, #31
 8002c4c:	4907      	ldr	r1, [pc, #28]	; (8002c6c <__NVIC_EnableIRQ+0x38>)
 8002c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c52:	095b      	lsrs	r3, r3, #5
 8002c54:	2001      	movs	r0, #1
 8002c56:	fa00 f202 	lsl.w	r2, r0, r2
 8002c5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002c5e:	bf00      	nop
 8002c60:	370c      	adds	r7, #12
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr
 8002c6a:	bf00      	nop
 8002c6c:	e000e100 	.word	0xe000e100

08002c70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b083      	sub	sp, #12
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	4603      	mov	r3, r0
 8002c78:	6039      	str	r1, [r7, #0]
 8002c7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	db0a      	blt.n	8002c9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	b2da      	uxtb	r2, r3
 8002c88:	490c      	ldr	r1, [pc, #48]	; (8002cbc <__NVIC_SetPriority+0x4c>)
 8002c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c8e:	0112      	lsls	r2, r2, #4
 8002c90:	b2d2      	uxtb	r2, r2
 8002c92:	440b      	add	r3, r1
 8002c94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c98:	e00a      	b.n	8002cb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	b2da      	uxtb	r2, r3
 8002c9e:	4908      	ldr	r1, [pc, #32]	; (8002cc0 <__NVIC_SetPriority+0x50>)
 8002ca0:	79fb      	ldrb	r3, [r7, #7]
 8002ca2:	f003 030f 	and.w	r3, r3, #15
 8002ca6:	3b04      	subs	r3, #4
 8002ca8:	0112      	lsls	r2, r2, #4
 8002caa:	b2d2      	uxtb	r2, r2
 8002cac:	440b      	add	r3, r1
 8002cae:	761a      	strb	r2, [r3, #24]
}
 8002cb0:	bf00      	nop
 8002cb2:	370c      	adds	r7, #12
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cba:	4770      	bx	lr
 8002cbc:	e000e100 	.word	0xe000e100
 8002cc0:	e000ed00 	.word	0xe000ed00

08002cc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b089      	sub	sp, #36	; 0x24
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	60f8      	str	r0, [r7, #12]
 8002ccc:	60b9      	str	r1, [r7, #8]
 8002cce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	f003 0307 	and.w	r3, r3, #7
 8002cd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cd8:	69fb      	ldr	r3, [r7, #28]
 8002cda:	f1c3 0307 	rsb	r3, r3, #7
 8002cde:	2b04      	cmp	r3, #4
 8002ce0:	bf28      	it	cs
 8002ce2:	2304      	movcs	r3, #4
 8002ce4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ce6:	69fb      	ldr	r3, [r7, #28]
 8002ce8:	3304      	adds	r3, #4
 8002cea:	2b06      	cmp	r3, #6
 8002cec:	d902      	bls.n	8002cf4 <NVIC_EncodePriority+0x30>
 8002cee:	69fb      	ldr	r3, [r7, #28]
 8002cf0:	3b03      	subs	r3, #3
 8002cf2:	e000      	b.n	8002cf6 <NVIC_EncodePriority+0x32>
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cf8:	f04f 32ff 	mov.w	r2, #4294967295
 8002cfc:	69bb      	ldr	r3, [r7, #24]
 8002cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002d02:	43da      	mvns	r2, r3
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	401a      	ands	r2, r3
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d0c:	f04f 31ff 	mov.w	r1, #4294967295
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	fa01 f303 	lsl.w	r3, r1, r3
 8002d16:	43d9      	mvns	r1, r3
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d1c:	4313      	orrs	r3, r2
         );
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3724      	adds	r7, #36	; 0x24
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr
	...

08002d2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	3b01      	subs	r3, #1
 8002d38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d3c:	d301      	bcc.n	8002d42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e00f      	b.n	8002d62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d42:	4a0a      	ldr	r2, [pc, #40]	; (8002d6c <SysTick_Config+0x40>)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	3b01      	subs	r3, #1
 8002d48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d4a:	210f      	movs	r1, #15
 8002d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8002d50:	f7ff ff8e 	bl	8002c70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d54:	4b05      	ldr	r3, [pc, #20]	; (8002d6c <SysTick_Config+0x40>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d5a:	4b04      	ldr	r3, [pc, #16]	; (8002d6c <SysTick_Config+0x40>)
 8002d5c:	2207      	movs	r2, #7
 8002d5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d60:	2300      	movs	r3, #0
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3708      	adds	r7, #8
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	e000e010 	.word	0xe000e010

08002d70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b082      	sub	sp, #8
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d78:	6878      	ldr	r0, [r7, #4]
 8002d7a:	f7ff ff29 	bl	8002bd0 <__NVIC_SetPriorityGrouping>
}
 8002d7e:	bf00      	nop
 8002d80:	3708      	adds	r7, #8
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}

08002d86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d86:	b580      	push	{r7, lr}
 8002d88:	b086      	sub	sp, #24
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	60b9      	str	r1, [r7, #8]
 8002d90:	607a      	str	r2, [r7, #4]
 8002d92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002d94:	2300      	movs	r3, #0
 8002d96:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002d98:	f7ff ff3e 	bl	8002c18 <__NVIC_GetPriorityGrouping>
 8002d9c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	68b9      	ldr	r1, [r7, #8]
 8002da2:	6978      	ldr	r0, [r7, #20]
 8002da4:	f7ff ff8e 	bl	8002cc4 <NVIC_EncodePriority>
 8002da8:	4602      	mov	r2, r0
 8002daa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dae:	4611      	mov	r1, r2
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7ff ff5d 	bl	8002c70 <__NVIC_SetPriority>
}
 8002db6:	bf00      	nop
 8002db8:	3718      	adds	r7, #24
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}

08002dbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dbe:	b580      	push	{r7, lr}
 8002dc0:	b082      	sub	sp, #8
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002dc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f7ff ff31 	bl	8002c34 <__NVIC_EnableIRQ>
}
 8002dd2:	bf00      	nop
 8002dd4:	3708      	adds	r7, #8
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}

08002dda <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002dda:	b580      	push	{r7, lr}
 8002ddc:	b082      	sub	sp, #8
 8002dde:	af00      	add	r7, sp, #0
 8002de0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f7ff ffa2 	bl	8002d2c <SysTick_Config>
 8002de8:	4603      	mov	r3, r0
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3708      	adds	r7, #8
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}

08002df2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002df2:	b480      	push	{r7}
 8002df4:	b085      	sub	sp, #20
 8002df6:	af00      	add	r7, sp, #0
 8002df8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	2b02      	cmp	r3, #2
 8002e08:	d008      	beq.n	8002e1c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2204      	movs	r2, #4
 8002e0e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2200      	movs	r2, #0
 8002e14:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	e022      	b.n	8002e62 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	681a      	ldr	r2, [r3, #0]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f022 020e 	bic.w	r2, r2, #14
 8002e2a:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f022 0201 	bic.w	r2, r2, #1
 8002e3a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e40:	f003 021c 	and.w	r2, r3, #28
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e48:	2101      	movs	r1, #1
 8002e4a:	fa01 f202 	lsl.w	r2, r1, r2
 8002e4e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2201      	movs	r2, #1
 8002e54:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8002e60:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	3714      	adds	r7, #20
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr

08002e6e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002e6e:	b580      	push	{r7, lr}
 8002e70:	b084      	sub	sp, #16
 8002e72:	af00      	add	r7, sp, #0
 8002e74:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e76:	2300      	movs	r3, #0
 8002e78:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	2b02      	cmp	r3, #2
 8002e84:	d005      	beq.n	8002e92 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2204      	movs	r2, #4
 8002e8a:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	73fb      	strb	r3, [r7, #15]
 8002e90:	e029      	b.n	8002ee6 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f022 020e 	bic.w	r2, r2, #14
 8002ea0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f022 0201 	bic.w	r2, r2, #1
 8002eb0:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eb6:	f003 021c 	and.w	r2, r3, #28
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ebe:	2101      	movs	r1, #1
 8002ec0:	fa01 f202 	lsl.w	r2, r1, r2
 8002ec4:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2201      	movs	r2, #1
 8002eca:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d003      	beq.n	8002ee6 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	4798      	blx	r3
    }
  }
  return status;
 8002ee6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3710      	adds	r7, #16
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}

08002ef0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b087      	sub	sp, #28
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
 8002ef8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002efa:	2300      	movs	r3, #0
 8002efc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002efe:	e148      	b.n	8003192 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	681a      	ldr	r2, [r3, #0]
 8002f04:	2101      	movs	r1, #1
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	fa01 f303 	lsl.w	r3, r1, r3
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	f000 813a 	beq.w	800318c <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	f003 0303 	and.w	r3, r3, #3
 8002f20:	2b01      	cmp	r3, #1
 8002f22:	d005      	beq.n	8002f30 <HAL_GPIO_Init+0x40>
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	f003 0303 	and.w	r3, r3, #3
 8002f2c:	2b02      	cmp	r3, #2
 8002f2e:	d130      	bne.n	8002f92 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	005b      	lsls	r3, r3, #1
 8002f3a:	2203      	movs	r2, #3
 8002f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f40:	43db      	mvns	r3, r3
 8002f42:	693a      	ldr	r2, [r7, #16]
 8002f44:	4013      	ands	r3, r2
 8002f46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	68da      	ldr	r2, [r3, #12]
 8002f4c:	697b      	ldr	r3, [r7, #20]
 8002f4e:	005b      	lsls	r3, r3, #1
 8002f50:	fa02 f303 	lsl.w	r3, r2, r3
 8002f54:	693a      	ldr	r2, [r7, #16]
 8002f56:	4313      	orrs	r3, r2
 8002f58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	693a      	ldr	r2, [r7, #16]
 8002f5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002f66:	2201      	movs	r2, #1
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6e:	43db      	mvns	r3, r3
 8002f70:	693a      	ldr	r2, [r7, #16]
 8002f72:	4013      	ands	r3, r2
 8002f74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	091b      	lsrs	r3, r3, #4
 8002f7c:	f003 0201 	and.w	r2, r3, #1
 8002f80:	697b      	ldr	r3, [r7, #20]
 8002f82:	fa02 f303 	lsl.w	r3, r2, r3
 8002f86:	693a      	ldr	r2, [r7, #16]
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	693a      	ldr	r2, [r7, #16]
 8002f90:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	f003 0303 	and.w	r3, r3, #3
 8002f9a:	2b03      	cmp	r3, #3
 8002f9c:	d017      	beq.n	8002fce <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	68db      	ldr	r3, [r3, #12]
 8002fa2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	005b      	lsls	r3, r3, #1
 8002fa8:	2203      	movs	r2, #3
 8002faa:	fa02 f303 	lsl.w	r3, r2, r3
 8002fae:	43db      	mvns	r3, r3
 8002fb0:	693a      	ldr	r2, [r7, #16]
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	689a      	ldr	r2, [r3, #8]
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	005b      	lsls	r3, r3, #1
 8002fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc2:	693a      	ldr	r2, [r7, #16]
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	693a      	ldr	r2, [r7, #16]
 8002fcc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	f003 0303 	and.w	r3, r3, #3
 8002fd6:	2b02      	cmp	r3, #2
 8002fd8:	d123      	bne.n	8003022 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	08da      	lsrs	r2, r3, #3
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	3208      	adds	r2, #8
 8002fe2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fe6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	f003 0307 	and.w	r3, r3, #7
 8002fee:	009b      	lsls	r3, r3, #2
 8002ff0:	220f      	movs	r2, #15
 8002ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff6:	43db      	mvns	r3, r3
 8002ff8:	693a      	ldr	r2, [r7, #16]
 8002ffa:	4013      	ands	r3, r2
 8002ffc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	691a      	ldr	r2, [r3, #16]
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	f003 0307 	and.w	r3, r3, #7
 8003008:	009b      	lsls	r3, r3, #2
 800300a:	fa02 f303 	lsl.w	r3, r2, r3
 800300e:	693a      	ldr	r2, [r7, #16]
 8003010:	4313      	orrs	r3, r2
 8003012:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	08da      	lsrs	r2, r3, #3
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	3208      	adds	r2, #8
 800301c:	6939      	ldr	r1, [r7, #16]
 800301e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	005b      	lsls	r3, r3, #1
 800302c:	2203      	movs	r2, #3
 800302e:	fa02 f303 	lsl.w	r3, r2, r3
 8003032:	43db      	mvns	r3, r3
 8003034:	693a      	ldr	r2, [r7, #16]
 8003036:	4013      	ands	r3, r2
 8003038:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	f003 0203 	and.w	r2, r3, #3
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	005b      	lsls	r3, r3, #1
 8003046:	fa02 f303 	lsl.w	r3, r2, r3
 800304a:	693a      	ldr	r2, [r7, #16]
 800304c:	4313      	orrs	r3, r2
 800304e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	693a      	ldr	r2, [r7, #16]
 8003054:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800305e:	2b00      	cmp	r3, #0
 8003060:	f000 8094 	beq.w	800318c <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003064:	4b52      	ldr	r3, [pc, #328]	; (80031b0 <HAL_GPIO_Init+0x2c0>)
 8003066:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003068:	4a51      	ldr	r2, [pc, #324]	; (80031b0 <HAL_GPIO_Init+0x2c0>)
 800306a:	f043 0301 	orr.w	r3, r3, #1
 800306e:	6613      	str	r3, [r2, #96]	; 0x60
 8003070:	4b4f      	ldr	r3, [pc, #316]	; (80031b0 <HAL_GPIO_Init+0x2c0>)
 8003072:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003074:	f003 0301 	and.w	r3, r3, #1
 8003078:	60bb      	str	r3, [r7, #8]
 800307a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800307c:	4a4d      	ldr	r2, [pc, #308]	; (80031b4 <HAL_GPIO_Init+0x2c4>)
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	089b      	lsrs	r3, r3, #2
 8003082:	3302      	adds	r3, #2
 8003084:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003088:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	f003 0303 	and.w	r3, r3, #3
 8003090:	009b      	lsls	r3, r3, #2
 8003092:	220f      	movs	r2, #15
 8003094:	fa02 f303 	lsl.w	r3, r2, r3
 8003098:	43db      	mvns	r3, r3
 800309a:	693a      	ldr	r2, [r7, #16]
 800309c:	4013      	ands	r3, r2
 800309e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80030a6:	d00d      	beq.n	80030c4 <HAL_GPIO_Init+0x1d4>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	4a43      	ldr	r2, [pc, #268]	; (80031b8 <HAL_GPIO_Init+0x2c8>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d007      	beq.n	80030c0 <HAL_GPIO_Init+0x1d0>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	4a42      	ldr	r2, [pc, #264]	; (80031bc <HAL_GPIO_Init+0x2cc>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d101      	bne.n	80030bc <HAL_GPIO_Init+0x1cc>
 80030b8:	2302      	movs	r3, #2
 80030ba:	e004      	b.n	80030c6 <HAL_GPIO_Init+0x1d6>
 80030bc:	2307      	movs	r3, #7
 80030be:	e002      	b.n	80030c6 <HAL_GPIO_Init+0x1d6>
 80030c0:	2301      	movs	r3, #1
 80030c2:	e000      	b.n	80030c6 <HAL_GPIO_Init+0x1d6>
 80030c4:	2300      	movs	r3, #0
 80030c6:	697a      	ldr	r2, [r7, #20]
 80030c8:	f002 0203 	and.w	r2, r2, #3
 80030cc:	0092      	lsls	r2, r2, #2
 80030ce:	4093      	lsls	r3, r2
 80030d0:	693a      	ldr	r2, [r7, #16]
 80030d2:	4313      	orrs	r3, r2
 80030d4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80030d6:	4937      	ldr	r1, [pc, #220]	; (80031b4 <HAL_GPIO_Init+0x2c4>)
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	089b      	lsrs	r3, r3, #2
 80030dc:	3302      	adds	r3, #2
 80030de:	693a      	ldr	r2, [r7, #16]
 80030e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80030e4:	4b36      	ldr	r3, [pc, #216]	; (80031c0 <HAL_GPIO_Init+0x2d0>)
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	43db      	mvns	r3, r3
 80030ee:	693a      	ldr	r2, [r7, #16]
 80030f0:	4013      	ands	r3, r2
 80030f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d003      	beq.n	8003108 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8003100:	693a      	ldr	r2, [r7, #16]
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	4313      	orrs	r3, r2
 8003106:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003108:	4a2d      	ldr	r2, [pc, #180]	; (80031c0 <HAL_GPIO_Init+0x2d0>)
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800310e:	4b2c      	ldr	r3, [pc, #176]	; (80031c0 <HAL_GPIO_Init+0x2d0>)
 8003110:	68db      	ldr	r3, [r3, #12]
 8003112:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	43db      	mvns	r3, r3
 8003118:	693a      	ldr	r2, [r7, #16]
 800311a:	4013      	ands	r3, r2
 800311c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003126:	2b00      	cmp	r3, #0
 8003128:	d003      	beq.n	8003132 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800312a:	693a      	ldr	r2, [r7, #16]
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	4313      	orrs	r3, r2
 8003130:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003132:	4a23      	ldr	r2, [pc, #140]	; (80031c0 <HAL_GPIO_Init+0x2d0>)
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003138:	4b21      	ldr	r3, [pc, #132]	; (80031c0 <HAL_GPIO_Init+0x2d0>)
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	43db      	mvns	r3, r3
 8003142:	693a      	ldr	r2, [r7, #16]
 8003144:	4013      	ands	r3, r2
 8003146:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003150:	2b00      	cmp	r3, #0
 8003152:	d003      	beq.n	800315c <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8003154:	693a      	ldr	r2, [r7, #16]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	4313      	orrs	r3, r2
 800315a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800315c:	4a18      	ldr	r2, [pc, #96]	; (80031c0 <HAL_GPIO_Init+0x2d0>)
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003162:	4b17      	ldr	r3, [pc, #92]	; (80031c0 <HAL_GPIO_Init+0x2d0>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	43db      	mvns	r3, r3
 800316c:	693a      	ldr	r2, [r7, #16]
 800316e:	4013      	ands	r3, r2
 8003170:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800317a:	2b00      	cmp	r3, #0
 800317c:	d003      	beq.n	8003186 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 800317e:	693a      	ldr	r2, [r7, #16]
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	4313      	orrs	r3, r2
 8003184:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003186:	4a0e      	ldr	r2, [pc, #56]	; (80031c0 <HAL_GPIO_Init+0x2d0>)
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800318c:	697b      	ldr	r3, [r7, #20]
 800318e:	3301      	adds	r3, #1
 8003190:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	fa22 f303 	lsr.w	r3, r2, r3
 800319c:	2b00      	cmp	r3, #0
 800319e:	f47f aeaf 	bne.w	8002f00 <HAL_GPIO_Init+0x10>
  }
}
 80031a2:	bf00      	nop
 80031a4:	bf00      	nop
 80031a6:	371c      	adds	r7, #28
 80031a8:	46bd      	mov	sp, r7
 80031aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ae:	4770      	bx	lr
 80031b0:	40021000 	.word	0x40021000
 80031b4:	40010000 	.word	0x40010000
 80031b8:	48000400 	.word	0x48000400
 80031bc:	48000800 	.word	0x48000800
 80031c0:	40010400 	.word	0x40010400

080031c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
 80031cc:	460b      	mov	r3, r1
 80031ce:	807b      	strh	r3, [r7, #2]
 80031d0:	4613      	mov	r3, r2
 80031d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80031d4:	787b      	ldrb	r3, [r7, #1]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d003      	beq.n	80031e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80031da:	887a      	ldrh	r2, [r7, #2]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80031e0:	e002      	b.n	80031e8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80031e2:	887a      	ldrh	r2, [r7, #2]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80031e8:	bf00      	nop
 80031ea:	370c      	adds	r7, #12
 80031ec:	46bd      	mov	sp, r7
 80031ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f2:	4770      	bx	lr

080031f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b082      	sub	sp, #8
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d101      	bne.n	8003206 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e081      	b.n	800330a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800320c:	b2db      	uxtb	r3, r3
 800320e:	2b00      	cmp	r3, #0
 8003210:	d106      	bne.n	8003220 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2200      	movs	r2, #0
 8003216:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f7ff f9d2 	bl	80025c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2224      	movs	r2, #36	; 0x24
 8003224:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f022 0201 	bic.w	r2, r2, #1
 8003236:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	685a      	ldr	r2, [r3, #4]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003244:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	689a      	ldr	r2, [r3, #8]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003254:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	68db      	ldr	r3, [r3, #12]
 800325a:	2b01      	cmp	r3, #1
 800325c:	d107      	bne.n	800326e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	689a      	ldr	r2, [r3, #8]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800326a:	609a      	str	r2, [r3, #8]
 800326c:	e006      	b.n	800327c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	689a      	ldr	r2, [r3, #8]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800327a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	68db      	ldr	r3, [r3, #12]
 8003280:	2b02      	cmp	r3, #2
 8003282:	d104      	bne.n	800328e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800328c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	687a      	ldr	r2, [r7, #4]
 8003296:	6812      	ldr	r2, [r2, #0]
 8003298:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800329c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80032a0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	68da      	ldr	r2, [r3, #12]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80032b0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	691a      	ldr	r2, [r3, #16]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	695b      	ldr	r3, [r3, #20]
 80032ba:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	699b      	ldr	r3, [r3, #24]
 80032c2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	430a      	orrs	r2, r1
 80032ca:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	69d9      	ldr	r1, [r3, #28]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6a1a      	ldr	r2, [r3, #32]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	430a      	orrs	r2, r1
 80032da:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f042 0201 	orr.w	r2, r2, #1
 80032ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2200      	movs	r2, #0
 80032f0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2220      	movs	r2, #32
 80032f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2200      	movs	r2, #0
 8003304:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003308:	2300      	movs	r3, #0
}
 800330a:	4618      	mov	r0, r3
 800330c:	3708      	adds	r7, #8
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
	...

08003314 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b088      	sub	sp, #32
 8003318:	af02      	add	r7, sp, #8
 800331a:	60f8      	str	r0, [r7, #12]
 800331c:	4608      	mov	r0, r1
 800331e:	4611      	mov	r1, r2
 8003320:	461a      	mov	r2, r3
 8003322:	4603      	mov	r3, r0
 8003324:	817b      	strh	r3, [r7, #10]
 8003326:	460b      	mov	r3, r1
 8003328:	813b      	strh	r3, [r7, #8]
 800332a:	4613      	mov	r3, r2
 800332c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003334:	b2db      	uxtb	r3, r3
 8003336:	2b20      	cmp	r3, #32
 8003338:	f040 80f9 	bne.w	800352e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800333c:	6a3b      	ldr	r3, [r7, #32]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d002      	beq.n	8003348 <HAL_I2C_Mem_Write+0x34>
 8003342:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003344:	2b00      	cmp	r3, #0
 8003346:	d105      	bne.n	8003354 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800334e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003350:	2301      	movs	r3, #1
 8003352:	e0ed      	b.n	8003530 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800335a:	2b01      	cmp	r3, #1
 800335c:	d101      	bne.n	8003362 <HAL_I2C_Mem_Write+0x4e>
 800335e:	2302      	movs	r3, #2
 8003360:	e0e6      	b.n	8003530 <HAL_I2C_Mem_Write+0x21c>
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2201      	movs	r2, #1
 8003366:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800336a:	f7ff fc01 	bl	8002b70 <HAL_GetTick>
 800336e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	9300      	str	r3, [sp, #0]
 8003374:	2319      	movs	r3, #25
 8003376:	2201      	movs	r2, #1
 8003378:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800337c:	68f8      	ldr	r0, [r7, #12]
 800337e:	f000 fac3 	bl	8003908 <I2C_WaitOnFlagUntilTimeout>
 8003382:	4603      	mov	r3, r0
 8003384:	2b00      	cmp	r3, #0
 8003386:	d001      	beq.n	800338c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e0d1      	b.n	8003530 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2221      	movs	r2, #33	; 0x21
 8003390:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2240      	movs	r2, #64	; 0x40
 8003398:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2200      	movs	r2, #0
 80033a0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	6a3a      	ldr	r2, [r7, #32]
 80033a6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80033ac:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	2200      	movs	r2, #0
 80033b2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80033b4:	88f8      	ldrh	r0, [r7, #6]
 80033b6:	893a      	ldrh	r2, [r7, #8]
 80033b8:	8979      	ldrh	r1, [r7, #10]
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	9301      	str	r3, [sp, #4]
 80033be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033c0:	9300      	str	r3, [sp, #0]
 80033c2:	4603      	mov	r3, r0
 80033c4:	68f8      	ldr	r0, [r7, #12]
 80033c6:	f000 f9d3 	bl	8003770 <I2C_RequestMemoryWrite>
 80033ca:	4603      	mov	r3, r0
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d005      	beq.n	80033dc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	e0a9      	b.n	8003530 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033e0:	b29b      	uxth	r3, r3
 80033e2:	2bff      	cmp	r3, #255	; 0xff
 80033e4:	d90e      	bls.n	8003404 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	22ff      	movs	r2, #255	; 0xff
 80033ea:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033f0:	b2da      	uxtb	r2, r3
 80033f2:	8979      	ldrh	r1, [r7, #10]
 80033f4:	2300      	movs	r3, #0
 80033f6:	9300      	str	r3, [sp, #0]
 80033f8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80033fc:	68f8      	ldr	r0, [r7, #12]
 80033fe:	f000 fc2b 	bl	8003c58 <I2C_TransferConfig>
 8003402:	e00f      	b.n	8003424 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003408:	b29a      	uxth	r2, r3
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003412:	b2da      	uxtb	r2, r3
 8003414:	8979      	ldrh	r1, [r7, #10]
 8003416:	2300      	movs	r3, #0
 8003418:	9300      	str	r3, [sp, #0]
 800341a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800341e:	68f8      	ldr	r0, [r7, #12]
 8003420:	f000 fc1a 	bl	8003c58 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003424:	697a      	ldr	r2, [r7, #20]
 8003426:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003428:	68f8      	ldr	r0, [r7, #12]
 800342a:	f000 faad 	bl	8003988 <I2C_WaitOnTXISFlagUntilTimeout>
 800342e:	4603      	mov	r3, r0
 8003430:	2b00      	cmp	r3, #0
 8003432:	d001      	beq.n	8003438 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	e07b      	b.n	8003530 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800343c:	781a      	ldrb	r2, [r3, #0]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003448:	1c5a      	adds	r2, r3, #1
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003452:	b29b      	uxth	r3, r3
 8003454:	3b01      	subs	r3, #1
 8003456:	b29a      	uxth	r2, r3
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003460:	3b01      	subs	r3, #1
 8003462:	b29a      	uxth	r2, r3
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800346c:	b29b      	uxth	r3, r3
 800346e:	2b00      	cmp	r3, #0
 8003470:	d034      	beq.n	80034dc <HAL_I2C_Mem_Write+0x1c8>
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003476:	2b00      	cmp	r3, #0
 8003478:	d130      	bne.n	80034dc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	9300      	str	r3, [sp, #0]
 800347e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003480:	2200      	movs	r2, #0
 8003482:	2180      	movs	r1, #128	; 0x80
 8003484:	68f8      	ldr	r0, [r7, #12]
 8003486:	f000 fa3f 	bl	8003908 <I2C_WaitOnFlagUntilTimeout>
 800348a:	4603      	mov	r3, r0
 800348c:	2b00      	cmp	r3, #0
 800348e:	d001      	beq.n	8003494 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	e04d      	b.n	8003530 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003498:	b29b      	uxth	r3, r3
 800349a:	2bff      	cmp	r3, #255	; 0xff
 800349c:	d90e      	bls.n	80034bc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	22ff      	movs	r2, #255	; 0xff
 80034a2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034a8:	b2da      	uxtb	r2, r3
 80034aa:	8979      	ldrh	r1, [r7, #10]
 80034ac:	2300      	movs	r3, #0
 80034ae:	9300      	str	r3, [sp, #0]
 80034b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80034b4:	68f8      	ldr	r0, [r7, #12]
 80034b6:	f000 fbcf 	bl	8003c58 <I2C_TransferConfig>
 80034ba:	e00f      	b.n	80034dc <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034c0:	b29a      	uxth	r2, r3
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034ca:	b2da      	uxtb	r2, r3
 80034cc:	8979      	ldrh	r1, [r7, #10]
 80034ce:	2300      	movs	r3, #0
 80034d0:	9300      	str	r3, [sp, #0]
 80034d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80034d6:	68f8      	ldr	r0, [r7, #12]
 80034d8:	f000 fbbe 	bl	8003c58 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034e0:	b29b      	uxth	r3, r3
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d19e      	bne.n	8003424 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034e6:	697a      	ldr	r2, [r7, #20]
 80034e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80034ea:	68f8      	ldr	r0, [r7, #12]
 80034ec:	f000 fa8c 	bl	8003a08 <I2C_WaitOnSTOPFlagUntilTimeout>
 80034f0:	4603      	mov	r3, r0
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d001      	beq.n	80034fa <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	e01a      	b.n	8003530 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	2220      	movs	r2, #32
 8003500:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	6859      	ldr	r1, [r3, #4]
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	4b0a      	ldr	r3, [pc, #40]	; (8003538 <HAL_I2C_Mem_Write+0x224>)
 800350e:	400b      	ands	r3, r1
 8003510:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	2220      	movs	r2, #32
 8003516:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2200      	movs	r2, #0
 800351e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2200      	movs	r2, #0
 8003526:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800352a:	2300      	movs	r3, #0
 800352c:	e000      	b.n	8003530 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800352e:	2302      	movs	r3, #2
  }
}
 8003530:	4618      	mov	r0, r3
 8003532:	3718      	adds	r7, #24
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}
 8003538:	fe00e800 	.word	0xfe00e800

0800353c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b088      	sub	sp, #32
 8003540:	af02      	add	r7, sp, #8
 8003542:	60f8      	str	r0, [r7, #12]
 8003544:	4608      	mov	r0, r1
 8003546:	4611      	mov	r1, r2
 8003548:	461a      	mov	r2, r3
 800354a:	4603      	mov	r3, r0
 800354c:	817b      	strh	r3, [r7, #10]
 800354e:	460b      	mov	r3, r1
 8003550:	813b      	strh	r3, [r7, #8]
 8003552:	4613      	mov	r3, r2
 8003554:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800355c:	b2db      	uxtb	r3, r3
 800355e:	2b20      	cmp	r3, #32
 8003560:	f040 80fd 	bne.w	800375e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003564:	6a3b      	ldr	r3, [r7, #32]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d002      	beq.n	8003570 <HAL_I2C_Mem_Read+0x34>
 800356a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800356c:	2b00      	cmp	r3, #0
 800356e:	d105      	bne.n	800357c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003576:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003578:	2301      	movs	r3, #1
 800357a:	e0f1      	b.n	8003760 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003582:	2b01      	cmp	r3, #1
 8003584:	d101      	bne.n	800358a <HAL_I2C_Mem_Read+0x4e>
 8003586:	2302      	movs	r3, #2
 8003588:	e0ea      	b.n	8003760 <HAL_I2C_Mem_Read+0x224>
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2201      	movs	r2, #1
 800358e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003592:	f7ff faed 	bl	8002b70 <HAL_GetTick>
 8003596:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	9300      	str	r3, [sp, #0]
 800359c:	2319      	movs	r3, #25
 800359e:	2201      	movs	r2, #1
 80035a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80035a4:	68f8      	ldr	r0, [r7, #12]
 80035a6:	f000 f9af 	bl	8003908 <I2C_WaitOnFlagUntilTimeout>
 80035aa:	4603      	mov	r3, r0
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d001      	beq.n	80035b4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	e0d5      	b.n	8003760 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	2222      	movs	r2, #34	; 0x22
 80035b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2240      	movs	r2, #64	; 0x40
 80035c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2200      	movs	r2, #0
 80035c8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	6a3a      	ldr	r2, [r7, #32]
 80035ce:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80035d4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	2200      	movs	r2, #0
 80035da:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80035dc:	88f8      	ldrh	r0, [r7, #6]
 80035de:	893a      	ldrh	r2, [r7, #8]
 80035e0:	8979      	ldrh	r1, [r7, #10]
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	9301      	str	r3, [sp, #4]
 80035e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035e8:	9300      	str	r3, [sp, #0]
 80035ea:	4603      	mov	r3, r0
 80035ec:	68f8      	ldr	r0, [r7, #12]
 80035ee:	f000 f913 	bl	8003818 <I2C_RequestMemoryRead>
 80035f2:	4603      	mov	r3, r0
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d005      	beq.n	8003604 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	2200      	movs	r2, #0
 80035fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e0ad      	b.n	8003760 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003608:	b29b      	uxth	r3, r3
 800360a:	2bff      	cmp	r3, #255	; 0xff
 800360c:	d90e      	bls.n	800362c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	22ff      	movs	r2, #255	; 0xff
 8003612:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003618:	b2da      	uxtb	r2, r3
 800361a:	8979      	ldrh	r1, [r7, #10]
 800361c:	4b52      	ldr	r3, [pc, #328]	; (8003768 <HAL_I2C_Mem_Read+0x22c>)
 800361e:	9300      	str	r3, [sp, #0]
 8003620:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003624:	68f8      	ldr	r0, [r7, #12]
 8003626:	f000 fb17 	bl	8003c58 <I2C_TransferConfig>
 800362a:	e00f      	b.n	800364c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003630:	b29a      	uxth	r2, r3
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800363a:	b2da      	uxtb	r2, r3
 800363c:	8979      	ldrh	r1, [r7, #10]
 800363e:	4b4a      	ldr	r3, [pc, #296]	; (8003768 <HAL_I2C_Mem_Read+0x22c>)
 8003640:	9300      	str	r3, [sp, #0]
 8003642:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003646:	68f8      	ldr	r0, [r7, #12]
 8003648:	f000 fb06 	bl	8003c58 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	9300      	str	r3, [sp, #0]
 8003650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003652:	2200      	movs	r2, #0
 8003654:	2104      	movs	r1, #4
 8003656:	68f8      	ldr	r0, [r7, #12]
 8003658:	f000 f956 	bl	8003908 <I2C_WaitOnFlagUntilTimeout>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d001      	beq.n	8003666 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e07c      	b.n	8003760 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003670:	b2d2      	uxtb	r2, r2
 8003672:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003678:	1c5a      	adds	r2, r3, #1
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003682:	3b01      	subs	r3, #1
 8003684:	b29a      	uxth	r2, r3
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800368e:	b29b      	uxth	r3, r3
 8003690:	3b01      	subs	r3, #1
 8003692:	b29a      	uxth	r2, r3
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800369c:	b29b      	uxth	r3, r3
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d034      	beq.n	800370c <HAL_I2C_Mem_Read+0x1d0>
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d130      	bne.n	800370c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	9300      	str	r3, [sp, #0]
 80036ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036b0:	2200      	movs	r2, #0
 80036b2:	2180      	movs	r1, #128	; 0x80
 80036b4:	68f8      	ldr	r0, [r7, #12]
 80036b6:	f000 f927 	bl	8003908 <I2C_WaitOnFlagUntilTimeout>
 80036ba:	4603      	mov	r3, r0
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d001      	beq.n	80036c4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80036c0:	2301      	movs	r3, #1
 80036c2:	e04d      	b.n	8003760 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036c8:	b29b      	uxth	r3, r3
 80036ca:	2bff      	cmp	r3, #255	; 0xff
 80036cc:	d90e      	bls.n	80036ec <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	22ff      	movs	r2, #255	; 0xff
 80036d2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036d8:	b2da      	uxtb	r2, r3
 80036da:	8979      	ldrh	r1, [r7, #10]
 80036dc:	2300      	movs	r3, #0
 80036de:	9300      	str	r3, [sp, #0]
 80036e0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80036e4:	68f8      	ldr	r0, [r7, #12]
 80036e6:	f000 fab7 	bl	8003c58 <I2C_TransferConfig>
 80036ea:	e00f      	b.n	800370c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036f0:	b29a      	uxth	r2, r3
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036fa:	b2da      	uxtb	r2, r3
 80036fc:	8979      	ldrh	r1, [r7, #10]
 80036fe:	2300      	movs	r3, #0
 8003700:	9300      	str	r3, [sp, #0]
 8003702:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003706:	68f8      	ldr	r0, [r7, #12]
 8003708:	f000 faa6 	bl	8003c58 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003710:	b29b      	uxth	r3, r3
 8003712:	2b00      	cmp	r3, #0
 8003714:	d19a      	bne.n	800364c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003716:	697a      	ldr	r2, [r7, #20]
 8003718:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800371a:	68f8      	ldr	r0, [r7, #12]
 800371c:	f000 f974 	bl	8003a08 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003720:	4603      	mov	r3, r0
 8003722:	2b00      	cmp	r3, #0
 8003724:	d001      	beq.n	800372a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003726:	2301      	movs	r3, #1
 8003728:	e01a      	b.n	8003760 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2220      	movs	r2, #32
 8003730:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	6859      	ldr	r1, [r3, #4]
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	4b0b      	ldr	r3, [pc, #44]	; (800376c <HAL_I2C_Mem_Read+0x230>)
 800373e:	400b      	ands	r3, r1
 8003740:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2220      	movs	r2, #32
 8003746:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2200      	movs	r2, #0
 800374e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2200      	movs	r2, #0
 8003756:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800375a:	2300      	movs	r3, #0
 800375c:	e000      	b.n	8003760 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800375e:	2302      	movs	r3, #2
  }
}
 8003760:	4618      	mov	r0, r3
 8003762:	3718      	adds	r7, #24
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}
 8003768:	80002400 	.word	0x80002400
 800376c:	fe00e800 	.word	0xfe00e800

08003770 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b086      	sub	sp, #24
 8003774:	af02      	add	r7, sp, #8
 8003776:	60f8      	str	r0, [r7, #12]
 8003778:	4608      	mov	r0, r1
 800377a:	4611      	mov	r1, r2
 800377c:	461a      	mov	r2, r3
 800377e:	4603      	mov	r3, r0
 8003780:	817b      	strh	r3, [r7, #10]
 8003782:	460b      	mov	r3, r1
 8003784:	813b      	strh	r3, [r7, #8]
 8003786:	4613      	mov	r3, r2
 8003788:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800378a:	88fb      	ldrh	r3, [r7, #6]
 800378c:	b2da      	uxtb	r2, r3
 800378e:	8979      	ldrh	r1, [r7, #10]
 8003790:	4b20      	ldr	r3, [pc, #128]	; (8003814 <I2C_RequestMemoryWrite+0xa4>)
 8003792:	9300      	str	r3, [sp, #0]
 8003794:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003798:	68f8      	ldr	r0, [r7, #12]
 800379a:	f000 fa5d 	bl	8003c58 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800379e:	69fa      	ldr	r2, [r7, #28]
 80037a0:	69b9      	ldr	r1, [r7, #24]
 80037a2:	68f8      	ldr	r0, [r7, #12]
 80037a4:	f000 f8f0 	bl	8003988 <I2C_WaitOnTXISFlagUntilTimeout>
 80037a8:	4603      	mov	r3, r0
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d001      	beq.n	80037b2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e02c      	b.n	800380c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80037b2:	88fb      	ldrh	r3, [r7, #6]
 80037b4:	2b01      	cmp	r3, #1
 80037b6:	d105      	bne.n	80037c4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80037b8:	893b      	ldrh	r3, [r7, #8]
 80037ba:	b2da      	uxtb	r2, r3
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	629a      	str	r2, [r3, #40]	; 0x28
 80037c2:	e015      	b.n	80037f0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80037c4:	893b      	ldrh	r3, [r7, #8]
 80037c6:	0a1b      	lsrs	r3, r3, #8
 80037c8:	b29b      	uxth	r3, r3
 80037ca:	b2da      	uxtb	r2, r3
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037d2:	69fa      	ldr	r2, [r7, #28]
 80037d4:	69b9      	ldr	r1, [r7, #24]
 80037d6:	68f8      	ldr	r0, [r7, #12]
 80037d8:	f000 f8d6 	bl	8003988 <I2C_WaitOnTXISFlagUntilTimeout>
 80037dc:	4603      	mov	r3, r0
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d001      	beq.n	80037e6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e012      	b.n	800380c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80037e6:	893b      	ldrh	r3, [r7, #8]
 80037e8:	b2da      	uxtb	r2, r3
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80037f0:	69fb      	ldr	r3, [r7, #28]
 80037f2:	9300      	str	r3, [sp, #0]
 80037f4:	69bb      	ldr	r3, [r7, #24]
 80037f6:	2200      	movs	r2, #0
 80037f8:	2180      	movs	r1, #128	; 0x80
 80037fa:	68f8      	ldr	r0, [r7, #12]
 80037fc:	f000 f884 	bl	8003908 <I2C_WaitOnFlagUntilTimeout>
 8003800:	4603      	mov	r3, r0
 8003802:	2b00      	cmp	r3, #0
 8003804:	d001      	beq.n	800380a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	e000      	b.n	800380c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800380a:	2300      	movs	r3, #0
}
 800380c:	4618      	mov	r0, r3
 800380e:	3710      	adds	r7, #16
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}
 8003814:	80002000 	.word	0x80002000

08003818 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b086      	sub	sp, #24
 800381c:	af02      	add	r7, sp, #8
 800381e:	60f8      	str	r0, [r7, #12]
 8003820:	4608      	mov	r0, r1
 8003822:	4611      	mov	r1, r2
 8003824:	461a      	mov	r2, r3
 8003826:	4603      	mov	r3, r0
 8003828:	817b      	strh	r3, [r7, #10]
 800382a:	460b      	mov	r3, r1
 800382c:	813b      	strh	r3, [r7, #8]
 800382e:	4613      	mov	r3, r2
 8003830:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003832:	88fb      	ldrh	r3, [r7, #6]
 8003834:	b2da      	uxtb	r2, r3
 8003836:	8979      	ldrh	r1, [r7, #10]
 8003838:	4b20      	ldr	r3, [pc, #128]	; (80038bc <I2C_RequestMemoryRead+0xa4>)
 800383a:	9300      	str	r3, [sp, #0]
 800383c:	2300      	movs	r3, #0
 800383e:	68f8      	ldr	r0, [r7, #12]
 8003840:	f000 fa0a 	bl	8003c58 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003844:	69fa      	ldr	r2, [r7, #28]
 8003846:	69b9      	ldr	r1, [r7, #24]
 8003848:	68f8      	ldr	r0, [r7, #12]
 800384a:	f000 f89d 	bl	8003988 <I2C_WaitOnTXISFlagUntilTimeout>
 800384e:	4603      	mov	r3, r0
 8003850:	2b00      	cmp	r3, #0
 8003852:	d001      	beq.n	8003858 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003854:	2301      	movs	r3, #1
 8003856:	e02c      	b.n	80038b2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003858:	88fb      	ldrh	r3, [r7, #6]
 800385a:	2b01      	cmp	r3, #1
 800385c:	d105      	bne.n	800386a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800385e:	893b      	ldrh	r3, [r7, #8]
 8003860:	b2da      	uxtb	r2, r3
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	629a      	str	r2, [r3, #40]	; 0x28
 8003868:	e015      	b.n	8003896 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800386a:	893b      	ldrh	r3, [r7, #8]
 800386c:	0a1b      	lsrs	r3, r3, #8
 800386e:	b29b      	uxth	r3, r3
 8003870:	b2da      	uxtb	r2, r3
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003878:	69fa      	ldr	r2, [r7, #28]
 800387a:	69b9      	ldr	r1, [r7, #24]
 800387c:	68f8      	ldr	r0, [r7, #12]
 800387e:	f000 f883 	bl	8003988 <I2C_WaitOnTXISFlagUntilTimeout>
 8003882:	4603      	mov	r3, r0
 8003884:	2b00      	cmp	r3, #0
 8003886:	d001      	beq.n	800388c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	e012      	b.n	80038b2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800388c:	893b      	ldrh	r3, [r7, #8]
 800388e:	b2da      	uxtb	r2, r3
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003896:	69fb      	ldr	r3, [r7, #28]
 8003898:	9300      	str	r3, [sp, #0]
 800389a:	69bb      	ldr	r3, [r7, #24]
 800389c:	2200      	movs	r2, #0
 800389e:	2140      	movs	r1, #64	; 0x40
 80038a0:	68f8      	ldr	r0, [r7, #12]
 80038a2:	f000 f831 	bl	8003908 <I2C_WaitOnFlagUntilTimeout>
 80038a6:	4603      	mov	r3, r0
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d001      	beq.n	80038b0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	e000      	b.n	80038b2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80038b0:	2300      	movs	r3, #0
}
 80038b2:	4618      	mov	r0, r3
 80038b4:	3710      	adds	r7, #16
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	bf00      	nop
 80038bc:	80002000 	.word	0x80002000

080038c0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80038c0:	b480      	push	{r7}
 80038c2:	b083      	sub	sp, #12
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	699b      	ldr	r3, [r3, #24]
 80038ce:	f003 0302 	and.w	r3, r3, #2
 80038d2:	2b02      	cmp	r3, #2
 80038d4:	d103      	bne.n	80038de <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	2200      	movs	r2, #0
 80038dc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	699b      	ldr	r3, [r3, #24]
 80038e4:	f003 0301 	and.w	r3, r3, #1
 80038e8:	2b01      	cmp	r3, #1
 80038ea:	d007      	beq.n	80038fc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	699a      	ldr	r2, [r3, #24]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f042 0201 	orr.w	r2, r2, #1
 80038fa:	619a      	str	r2, [r3, #24]
  }
}
 80038fc:	bf00      	nop
 80038fe:	370c      	adds	r7, #12
 8003900:	46bd      	mov	sp, r7
 8003902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003906:	4770      	bx	lr

08003908 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b084      	sub	sp, #16
 800390c:	af00      	add	r7, sp, #0
 800390e:	60f8      	str	r0, [r7, #12]
 8003910:	60b9      	str	r1, [r7, #8]
 8003912:	603b      	str	r3, [r7, #0]
 8003914:	4613      	mov	r3, r2
 8003916:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003918:	e022      	b.n	8003960 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003920:	d01e      	beq.n	8003960 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003922:	f7ff f925 	bl	8002b70 <HAL_GetTick>
 8003926:	4602      	mov	r2, r0
 8003928:	69bb      	ldr	r3, [r7, #24]
 800392a:	1ad3      	subs	r3, r2, r3
 800392c:	683a      	ldr	r2, [r7, #0]
 800392e:	429a      	cmp	r2, r3
 8003930:	d302      	bcc.n	8003938 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d113      	bne.n	8003960 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800393c:	f043 0220 	orr.w	r2, r3, #32
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	2220      	movs	r2, #32
 8003948:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2200      	movs	r2, #0
 8003950:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2200      	movs	r2, #0
 8003958:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	e00f      	b.n	8003980 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	699a      	ldr	r2, [r3, #24]
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	4013      	ands	r3, r2
 800396a:	68ba      	ldr	r2, [r7, #8]
 800396c:	429a      	cmp	r2, r3
 800396e:	bf0c      	ite	eq
 8003970:	2301      	moveq	r3, #1
 8003972:	2300      	movne	r3, #0
 8003974:	b2db      	uxtb	r3, r3
 8003976:	461a      	mov	r2, r3
 8003978:	79fb      	ldrb	r3, [r7, #7]
 800397a:	429a      	cmp	r2, r3
 800397c:	d0cd      	beq.n	800391a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800397e:	2300      	movs	r3, #0
}
 8003980:	4618      	mov	r0, r3
 8003982:	3710      	adds	r7, #16
 8003984:	46bd      	mov	sp, r7
 8003986:	bd80      	pop	{r7, pc}

08003988 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b084      	sub	sp, #16
 800398c:	af00      	add	r7, sp, #0
 800398e:	60f8      	str	r0, [r7, #12]
 8003990:	60b9      	str	r1, [r7, #8]
 8003992:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003994:	e02c      	b.n	80039f0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003996:	687a      	ldr	r2, [r7, #4]
 8003998:	68b9      	ldr	r1, [r7, #8]
 800399a:	68f8      	ldr	r0, [r7, #12]
 800399c:	f000 f870 	bl	8003a80 <I2C_IsErrorOccurred>
 80039a0:	4603      	mov	r3, r0
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d001      	beq.n	80039aa <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e02a      	b.n	8003a00 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039b0:	d01e      	beq.n	80039f0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039b2:	f7ff f8dd 	bl	8002b70 <HAL_GetTick>
 80039b6:	4602      	mov	r2, r0
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	1ad3      	subs	r3, r2, r3
 80039bc:	68ba      	ldr	r2, [r7, #8]
 80039be:	429a      	cmp	r2, r3
 80039c0:	d302      	bcc.n	80039c8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d113      	bne.n	80039f0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039cc:	f043 0220 	orr.w	r2, r3, #32
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2220      	movs	r2, #32
 80039d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2200      	movs	r2, #0
 80039e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	2200      	movs	r2, #0
 80039e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e007      	b.n	8003a00 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	699b      	ldr	r3, [r3, #24]
 80039f6:	f003 0302 	and.w	r3, r3, #2
 80039fa:	2b02      	cmp	r3, #2
 80039fc:	d1cb      	bne.n	8003996 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80039fe:	2300      	movs	r3, #0
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	3710      	adds	r7, #16
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}

08003a08 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b084      	sub	sp, #16
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	60f8      	str	r0, [r7, #12]
 8003a10:	60b9      	str	r1, [r7, #8]
 8003a12:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a14:	e028      	b.n	8003a68 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a16:	687a      	ldr	r2, [r7, #4]
 8003a18:	68b9      	ldr	r1, [r7, #8]
 8003a1a:	68f8      	ldr	r0, [r7, #12]
 8003a1c:	f000 f830 	bl	8003a80 <I2C_IsErrorOccurred>
 8003a20:	4603      	mov	r3, r0
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d001      	beq.n	8003a2a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	e026      	b.n	8003a78 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a2a:	f7ff f8a1 	bl	8002b70 <HAL_GetTick>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	1ad3      	subs	r3, r2, r3
 8003a34:	68ba      	ldr	r2, [r7, #8]
 8003a36:	429a      	cmp	r2, r3
 8003a38:	d302      	bcc.n	8003a40 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003a3a:	68bb      	ldr	r3, [r7, #8]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d113      	bne.n	8003a68 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a44:	f043 0220 	orr.w	r2, r3, #32
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	2220      	movs	r2, #32
 8003a50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	2200      	movs	r2, #0
 8003a58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	e007      	b.n	8003a78 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	699b      	ldr	r3, [r3, #24]
 8003a6e:	f003 0320 	and.w	r3, r3, #32
 8003a72:	2b20      	cmp	r3, #32
 8003a74:	d1cf      	bne.n	8003a16 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003a76:	2300      	movs	r3, #0
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	3710      	adds	r7, #16
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}

08003a80 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b08a      	sub	sp, #40	; 0x28
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	60f8      	str	r0, [r7, #12]
 8003a88:	60b9      	str	r1, [r7, #8]
 8003a8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	699b      	ldr	r3, [r3, #24]
 8003a98:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003aa2:	69bb      	ldr	r3, [r7, #24]
 8003aa4:	f003 0310 	and.w	r3, r3, #16
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d075      	beq.n	8003b98 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	2210      	movs	r2, #16
 8003ab2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003ab4:	e056      	b.n	8003b64 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003abc:	d052      	beq.n	8003b64 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003abe:	f7ff f857 	bl	8002b70 <HAL_GetTick>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	69fb      	ldr	r3, [r7, #28]
 8003ac6:	1ad3      	subs	r3, r2, r3
 8003ac8:	68ba      	ldr	r2, [r7, #8]
 8003aca:	429a      	cmp	r2, r3
 8003acc:	d302      	bcc.n	8003ad4 <I2C_IsErrorOccurred+0x54>
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d147      	bne.n	8003b64 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ade:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003ae6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	699b      	ldr	r3, [r3, #24]
 8003aee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003af2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003af6:	d12e      	bne.n	8003b56 <I2C_IsErrorOccurred+0xd6>
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003afe:	d02a      	beq.n	8003b56 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8003b00:	7cfb      	ldrb	r3, [r7, #19]
 8003b02:	2b20      	cmp	r3, #32
 8003b04:	d027      	beq.n	8003b56 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	685a      	ldr	r2, [r3, #4]
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003b14:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003b16:	f7ff f82b 	bl	8002b70 <HAL_GetTick>
 8003b1a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b1c:	e01b      	b.n	8003b56 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003b1e:	f7ff f827 	bl	8002b70 <HAL_GetTick>
 8003b22:	4602      	mov	r2, r0
 8003b24:	69fb      	ldr	r3, [r7, #28]
 8003b26:	1ad3      	subs	r3, r2, r3
 8003b28:	2b19      	cmp	r3, #25
 8003b2a:	d914      	bls.n	8003b56 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b30:	f043 0220 	orr.w	r2, r3, #32
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2220      	movs	r2, #32
 8003b3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2200      	movs	r2, #0
 8003b44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8003b50:	2301      	movs	r3, #1
 8003b52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	699b      	ldr	r3, [r3, #24]
 8003b5c:	f003 0320 	and.w	r3, r3, #32
 8003b60:	2b20      	cmp	r3, #32
 8003b62:	d1dc      	bne.n	8003b1e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	699b      	ldr	r3, [r3, #24]
 8003b6a:	f003 0320 	and.w	r3, r3, #32
 8003b6e:	2b20      	cmp	r3, #32
 8003b70:	d003      	beq.n	8003b7a <I2C_IsErrorOccurred+0xfa>
 8003b72:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d09d      	beq.n	8003ab6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003b7a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d103      	bne.n	8003b8a <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	2220      	movs	r2, #32
 8003b88:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003b8a:	6a3b      	ldr	r3, [r7, #32]
 8003b8c:	f043 0304 	orr.w	r3, r3, #4
 8003b90:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	699b      	ldr	r3, [r3, #24]
 8003b9e:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003ba0:	69bb      	ldr	r3, [r7, #24]
 8003ba2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d00b      	beq.n	8003bc2 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003baa:	6a3b      	ldr	r3, [r7, #32]
 8003bac:	f043 0301 	orr.w	r3, r3, #1
 8003bb0:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003bba:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003bc2:	69bb      	ldr	r3, [r7, #24]
 8003bc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d00b      	beq.n	8003be4 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003bcc:	6a3b      	ldr	r3, [r7, #32]
 8003bce:	f043 0308 	orr.w	r3, r3, #8
 8003bd2:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003bdc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003be4:	69bb      	ldr	r3, [r7, #24]
 8003be6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d00b      	beq.n	8003c06 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003bee:	6a3b      	ldr	r3, [r7, #32]
 8003bf0:	f043 0302 	orr.w	r3, r3, #2
 8003bf4:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003bfe:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8003c06:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d01c      	beq.n	8003c48 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003c0e:	68f8      	ldr	r0, [r7, #12]
 8003c10:	f7ff fe56 	bl	80038c0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	6859      	ldr	r1, [r3, #4]
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681a      	ldr	r2, [r3, #0]
 8003c1e:	4b0d      	ldr	r3, [pc, #52]	; (8003c54 <I2C_IsErrorOccurred+0x1d4>)
 8003c20:	400b      	ands	r3, r1
 8003c22:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c28:	6a3b      	ldr	r3, [r7, #32]
 8003c2a:	431a      	orrs	r2, r3
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2220      	movs	r2, #32
 8003c34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2200      	movs	r2, #0
 8003c44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8003c48:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	3728      	adds	r7, #40	; 0x28
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bd80      	pop	{r7, pc}
 8003c54:	fe00e800 	.word	0xfe00e800

08003c58 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b087      	sub	sp, #28
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	60f8      	str	r0, [r7, #12]
 8003c60:	607b      	str	r3, [r7, #4]
 8003c62:	460b      	mov	r3, r1
 8003c64:	817b      	strh	r3, [r7, #10]
 8003c66:	4613      	mov	r3, r2
 8003c68:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c6a:	897b      	ldrh	r3, [r7, #10]
 8003c6c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003c70:	7a7b      	ldrb	r3, [r7, #9]
 8003c72:	041b      	lsls	r3, r3, #16
 8003c74:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c78:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c7e:	6a3b      	ldr	r3, [r7, #32]
 8003c80:	4313      	orrs	r3, r2
 8003c82:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003c86:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	685a      	ldr	r2, [r3, #4]
 8003c8e:	6a3b      	ldr	r3, [r7, #32]
 8003c90:	0d5b      	lsrs	r3, r3, #21
 8003c92:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003c96:	4b08      	ldr	r3, [pc, #32]	; (8003cb8 <I2C_TransferConfig+0x60>)
 8003c98:	430b      	orrs	r3, r1
 8003c9a:	43db      	mvns	r3, r3
 8003c9c:	ea02 0103 	and.w	r1, r2, r3
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	697a      	ldr	r2, [r7, #20]
 8003ca6:	430a      	orrs	r2, r1
 8003ca8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003caa:	bf00      	nop
 8003cac:	371c      	adds	r7, #28
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb4:	4770      	bx	lr
 8003cb6:	bf00      	nop
 8003cb8:	03ff63ff 	.word	0x03ff63ff

08003cbc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	b083      	sub	sp, #12
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
 8003cc4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ccc:	b2db      	uxtb	r3, r3
 8003cce:	2b20      	cmp	r3, #32
 8003cd0:	d138      	bne.n	8003d44 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d101      	bne.n	8003ce0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003cdc:	2302      	movs	r3, #2
 8003cde:	e032      	b.n	8003d46 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2224      	movs	r2, #36	; 0x24
 8003cec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f022 0201 	bic.w	r2, r2, #1
 8003cfe:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	681a      	ldr	r2, [r3, #0]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003d0e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	6819      	ldr	r1, [r3, #0]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	683a      	ldr	r2, [r7, #0]
 8003d1c:	430a      	orrs	r2, r1
 8003d1e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	681a      	ldr	r2, [r3, #0]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f042 0201 	orr.w	r2, r2, #1
 8003d2e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2220      	movs	r2, #32
 8003d34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003d40:	2300      	movs	r3, #0
 8003d42:	e000      	b.n	8003d46 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003d44:	2302      	movs	r3, #2
  }
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	370c      	adds	r7, #12
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d50:	4770      	bx	lr

08003d52 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003d52:	b480      	push	{r7}
 8003d54:	b085      	sub	sp, #20
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	6078      	str	r0, [r7, #4]
 8003d5a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	2b20      	cmp	r3, #32
 8003d66:	d139      	bne.n	8003ddc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d101      	bne.n	8003d76 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003d72:	2302      	movs	r3, #2
 8003d74:	e033      	b.n	8003dde <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2201      	movs	r2, #1
 8003d7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2224      	movs	r2, #36	; 0x24
 8003d82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f022 0201 	bic.w	r2, r2, #1
 8003d94:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003da4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	021b      	lsls	r3, r3, #8
 8003daa:	68fa      	ldr	r2, [r7, #12]
 8003dac:	4313      	orrs	r3, r2
 8003dae:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	68fa      	ldr	r2, [r7, #12]
 8003db6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	681a      	ldr	r2, [r3, #0]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f042 0201 	orr.w	r2, r2, #1
 8003dc6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2220      	movs	r2, #32
 8003dcc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	e000      	b.n	8003dde <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003ddc:	2302      	movs	r3, #2
  }
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3714      	adds	r7, #20
 8003de2:	46bd      	mov	sp, r7
 8003de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de8:	4770      	bx	lr
	...

08003dec <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003dec:	b480      	push	{r7}
 8003dee:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003df0:	4b05      	ldr	r3, [pc, #20]	; (8003e08 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a04      	ldr	r2, [pc, #16]	; (8003e08 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003df6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003dfa:	6013      	str	r3, [r2, #0]
}
 8003dfc:	bf00      	nop
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e04:	4770      	bx	lr
 8003e06:	bf00      	nop
 8003e08:	40007000 	.word	0x40007000

08003e0c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003e10:	4b04      	ldr	r3, [pc, #16]	; (8003e24 <HAL_PWREx_GetVoltageRange+0x18>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003e18:	4618      	mov	r0, r3
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr
 8003e22:	bf00      	nop
 8003e24:	40007000 	.word	0x40007000

08003e28 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b085      	sub	sp, #20
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e36:	d130      	bne.n	8003e9a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e38:	4b23      	ldr	r3, [pc, #140]	; (8003ec8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003e40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e44:	d038      	beq.n	8003eb8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003e46:	4b20      	ldr	r3, [pc, #128]	; (8003ec8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003e4e:	4a1e      	ldr	r2, [pc, #120]	; (8003ec8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e50:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003e54:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003e56:	4b1d      	ldr	r3, [pc, #116]	; (8003ecc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	2232      	movs	r2, #50	; 0x32
 8003e5c:	fb02 f303 	mul.w	r3, r2, r3
 8003e60:	4a1b      	ldr	r2, [pc, #108]	; (8003ed0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003e62:	fba2 2303 	umull	r2, r3, r2, r3
 8003e66:	0c9b      	lsrs	r3, r3, #18
 8003e68:	3301      	adds	r3, #1
 8003e6a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003e6c:	e002      	b.n	8003e74 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	3b01      	subs	r3, #1
 8003e72:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003e74:	4b14      	ldr	r3, [pc, #80]	; (8003ec8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e76:	695b      	ldr	r3, [r3, #20]
 8003e78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e80:	d102      	bne.n	8003e88 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d1f2      	bne.n	8003e6e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003e88:	4b0f      	ldr	r3, [pc, #60]	; (8003ec8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e8a:	695b      	ldr	r3, [r3, #20]
 8003e8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e94:	d110      	bne.n	8003eb8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	e00f      	b.n	8003eba <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003e9a:	4b0b      	ldr	r3, [pc, #44]	; (8003ec8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003ea2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ea6:	d007      	beq.n	8003eb8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003ea8:	4b07      	ldr	r3, [pc, #28]	; (8003ec8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003eb0:	4a05      	ldr	r2, [pc, #20]	; (8003ec8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003eb2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003eb6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003eb8:	2300      	movs	r3, #0
}
 8003eba:	4618      	mov	r0, r3
 8003ebc:	3714      	adds	r7, #20
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec4:	4770      	bx	lr
 8003ec6:	bf00      	nop
 8003ec8:	40007000 	.word	0x40007000
 8003ecc:	20000090 	.word	0x20000090
 8003ed0:	431bde83 	.word	0x431bde83

08003ed4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b088      	sub	sp, #32
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d102      	bne.n	8003ee8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	f000 bc02 	b.w	80046ec <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ee8:	4b96      	ldr	r3, [pc, #600]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 8003eea:	689b      	ldr	r3, [r3, #8]
 8003eec:	f003 030c 	and.w	r3, r3, #12
 8003ef0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ef2:	4b94      	ldr	r3, [pc, #592]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 8003ef4:	68db      	ldr	r3, [r3, #12]
 8003ef6:	f003 0303 	and.w	r3, r3, #3
 8003efa:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 0310 	and.w	r3, r3, #16
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	f000 80e4 	beq.w	80040d2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003f0a:	69bb      	ldr	r3, [r7, #24]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d007      	beq.n	8003f20 <HAL_RCC_OscConfig+0x4c>
 8003f10:	69bb      	ldr	r3, [r7, #24]
 8003f12:	2b0c      	cmp	r3, #12
 8003f14:	f040 808b 	bne.w	800402e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	f040 8087 	bne.w	800402e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003f20:	4b88      	ldr	r3, [pc, #544]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f003 0302 	and.w	r3, r3, #2
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d005      	beq.n	8003f38 <HAL_RCC_OscConfig+0x64>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	699b      	ldr	r3, [r3, #24]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d101      	bne.n	8003f38 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	e3d9      	b.n	80046ec <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6a1a      	ldr	r2, [r3, #32]
 8003f3c:	4b81      	ldr	r3, [pc, #516]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f003 0308 	and.w	r3, r3, #8
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d004      	beq.n	8003f52 <HAL_RCC_OscConfig+0x7e>
 8003f48:	4b7e      	ldr	r3, [pc, #504]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f50:	e005      	b.n	8003f5e <HAL_RCC_OscConfig+0x8a>
 8003f52:	4b7c      	ldr	r3, [pc, #496]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 8003f54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f58:	091b      	lsrs	r3, r3, #4
 8003f5a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d223      	bcs.n	8003faa <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6a1b      	ldr	r3, [r3, #32]
 8003f66:	4618      	mov	r0, r3
 8003f68:	f000 fd8c 	bl	8004a84 <RCC_SetFlashLatencyFromMSIRange>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d001      	beq.n	8003f76 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e3ba      	b.n	80046ec <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003f76:	4b73      	ldr	r3, [pc, #460]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a72      	ldr	r2, [pc, #456]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 8003f7c:	f043 0308 	orr.w	r3, r3, #8
 8003f80:	6013      	str	r3, [r2, #0]
 8003f82:	4b70      	ldr	r3, [pc, #448]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6a1b      	ldr	r3, [r3, #32]
 8003f8e:	496d      	ldr	r1, [pc, #436]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 8003f90:	4313      	orrs	r3, r2
 8003f92:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003f94:	4b6b      	ldr	r3, [pc, #428]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	69db      	ldr	r3, [r3, #28]
 8003fa0:	021b      	lsls	r3, r3, #8
 8003fa2:	4968      	ldr	r1, [pc, #416]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	604b      	str	r3, [r1, #4]
 8003fa8:	e025      	b.n	8003ff6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003faa:	4b66      	ldr	r3, [pc, #408]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a65      	ldr	r2, [pc, #404]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 8003fb0:	f043 0308 	orr.w	r3, r3, #8
 8003fb4:	6013      	str	r3, [r2, #0]
 8003fb6:	4b63      	ldr	r3, [pc, #396]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6a1b      	ldr	r3, [r3, #32]
 8003fc2:	4960      	ldr	r1, [pc, #384]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003fc8:	4b5e      	ldr	r3, [pc, #376]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	69db      	ldr	r3, [r3, #28]
 8003fd4:	021b      	lsls	r3, r3, #8
 8003fd6:	495b      	ldr	r1, [pc, #364]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003fdc:	69bb      	ldr	r3, [r7, #24]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d109      	bne.n	8003ff6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6a1b      	ldr	r3, [r3, #32]
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f000 fd4c 	bl	8004a84 <RCC_SetFlashLatencyFromMSIRange>
 8003fec:	4603      	mov	r3, r0
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d001      	beq.n	8003ff6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e37a      	b.n	80046ec <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003ff6:	f000 fc81 	bl	80048fc <HAL_RCC_GetSysClockFreq>
 8003ffa:	4602      	mov	r2, r0
 8003ffc:	4b51      	ldr	r3, [pc, #324]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	091b      	lsrs	r3, r3, #4
 8004002:	f003 030f 	and.w	r3, r3, #15
 8004006:	4950      	ldr	r1, [pc, #320]	; (8004148 <HAL_RCC_OscConfig+0x274>)
 8004008:	5ccb      	ldrb	r3, [r1, r3]
 800400a:	f003 031f 	and.w	r3, r3, #31
 800400e:	fa22 f303 	lsr.w	r3, r2, r3
 8004012:	4a4e      	ldr	r2, [pc, #312]	; (800414c <HAL_RCC_OscConfig+0x278>)
 8004014:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004016:	4b4e      	ldr	r3, [pc, #312]	; (8004150 <HAL_RCC_OscConfig+0x27c>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4618      	mov	r0, r3
 800401c:	f7fe fd58 	bl	8002ad0 <HAL_InitTick>
 8004020:	4603      	mov	r3, r0
 8004022:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004024:	7bfb      	ldrb	r3, [r7, #15]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d052      	beq.n	80040d0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800402a:	7bfb      	ldrb	r3, [r7, #15]
 800402c:	e35e      	b.n	80046ec <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	699b      	ldr	r3, [r3, #24]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d032      	beq.n	800409c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004036:	4b43      	ldr	r3, [pc, #268]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a42      	ldr	r2, [pc, #264]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 800403c:	f043 0301 	orr.w	r3, r3, #1
 8004040:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004042:	f7fe fd95 	bl	8002b70 <HAL_GetTick>
 8004046:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004048:	e008      	b.n	800405c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800404a:	f7fe fd91 	bl	8002b70 <HAL_GetTick>
 800404e:	4602      	mov	r2, r0
 8004050:	693b      	ldr	r3, [r7, #16]
 8004052:	1ad3      	subs	r3, r2, r3
 8004054:	2b02      	cmp	r3, #2
 8004056:	d901      	bls.n	800405c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004058:	2303      	movs	r3, #3
 800405a:	e347      	b.n	80046ec <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800405c:	4b39      	ldr	r3, [pc, #228]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f003 0302 	and.w	r3, r3, #2
 8004064:	2b00      	cmp	r3, #0
 8004066:	d0f0      	beq.n	800404a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004068:	4b36      	ldr	r3, [pc, #216]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a35      	ldr	r2, [pc, #212]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 800406e:	f043 0308 	orr.w	r3, r3, #8
 8004072:	6013      	str	r3, [r2, #0]
 8004074:	4b33      	ldr	r3, [pc, #204]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6a1b      	ldr	r3, [r3, #32]
 8004080:	4930      	ldr	r1, [pc, #192]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 8004082:	4313      	orrs	r3, r2
 8004084:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004086:	4b2f      	ldr	r3, [pc, #188]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	69db      	ldr	r3, [r3, #28]
 8004092:	021b      	lsls	r3, r3, #8
 8004094:	492b      	ldr	r1, [pc, #172]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 8004096:	4313      	orrs	r3, r2
 8004098:	604b      	str	r3, [r1, #4]
 800409a:	e01a      	b.n	80040d2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800409c:	4b29      	ldr	r3, [pc, #164]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a28      	ldr	r2, [pc, #160]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 80040a2:	f023 0301 	bic.w	r3, r3, #1
 80040a6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80040a8:	f7fe fd62 	bl	8002b70 <HAL_GetTick>
 80040ac:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80040ae:	e008      	b.n	80040c2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80040b0:	f7fe fd5e 	bl	8002b70 <HAL_GetTick>
 80040b4:	4602      	mov	r2, r0
 80040b6:	693b      	ldr	r3, [r7, #16]
 80040b8:	1ad3      	subs	r3, r2, r3
 80040ba:	2b02      	cmp	r3, #2
 80040bc:	d901      	bls.n	80040c2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80040be:	2303      	movs	r3, #3
 80040c0:	e314      	b.n	80046ec <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80040c2:	4b20      	ldr	r3, [pc, #128]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f003 0302 	and.w	r3, r3, #2
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d1f0      	bne.n	80040b0 <HAL_RCC_OscConfig+0x1dc>
 80040ce:	e000      	b.n	80040d2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80040d0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f003 0301 	and.w	r3, r3, #1
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d073      	beq.n	80041c6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80040de:	69bb      	ldr	r3, [r7, #24]
 80040e0:	2b08      	cmp	r3, #8
 80040e2:	d005      	beq.n	80040f0 <HAL_RCC_OscConfig+0x21c>
 80040e4:	69bb      	ldr	r3, [r7, #24]
 80040e6:	2b0c      	cmp	r3, #12
 80040e8:	d10e      	bne.n	8004108 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	2b03      	cmp	r3, #3
 80040ee:	d10b      	bne.n	8004108 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040f0:	4b14      	ldr	r3, [pc, #80]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d063      	beq.n	80041c4 <HAL_RCC_OscConfig+0x2f0>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d15f      	bne.n	80041c4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	e2f1      	b.n	80046ec <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004110:	d106      	bne.n	8004120 <HAL_RCC_OscConfig+0x24c>
 8004112:	4b0c      	ldr	r3, [pc, #48]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a0b      	ldr	r2, [pc, #44]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 8004118:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800411c:	6013      	str	r3, [r2, #0]
 800411e:	e025      	b.n	800416c <HAL_RCC_OscConfig+0x298>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004128:	d114      	bne.n	8004154 <HAL_RCC_OscConfig+0x280>
 800412a:	4b06      	ldr	r3, [pc, #24]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a05      	ldr	r2, [pc, #20]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 8004130:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004134:	6013      	str	r3, [r2, #0]
 8004136:	4b03      	ldr	r3, [pc, #12]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a02      	ldr	r2, [pc, #8]	; (8004144 <HAL_RCC_OscConfig+0x270>)
 800413c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004140:	6013      	str	r3, [r2, #0]
 8004142:	e013      	b.n	800416c <HAL_RCC_OscConfig+0x298>
 8004144:	40021000 	.word	0x40021000
 8004148:	0800d1d4 	.word	0x0800d1d4
 800414c:	20000090 	.word	0x20000090
 8004150:	20000094 	.word	0x20000094
 8004154:	4ba0      	ldr	r3, [pc, #640]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a9f      	ldr	r2, [pc, #636]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 800415a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800415e:	6013      	str	r3, [r2, #0]
 8004160:	4b9d      	ldr	r3, [pc, #628]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a9c      	ldr	r2, [pc, #624]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 8004166:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800416a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d013      	beq.n	800419c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004174:	f7fe fcfc 	bl	8002b70 <HAL_GetTick>
 8004178:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800417a:	e008      	b.n	800418e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800417c:	f7fe fcf8 	bl	8002b70 <HAL_GetTick>
 8004180:	4602      	mov	r2, r0
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	1ad3      	subs	r3, r2, r3
 8004186:	2b64      	cmp	r3, #100	; 0x64
 8004188:	d901      	bls.n	800418e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800418a:	2303      	movs	r3, #3
 800418c:	e2ae      	b.n	80046ec <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800418e:	4b92      	ldr	r3, [pc, #584]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004196:	2b00      	cmp	r3, #0
 8004198:	d0f0      	beq.n	800417c <HAL_RCC_OscConfig+0x2a8>
 800419a:	e014      	b.n	80041c6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800419c:	f7fe fce8 	bl	8002b70 <HAL_GetTick>
 80041a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80041a2:	e008      	b.n	80041b6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041a4:	f7fe fce4 	bl	8002b70 <HAL_GetTick>
 80041a8:	4602      	mov	r2, r0
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	1ad3      	subs	r3, r2, r3
 80041ae:	2b64      	cmp	r3, #100	; 0x64
 80041b0:	d901      	bls.n	80041b6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80041b2:	2303      	movs	r3, #3
 80041b4:	e29a      	b.n	80046ec <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80041b6:	4b88      	ldr	r3, [pc, #544]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d1f0      	bne.n	80041a4 <HAL_RCC_OscConfig+0x2d0>
 80041c2:	e000      	b.n	80041c6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f003 0302 	and.w	r3, r3, #2
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d060      	beq.n	8004294 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80041d2:	69bb      	ldr	r3, [r7, #24]
 80041d4:	2b04      	cmp	r3, #4
 80041d6:	d005      	beq.n	80041e4 <HAL_RCC_OscConfig+0x310>
 80041d8:	69bb      	ldr	r3, [r7, #24]
 80041da:	2b0c      	cmp	r3, #12
 80041dc:	d119      	bne.n	8004212 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	2b02      	cmp	r3, #2
 80041e2:	d116      	bne.n	8004212 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80041e4:	4b7c      	ldr	r3, [pc, #496]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d005      	beq.n	80041fc <HAL_RCC_OscConfig+0x328>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	68db      	ldr	r3, [r3, #12]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d101      	bne.n	80041fc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80041f8:	2301      	movs	r3, #1
 80041fa:	e277      	b.n	80046ec <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041fc:	4b76      	ldr	r3, [pc, #472]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	691b      	ldr	r3, [r3, #16]
 8004208:	061b      	lsls	r3, r3, #24
 800420a:	4973      	ldr	r1, [pc, #460]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 800420c:	4313      	orrs	r3, r2
 800420e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004210:	e040      	b.n	8004294 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d023      	beq.n	8004262 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800421a:	4b6f      	ldr	r3, [pc, #444]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a6e      	ldr	r2, [pc, #440]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 8004220:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004224:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004226:	f7fe fca3 	bl	8002b70 <HAL_GetTick>
 800422a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800422c:	e008      	b.n	8004240 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800422e:	f7fe fc9f 	bl	8002b70 <HAL_GetTick>
 8004232:	4602      	mov	r2, r0
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	1ad3      	subs	r3, r2, r3
 8004238:	2b02      	cmp	r3, #2
 800423a:	d901      	bls.n	8004240 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800423c:	2303      	movs	r3, #3
 800423e:	e255      	b.n	80046ec <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004240:	4b65      	ldr	r3, [pc, #404]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004248:	2b00      	cmp	r3, #0
 800424a:	d0f0      	beq.n	800422e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800424c:	4b62      	ldr	r3, [pc, #392]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	691b      	ldr	r3, [r3, #16]
 8004258:	061b      	lsls	r3, r3, #24
 800425a:	495f      	ldr	r1, [pc, #380]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 800425c:	4313      	orrs	r3, r2
 800425e:	604b      	str	r3, [r1, #4]
 8004260:	e018      	b.n	8004294 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004262:	4b5d      	ldr	r3, [pc, #372]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a5c      	ldr	r2, [pc, #368]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 8004268:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800426c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800426e:	f7fe fc7f 	bl	8002b70 <HAL_GetTick>
 8004272:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004274:	e008      	b.n	8004288 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004276:	f7fe fc7b 	bl	8002b70 <HAL_GetTick>
 800427a:	4602      	mov	r2, r0
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	1ad3      	subs	r3, r2, r3
 8004280:	2b02      	cmp	r3, #2
 8004282:	d901      	bls.n	8004288 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004284:	2303      	movs	r3, #3
 8004286:	e231      	b.n	80046ec <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004288:	4b53      	ldr	r3, [pc, #332]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004290:	2b00      	cmp	r3, #0
 8004292:	d1f0      	bne.n	8004276 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f003 0308 	and.w	r3, r3, #8
 800429c:	2b00      	cmp	r3, #0
 800429e:	d03c      	beq.n	800431a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	695b      	ldr	r3, [r3, #20]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d01c      	beq.n	80042e2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042a8:	4b4b      	ldr	r3, [pc, #300]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 80042aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80042ae:	4a4a      	ldr	r2, [pc, #296]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 80042b0:	f043 0301 	orr.w	r3, r3, #1
 80042b4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042b8:	f7fe fc5a 	bl	8002b70 <HAL_GetTick>
 80042bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80042be:	e008      	b.n	80042d2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042c0:	f7fe fc56 	bl	8002b70 <HAL_GetTick>
 80042c4:	4602      	mov	r2, r0
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	1ad3      	subs	r3, r2, r3
 80042ca:	2b02      	cmp	r3, #2
 80042cc:	d901      	bls.n	80042d2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80042ce:	2303      	movs	r3, #3
 80042d0:	e20c      	b.n	80046ec <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80042d2:	4b41      	ldr	r3, [pc, #260]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 80042d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80042d8:	f003 0302 	and.w	r3, r3, #2
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d0ef      	beq.n	80042c0 <HAL_RCC_OscConfig+0x3ec>
 80042e0:	e01b      	b.n	800431a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042e2:	4b3d      	ldr	r3, [pc, #244]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 80042e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80042e8:	4a3b      	ldr	r2, [pc, #236]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 80042ea:	f023 0301 	bic.w	r3, r3, #1
 80042ee:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042f2:	f7fe fc3d 	bl	8002b70 <HAL_GetTick>
 80042f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80042f8:	e008      	b.n	800430c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042fa:	f7fe fc39 	bl	8002b70 <HAL_GetTick>
 80042fe:	4602      	mov	r2, r0
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	1ad3      	subs	r3, r2, r3
 8004304:	2b02      	cmp	r3, #2
 8004306:	d901      	bls.n	800430c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004308:	2303      	movs	r3, #3
 800430a:	e1ef      	b.n	80046ec <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800430c:	4b32      	ldr	r3, [pc, #200]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 800430e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004312:	f003 0302 	and.w	r3, r3, #2
 8004316:	2b00      	cmp	r3, #0
 8004318:	d1ef      	bne.n	80042fa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 0304 	and.w	r3, r3, #4
 8004322:	2b00      	cmp	r3, #0
 8004324:	f000 80a6 	beq.w	8004474 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004328:	2300      	movs	r3, #0
 800432a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800432c:	4b2a      	ldr	r3, [pc, #168]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 800432e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004330:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004334:	2b00      	cmp	r3, #0
 8004336:	d10d      	bne.n	8004354 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004338:	4b27      	ldr	r3, [pc, #156]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 800433a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800433c:	4a26      	ldr	r2, [pc, #152]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 800433e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004342:	6593      	str	r3, [r2, #88]	; 0x58
 8004344:	4b24      	ldr	r3, [pc, #144]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 8004346:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004348:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800434c:	60bb      	str	r3, [r7, #8]
 800434e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004350:	2301      	movs	r3, #1
 8004352:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004354:	4b21      	ldr	r3, [pc, #132]	; (80043dc <HAL_RCC_OscConfig+0x508>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800435c:	2b00      	cmp	r3, #0
 800435e:	d118      	bne.n	8004392 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004360:	4b1e      	ldr	r3, [pc, #120]	; (80043dc <HAL_RCC_OscConfig+0x508>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a1d      	ldr	r2, [pc, #116]	; (80043dc <HAL_RCC_OscConfig+0x508>)
 8004366:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800436a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800436c:	f7fe fc00 	bl	8002b70 <HAL_GetTick>
 8004370:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004372:	e008      	b.n	8004386 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004374:	f7fe fbfc 	bl	8002b70 <HAL_GetTick>
 8004378:	4602      	mov	r2, r0
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	1ad3      	subs	r3, r2, r3
 800437e:	2b02      	cmp	r3, #2
 8004380:	d901      	bls.n	8004386 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004382:	2303      	movs	r3, #3
 8004384:	e1b2      	b.n	80046ec <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004386:	4b15      	ldr	r3, [pc, #84]	; (80043dc <HAL_RCC_OscConfig+0x508>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800438e:	2b00      	cmp	r3, #0
 8004390:	d0f0      	beq.n	8004374 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	689b      	ldr	r3, [r3, #8]
 8004396:	2b01      	cmp	r3, #1
 8004398:	d108      	bne.n	80043ac <HAL_RCC_OscConfig+0x4d8>
 800439a:	4b0f      	ldr	r3, [pc, #60]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 800439c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043a0:	4a0d      	ldr	r2, [pc, #52]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 80043a2:	f043 0301 	orr.w	r3, r3, #1
 80043a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80043aa:	e029      	b.n	8004400 <HAL_RCC_OscConfig+0x52c>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	689b      	ldr	r3, [r3, #8]
 80043b0:	2b05      	cmp	r3, #5
 80043b2:	d115      	bne.n	80043e0 <HAL_RCC_OscConfig+0x50c>
 80043b4:	4b08      	ldr	r3, [pc, #32]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 80043b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043ba:	4a07      	ldr	r2, [pc, #28]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 80043bc:	f043 0304 	orr.w	r3, r3, #4
 80043c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80043c4:	4b04      	ldr	r3, [pc, #16]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 80043c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043ca:	4a03      	ldr	r2, [pc, #12]	; (80043d8 <HAL_RCC_OscConfig+0x504>)
 80043cc:	f043 0301 	orr.w	r3, r3, #1
 80043d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80043d4:	e014      	b.n	8004400 <HAL_RCC_OscConfig+0x52c>
 80043d6:	bf00      	nop
 80043d8:	40021000 	.word	0x40021000
 80043dc:	40007000 	.word	0x40007000
 80043e0:	4b9a      	ldr	r3, [pc, #616]	; (800464c <HAL_RCC_OscConfig+0x778>)
 80043e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043e6:	4a99      	ldr	r2, [pc, #612]	; (800464c <HAL_RCC_OscConfig+0x778>)
 80043e8:	f023 0301 	bic.w	r3, r3, #1
 80043ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80043f0:	4b96      	ldr	r3, [pc, #600]	; (800464c <HAL_RCC_OscConfig+0x778>)
 80043f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043f6:	4a95      	ldr	r2, [pc, #596]	; (800464c <HAL_RCC_OscConfig+0x778>)
 80043f8:	f023 0304 	bic.w	r3, r3, #4
 80043fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d016      	beq.n	8004436 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004408:	f7fe fbb2 	bl	8002b70 <HAL_GetTick>
 800440c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800440e:	e00a      	b.n	8004426 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004410:	f7fe fbae 	bl	8002b70 <HAL_GetTick>
 8004414:	4602      	mov	r2, r0
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	1ad3      	subs	r3, r2, r3
 800441a:	f241 3288 	movw	r2, #5000	; 0x1388
 800441e:	4293      	cmp	r3, r2
 8004420:	d901      	bls.n	8004426 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004422:	2303      	movs	r3, #3
 8004424:	e162      	b.n	80046ec <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004426:	4b89      	ldr	r3, [pc, #548]	; (800464c <HAL_RCC_OscConfig+0x778>)
 8004428:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800442c:	f003 0302 	and.w	r3, r3, #2
 8004430:	2b00      	cmp	r3, #0
 8004432:	d0ed      	beq.n	8004410 <HAL_RCC_OscConfig+0x53c>
 8004434:	e015      	b.n	8004462 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004436:	f7fe fb9b 	bl	8002b70 <HAL_GetTick>
 800443a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800443c:	e00a      	b.n	8004454 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800443e:	f7fe fb97 	bl	8002b70 <HAL_GetTick>
 8004442:	4602      	mov	r2, r0
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	1ad3      	subs	r3, r2, r3
 8004448:	f241 3288 	movw	r2, #5000	; 0x1388
 800444c:	4293      	cmp	r3, r2
 800444e:	d901      	bls.n	8004454 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004450:	2303      	movs	r3, #3
 8004452:	e14b      	b.n	80046ec <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004454:	4b7d      	ldr	r3, [pc, #500]	; (800464c <HAL_RCC_OscConfig+0x778>)
 8004456:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800445a:	f003 0302 	and.w	r3, r3, #2
 800445e:	2b00      	cmp	r3, #0
 8004460:	d1ed      	bne.n	800443e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004462:	7ffb      	ldrb	r3, [r7, #31]
 8004464:	2b01      	cmp	r3, #1
 8004466:	d105      	bne.n	8004474 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004468:	4b78      	ldr	r3, [pc, #480]	; (800464c <HAL_RCC_OscConfig+0x778>)
 800446a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800446c:	4a77      	ldr	r2, [pc, #476]	; (800464c <HAL_RCC_OscConfig+0x778>)
 800446e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004472:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f003 0320 	and.w	r3, r3, #32
 800447c:	2b00      	cmp	r3, #0
 800447e:	d03c      	beq.n	80044fa <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004484:	2b00      	cmp	r3, #0
 8004486:	d01c      	beq.n	80044c2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004488:	4b70      	ldr	r3, [pc, #448]	; (800464c <HAL_RCC_OscConfig+0x778>)
 800448a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800448e:	4a6f      	ldr	r2, [pc, #444]	; (800464c <HAL_RCC_OscConfig+0x778>)
 8004490:	f043 0301 	orr.w	r3, r3, #1
 8004494:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004498:	f7fe fb6a 	bl	8002b70 <HAL_GetTick>
 800449c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800449e:	e008      	b.n	80044b2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80044a0:	f7fe fb66 	bl	8002b70 <HAL_GetTick>
 80044a4:	4602      	mov	r2, r0
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	1ad3      	subs	r3, r2, r3
 80044aa:	2b02      	cmp	r3, #2
 80044ac:	d901      	bls.n	80044b2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80044ae:	2303      	movs	r3, #3
 80044b0:	e11c      	b.n	80046ec <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80044b2:	4b66      	ldr	r3, [pc, #408]	; (800464c <HAL_RCC_OscConfig+0x778>)
 80044b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80044b8:	f003 0302 	and.w	r3, r3, #2
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d0ef      	beq.n	80044a0 <HAL_RCC_OscConfig+0x5cc>
 80044c0:	e01b      	b.n	80044fa <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80044c2:	4b62      	ldr	r3, [pc, #392]	; (800464c <HAL_RCC_OscConfig+0x778>)
 80044c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80044c8:	4a60      	ldr	r2, [pc, #384]	; (800464c <HAL_RCC_OscConfig+0x778>)
 80044ca:	f023 0301 	bic.w	r3, r3, #1
 80044ce:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044d2:	f7fe fb4d 	bl	8002b70 <HAL_GetTick>
 80044d6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80044d8:	e008      	b.n	80044ec <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80044da:	f7fe fb49 	bl	8002b70 <HAL_GetTick>
 80044de:	4602      	mov	r2, r0
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	1ad3      	subs	r3, r2, r3
 80044e4:	2b02      	cmp	r3, #2
 80044e6:	d901      	bls.n	80044ec <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80044e8:	2303      	movs	r3, #3
 80044ea:	e0ff      	b.n	80046ec <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80044ec:	4b57      	ldr	r3, [pc, #348]	; (800464c <HAL_RCC_OscConfig+0x778>)
 80044ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80044f2:	f003 0302 	and.w	r3, r3, #2
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d1ef      	bne.n	80044da <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044fe:	2b00      	cmp	r3, #0
 8004500:	f000 80f3 	beq.w	80046ea <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004508:	2b02      	cmp	r3, #2
 800450a:	f040 80c9 	bne.w	80046a0 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800450e:	4b4f      	ldr	r3, [pc, #316]	; (800464c <HAL_RCC_OscConfig+0x778>)
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	f003 0203 	and.w	r2, r3, #3
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800451e:	429a      	cmp	r2, r3
 8004520:	d12c      	bne.n	800457c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800452c:	3b01      	subs	r3, #1
 800452e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004530:	429a      	cmp	r2, r3
 8004532:	d123      	bne.n	800457c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800453e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004540:	429a      	cmp	r2, r3
 8004542:	d11b      	bne.n	800457c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800454e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004550:	429a      	cmp	r2, r3
 8004552:	d113      	bne.n	800457c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800455e:	085b      	lsrs	r3, r3, #1
 8004560:	3b01      	subs	r3, #1
 8004562:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004564:	429a      	cmp	r2, r3
 8004566:	d109      	bne.n	800457c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004572:	085b      	lsrs	r3, r3, #1
 8004574:	3b01      	subs	r3, #1
 8004576:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004578:	429a      	cmp	r2, r3
 800457a:	d06b      	beq.n	8004654 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800457c:	69bb      	ldr	r3, [r7, #24]
 800457e:	2b0c      	cmp	r3, #12
 8004580:	d062      	beq.n	8004648 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004582:	4b32      	ldr	r3, [pc, #200]	; (800464c <HAL_RCC_OscConfig+0x778>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800458a:	2b00      	cmp	r3, #0
 800458c:	d001      	beq.n	8004592 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800458e:	2301      	movs	r3, #1
 8004590:	e0ac      	b.n	80046ec <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004592:	4b2e      	ldr	r3, [pc, #184]	; (800464c <HAL_RCC_OscConfig+0x778>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a2d      	ldr	r2, [pc, #180]	; (800464c <HAL_RCC_OscConfig+0x778>)
 8004598:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800459c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800459e:	f7fe fae7 	bl	8002b70 <HAL_GetTick>
 80045a2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045a4:	e008      	b.n	80045b8 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045a6:	f7fe fae3 	bl	8002b70 <HAL_GetTick>
 80045aa:	4602      	mov	r2, r0
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	1ad3      	subs	r3, r2, r3
 80045b0:	2b02      	cmp	r3, #2
 80045b2:	d901      	bls.n	80045b8 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80045b4:	2303      	movs	r3, #3
 80045b6:	e099      	b.n	80046ec <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045b8:	4b24      	ldr	r3, [pc, #144]	; (800464c <HAL_RCC_OscConfig+0x778>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d1f0      	bne.n	80045a6 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80045c4:	4b21      	ldr	r3, [pc, #132]	; (800464c <HAL_RCC_OscConfig+0x778>)
 80045c6:	68da      	ldr	r2, [r3, #12]
 80045c8:	4b21      	ldr	r3, [pc, #132]	; (8004650 <HAL_RCC_OscConfig+0x77c>)
 80045ca:	4013      	ands	r3, r2
 80045cc:	687a      	ldr	r2, [r7, #4]
 80045ce:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80045d0:	687a      	ldr	r2, [r7, #4]
 80045d2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80045d4:	3a01      	subs	r2, #1
 80045d6:	0112      	lsls	r2, r2, #4
 80045d8:	4311      	orrs	r1, r2
 80045da:	687a      	ldr	r2, [r7, #4]
 80045dc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80045de:	0212      	lsls	r2, r2, #8
 80045e0:	4311      	orrs	r1, r2
 80045e2:	687a      	ldr	r2, [r7, #4]
 80045e4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80045e6:	0852      	lsrs	r2, r2, #1
 80045e8:	3a01      	subs	r2, #1
 80045ea:	0552      	lsls	r2, r2, #21
 80045ec:	4311      	orrs	r1, r2
 80045ee:	687a      	ldr	r2, [r7, #4]
 80045f0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80045f2:	0852      	lsrs	r2, r2, #1
 80045f4:	3a01      	subs	r2, #1
 80045f6:	0652      	lsls	r2, r2, #25
 80045f8:	4311      	orrs	r1, r2
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80045fe:	06d2      	lsls	r2, r2, #27
 8004600:	430a      	orrs	r2, r1
 8004602:	4912      	ldr	r1, [pc, #72]	; (800464c <HAL_RCC_OscConfig+0x778>)
 8004604:	4313      	orrs	r3, r2
 8004606:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004608:	4b10      	ldr	r3, [pc, #64]	; (800464c <HAL_RCC_OscConfig+0x778>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4a0f      	ldr	r2, [pc, #60]	; (800464c <HAL_RCC_OscConfig+0x778>)
 800460e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004612:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004614:	4b0d      	ldr	r3, [pc, #52]	; (800464c <HAL_RCC_OscConfig+0x778>)
 8004616:	68db      	ldr	r3, [r3, #12]
 8004618:	4a0c      	ldr	r2, [pc, #48]	; (800464c <HAL_RCC_OscConfig+0x778>)
 800461a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800461e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004620:	f7fe faa6 	bl	8002b70 <HAL_GetTick>
 8004624:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004626:	e008      	b.n	800463a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004628:	f7fe faa2 	bl	8002b70 <HAL_GetTick>
 800462c:	4602      	mov	r2, r0
 800462e:	693b      	ldr	r3, [r7, #16]
 8004630:	1ad3      	subs	r3, r2, r3
 8004632:	2b02      	cmp	r3, #2
 8004634:	d901      	bls.n	800463a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8004636:	2303      	movs	r3, #3
 8004638:	e058      	b.n	80046ec <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800463a:	4b04      	ldr	r3, [pc, #16]	; (800464c <HAL_RCC_OscConfig+0x778>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004642:	2b00      	cmp	r3, #0
 8004644:	d0f0      	beq.n	8004628 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004646:	e050      	b.n	80046ea <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	e04f      	b.n	80046ec <HAL_RCC_OscConfig+0x818>
 800464c:	40021000 	.word	0x40021000
 8004650:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004654:	4b27      	ldr	r3, [pc, #156]	; (80046f4 <HAL_RCC_OscConfig+0x820>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800465c:	2b00      	cmp	r3, #0
 800465e:	d144      	bne.n	80046ea <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004660:	4b24      	ldr	r3, [pc, #144]	; (80046f4 <HAL_RCC_OscConfig+0x820>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a23      	ldr	r2, [pc, #140]	; (80046f4 <HAL_RCC_OscConfig+0x820>)
 8004666:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800466a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800466c:	4b21      	ldr	r3, [pc, #132]	; (80046f4 <HAL_RCC_OscConfig+0x820>)
 800466e:	68db      	ldr	r3, [r3, #12]
 8004670:	4a20      	ldr	r2, [pc, #128]	; (80046f4 <HAL_RCC_OscConfig+0x820>)
 8004672:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004676:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004678:	f7fe fa7a 	bl	8002b70 <HAL_GetTick>
 800467c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800467e:	e008      	b.n	8004692 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004680:	f7fe fa76 	bl	8002b70 <HAL_GetTick>
 8004684:	4602      	mov	r2, r0
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	1ad3      	subs	r3, r2, r3
 800468a:	2b02      	cmp	r3, #2
 800468c:	d901      	bls.n	8004692 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800468e:	2303      	movs	r3, #3
 8004690:	e02c      	b.n	80046ec <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004692:	4b18      	ldr	r3, [pc, #96]	; (80046f4 <HAL_RCC_OscConfig+0x820>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800469a:	2b00      	cmp	r3, #0
 800469c:	d0f0      	beq.n	8004680 <HAL_RCC_OscConfig+0x7ac>
 800469e:	e024      	b.n	80046ea <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80046a0:	69bb      	ldr	r3, [r7, #24]
 80046a2:	2b0c      	cmp	r3, #12
 80046a4:	d01f      	beq.n	80046e6 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046a6:	4b13      	ldr	r3, [pc, #76]	; (80046f4 <HAL_RCC_OscConfig+0x820>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4a12      	ldr	r2, [pc, #72]	; (80046f4 <HAL_RCC_OscConfig+0x820>)
 80046ac:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80046b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046b2:	f7fe fa5d 	bl	8002b70 <HAL_GetTick>
 80046b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80046b8:	e008      	b.n	80046cc <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046ba:	f7fe fa59 	bl	8002b70 <HAL_GetTick>
 80046be:	4602      	mov	r2, r0
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	1ad3      	subs	r3, r2, r3
 80046c4:	2b02      	cmp	r3, #2
 80046c6:	d901      	bls.n	80046cc <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80046c8:	2303      	movs	r3, #3
 80046ca:	e00f      	b.n	80046ec <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80046cc:	4b09      	ldr	r3, [pc, #36]	; (80046f4 <HAL_RCC_OscConfig+0x820>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d1f0      	bne.n	80046ba <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80046d8:	4b06      	ldr	r3, [pc, #24]	; (80046f4 <HAL_RCC_OscConfig+0x820>)
 80046da:	68da      	ldr	r2, [r3, #12]
 80046dc:	4905      	ldr	r1, [pc, #20]	; (80046f4 <HAL_RCC_OscConfig+0x820>)
 80046de:	4b06      	ldr	r3, [pc, #24]	; (80046f8 <HAL_RCC_OscConfig+0x824>)
 80046e0:	4013      	ands	r3, r2
 80046e2:	60cb      	str	r3, [r1, #12]
 80046e4:	e001      	b.n	80046ea <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	e000      	b.n	80046ec <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80046ea:	2300      	movs	r3, #0
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	3720      	adds	r7, #32
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bd80      	pop	{r7, pc}
 80046f4:	40021000 	.word	0x40021000
 80046f8:	feeefffc 	.word	0xfeeefffc

080046fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b084      	sub	sp, #16
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
 8004704:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d101      	bne.n	8004710 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800470c:	2301      	movs	r3, #1
 800470e:	e0e7      	b.n	80048e0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004710:	4b75      	ldr	r3, [pc, #468]	; (80048e8 <HAL_RCC_ClockConfig+0x1ec>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f003 0307 	and.w	r3, r3, #7
 8004718:	683a      	ldr	r2, [r7, #0]
 800471a:	429a      	cmp	r2, r3
 800471c:	d910      	bls.n	8004740 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800471e:	4b72      	ldr	r3, [pc, #456]	; (80048e8 <HAL_RCC_ClockConfig+0x1ec>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f023 0207 	bic.w	r2, r3, #7
 8004726:	4970      	ldr	r1, [pc, #448]	; (80048e8 <HAL_RCC_ClockConfig+0x1ec>)
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	4313      	orrs	r3, r2
 800472c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800472e:	4b6e      	ldr	r3, [pc, #440]	; (80048e8 <HAL_RCC_ClockConfig+0x1ec>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f003 0307 	and.w	r3, r3, #7
 8004736:	683a      	ldr	r2, [r7, #0]
 8004738:	429a      	cmp	r2, r3
 800473a:	d001      	beq.n	8004740 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800473c:	2301      	movs	r3, #1
 800473e:	e0cf      	b.n	80048e0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f003 0302 	and.w	r3, r3, #2
 8004748:	2b00      	cmp	r3, #0
 800474a:	d010      	beq.n	800476e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	689a      	ldr	r2, [r3, #8]
 8004750:	4b66      	ldr	r3, [pc, #408]	; (80048ec <HAL_RCC_ClockConfig+0x1f0>)
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004758:	429a      	cmp	r2, r3
 800475a:	d908      	bls.n	800476e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800475c:	4b63      	ldr	r3, [pc, #396]	; (80048ec <HAL_RCC_ClockConfig+0x1f0>)
 800475e:	689b      	ldr	r3, [r3, #8]
 8004760:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	4960      	ldr	r1, [pc, #384]	; (80048ec <HAL_RCC_ClockConfig+0x1f0>)
 800476a:	4313      	orrs	r3, r2
 800476c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f003 0301 	and.w	r3, r3, #1
 8004776:	2b00      	cmp	r3, #0
 8004778:	d04c      	beq.n	8004814 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	2b03      	cmp	r3, #3
 8004780:	d107      	bne.n	8004792 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004782:	4b5a      	ldr	r3, [pc, #360]	; (80048ec <HAL_RCC_ClockConfig+0x1f0>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800478a:	2b00      	cmp	r3, #0
 800478c:	d121      	bne.n	80047d2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	e0a6      	b.n	80048e0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	2b02      	cmp	r3, #2
 8004798:	d107      	bne.n	80047aa <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800479a:	4b54      	ldr	r3, [pc, #336]	; (80048ec <HAL_RCC_ClockConfig+0x1f0>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d115      	bne.n	80047d2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80047a6:	2301      	movs	r3, #1
 80047a8:	e09a      	b.n	80048e0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d107      	bne.n	80047c2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80047b2:	4b4e      	ldr	r3, [pc, #312]	; (80048ec <HAL_RCC_ClockConfig+0x1f0>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f003 0302 	and.w	r3, r3, #2
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d109      	bne.n	80047d2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e08e      	b.n	80048e0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80047c2:	4b4a      	ldr	r3, [pc, #296]	; (80048ec <HAL_RCC_ClockConfig+0x1f0>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d101      	bne.n	80047d2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	e086      	b.n	80048e0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80047d2:	4b46      	ldr	r3, [pc, #280]	; (80048ec <HAL_RCC_ClockConfig+0x1f0>)
 80047d4:	689b      	ldr	r3, [r3, #8]
 80047d6:	f023 0203 	bic.w	r2, r3, #3
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	4943      	ldr	r1, [pc, #268]	; (80048ec <HAL_RCC_ClockConfig+0x1f0>)
 80047e0:	4313      	orrs	r3, r2
 80047e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047e4:	f7fe f9c4 	bl	8002b70 <HAL_GetTick>
 80047e8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047ea:	e00a      	b.n	8004802 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047ec:	f7fe f9c0 	bl	8002b70 <HAL_GetTick>
 80047f0:	4602      	mov	r2, r0
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	1ad3      	subs	r3, r2, r3
 80047f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d901      	bls.n	8004802 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80047fe:	2303      	movs	r3, #3
 8004800:	e06e      	b.n	80048e0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004802:	4b3a      	ldr	r3, [pc, #232]	; (80048ec <HAL_RCC_ClockConfig+0x1f0>)
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	f003 020c 	and.w	r2, r3, #12
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	009b      	lsls	r3, r3, #2
 8004810:	429a      	cmp	r2, r3
 8004812:	d1eb      	bne.n	80047ec <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f003 0302 	and.w	r3, r3, #2
 800481c:	2b00      	cmp	r3, #0
 800481e:	d010      	beq.n	8004842 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	689a      	ldr	r2, [r3, #8]
 8004824:	4b31      	ldr	r3, [pc, #196]	; (80048ec <HAL_RCC_ClockConfig+0x1f0>)
 8004826:	689b      	ldr	r3, [r3, #8]
 8004828:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800482c:	429a      	cmp	r2, r3
 800482e:	d208      	bcs.n	8004842 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004830:	4b2e      	ldr	r3, [pc, #184]	; (80048ec <HAL_RCC_ClockConfig+0x1f0>)
 8004832:	689b      	ldr	r3, [r3, #8]
 8004834:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	689b      	ldr	r3, [r3, #8]
 800483c:	492b      	ldr	r1, [pc, #172]	; (80048ec <HAL_RCC_ClockConfig+0x1f0>)
 800483e:	4313      	orrs	r3, r2
 8004840:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004842:	4b29      	ldr	r3, [pc, #164]	; (80048e8 <HAL_RCC_ClockConfig+0x1ec>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f003 0307 	and.w	r3, r3, #7
 800484a:	683a      	ldr	r2, [r7, #0]
 800484c:	429a      	cmp	r2, r3
 800484e:	d210      	bcs.n	8004872 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004850:	4b25      	ldr	r3, [pc, #148]	; (80048e8 <HAL_RCC_ClockConfig+0x1ec>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f023 0207 	bic.w	r2, r3, #7
 8004858:	4923      	ldr	r1, [pc, #140]	; (80048e8 <HAL_RCC_ClockConfig+0x1ec>)
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	4313      	orrs	r3, r2
 800485e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004860:	4b21      	ldr	r3, [pc, #132]	; (80048e8 <HAL_RCC_ClockConfig+0x1ec>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f003 0307 	and.w	r3, r3, #7
 8004868:	683a      	ldr	r2, [r7, #0]
 800486a:	429a      	cmp	r2, r3
 800486c:	d001      	beq.n	8004872 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	e036      	b.n	80048e0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f003 0304 	and.w	r3, r3, #4
 800487a:	2b00      	cmp	r3, #0
 800487c:	d008      	beq.n	8004890 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800487e:	4b1b      	ldr	r3, [pc, #108]	; (80048ec <HAL_RCC_ClockConfig+0x1f0>)
 8004880:	689b      	ldr	r3, [r3, #8]
 8004882:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	68db      	ldr	r3, [r3, #12]
 800488a:	4918      	ldr	r1, [pc, #96]	; (80048ec <HAL_RCC_ClockConfig+0x1f0>)
 800488c:	4313      	orrs	r3, r2
 800488e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f003 0308 	and.w	r3, r3, #8
 8004898:	2b00      	cmp	r3, #0
 800489a:	d009      	beq.n	80048b0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800489c:	4b13      	ldr	r3, [pc, #76]	; (80048ec <HAL_RCC_ClockConfig+0x1f0>)
 800489e:	689b      	ldr	r3, [r3, #8]
 80048a0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	691b      	ldr	r3, [r3, #16]
 80048a8:	00db      	lsls	r3, r3, #3
 80048aa:	4910      	ldr	r1, [pc, #64]	; (80048ec <HAL_RCC_ClockConfig+0x1f0>)
 80048ac:	4313      	orrs	r3, r2
 80048ae:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80048b0:	f000 f824 	bl	80048fc <HAL_RCC_GetSysClockFreq>
 80048b4:	4602      	mov	r2, r0
 80048b6:	4b0d      	ldr	r3, [pc, #52]	; (80048ec <HAL_RCC_ClockConfig+0x1f0>)
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	091b      	lsrs	r3, r3, #4
 80048bc:	f003 030f 	and.w	r3, r3, #15
 80048c0:	490b      	ldr	r1, [pc, #44]	; (80048f0 <HAL_RCC_ClockConfig+0x1f4>)
 80048c2:	5ccb      	ldrb	r3, [r1, r3]
 80048c4:	f003 031f 	and.w	r3, r3, #31
 80048c8:	fa22 f303 	lsr.w	r3, r2, r3
 80048cc:	4a09      	ldr	r2, [pc, #36]	; (80048f4 <HAL_RCC_ClockConfig+0x1f8>)
 80048ce:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80048d0:	4b09      	ldr	r3, [pc, #36]	; (80048f8 <HAL_RCC_ClockConfig+0x1fc>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4618      	mov	r0, r3
 80048d6:	f7fe f8fb 	bl	8002ad0 <HAL_InitTick>
 80048da:	4603      	mov	r3, r0
 80048dc:	72fb      	strb	r3, [r7, #11]

  return status;
 80048de:	7afb      	ldrb	r3, [r7, #11]
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	3710      	adds	r7, #16
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}
 80048e8:	40022000 	.word	0x40022000
 80048ec:	40021000 	.word	0x40021000
 80048f0:	0800d1d4 	.word	0x0800d1d4
 80048f4:	20000090 	.word	0x20000090
 80048f8:	20000094 	.word	0x20000094

080048fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048fc:	b480      	push	{r7}
 80048fe:	b089      	sub	sp, #36	; 0x24
 8004900:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004902:	2300      	movs	r3, #0
 8004904:	61fb      	str	r3, [r7, #28]
 8004906:	2300      	movs	r3, #0
 8004908:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800490a:	4b3e      	ldr	r3, [pc, #248]	; (8004a04 <HAL_RCC_GetSysClockFreq+0x108>)
 800490c:	689b      	ldr	r3, [r3, #8]
 800490e:	f003 030c 	and.w	r3, r3, #12
 8004912:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004914:	4b3b      	ldr	r3, [pc, #236]	; (8004a04 <HAL_RCC_GetSysClockFreq+0x108>)
 8004916:	68db      	ldr	r3, [r3, #12]
 8004918:	f003 0303 	and.w	r3, r3, #3
 800491c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d005      	beq.n	8004930 <HAL_RCC_GetSysClockFreq+0x34>
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	2b0c      	cmp	r3, #12
 8004928:	d121      	bne.n	800496e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2b01      	cmp	r3, #1
 800492e:	d11e      	bne.n	800496e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004930:	4b34      	ldr	r3, [pc, #208]	; (8004a04 <HAL_RCC_GetSysClockFreq+0x108>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f003 0308 	and.w	r3, r3, #8
 8004938:	2b00      	cmp	r3, #0
 800493a:	d107      	bne.n	800494c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800493c:	4b31      	ldr	r3, [pc, #196]	; (8004a04 <HAL_RCC_GetSysClockFreq+0x108>)
 800493e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004942:	0a1b      	lsrs	r3, r3, #8
 8004944:	f003 030f 	and.w	r3, r3, #15
 8004948:	61fb      	str	r3, [r7, #28]
 800494a:	e005      	b.n	8004958 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800494c:	4b2d      	ldr	r3, [pc, #180]	; (8004a04 <HAL_RCC_GetSysClockFreq+0x108>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	091b      	lsrs	r3, r3, #4
 8004952:	f003 030f 	and.w	r3, r3, #15
 8004956:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004958:	4a2b      	ldr	r2, [pc, #172]	; (8004a08 <HAL_RCC_GetSysClockFreq+0x10c>)
 800495a:	69fb      	ldr	r3, [r7, #28]
 800495c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004960:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d10d      	bne.n	8004984 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004968:	69fb      	ldr	r3, [r7, #28]
 800496a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800496c:	e00a      	b.n	8004984 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	2b04      	cmp	r3, #4
 8004972:	d102      	bne.n	800497a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004974:	4b25      	ldr	r3, [pc, #148]	; (8004a0c <HAL_RCC_GetSysClockFreq+0x110>)
 8004976:	61bb      	str	r3, [r7, #24]
 8004978:	e004      	b.n	8004984 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	2b08      	cmp	r3, #8
 800497e:	d101      	bne.n	8004984 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004980:	4b23      	ldr	r3, [pc, #140]	; (8004a10 <HAL_RCC_GetSysClockFreq+0x114>)
 8004982:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	2b0c      	cmp	r3, #12
 8004988:	d134      	bne.n	80049f4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800498a:	4b1e      	ldr	r3, [pc, #120]	; (8004a04 <HAL_RCC_GetSysClockFreq+0x108>)
 800498c:	68db      	ldr	r3, [r3, #12]
 800498e:	f003 0303 	and.w	r3, r3, #3
 8004992:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004994:	68bb      	ldr	r3, [r7, #8]
 8004996:	2b02      	cmp	r3, #2
 8004998:	d003      	beq.n	80049a2 <HAL_RCC_GetSysClockFreq+0xa6>
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	2b03      	cmp	r3, #3
 800499e:	d003      	beq.n	80049a8 <HAL_RCC_GetSysClockFreq+0xac>
 80049a0:	e005      	b.n	80049ae <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80049a2:	4b1a      	ldr	r3, [pc, #104]	; (8004a0c <HAL_RCC_GetSysClockFreq+0x110>)
 80049a4:	617b      	str	r3, [r7, #20]
      break;
 80049a6:	e005      	b.n	80049b4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80049a8:	4b19      	ldr	r3, [pc, #100]	; (8004a10 <HAL_RCC_GetSysClockFreq+0x114>)
 80049aa:	617b      	str	r3, [r7, #20]
      break;
 80049ac:	e002      	b.n	80049b4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80049ae:	69fb      	ldr	r3, [r7, #28]
 80049b0:	617b      	str	r3, [r7, #20]
      break;
 80049b2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80049b4:	4b13      	ldr	r3, [pc, #76]	; (8004a04 <HAL_RCC_GetSysClockFreq+0x108>)
 80049b6:	68db      	ldr	r3, [r3, #12]
 80049b8:	091b      	lsrs	r3, r3, #4
 80049ba:	f003 0307 	and.w	r3, r3, #7
 80049be:	3301      	adds	r3, #1
 80049c0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80049c2:	4b10      	ldr	r3, [pc, #64]	; (8004a04 <HAL_RCC_GetSysClockFreq+0x108>)
 80049c4:	68db      	ldr	r3, [r3, #12]
 80049c6:	0a1b      	lsrs	r3, r3, #8
 80049c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80049cc:	697a      	ldr	r2, [r7, #20]
 80049ce:	fb03 f202 	mul.w	r2, r3, r2
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80049d8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80049da:	4b0a      	ldr	r3, [pc, #40]	; (8004a04 <HAL_RCC_GetSysClockFreq+0x108>)
 80049dc:	68db      	ldr	r3, [r3, #12]
 80049de:	0e5b      	lsrs	r3, r3, #25
 80049e0:	f003 0303 	and.w	r3, r3, #3
 80049e4:	3301      	adds	r3, #1
 80049e6:	005b      	lsls	r3, r3, #1
 80049e8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80049ea:	697a      	ldr	r2, [r7, #20]
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80049f2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80049f4:	69bb      	ldr	r3, [r7, #24]
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	3724      	adds	r7, #36	; 0x24
 80049fa:	46bd      	mov	sp, r7
 80049fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a00:	4770      	bx	lr
 8004a02:	bf00      	nop
 8004a04:	40021000 	.word	0x40021000
 8004a08:	0800d1ec 	.word	0x0800d1ec
 8004a0c:	00f42400 	.word	0x00f42400
 8004a10:	007a1200 	.word	0x007a1200

08004a14 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a14:	b480      	push	{r7}
 8004a16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a18:	4b03      	ldr	r3, [pc, #12]	; (8004a28 <HAL_RCC_GetHCLKFreq+0x14>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a24:	4770      	bx	lr
 8004a26:	bf00      	nop
 8004a28:	20000090 	.word	0x20000090

08004a2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004a30:	f7ff fff0 	bl	8004a14 <HAL_RCC_GetHCLKFreq>
 8004a34:	4602      	mov	r2, r0
 8004a36:	4b06      	ldr	r3, [pc, #24]	; (8004a50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	0a1b      	lsrs	r3, r3, #8
 8004a3c:	f003 0307 	and.w	r3, r3, #7
 8004a40:	4904      	ldr	r1, [pc, #16]	; (8004a54 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004a42:	5ccb      	ldrb	r3, [r1, r3]
 8004a44:	f003 031f 	and.w	r3, r3, #31
 8004a48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	bd80      	pop	{r7, pc}
 8004a50:	40021000 	.word	0x40021000
 8004a54:	0800d1e4 	.word	0x0800d1e4

08004a58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004a5c:	f7ff ffda 	bl	8004a14 <HAL_RCC_GetHCLKFreq>
 8004a60:	4602      	mov	r2, r0
 8004a62:	4b06      	ldr	r3, [pc, #24]	; (8004a7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	0adb      	lsrs	r3, r3, #11
 8004a68:	f003 0307 	and.w	r3, r3, #7
 8004a6c:	4904      	ldr	r1, [pc, #16]	; (8004a80 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004a6e:	5ccb      	ldrb	r3, [r1, r3]
 8004a70:	f003 031f 	and.w	r3, r3, #31
 8004a74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a78:	4618      	mov	r0, r3
 8004a7a:	bd80      	pop	{r7, pc}
 8004a7c:	40021000 	.word	0x40021000
 8004a80:	0800d1e4 	.word	0x0800d1e4

08004a84 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b086      	sub	sp, #24
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004a90:	4b2a      	ldr	r3, [pc, #168]	; (8004b3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004a92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d003      	beq.n	8004aa4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004a9c:	f7ff f9b6 	bl	8003e0c <HAL_PWREx_GetVoltageRange>
 8004aa0:	6178      	str	r0, [r7, #20]
 8004aa2:	e014      	b.n	8004ace <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004aa4:	4b25      	ldr	r3, [pc, #148]	; (8004b3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004aa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004aa8:	4a24      	ldr	r2, [pc, #144]	; (8004b3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004aaa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004aae:	6593      	str	r3, [r2, #88]	; 0x58
 8004ab0:	4b22      	ldr	r3, [pc, #136]	; (8004b3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ab2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ab4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ab8:	60fb      	str	r3, [r7, #12]
 8004aba:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004abc:	f7ff f9a6 	bl	8003e0c <HAL_PWREx_GetVoltageRange>
 8004ac0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004ac2:	4b1e      	ldr	r3, [pc, #120]	; (8004b3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ac4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ac6:	4a1d      	ldr	r2, [pc, #116]	; (8004b3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ac8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004acc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ad4:	d10b      	bne.n	8004aee <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2b80      	cmp	r3, #128	; 0x80
 8004ada:	d919      	bls.n	8004b10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2ba0      	cmp	r3, #160	; 0xa0
 8004ae0:	d902      	bls.n	8004ae8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004ae2:	2302      	movs	r3, #2
 8004ae4:	613b      	str	r3, [r7, #16]
 8004ae6:	e013      	b.n	8004b10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004ae8:	2301      	movs	r3, #1
 8004aea:	613b      	str	r3, [r7, #16]
 8004aec:	e010      	b.n	8004b10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2b80      	cmp	r3, #128	; 0x80
 8004af2:	d902      	bls.n	8004afa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004af4:	2303      	movs	r3, #3
 8004af6:	613b      	str	r3, [r7, #16]
 8004af8:	e00a      	b.n	8004b10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2b80      	cmp	r3, #128	; 0x80
 8004afe:	d102      	bne.n	8004b06 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004b00:	2302      	movs	r3, #2
 8004b02:	613b      	str	r3, [r7, #16]
 8004b04:	e004      	b.n	8004b10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2b70      	cmp	r3, #112	; 0x70
 8004b0a:	d101      	bne.n	8004b10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004b10:	4b0b      	ldr	r3, [pc, #44]	; (8004b40 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f023 0207 	bic.w	r2, r3, #7
 8004b18:	4909      	ldr	r1, [pc, #36]	; (8004b40 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004b20:	4b07      	ldr	r3, [pc, #28]	; (8004b40 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f003 0307 	and.w	r3, r3, #7
 8004b28:	693a      	ldr	r2, [r7, #16]
 8004b2a:	429a      	cmp	r2, r3
 8004b2c:	d001      	beq.n	8004b32 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e000      	b.n	8004b34 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004b32:	2300      	movs	r3, #0
}
 8004b34:	4618      	mov	r0, r3
 8004b36:	3718      	adds	r7, #24
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	bd80      	pop	{r7, pc}
 8004b3c:	40021000 	.word	0x40021000
 8004b40:	40022000 	.word	0x40022000

08004b44 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b086      	sub	sp, #24
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004b50:	2300      	movs	r3, #0
 8004b52:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d031      	beq.n	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b64:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004b68:	d01a      	beq.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8004b6a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004b6e:	d814      	bhi.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d009      	beq.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004b74:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004b78:	d10f      	bne.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8004b7a:	4b5d      	ldr	r3, [pc, #372]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	4a5c      	ldr	r2, [pc, #368]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004b80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b84:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004b86:	e00c      	b.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	3304      	adds	r3, #4
 8004b8c:	2100      	movs	r1, #0
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f000 f9de 	bl	8004f50 <RCCEx_PLLSAI1_Config>
 8004b94:	4603      	mov	r3, r0
 8004b96:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004b98:	e003      	b.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	74fb      	strb	r3, [r7, #19]
      break;
 8004b9e:	e000      	b.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8004ba0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004ba2:	7cfb      	ldrb	r3, [r7, #19]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d10b      	bne.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004ba8:	4b51      	ldr	r3, [pc, #324]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bae:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bb6:	494e      	ldr	r1, [pc, #312]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004bbe:	e001      	b.n	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bc0:	7cfb      	ldrb	r3, [r7, #19]
 8004bc2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	f000 809e 	beq.w	8004d0e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004bd6:	4b46      	ldr	r3, [pc, #280]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004bd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d101      	bne.n	8004be6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8004be2:	2301      	movs	r3, #1
 8004be4:	e000      	b.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8004be6:	2300      	movs	r3, #0
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d00d      	beq.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bec:	4b40      	ldr	r3, [pc, #256]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004bee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bf0:	4a3f      	ldr	r2, [pc, #252]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004bf2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bf6:	6593      	str	r3, [r2, #88]	; 0x58
 8004bf8:	4b3d      	ldr	r3, [pc, #244]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004bfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c00:	60bb      	str	r3, [r7, #8]
 8004c02:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c04:	2301      	movs	r3, #1
 8004c06:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c08:	4b3a      	ldr	r3, [pc, #232]	; (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a39      	ldr	r2, [pc, #228]	; (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004c0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c12:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004c14:	f7fd ffac 	bl	8002b70 <HAL_GetTick>
 8004c18:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004c1a:	e009      	b.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c1c:	f7fd ffa8 	bl	8002b70 <HAL_GetTick>
 8004c20:	4602      	mov	r2, r0
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	1ad3      	subs	r3, r2, r3
 8004c26:	2b02      	cmp	r3, #2
 8004c28:	d902      	bls.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8004c2a:	2303      	movs	r3, #3
 8004c2c:	74fb      	strb	r3, [r7, #19]
        break;
 8004c2e:	e005      	b.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004c30:	4b30      	ldr	r3, [pc, #192]	; (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d0ef      	beq.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8004c3c:	7cfb      	ldrb	r3, [r7, #19]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d15a      	bne.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004c42:	4b2b      	ldr	r3, [pc, #172]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004c44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c4c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004c4e:	697b      	ldr	r3, [r7, #20]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d01e      	beq.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c58:	697a      	ldr	r2, [r7, #20]
 8004c5a:	429a      	cmp	r2, r3
 8004c5c:	d019      	beq.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004c5e:	4b24      	ldr	r3, [pc, #144]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004c60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c68:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004c6a:	4b21      	ldr	r3, [pc, #132]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004c6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c70:	4a1f      	ldr	r2, [pc, #124]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004c72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c76:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004c7a:	4b1d      	ldr	r3, [pc, #116]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004c7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c80:	4a1b      	ldr	r2, [pc, #108]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004c82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c86:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004c8a:	4a19      	ldr	r2, [pc, #100]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004c92:	697b      	ldr	r3, [r7, #20]
 8004c94:	f003 0301 	and.w	r3, r3, #1
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d016      	beq.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c9c:	f7fd ff68 	bl	8002b70 <HAL_GetTick>
 8004ca0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ca2:	e00b      	b.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ca4:	f7fd ff64 	bl	8002b70 <HAL_GetTick>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	1ad3      	subs	r3, r2, r3
 8004cae:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d902      	bls.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8004cb6:	2303      	movs	r3, #3
 8004cb8:	74fb      	strb	r3, [r7, #19]
            break;
 8004cba:	e006      	b.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004cbc:	4b0c      	ldr	r3, [pc, #48]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004cbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cc2:	f003 0302 	and.w	r3, r3, #2
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d0ec      	beq.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8004cca:	7cfb      	ldrb	r3, [r7, #19]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d10b      	bne.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004cd0:	4b07      	ldr	r3, [pc, #28]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004cd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cd6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cde:	4904      	ldr	r1, [pc, #16]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004ce6:	e009      	b.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004ce8:	7cfb      	ldrb	r3, [r7, #19]
 8004cea:	74bb      	strb	r3, [r7, #18]
 8004cec:	e006      	b.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8004cee:	bf00      	nop
 8004cf0:	40021000 	.word	0x40021000
 8004cf4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cf8:	7cfb      	ldrb	r3, [r7, #19]
 8004cfa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004cfc:	7c7b      	ldrb	r3, [r7, #17]
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d105      	bne.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d02:	4b8a      	ldr	r3, [pc, #552]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004d04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d06:	4a89      	ldr	r2, [pc, #548]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004d08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d0c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f003 0301 	and.w	r3, r3, #1
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d00a      	beq.n	8004d30 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004d1a:	4b84      	ldr	r3, [pc, #528]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004d1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d20:	f023 0203 	bic.w	r2, r3, #3
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6a1b      	ldr	r3, [r3, #32]
 8004d28:	4980      	ldr	r1, [pc, #512]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f003 0302 	and.w	r3, r3, #2
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d00a      	beq.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004d3c:	4b7b      	ldr	r3, [pc, #492]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d42:	f023 020c 	bic.w	r2, r3, #12
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d4a:	4978      	ldr	r1, [pc, #480]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f003 0320 	and.w	r3, r3, #32
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d00a      	beq.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004d5e:	4b73      	ldr	r3, [pc, #460]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004d60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d64:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d6c:	496f      	ldr	r1, [pc, #444]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d00a      	beq.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004d80:	4b6a      	ldr	r3, [pc, #424]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004d82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d86:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d8e:	4967      	ldr	r1, [pc, #412]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004d90:	4313      	orrs	r3, r2
 8004d92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d00a      	beq.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004da2:	4b62      	ldr	r3, [pc, #392]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004da4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004da8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004db0:	495e      	ldr	r1, [pc, #376]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004db2:	4313      	orrs	r3, r2
 8004db4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d00a      	beq.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004dc4:	4b59      	ldr	r3, [pc, #356]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004dc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dca:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dd2:	4956      	ldr	r1, [pc, #344]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d00a      	beq.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004de6:	4b51      	ldr	r3, [pc, #324]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004de8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004df4:	494d      	ldr	r1, [pc, #308]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004df6:	4313      	orrs	r3, r2
 8004df8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d028      	beq.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004e08:	4b48      	ldr	r3, [pc, #288]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004e0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e0e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e16:	4945      	ldr	r1, [pc, #276]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e22:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004e26:	d106      	bne.n	8004e36 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e28:	4b40      	ldr	r3, [pc, #256]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004e2a:	68db      	ldr	r3, [r3, #12]
 8004e2c:	4a3f      	ldr	r2, [pc, #252]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004e2e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004e32:	60d3      	str	r3, [r2, #12]
 8004e34:	e011      	b.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e3a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004e3e:	d10c      	bne.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	3304      	adds	r3, #4
 8004e44:	2101      	movs	r1, #1
 8004e46:	4618      	mov	r0, r3
 8004e48:	f000 f882 	bl	8004f50 <RCCEx_PLLSAI1_Config>
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004e50:	7cfb      	ldrb	r3, [r7, #19]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d001      	beq.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8004e56:	7cfb      	ldrb	r3, [r7, #19]
 8004e58:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d028      	beq.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004e66:	4b31      	ldr	r3, [pc, #196]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004e68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e6c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e74:	492d      	ldr	r1, [pc, #180]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004e76:	4313      	orrs	r3, r2
 8004e78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e80:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004e84:	d106      	bne.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e86:	4b29      	ldr	r3, [pc, #164]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004e88:	68db      	ldr	r3, [r3, #12]
 8004e8a:	4a28      	ldr	r2, [pc, #160]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004e8c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004e90:	60d3      	str	r3, [r2, #12]
 8004e92:	e011      	b.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e98:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004e9c:	d10c      	bne.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	3304      	adds	r3, #4
 8004ea2:	2101      	movs	r1, #1
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	f000 f853 	bl	8004f50 <RCCEx_PLLSAI1_Config>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004eae:	7cfb      	ldrb	r3, [r7, #19]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d001      	beq.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8004eb4:	7cfb      	ldrb	r3, [r7, #19]
 8004eb6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d01c      	beq.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004ec4:	4b19      	ldr	r3, [pc, #100]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004ec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004eca:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ed2:	4916      	ldr	r1, [pc, #88]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ede:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004ee2:	d10c      	bne.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	3304      	adds	r3, #4
 8004ee8:	2102      	movs	r1, #2
 8004eea:	4618      	mov	r0, r3
 8004eec:	f000 f830 	bl	8004f50 <RCCEx_PLLSAI1_Config>
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004ef4:	7cfb      	ldrb	r3, [r7, #19]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d001      	beq.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8004efa:	7cfb      	ldrb	r3, [r7, #19]
 8004efc:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d00a      	beq.n	8004f20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004f0a:	4b08      	ldr	r3, [pc, #32]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004f0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f10:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f18:	4904      	ldr	r1, [pc, #16]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004f20:	7cbb      	ldrb	r3, [r7, #18]
}
 8004f22:	4618      	mov	r0, r3
 8004f24:	3718      	adds	r7, #24
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bd80      	pop	{r7, pc}
 8004f2a:	bf00      	nop
 8004f2c:	40021000 	.word	0x40021000

08004f30 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004f30:	b480      	push	{r7}
 8004f32:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8004f34:	4b05      	ldr	r3, [pc, #20]	; (8004f4c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a04      	ldr	r2, [pc, #16]	; (8004f4c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004f3a:	f043 0304 	orr.w	r3, r3, #4
 8004f3e:	6013      	str	r3, [r2, #0]
}
 8004f40:	bf00      	nop
 8004f42:	46bd      	mov	sp, r7
 8004f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f48:	4770      	bx	lr
 8004f4a:	bf00      	nop
 8004f4c:	40021000 	.word	0x40021000

08004f50 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b084      	sub	sp, #16
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
 8004f58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004f5e:	4b74      	ldr	r3, [pc, #464]	; (8005130 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004f60:	68db      	ldr	r3, [r3, #12]
 8004f62:	f003 0303 	and.w	r3, r3, #3
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d018      	beq.n	8004f9c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004f6a:	4b71      	ldr	r3, [pc, #452]	; (8005130 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004f6c:	68db      	ldr	r3, [r3, #12]
 8004f6e:	f003 0203 	and.w	r2, r3, #3
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	429a      	cmp	r2, r3
 8004f78:	d10d      	bne.n	8004f96 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
       ||
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d009      	beq.n	8004f96 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004f82:	4b6b      	ldr	r3, [pc, #428]	; (8005130 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004f84:	68db      	ldr	r3, [r3, #12]
 8004f86:	091b      	lsrs	r3, r3, #4
 8004f88:	f003 0307 	and.w	r3, r3, #7
 8004f8c:	1c5a      	adds	r2, r3, #1
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	685b      	ldr	r3, [r3, #4]
       ||
 8004f92:	429a      	cmp	r2, r3
 8004f94:	d047      	beq.n	8005026 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004f96:	2301      	movs	r3, #1
 8004f98:	73fb      	strb	r3, [r7, #15]
 8004f9a:	e044      	b.n	8005026 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	2b03      	cmp	r3, #3
 8004fa2:	d018      	beq.n	8004fd6 <RCCEx_PLLSAI1_Config+0x86>
 8004fa4:	2b03      	cmp	r3, #3
 8004fa6:	d825      	bhi.n	8004ff4 <RCCEx_PLLSAI1_Config+0xa4>
 8004fa8:	2b01      	cmp	r3, #1
 8004faa:	d002      	beq.n	8004fb2 <RCCEx_PLLSAI1_Config+0x62>
 8004fac:	2b02      	cmp	r3, #2
 8004fae:	d009      	beq.n	8004fc4 <RCCEx_PLLSAI1_Config+0x74>
 8004fb0:	e020      	b.n	8004ff4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004fb2:	4b5f      	ldr	r3, [pc, #380]	; (8005130 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 0302 	and.w	r3, r3, #2
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d11d      	bne.n	8004ffa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004fc2:	e01a      	b.n	8004ffa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004fc4:	4b5a      	ldr	r3, [pc, #360]	; (8005130 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d116      	bne.n	8004ffe <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004fd4:	e013      	b.n	8004ffe <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004fd6:	4b56      	ldr	r3, [pc, #344]	; (8005130 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d10f      	bne.n	8005002 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004fe2:	4b53      	ldr	r3, [pc, #332]	; (8005130 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d109      	bne.n	8005002 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004ff2:	e006      	b.n	8005002 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	73fb      	strb	r3, [r7, #15]
      break;
 8004ff8:	e004      	b.n	8005004 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004ffa:	bf00      	nop
 8004ffc:	e002      	b.n	8005004 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004ffe:	bf00      	nop
 8005000:	e000      	b.n	8005004 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005002:	bf00      	nop
    }

    if(status == HAL_OK)
 8005004:	7bfb      	ldrb	r3, [r7, #15]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d10d      	bne.n	8005026 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800500a:	4b49      	ldr	r3, [pc, #292]	; (8005130 <RCCEx_PLLSAI1_Config+0x1e0>)
 800500c:	68db      	ldr	r3, [r3, #12]
 800500e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6819      	ldr	r1, [r3, #0]
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	3b01      	subs	r3, #1
 800501c:	011b      	lsls	r3, r3, #4
 800501e:	430b      	orrs	r3, r1
 8005020:	4943      	ldr	r1, [pc, #268]	; (8005130 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005022:	4313      	orrs	r3, r2
 8005024:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005026:	7bfb      	ldrb	r3, [r7, #15]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d17c      	bne.n	8005126 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800502c:	4b40      	ldr	r3, [pc, #256]	; (8005130 <RCCEx_PLLSAI1_Config+0x1e0>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a3f      	ldr	r2, [pc, #252]	; (8005130 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005032:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005036:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005038:	f7fd fd9a 	bl	8002b70 <HAL_GetTick>
 800503c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800503e:	e009      	b.n	8005054 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005040:	f7fd fd96 	bl	8002b70 <HAL_GetTick>
 8005044:	4602      	mov	r2, r0
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	1ad3      	subs	r3, r2, r3
 800504a:	2b02      	cmp	r3, #2
 800504c:	d902      	bls.n	8005054 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800504e:	2303      	movs	r3, #3
 8005050:	73fb      	strb	r3, [r7, #15]
        break;
 8005052:	e005      	b.n	8005060 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005054:	4b36      	ldr	r3, [pc, #216]	; (8005130 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800505c:	2b00      	cmp	r3, #0
 800505e:	d1ef      	bne.n	8005040 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005060:	7bfb      	ldrb	r3, [r7, #15]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d15f      	bne.n	8005126 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d110      	bne.n	800508e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800506c:	4b30      	ldr	r3, [pc, #192]	; (8005130 <RCCEx_PLLSAI1_Config+0x1e0>)
 800506e:	691b      	ldr	r3, [r3, #16]
 8005070:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8005074:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005078:	687a      	ldr	r2, [r7, #4]
 800507a:	6892      	ldr	r2, [r2, #8]
 800507c:	0211      	lsls	r1, r2, #8
 800507e:	687a      	ldr	r2, [r7, #4]
 8005080:	68d2      	ldr	r2, [r2, #12]
 8005082:	06d2      	lsls	r2, r2, #27
 8005084:	430a      	orrs	r2, r1
 8005086:	492a      	ldr	r1, [pc, #168]	; (8005130 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005088:	4313      	orrs	r3, r2
 800508a:	610b      	str	r3, [r1, #16]
 800508c:	e027      	b.n	80050de <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	2b01      	cmp	r3, #1
 8005092:	d112      	bne.n	80050ba <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005094:	4b26      	ldr	r3, [pc, #152]	; (8005130 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005096:	691b      	ldr	r3, [r3, #16]
 8005098:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800509c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80050a0:	687a      	ldr	r2, [r7, #4]
 80050a2:	6892      	ldr	r2, [r2, #8]
 80050a4:	0211      	lsls	r1, r2, #8
 80050a6:	687a      	ldr	r2, [r7, #4]
 80050a8:	6912      	ldr	r2, [r2, #16]
 80050aa:	0852      	lsrs	r2, r2, #1
 80050ac:	3a01      	subs	r2, #1
 80050ae:	0552      	lsls	r2, r2, #21
 80050b0:	430a      	orrs	r2, r1
 80050b2:	491f      	ldr	r1, [pc, #124]	; (8005130 <RCCEx_PLLSAI1_Config+0x1e0>)
 80050b4:	4313      	orrs	r3, r2
 80050b6:	610b      	str	r3, [r1, #16]
 80050b8:	e011      	b.n	80050de <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80050ba:	4b1d      	ldr	r3, [pc, #116]	; (8005130 <RCCEx_PLLSAI1_Config+0x1e0>)
 80050bc:	691b      	ldr	r3, [r3, #16]
 80050be:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80050c2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80050c6:	687a      	ldr	r2, [r7, #4]
 80050c8:	6892      	ldr	r2, [r2, #8]
 80050ca:	0211      	lsls	r1, r2, #8
 80050cc:	687a      	ldr	r2, [r7, #4]
 80050ce:	6952      	ldr	r2, [r2, #20]
 80050d0:	0852      	lsrs	r2, r2, #1
 80050d2:	3a01      	subs	r2, #1
 80050d4:	0652      	lsls	r2, r2, #25
 80050d6:	430a      	orrs	r2, r1
 80050d8:	4915      	ldr	r1, [pc, #84]	; (8005130 <RCCEx_PLLSAI1_Config+0x1e0>)
 80050da:	4313      	orrs	r3, r2
 80050dc:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80050de:	4b14      	ldr	r3, [pc, #80]	; (8005130 <RCCEx_PLLSAI1_Config+0x1e0>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4a13      	ldr	r2, [pc, #76]	; (8005130 <RCCEx_PLLSAI1_Config+0x1e0>)
 80050e4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80050e8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050ea:	f7fd fd41 	bl	8002b70 <HAL_GetTick>
 80050ee:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80050f0:	e009      	b.n	8005106 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80050f2:	f7fd fd3d 	bl	8002b70 <HAL_GetTick>
 80050f6:	4602      	mov	r2, r0
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	1ad3      	subs	r3, r2, r3
 80050fc:	2b02      	cmp	r3, #2
 80050fe:	d902      	bls.n	8005106 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8005100:	2303      	movs	r3, #3
 8005102:	73fb      	strb	r3, [r7, #15]
          break;
 8005104:	e005      	b.n	8005112 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005106:	4b0a      	ldr	r3, [pc, #40]	; (8005130 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800510e:	2b00      	cmp	r3, #0
 8005110:	d0ef      	beq.n	80050f2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8005112:	7bfb      	ldrb	r3, [r7, #15]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d106      	bne.n	8005126 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005118:	4b05      	ldr	r3, [pc, #20]	; (8005130 <RCCEx_PLLSAI1_Config+0x1e0>)
 800511a:	691a      	ldr	r2, [r3, #16]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	699b      	ldr	r3, [r3, #24]
 8005120:	4903      	ldr	r1, [pc, #12]	; (8005130 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005122:	4313      	orrs	r3, r2
 8005124:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005126:	7bfb      	ldrb	r3, [r7, #15]
}
 8005128:	4618      	mov	r0, r3
 800512a:	3710      	adds	r7, #16
 800512c:	46bd      	mov	sp, r7
 800512e:	bd80      	pop	{r7, pc}
 8005130:	40021000 	.word	0x40021000

08005134 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b082      	sub	sp, #8
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d101      	bne.n	8005146 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	e049      	b.n	80051da <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800514c:	b2db      	uxtb	r3, r3
 800514e:	2b00      	cmp	r3, #0
 8005150:	d106      	bne.n	8005160 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2200      	movs	r2, #0
 8005156:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f7fd fa8a 	bl	8002674 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2202      	movs	r2, #2
 8005164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681a      	ldr	r2, [r3, #0]
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	3304      	adds	r3, #4
 8005170:	4619      	mov	r1, r3
 8005172:	4610      	mov	r0, r2
 8005174:	f000 fa9a 	bl	80056ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2201      	movs	r2, #1
 800517c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2201      	movs	r2, #1
 8005184:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2201      	movs	r2, #1
 800518c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2201      	movs	r2, #1
 8005194:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2201      	movs	r2, #1
 800519c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2201      	movs	r2, #1
 80051a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2201      	movs	r2, #1
 80051ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2201      	movs	r2, #1
 80051b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2201      	movs	r2, #1
 80051bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2201      	movs	r2, #1
 80051c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2201      	movs	r2, #1
 80051d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80051d8:	2300      	movs	r3, #0
}
 80051da:	4618      	mov	r0, r3
 80051dc:	3708      	adds	r7, #8
 80051de:	46bd      	mov	sp, r7
 80051e0:	bd80      	pop	{r7, pc}
	...

080051e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b085      	sub	sp, #20
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051f2:	b2db      	uxtb	r3, r3
 80051f4:	2b01      	cmp	r3, #1
 80051f6:	d001      	beq.n	80051fc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80051f8:	2301      	movs	r3, #1
 80051fa:	e03b      	b.n	8005274 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2202      	movs	r2, #2
 8005200:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	68da      	ldr	r2, [r3, #12]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f042 0201 	orr.w	r2, r2, #1
 8005212:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a19      	ldr	r2, [pc, #100]	; (8005280 <HAL_TIM_Base_Start_IT+0x9c>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d009      	beq.n	8005232 <HAL_TIM_Base_Start_IT+0x4e>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005226:	d004      	beq.n	8005232 <HAL_TIM_Base_Start_IT+0x4e>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a15      	ldr	r2, [pc, #84]	; (8005284 <HAL_TIM_Base_Start_IT+0xa0>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d115      	bne.n	800525e <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	689a      	ldr	r2, [r3, #8]
 8005238:	4b13      	ldr	r3, [pc, #76]	; (8005288 <HAL_TIM_Base_Start_IT+0xa4>)
 800523a:	4013      	ands	r3, r2
 800523c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2b06      	cmp	r3, #6
 8005242:	d015      	beq.n	8005270 <HAL_TIM_Base_Start_IT+0x8c>
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800524a:	d011      	beq.n	8005270 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	681a      	ldr	r2, [r3, #0]
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f042 0201 	orr.w	r2, r2, #1
 800525a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800525c:	e008      	b.n	8005270 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	681a      	ldr	r2, [r3, #0]
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f042 0201 	orr.w	r2, r2, #1
 800526c:	601a      	str	r2, [r3, #0]
 800526e:	e000      	b.n	8005272 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005270:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005272:	2300      	movs	r3, #0
}
 8005274:	4618      	mov	r0, r3
 8005276:	3714      	adds	r7, #20
 8005278:	46bd      	mov	sp, r7
 800527a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527e:	4770      	bx	lr
 8005280:	40012c00 	.word	0x40012c00
 8005284:	40014000 	.word	0x40014000
 8005288:	00010007 	.word	0x00010007

0800528c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b082      	sub	sp, #8
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	691b      	ldr	r3, [r3, #16]
 800529a:	f003 0302 	and.w	r3, r3, #2
 800529e:	2b02      	cmp	r3, #2
 80052a0:	d122      	bne.n	80052e8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	68db      	ldr	r3, [r3, #12]
 80052a8:	f003 0302 	and.w	r3, r3, #2
 80052ac:	2b02      	cmp	r3, #2
 80052ae:	d11b      	bne.n	80052e8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f06f 0202 	mvn.w	r2, #2
 80052b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2201      	movs	r2, #1
 80052be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	699b      	ldr	r3, [r3, #24]
 80052c6:	f003 0303 	and.w	r3, r3, #3
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d003      	beq.n	80052d6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80052ce:	6878      	ldr	r0, [r7, #4]
 80052d0:	f000 f9ce 	bl	8005670 <HAL_TIM_IC_CaptureCallback>
 80052d4:	e005      	b.n	80052e2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80052d6:	6878      	ldr	r0, [r7, #4]
 80052d8:	f000 f9c0 	bl	800565c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052dc:	6878      	ldr	r0, [r7, #4]
 80052de:	f000 f9d1 	bl	8005684 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2200      	movs	r2, #0
 80052e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	691b      	ldr	r3, [r3, #16]
 80052ee:	f003 0304 	and.w	r3, r3, #4
 80052f2:	2b04      	cmp	r3, #4
 80052f4:	d122      	bne.n	800533c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	68db      	ldr	r3, [r3, #12]
 80052fc:	f003 0304 	and.w	r3, r3, #4
 8005300:	2b04      	cmp	r3, #4
 8005302:	d11b      	bne.n	800533c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f06f 0204 	mvn.w	r2, #4
 800530c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2202      	movs	r2, #2
 8005312:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	699b      	ldr	r3, [r3, #24]
 800531a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800531e:	2b00      	cmp	r3, #0
 8005320:	d003      	beq.n	800532a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f000 f9a4 	bl	8005670 <HAL_TIM_IC_CaptureCallback>
 8005328:	e005      	b.n	8005336 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	f000 f996 	bl	800565c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005330:	6878      	ldr	r0, [r7, #4]
 8005332:	f000 f9a7 	bl	8005684 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2200      	movs	r2, #0
 800533a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	691b      	ldr	r3, [r3, #16]
 8005342:	f003 0308 	and.w	r3, r3, #8
 8005346:	2b08      	cmp	r3, #8
 8005348:	d122      	bne.n	8005390 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	68db      	ldr	r3, [r3, #12]
 8005350:	f003 0308 	and.w	r3, r3, #8
 8005354:	2b08      	cmp	r3, #8
 8005356:	d11b      	bne.n	8005390 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f06f 0208 	mvn.w	r2, #8
 8005360:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2204      	movs	r2, #4
 8005366:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	69db      	ldr	r3, [r3, #28]
 800536e:	f003 0303 	and.w	r3, r3, #3
 8005372:	2b00      	cmp	r3, #0
 8005374:	d003      	beq.n	800537e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005376:	6878      	ldr	r0, [r7, #4]
 8005378:	f000 f97a 	bl	8005670 <HAL_TIM_IC_CaptureCallback>
 800537c:	e005      	b.n	800538a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f000 f96c 	bl	800565c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005384:	6878      	ldr	r0, [r7, #4]
 8005386:	f000 f97d 	bl	8005684 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2200      	movs	r2, #0
 800538e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	691b      	ldr	r3, [r3, #16]
 8005396:	f003 0310 	and.w	r3, r3, #16
 800539a:	2b10      	cmp	r3, #16
 800539c:	d122      	bne.n	80053e4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	68db      	ldr	r3, [r3, #12]
 80053a4:	f003 0310 	and.w	r3, r3, #16
 80053a8:	2b10      	cmp	r3, #16
 80053aa:	d11b      	bne.n	80053e4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f06f 0210 	mvn.w	r2, #16
 80053b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2208      	movs	r2, #8
 80053ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	69db      	ldr	r3, [r3, #28]
 80053c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d003      	beq.n	80053d2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f000 f950 	bl	8005670 <HAL_TIM_IC_CaptureCallback>
 80053d0:	e005      	b.n	80053de <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f000 f942 	bl	800565c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053d8:	6878      	ldr	r0, [r7, #4]
 80053da:	f000 f953 	bl	8005684 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2200      	movs	r2, #0
 80053e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	691b      	ldr	r3, [r3, #16]
 80053ea:	f003 0301 	and.w	r3, r3, #1
 80053ee:	2b01      	cmp	r3, #1
 80053f0:	d10e      	bne.n	8005410 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	68db      	ldr	r3, [r3, #12]
 80053f8:	f003 0301 	and.w	r3, r3, #1
 80053fc:	2b01      	cmp	r3, #1
 80053fe:	d107      	bne.n	8005410 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f06f 0201 	mvn.w	r2, #1
 8005408:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800540a:	6878      	ldr	r0, [r7, #4]
 800540c:	f7fc fd0c 	bl	8001e28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	691b      	ldr	r3, [r3, #16]
 8005416:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800541a:	2b80      	cmp	r3, #128	; 0x80
 800541c:	d10e      	bne.n	800543c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	68db      	ldr	r3, [r3, #12]
 8005424:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005428:	2b80      	cmp	r3, #128	; 0x80
 800542a:	d107      	bne.n	800543c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005434:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f000 faa6 	bl	8005988 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	691b      	ldr	r3, [r3, #16]
 8005442:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005446:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800544a:	d10e      	bne.n	800546a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	68db      	ldr	r3, [r3, #12]
 8005452:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005456:	2b80      	cmp	r3, #128	; 0x80
 8005458:	d107      	bne.n	800546a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005462:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	f000 fa99 	bl	800599c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	691b      	ldr	r3, [r3, #16]
 8005470:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005474:	2b40      	cmp	r3, #64	; 0x40
 8005476:	d10e      	bne.n	8005496 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	68db      	ldr	r3, [r3, #12]
 800547e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005482:	2b40      	cmp	r3, #64	; 0x40
 8005484:	d107      	bne.n	8005496 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800548e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005490:	6878      	ldr	r0, [r7, #4]
 8005492:	f000 f901 	bl	8005698 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	691b      	ldr	r3, [r3, #16]
 800549c:	f003 0320 	and.w	r3, r3, #32
 80054a0:	2b20      	cmp	r3, #32
 80054a2:	d10e      	bne.n	80054c2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	68db      	ldr	r3, [r3, #12]
 80054aa:	f003 0320 	and.w	r3, r3, #32
 80054ae:	2b20      	cmp	r3, #32
 80054b0:	d107      	bne.n	80054c2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f06f 0220 	mvn.w	r2, #32
 80054ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80054bc:	6878      	ldr	r0, [r7, #4]
 80054be:	f000 fa59 	bl	8005974 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80054c2:	bf00      	nop
 80054c4:	3708      	adds	r7, #8
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}

080054ca <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80054ca:	b580      	push	{r7, lr}
 80054cc:	b084      	sub	sp, #16
 80054ce:	af00      	add	r7, sp, #0
 80054d0:	6078      	str	r0, [r7, #4]
 80054d2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80054d4:	2300      	movs	r3, #0
 80054d6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054de:	2b01      	cmp	r3, #1
 80054e0:	d101      	bne.n	80054e6 <HAL_TIM_ConfigClockSource+0x1c>
 80054e2:	2302      	movs	r3, #2
 80054e4:	e0b6      	b.n	8005654 <HAL_TIM_ConfigClockSource+0x18a>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2201      	movs	r2, #1
 80054ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2202      	movs	r2, #2
 80054f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005504:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005508:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005510:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	68ba      	ldr	r2, [r7, #8]
 8005518:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005522:	d03e      	beq.n	80055a2 <HAL_TIM_ConfigClockSource+0xd8>
 8005524:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005528:	f200 8087 	bhi.w	800563a <HAL_TIM_ConfigClockSource+0x170>
 800552c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005530:	f000 8086 	beq.w	8005640 <HAL_TIM_ConfigClockSource+0x176>
 8005534:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005538:	d87f      	bhi.n	800563a <HAL_TIM_ConfigClockSource+0x170>
 800553a:	2b70      	cmp	r3, #112	; 0x70
 800553c:	d01a      	beq.n	8005574 <HAL_TIM_ConfigClockSource+0xaa>
 800553e:	2b70      	cmp	r3, #112	; 0x70
 8005540:	d87b      	bhi.n	800563a <HAL_TIM_ConfigClockSource+0x170>
 8005542:	2b60      	cmp	r3, #96	; 0x60
 8005544:	d050      	beq.n	80055e8 <HAL_TIM_ConfigClockSource+0x11e>
 8005546:	2b60      	cmp	r3, #96	; 0x60
 8005548:	d877      	bhi.n	800563a <HAL_TIM_ConfigClockSource+0x170>
 800554a:	2b50      	cmp	r3, #80	; 0x50
 800554c:	d03c      	beq.n	80055c8 <HAL_TIM_ConfigClockSource+0xfe>
 800554e:	2b50      	cmp	r3, #80	; 0x50
 8005550:	d873      	bhi.n	800563a <HAL_TIM_ConfigClockSource+0x170>
 8005552:	2b40      	cmp	r3, #64	; 0x40
 8005554:	d058      	beq.n	8005608 <HAL_TIM_ConfigClockSource+0x13e>
 8005556:	2b40      	cmp	r3, #64	; 0x40
 8005558:	d86f      	bhi.n	800563a <HAL_TIM_ConfigClockSource+0x170>
 800555a:	2b30      	cmp	r3, #48	; 0x30
 800555c:	d064      	beq.n	8005628 <HAL_TIM_ConfigClockSource+0x15e>
 800555e:	2b30      	cmp	r3, #48	; 0x30
 8005560:	d86b      	bhi.n	800563a <HAL_TIM_ConfigClockSource+0x170>
 8005562:	2b20      	cmp	r3, #32
 8005564:	d060      	beq.n	8005628 <HAL_TIM_ConfigClockSource+0x15e>
 8005566:	2b20      	cmp	r3, #32
 8005568:	d867      	bhi.n	800563a <HAL_TIM_ConfigClockSource+0x170>
 800556a:	2b00      	cmp	r3, #0
 800556c:	d05c      	beq.n	8005628 <HAL_TIM_ConfigClockSource+0x15e>
 800556e:	2b10      	cmp	r3, #16
 8005570:	d05a      	beq.n	8005628 <HAL_TIM_ConfigClockSource+0x15e>
 8005572:	e062      	b.n	800563a <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6818      	ldr	r0, [r3, #0]
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	6899      	ldr	r1, [r3, #8]
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	685a      	ldr	r2, [r3, #4]
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	68db      	ldr	r3, [r3, #12]
 8005584:	f000 f970 	bl	8005868 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	689b      	ldr	r3, [r3, #8]
 800558e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005596:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	68ba      	ldr	r2, [r7, #8]
 800559e:	609a      	str	r2, [r3, #8]
      break;
 80055a0:	e04f      	b.n	8005642 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6818      	ldr	r0, [r3, #0]
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	6899      	ldr	r1, [r3, #8]
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	685a      	ldr	r2, [r3, #4]
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	68db      	ldr	r3, [r3, #12]
 80055b2:	f000 f959 	bl	8005868 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	689a      	ldr	r2, [r3, #8]
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80055c4:	609a      	str	r2, [r3, #8]
      break;
 80055c6:	e03c      	b.n	8005642 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6818      	ldr	r0, [r3, #0]
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	6859      	ldr	r1, [r3, #4]
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	68db      	ldr	r3, [r3, #12]
 80055d4:	461a      	mov	r2, r3
 80055d6:	f000 f8cd 	bl	8005774 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	2150      	movs	r1, #80	; 0x50
 80055e0:	4618      	mov	r0, r3
 80055e2:	f000 f926 	bl	8005832 <TIM_ITRx_SetConfig>
      break;
 80055e6:	e02c      	b.n	8005642 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6818      	ldr	r0, [r3, #0]
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	6859      	ldr	r1, [r3, #4]
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	68db      	ldr	r3, [r3, #12]
 80055f4:	461a      	mov	r2, r3
 80055f6:	f000 f8ec 	bl	80057d2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	2160      	movs	r1, #96	; 0x60
 8005600:	4618      	mov	r0, r3
 8005602:	f000 f916 	bl	8005832 <TIM_ITRx_SetConfig>
      break;
 8005606:	e01c      	b.n	8005642 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6818      	ldr	r0, [r3, #0]
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	6859      	ldr	r1, [r3, #4]
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	68db      	ldr	r3, [r3, #12]
 8005614:	461a      	mov	r2, r3
 8005616:	f000 f8ad 	bl	8005774 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	2140      	movs	r1, #64	; 0x40
 8005620:	4618      	mov	r0, r3
 8005622:	f000 f906 	bl	8005832 <TIM_ITRx_SetConfig>
      break;
 8005626:	e00c      	b.n	8005642 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681a      	ldr	r2, [r3, #0]
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4619      	mov	r1, r3
 8005632:	4610      	mov	r0, r2
 8005634:	f000 f8fd 	bl	8005832 <TIM_ITRx_SetConfig>
      break;
 8005638:	e003      	b.n	8005642 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800563a:	2301      	movs	r3, #1
 800563c:	73fb      	strb	r3, [r7, #15]
      break;
 800563e:	e000      	b.n	8005642 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005640:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2201      	movs	r2, #1
 8005646:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2200      	movs	r2, #0
 800564e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005652:	7bfb      	ldrb	r3, [r7, #15]
}
 8005654:	4618      	mov	r0, r3
 8005656:	3710      	adds	r7, #16
 8005658:	46bd      	mov	sp, r7
 800565a:	bd80      	pop	{r7, pc}

0800565c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800565c:	b480      	push	{r7}
 800565e:	b083      	sub	sp, #12
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005664:	bf00      	nop
 8005666:	370c      	adds	r7, #12
 8005668:	46bd      	mov	sp, r7
 800566a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566e:	4770      	bx	lr

08005670 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005670:	b480      	push	{r7}
 8005672:	b083      	sub	sp, #12
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005678:	bf00      	nop
 800567a:	370c      	adds	r7, #12
 800567c:	46bd      	mov	sp, r7
 800567e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005682:	4770      	bx	lr

08005684 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005684:	b480      	push	{r7}
 8005686:	b083      	sub	sp, #12
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800568c:	bf00      	nop
 800568e:	370c      	adds	r7, #12
 8005690:	46bd      	mov	sp, r7
 8005692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005696:	4770      	bx	lr

08005698 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005698:	b480      	push	{r7}
 800569a:	b083      	sub	sp, #12
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80056a0:	bf00      	nop
 80056a2:	370c      	adds	r7, #12
 80056a4:	46bd      	mov	sp, r7
 80056a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056aa:	4770      	bx	lr

080056ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80056ac:	b480      	push	{r7}
 80056ae:	b085      	sub	sp, #20
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
 80056b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	4a2a      	ldr	r2, [pc, #168]	; (8005768 <TIM_Base_SetConfig+0xbc>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d003      	beq.n	80056cc <TIM_Base_SetConfig+0x20>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056ca:	d108      	bne.n	80056de <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	68fa      	ldr	r2, [r7, #12]
 80056da:	4313      	orrs	r3, r2
 80056dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	4a21      	ldr	r2, [pc, #132]	; (8005768 <TIM_Base_SetConfig+0xbc>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d00b      	beq.n	80056fe <TIM_Base_SetConfig+0x52>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056ec:	d007      	beq.n	80056fe <TIM_Base_SetConfig+0x52>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	4a1e      	ldr	r2, [pc, #120]	; (800576c <TIM_Base_SetConfig+0xc0>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d003      	beq.n	80056fe <TIM_Base_SetConfig+0x52>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	4a1d      	ldr	r2, [pc, #116]	; (8005770 <TIM_Base_SetConfig+0xc4>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d108      	bne.n	8005710 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005704:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	68fa      	ldr	r2, [r7, #12]
 800570c:	4313      	orrs	r3, r2
 800570e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	695b      	ldr	r3, [r3, #20]
 800571a:	4313      	orrs	r3, r2
 800571c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	68fa      	ldr	r2, [r7, #12]
 8005722:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	689a      	ldr	r2, [r3, #8]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	681a      	ldr	r2, [r3, #0]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	4a0c      	ldr	r2, [pc, #48]	; (8005768 <TIM_Base_SetConfig+0xbc>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d007      	beq.n	800574c <TIM_Base_SetConfig+0xa0>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	4a0b      	ldr	r2, [pc, #44]	; (800576c <TIM_Base_SetConfig+0xc0>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d003      	beq.n	800574c <TIM_Base_SetConfig+0xa0>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	4a0a      	ldr	r2, [pc, #40]	; (8005770 <TIM_Base_SetConfig+0xc4>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d103      	bne.n	8005754 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	691a      	ldr	r2, [r3, #16]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2201      	movs	r2, #1
 8005758:	615a      	str	r2, [r3, #20]
}
 800575a:	bf00      	nop
 800575c:	3714      	adds	r7, #20
 800575e:	46bd      	mov	sp, r7
 8005760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005764:	4770      	bx	lr
 8005766:	bf00      	nop
 8005768:	40012c00 	.word	0x40012c00
 800576c:	40014000 	.word	0x40014000
 8005770:	40014400 	.word	0x40014400

08005774 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005774:	b480      	push	{r7}
 8005776:	b087      	sub	sp, #28
 8005778:	af00      	add	r7, sp, #0
 800577a:	60f8      	str	r0, [r7, #12]
 800577c:	60b9      	str	r1, [r7, #8]
 800577e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	6a1b      	ldr	r3, [r3, #32]
 8005784:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	6a1b      	ldr	r3, [r3, #32]
 800578a:	f023 0201 	bic.w	r2, r3, #1
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	699b      	ldr	r3, [r3, #24]
 8005796:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005798:	693b      	ldr	r3, [r7, #16]
 800579a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800579e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	011b      	lsls	r3, r3, #4
 80057a4:	693a      	ldr	r2, [r7, #16]
 80057a6:	4313      	orrs	r3, r2
 80057a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	f023 030a 	bic.w	r3, r3, #10
 80057b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80057b2:	697a      	ldr	r2, [r7, #20]
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	4313      	orrs	r3, r2
 80057b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	693a      	ldr	r2, [r7, #16]
 80057be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	697a      	ldr	r2, [r7, #20]
 80057c4:	621a      	str	r2, [r3, #32]
}
 80057c6:	bf00      	nop
 80057c8:	371c      	adds	r7, #28
 80057ca:	46bd      	mov	sp, r7
 80057cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d0:	4770      	bx	lr

080057d2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057d2:	b480      	push	{r7}
 80057d4:	b087      	sub	sp, #28
 80057d6:	af00      	add	r7, sp, #0
 80057d8:	60f8      	str	r0, [r7, #12]
 80057da:	60b9      	str	r1, [r7, #8]
 80057dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	6a1b      	ldr	r3, [r3, #32]
 80057e2:	f023 0210 	bic.w	r2, r3, #16
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	699b      	ldr	r3, [r3, #24]
 80057ee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	6a1b      	ldr	r3, [r3, #32]
 80057f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80057f6:	697b      	ldr	r3, [r7, #20]
 80057f8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80057fc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	031b      	lsls	r3, r3, #12
 8005802:	697a      	ldr	r2, [r7, #20]
 8005804:	4313      	orrs	r3, r2
 8005806:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005808:	693b      	ldr	r3, [r7, #16]
 800580a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800580e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	011b      	lsls	r3, r3, #4
 8005814:	693a      	ldr	r2, [r7, #16]
 8005816:	4313      	orrs	r3, r2
 8005818:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	697a      	ldr	r2, [r7, #20]
 800581e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	693a      	ldr	r2, [r7, #16]
 8005824:	621a      	str	r2, [r3, #32]
}
 8005826:	bf00      	nop
 8005828:	371c      	adds	r7, #28
 800582a:	46bd      	mov	sp, r7
 800582c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005830:	4770      	bx	lr

08005832 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005832:	b480      	push	{r7}
 8005834:	b085      	sub	sp, #20
 8005836:	af00      	add	r7, sp, #0
 8005838:	6078      	str	r0, [r7, #4]
 800583a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005848:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800584a:	683a      	ldr	r2, [r7, #0]
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	4313      	orrs	r3, r2
 8005850:	f043 0307 	orr.w	r3, r3, #7
 8005854:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	68fa      	ldr	r2, [r7, #12]
 800585a:	609a      	str	r2, [r3, #8]
}
 800585c:	bf00      	nop
 800585e:	3714      	adds	r7, #20
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr

08005868 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005868:	b480      	push	{r7}
 800586a:	b087      	sub	sp, #28
 800586c:	af00      	add	r7, sp, #0
 800586e:	60f8      	str	r0, [r7, #12]
 8005870:	60b9      	str	r1, [r7, #8]
 8005872:	607a      	str	r2, [r7, #4]
 8005874:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	689b      	ldr	r3, [r3, #8]
 800587a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005882:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	021a      	lsls	r2, r3, #8
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	431a      	orrs	r2, r3
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	4313      	orrs	r3, r2
 8005890:	697a      	ldr	r2, [r7, #20]
 8005892:	4313      	orrs	r3, r2
 8005894:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	697a      	ldr	r2, [r7, #20]
 800589a:	609a      	str	r2, [r3, #8]
}
 800589c:	bf00      	nop
 800589e:	371c      	adds	r7, #28
 80058a0:	46bd      	mov	sp, r7
 80058a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a6:	4770      	bx	lr

080058a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80058a8:	b480      	push	{r7}
 80058aa:	b085      	sub	sp, #20
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
 80058b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058b8:	2b01      	cmp	r3, #1
 80058ba:	d101      	bne.n	80058c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80058bc:	2302      	movs	r3, #2
 80058be:	e04f      	b.n	8005960 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2201      	movs	r2, #1
 80058c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2202      	movs	r2, #2
 80058cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4a21      	ldr	r2, [pc, #132]	; (800596c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d108      	bne.n	80058fc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80058f0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	68fa      	ldr	r2, [r7, #12]
 80058f8:	4313      	orrs	r3, r2
 80058fa:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005902:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	68fa      	ldr	r2, [r7, #12]
 800590a:	4313      	orrs	r3, r2
 800590c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	68fa      	ldr	r2, [r7, #12]
 8005914:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4a14      	ldr	r2, [pc, #80]	; (800596c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d009      	beq.n	8005934 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005928:	d004      	beq.n	8005934 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4a10      	ldr	r2, [pc, #64]	; (8005970 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d10c      	bne.n	800594e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005934:	68bb      	ldr	r3, [r7, #8]
 8005936:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800593a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	689b      	ldr	r3, [r3, #8]
 8005940:	68ba      	ldr	r2, [r7, #8]
 8005942:	4313      	orrs	r3, r2
 8005944:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	68ba      	ldr	r2, [r7, #8]
 800594c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2201      	movs	r2, #1
 8005952:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2200      	movs	r2, #0
 800595a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800595e:	2300      	movs	r3, #0
}
 8005960:	4618      	mov	r0, r3
 8005962:	3714      	adds	r7, #20
 8005964:	46bd      	mov	sp, r7
 8005966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596a:	4770      	bx	lr
 800596c:	40012c00 	.word	0x40012c00
 8005970:	40014000 	.word	0x40014000

08005974 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005974:	b480      	push	{r7}
 8005976:	b083      	sub	sp, #12
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800597c:	bf00      	nop
 800597e:	370c      	adds	r7, #12
 8005980:	46bd      	mov	sp, r7
 8005982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005986:	4770      	bx	lr

08005988 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005988:	b480      	push	{r7}
 800598a:	b083      	sub	sp, #12
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005990:	bf00      	nop
 8005992:	370c      	adds	r7, #12
 8005994:	46bd      	mov	sp, r7
 8005996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599a:	4770      	bx	lr

0800599c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800599c:	b480      	push	{r7}
 800599e:	b083      	sub	sp, #12
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80059a4:	bf00      	nop
 80059a6:	370c      	adds	r7, #12
 80059a8:	46bd      	mov	sp, r7
 80059aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ae:	4770      	bx	lr

080059b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b082      	sub	sp, #8
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d101      	bne.n	80059c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80059be:	2301      	movs	r3, #1
 80059c0:	e040      	b.n	8005a44 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d106      	bne.n	80059d8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2200      	movs	r2, #0
 80059ce:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80059d2:	6878      	ldr	r0, [r7, #4]
 80059d4:	f7fc fe72 	bl	80026bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2224      	movs	r2, #36	; 0x24
 80059dc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	681a      	ldr	r2, [r3, #0]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f022 0201 	bic.w	r2, r2, #1
 80059ec:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f000 fc18 	bl	8006224 <UART_SetConfig>
 80059f4:	4603      	mov	r3, r0
 80059f6:	2b01      	cmp	r3, #1
 80059f8:	d101      	bne.n	80059fe <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80059fa:	2301      	movs	r3, #1
 80059fc:	e022      	b.n	8005a44 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d002      	beq.n	8005a0c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005a06:	6878      	ldr	r0, [r7, #4]
 8005a08:	f000 fe38 	bl	800667c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	685a      	ldr	r2, [r3, #4]
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005a1a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	689a      	ldr	r2, [r3, #8]
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005a2a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681a      	ldr	r2, [r3, #0]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f042 0201 	orr.w	r2, r2, #1
 8005a3a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005a3c:	6878      	ldr	r0, [r7, #4]
 8005a3e:	f000 febf 	bl	80067c0 <UART_CheckIdleState>
 8005a42:	4603      	mov	r3, r0
}
 8005a44:	4618      	mov	r0, r3
 8005a46:	3708      	adds	r7, #8
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	bd80      	pop	{r7, pc}

08005a4c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b08a      	sub	sp, #40	; 0x28
 8005a50:	af02      	add	r7, sp, #8
 8005a52:	60f8      	str	r0, [r7, #12]
 8005a54:	60b9      	str	r1, [r7, #8]
 8005a56:	603b      	str	r3, [r7, #0]
 8005a58:	4613      	mov	r3, r2
 8005a5a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005a60:	2b20      	cmp	r3, #32
 8005a62:	f040 8082 	bne.w	8005b6a <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d002      	beq.n	8005a72 <HAL_UART_Transmit+0x26>
 8005a6c:	88fb      	ldrh	r3, [r7, #6]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d101      	bne.n	8005a76 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	e07a      	b.n	8005b6c <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005a7c:	2b01      	cmp	r3, #1
 8005a7e:	d101      	bne.n	8005a84 <HAL_UART_Transmit+0x38>
 8005a80:	2302      	movs	r3, #2
 8005a82:	e073      	b.n	8005b6c <HAL_UART_Transmit+0x120>
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2201      	movs	r2, #1
 8005a88:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2221      	movs	r2, #33	; 0x21
 8005a98:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005a9a:	f7fd f869 	bl	8002b70 <HAL_GetTick>
 8005a9e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	88fa      	ldrh	r2, [r7, #6]
 8005aa4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	88fa      	ldrh	r2, [r7, #6]
 8005aac:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	689b      	ldr	r3, [r3, #8]
 8005ab4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ab8:	d108      	bne.n	8005acc <HAL_UART_Transmit+0x80>
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	691b      	ldr	r3, [r3, #16]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d104      	bne.n	8005acc <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005ac6:	68bb      	ldr	r3, [r7, #8]
 8005ac8:	61bb      	str	r3, [r7, #24]
 8005aca:	e003      	b.n	8005ad4 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005adc:	e02d      	b.n	8005b3a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	9300      	str	r3, [sp, #0]
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	2180      	movs	r1, #128	; 0x80
 8005ae8:	68f8      	ldr	r0, [r7, #12]
 8005aea:	f000 feb2 	bl	8006852 <UART_WaitOnFlagUntilTimeout>
 8005aee:	4603      	mov	r3, r0
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d001      	beq.n	8005af8 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005af4:	2303      	movs	r3, #3
 8005af6:	e039      	b.n	8005b6c <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8005af8:	69fb      	ldr	r3, [r7, #28]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d10b      	bne.n	8005b16 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005afe:	69bb      	ldr	r3, [r7, #24]
 8005b00:	881a      	ldrh	r2, [r3, #0]
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b0a:	b292      	uxth	r2, r2
 8005b0c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005b0e:	69bb      	ldr	r3, [r7, #24]
 8005b10:	3302      	adds	r3, #2
 8005b12:	61bb      	str	r3, [r7, #24]
 8005b14:	e008      	b.n	8005b28 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005b16:	69fb      	ldr	r3, [r7, #28]
 8005b18:	781a      	ldrb	r2, [r3, #0]
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	b292      	uxth	r2, r2
 8005b20:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005b22:	69fb      	ldr	r3, [r7, #28]
 8005b24:	3301      	adds	r3, #1
 8005b26:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005b2e:	b29b      	uxth	r3, r3
 8005b30:	3b01      	subs	r3, #1
 8005b32:	b29a      	uxth	r2, r3
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005b40:	b29b      	uxth	r3, r3
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d1cb      	bne.n	8005ade <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	9300      	str	r3, [sp, #0]
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	2140      	movs	r1, #64	; 0x40
 8005b50:	68f8      	ldr	r0, [r7, #12]
 8005b52:	f000 fe7e 	bl	8006852 <UART_WaitOnFlagUntilTimeout>
 8005b56:	4603      	mov	r3, r0
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d001      	beq.n	8005b60 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005b5c:	2303      	movs	r3, #3
 8005b5e:	e005      	b.n	8005b6c <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2220      	movs	r2, #32
 8005b64:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005b66:	2300      	movs	r3, #0
 8005b68:	e000      	b.n	8005b6c <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8005b6a:	2302      	movs	r3, #2
  }
}
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	3720      	adds	r7, #32
 8005b70:	46bd      	mov	sp, r7
 8005b72:	bd80      	pop	{r7, pc}

08005b74 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b08a      	sub	sp, #40	; 0x28
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	60f8      	str	r0, [r7, #12]
 8005b7c:	60b9      	str	r1, [r7, #8]
 8005b7e:	4613      	mov	r3, r2
 8005b80:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b86:	2b20      	cmp	r3, #32
 8005b88:	d142      	bne.n	8005c10 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b8a:	68bb      	ldr	r3, [r7, #8]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d002      	beq.n	8005b96 <HAL_UART_Receive_IT+0x22>
 8005b90:	88fb      	ldrh	r3, [r7, #6]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d101      	bne.n	8005b9a <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8005b96:	2301      	movs	r3, #1
 8005b98:	e03b      	b.n	8005c12 <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	d101      	bne.n	8005ba8 <HAL_UART_Receive_IT+0x34>
 8005ba4:	2302      	movs	r3, #2
 8005ba6:	e034      	b.n	8005c12 <HAL_UART_Receive_IT+0x9e>
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	2201      	movs	r2, #1
 8005bac:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	4a18      	ldr	r2, [pc, #96]	; (8005c1c <HAL_UART_Receive_IT+0xa8>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d01f      	beq.n	8005c00 <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	685b      	ldr	r3, [r3, #4]
 8005bc6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d018      	beq.n	8005c00 <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	e853 3f00 	ldrex	r3, [r3]
 8005bda:	613b      	str	r3, [r7, #16]
   return(result);
 8005bdc:	693b      	ldr	r3, [r7, #16]
 8005bde:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005be2:	627b      	str	r3, [r7, #36]	; 0x24
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	461a      	mov	r2, r3
 8005bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bec:	623b      	str	r3, [r7, #32]
 8005bee:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bf0:	69f9      	ldr	r1, [r7, #28]
 8005bf2:	6a3a      	ldr	r2, [r7, #32]
 8005bf4:	e841 2300 	strex	r3, r2, [r1]
 8005bf8:	61bb      	str	r3, [r7, #24]
   return(result);
 8005bfa:	69bb      	ldr	r3, [r7, #24]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d1e6      	bne.n	8005bce <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005c00:	88fb      	ldrh	r3, [r7, #6]
 8005c02:	461a      	mov	r2, r3
 8005c04:	68b9      	ldr	r1, [r7, #8]
 8005c06:	68f8      	ldr	r0, [r7, #12]
 8005c08:	f000 fee8 	bl	80069dc <UART_Start_Receive_IT>
 8005c0c:	4603      	mov	r3, r0
 8005c0e:	e000      	b.n	8005c12 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8005c10:	2302      	movs	r3, #2
  }
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3728      	adds	r7, #40	; 0x28
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}
 8005c1a:	bf00      	nop
 8005c1c:	40008000 	.word	0x40008000

08005c20 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b0ba      	sub	sp, #232	; 0xe8
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	69db      	ldr	r3, [r3, #28]
 8005c2e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	689b      	ldr	r3, [r3, #8]
 8005c42:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005c46:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8005c4a:	f640 030f 	movw	r3, #2063	; 0x80f
 8005c4e:	4013      	ands	r3, r2
 8005c50:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005c54:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d115      	bne.n	8005c88 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005c5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c60:	f003 0320 	and.w	r3, r3, #32
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d00f      	beq.n	8005c88 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005c68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c6c:	f003 0320 	and.w	r3, r3, #32
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d009      	beq.n	8005c88 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	f000 82a6 	beq.w	80061ca <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	4798      	blx	r3
      }
      return;
 8005c86:	e2a0      	b.n	80061ca <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8005c88:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	f000 8117 	beq.w	8005ec0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005c92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005c96:	f003 0301 	and.w	r3, r3, #1
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d106      	bne.n	8005cac <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005c9e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8005ca2:	4b85      	ldr	r3, [pc, #532]	; (8005eb8 <HAL_UART_IRQHandler+0x298>)
 8005ca4:	4013      	ands	r3, r2
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	f000 810a 	beq.w	8005ec0 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005cac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005cb0:	f003 0301 	and.w	r3, r3, #1
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d011      	beq.n	8005cdc <HAL_UART_IRQHandler+0xbc>
 8005cb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005cbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d00b      	beq.n	8005cdc <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	2201      	movs	r2, #1
 8005cca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005cd2:	f043 0201 	orr.w	r2, r3, #1
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005cdc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ce0:	f003 0302 	and.w	r3, r3, #2
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d011      	beq.n	8005d0c <HAL_UART_IRQHandler+0xec>
 8005ce8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005cec:	f003 0301 	and.w	r3, r3, #1
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d00b      	beq.n	8005d0c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	2202      	movs	r2, #2
 8005cfa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005d02:	f043 0204 	orr.w	r2, r3, #4
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005d0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d10:	f003 0304 	and.w	r3, r3, #4
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d011      	beq.n	8005d3c <HAL_UART_IRQHandler+0x11c>
 8005d18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005d1c:	f003 0301 	and.w	r3, r3, #1
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d00b      	beq.n	8005d3c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	2204      	movs	r2, #4
 8005d2a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005d32:	f043 0202 	orr.w	r2, r3, #2
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005d3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d40:	f003 0308 	and.w	r3, r3, #8
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d017      	beq.n	8005d78 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005d48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d4c:	f003 0320 	and.w	r3, r3, #32
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d105      	bne.n	8005d60 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005d54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005d58:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d00b      	beq.n	8005d78 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	2208      	movs	r2, #8
 8005d66:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005d6e:	f043 0208 	orr.w	r2, r3, #8
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005d78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d012      	beq.n	8005daa <HAL_UART_IRQHandler+0x18a>
 8005d84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d88:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d00c      	beq.n	8005daa <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005d98:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005da0:	f043 0220 	orr.w	r2, r3, #32
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	f000 820c 	beq.w	80061ce <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005db6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005dba:	f003 0320 	and.w	r3, r3, #32
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d00d      	beq.n	8005dde <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005dc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005dc6:	f003 0320 	and.w	r3, r3, #32
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d007      	beq.n	8005dde <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d003      	beq.n	8005dde <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005de4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	689b      	ldr	r3, [r3, #8]
 8005dee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005df2:	2b40      	cmp	r3, #64	; 0x40
 8005df4:	d005      	beq.n	8005e02 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005df6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005dfa:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d04f      	beq.n	8005ea2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f000 feb4 	bl	8006b70 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	689b      	ldr	r3, [r3, #8]
 8005e0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e12:	2b40      	cmp	r3, #64	; 0x40
 8005e14:	d141      	bne.n	8005e9a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	3308      	adds	r3, #8
 8005e1c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e20:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005e24:	e853 3f00 	ldrex	r3, [r3]
 8005e28:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005e2c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005e30:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e34:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	3308      	adds	r3, #8
 8005e3e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005e42:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005e46:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e4a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005e4e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005e52:	e841 2300 	strex	r3, r2, [r1]
 8005e56:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005e5a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d1d9      	bne.n	8005e16 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d013      	beq.n	8005e92 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e6e:	4a13      	ldr	r2, [pc, #76]	; (8005ebc <HAL_UART_IRQHandler+0x29c>)
 8005e70:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e76:	4618      	mov	r0, r3
 8005e78:	f7fc fff9 	bl	8002e6e <HAL_DMA_Abort_IT>
 8005e7c:	4603      	mov	r3, r0
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d017      	beq.n	8005eb2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e88:	687a      	ldr	r2, [r7, #4]
 8005e8a:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8005e8c:	4610      	mov	r0, r2
 8005e8e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e90:	e00f      	b.n	8005eb2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005e92:	6878      	ldr	r0, [r7, #4]
 8005e94:	f000 f9b0 	bl	80061f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e98:	e00b      	b.n	8005eb2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f000 f9ac 	bl	80061f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ea0:	e007      	b.n	8005eb2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005ea2:	6878      	ldr	r0, [r7, #4]
 8005ea4:	f000 f9a8 	bl	80061f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8005eb0:	e18d      	b.n	80061ce <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005eb2:	bf00      	nop
    return;
 8005eb4:	e18b      	b.n	80061ce <HAL_UART_IRQHandler+0x5ae>
 8005eb6:	bf00      	nop
 8005eb8:	04000120 	.word	0x04000120
 8005ebc:	08006c37 	.word	0x08006c37

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ec4:	2b01      	cmp	r3, #1
 8005ec6:	f040 8146 	bne.w	8006156 <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005eca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ece:	f003 0310 	and.w	r3, r3, #16
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	f000 813f 	beq.w	8006156 <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005ed8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005edc:	f003 0310 	and.w	r3, r3, #16
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	f000 8138 	beq.w	8006156 <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	2210      	movs	r2, #16
 8005eec:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	689b      	ldr	r3, [r3, #8]
 8005ef4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ef8:	2b40      	cmp	r3, #64	; 0x40
 8005efa:	f040 80b4 	bne.w	8006066 <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	685b      	ldr	r3, [r3, #4]
 8005f06:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005f0a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	f000 815f 	beq.w	80061d2 <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005f1a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005f1e:	429a      	cmp	r2, r3
 8005f20:	f080 8157 	bcs.w	80061d2 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005f2a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f003 0320 	and.w	r3, r3, #32
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	f040 8085 	bne.w	800604a <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f48:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005f4c:	e853 3f00 	ldrex	r3, [r3]
 8005f50:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005f54:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005f58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005f5c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	461a      	mov	r2, r3
 8005f66:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005f6a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005f6e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f72:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005f76:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005f7a:	e841 2300 	strex	r3, r2, [r1]
 8005f7e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005f82:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d1da      	bne.n	8005f40 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	3308      	adds	r3, #8
 8005f90:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f92:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005f94:	e853 3f00 	ldrex	r3, [r3]
 8005f98:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005f9a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005f9c:	f023 0301 	bic.w	r3, r3, #1
 8005fa0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	3308      	adds	r3, #8
 8005faa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005fae:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005fb2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fb4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005fb6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005fba:	e841 2300 	strex	r3, r2, [r1]
 8005fbe:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005fc0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d1e1      	bne.n	8005f8a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	3308      	adds	r3, #8
 8005fcc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005fd0:	e853 3f00 	ldrex	r3, [r3]
 8005fd4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005fd6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005fd8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005fdc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	3308      	adds	r3, #8
 8005fe6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005fea:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005fec:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fee:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005ff0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005ff2:	e841 2300 	strex	r3, r2, [r1]
 8005ff6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005ff8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d1e3      	bne.n	8005fc6 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2220      	movs	r2, #32
 8006002:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2200      	movs	r2, #0
 8006008:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006010:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006012:	e853 3f00 	ldrex	r3, [r3]
 8006016:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006018:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800601a:	f023 0310 	bic.w	r3, r3, #16
 800601e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	461a      	mov	r2, r3
 8006028:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800602c:	65bb      	str	r3, [r7, #88]	; 0x58
 800602e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006030:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006032:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006034:	e841 2300 	strex	r3, r2, [r1]
 8006038:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800603a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800603c:	2b00      	cmp	r3, #0
 800603e:	d1e4      	bne.n	800600a <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006044:	4618      	mov	r0, r3
 8006046:	f7fc fed4 	bl	8002df2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006056:	b29b      	uxth	r3, r3
 8006058:	1ad3      	subs	r3, r2, r3
 800605a:	b29b      	uxth	r3, r3
 800605c:	4619      	mov	r1, r3
 800605e:	6878      	ldr	r0, [r7, #4]
 8006060:	f000 f8d4 	bl	800620c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006064:	e0b5      	b.n	80061d2 <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006072:	b29b      	uxth	r3, r3
 8006074:	1ad3      	subs	r3, r2, r3
 8006076:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006080:	b29b      	uxth	r3, r3
 8006082:	2b00      	cmp	r3, #0
 8006084:	f000 80a7 	beq.w	80061d6 <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 8006088:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800608c:	2b00      	cmp	r3, #0
 800608e:	f000 80a2 	beq.w	80061d6 <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006098:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800609a:	e853 3f00 	ldrex	r3, [r3]
 800609e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80060a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060a2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80060a6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	461a      	mov	r2, r3
 80060b0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80060b4:	647b      	str	r3, [r7, #68]	; 0x44
 80060b6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060b8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80060ba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80060bc:	e841 2300 	strex	r3, r2, [r1]
 80060c0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80060c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d1e4      	bne.n	8006092 <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	3308      	adds	r3, #8
 80060ce:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060d2:	e853 3f00 	ldrex	r3, [r3]
 80060d6:	623b      	str	r3, [r7, #32]
   return(result);
 80060d8:	6a3b      	ldr	r3, [r7, #32]
 80060da:	f023 0301 	bic.w	r3, r3, #1
 80060de:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	3308      	adds	r3, #8
 80060e8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80060ec:	633a      	str	r2, [r7, #48]	; 0x30
 80060ee:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060f0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80060f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80060f4:	e841 2300 	strex	r3, r2, [r1]
 80060f8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80060fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d1e3      	bne.n	80060c8 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2220      	movs	r2, #32
 8006104:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2200      	movs	r2, #0
 800610a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2200      	movs	r2, #0
 8006110:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006118:	693b      	ldr	r3, [r7, #16]
 800611a:	e853 3f00 	ldrex	r3, [r3]
 800611e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	f023 0310 	bic.w	r3, r3, #16
 8006126:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	461a      	mov	r2, r3
 8006130:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006134:	61fb      	str	r3, [r7, #28]
 8006136:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006138:	69b9      	ldr	r1, [r7, #24]
 800613a:	69fa      	ldr	r2, [r7, #28]
 800613c:	e841 2300 	strex	r3, r2, [r1]
 8006140:	617b      	str	r3, [r7, #20]
   return(result);
 8006142:	697b      	ldr	r3, [r7, #20]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d1e4      	bne.n	8006112 <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006148:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800614c:	4619      	mov	r1, r3
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	f000 f85c 	bl	800620c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006154:	e03f      	b.n	80061d6 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006156:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800615a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800615e:	2b00      	cmp	r3, #0
 8006160:	d00e      	beq.n	8006180 <HAL_UART_IRQHandler+0x560>
 8006162:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006166:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800616a:	2b00      	cmp	r3, #0
 800616c:	d008      	beq.n	8006180 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006176:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006178:	6878      	ldr	r0, [r7, #4]
 800617a:	f000 fefc 	bl	8006f76 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800617e:	e02d      	b.n	80061dc <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006180:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006184:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006188:	2b00      	cmp	r3, #0
 800618a:	d00e      	beq.n	80061aa <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800618c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006190:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006194:	2b00      	cmp	r3, #0
 8006196:	d008      	beq.n	80061aa <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800619c:	2b00      	cmp	r3, #0
 800619e:	d01c      	beq.n	80061da <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80061a4:	6878      	ldr	r0, [r7, #4]
 80061a6:	4798      	blx	r3
    }
    return;
 80061a8:	e017      	b.n	80061da <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80061aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d012      	beq.n	80061dc <HAL_UART_IRQHandler+0x5bc>
 80061b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d00c      	beq.n	80061dc <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f000 fd4d 	bl	8006c62 <UART_EndTransmit_IT>
    return;
 80061c8:	e008      	b.n	80061dc <HAL_UART_IRQHandler+0x5bc>
      return;
 80061ca:	bf00      	nop
 80061cc:	e006      	b.n	80061dc <HAL_UART_IRQHandler+0x5bc>
    return;
 80061ce:	bf00      	nop
 80061d0:	e004      	b.n	80061dc <HAL_UART_IRQHandler+0x5bc>
      return;
 80061d2:	bf00      	nop
 80061d4:	e002      	b.n	80061dc <HAL_UART_IRQHandler+0x5bc>
      return;
 80061d6:	bf00      	nop
 80061d8:	e000      	b.n	80061dc <HAL_UART_IRQHandler+0x5bc>
    return;
 80061da:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80061dc:	37e8      	adds	r7, #232	; 0xe8
 80061de:	46bd      	mov	sp, r7
 80061e0:	bd80      	pop	{r7, pc}
 80061e2:	bf00      	nop

080061e4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80061e4:	b480      	push	{r7}
 80061e6:	b083      	sub	sp, #12
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80061ec:	bf00      	nop
 80061ee:	370c      	adds	r7, #12
 80061f0:	46bd      	mov	sp, r7
 80061f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f6:	4770      	bx	lr

080061f8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80061f8:	b480      	push	{r7}
 80061fa:	b083      	sub	sp, #12
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006200:	bf00      	nop
 8006202:	370c      	adds	r7, #12
 8006204:	46bd      	mov	sp, r7
 8006206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620a:	4770      	bx	lr

0800620c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800620c:	b480      	push	{r7}
 800620e:	b083      	sub	sp, #12
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
 8006214:	460b      	mov	r3, r1
 8006216:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006218:	bf00      	nop
 800621a:	370c      	adds	r7, #12
 800621c:	46bd      	mov	sp, r7
 800621e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006222:	4770      	bx	lr

08006224 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006224:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006228:	b08a      	sub	sp, #40	; 0x28
 800622a:	af00      	add	r7, sp, #0
 800622c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800622e:	2300      	movs	r3, #0
 8006230:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	689a      	ldr	r2, [r3, #8]
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	691b      	ldr	r3, [r3, #16]
 800623c:	431a      	orrs	r2, r3
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	695b      	ldr	r3, [r3, #20]
 8006242:	431a      	orrs	r2, r3
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	69db      	ldr	r3, [r3, #28]
 8006248:	4313      	orrs	r3, r2
 800624a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	681a      	ldr	r2, [r3, #0]
 8006252:	4bb4      	ldr	r3, [pc, #720]	; (8006524 <UART_SetConfig+0x300>)
 8006254:	4013      	ands	r3, r2
 8006256:	68fa      	ldr	r2, [r7, #12]
 8006258:	6812      	ldr	r2, [r2, #0]
 800625a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800625c:	430b      	orrs	r3, r1
 800625e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	68da      	ldr	r2, [r3, #12]
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	430a      	orrs	r2, r1
 8006274:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	699b      	ldr	r3, [r3, #24]
 800627a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	4aa9      	ldr	r2, [pc, #676]	; (8006528 <UART_SetConfig+0x304>)
 8006282:	4293      	cmp	r3, r2
 8006284:	d004      	beq.n	8006290 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	6a1b      	ldr	r3, [r3, #32]
 800628a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800628c:	4313      	orrs	r3, r2
 800628e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	689b      	ldr	r3, [r3, #8]
 8006296:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062a0:	430a      	orrs	r2, r1
 80062a2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	4aa0      	ldr	r2, [pc, #640]	; (800652c <UART_SetConfig+0x308>)
 80062aa:	4293      	cmp	r3, r2
 80062ac:	d126      	bne.n	80062fc <UART_SetConfig+0xd8>
 80062ae:	4ba0      	ldr	r3, [pc, #640]	; (8006530 <UART_SetConfig+0x30c>)
 80062b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062b4:	f003 0303 	and.w	r3, r3, #3
 80062b8:	2b03      	cmp	r3, #3
 80062ba:	d81b      	bhi.n	80062f4 <UART_SetConfig+0xd0>
 80062bc:	a201      	add	r2, pc, #4	; (adr r2, 80062c4 <UART_SetConfig+0xa0>)
 80062be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062c2:	bf00      	nop
 80062c4:	080062d5 	.word	0x080062d5
 80062c8:	080062e5 	.word	0x080062e5
 80062cc:	080062dd 	.word	0x080062dd
 80062d0:	080062ed 	.word	0x080062ed
 80062d4:	2301      	movs	r3, #1
 80062d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80062da:	e080      	b.n	80063de <UART_SetConfig+0x1ba>
 80062dc:	2302      	movs	r3, #2
 80062de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80062e2:	e07c      	b.n	80063de <UART_SetConfig+0x1ba>
 80062e4:	2304      	movs	r3, #4
 80062e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80062ea:	e078      	b.n	80063de <UART_SetConfig+0x1ba>
 80062ec:	2308      	movs	r3, #8
 80062ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80062f2:	e074      	b.n	80063de <UART_SetConfig+0x1ba>
 80062f4:	2310      	movs	r3, #16
 80062f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80062fa:	e070      	b.n	80063de <UART_SetConfig+0x1ba>
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	4a8c      	ldr	r2, [pc, #560]	; (8006534 <UART_SetConfig+0x310>)
 8006302:	4293      	cmp	r3, r2
 8006304:	d138      	bne.n	8006378 <UART_SetConfig+0x154>
 8006306:	4b8a      	ldr	r3, [pc, #552]	; (8006530 <UART_SetConfig+0x30c>)
 8006308:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800630c:	f003 030c 	and.w	r3, r3, #12
 8006310:	2b0c      	cmp	r3, #12
 8006312:	d82d      	bhi.n	8006370 <UART_SetConfig+0x14c>
 8006314:	a201      	add	r2, pc, #4	; (adr r2, 800631c <UART_SetConfig+0xf8>)
 8006316:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800631a:	bf00      	nop
 800631c:	08006351 	.word	0x08006351
 8006320:	08006371 	.word	0x08006371
 8006324:	08006371 	.word	0x08006371
 8006328:	08006371 	.word	0x08006371
 800632c:	08006361 	.word	0x08006361
 8006330:	08006371 	.word	0x08006371
 8006334:	08006371 	.word	0x08006371
 8006338:	08006371 	.word	0x08006371
 800633c:	08006359 	.word	0x08006359
 8006340:	08006371 	.word	0x08006371
 8006344:	08006371 	.word	0x08006371
 8006348:	08006371 	.word	0x08006371
 800634c:	08006369 	.word	0x08006369
 8006350:	2300      	movs	r3, #0
 8006352:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006356:	e042      	b.n	80063de <UART_SetConfig+0x1ba>
 8006358:	2302      	movs	r3, #2
 800635a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800635e:	e03e      	b.n	80063de <UART_SetConfig+0x1ba>
 8006360:	2304      	movs	r3, #4
 8006362:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006366:	e03a      	b.n	80063de <UART_SetConfig+0x1ba>
 8006368:	2308      	movs	r3, #8
 800636a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800636e:	e036      	b.n	80063de <UART_SetConfig+0x1ba>
 8006370:	2310      	movs	r3, #16
 8006372:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006376:	e032      	b.n	80063de <UART_SetConfig+0x1ba>
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4a6a      	ldr	r2, [pc, #424]	; (8006528 <UART_SetConfig+0x304>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d12a      	bne.n	80063d8 <UART_SetConfig+0x1b4>
 8006382:	4b6b      	ldr	r3, [pc, #428]	; (8006530 <UART_SetConfig+0x30c>)
 8006384:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006388:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800638c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006390:	d01a      	beq.n	80063c8 <UART_SetConfig+0x1a4>
 8006392:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006396:	d81b      	bhi.n	80063d0 <UART_SetConfig+0x1ac>
 8006398:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800639c:	d00c      	beq.n	80063b8 <UART_SetConfig+0x194>
 800639e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80063a2:	d815      	bhi.n	80063d0 <UART_SetConfig+0x1ac>
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d003      	beq.n	80063b0 <UART_SetConfig+0x18c>
 80063a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063ac:	d008      	beq.n	80063c0 <UART_SetConfig+0x19c>
 80063ae:	e00f      	b.n	80063d0 <UART_SetConfig+0x1ac>
 80063b0:	2300      	movs	r3, #0
 80063b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063b6:	e012      	b.n	80063de <UART_SetConfig+0x1ba>
 80063b8:	2302      	movs	r3, #2
 80063ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063be:	e00e      	b.n	80063de <UART_SetConfig+0x1ba>
 80063c0:	2304      	movs	r3, #4
 80063c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063c6:	e00a      	b.n	80063de <UART_SetConfig+0x1ba>
 80063c8:	2308      	movs	r3, #8
 80063ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063ce:	e006      	b.n	80063de <UART_SetConfig+0x1ba>
 80063d0:	2310      	movs	r3, #16
 80063d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063d6:	e002      	b.n	80063de <UART_SetConfig+0x1ba>
 80063d8:	2310      	movs	r3, #16
 80063da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4a51      	ldr	r2, [pc, #324]	; (8006528 <UART_SetConfig+0x304>)
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d17a      	bne.n	80064de <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80063e8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80063ec:	2b08      	cmp	r3, #8
 80063ee:	d824      	bhi.n	800643a <UART_SetConfig+0x216>
 80063f0:	a201      	add	r2, pc, #4	; (adr r2, 80063f8 <UART_SetConfig+0x1d4>)
 80063f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063f6:	bf00      	nop
 80063f8:	0800641d 	.word	0x0800641d
 80063fc:	0800643b 	.word	0x0800643b
 8006400:	08006425 	.word	0x08006425
 8006404:	0800643b 	.word	0x0800643b
 8006408:	0800642b 	.word	0x0800642b
 800640c:	0800643b 	.word	0x0800643b
 8006410:	0800643b 	.word	0x0800643b
 8006414:	0800643b 	.word	0x0800643b
 8006418:	08006433 	.word	0x08006433
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800641c:	f7fe fb06 	bl	8004a2c <HAL_RCC_GetPCLK1Freq>
 8006420:	61f8      	str	r0, [r7, #28]
        break;
 8006422:	e010      	b.n	8006446 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006424:	4b44      	ldr	r3, [pc, #272]	; (8006538 <UART_SetConfig+0x314>)
 8006426:	61fb      	str	r3, [r7, #28]
        break;
 8006428:	e00d      	b.n	8006446 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800642a:	f7fe fa67 	bl	80048fc <HAL_RCC_GetSysClockFreq>
 800642e:	61f8      	str	r0, [r7, #28]
        break;
 8006430:	e009      	b.n	8006446 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006432:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006436:	61fb      	str	r3, [r7, #28]
        break;
 8006438:	e005      	b.n	8006446 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 800643a:	2300      	movs	r3, #0
 800643c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800643e:	2301      	movs	r3, #1
 8006440:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006444:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006446:	69fb      	ldr	r3, [r7, #28]
 8006448:	2b00      	cmp	r3, #0
 800644a:	f000 8107 	beq.w	800665c <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	685a      	ldr	r2, [r3, #4]
 8006452:	4613      	mov	r3, r2
 8006454:	005b      	lsls	r3, r3, #1
 8006456:	4413      	add	r3, r2
 8006458:	69fa      	ldr	r2, [r7, #28]
 800645a:	429a      	cmp	r2, r3
 800645c:	d305      	bcc.n	800646a <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	685b      	ldr	r3, [r3, #4]
 8006462:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006464:	69fa      	ldr	r2, [r7, #28]
 8006466:	429a      	cmp	r2, r3
 8006468:	d903      	bls.n	8006472 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 800646a:	2301      	movs	r3, #1
 800646c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006470:	e0f4      	b.n	800665c <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006472:	69fb      	ldr	r3, [r7, #28]
 8006474:	2200      	movs	r2, #0
 8006476:	461c      	mov	r4, r3
 8006478:	4615      	mov	r5, r2
 800647a:	f04f 0200 	mov.w	r2, #0
 800647e:	f04f 0300 	mov.w	r3, #0
 8006482:	022b      	lsls	r3, r5, #8
 8006484:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006488:	0222      	lsls	r2, r4, #8
 800648a:	68f9      	ldr	r1, [r7, #12]
 800648c:	6849      	ldr	r1, [r1, #4]
 800648e:	0849      	lsrs	r1, r1, #1
 8006490:	2000      	movs	r0, #0
 8006492:	4688      	mov	r8, r1
 8006494:	4681      	mov	r9, r0
 8006496:	eb12 0a08 	adds.w	sl, r2, r8
 800649a:	eb43 0b09 	adc.w	fp, r3, r9
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	685b      	ldr	r3, [r3, #4]
 80064a2:	2200      	movs	r2, #0
 80064a4:	603b      	str	r3, [r7, #0]
 80064a6:	607a      	str	r2, [r7, #4]
 80064a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80064ac:	4650      	mov	r0, sl
 80064ae:	4659      	mov	r1, fp
 80064b0:	f7fa fbea 	bl	8000c88 <__aeabi_uldivmod>
 80064b4:	4602      	mov	r2, r0
 80064b6:	460b      	mov	r3, r1
 80064b8:	4613      	mov	r3, r2
 80064ba:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80064bc:	69bb      	ldr	r3, [r7, #24]
 80064be:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80064c2:	d308      	bcc.n	80064d6 <UART_SetConfig+0x2b2>
 80064c4:	69bb      	ldr	r3, [r7, #24]
 80064c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80064ca:	d204      	bcs.n	80064d6 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	69ba      	ldr	r2, [r7, #24]
 80064d2:	60da      	str	r2, [r3, #12]
 80064d4:	e0c2      	b.n	800665c <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 80064d6:	2301      	movs	r3, #1
 80064d8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80064dc:	e0be      	b.n	800665c <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	69db      	ldr	r3, [r3, #28]
 80064e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80064e6:	d16a      	bne.n	80065be <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 80064e8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80064ec:	2b08      	cmp	r3, #8
 80064ee:	d834      	bhi.n	800655a <UART_SetConfig+0x336>
 80064f0:	a201      	add	r2, pc, #4	; (adr r2, 80064f8 <UART_SetConfig+0x2d4>)
 80064f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064f6:	bf00      	nop
 80064f8:	0800651d 	.word	0x0800651d
 80064fc:	0800653d 	.word	0x0800653d
 8006500:	08006545 	.word	0x08006545
 8006504:	0800655b 	.word	0x0800655b
 8006508:	0800654b 	.word	0x0800654b
 800650c:	0800655b 	.word	0x0800655b
 8006510:	0800655b 	.word	0x0800655b
 8006514:	0800655b 	.word	0x0800655b
 8006518:	08006553 	.word	0x08006553
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800651c:	f7fe fa86 	bl	8004a2c <HAL_RCC_GetPCLK1Freq>
 8006520:	61f8      	str	r0, [r7, #28]
        break;
 8006522:	e020      	b.n	8006566 <UART_SetConfig+0x342>
 8006524:	efff69f3 	.word	0xefff69f3
 8006528:	40008000 	.word	0x40008000
 800652c:	40013800 	.word	0x40013800
 8006530:	40021000 	.word	0x40021000
 8006534:	40004400 	.word	0x40004400
 8006538:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800653c:	f7fe fa8c 	bl	8004a58 <HAL_RCC_GetPCLK2Freq>
 8006540:	61f8      	str	r0, [r7, #28]
        break;
 8006542:	e010      	b.n	8006566 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006544:	4b4c      	ldr	r3, [pc, #304]	; (8006678 <UART_SetConfig+0x454>)
 8006546:	61fb      	str	r3, [r7, #28]
        break;
 8006548:	e00d      	b.n	8006566 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800654a:	f7fe f9d7 	bl	80048fc <HAL_RCC_GetSysClockFreq>
 800654e:	61f8      	str	r0, [r7, #28]
        break;
 8006550:	e009      	b.n	8006566 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006552:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006556:	61fb      	str	r3, [r7, #28]
        break;
 8006558:	e005      	b.n	8006566 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 800655a:	2300      	movs	r3, #0
 800655c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800655e:	2301      	movs	r3, #1
 8006560:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006564:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006566:	69fb      	ldr	r3, [r7, #28]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d077      	beq.n	800665c <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800656c:	69fb      	ldr	r3, [r7, #28]
 800656e:	005a      	lsls	r2, r3, #1
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	085b      	lsrs	r3, r3, #1
 8006576:	441a      	add	r2, r3
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	685b      	ldr	r3, [r3, #4]
 800657c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006580:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006582:	69bb      	ldr	r3, [r7, #24]
 8006584:	2b0f      	cmp	r3, #15
 8006586:	d916      	bls.n	80065b6 <UART_SetConfig+0x392>
 8006588:	69bb      	ldr	r3, [r7, #24]
 800658a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800658e:	d212      	bcs.n	80065b6 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006590:	69bb      	ldr	r3, [r7, #24]
 8006592:	b29b      	uxth	r3, r3
 8006594:	f023 030f 	bic.w	r3, r3, #15
 8006598:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800659a:	69bb      	ldr	r3, [r7, #24]
 800659c:	085b      	lsrs	r3, r3, #1
 800659e:	b29b      	uxth	r3, r3
 80065a0:	f003 0307 	and.w	r3, r3, #7
 80065a4:	b29a      	uxth	r2, r3
 80065a6:	8afb      	ldrh	r3, [r7, #22]
 80065a8:	4313      	orrs	r3, r2
 80065aa:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	8afa      	ldrh	r2, [r7, #22]
 80065b2:	60da      	str	r2, [r3, #12]
 80065b4:	e052      	b.n	800665c <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80065b6:	2301      	movs	r3, #1
 80065b8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80065bc:	e04e      	b.n	800665c <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 80065be:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80065c2:	2b08      	cmp	r3, #8
 80065c4:	d827      	bhi.n	8006616 <UART_SetConfig+0x3f2>
 80065c6:	a201      	add	r2, pc, #4	; (adr r2, 80065cc <UART_SetConfig+0x3a8>)
 80065c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065cc:	080065f1 	.word	0x080065f1
 80065d0:	080065f9 	.word	0x080065f9
 80065d4:	08006601 	.word	0x08006601
 80065d8:	08006617 	.word	0x08006617
 80065dc:	08006607 	.word	0x08006607
 80065e0:	08006617 	.word	0x08006617
 80065e4:	08006617 	.word	0x08006617
 80065e8:	08006617 	.word	0x08006617
 80065ec:	0800660f 	.word	0x0800660f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80065f0:	f7fe fa1c 	bl	8004a2c <HAL_RCC_GetPCLK1Freq>
 80065f4:	61f8      	str	r0, [r7, #28]
        break;
 80065f6:	e014      	b.n	8006622 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80065f8:	f7fe fa2e 	bl	8004a58 <HAL_RCC_GetPCLK2Freq>
 80065fc:	61f8      	str	r0, [r7, #28]
        break;
 80065fe:	e010      	b.n	8006622 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006600:	4b1d      	ldr	r3, [pc, #116]	; (8006678 <UART_SetConfig+0x454>)
 8006602:	61fb      	str	r3, [r7, #28]
        break;
 8006604:	e00d      	b.n	8006622 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006606:	f7fe f979 	bl	80048fc <HAL_RCC_GetSysClockFreq>
 800660a:	61f8      	str	r0, [r7, #28]
        break;
 800660c:	e009      	b.n	8006622 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800660e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006612:	61fb      	str	r3, [r7, #28]
        break;
 8006614:	e005      	b.n	8006622 <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8006616:	2300      	movs	r3, #0
 8006618:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800661a:	2301      	movs	r3, #1
 800661c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006620:	bf00      	nop
    }

    if (pclk != 0U)
 8006622:	69fb      	ldr	r3, [r7, #28]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d019      	beq.n	800665c <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	685b      	ldr	r3, [r3, #4]
 800662c:	085a      	lsrs	r2, r3, #1
 800662e:	69fb      	ldr	r3, [r7, #28]
 8006630:	441a      	add	r2, r3
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	fbb2 f3f3 	udiv	r3, r2, r3
 800663a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800663c:	69bb      	ldr	r3, [r7, #24]
 800663e:	2b0f      	cmp	r3, #15
 8006640:	d909      	bls.n	8006656 <UART_SetConfig+0x432>
 8006642:	69bb      	ldr	r3, [r7, #24]
 8006644:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006648:	d205      	bcs.n	8006656 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800664a:	69bb      	ldr	r3, [r7, #24]
 800664c:	b29a      	uxth	r2, r3
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	60da      	str	r2, [r3, #12]
 8006654:	e002      	b.n	800665c <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8006656:	2301      	movs	r3, #1
 8006658:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	2200      	movs	r2, #0
 8006660:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	2200      	movs	r2, #0
 8006666:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006668:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800666c:	4618      	mov	r0, r3
 800666e:	3728      	adds	r7, #40	; 0x28
 8006670:	46bd      	mov	sp, r7
 8006672:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006676:	bf00      	nop
 8006678:	00f42400 	.word	0x00f42400

0800667c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800667c:	b480      	push	{r7}
 800667e:	b083      	sub	sp, #12
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006688:	f003 0301 	and.w	r3, r3, #1
 800668c:	2b00      	cmp	r3, #0
 800668e:	d00a      	beq.n	80066a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	685b      	ldr	r3, [r3, #4]
 8006696:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	430a      	orrs	r2, r1
 80066a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066aa:	f003 0302 	and.w	r3, r3, #2
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d00a      	beq.n	80066c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	685b      	ldr	r3, [r3, #4]
 80066b8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	430a      	orrs	r2, r1
 80066c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066cc:	f003 0304 	and.w	r3, r3, #4
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d00a      	beq.n	80066ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	685b      	ldr	r3, [r3, #4]
 80066da:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	430a      	orrs	r2, r1
 80066e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ee:	f003 0308 	and.w	r3, r3, #8
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d00a      	beq.n	800670c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	430a      	orrs	r2, r1
 800670a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006710:	f003 0310 	and.w	r3, r3, #16
 8006714:	2b00      	cmp	r3, #0
 8006716:	d00a      	beq.n	800672e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	689b      	ldr	r3, [r3, #8]
 800671e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	430a      	orrs	r2, r1
 800672c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006732:	f003 0320 	and.w	r3, r3, #32
 8006736:	2b00      	cmp	r3, #0
 8006738:	d00a      	beq.n	8006750 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	689b      	ldr	r3, [r3, #8]
 8006740:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	430a      	orrs	r2, r1
 800674e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006754:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006758:	2b00      	cmp	r3, #0
 800675a:	d01a      	beq.n	8006792 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	685b      	ldr	r3, [r3, #4]
 8006762:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	430a      	orrs	r2, r1
 8006770:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006776:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800677a:	d10a      	bne.n	8006792 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	430a      	orrs	r2, r1
 8006790:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006796:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800679a:	2b00      	cmp	r3, #0
 800679c:	d00a      	beq.n	80067b4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	685b      	ldr	r3, [r3, #4]
 80067a4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	430a      	orrs	r2, r1
 80067b2:	605a      	str	r2, [r3, #4]
  }
}
 80067b4:	bf00      	nop
 80067b6:	370c      	adds	r7, #12
 80067b8:	46bd      	mov	sp, r7
 80067ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067be:	4770      	bx	lr

080067c0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b086      	sub	sp, #24
 80067c4:	af02      	add	r7, sp, #8
 80067c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2200      	movs	r2, #0
 80067cc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80067d0:	f7fc f9ce 	bl	8002b70 <HAL_GetTick>
 80067d4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f003 0308 	and.w	r3, r3, #8
 80067e0:	2b08      	cmp	r3, #8
 80067e2:	d10e      	bne.n	8006802 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80067e4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80067e8:	9300      	str	r3, [sp, #0]
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	2200      	movs	r2, #0
 80067ee:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	f000 f82d 	bl	8006852 <UART_WaitOnFlagUntilTimeout>
 80067f8:	4603      	mov	r3, r0
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d001      	beq.n	8006802 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067fe:	2303      	movs	r3, #3
 8006800:	e023      	b.n	800684a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f003 0304 	and.w	r3, r3, #4
 800680c:	2b04      	cmp	r3, #4
 800680e:	d10e      	bne.n	800682e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006810:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006814:	9300      	str	r3, [sp, #0]
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	2200      	movs	r2, #0
 800681a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800681e:	6878      	ldr	r0, [r7, #4]
 8006820:	f000 f817 	bl	8006852 <UART_WaitOnFlagUntilTimeout>
 8006824:	4603      	mov	r3, r0
 8006826:	2b00      	cmp	r3, #0
 8006828:	d001      	beq.n	800682e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800682a:	2303      	movs	r3, #3
 800682c:	e00d      	b.n	800684a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2220      	movs	r2, #32
 8006832:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2220      	movs	r2, #32
 8006838:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	2200      	movs	r2, #0
 800683e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2200      	movs	r2, #0
 8006844:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006848:	2300      	movs	r3, #0
}
 800684a:	4618      	mov	r0, r3
 800684c:	3710      	adds	r7, #16
 800684e:	46bd      	mov	sp, r7
 8006850:	bd80      	pop	{r7, pc}

08006852 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006852:	b580      	push	{r7, lr}
 8006854:	b09c      	sub	sp, #112	; 0x70
 8006856:	af00      	add	r7, sp, #0
 8006858:	60f8      	str	r0, [r7, #12]
 800685a:	60b9      	str	r1, [r7, #8]
 800685c:	603b      	str	r3, [r7, #0]
 800685e:	4613      	mov	r3, r2
 8006860:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006862:	e0a5      	b.n	80069b0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006864:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006866:	f1b3 3fff 	cmp.w	r3, #4294967295
 800686a:	f000 80a1 	beq.w	80069b0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800686e:	f7fc f97f 	bl	8002b70 <HAL_GetTick>
 8006872:	4602      	mov	r2, r0
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	1ad3      	subs	r3, r2, r3
 8006878:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800687a:	429a      	cmp	r2, r3
 800687c:	d302      	bcc.n	8006884 <UART_WaitOnFlagUntilTimeout+0x32>
 800687e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006880:	2b00      	cmp	r3, #0
 8006882:	d13e      	bne.n	8006902 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800688a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800688c:	e853 3f00 	ldrex	r3, [r3]
 8006890:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006892:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006894:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006898:	667b      	str	r3, [r7, #100]	; 0x64
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	461a      	mov	r2, r3
 80068a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80068a2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80068a4:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80068a8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80068aa:	e841 2300 	strex	r3, r2, [r1]
 80068ae:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80068b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d1e6      	bne.n	8006884 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	3308      	adds	r3, #8
 80068bc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068c0:	e853 3f00 	ldrex	r3, [r3]
 80068c4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80068c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068c8:	f023 0301 	bic.w	r3, r3, #1
 80068cc:	663b      	str	r3, [r7, #96]	; 0x60
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	3308      	adds	r3, #8
 80068d4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80068d6:	64ba      	str	r2, [r7, #72]	; 0x48
 80068d8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068da:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80068dc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80068de:	e841 2300 	strex	r3, r2, [r1]
 80068e2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80068e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d1e5      	bne.n	80068b6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	2220      	movs	r2, #32
 80068ee:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	2220      	movs	r2, #32
 80068f4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	2200      	movs	r2, #0
 80068fa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80068fe:	2303      	movs	r3, #3
 8006900:	e067      	b.n	80069d2 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f003 0304 	and.w	r3, r3, #4
 800690c:	2b00      	cmp	r3, #0
 800690e:	d04f      	beq.n	80069b0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	69db      	ldr	r3, [r3, #28]
 8006916:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800691a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800691e:	d147      	bne.n	80069b0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006928:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006932:	e853 3f00 	ldrex	r3, [r3]
 8006936:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800693a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800693e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	461a      	mov	r2, r3
 8006946:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006948:	637b      	str	r3, [r7, #52]	; 0x34
 800694a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800694c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800694e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006950:	e841 2300 	strex	r3, r2, [r1]
 8006954:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006956:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006958:	2b00      	cmp	r3, #0
 800695a:	d1e6      	bne.n	800692a <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	3308      	adds	r3, #8
 8006962:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006964:	697b      	ldr	r3, [r7, #20]
 8006966:	e853 3f00 	ldrex	r3, [r3]
 800696a:	613b      	str	r3, [r7, #16]
   return(result);
 800696c:	693b      	ldr	r3, [r7, #16]
 800696e:	f023 0301 	bic.w	r3, r3, #1
 8006972:	66bb      	str	r3, [r7, #104]	; 0x68
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	3308      	adds	r3, #8
 800697a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800697c:	623a      	str	r2, [r7, #32]
 800697e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006980:	69f9      	ldr	r1, [r7, #28]
 8006982:	6a3a      	ldr	r2, [r7, #32]
 8006984:	e841 2300 	strex	r3, r2, [r1]
 8006988:	61bb      	str	r3, [r7, #24]
   return(result);
 800698a:	69bb      	ldr	r3, [r7, #24]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d1e5      	bne.n	800695c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2220      	movs	r2, #32
 8006994:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	2220      	movs	r2, #32
 800699a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	2220      	movs	r2, #32
 80069a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	2200      	movs	r2, #0
 80069a8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80069ac:	2303      	movs	r3, #3
 80069ae:	e010      	b.n	80069d2 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	69da      	ldr	r2, [r3, #28]
 80069b6:	68bb      	ldr	r3, [r7, #8]
 80069b8:	4013      	ands	r3, r2
 80069ba:	68ba      	ldr	r2, [r7, #8]
 80069bc:	429a      	cmp	r2, r3
 80069be:	bf0c      	ite	eq
 80069c0:	2301      	moveq	r3, #1
 80069c2:	2300      	movne	r3, #0
 80069c4:	b2db      	uxtb	r3, r3
 80069c6:	461a      	mov	r2, r3
 80069c8:	79fb      	ldrb	r3, [r7, #7]
 80069ca:	429a      	cmp	r2, r3
 80069cc:	f43f af4a 	beq.w	8006864 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80069d0:	2300      	movs	r3, #0
}
 80069d2:	4618      	mov	r0, r3
 80069d4:	3770      	adds	r7, #112	; 0x70
 80069d6:	46bd      	mov	sp, r7
 80069d8:	bd80      	pop	{r7, pc}
	...

080069dc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80069dc:	b480      	push	{r7}
 80069de:	b097      	sub	sp, #92	; 0x5c
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	60f8      	str	r0, [r7, #12]
 80069e4:	60b9      	str	r1, [r7, #8]
 80069e6:	4613      	mov	r3, r2
 80069e8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	68ba      	ldr	r2, [r7, #8]
 80069ee:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	88fa      	ldrh	r2, [r7, #6]
 80069f4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	88fa      	ldrh	r2, [r7, #6]
 80069fc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	2200      	movs	r2, #0
 8006a04:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	689b      	ldr	r3, [r3, #8]
 8006a0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a0e:	d10e      	bne.n	8006a2e <UART_Start_Receive_IT+0x52>
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	691b      	ldr	r3, [r3, #16]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d105      	bne.n	8006a24 <UART_Start_Receive_IT+0x48>
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006a1e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006a22:	e02d      	b.n	8006a80 <UART_Start_Receive_IT+0xa4>
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	22ff      	movs	r2, #255	; 0xff
 8006a28:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006a2c:	e028      	b.n	8006a80 <UART_Start_Receive_IT+0xa4>
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d10d      	bne.n	8006a52 <UART_Start_Receive_IT+0x76>
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	691b      	ldr	r3, [r3, #16]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d104      	bne.n	8006a48 <UART_Start_Receive_IT+0x6c>
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	22ff      	movs	r2, #255	; 0xff
 8006a42:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006a46:	e01b      	b.n	8006a80 <UART_Start_Receive_IT+0xa4>
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	227f      	movs	r2, #127	; 0x7f
 8006a4c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006a50:	e016      	b.n	8006a80 <UART_Start_Receive_IT+0xa4>
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	689b      	ldr	r3, [r3, #8]
 8006a56:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006a5a:	d10d      	bne.n	8006a78 <UART_Start_Receive_IT+0x9c>
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	691b      	ldr	r3, [r3, #16]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d104      	bne.n	8006a6e <UART_Start_Receive_IT+0x92>
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	227f      	movs	r2, #127	; 0x7f
 8006a68:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006a6c:	e008      	b.n	8006a80 <UART_Start_Receive_IT+0xa4>
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	223f      	movs	r2, #63	; 0x3f
 8006a72:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006a76:	e003      	b.n	8006a80 <UART_Start_Receive_IT+0xa4>
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	2200      	movs	r2, #0
 8006a84:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	2222      	movs	r2, #34	; 0x22
 8006a8c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	3308      	adds	r3, #8
 8006a94:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a98:	e853 3f00 	ldrex	r3, [r3]
 8006a9c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006a9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006aa0:	f043 0301 	orr.w	r3, r3, #1
 8006aa4:	657b      	str	r3, [r7, #84]	; 0x54
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	3308      	adds	r3, #8
 8006aac:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006aae:	64ba      	str	r2, [r7, #72]	; 0x48
 8006ab0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ab2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006ab4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006ab6:	e841 2300 	strex	r3, r2, [r1]
 8006aba:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006abc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d1e5      	bne.n	8006a8e <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	689b      	ldr	r3, [r3, #8]
 8006ac6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006aca:	d107      	bne.n	8006adc <UART_Start_Receive_IT+0x100>
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	691b      	ldr	r3, [r3, #16]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d103      	bne.n	8006adc <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	4a24      	ldr	r2, [pc, #144]	; (8006b68 <UART_Start_Receive_IT+0x18c>)
 8006ad8:	665a      	str	r2, [r3, #100]	; 0x64
 8006ada:	e002      	b.n	8006ae2 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	4a23      	ldr	r2, [pc, #140]	; (8006b6c <UART_Start_Receive_IT+0x190>)
 8006ae0:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	691b      	ldr	r3, [r3, #16]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d019      	beq.n	8006b26 <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006af8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006afa:	e853 3f00 	ldrex	r3, [r3]
 8006afe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b02:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8006b06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	461a      	mov	r2, r3
 8006b0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b10:	637b      	str	r3, [r7, #52]	; 0x34
 8006b12:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b14:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006b16:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006b18:	e841 2300 	strex	r3, r2, [r1]
 8006b1c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006b1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d1e6      	bne.n	8006af2 <UART_Start_Receive_IT+0x116>
 8006b24:	e018      	b.n	8006b58 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b2c:	697b      	ldr	r3, [r7, #20]
 8006b2e:	e853 3f00 	ldrex	r3, [r3]
 8006b32:	613b      	str	r3, [r7, #16]
   return(result);
 8006b34:	693b      	ldr	r3, [r7, #16]
 8006b36:	f043 0320 	orr.w	r3, r3, #32
 8006b3a:	653b      	str	r3, [r7, #80]	; 0x50
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	461a      	mov	r2, r3
 8006b42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b44:	623b      	str	r3, [r7, #32]
 8006b46:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b48:	69f9      	ldr	r1, [r7, #28]
 8006b4a:	6a3a      	ldr	r2, [r7, #32]
 8006b4c:	e841 2300 	strex	r3, r2, [r1]
 8006b50:	61bb      	str	r3, [r7, #24]
   return(result);
 8006b52:	69bb      	ldr	r3, [r7, #24]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d1e6      	bne.n	8006b26 <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8006b58:	2300      	movs	r3, #0
}
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	375c      	adds	r7, #92	; 0x5c
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b64:	4770      	bx	lr
 8006b66:	bf00      	nop
 8006b68:	08006e17 	.word	0x08006e17
 8006b6c:	08006cb7 	.word	0x08006cb7

08006b70 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006b70:	b480      	push	{r7}
 8006b72:	b095      	sub	sp, #84	; 0x54
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b80:	e853 3f00 	ldrex	r3, [r3]
 8006b84:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006b86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b88:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006b8c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	461a      	mov	r2, r3
 8006b94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b96:	643b      	str	r3, [r7, #64]	; 0x40
 8006b98:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b9a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006b9c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006b9e:	e841 2300 	strex	r3, r2, [r1]
 8006ba2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006ba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d1e6      	bne.n	8006b78 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	3308      	adds	r3, #8
 8006bb0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bb2:	6a3b      	ldr	r3, [r7, #32]
 8006bb4:	e853 3f00 	ldrex	r3, [r3]
 8006bb8:	61fb      	str	r3, [r7, #28]
   return(result);
 8006bba:	69fb      	ldr	r3, [r7, #28]
 8006bbc:	f023 0301 	bic.w	r3, r3, #1
 8006bc0:	64bb      	str	r3, [r7, #72]	; 0x48
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	3308      	adds	r3, #8
 8006bc8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006bca:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006bcc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006bd0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006bd2:	e841 2300 	strex	r3, r2, [r1]
 8006bd6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d1e5      	bne.n	8006baa <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006be2:	2b01      	cmp	r3, #1
 8006be4:	d118      	bne.n	8006c18 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	e853 3f00 	ldrex	r3, [r3]
 8006bf2:	60bb      	str	r3, [r7, #8]
   return(result);
 8006bf4:	68bb      	ldr	r3, [r7, #8]
 8006bf6:	f023 0310 	bic.w	r3, r3, #16
 8006bfa:	647b      	str	r3, [r7, #68]	; 0x44
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	461a      	mov	r2, r3
 8006c02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c04:	61bb      	str	r3, [r7, #24]
 8006c06:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c08:	6979      	ldr	r1, [r7, #20]
 8006c0a:	69ba      	ldr	r2, [r7, #24]
 8006c0c:	e841 2300 	strex	r3, r2, [r1]
 8006c10:	613b      	str	r3, [r7, #16]
   return(result);
 8006c12:	693b      	ldr	r3, [r7, #16]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d1e6      	bne.n	8006be6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2220      	movs	r2, #32
 8006c1c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2200      	movs	r2, #0
 8006c22:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2200      	movs	r2, #0
 8006c28:	665a      	str	r2, [r3, #100]	; 0x64
}
 8006c2a:	bf00      	nop
 8006c2c:	3754      	adds	r7, #84	; 0x54
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c34:	4770      	bx	lr

08006c36 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006c36:	b580      	push	{r7, lr}
 8006c38:	b084      	sub	sp, #16
 8006c3a:	af00      	add	r7, sp, #0
 8006c3c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c42:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	2200      	movs	r2, #0
 8006c48:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	2200      	movs	r2, #0
 8006c50:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006c54:	68f8      	ldr	r0, [r7, #12]
 8006c56:	f7ff facf 	bl	80061f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c5a:	bf00      	nop
 8006c5c:	3710      	adds	r7, #16
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	bd80      	pop	{r7, pc}

08006c62 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006c62:	b580      	push	{r7, lr}
 8006c64:	b088      	sub	sp, #32
 8006c66:	af00      	add	r7, sp, #0
 8006c68:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	e853 3f00 	ldrex	r3, [r3]
 8006c76:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c78:	68bb      	ldr	r3, [r7, #8]
 8006c7a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c7e:	61fb      	str	r3, [r7, #28]
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	461a      	mov	r2, r3
 8006c86:	69fb      	ldr	r3, [r7, #28]
 8006c88:	61bb      	str	r3, [r7, #24]
 8006c8a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c8c:	6979      	ldr	r1, [r7, #20]
 8006c8e:	69ba      	ldr	r2, [r7, #24]
 8006c90:	e841 2300 	strex	r3, r2, [r1]
 8006c94:	613b      	str	r3, [r7, #16]
   return(result);
 8006c96:	693b      	ldr	r3, [r7, #16]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d1e6      	bne.n	8006c6a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2220      	movs	r2, #32
 8006ca0:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	f7ff fa9b 	bl	80061e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006cae:	bf00      	nop
 8006cb0:	3720      	adds	r7, #32
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}

08006cb6 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006cb6:	b580      	push	{r7, lr}
 8006cb8:	b096      	sub	sp, #88	; 0x58
 8006cba:	af00      	add	r7, sp, #0
 8006cbc:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006cc4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006ccc:	2b22      	cmp	r3, #34	; 0x22
 8006cce:	f040 8094 	bne.w	8006dfa <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006cd8:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006cdc:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8006ce0:	b2d9      	uxtb	r1, r3
 8006ce2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006ce6:	b2da      	uxtb	r2, r3
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cec:	400a      	ands	r2, r1
 8006cee:	b2d2      	uxtb	r2, r2
 8006cf0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cf6:	1c5a      	adds	r2, r3, #1
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006d02:	b29b      	uxth	r3, r3
 8006d04:	3b01      	subs	r3, #1
 8006d06:	b29a      	uxth	r2, r3
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006d14:	b29b      	uxth	r3, r3
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d179      	bne.n	8006e0e <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d22:	e853 3f00 	ldrex	r3, [r3]
 8006d26:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006d28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d2a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006d2e:	653b      	str	r3, [r7, #80]	; 0x50
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	461a      	mov	r2, r3
 8006d36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006d38:	647b      	str	r3, [r7, #68]	; 0x44
 8006d3a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d3c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006d3e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006d40:	e841 2300 	strex	r3, r2, [r1]
 8006d44:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006d46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d1e6      	bne.n	8006d1a <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	3308      	adds	r3, #8
 8006d52:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d56:	e853 3f00 	ldrex	r3, [r3]
 8006d5a:	623b      	str	r3, [r7, #32]
   return(result);
 8006d5c:	6a3b      	ldr	r3, [r7, #32]
 8006d5e:	f023 0301 	bic.w	r3, r3, #1
 8006d62:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	3308      	adds	r3, #8
 8006d6a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006d6c:	633a      	str	r2, [r7, #48]	; 0x30
 8006d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d70:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006d72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d74:	e841 2300 	strex	r3, r2, [r1]
 8006d78:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006d7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d1e5      	bne.n	8006d4c <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2220      	movs	r2, #32
 8006d84:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2200      	movs	r2, #0
 8006d8a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d90:	2b01      	cmp	r3, #1
 8006d92:	d12e      	bne.n	8006df2 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2200      	movs	r2, #0
 8006d98:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006da0:	693b      	ldr	r3, [r7, #16]
 8006da2:	e853 3f00 	ldrex	r3, [r3]
 8006da6:	60fb      	str	r3, [r7, #12]
   return(result);
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	f023 0310 	bic.w	r3, r3, #16
 8006dae:	64bb      	str	r3, [r7, #72]	; 0x48
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	461a      	mov	r2, r3
 8006db6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006db8:	61fb      	str	r3, [r7, #28]
 8006dba:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dbc:	69b9      	ldr	r1, [r7, #24]
 8006dbe:	69fa      	ldr	r2, [r7, #28]
 8006dc0:	e841 2300 	strex	r3, r2, [r1]
 8006dc4:	617b      	str	r3, [r7, #20]
   return(result);
 8006dc6:	697b      	ldr	r3, [r7, #20]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d1e6      	bne.n	8006d9a <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	69db      	ldr	r3, [r3, #28]
 8006dd2:	f003 0310 	and.w	r3, r3, #16
 8006dd6:	2b10      	cmp	r3, #16
 8006dd8:	d103      	bne.n	8006de2 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	2210      	movs	r2, #16
 8006de0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006de8:	4619      	mov	r1, r3
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	f7ff fa0e 	bl	800620c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006df0:	e00d      	b.n	8006e0e <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	f7fa fea4 	bl	8001b40 <HAL_UART_RxCpltCallback>
}
 8006df8:	e009      	b.n	8006e0e <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	8b1b      	ldrh	r3, [r3, #24]
 8006e00:	b29a      	uxth	r2, r3
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f042 0208 	orr.w	r2, r2, #8
 8006e0a:	b292      	uxth	r2, r2
 8006e0c:	831a      	strh	r2, [r3, #24]
}
 8006e0e:	bf00      	nop
 8006e10:	3758      	adds	r7, #88	; 0x58
 8006e12:	46bd      	mov	sp, r7
 8006e14:	bd80      	pop	{r7, pc}

08006e16 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006e16:	b580      	push	{r7, lr}
 8006e18:	b096      	sub	sp, #88	; 0x58
 8006e1a:	af00      	add	r7, sp, #0
 8006e1c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006e24:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006e2c:	2b22      	cmp	r3, #34	; 0x22
 8006e2e:	f040 8094 	bne.w	8006f5a <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006e38:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e40:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8006e42:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8006e46:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006e4a:	4013      	ands	r3, r2
 8006e4c:	b29a      	uxth	r2, r3
 8006e4e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e50:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e56:	1c9a      	adds	r2, r3, #2
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006e62:	b29b      	uxth	r3, r3
 8006e64:	3b01      	subs	r3, #1
 8006e66:	b29a      	uxth	r2, r3
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006e74:	b29b      	uxth	r3, r3
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d179      	bne.n	8006f6e <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e82:	e853 3f00 	ldrex	r3, [r3]
 8006e86:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006e88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e8a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006e8e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	461a      	mov	r2, r3
 8006e96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e98:	643b      	str	r3, [r7, #64]	; 0x40
 8006e9a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e9c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006e9e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006ea0:	e841 2300 	strex	r3, r2, [r1]
 8006ea4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006ea6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d1e6      	bne.n	8006e7a <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	3308      	adds	r3, #8
 8006eb2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eb4:	6a3b      	ldr	r3, [r7, #32]
 8006eb6:	e853 3f00 	ldrex	r3, [r3]
 8006eba:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ebc:	69fb      	ldr	r3, [r7, #28]
 8006ebe:	f023 0301 	bic.w	r3, r3, #1
 8006ec2:	64bb      	str	r3, [r7, #72]	; 0x48
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	3308      	adds	r3, #8
 8006eca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006ecc:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006ece:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ed0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006ed2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006ed4:	e841 2300 	strex	r3, r2, [r1]
 8006ed8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d1e5      	bne.n	8006eac <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2220      	movs	r2, #32
 8006ee4:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2200      	movs	r2, #0
 8006eea:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ef0:	2b01      	cmp	r3, #1
 8006ef2:	d12e      	bne.n	8006f52 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	e853 3f00 	ldrex	r3, [r3]
 8006f06:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	f023 0310 	bic.w	r3, r3, #16
 8006f0e:	647b      	str	r3, [r7, #68]	; 0x44
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	461a      	mov	r2, r3
 8006f16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f18:	61bb      	str	r3, [r7, #24]
 8006f1a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f1c:	6979      	ldr	r1, [r7, #20]
 8006f1e:	69ba      	ldr	r2, [r7, #24]
 8006f20:	e841 2300 	strex	r3, r2, [r1]
 8006f24:	613b      	str	r3, [r7, #16]
   return(result);
 8006f26:	693b      	ldr	r3, [r7, #16]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d1e6      	bne.n	8006efa <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	69db      	ldr	r3, [r3, #28]
 8006f32:	f003 0310 	and.w	r3, r3, #16
 8006f36:	2b10      	cmp	r3, #16
 8006f38:	d103      	bne.n	8006f42 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	2210      	movs	r2, #16
 8006f40:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006f48:	4619      	mov	r1, r3
 8006f4a:	6878      	ldr	r0, [r7, #4]
 8006f4c:	f7ff f95e 	bl	800620c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006f50:	e00d      	b.n	8006f6e <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8006f52:	6878      	ldr	r0, [r7, #4]
 8006f54:	f7fa fdf4 	bl	8001b40 <HAL_UART_RxCpltCallback>
}
 8006f58:	e009      	b.n	8006f6e <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	8b1b      	ldrh	r3, [r3, #24]
 8006f60:	b29a      	uxth	r2, r3
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f042 0208 	orr.w	r2, r2, #8
 8006f6a:	b292      	uxth	r2, r2
 8006f6c:	831a      	strh	r2, [r3, #24]
}
 8006f6e:	bf00      	nop
 8006f70:	3758      	adds	r7, #88	; 0x58
 8006f72:	46bd      	mov	sp, r7
 8006f74:	bd80      	pop	{r7, pc}

08006f76 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006f76:	b480      	push	{r7}
 8006f78:	b083      	sub	sp, #12
 8006f7a:	af00      	add	r7, sp, #0
 8006f7c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006f7e:	bf00      	nop
 8006f80:	370c      	adds	r7, #12
 8006f82:	46bd      	mov	sp, r7
 8006f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f88:	4770      	bx	lr
	...

08006f8c <__errno>:
 8006f8c:	4b01      	ldr	r3, [pc, #4]	; (8006f94 <__errno+0x8>)
 8006f8e:	6818      	ldr	r0, [r3, #0]
 8006f90:	4770      	bx	lr
 8006f92:	bf00      	nop
 8006f94:	2000009c 	.word	0x2000009c

08006f98 <__libc_init_array>:
 8006f98:	b570      	push	{r4, r5, r6, lr}
 8006f9a:	4d0d      	ldr	r5, [pc, #52]	; (8006fd0 <__libc_init_array+0x38>)
 8006f9c:	4c0d      	ldr	r4, [pc, #52]	; (8006fd4 <__libc_init_array+0x3c>)
 8006f9e:	1b64      	subs	r4, r4, r5
 8006fa0:	10a4      	asrs	r4, r4, #2
 8006fa2:	2600      	movs	r6, #0
 8006fa4:	42a6      	cmp	r6, r4
 8006fa6:	d109      	bne.n	8006fbc <__libc_init_array+0x24>
 8006fa8:	4d0b      	ldr	r5, [pc, #44]	; (8006fd8 <__libc_init_array+0x40>)
 8006faa:	4c0c      	ldr	r4, [pc, #48]	; (8006fdc <__libc_init_array+0x44>)
 8006fac:	f005 fe5e 	bl	800cc6c <_init>
 8006fb0:	1b64      	subs	r4, r4, r5
 8006fb2:	10a4      	asrs	r4, r4, #2
 8006fb4:	2600      	movs	r6, #0
 8006fb6:	42a6      	cmp	r6, r4
 8006fb8:	d105      	bne.n	8006fc6 <__libc_init_array+0x2e>
 8006fba:	bd70      	pop	{r4, r5, r6, pc}
 8006fbc:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fc0:	4798      	blx	r3
 8006fc2:	3601      	adds	r6, #1
 8006fc4:	e7ee      	b.n	8006fa4 <__libc_init_array+0xc>
 8006fc6:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fca:	4798      	blx	r3
 8006fcc:	3601      	adds	r6, #1
 8006fce:	e7f2      	b.n	8006fb6 <__libc_init_array+0x1e>
 8006fd0:	0800d770 	.word	0x0800d770
 8006fd4:	0800d770 	.word	0x0800d770
 8006fd8:	0800d770 	.word	0x0800d770
 8006fdc:	0800d774 	.word	0x0800d774

08006fe0 <memcpy>:
 8006fe0:	440a      	add	r2, r1
 8006fe2:	4291      	cmp	r1, r2
 8006fe4:	f100 33ff 	add.w	r3, r0, #4294967295
 8006fe8:	d100      	bne.n	8006fec <memcpy+0xc>
 8006fea:	4770      	bx	lr
 8006fec:	b510      	push	{r4, lr}
 8006fee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ff2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ff6:	4291      	cmp	r1, r2
 8006ff8:	d1f9      	bne.n	8006fee <memcpy+0xe>
 8006ffa:	bd10      	pop	{r4, pc}

08006ffc <memset>:
 8006ffc:	4402      	add	r2, r0
 8006ffe:	4603      	mov	r3, r0
 8007000:	4293      	cmp	r3, r2
 8007002:	d100      	bne.n	8007006 <memset+0xa>
 8007004:	4770      	bx	lr
 8007006:	f803 1b01 	strb.w	r1, [r3], #1
 800700a:	e7f9      	b.n	8007000 <memset+0x4>

0800700c <__cvt>:
 800700c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007010:	ec55 4b10 	vmov	r4, r5, d0
 8007014:	2d00      	cmp	r5, #0
 8007016:	460e      	mov	r6, r1
 8007018:	4619      	mov	r1, r3
 800701a:	462b      	mov	r3, r5
 800701c:	bfbb      	ittet	lt
 800701e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007022:	461d      	movlt	r5, r3
 8007024:	2300      	movge	r3, #0
 8007026:	232d      	movlt	r3, #45	; 0x2d
 8007028:	700b      	strb	r3, [r1, #0]
 800702a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800702c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007030:	4691      	mov	r9, r2
 8007032:	f023 0820 	bic.w	r8, r3, #32
 8007036:	bfbc      	itt	lt
 8007038:	4622      	movlt	r2, r4
 800703a:	4614      	movlt	r4, r2
 800703c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007040:	d005      	beq.n	800704e <__cvt+0x42>
 8007042:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007046:	d100      	bne.n	800704a <__cvt+0x3e>
 8007048:	3601      	adds	r6, #1
 800704a:	2102      	movs	r1, #2
 800704c:	e000      	b.n	8007050 <__cvt+0x44>
 800704e:	2103      	movs	r1, #3
 8007050:	ab03      	add	r3, sp, #12
 8007052:	9301      	str	r3, [sp, #4]
 8007054:	ab02      	add	r3, sp, #8
 8007056:	9300      	str	r3, [sp, #0]
 8007058:	ec45 4b10 	vmov	d0, r4, r5
 800705c:	4653      	mov	r3, sl
 800705e:	4632      	mov	r2, r6
 8007060:	f001 fe46 	bl	8008cf0 <_dtoa_r>
 8007064:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007068:	4607      	mov	r7, r0
 800706a:	d102      	bne.n	8007072 <__cvt+0x66>
 800706c:	f019 0f01 	tst.w	r9, #1
 8007070:	d022      	beq.n	80070b8 <__cvt+0xac>
 8007072:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007076:	eb07 0906 	add.w	r9, r7, r6
 800707a:	d110      	bne.n	800709e <__cvt+0x92>
 800707c:	783b      	ldrb	r3, [r7, #0]
 800707e:	2b30      	cmp	r3, #48	; 0x30
 8007080:	d10a      	bne.n	8007098 <__cvt+0x8c>
 8007082:	2200      	movs	r2, #0
 8007084:	2300      	movs	r3, #0
 8007086:	4620      	mov	r0, r4
 8007088:	4629      	mov	r1, r5
 800708a:	f7f9 fd1d 	bl	8000ac8 <__aeabi_dcmpeq>
 800708e:	b918      	cbnz	r0, 8007098 <__cvt+0x8c>
 8007090:	f1c6 0601 	rsb	r6, r6, #1
 8007094:	f8ca 6000 	str.w	r6, [sl]
 8007098:	f8da 3000 	ldr.w	r3, [sl]
 800709c:	4499      	add	r9, r3
 800709e:	2200      	movs	r2, #0
 80070a0:	2300      	movs	r3, #0
 80070a2:	4620      	mov	r0, r4
 80070a4:	4629      	mov	r1, r5
 80070a6:	f7f9 fd0f 	bl	8000ac8 <__aeabi_dcmpeq>
 80070aa:	b108      	cbz	r0, 80070b0 <__cvt+0xa4>
 80070ac:	f8cd 900c 	str.w	r9, [sp, #12]
 80070b0:	2230      	movs	r2, #48	; 0x30
 80070b2:	9b03      	ldr	r3, [sp, #12]
 80070b4:	454b      	cmp	r3, r9
 80070b6:	d307      	bcc.n	80070c8 <__cvt+0xbc>
 80070b8:	9b03      	ldr	r3, [sp, #12]
 80070ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80070bc:	1bdb      	subs	r3, r3, r7
 80070be:	4638      	mov	r0, r7
 80070c0:	6013      	str	r3, [r2, #0]
 80070c2:	b004      	add	sp, #16
 80070c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070c8:	1c59      	adds	r1, r3, #1
 80070ca:	9103      	str	r1, [sp, #12]
 80070cc:	701a      	strb	r2, [r3, #0]
 80070ce:	e7f0      	b.n	80070b2 <__cvt+0xa6>

080070d0 <__exponent>:
 80070d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80070d2:	4603      	mov	r3, r0
 80070d4:	2900      	cmp	r1, #0
 80070d6:	bfb8      	it	lt
 80070d8:	4249      	neglt	r1, r1
 80070da:	f803 2b02 	strb.w	r2, [r3], #2
 80070de:	bfb4      	ite	lt
 80070e0:	222d      	movlt	r2, #45	; 0x2d
 80070e2:	222b      	movge	r2, #43	; 0x2b
 80070e4:	2909      	cmp	r1, #9
 80070e6:	7042      	strb	r2, [r0, #1]
 80070e8:	dd2a      	ble.n	8007140 <__exponent+0x70>
 80070ea:	f10d 0407 	add.w	r4, sp, #7
 80070ee:	46a4      	mov	ip, r4
 80070f0:	270a      	movs	r7, #10
 80070f2:	46a6      	mov	lr, r4
 80070f4:	460a      	mov	r2, r1
 80070f6:	fb91 f6f7 	sdiv	r6, r1, r7
 80070fa:	fb07 1516 	mls	r5, r7, r6, r1
 80070fe:	3530      	adds	r5, #48	; 0x30
 8007100:	2a63      	cmp	r2, #99	; 0x63
 8007102:	f104 34ff 	add.w	r4, r4, #4294967295
 8007106:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800710a:	4631      	mov	r1, r6
 800710c:	dcf1      	bgt.n	80070f2 <__exponent+0x22>
 800710e:	3130      	adds	r1, #48	; 0x30
 8007110:	f1ae 0502 	sub.w	r5, lr, #2
 8007114:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007118:	1c44      	adds	r4, r0, #1
 800711a:	4629      	mov	r1, r5
 800711c:	4561      	cmp	r1, ip
 800711e:	d30a      	bcc.n	8007136 <__exponent+0x66>
 8007120:	f10d 0209 	add.w	r2, sp, #9
 8007124:	eba2 020e 	sub.w	r2, r2, lr
 8007128:	4565      	cmp	r5, ip
 800712a:	bf88      	it	hi
 800712c:	2200      	movhi	r2, #0
 800712e:	4413      	add	r3, r2
 8007130:	1a18      	subs	r0, r3, r0
 8007132:	b003      	add	sp, #12
 8007134:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007136:	f811 2b01 	ldrb.w	r2, [r1], #1
 800713a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800713e:	e7ed      	b.n	800711c <__exponent+0x4c>
 8007140:	2330      	movs	r3, #48	; 0x30
 8007142:	3130      	adds	r1, #48	; 0x30
 8007144:	7083      	strb	r3, [r0, #2]
 8007146:	70c1      	strb	r1, [r0, #3]
 8007148:	1d03      	adds	r3, r0, #4
 800714a:	e7f1      	b.n	8007130 <__exponent+0x60>

0800714c <_printf_float>:
 800714c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007150:	ed2d 8b02 	vpush	{d8}
 8007154:	b08d      	sub	sp, #52	; 0x34
 8007156:	460c      	mov	r4, r1
 8007158:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800715c:	4616      	mov	r6, r2
 800715e:	461f      	mov	r7, r3
 8007160:	4605      	mov	r5, r0
 8007162:	f002 ff35 	bl	8009fd0 <_localeconv_r>
 8007166:	f8d0 a000 	ldr.w	sl, [r0]
 800716a:	4650      	mov	r0, sl
 800716c:	f7f9 f830 	bl	80001d0 <strlen>
 8007170:	2300      	movs	r3, #0
 8007172:	930a      	str	r3, [sp, #40]	; 0x28
 8007174:	6823      	ldr	r3, [r4, #0]
 8007176:	9305      	str	r3, [sp, #20]
 8007178:	f8d8 3000 	ldr.w	r3, [r8]
 800717c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007180:	3307      	adds	r3, #7
 8007182:	f023 0307 	bic.w	r3, r3, #7
 8007186:	f103 0208 	add.w	r2, r3, #8
 800718a:	f8c8 2000 	str.w	r2, [r8]
 800718e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007192:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007196:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800719a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800719e:	9307      	str	r3, [sp, #28]
 80071a0:	f8cd 8018 	str.w	r8, [sp, #24]
 80071a4:	ee08 0a10 	vmov	s16, r0
 80071a8:	4b9f      	ldr	r3, [pc, #636]	; (8007428 <_printf_float+0x2dc>)
 80071aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80071ae:	f04f 32ff 	mov.w	r2, #4294967295
 80071b2:	f7f9 fcbb 	bl	8000b2c <__aeabi_dcmpun>
 80071b6:	bb88      	cbnz	r0, 800721c <_printf_float+0xd0>
 80071b8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80071bc:	4b9a      	ldr	r3, [pc, #616]	; (8007428 <_printf_float+0x2dc>)
 80071be:	f04f 32ff 	mov.w	r2, #4294967295
 80071c2:	f7f9 fc95 	bl	8000af0 <__aeabi_dcmple>
 80071c6:	bb48      	cbnz	r0, 800721c <_printf_float+0xd0>
 80071c8:	2200      	movs	r2, #0
 80071ca:	2300      	movs	r3, #0
 80071cc:	4640      	mov	r0, r8
 80071ce:	4649      	mov	r1, r9
 80071d0:	f7f9 fc84 	bl	8000adc <__aeabi_dcmplt>
 80071d4:	b110      	cbz	r0, 80071dc <_printf_float+0x90>
 80071d6:	232d      	movs	r3, #45	; 0x2d
 80071d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80071dc:	4b93      	ldr	r3, [pc, #588]	; (800742c <_printf_float+0x2e0>)
 80071de:	4894      	ldr	r0, [pc, #592]	; (8007430 <_printf_float+0x2e4>)
 80071e0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80071e4:	bf94      	ite	ls
 80071e6:	4698      	movls	r8, r3
 80071e8:	4680      	movhi	r8, r0
 80071ea:	2303      	movs	r3, #3
 80071ec:	6123      	str	r3, [r4, #16]
 80071ee:	9b05      	ldr	r3, [sp, #20]
 80071f0:	f023 0204 	bic.w	r2, r3, #4
 80071f4:	6022      	str	r2, [r4, #0]
 80071f6:	f04f 0900 	mov.w	r9, #0
 80071fa:	9700      	str	r7, [sp, #0]
 80071fc:	4633      	mov	r3, r6
 80071fe:	aa0b      	add	r2, sp, #44	; 0x2c
 8007200:	4621      	mov	r1, r4
 8007202:	4628      	mov	r0, r5
 8007204:	f000 f9d8 	bl	80075b8 <_printf_common>
 8007208:	3001      	adds	r0, #1
 800720a:	f040 8090 	bne.w	800732e <_printf_float+0x1e2>
 800720e:	f04f 30ff 	mov.w	r0, #4294967295
 8007212:	b00d      	add	sp, #52	; 0x34
 8007214:	ecbd 8b02 	vpop	{d8}
 8007218:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800721c:	4642      	mov	r2, r8
 800721e:	464b      	mov	r3, r9
 8007220:	4640      	mov	r0, r8
 8007222:	4649      	mov	r1, r9
 8007224:	f7f9 fc82 	bl	8000b2c <__aeabi_dcmpun>
 8007228:	b140      	cbz	r0, 800723c <_printf_float+0xf0>
 800722a:	464b      	mov	r3, r9
 800722c:	2b00      	cmp	r3, #0
 800722e:	bfbc      	itt	lt
 8007230:	232d      	movlt	r3, #45	; 0x2d
 8007232:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007236:	487f      	ldr	r0, [pc, #508]	; (8007434 <_printf_float+0x2e8>)
 8007238:	4b7f      	ldr	r3, [pc, #508]	; (8007438 <_printf_float+0x2ec>)
 800723a:	e7d1      	b.n	80071e0 <_printf_float+0x94>
 800723c:	6863      	ldr	r3, [r4, #4]
 800723e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007242:	9206      	str	r2, [sp, #24]
 8007244:	1c5a      	adds	r2, r3, #1
 8007246:	d13f      	bne.n	80072c8 <_printf_float+0x17c>
 8007248:	2306      	movs	r3, #6
 800724a:	6063      	str	r3, [r4, #4]
 800724c:	9b05      	ldr	r3, [sp, #20]
 800724e:	6861      	ldr	r1, [r4, #4]
 8007250:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007254:	2300      	movs	r3, #0
 8007256:	9303      	str	r3, [sp, #12]
 8007258:	ab0a      	add	r3, sp, #40	; 0x28
 800725a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800725e:	ab09      	add	r3, sp, #36	; 0x24
 8007260:	ec49 8b10 	vmov	d0, r8, r9
 8007264:	9300      	str	r3, [sp, #0]
 8007266:	6022      	str	r2, [r4, #0]
 8007268:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800726c:	4628      	mov	r0, r5
 800726e:	f7ff fecd 	bl	800700c <__cvt>
 8007272:	9b06      	ldr	r3, [sp, #24]
 8007274:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007276:	2b47      	cmp	r3, #71	; 0x47
 8007278:	4680      	mov	r8, r0
 800727a:	d108      	bne.n	800728e <_printf_float+0x142>
 800727c:	1cc8      	adds	r0, r1, #3
 800727e:	db02      	blt.n	8007286 <_printf_float+0x13a>
 8007280:	6863      	ldr	r3, [r4, #4]
 8007282:	4299      	cmp	r1, r3
 8007284:	dd41      	ble.n	800730a <_printf_float+0x1be>
 8007286:	f1ab 0b02 	sub.w	fp, fp, #2
 800728a:	fa5f fb8b 	uxtb.w	fp, fp
 800728e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007292:	d820      	bhi.n	80072d6 <_printf_float+0x18a>
 8007294:	3901      	subs	r1, #1
 8007296:	465a      	mov	r2, fp
 8007298:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800729c:	9109      	str	r1, [sp, #36]	; 0x24
 800729e:	f7ff ff17 	bl	80070d0 <__exponent>
 80072a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80072a4:	1813      	adds	r3, r2, r0
 80072a6:	2a01      	cmp	r2, #1
 80072a8:	4681      	mov	r9, r0
 80072aa:	6123      	str	r3, [r4, #16]
 80072ac:	dc02      	bgt.n	80072b4 <_printf_float+0x168>
 80072ae:	6822      	ldr	r2, [r4, #0]
 80072b0:	07d2      	lsls	r2, r2, #31
 80072b2:	d501      	bpl.n	80072b8 <_printf_float+0x16c>
 80072b4:	3301      	adds	r3, #1
 80072b6:	6123      	str	r3, [r4, #16]
 80072b8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d09c      	beq.n	80071fa <_printf_float+0xae>
 80072c0:	232d      	movs	r3, #45	; 0x2d
 80072c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80072c6:	e798      	b.n	80071fa <_printf_float+0xae>
 80072c8:	9a06      	ldr	r2, [sp, #24]
 80072ca:	2a47      	cmp	r2, #71	; 0x47
 80072cc:	d1be      	bne.n	800724c <_printf_float+0x100>
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d1bc      	bne.n	800724c <_printf_float+0x100>
 80072d2:	2301      	movs	r3, #1
 80072d4:	e7b9      	b.n	800724a <_printf_float+0xfe>
 80072d6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80072da:	d118      	bne.n	800730e <_printf_float+0x1c2>
 80072dc:	2900      	cmp	r1, #0
 80072de:	6863      	ldr	r3, [r4, #4]
 80072e0:	dd0b      	ble.n	80072fa <_printf_float+0x1ae>
 80072e2:	6121      	str	r1, [r4, #16]
 80072e4:	b913      	cbnz	r3, 80072ec <_printf_float+0x1a0>
 80072e6:	6822      	ldr	r2, [r4, #0]
 80072e8:	07d0      	lsls	r0, r2, #31
 80072ea:	d502      	bpl.n	80072f2 <_printf_float+0x1a6>
 80072ec:	3301      	adds	r3, #1
 80072ee:	440b      	add	r3, r1
 80072f0:	6123      	str	r3, [r4, #16]
 80072f2:	65a1      	str	r1, [r4, #88]	; 0x58
 80072f4:	f04f 0900 	mov.w	r9, #0
 80072f8:	e7de      	b.n	80072b8 <_printf_float+0x16c>
 80072fa:	b913      	cbnz	r3, 8007302 <_printf_float+0x1b6>
 80072fc:	6822      	ldr	r2, [r4, #0]
 80072fe:	07d2      	lsls	r2, r2, #31
 8007300:	d501      	bpl.n	8007306 <_printf_float+0x1ba>
 8007302:	3302      	adds	r3, #2
 8007304:	e7f4      	b.n	80072f0 <_printf_float+0x1a4>
 8007306:	2301      	movs	r3, #1
 8007308:	e7f2      	b.n	80072f0 <_printf_float+0x1a4>
 800730a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800730e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007310:	4299      	cmp	r1, r3
 8007312:	db05      	blt.n	8007320 <_printf_float+0x1d4>
 8007314:	6823      	ldr	r3, [r4, #0]
 8007316:	6121      	str	r1, [r4, #16]
 8007318:	07d8      	lsls	r0, r3, #31
 800731a:	d5ea      	bpl.n	80072f2 <_printf_float+0x1a6>
 800731c:	1c4b      	adds	r3, r1, #1
 800731e:	e7e7      	b.n	80072f0 <_printf_float+0x1a4>
 8007320:	2900      	cmp	r1, #0
 8007322:	bfd4      	ite	le
 8007324:	f1c1 0202 	rsble	r2, r1, #2
 8007328:	2201      	movgt	r2, #1
 800732a:	4413      	add	r3, r2
 800732c:	e7e0      	b.n	80072f0 <_printf_float+0x1a4>
 800732e:	6823      	ldr	r3, [r4, #0]
 8007330:	055a      	lsls	r2, r3, #21
 8007332:	d407      	bmi.n	8007344 <_printf_float+0x1f8>
 8007334:	6923      	ldr	r3, [r4, #16]
 8007336:	4642      	mov	r2, r8
 8007338:	4631      	mov	r1, r6
 800733a:	4628      	mov	r0, r5
 800733c:	47b8      	blx	r7
 800733e:	3001      	adds	r0, #1
 8007340:	d12c      	bne.n	800739c <_printf_float+0x250>
 8007342:	e764      	b.n	800720e <_printf_float+0xc2>
 8007344:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007348:	f240 80e0 	bls.w	800750c <_printf_float+0x3c0>
 800734c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007350:	2200      	movs	r2, #0
 8007352:	2300      	movs	r3, #0
 8007354:	f7f9 fbb8 	bl	8000ac8 <__aeabi_dcmpeq>
 8007358:	2800      	cmp	r0, #0
 800735a:	d034      	beq.n	80073c6 <_printf_float+0x27a>
 800735c:	4a37      	ldr	r2, [pc, #220]	; (800743c <_printf_float+0x2f0>)
 800735e:	2301      	movs	r3, #1
 8007360:	4631      	mov	r1, r6
 8007362:	4628      	mov	r0, r5
 8007364:	47b8      	blx	r7
 8007366:	3001      	adds	r0, #1
 8007368:	f43f af51 	beq.w	800720e <_printf_float+0xc2>
 800736c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007370:	429a      	cmp	r2, r3
 8007372:	db02      	blt.n	800737a <_printf_float+0x22e>
 8007374:	6823      	ldr	r3, [r4, #0]
 8007376:	07d8      	lsls	r0, r3, #31
 8007378:	d510      	bpl.n	800739c <_printf_float+0x250>
 800737a:	ee18 3a10 	vmov	r3, s16
 800737e:	4652      	mov	r2, sl
 8007380:	4631      	mov	r1, r6
 8007382:	4628      	mov	r0, r5
 8007384:	47b8      	blx	r7
 8007386:	3001      	adds	r0, #1
 8007388:	f43f af41 	beq.w	800720e <_printf_float+0xc2>
 800738c:	f04f 0800 	mov.w	r8, #0
 8007390:	f104 091a 	add.w	r9, r4, #26
 8007394:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007396:	3b01      	subs	r3, #1
 8007398:	4543      	cmp	r3, r8
 800739a:	dc09      	bgt.n	80073b0 <_printf_float+0x264>
 800739c:	6823      	ldr	r3, [r4, #0]
 800739e:	079b      	lsls	r3, r3, #30
 80073a0:	f100 8105 	bmi.w	80075ae <_printf_float+0x462>
 80073a4:	68e0      	ldr	r0, [r4, #12]
 80073a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073a8:	4298      	cmp	r0, r3
 80073aa:	bfb8      	it	lt
 80073ac:	4618      	movlt	r0, r3
 80073ae:	e730      	b.n	8007212 <_printf_float+0xc6>
 80073b0:	2301      	movs	r3, #1
 80073b2:	464a      	mov	r2, r9
 80073b4:	4631      	mov	r1, r6
 80073b6:	4628      	mov	r0, r5
 80073b8:	47b8      	blx	r7
 80073ba:	3001      	adds	r0, #1
 80073bc:	f43f af27 	beq.w	800720e <_printf_float+0xc2>
 80073c0:	f108 0801 	add.w	r8, r8, #1
 80073c4:	e7e6      	b.n	8007394 <_printf_float+0x248>
 80073c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	dc39      	bgt.n	8007440 <_printf_float+0x2f4>
 80073cc:	4a1b      	ldr	r2, [pc, #108]	; (800743c <_printf_float+0x2f0>)
 80073ce:	2301      	movs	r3, #1
 80073d0:	4631      	mov	r1, r6
 80073d2:	4628      	mov	r0, r5
 80073d4:	47b8      	blx	r7
 80073d6:	3001      	adds	r0, #1
 80073d8:	f43f af19 	beq.w	800720e <_printf_float+0xc2>
 80073dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80073e0:	4313      	orrs	r3, r2
 80073e2:	d102      	bne.n	80073ea <_printf_float+0x29e>
 80073e4:	6823      	ldr	r3, [r4, #0]
 80073e6:	07d9      	lsls	r1, r3, #31
 80073e8:	d5d8      	bpl.n	800739c <_printf_float+0x250>
 80073ea:	ee18 3a10 	vmov	r3, s16
 80073ee:	4652      	mov	r2, sl
 80073f0:	4631      	mov	r1, r6
 80073f2:	4628      	mov	r0, r5
 80073f4:	47b8      	blx	r7
 80073f6:	3001      	adds	r0, #1
 80073f8:	f43f af09 	beq.w	800720e <_printf_float+0xc2>
 80073fc:	f04f 0900 	mov.w	r9, #0
 8007400:	f104 0a1a 	add.w	sl, r4, #26
 8007404:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007406:	425b      	negs	r3, r3
 8007408:	454b      	cmp	r3, r9
 800740a:	dc01      	bgt.n	8007410 <_printf_float+0x2c4>
 800740c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800740e:	e792      	b.n	8007336 <_printf_float+0x1ea>
 8007410:	2301      	movs	r3, #1
 8007412:	4652      	mov	r2, sl
 8007414:	4631      	mov	r1, r6
 8007416:	4628      	mov	r0, r5
 8007418:	47b8      	blx	r7
 800741a:	3001      	adds	r0, #1
 800741c:	f43f aef7 	beq.w	800720e <_printf_float+0xc2>
 8007420:	f109 0901 	add.w	r9, r9, #1
 8007424:	e7ee      	b.n	8007404 <_printf_float+0x2b8>
 8007426:	bf00      	nop
 8007428:	7fefffff 	.word	0x7fefffff
 800742c:	0800d220 	.word	0x0800d220
 8007430:	0800d224 	.word	0x0800d224
 8007434:	0800d22c 	.word	0x0800d22c
 8007438:	0800d228 	.word	0x0800d228
 800743c:	0800d230 	.word	0x0800d230
 8007440:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007442:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007444:	429a      	cmp	r2, r3
 8007446:	bfa8      	it	ge
 8007448:	461a      	movge	r2, r3
 800744a:	2a00      	cmp	r2, #0
 800744c:	4691      	mov	r9, r2
 800744e:	dc37      	bgt.n	80074c0 <_printf_float+0x374>
 8007450:	f04f 0b00 	mov.w	fp, #0
 8007454:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007458:	f104 021a 	add.w	r2, r4, #26
 800745c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800745e:	9305      	str	r3, [sp, #20]
 8007460:	eba3 0309 	sub.w	r3, r3, r9
 8007464:	455b      	cmp	r3, fp
 8007466:	dc33      	bgt.n	80074d0 <_printf_float+0x384>
 8007468:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800746c:	429a      	cmp	r2, r3
 800746e:	db3b      	blt.n	80074e8 <_printf_float+0x39c>
 8007470:	6823      	ldr	r3, [r4, #0]
 8007472:	07da      	lsls	r2, r3, #31
 8007474:	d438      	bmi.n	80074e8 <_printf_float+0x39c>
 8007476:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007478:	9a05      	ldr	r2, [sp, #20]
 800747a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800747c:	1a9a      	subs	r2, r3, r2
 800747e:	eba3 0901 	sub.w	r9, r3, r1
 8007482:	4591      	cmp	r9, r2
 8007484:	bfa8      	it	ge
 8007486:	4691      	movge	r9, r2
 8007488:	f1b9 0f00 	cmp.w	r9, #0
 800748c:	dc35      	bgt.n	80074fa <_printf_float+0x3ae>
 800748e:	f04f 0800 	mov.w	r8, #0
 8007492:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007496:	f104 0a1a 	add.w	sl, r4, #26
 800749a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800749e:	1a9b      	subs	r3, r3, r2
 80074a0:	eba3 0309 	sub.w	r3, r3, r9
 80074a4:	4543      	cmp	r3, r8
 80074a6:	f77f af79 	ble.w	800739c <_printf_float+0x250>
 80074aa:	2301      	movs	r3, #1
 80074ac:	4652      	mov	r2, sl
 80074ae:	4631      	mov	r1, r6
 80074b0:	4628      	mov	r0, r5
 80074b2:	47b8      	blx	r7
 80074b4:	3001      	adds	r0, #1
 80074b6:	f43f aeaa 	beq.w	800720e <_printf_float+0xc2>
 80074ba:	f108 0801 	add.w	r8, r8, #1
 80074be:	e7ec      	b.n	800749a <_printf_float+0x34e>
 80074c0:	4613      	mov	r3, r2
 80074c2:	4631      	mov	r1, r6
 80074c4:	4642      	mov	r2, r8
 80074c6:	4628      	mov	r0, r5
 80074c8:	47b8      	blx	r7
 80074ca:	3001      	adds	r0, #1
 80074cc:	d1c0      	bne.n	8007450 <_printf_float+0x304>
 80074ce:	e69e      	b.n	800720e <_printf_float+0xc2>
 80074d0:	2301      	movs	r3, #1
 80074d2:	4631      	mov	r1, r6
 80074d4:	4628      	mov	r0, r5
 80074d6:	9205      	str	r2, [sp, #20]
 80074d8:	47b8      	blx	r7
 80074da:	3001      	adds	r0, #1
 80074dc:	f43f ae97 	beq.w	800720e <_printf_float+0xc2>
 80074e0:	9a05      	ldr	r2, [sp, #20]
 80074e2:	f10b 0b01 	add.w	fp, fp, #1
 80074e6:	e7b9      	b.n	800745c <_printf_float+0x310>
 80074e8:	ee18 3a10 	vmov	r3, s16
 80074ec:	4652      	mov	r2, sl
 80074ee:	4631      	mov	r1, r6
 80074f0:	4628      	mov	r0, r5
 80074f2:	47b8      	blx	r7
 80074f4:	3001      	adds	r0, #1
 80074f6:	d1be      	bne.n	8007476 <_printf_float+0x32a>
 80074f8:	e689      	b.n	800720e <_printf_float+0xc2>
 80074fa:	9a05      	ldr	r2, [sp, #20]
 80074fc:	464b      	mov	r3, r9
 80074fe:	4442      	add	r2, r8
 8007500:	4631      	mov	r1, r6
 8007502:	4628      	mov	r0, r5
 8007504:	47b8      	blx	r7
 8007506:	3001      	adds	r0, #1
 8007508:	d1c1      	bne.n	800748e <_printf_float+0x342>
 800750a:	e680      	b.n	800720e <_printf_float+0xc2>
 800750c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800750e:	2a01      	cmp	r2, #1
 8007510:	dc01      	bgt.n	8007516 <_printf_float+0x3ca>
 8007512:	07db      	lsls	r3, r3, #31
 8007514:	d538      	bpl.n	8007588 <_printf_float+0x43c>
 8007516:	2301      	movs	r3, #1
 8007518:	4642      	mov	r2, r8
 800751a:	4631      	mov	r1, r6
 800751c:	4628      	mov	r0, r5
 800751e:	47b8      	blx	r7
 8007520:	3001      	adds	r0, #1
 8007522:	f43f ae74 	beq.w	800720e <_printf_float+0xc2>
 8007526:	ee18 3a10 	vmov	r3, s16
 800752a:	4652      	mov	r2, sl
 800752c:	4631      	mov	r1, r6
 800752e:	4628      	mov	r0, r5
 8007530:	47b8      	blx	r7
 8007532:	3001      	adds	r0, #1
 8007534:	f43f ae6b 	beq.w	800720e <_printf_float+0xc2>
 8007538:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800753c:	2200      	movs	r2, #0
 800753e:	2300      	movs	r3, #0
 8007540:	f7f9 fac2 	bl	8000ac8 <__aeabi_dcmpeq>
 8007544:	b9d8      	cbnz	r0, 800757e <_printf_float+0x432>
 8007546:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007548:	f108 0201 	add.w	r2, r8, #1
 800754c:	3b01      	subs	r3, #1
 800754e:	4631      	mov	r1, r6
 8007550:	4628      	mov	r0, r5
 8007552:	47b8      	blx	r7
 8007554:	3001      	adds	r0, #1
 8007556:	d10e      	bne.n	8007576 <_printf_float+0x42a>
 8007558:	e659      	b.n	800720e <_printf_float+0xc2>
 800755a:	2301      	movs	r3, #1
 800755c:	4652      	mov	r2, sl
 800755e:	4631      	mov	r1, r6
 8007560:	4628      	mov	r0, r5
 8007562:	47b8      	blx	r7
 8007564:	3001      	adds	r0, #1
 8007566:	f43f ae52 	beq.w	800720e <_printf_float+0xc2>
 800756a:	f108 0801 	add.w	r8, r8, #1
 800756e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007570:	3b01      	subs	r3, #1
 8007572:	4543      	cmp	r3, r8
 8007574:	dcf1      	bgt.n	800755a <_printf_float+0x40e>
 8007576:	464b      	mov	r3, r9
 8007578:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800757c:	e6dc      	b.n	8007338 <_printf_float+0x1ec>
 800757e:	f04f 0800 	mov.w	r8, #0
 8007582:	f104 0a1a 	add.w	sl, r4, #26
 8007586:	e7f2      	b.n	800756e <_printf_float+0x422>
 8007588:	2301      	movs	r3, #1
 800758a:	4642      	mov	r2, r8
 800758c:	e7df      	b.n	800754e <_printf_float+0x402>
 800758e:	2301      	movs	r3, #1
 8007590:	464a      	mov	r2, r9
 8007592:	4631      	mov	r1, r6
 8007594:	4628      	mov	r0, r5
 8007596:	47b8      	blx	r7
 8007598:	3001      	adds	r0, #1
 800759a:	f43f ae38 	beq.w	800720e <_printf_float+0xc2>
 800759e:	f108 0801 	add.w	r8, r8, #1
 80075a2:	68e3      	ldr	r3, [r4, #12]
 80075a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80075a6:	1a5b      	subs	r3, r3, r1
 80075a8:	4543      	cmp	r3, r8
 80075aa:	dcf0      	bgt.n	800758e <_printf_float+0x442>
 80075ac:	e6fa      	b.n	80073a4 <_printf_float+0x258>
 80075ae:	f04f 0800 	mov.w	r8, #0
 80075b2:	f104 0919 	add.w	r9, r4, #25
 80075b6:	e7f4      	b.n	80075a2 <_printf_float+0x456>

080075b8 <_printf_common>:
 80075b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075bc:	4616      	mov	r6, r2
 80075be:	4699      	mov	r9, r3
 80075c0:	688a      	ldr	r2, [r1, #8]
 80075c2:	690b      	ldr	r3, [r1, #16]
 80075c4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80075c8:	4293      	cmp	r3, r2
 80075ca:	bfb8      	it	lt
 80075cc:	4613      	movlt	r3, r2
 80075ce:	6033      	str	r3, [r6, #0]
 80075d0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80075d4:	4607      	mov	r7, r0
 80075d6:	460c      	mov	r4, r1
 80075d8:	b10a      	cbz	r2, 80075de <_printf_common+0x26>
 80075da:	3301      	adds	r3, #1
 80075dc:	6033      	str	r3, [r6, #0]
 80075de:	6823      	ldr	r3, [r4, #0]
 80075e0:	0699      	lsls	r1, r3, #26
 80075e2:	bf42      	ittt	mi
 80075e4:	6833      	ldrmi	r3, [r6, #0]
 80075e6:	3302      	addmi	r3, #2
 80075e8:	6033      	strmi	r3, [r6, #0]
 80075ea:	6825      	ldr	r5, [r4, #0]
 80075ec:	f015 0506 	ands.w	r5, r5, #6
 80075f0:	d106      	bne.n	8007600 <_printf_common+0x48>
 80075f2:	f104 0a19 	add.w	sl, r4, #25
 80075f6:	68e3      	ldr	r3, [r4, #12]
 80075f8:	6832      	ldr	r2, [r6, #0]
 80075fa:	1a9b      	subs	r3, r3, r2
 80075fc:	42ab      	cmp	r3, r5
 80075fe:	dc26      	bgt.n	800764e <_printf_common+0x96>
 8007600:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007604:	1e13      	subs	r3, r2, #0
 8007606:	6822      	ldr	r2, [r4, #0]
 8007608:	bf18      	it	ne
 800760a:	2301      	movne	r3, #1
 800760c:	0692      	lsls	r2, r2, #26
 800760e:	d42b      	bmi.n	8007668 <_printf_common+0xb0>
 8007610:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007614:	4649      	mov	r1, r9
 8007616:	4638      	mov	r0, r7
 8007618:	47c0      	blx	r8
 800761a:	3001      	adds	r0, #1
 800761c:	d01e      	beq.n	800765c <_printf_common+0xa4>
 800761e:	6823      	ldr	r3, [r4, #0]
 8007620:	68e5      	ldr	r5, [r4, #12]
 8007622:	6832      	ldr	r2, [r6, #0]
 8007624:	f003 0306 	and.w	r3, r3, #6
 8007628:	2b04      	cmp	r3, #4
 800762a:	bf08      	it	eq
 800762c:	1aad      	subeq	r5, r5, r2
 800762e:	68a3      	ldr	r3, [r4, #8]
 8007630:	6922      	ldr	r2, [r4, #16]
 8007632:	bf0c      	ite	eq
 8007634:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007638:	2500      	movne	r5, #0
 800763a:	4293      	cmp	r3, r2
 800763c:	bfc4      	itt	gt
 800763e:	1a9b      	subgt	r3, r3, r2
 8007640:	18ed      	addgt	r5, r5, r3
 8007642:	2600      	movs	r6, #0
 8007644:	341a      	adds	r4, #26
 8007646:	42b5      	cmp	r5, r6
 8007648:	d11a      	bne.n	8007680 <_printf_common+0xc8>
 800764a:	2000      	movs	r0, #0
 800764c:	e008      	b.n	8007660 <_printf_common+0xa8>
 800764e:	2301      	movs	r3, #1
 8007650:	4652      	mov	r2, sl
 8007652:	4649      	mov	r1, r9
 8007654:	4638      	mov	r0, r7
 8007656:	47c0      	blx	r8
 8007658:	3001      	adds	r0, #1
 800765a:	d103      	bne.n	8007664 <_printf_common+0xac>
 800765c:	f04f 30ff 	mov.w	r0, #4294967295
 8007660:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007664:	3501      	adds	r5, #1
 8007666:	e7c6      	b.n	80075f6 <_printf_common+0x3e>
 8007668:	18e1      	adds	r1, r4, r3
 800766a:	1c5a      	adds	r2, r3, #1
 800766c:	2030      	movs	r0, #48	; 0x30
 800766e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007672:	4422      	add	r2, r4
 8007674:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007678:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800767c:	3302      	adds	r3, #2
 800767e:	e7c7      	b.n	8007610 <_printf_common+0x58>
 8007680:	2301      	movs	r3, #1
 8007682:	4622      	mov	r2, r4
 8007684:	4649      	mov	r1, r9
 8007686:	4638      	mov	r0, r7
 8007688:	47c0      	blx	r8
 800768a:	3001      	adds	r0, #1
 800768c:	d0e6      	beq.n	800765c <_printf_common+0xa4>
 800768e:	3601      	adds	r6, #1
 8007690:	e7d9      	b.n	8007646 <_printf_common+0x8e>
	...

08007694 <_printf_i>:
 8007694:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007698:	7e0f      	ldrb	r7, [r1, #24]
 800769a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800769c:	2f78      	cmp	r7, #120	; 0x78
 800769e:	4691      	mov	r9, r2
 80076a0:	4680      	mov	r8, r0
 80076a2:	460c      	mov	r4, r1
 80076a4:	469a      	mov	sl, r3
 80076a6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80076aa:	d807      	bhi.n	80076bc <_printf_i+0x28>
 80076ac:	2f62      	cmp	r7, #98	; 0x62
 80076ae:	d80a      	bhi.n	80076c6 <_printf_i+0x32>
 80076b0:	2f00      	cmp	r7, #0
 80076b2:	f000 80d8 	beq.w	8007866 <_printf_i+0x1d2>
 80076b6:	2f58      	cmp	r7, #88	; 0x58
 80076b8:	f000 80a3 	beq.w	8007802 <_printf_i+0x16e>
 80076bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80076c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80076c4:	e03a      	b.n	800773c <_printf_i+0xa8>
 80076c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80076ca:	2b15      	cmp	r3, #21
 80076cc:	d8f6      	bhi.n	80076bc <_printf_i+0x28>
 80076ce:	a101      	add	r1, pc, #4	; (adr r1, 80076d4 <_printf_i+0x40>)
 80076d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80076d4:	0800772d 	.word	0x0800772d
 80076d8:	08007741 	.word	0x08007741
 80076dc:	080076bd 	.word	0x080076bd
 80076e0:	080076bd 	.word	0x080076bd
 80076e4:	080076bd 	.word	0x080076bd
 80076e8:	080076bd 	.word	0x080076bd
 80076ec:	08007741 	.word	0x08007741
 80076f0:	080076bd 	.word	0x080076bd
 80076f4:	080076bd 	.word	0x080076bd
 80076f8:	080076bd 	.word	0x080076bd
 80076fc:	080076bd 	.word	0x080076bd
 8007700:	0800784d 	.word	0x0800784d
 8007704:	08007771 	.word	0x08007771
 8007708:	0800782f 	.word	0x0800782f
 800770c:	080076bd 	.word	0x080076bd
 8007710:	080076bd 	.word	0x080076bd
 8007714:	0800786f 	.word	0x0800786f
 8007718:	080076bd 	.word	0x080076bd
 800771c:	08007771 	.word	0x08007771
 8007720:	080076bd 	.word	0x080076bd
 8007724:	080076bd 	.word	0x080076bd
 8007728:	08007837 	.word	0x08007837
 800772c:	682b      	ldr	r3, [r5, #0]
 800772e:	1d1a      	adds	r2, r3, #4
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	602a      	str	r2, [r5, #0]
 8007734:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007738:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800773c:	2301      	movs	r3, #1
 800773e:	e0a3      	b.n	8007888 <_printf_i+0x1f4>
 8007740:	6820      	ldr	r0, [r4, #0]
 8007742:	6829      	ldr	r1, [r5, #0]
 8007744:	0606      	lsls	r6, r0, #24
 8007746:	f101 0304 	add.w	r3, r1, #4
 800774a:	d50a      	bpl.n	8007762 <_printf_i+0xce>
 800774c:	680e      	ldr	r6, [r1, #0]
 800774e:	602b      	str	r3, [r5, #0]
 8007750:	2e00      	cmp	r6, #0
 8007752:	da03      	bge.n	800775c <_printf_i+0xc8>
 8007754:	232d      	movs	r3, #45	; 0x2d
 8007756:	4276      	negs	r6, r6
 8007758:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800775c:	485e      	ldr	r0, [pc, #376]	; (80078d8 <_printf_i+0x244>)
 800775e:	230a      	movs	r3, #10
 8007760:	e019      	b.n	8007796 <_printf_i+0x102>
 8007762:	680e      	ldr	r6, [r1, #0]
 8007764:	602b      	str	r3, [r5, #0]
 8007766:	f010 0f40 	tst.w	r0, #64	; 0x40
 800776a:	bf18      	it	ne
 800776c:	b236      	sxthne	r6, r6
 800776e:	e7ef      	b.n	8007750 <_printf_i+0xbc>
 8007770:	682b      	ldr	r3, [r5, #0]
 8007772:	6820      	ldr	r0, [r4, #0]
 8007774:	1d19      	adds	r1, r3, #4
 8007776:	6029      	str	r1, [r5, #0]
 8007778:	0601      	lsls	r1, r0, #24
 800777a:	d501      	bpl.n	8007780 <_printf_i+0xec>
 800777c:	681e      	ldr	r6, [r3, #0]
 800777e:	e002      	b.n	8007786 <_printf_i+0xf2>
 8007780:	0646      	lsls	r6, r0, #25
 8007782:	d5fb      	bpl.n	800777c <_printf_i+0xe8>
 8007784:	881e      	ldrh	r6, [r3, #0]
 8007786:	4854      	ldr	r0, [pc, #336]	; (80078d8 <_printf_i+0x244>)
 8007788:	2f6f      	cmp	r7, #111	; 0x6f
 800778a:	bf0c      	ite	eq
 800778c:	2308      	moveq	r3, #8
 800778e:	230a      	movne	r3, #10
 8007790:	2100      	movs	r1, #0
 8007792:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007796:	6865      	ldr	r5, [r4, #4]
 8007798:	60a5      	str	r5, [r4, #8]
 800779a:	2d00      	cmp	r5, #0
 800779c:	bfa2      	ittt	ge
 800779e:	6821      	ldrge	r1, [r4, #0]
 80077a0:	f021 0104 	bicge.w	r1, r1, #4
 80077a4:	6021      	strge	r1, [r4, #0]
 80077a6:	b90e      	cbnz	r6, 80077ac <_printf_i+0x118>
 80077a8:	2d00      	cmp	r5, #0
 80077aa:	d04d      	beq.n	8007848 <_printf_i+0x1b4>
 80077ac:	4615      	mov	r5, r2
 80077ae:	fbb6 f1f3 	udiv	r1, r6, r3
 80077b2:	fb03 6711 	mls	r7, r3, r1, r6
 80077b6:	5dc7      	ldrb	r7, [r0, r7]
 80077b8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80077bc:	4637      	mov	r7, r6
 80077be:	42bb      	cmp	r3, r7
 80077c0:	460e      	mov	r6, r1
 80077c2:	d9f4      	bls.n	80077ae <_printf_i+0x11a>
 80077c4:	2b08      	cmp	r3, #8
 80077c6:	d10b      	bne.n	80077e0 <_printf_i+0x14c>
 80077c8:	6823      	ldr	r3, [r4, #0]
 80077ca:	07de      	lsls	r6, r3, #31
 80077cc:	d508      	bpl.n	80077e0 <_printf_i+0x14c>
 80077ce:	6923      	ldr	r3, [r4, #16]
 80077d0:	6861      	ldr	r1, [r4, #4]
 80077d2:	4299      	cmp	r1, r3
 80077d4:	bfde      	ittt	le
 80077d6:	2330      	movle	r3, #48	; 0x30
 80077d8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80077dc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80077e0:	1b52      	subs	r2, r2, r5
 80077e2:	6122      	str	r2, [r4, #16]
 80077e4:	f8cd a000 	str.w	sl, [sp]
 80077e8:	464b      	mov	r3, r9
 80077ea:	aa03      	add	r2, sp, #12
 80077ec:	4621      	mov	r1, r4
 80077ee:	4640      	mov	r0, r8
 80077f0:	f7ff fee2 	bl	80075b8 <_printf_common>
 80077f4:	3001      	adds	r0, #1
 80077f6:	d14c      	bne.n	8007892 <_printf_i+0x1fe>
 80077f8:	f04f 30ff 	mov.w	r0, #4294967295
 80077fc:	b004      	add	sp, #16
 80077fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007802:	4835      	ldr	r0, [pc, #212]	; (80078d8 <_printf_i+0x244>)
 8007804:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007808:	6829      	ldr	r1, [r5, #0]
 800780a:	6823      	ldr	r3, [r4, #0]
 800780c:	f851 6b04 	ldr.w	r6, [r1], #4
 8007810:	6029      	str	r1, [r5, #0]
 8007812:	061d      	lsls	r5, r3, #24
 8007814:	d514      	bpl.n	8007840 <_printf_i+0x1ac>
 8007816:	07df      	lsls	r7, r3, #31
 8007818:	bf44      	itt	mi
 800781a:	f043 0320 	orrmi.w	r3, r3, #32
 800781e:	6023      	strmi	r3, [r4, #0]
 8007820:	b91e      	cbnz	r6, 800782a <_printf_i+0x196>
 8007822:	6823      	ldr	r3, [r4, #0]
 8007824:	f023 0320 	bic.w	r3, r3, #32
 8007828:	6023      	str	r3, [r4, #0]
 800782a:	2310      	movs	r3, #16
 800782c:	e7b0      	b.n	8007790 <_printf_i+0xfc>
 800782e:	6823      	ldr	r3, [r4, #0]
 8007830:	f043 0320 	orr.w	r3, r3, #32
 8007834:	6023      	str	r3, [r4, #0]
 8007836:	2378      	movs	r3, #120	; 0x78
 8007838:	4828      	ldr	r0, [pc, #160]	; (80078dc <_printf_i+0x248>)
 800783a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800783e:	e7e3      	b.n	8007808 <_printf_i+0x174>
 8007840:	0659      	lsls	r1, r3, #25
 8007842:	bf48      	it	mi
 8007844:	b2b6      	uxthmi	r6, r6
 8007846:	e7e6      	b.n	8007816 <_printf_i+0x182>
 8007848:	4615      	mov	r5, r2
 800784a:	e7bb      	b.n	80077c4 <_printf_i+0x130>
 800784c:	682b      	ldr	r3, [r5, #0]
 800784e:	6826      	ldr	r6, [r4, #0]
 8007850:	6961      	ldr	r1, [r4, #20]
 8007852:	1d18      	adds	r0, r3, #4
 8007854:	6028      	str	r0, [r5, #0]
 8007856:	0635      	lsls	r5, r6, #24
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	d501      	bpl.n	8007860 <_printf_i+0x1cc>
 800785c:	6019      	str	r1, [r3, #0]
 800785e:	e002      	b.n	8007866 <_printf_i+0x1d2>
 8007860:	0670      	lsls	r0, r6, #25
 8007862:	d5fb      	bpl.n	800785c <_printf_i+0x1c8>
 8007864:	8019      	strh	r1, [r3, #0]
 8007866:	2300      	movs	r3, #0
 8007868:	6123      	str	r3, [r4, #16]
 800786a:	4615      	mov	r5, r2
 800786c:	e7ba      	b.n	80077e4 <_printf_i+0x150>
 800786e:	682b      	ldr	r3, [r5, #0]
 8007870:	1d1a      	adds	r2, r3, #4
 8007872:	602a      	str	r2, [r5, #0]
 8007874:	681d      	ldr	r5, [r3, #0]
 8007876:	6862      	ldr	r2, [r4, #4]
 8007878:	2100      	movs	r1, #0
 800787a:	4628      	mov	r0, r5
 800787c:	f7f8 fcb0 	bl	80001e0 <memchr>
 8007880:	b108      	cbz	r0, 8007886 <_printf_i+0x1f2>
 8007882:	1b40      	subs	r0, r0, r5
 8007884:	6060      	str	r0, [r4, #4]
 8007886:	6863      	ldr	r3, [r4, #4]
 8007888:	6123      	str	r3, [r4, #16]
 800788a:	2300      	movs	r3, #0
 800788c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007890:	e7a8      	b.n	80077e4 <_printf_i+0x150>
 8007892:	6923      	ldr	r3, [r4, #16]
 8007894:	462a      	mov	r2, r5
 8007896:	4649      	mov	r1, r9
 8007898:	4640      	mov	r0, r8
 800789a:	47d0      	blx	sl
 800789c:	3001      	adds	r0, #1
 800789e:	d0ab      	beq.n	80077f8 <_printf_i+0x164>
 80078a0:	6823      	ldr	r3, [r4, #0]
 80078a2:	079b      	lsls	r3, r3, #30
 80078a4:	d413      	bmi.n	80078ce <_printf_i+0x23a>
 80078a6:	68e0      	ldr	r0, [r4, #12]
 80078a8:	9b03      	ldr	r3, [sp, #12]
 80078aa:	4298      	cmp	r0, r3
 80078ac:	bfb8      	it	lt
 80078ae:	4618      	movlt	r0, r3
 80078b0:	e7a4      	b.n	80077fc <_printf_i+0x168>
 80078b2:	2301      	movs	r3, #1
 80078b4:	4632      	mov	r2, r6
 80078b6:	4649      	mov	r1, r9
 80078b8:	4640      	mov	r0, r8
 80078ba:	47d0      	blx	sl
 80078bc:	3001      	adds	r0, #1
 80078be:	d09b      	beq.n	80077f8 <_printf_i+0x164>
 80078c0:	3501      	adds	r5, #1
 80078c2:	68e3      	ldr	r3, [r4, #12]
 80078c4:	9903      	ldr	r1, [sp, #12]
 80078c6:	1a5b      	subs	r3, r3, r1
 80078c8:	42ab      	cmp	r3, r5
 80078ca:	dcf2      	bgt.n	80078b2 <_printf_i+0x21e>
 80078cc:	e7eb      	b.n	80078a6 <_printf_i+0x212>
 80078ce:	2500      	movs	r5, #0
 80078d0:	f104 0619 	add.w	r6, r4, #25
 80078d4:	e7f5      	b.n	80078c2 <_printf_i+0x22e>
 80078d6:	bf00      	nop
 80078d8:	0800d232 	.word	0x0800d232
 80078dc:	0800d243 	.word	0x0800d243

080078e0 <_scanf_float>:
 80078e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078e4:	b087      	sub	sp, #28
 80078e6:	4617      	mov	r7, r2
 80078e8:	9303      	str	r3, [sp, #12]
 80078ea:	688b      	ldr	r3, [r1, #8]
 80078ec:	1e5a      	subs	r2, r3, #1
 80078ee:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80078f2:	bf83      	ittte	hi
 80078f4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80078f8:	195b      	addhi	r3, r3, r5
 80078fa:	9302      	strhi	r3, [sp, #8]
 80078fc:	2300      	movls	r3, #0
 80078fe:	bf86      	itte	hi
 8007900:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007904:	608b      	strhi	r3, [r1, #8]
 8007906:	9302      	strls	r3, [sp, #8]
 8007908:	680b      	ldr	r3, [r1, #0]
 800790a:	468b      	mov	fp, r1
 800790c:	2500      	movs	r5, #0
 800790e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8007912:	f84b 3b1c 	str.w	r3, [fp], #28
 8007916:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800791a:	4680      	mov	r8, r0
 800791c:	460c      	mov	r4, r1
 800791e:	465e      	mov	r6, fp
 8007920:	46aa      	mov	sl, r5
 8007922:	46a9      	mov	r9, r5
 8007924:	9501      	str	r5, [sp, #4]
 8007926:	68a2      	ldr	r2, [r4, #8]
 8007928:	b152      	cbz	r2, 8007940 <_scanf_float+0x60>
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	781b      	ldrb	r3, [r3, #0]
 800792e:	2b4e      	cmp	r3, #78	; 0x4e
 8007930:	d864      	bhi.n	80079fc <_scanf_float+0x11c>
 8007932:	2b40      	cmp	r3, #64	; 0x40
 8007934:	d83c      	bhi.n	80079b0 <_scanf_float+0xd0>
 8007936:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800793a:	b2c8      	uxtb	r0, r1
 800793c:	280e      	cmp	r0, #14
 800793e:	d93a      	bls.n	80079b6 <_scanf_float+0xd6>
 8007940:	f1b9 0f00 	cmp.w	r9, #0
 8007944:	d003      	beq.n	800794e <_scanf_float+0x6e>
 8007946:	6823      	ldr	r3, [r4, #0]
 8007948:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800794c:	6023      	str	r3, [r4, #0]
 800794e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007952:	f1ba 0f01 	cmp.w	sl, #1
 8007956:	f200 8113 	bhi.w	8007b80 <_scanf_float+0x2a0>
 800795a:	455e      	cmp	r6, fp
 800795c:	f200 8105 	bhi.w	8007b6a <_scanf_float+0x28a>
 8007960:	2501      	movs	r5, #1
 8007962:	4628      	mov	r0, r5
 8007964:	b007      	add	sp, #28
 8007966:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800796a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800796e:	2a0d      	cmp	r2, #13
 8007970:	d8e6      	bhi.n	8007940 <_scanf_float+0x60>
 8007972:	a101      	add	r1, pc, #4	; (adr r1, 8007978 <_scanf_float+0x98>)
 8007974:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007978:	08007ab7 	.word	0x08007ab7
 800797c:	08007941 	.word	0x08007941
 8007980:	08007941 	.word	0x08007941
 8007984:	08007941 	.word	0x08007941
 8007988:	08007b17 	.word	0x08007b17
 800798c:	08007aef 	.word	0x08007aef
 8007990:	08007941 	.word	0x08007941
 8007994:	08007941 	.word	0x08007941
 8007998:	08007ac5 	.word	0x08007ac5
 800799c:	08007941 	.word	0x08007941
 80079a0:	08007941 	.word	0x08007941
 80079a4:	08007941 	.word	0x08007941
 80079a8:	08007941 	.word	0x08007941
 80079ac:	08007a7d 	.word	0x08007a7d
 80079b0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80079b4:	e7db      	b.n	800796e <_scanf_float+0x8e>
 80079b6:	290e      	cmp	r1, #14
 80079b8:	d8c2      	bhi.n	8007940 <_scanf_float+0x60>
 80079ba:	a001      	add	r0, pc, #4	; (adr r0, 80079c0 <_scanf_float+0xe0>)
 80079bc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80079c0:	08007a6f 	.word	0x08007a6f
 80079c4:	08007941 	.word	0x08007941
 80079c8:	08007a6f 	.word	0x08007a6f
 80079cc:	08007b03 	.word	0x08007b03
 80079d0:	08007941 	.word	0x08007941
 80079d4:	08007a1d 	.word	0x08007a1d
 80079d8:	08007a59 	.word	0x08007a59
 80079dc:	08007a59 	.word	0x08007a59
 80079e0:	08007a59 	.word	0x08007a59
 80079e4:	08007a59 	.word	0x08007a59
 80079e8:	08007a59 	.word	0x08007a59
 80079ec:	08007a59 	.word	0x08007a59
 80079f0:	08007a59 	.word	0x08007a59
 80079f4:	08007a59 	.word	0x08007a59
 80079f8:	08007a59 	.word	0x08007a59
 80079fc:	2b6e      	cmp	r3, #110	; 0x6e
 80079fe:	d809      	bhi.n	8007a14 <_scanf_float+0x134>
 8007a00:	2b60      	cmp	r3, #96	; 0x60
 8007a02:	d8b2      	bhi.n	800796a <_scanf_float+0x8a>
 8007a04:	2b54      	cmp	r3, #84	; 0x54
 8007a06:	d077      	beq.n	8007af8 <_scanf_float+0x218>
 8007a08:	2b59      	cmp	r3, #89	; 0x59
 8007a0a:	d199      	bne.n	8007940 <_scanf_float+0x60>
 8007a0c:	2d07      	cmp	r5, #7
 8007a0e:	d197      	bne.n	8007940 <_scanf_float+0x60>
 8007a10:	2508      	movs	r5, #8
 8007a12:	e029      	b.n	8007a68 <_scanf_float+0x188>
 8007a14:	2b74      	cmp	r3, #116	; 0x74
 8007a16:	d06f      	beq.n	8007af8 <_scanf_float+0x218>
 8007a18:	2b79      	cmp	r3, #121	; 0x79
 8007a1a:	e7f6      	b.n	8007a0a <_scanf_float+0x12a>
 8007a1c:	6821      	ldr	r1, [r4, #0]
 8007a1e:	05c8      	lsls	r0, r1, #23
 8007a20:	d51a      	bpl.n	8007a58 <_scanf_float+0x178>
 8007a22:	9b02      	ldr	r3, [sp, #8]
 8007a24:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007a28:	6021      	str	r1, [r4, #0]
 8007a2a:	f109 0901 	add.w	r9, r9, #1
 8007a2e:	b11b      	cbz	r3, 8007a38 <_scanf_float+0x158>
 8007a30:	3b01      	subs	r3, #1
 8007a32:	3201      	adds	r2, #1
 8007a34:	9302      	str	r3, [sp, #8]
 8007a36:	60a2      	str	r2, [r4, #8]
 8007a38:	68a3      	ldr	r3, [r4, #8]
 8007a3a:	3b01      	subs	r3, #1
 8007a3c:	60a3      	str	r3, [r4, #8]
 8007a3e:	6923      	ldr	r3, [r4, #16]
 8007a40:	3301      	adds	r3, #1
 8007a42:	6123      	str	r3, [r4, #16]
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	3b01      	subs	r3, #1
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	607b      	str	r3, [r7, #4]
 8007a4c:	f340 8084 	ble.w	8007b58 <_scanf_float+0x278>
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	3301      	adds	r3, #1
 8007a54:	603b      	str	r3, [r7, #0]
 8007a56:	e766      	b.n	8007926 <_scanf_float+0x46>
 8007a58:	eb1a 0f05 	cmn.w	sl, r5
 8007a5c:	f47f af70 	bne.w	8007940 <_scanf_float+0x60>
 8007a60:	6822      	ldr	r2, [r4, #0]
 8007a62:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8007a66:	6022      	str	r2, [r4, #0]
 8007a68:	f806 3b01 	strb.w	r3, [r6], #1
 8007a6c:	e7e4      	b.n	8007a38 <_scanf_float+0x158>
 8007a6e:	6822      	ldr	r2, [r4, #0]
 8007a70:	0610      	lsls	r0, r2, #24
 8007a72:	f57f af65 	bpl.w	8007940 <_scanf_float+0x60>
 8007a76:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007a7a:	e7f4      	b.n	8007a66 <_scanf_float+0x186>
 8007a7c:	f1ba 0f00 	cmp.w	sl, #0
 8007a80:	d10e      	bne.n	8007aa0 <_scanf_float+0x1c0>
 8007a82:	f1b9 0f00 	cmp.w	r9, #0
 8007a86:	d10e      	bne.n	8007aa6 <_scanf_float+0x1c6>
 8007a88:	6822      	ldr	r2, [r4, #0]
 8007a8a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007a8e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007a92:	d108      	bne.n	8007aa6 <_scanf_float+0x1c6>
 8007a94:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007a98:	6022      	str	r2, [r4, #0]
 8007a9a:	f04f 0a01 	mov.w	sl, #1
 8007a9e:	e7e3      	b.n	8007a68 <_scanf_float+0x188>
 8007aa0:	f1ba 0f02 	cmp.w	sl, #2
 8007aa4:	d055      	beq.n	8007b52 <_scanf_float+0x272>
 8007aa6:	2d01      	cmp	r5, #1
 8007aa8:	d002      	beq.n	8007ab0 <_scanf_float+0x1d0>
 8007aaa:	2d04      	cmp	r5, #4
 8007aac:	f47f af48 	bne.w	8007940 <_scanf_float+0x60>
 8007ab0:	3501      	adds	r5, #1
 8007ab2:	b2ed      	uxtb	r5, r5
 8007ab4:	e7d8      	b.n	8007a68 <_scanf_float+0x188>
 8007ab6:	f1ba 0f01 	cmp.w	sl, #1
 8007aba:	f47f af41 	bne.w	8007940 <_scanf_float+0x60>
 8007abe:	f04f 0a02 	mov.w	sl, #2
 8007ac2:	e7d1      	b.n	8007a68 <_scanf_float+0x188>
 8007ac4:	b97d      	cbnz	r5, 8007ae6 <_scanf_float+0x206>
 8007ac6:	f1b9 0f00 	cmp.w	r9, #0
 8007aca:	f47f af3c 	bne.w	8007946 <_scanf_float+0x66>
 8007ace:	6822      	ldr	r2, [r4, #0]
 8007ad0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007ad4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007ad8:	f47f af39 	bne.w	800794e <_scanf_float+0x6e>
 8007adc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007ae0:	6022      	str	r2, [r4, #0]
 8007ae2:	2501      	movs	r5, #1
 8007ae4:	e7c0      	b.n	8007a68 <_scanf_float+0x188>
 8007ae6:	2d03      	cmp	r5, #3
 8007ae8:	d0e2      	beq.n	8007ab0 <_scanf_float+0x1d0>
 8007aea:	2d05      	cmp	r5, #5
 8007aec:	e7de      	b.n	8007aac <_scanf_float+0x1cc>
 8007aee:	2d02      	cmp	r5, #2
 8007af0:	f47f af26 	bne.w	8007940 <_scanf_float+0x60>
 8007af4:	2503      	movs	r5, #3
 8007af6:	e7b7      	b.n	8007a68 <_scanf_float+0x188>
 8007af8:	2d06      	cmp	r5, #6
 8007afa:	f47f af21 	bne.w	8007940 <_scanf_float+0x60>
 8007afe:	2507      	movs	r5, #7
 8007b00:	e7b2      	b.n	8007a68 <_scanf_float+0x188>
 8007b02:	6822      	ldr	r2, [r4, #0]
 8007b04:	0591      	lsls	r1, r2, #22
 8007b06:	f57f af1b 	bpl.w	8007940 <_scanf_float+0x60>
 8007b0a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8007b0e:	6022      	str	r2, [r4, #0]
 8007b10:	f8cd 9004 	str.w	r9, [sp, #4]
 8007b14:	e7a8      	b.n	8007a68 <_scanf_float+0x188>
 8007b16:	6822      	ldr	r2, [r4, #0]
 8007b18:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8007b1c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8007b20:	d006      	beq.n	8007b30 <_scanf_float+0x250>
 8007b22:	0550      	lsls	r0, r2, #21
 8007b24:	f57f af0c 	bpl.w	8007940 <_scanf_float+0x60>
 8007b28:	f1b9 0f00 	cmp.w	r9, #0
 8007b2c:	f43f af0f 	beq.w	800794e <_scanf_float+0x6e>
 8007b30:	0591      	lsls	r1, r2, #22
 8007b32:	bf58      	it	pl
 8007b34:	9901      	ldrpl	r1, [sp, #4]
 8007b36:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007b3a:	bf58      	it	pl
 8007b3c:	eba9 0101 	subpl.w	r1, r9, r1
 8007b40:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8007b44:	bf58      	it	pl
 8007b46:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007b4a:	6022      	str	r2, [r4, #0]
 8007b4c:	f04f 0900 	mov.w	r9, #0
 8007b50:	e78a      	b.n	8007a68 <_scanf_float+0x188>
 8007b52:	f04f 0a03 	mov.w	sl, #3
 8007b56:	e787      	b.n	8007a68 <_scanf_float+0x188>
 8007b58:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007b5c:	4639      	mov	r1, r7
 8007b5e:	4640      	mov	r0, r8
 8007b60:	4798      	blx	r3
 8007b62:	2800      	cmp	r0, #0
 8007b64:	f43f aedf 	beq.w	8007926 <_scanf_float+0x46>
 8007b68:	e6ea      	b.n	8007940 <_scanf_float+0x60>
 8007b6a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007b6e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007b72:	463a      	mov	r2, r7
 8007b74:	4640      	mov	r0, r8
 8007b76:	4798      	blx	r3
 8007b78:	6923      	ldr	r3, [r4, #16]
 8007b7a:	3b01      	subs	r3, #1
 8007b7c:	6123      	str	r3, [r4, #16]
 8007b7e:	e6ec      	b.n	800795a <_scanf_float+0x7a>
 8007b80:	1e6b      	subs	r3, r5, #1
 8007b82:	2b06      	cmp	r3, #6
 8007b84:	d825      	bhi.n	8007bd2 <_scanf_float+0x2f2>
 8007b86:	2d02      	cmp	r5, #2
 8007b88:	d836      	bhi.n	8007bf8 <_scanf_float+0x318>
 8007b8a:	455e      	cmp	r6, fp
 8007b8c:	f67f aee8 	bls.w	8007960 <_scanf_float+0x80>
 8007b90:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007b94:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007b98:	463a      	mov	r2, r7
 8007b9a:	4640      	mov	r0, r8
 8007b9c:	4798      	blx	r3
 8007b9e:	6923      	ldr	r3, [r4, #16]
 8007ba0:	3b01      	subs	r3, #1
 8007ba2:	6123      	str	r3, [r4, #16]
 8007ba4:	e7f1      	b.n	8007b8a <_scanf_float+0x2aa>
 8007ba6:	9802      	ldr	r0, [sp, #8]
 8007ba8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007bac:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007bb0:	9002      	str	r0, [sp, #8]
 8007bb2:	463a      	mov	r2, r7
 8007bb4:	4640      	mov	r0, r8
 8007bb6:	4798      	blx	r3
 8007bb8:	6923      	ldr	r3, [r4, #16]
 8007bba:	3b01      	subs	r3, #1
 8007bbc:	6123      	str	r3, [r4, #16]
 8007bbe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007bc2:	fa5f fa8a 	uxtb.w	sl, sl
 8007bc6:	f1ba 0f02 	cmp.w	sl, #2
 8007bca:	d1ec      	bne.n	8007ba6 <_scanf_float+0x2c6>
 8007bcc:	3d03      	subs	r5, #3
 8007bce:	b2ed      	uxtb	r5, r5
 8007bd0:	1b76      	subs	r6, r6, r5
 8007bd2:	6823      	ldr	r3, [r4, #0]
 8007bd4:	05da      	lsls	r2, r3, #23
 8007bd6:	d52f      	bpl.n	8007c38 <_scanf_float+0x358>
 8007bd8:	055b      	lsls	r3, r3, #21
 8007bda:	d510      	bpl.n	8007bfe <_scanf_float+0x31e>
 8007bdc:	455e      	cmp	r6, fp
 8007bde:	f67f aebf 	bls.w	8007960 <_scanf_float+0x80>
 8007be2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007be6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007bea:	463a      	mov	r2, r7
 8007bec:	4640      	mov	r0, r8
 8007bee:	4798      	blx	r3
 8007bf0:	6923      	ldr	r3, [r4, #16]
 8007bf2:	3b01      	subs	r3, #1
 8007bf4:	6123      	str	r3, [r4, #16]
 8007bf6:	e7f1      	b.n	8007bdc <_scanf_float+0x2fc>
 8007bf8:	46aa      	mov	sl, r5
 8007bfa:	9602      	str	r6, [sp, #8]
 8007bfc:	e7df      	b.n	8007bbe <_scanf_float+0x2de>
 8007bfe:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007c02:	6923      	ldr	r3, [r4, #16]
 8007c04:	2965      	cmp	r1, #101	; 0x65
 8007c06:	f103 33ff 	add.w	r3, r3, #4294967295
 8007c0a:	f106 35ff 	add.w	r5, r6, #4294967295
 8007c0e:	6123      	str	r3, [r4, #16]
 8007c10:	d00c      	beq.n	8007c2c <_scanf_float+0x34c>
 8007c12:	2945      	cmp	r1, #69	; 0x45
 8007c14:	d00a      	beq.n	8007c2c <_scanf_float+0x34c>
 8007c16:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007c1a:	463a      	mov	r2, r7
 8007c1c:	4640      	mov	r0, r8
 8007c1e:	4798      	blx	r3
 8007c20:	6923      	ldr	r3, [r4, #16]
 8007c22:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007c26:	3b01      	subs	r3, #1
 8007c28:	1eb5      	subs	r5, r6, #2
 8007c2a:	6123      	str	r3, [r4, #16]
 8007c2c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007c30:	463a      	mov	r2, r7
 8007c32:	4640      	mov	r0, r8
 8007c34:	4798      	blx	r3
 8007c36:	462e      	mov	r6, r5
 8007c38:	6825      	ldr	r5, [r4, #0]
 8007c3a:	f015 0510 	ands.w	r5, r5, #16
 8007c3e:	d159      	bne.n	8007cf4 <_scanf_float+0x414>
 8007c40:	7035      	strb	r5, [r6, #0]
 8007c42:	6823      	ldr	r3, [r4, #0]
 8007c44:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007c48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c4c:	d11b      	bne.n	8007c86 <_scanf_float+0x3a6>
 8007c4e:	9b01      	ldr	r3, [sp, #4]
 8007c50:	454b      	cmp	r3, r9
 8007c52:	eba3 0209 	sub.w	r2, r3, r9
 8007c56:	d123      	bne.n	8007ca0 <_scanf_float+0x3c0>
 8007c58:	2200      	movs	r2, #0
 8007c5a:	4659      	mov	r1, fp
 8007c5c:	4640      	mov	r0, r8
 8007c5e:	f000 fef1 	bl	8008a44 <_strtod_r>
 8007c62:	6822      	ldr	r2, [r4, #0]
 8007c64:	9b03      	ldr	r3, [sp, #12]
 8007c66:	f012 0f02 	tst.w	r2, #2
 8007c6a:	ec57 6b10 	vmov	r6, r7, d0
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	d021      	beq.n	8007cb6 <_scanf_float+0x3d6>
 8007c72:	9903      	ldr	r1, [sp, #12]
 8007c74:	1d1a      	adds	r2, r3, #4
 8007c76:	600a      	str	r2, [r1, #0]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	e9c3 6700 	strd	r6, r7, [r3]
 8007c7e:	68e3      	ldr	r3, [r4, #12]
 8007c80:	3301      	adds	r3, #1
 8007c82:	60e3      	str	r3, [r4, #12]
 8007c84:	e66d      	b.n	8007962 <_scanf_float+0x82>
 8007c86:	9b04      	ldr	r3, [sp, #16]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d0e5      	beq.n	8007c58 <_scanf_float+0x378>
 8007c8c:	9905      	ldr	r1, [sp, #20]
 8007c8e:	230a      	movs	r3, #10
 8007c90:	462a      	mov	r2, r5
 8007c92:	3101      	adds	r1, #1
 8007c94:	4640      	mov	r0, r8
 8007c96:	f000 ff5d 	bl	8008b54 <_strtol_r>
 8007c9a:	9b04      	ldr	r3, [sp, #16]
 8007c9c:	9e05      	ldr	r6, [sp, #20]
 8007c9e:	1ac2      	subs	r2, r0, r3
 8007ca0:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007ca4:	429e      	cmp	r6, r3
 8007ca6:	bf28      	it	cs
 8007ca8:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8007cac:	4912      	ldr	r1, [pc, #72]	; (8007cf8 <_scanf_float+0x418>)
 8007cae:	4630      	mov	r0, r6
 8007cb0:	f000 f82c 	bl	8007d0c <siprintf>
 8007cb4:	e7d0      	b.n	8007c58 <_scanf_float+0x378>
 8007cb6:	9903      	ldr	r1, [sp, #12]
 8007cb8:	f012 0f04 	tst.w	r2, #4
 8007cbc:	f103 0204 	add.w	r2, r3, #4
 8007cc0:	600a      	str	r2, [r1, #0]
 8007cc2:	d1d9      	bne.n	8007c78 <_scanf_float+0x398>
 8007cc4:	f8d3 8000 	ldr.w	r8, [r3]
 8007cc8:	ee10 2a10 	vmov	r2, s0
 8007ccc:	ee10 0a10 	vmov	r0, s0
 8007cd0:	463b      	mov	r3, r7
 8007cd2:	4639      	mov	r1, r7
 8007cd4:	f7f8 ff2a 	bl	8000b2c <__aeabi_dcmpun>
 8007cd8:	b128      	cbz	r0, 8007ce6 <_scanf_float+0x406>
 8007cda:	4808      	ldr	r0, [pc, #32]	; (8007cfc <_scanf_float+0x41c>)
 8007cdc:	f000 f810 	bl	8007d00 <nanf>
 8007ce0:	ed88 0a00 	vstr	s0, [r8]
 8007ce4:	e7cb      	b.n	8007c7e <_scanf_float+0x39e>
 8007ce6:	4630      	mov	r0, r6
 8007ce8:	4639      	mov	r1, r7
 8007cea:	f7f8 ff7d 	bl	8000be8 <__aeabi_d2f>
 8007cee:	f8c8 0000 	str.w	r0, [r8]
 8007cf2:	e7c4      	b.n	8007c7e <_scanf_float+0x39e>
 8007cf4:	2500      	movs	r5, #0
 8007cf6:	e634      	b.n	8007962 <_scanf_float+0x82>
 8007cf8:	0800d254 	.word	0x0800d254
 8007cfc:	0800d2eb 	.word	0x0800d2eb

08007d00 <nanf>:
 8007d00:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007d08 <nanf+0x8>
 8007d04:	4770      	bx	lr
 8007d06:	bf00      	nop
 8007d08:	7fc00000 	.word	0x7fc00000

08007d0c <siprintf>:
 8007d0c:	b40e      	push	{r1, r2, r3}
 8007d0e:	b500      	push	{lr}
 8007d10:	b09c      	sub	sp, #112	; 0x70
 8007d12:	ab1d      	add	r3, sp, #116	; 0x74
 8007d14:	9002      	str	r0, [sp, #8]
 8007d16:	9006      	str	r0, [sp, #24]
 8007d18:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007d1c:	4809      	ldr	r0, [pc, #36]	; (8007d44 <siprintf+0x38>)
 8007d1e:	9107      	str	r1, [sp, #28]
 8007d20:	9104      	str	r1, [sp, #16]
 8007d22:	4909      	ldr	r1, [pc, #36]	; (8007d48 <siprintf+0x3c>)
 8007d24:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d28:	9105      	str	r1, [sp, #20]
 8007d2a:	6800      	ldr	r0, [r0, #0]
 8007d2c:	9301      	str	r3, [sp, #4]
 8007d2e:	a902      	add	r1, sp, #8
 8007d30:	f002 ff92 	bl	800ac58 <_svfiprintf_r>
 8007d34:	9b02      	ldr	r3, [sp, #8]
 8007d36:	2200      	movs	r2, #0
 8007d38:	701a      	strb	r2, [r3, #0]
 8007d3a:	b01c      	add	sp, #112	; 0x70
 8007d3c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d40:	b003      	add	sp, #12
 8007d42:	4770      	bx	lr
 8007d44:	2000009c 	.word	0x2000009c
 8007d48:	ffff0208 	.word	0xffff0208

08007d4c <__sread>:
 8007d4c:	b510      	push	{r4, lr}
 8007d4e:	460c      	mov	r4, r1
 8007d50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d54:	f003 f9da 	bl	800b10c <_read_r>
 8007d58:	2800      	cmp	r0, #0
 8007d5a:	bfab      	itete	ge
 8007d5c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007d5e:	89a3      	ldrhlt	r3, [r4, #12]
 8007d60:	181b      	addge	r3, r3, r0
 8007d62:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007d66:	bfac      	ite	ge
 8007d68:	6563      	strge	r3, [r4, #84]	; 0x54
 8007d6a:	81a3      	strhlt	r3, [r4, #12]
 8007d6c:	bd10      	pop	{r4, pc}

08007d6e <__swrite>:
 8007d6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d72:	461f      	mov	r7, r3
 8007d74:	898b      	ldrh	r3, [r1, #12]
 8007d76:	05db      	lsls	r3, r3, #23
 8007d78:	4605      	mov	r5, r0
 8007d7a:	460c      	mov	r4, r1
 8007d7c:	4616      	mov	r6, r2
 8007d7e:	d505      	bpl.n	8007d8c <__swrite+0x1e>
 8007d80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d84:	2302      	movs	r3, #2
 8007d86:	2200      	movs	r2, #0
 8007d88:	f002 f926 	bl	8009fd8 <_lseek_r>
 8007d8c:	89a3      	ldrh	r3, [r4, #12]
 8007d8e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d92:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007d96:	81a3      	strh	r3, [r4, #12]
 8007d98:	4632      	mov	r2, r6
 8007d9a:	463b      	mov	r3, r7
 8007d9c:	4628      	mov	r0, r5
 8007d9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007da2:	f000 bed9 	b.w	8008b58 <_write_r>

08007da6 <__sseek>:
 8007da6:	b510      	push	{r4, lr}
 8007da8:	460c      	mov	r4, r1
 8007daa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007dae:	f002 f913 	bl	8009fd8 <_lseek_r>
 8007db2:	1c43      	adds	r3, r0, #1
 8007db4:	89a3      	ldrh	r3, [r4, #12]
 8007db6:	bf15      	itete	ne
 8007db8:	6560      	strne	r0, [r4, #84]	; 0x54
 8007dba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007dbe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007dc2:	81a3      	strheq	r3, [r4, #12]
 8007dc4:	bf18      	it	ne
 8007dc6:	81a3      	strhne	r3, [r4, #12]
 8007dc8:	bd10      	pop	{r4, pc}

08007dca <__sclose>:
 8007dca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007dce:	f000 bef3 	b.w	8008bb8 <_close_r>

08007dd2 <strstr>:
 8007dd2:	780a      	ldrb	r2, [r1, #0]
 8007dd4:	b570      	push	{r4, r5, r6, lr}
 8007dd6:	b96a      	cbnz	r2, 8007df4 <strstr+0x22>
 8007dd8:	bd70      	pop	{r4, r5, r6, pc}
 8007dda:	429a      	cmp	r2, r3
 8007ddc:	d109      	bne.n	8007df2 <strstr+0x20>
 8007dde:	460c      	mov	r4, r1
 8007de0:	4605      	mov	r5, r0
 8007de2:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d0f6      	beq.n	8007dd8 <strstr+0x6>
 8007dea:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8007dee:	429e      	cmp	r6, r3
 8007df0:	d0f7      	beq.n	8007de2 <strstr+0x10>
 8007df2:	3001      	adds	r0, #1
 8007df4:	7803      	ldrb	r3, [r0, #0]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d1ef      	bne.n	8007dda <strstr+0x8>
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	e7ec      	b.n	8007dd8 <strstr+0x6>

08007dfe <sulp>:
 8007dfe:	b570      	push	{r4, r5, r6, lr}
 8007e00:	4604      	mov	r4, r0
 8007e02:	460d      	mov	r5, r1
 8007e04:	ec45 4b10 	vmov	d0, r4, r5
 8007e08:	4616      	mov	r6, r2
 8007e0a:	f002 fc83 	bl	800a714 <__ulp>
 8007e0e:	ec51 0b10 	vmov	r0, r1, d0
 8007e12:	b17e      	cbz	r6, 8007e34 <sulp+0x36>
 8007e14:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007e18:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	dd09      	ble.n	8007e34 <sulp+0x36>
 8007e20:	051b      	lsls	r3, r3, #20
 8007e22:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007e26:	2400      	movs	r4, #0
 8007e28:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007e2c:	4622      	mov	r2, r4
 8007e2e:	462b      	mov	r3, r5
 8007e30:	f7f8 fbe2 	bl	80005f8 <__aeabi_dmul>
 8007e34:	bd70      	pop	{r4, r5, r6, pc}
	...

08007e38 <_strtod_l>:
 8007e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e3c:	ed2d 8b02 	vpush	{d8}
 8007e40:	b09d      	sub	sp, #116	; 0x74
 8007e42:	461f      	mov	r7, r3
 8007e44:	2300      	movs	r3, #0
 8007e46:	9318      	str	r3, [sp, #96]	; 0x60
 8007e48:	4ba2      	ldr	r3, [pc, #648]	; (80080d4 <_strtod_l+0x29c>)
 8007e4a:	9213      	str	r2, [sp, #76]	; 0x4c
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	9305      	str	r3, [sp, #20]
 8007e50:	4604      	mov	r4, r0
 8007e52:	4618      	mov	r0, r3
 8007e54:	4688      	mov	r8, r1
 8007e56:	f7f8 f9bb 	bl	80001d0 <strlen>
 8007e5a:	f04f 0a00 	mov.w	sl, #0
 8007e5e:	4605      	mov	r5, r0
 8007e60:	f04f 0b00 	mov.w	fp, #0
 8007e64:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007e68:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007e6a:	781a      	ldrb	r2, [r3, #0]
 8007e6c:	2a2b      	cmp	r2, #43	; 0x2b
 8007e6e:	d04e      	beq.n	8007f0e <_strtod_l+0xd6>
 8007e70:	d83b      	bhi.n	8007eea <_strtod_l+0xb2>
 8007e72:	2a0d      	cmp	r2, #13
 8007e74:	d834      	bhi.n	8007ee0 <_strtod_l+0xa8>
 8007e76:	2a08      	cmp	r2, #8
 8007e78:	d834      	bhi.n	8007ee4 <_strtod_l+0xac>
 8007e7a:	2a00      	cmp	r2, #0
 8007e7c:	d03e      	beq.n	8007efc <_strtod_l+0xc4>
 8007e7e:	2300      	movs	r3, #0
 8007e80:	930a      	str	r3, [sp, #40]	; 0x28
 8007e82:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8007e84:	7833      	ldrb	r3, [r6, #0]
 8007e86:	2b30      	cmp	r3, #48	; 0x30
 8007e88:	f040 80b0 	bne.w	8007fec <_strtod_l+0x1b4>
 8007e8c:	7873      	ldrb	r3, [r6, #1]
 8007e8e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007e92:	2b58      	cmp	r3, #88	; 0x58
 8007e94:	d168      	bne.n	8007f68 <_strtod_l+0x130>
 8007e96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e98:	9301      	str	r3, [sp, #4]
 8007e9a:	ab18      	add	r3, sp, #96	; 0x60
 8007e9c:	9702      	str	r7, [sp, #8]
 8007e9e:	9300      	str	r3, [sp, #0]
 8007ea0:	4a8d      	ldr	r2, [pc, #564]	; (80080d8 <_strtod_l+0x2a0>)
 8007ea2:	ab19      	add	r3, sp, #100	; 0x64
 8007ea4:	a917      	add	r1, sp, #92	; 0x5c
 8007ea6:	4620      	mov	r0, r4
 8007ea8:	f001 fd8a 	bl	80099c0 <__gethex>
 8007eac:	f010 0707 	ands.w	r7, r0, #7
 8007eb0:	4605      	mov	r5, r0
 8007eb2:	d005      	beq.n	8007ec0 <_strtod_l+0x88>
 8007eb4:	2f06      	cmp	r7, #6
 8007eb6:	d12c      	bne.n	8007f12 <_strtod_l+0xda>
 8007eb8:	3601      	adds	r6, #1
 8007eba:	2300      	movs	r3, #0
 8007ebc:	9617      	str	r6, [sp, #92]	; 0x5c
 8007ebe:	930a      	str	r3, [sp, #40]	; 0x28
 8007ec0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	f040 8590 	bne.w	80089e8 <_strtod_l+0xbb0>
 8007ec8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007eca:	b1eb      	cbz	r3, 8007f08 <_strtod_l+0xd0>
 8007ecc:	4652      	mov	r2, sl
 8007ece:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007ed2:	ec43 2b10 	vmov	d0, r2, r3
 8007ed6:	b01d      	add	sp, #116	; 0x74
 8007ed8:	ecbd 8b02 	vpop	{d8}
 8007edc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ee0:	2a20      	cmp	r2, #32
 8007ee2:	d1cc      	bne.n	8007e7e <_strtod_l+0x46>
 8007ee4:	3301      	adds	r3, #1
 8007ee6:	9317      	str	r3, [sp, #92]	; 0x5c
 8007ee8:	e7be      	b.n	8007e68 <_strtod_l+0x30>
 8007eea:	2a2d      	cmp	r2, #45	; 0x2d
 8007eec:	d1c7      	bne.n	8007e7e <_strtod_l+0x46>
 8007eee:	2201      	movs	r2, #1
 8007ef0:	920a      	str	r2, [sp, #40]	; 0x28
 8007ef2:	1c5a      	adds	r2, r3, #1
 8007ef4:	9217      	str	r2, [sp, #92]	; 0x5c
 8007ef6:	785b      	ldrb	r3, [r3, #1]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d1c2      	bne.n	8007e82 <_strtod_l+0x4a>
 8007efc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007efe:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	f040 856e 	bne.w	80089e4 <_strtod_l+0xbac>
 8007f08:	4652      	mov	r2, sl
 8007f0a:	465b      	mov	r3, fp
 8007f0c:	e7e1      	b.n	8007ed2 <_strtod_l+0x9a>
 8007f0e:	2200      	movs	r2, #0
 8007f10:	e7ee      	b.n	8007ef0 <_strtod_l+0xb8>
 8007f12:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007f14:	b13a      	cbz	r2, 8007f26 <_strtod_l+0xee>
 8007f16:	2135      	movs	r1, #53	; 0x35
 8007f18:	a81a      	add	r0, sp, #104	; 0x68
 8007f1a:	f002 fd06 	bl	800a92a <__copybits>
 8007f1e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007f20:	4620      	mov	r0, r4
 8007f22:	f002 f8c5 	bl	800a0b0 <_Bfree>
 8007f26:	3f01      	subs	r7, #1
 8007f28:	2f04      	cmp	r7, #4
 8007f2a:	d806      	bhi.n	8007f3a <_strtod_l+0x102>
 8007f2c:	e8df f007 	tbb	[pc, r7]
 8007f30:	1714030a 	.word	0x1714030a
 8007f34:	0a          	.byte	0x0a
 8007f35:	00          	.byte	0x00
 8007f36:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8007f3a:	0728      	lsls	r0, r5, #28
 8007f3c:	d5c0      	bpl.n	8007ec0 <_strtod_l+0x88>
 8007f3e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8007f42:	e7bd      	b.n	8007ec0 <_strtod_l+0x88>
 8007f44:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8007f48:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007f4a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007f4e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007f52:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007f56:	e7f0      	b.n	8007f3a <_strtod_l+0x102>
 8007f58:	f8df b180 	ldr.w	fp, [pc, #384]	; 80080dc <_strtod_l+0x2a4>
 8007f5c:	e7ed      	b.n	8007f3a <_strtod_l+0x102>
 8007f5e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8007f62:	f04f 3aff 	mov.w	sl, #4294967295
 8007f66:	e7e8      	b.n	8007f3a <_strtod_l+0x102>
 8007f68:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007f6a:	1c5a      	adds	r2, r3, #1
 8007f6c:	9217      	str	r2, [sp, #92]	; 0x5c
 8007f6e:	785b      	ldrb	r3, [r3, #1]
 8007f70:	2b30      	cmp	r3, #48	; 0x30
 8007f72:	d0f9      	beq.n	8007f68 <_strtod_l+0x130>
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d0a3      	beq.n	8007ec0 <_strtod_l+0x88>
 8007f78:	2301      	movs	r3, #1
 8007f7a:	f04f 0900 	mov.w	r9, #0
 8007f7e:	9304      	str	r3, [sp, #16]
 8007f80:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007f82:	9308      	str	r3, [sp, #32]
 8007f84:	f8cd 901c 	str.w	r9, [sp, #28]
 8007f88:	464f      	mov	r7, r9
 8007f8a:	220a      	movs	r2, #10
 8007f8c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007f8e:	7806      	ldrb	r6, [r0, #0]
 8007f90:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007f94:	b2d9      	uxtb	r1, r3
 8007f96:	2909      	cmp	r1, #9
 8007f98:	d92a      	bls.n	8007ff0 <_strtod_l+0x1b8>
 8007f9a:	9905      	ldr	r1, [sp, #20]
 8007f9c:	462a      	mov	r2, r5
 8007f9e:	f003 f8df 	bl	800b160 <strncmp>
 8007fa2:	b398      	cbz	r0, 800800c <_strtod_l+0x1d4>
 8007fa4:	2000      	movs	r0, #0
 8007fa6:	4632      	mov	r2, r6
 8007fa8:	463d      	mov	r5, r7
 8007faa:	9005      	str	r0, [sp, #20]
 8007fac:	4603      	mov	r3, r0
 8007fae:	2a65      	cmp	r2, #101	; 0x65
 8007fb0:	d001      	beq.n	8007fb6 <_strtod_l+0x17e>
 8007fb2:	2a45      	cmp	r2, #69	; 0x45
 8007fb4:	d118      	bne.n	8007fe8 <_strtod_l+0x1b0>
 8007fb6:	b91d      	cbnz	r5, 8007fc0 <_strtod_l+0x188>
 8007fb8:	9a04      	ldr	r2, [sp, #16]
 8007fba:	4302      	orrs	r2, r0
 8007fbc:	d09e      	beq.n	8007efc <_strtod_l+0xc4>
 8007fbe:	2500      	movs	r5, #0
 8007fc0:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8007fc4:	f108 0201 	add.w	r2, r8, #1
 8007fc8:	9217      	str	r2, [sp, #92]	; 0x5c
 8007fca:	f898 2001 	ldrb.w	r2, [r8, #1]
 8007fce:	2a2b      	cmp	r2, #43	; 0x2b
 8007fd0:	d075      	beq.n	80080be <_strtod_l+0x286>
 8007fd2:	2a2d      	cmp	r2, #45	; 0x2d
 8007fd4:	d07b      	beq.n	80080ce <_strtod_l+0x296>
 8007fd6:	f04f 0c00 	mov.w	ip, #0
 8007fda:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007fde:	2909      	cmp	r1, #9
 8007fe0:	f240 8082 	bls.w	80080e8 <_strtod_l+0x2b0>
 8007fe4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007fe8:	2600      	movs	r6, #0
 8007fea:	e09d      	b.n	8008128 <_strtod_l+0x2f0>
 8007fec:	2300      	movs	r3, #0
 8007fee:	e7c4      	b.n	8007f7a <_strtod_l+0x142>
 8007ff0:	2f08      	cmp	r7, #8
 8007ff2:	bfd8      	it	le
 8007ff4:	9907      	ldrle	r1, [sp, #28]
 8007ff6:	f100 0001 	add.w	r0, r0, #1
 8007ffa:	bfda      	itte	le
 8007ffc:	fb02 3301 	mlale	r3, r2, r1, r3
 8008000:	9307      	strle	r3, [sp, #28]
 8008002:	fb02 3909 	mlagt	r9, r2, r9, r3
 8008006:	3701      	adds	r7, #1
 8008008:	9017      	str	r0, [sp, #92]	; 0x5c
 800800a:	e7bf      	b.n	8007f8c <_strtod_l+0x154>
 800800c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800800e:	195a      	adds	r2, r3, r5
 8008010:	9217      	str	r2, [sp, #92]	; 0x5c
 8008012:	5d5a      	ldrb	r2, [r3, r5]
 8008014:	2f00      	cmp	r7, #0
 8008016:	d037      	beq.n	8008088 <_strtod_l+0x250>
 8008018:	9005      	str	r0, [sp, #20]
 800801a:	463d      	mov	r5, r7
 800801c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008020:	2b09      	cmp	r3, #9
 8008022:	d912      	bls.n	800804a <_strtod_l+0x212>
 8008024:	2301      	movs	r3, #1
 8008026:	e7c2      	b.n	8007fae <_strtod_l+0x176>
 8008028:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800802a:	1c5a      	adds	r2, r3, #1
 800802c:	9217      	str	r2, [sp, #92]	; 0x5c
 800802e:	785a      	ldrb	r2, [r3, #1]
 8008030:	3001      	adds	r0, #1
 8008032:	2a30      	cmp	r2, #48	; 0x30
 8008034:	d0f8      	beq.n	8008028 <_strtod_l+0x1f0>
 8008036:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800803a:	2b08      	cmp	r3, #8
 800803c:	f200 84d9 	bhi.w	80089f2 <_strtod_l+0xbba>
 8008040:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008042:	9005      	str	r0, [sp, #20]
 8008044:	2000      	movs	r0, #0
 8008046:	9308      	str	r3, [sp, #32]
 8008048:	4605      	mov	r5, r0
 800804a:	3a30      	subs	r2, #48	; 0x30
 800804c:	f100 0301 	add.w	r3, r0, #1
 8008050:	d014      	beq.n	800807c <_strtod_l+0x244>
 8008052:	9905      	ldr	r1, [sp, #20]
 8008054:	4419      	add	r1, r3
 8008056:	9105      	str	r1, [sp, #20]
 8008058:	462b      	mov	r3, r5
 800805a:	eb00 0e05 	add.w	lr, r0, r5
 800805e:	210a      	movs	r1, #10
 8008060:	4573      	cmp	r3, lr
 8008062:	d113      	bne.n	800808c <_strtod_l+0x254>
 8008064:	182b      	adds	r3, r5, r0
 8008066:	2b08      	cmp	r3, #8
 8008068:	f105 0501 	add.w	r5, r5, #1
 800806c:	4405      	add	r5, r0
 800806e:	dc1c      	bgt.n	80080aa <_strtod_l+0x272>
 8008070:	9907      	ldr	r1, [sp, #28]
 8008072:	230a      	movs	r3, #10
 8008074:	fb03 2301 	mla	r3, r3, r1, r2
 8008078:	9307      	str	r3, [sp, #28]
 800807a:	2300      	movs	r3, #0
 800807c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800807e:	1c51      	adds	r1, r2, #1
 8008080:	9117      	str	r1, [sp, #92]	; 0x5c
 8008082:	7852      	ldrb	r2, [r2, #1]
 8008084:	4618      	mov	r0, r3
 8008086:	e7c9      	b.n	800801c <_strtod_l+0x1e4>
 8008088:	4638      	mov	r0, r7
 800808a:	e7d2      	b.n	8008032 <_strtod_l+0x1fa>
 800808c:	2b08      	cmp	r3, #8
 800808e:	dc04      	bgt.n	800809a <_strtod_l+0x262>
 8008090:	9e07      	ldr	r6, [sp, #28]
 8008092:	434e      	muls	r6, r1
 8008094:	9607      	str	r6, [sp, #28]
 8008096:	3301      	adds	r3, #1
 8008098:	e7e2      	b.n	8008060 <_strtod_l+0x228>
 800809a:	f103 0c01 	add.w	ip, r3, #1
 800809e:	f1bc 0f10 	cmp.w	ip, #16
 80080a2:	bfd8      	it	le
 80080a4:	fb01 f909 	mulle.w	r9, r1, r9
 80080a8:	e7f5      	b.n	8008096 <_strtod_l+0x25e>
 80080aa:	2d10      	cmp	r5, #16
 80080ac:	bfdc      	itt	le
 80080ae:	230a      	movle	r3, #10
 80080b0:	fb03 2909 	mlale	r9, r3, r9, r2
 80080b4:	e7e1      	b.n	800807a <_strtod_l+0x242>
 80080b6:	2300      	movs	r3, #0
 80080b8:	9305      	str	r3, [sp, #20]
 80080ba:	2301      	movs	r3, #1
 80080bc:	e77c      	b.n	8007fb8 <_strtod_l+0x180>
 80080be:	f04f 0c00 	mov.w	ip, #0
 80080c2:	f108 0202 	add.w	r2, r8, #2
 80080c6:	9217      	str	r2, [sp, #92]	; 0x5c
 80080c8:	f898 2002 	ldrb.w	r2, [r8, #2]
 80080cc:	e785      	b.n	8007fda <_strtod_l+0x1a2>
 80080ce:	f04f 0c01 	mov.w	ip, #1
 80080d2:	e7f6      	b.n	80080c2 <_strtod_l+0x28a>
 80080d4:	0800d4e4 	.word	0x0800d4e4
 80080d8:	0800d25c 	.word	0x0800d25c
 80080dc:	7ff00000 	.word	0x7ff00000
 80080e0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80080e2:	1c51      	adds	r1, r2, #1
 80080e4:	9117      	str	r1, [sp, #92]	; 0x5c
 80080e6:	7852      	ldrb	r2, [r2, #1]
 80080e8:	2a30      	cmp	r2, #48	; 0x30
 80080ea:	d0f9      	beq.n	80080e0 <_strtod_l+0x2a8>
 80080ec:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80080f0:	2908      	cmp	r1, #8
 80080f2:	f63f af79 	bhi.w	8007fe8 <_strtod_l+0x1b0>
 80080f6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80080fa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80080fc:	9206      	str	r2, [sp, #24]
 80080fe:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008100:	1c51      	adds	r1, r2, #1
 8008102:	9117      	str	r1, [sp, #92]	; 0x5c
 8008104:	7852      	ldrb	r2, [r2, #1]
 8008106:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800810a:	2e09      	cmp	r6, #9
 800810c:	d937      	bls.n	800817e <_strtod_l+0x346>
 800810e:	9e06      	ldr	r6, [sp, #24]
 8008110:	1b89      	subs	r1, r1, r6
 8008112:	2908      	cmp	r1, #8
 8008114:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8008118:	dc02      	bgt.n	8008120 <_strtod_l+0x2e8>
 800811a:	4576      	cmp	r6, lr
 800811c:	bfa8      	it	ge
 800811e:	4676      	movge	r6, lr
 8008120:	f1bc 0f00 	cmp.w	ip, #0
 8008124:	d000      	beq.n	8008128 <_strtod_l+0x2f0>
 8008126:	4276      	negs	r6, r6
 8008128:	2d00      	cmp	r5, #0
 800812a:	d14d      	bne.n	80081c8 <_strtod_l+0x390>
 800812c:	9904      	ldr	r1, [sp, #16]
 800812e:	4301      	orrs	r1, r0
 8008130:	f47f aec6 	bne.w	8007ec0 <_strtod_l+0x88>
 8008134:	2b00      	cmp	r3, #0
 8008136:	f47f aee1 	bne.w	8007efc <_strtod_l+0xc4>
 800813a:	2a69      	cmp	r2, #105	; 0x69
 800813c:	d027      	beq.n	800818e <_strtod_l+0x356>
 800813e:	dc24      	bgt.n	800818a <_strtod_l+0x352>
 8008140:	2a49      	cmp	r2, #73	; 0x49
 8008142:	d024      	beq.n	800818e <_strtod_l+0x356>
 8008144:	2a4e      	cmp	r2, #78	; 0x4e
 8008146:	f47f aed9 	bne.w	8007efc <_strtod_l+0xc4>
 800814a:	499f      	ldr	r1, [pc, #636]	; (80083c8 <_strtod_l+0x590>)
 800814c:	a817      	add	r0, sp, #92	; 0x5c
 800814e:	f001 fe8f 	bl	8009e70 <__match>
 8008152:	2800      	cmp	r0, #0
 8008154:	f43f aed2 	beq.w	8007efc <_strtod_l+0xc4>
 8008158:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800815a:	781b      	ldrb	r3, [r3, #0]
 800815c:	2b28      	cmp	r3, #40	; 0x28
 800815e:	d12d      	bne.n	80081bc <_strtod_l+0x384>
 8008160:	499a      	ldr	r1, [pc, #616]	; (80083cc <_strtod_l+0x594>)
 8008162:	aa1a      	add	r2, sp, #104	; 0x68
 8008164:	a817      	add	r0, sp, #92	; 0x5c
 8008166:	f001 fe97 	bl	8009e98 <__hexnan>
 800816a:	2805      	cmp	r0, #5
 800816c:	d126      	bne.n	80081bc <_strtod_l+0x384>
 800816e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008170:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8008174:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8008178:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800817c:	e6a0      	b.n	8007ec0 <_strtod_l+0x88>
 800817e:	210a      	movs	r1, #10
 8008180:	fb01 2e0e 	mla	lr, r1, lr, r2
 8008184:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8008188:	e7b9      	b.n	80080fe <_strtod_l+0x2c6>
 800818a:	2a6e      	cmp	r2, #110	; 0x6e
 800818c:	e7db      	b.n	8008146 <_strtod_l+0x30e>
 800818e:	4990      	ldr	r1, [pc, #576]	; (80083d0 <_strtod_l+0x598>)
 8008190:	a817      	add	r0, sp, #92	; 0x5c
 8008192:	f001 fe6d 	bl	8009e70 <__match>
 8008196:	2800      	cmp	r0, #0
 8008198:	f43f aeb0 	beq.w	8007efc <_strtod_l+0xc4>
 800819c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800819e:	498d      	ldr	r1, [pc, #564]	; (80083d4 <_strtod_l+0x59c>)
 80081a0:	3b01      	subs	r3, #1
 80081a2:	a817      	add	r0, sp, #92	; 0x5c
 80081a4:	9317      	str	r3, [sp, #92]	; 0x5c
 80081a6:	f001 fe63 	bl	8009e70 <__match>
 80081aa:	b910      	cbnz	r0, 80081b2 <_strtod_l+0x37a>
 80081ac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80081ae:	3301      	adds	r3, #1
 80081b0:	9317      	str	r3, [sp, #92]	; 0x5c
 80081b2:	f8df b230 	ldr.w	fp, [pc, #560]	; 80083e4 <_strtod_l+0x5ac>
 80081b6:	f04f 0a00 	mov.w	sl, #0
 80081ba:	e681      	b.n	8007ec0 <_strtod_l+0x88>
 80081bc:	4886      	ldr	r0, [pc, #536]	; (80083d8 <_strtod_l+0x5a0>)
 80081be:	f002 ffb7 	bl	800b130 <nan>
 80081c2:	ec5b ab10 	vmov	sl, fp, d0
 80081c6:	e67b      	b.n	8007ec0 <_strtod_l+0x88>
 80081c8:	9b05      	ldr	r3, [sp, #20]
 80081ca:	9807      	ldr	r0, [sp, #28]
 80081cc:	1af3      	subs	r3, r6, r3
 80081ce:	2f00      	cmp	r7, #0
 80081d0:	bf08      	it	eq
 80081d2:	462f      	moveq	r7, r5
 80081d4:	2d10      	cmp	r5, #16
 80081d6:	9306      	str	r3, [sp, #24]
 80081d8:	46a8      	mov	r8, r5
 80081da:	bfa8      	it	ge
 80081dc:	f04f 0810 	movge.w	r8, #16
 80081e0:	f7f8 f990 	bl	8000504 <__aeabi_ui2d>
 80081e4:	2d09      	cmp	r5, #9
 80081e6:	4682      	mov	sl, r0
 80081e8:	468b      	mov	fp, r1
 80081ea:	dd13      	ble.n	8008214 <_strtod_l+0x3dc>
 80081ec:	4b7b      	ldr	r3, [pc, #492]	; (80083dc <_strtod_l+0x5a4>)
 80081ee:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80081f2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80081f6:	f7f8 f9ff 	bl	80005f8 <__aeabi_dmul>
 80081fa:	4682      	mov	sl, r0
 80081fc:	4648      	mov	r0, r9
 80081fe:	468b      	mov	fp, r1
 8008200:	f7f8 f980 	bl	8000504 <__aeabi_ui2d>
 8008204:	4602      	mov	r2, r0
 8008206:	460b      	mov	r3, r1
 8008208:	4650      	mov	r0, sl
 800820a:	4659      	mov	r1, fp
 800820c:	f7f8 f83e 	bl	800028c <__adddf3>
 8008210:	4682      	mov	sl, r0
 8008212:	468b      	mov	fp, r1
 8008214:	2d0f      	cmp	r5, #15
 8008216:	dc38      	bgt.n	800828a <_strtod_l+0x452>
 8008218:	9b06      	ldr	r3, [sp, #24]
 800821a:	2b00      	cmp	r3, #0
 800821c:	f43f ae50 	beq.w	8007ec0 <_strtod_l+0x88>
 8008220:	dd24      	ble.n	800826c <_strtod_l+0x434>
 8008222:	2b16      	cmp	r3, #22
 8008224:	dc0b      	bgt.n	800823e <_strtod_l+0x406>
 8008226:	496d      	ldr	r1, [pc, #436]	; (80083dc <_strtod_l+0x5a4>)
 8008228:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800822c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008230:	4652      	mov	r2, sl
 8008232:	465b      	mov	r3, fp
 8008234:	f7f8 f9e0 	bl	80005f8 <__aeabi_dmul>
 8008238:	4682      	mov	sl, r0
 800823a:	468b      	mov	fp, r1
 800823c:	e640      	b.n	8007ec0 <_strtod_l+0x88>
 800823e:	9a06      	ldr	r2, [sp, #24]
 8008240:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8008244:	4293      	cmp	r3, r2
 8008246:	db20      	blt.n	800828a <_strtod_l+0x452>
 8008248:	4c64      	ldr	r4, [pc, #400]	; (80083dc <_strtod_l+0x5a4>)
 800824a:	f1c5 050f 	rsb	r5, r5, #15
 800824e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008252:	4652      	mov	r2, sl
 8008254:	465b      	mov	r3, fp
 8008256:	e9d1 0100 	ldrd	r0, r1, [r1]
 800825a:	f7f8 f9cd 	bl	80005f8 <__aeabi_dmul>
 800825e:	9b06      	ldr	r3, [sp, #24]
 8008260:	1b5d      	subs	r5, r3, r5
 8008262:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008266:	e9d4 2300 	ldrd	r2, r3, [r4]
 800826a:	e7e3      	b.n	8008234 <_strtod_l+0x3fc>
 800826c:	9b06      	ldr	r3, [sp, #24]
 800826e:	3316      	adds	r3, #22
 8008270:	db0b      	blt.n	800828a <_strtod_l+0x452>
 8008272:	9b05      	ldr	r3, [sp, #20]
 8008274:	1b9e      	subs	r6, r3, r6
 8008276:	4b59      	ldr	r3, [pc, #356]	; (80083dc <_strtod_l+0x5a4>)
 8008278:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800827c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008280:	4650      	mov	r0, sl
 8008282:	4659      	mov	r1, fp
 8008284:	f7f8 fae2 	bl	800084c <__aeabi_ddiv>
 8008288:	e7d6      	b.n	8008238 <_strtod_l+0x400>
 800828a:	9b06      	ldr	r3, [sp, #24]
 800828c:	eba5 0808 	sub.w	r8, r5, r8
 8008290:	4498      	add	r8, r3
 8008292:	f1b8 0f00 	cmp.w	r8, #0
 8008296:	dd74      	ble.n	8008382 <_strtod_l+0x54a>
 8008298:	f018 030f 	ands.w	r3, r8, #15
 800829c:	d00a      	beq.n	80082b4 <_strtod_l+0x47c>
 800829e:	494f      	ldr	r1, [pc, #316]	; (80083dc <_strtod_l+0x5a4>)
 80082a0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80082a4:	4652      	mov	r2, sl
 80082a6:	465b      	mov	r3, fp
 80082a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80082ac:	f7f8 f9a4 	bl	80005f8 <__aeabi_dmul>
 80082b0:	4682      	mov	sl, r0
 80082b2:	468b      	mov	fp, r1
 80082b4:	f038 080f 	bics.w	r8, r8, #15
 80082b8:	d04f      	beq.n	800835a <_strtod_l+0x522>
 80082ba:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80082be:	dd22      	ble.n	8008306 <_strtod_l+0x4ce>
 80082c0:	2500      	movs	r5, #0
 80082c2:	462e      	mov	r6, r5
 80082c4:	9507      	str	r5, [sp, #28]
 80082c6:	9505      	str	r5, [sp, #20]
 80082c8:	2322      	movs	r3, #34	; 0x22
 80082ca:	f8df b118 	ldr.w	fp, [pc, #280]	; 80083e4 <_strtod_l+0x5ac>
 80082ce:	6023      	str	r3, [r4, #0]
 80082d0:	f04f 0a00 	mov.w	sl, #0
 80082d4:	9b07      	ldr	r3, [sp, #28]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	f43f adf2 	beq.w	8007ec0 <_strtod_l+0x88>
 80082dc:	9918      	ldr	r1, [sp, #96]	; 0x60
 80082de:	4620      	mov	r0, r4
 80082e0:	f001 fee6 	bl	800a0b0 <_Bfree>
 80082e4:	9905      	ldr	r1, [sp, #20]
 80082e6:	4620      	mov	r0, r4
 80082e8:	f001 fee2 	bl	800a0b0 <_Bfree>
 80082ec:	4631      	mov	r1, r6
 80082ee:	4620      	mov	r0, r4
 80082f0:	f001 fede 	bl	800a0b0 <_Bfree>
 80082f4:	9907      	ldr	r1, [sp, #28]
 80082f6:	4620      	mov	r0, r4
 80082f8:	f001 feda 	bl	800a0b0 <_Bfree>
 80082fc:	4629      	mov	r1, r5
 80082fe:	4620      	mov	r0, r4
 8008300:	f001 fed6 	bl	800a0b0 <_Bfree>
 8008304:	e5dc      	b.n	8007ec0 <_strtod_l+0x88>
 8008306:	4b36      	ldr	r3, [pc, #216]	; (80083e0 <_strtod_l+0x5a8>)
 8008308:	9304      	str	r3, [sp, #16]
 800830a:	2300      	movs	r3, #0
 800830c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8008310:	4650      	mov	r0, sl
 8008312:	4659      	mov	r1, fp
 8008314:	4699      	mov	r9, r3
 8008316:	f1b8 0f01 	cmp.w	r8, #1
 800831a:	dc21      	bgt.n	8008360 <_strtod_l+0x528>
 800831c:	b10b      	cbz	r3, 8008322 <_strtod_l+0x4ea>
 800831e:	4682      	mov	sl, r0
 8008320:	468b      	mov	fp, r1
 8008322:	4b2f      	ldr	r3, [pc, #188]	; (80083e0 <_strtod_l+0x5a8>)
 8008324:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8008328:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800832c:	4652      	mov	r2, sl
 800832e:	465b      	mov	r3, fp
 8008330:	e9d9 0100 	ldrd	r0, r1, [r9]
 8008334:	f7f8 f960 	bl	80005f8 <__aeabi_dmul>
 8008338:	4b2a      	ldr	r3, [pc, #168]	; (80083e4 <_strtod_l+0x5ac>)
 800833a:	460a      	mov	r2, r1
 800833c:	400b      	ands	r3, r1
 800833e:	492a      	ldr	r1, [pc, #168]	; (80083e8 <_strtod_l+0x5b0>)
 8008340:	428b      	cmp	r3, r1
 8008342:	4682      	mov	sl, r0
 8008344:	d8bc      	bhi.n	80082c0 <_strtod_l+0x488>
 8008346:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800834a:	428b      	cmp	r3, r1
 800834c:	bf86      	itte	hi
 800834e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80083ec <_strtod_l+0x5b4>
 8008352:	f04f 3aff 	movhi.w	sl, #4294967295
 8008356:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800835a:	2300      	movs	r3, #0
 800835c:	9304      	str	r3, [sp, #16]
 800835e:	e084      	b.n	800846a <_strtod_l+0x632>
 8008360:	f018 0f01 	tst.w	r8, #1
 8008364:	d005      	beq.n	8008372 <_strtod_l+0x53a>
 8008366:	9b04      	ldr	r3, [sp, #16]
 8008368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800836c:	f7f8 f944 	bl	80005f8 <__aeabi_dmul>
 8008370:	2301      	movs	r3, #1
 8008372:	9a04      	ldr	r2, [sp, #16]
 8008374:	3208      	adds	r2, #8
 8008376:	f109 0901 	add.w	r9, r9, #1
 800837a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800837e:	9204      	str	r2, [sp, #16]
 8008380:	e7c9      	b.n	8008316 <_strtod_l+0x4de>
 8008382:	d0ea      	beq.n	800835a <_strtod_l+0x522>
 8008384:	f1c8 0800 	rsb	r8, r8, #0
 8008388:	f018 020f 	ands.w	r2, r8, #15
 800838c:	d00a      	beq.n	80083a4 <_strtod_l+0x56c>
 800838e:	4b13      	ldr	r3, [pc, #76]	; (80083dc <_strtod_l+0x5a4>)
 8008390:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008394:	4650      	mov	r0, sl
 8008396:	4659      	mov	r1, fp
 8008398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800839c:	f7f8 fa56 	bl	800084c <__aeabi_ddiv>
 80083a0:	4682      	mov	sl, r0
 80083a2:	468b      	mov	fp, r1
 80083a4:	ea5f 1828 	movs.w	r8, r8, asr #4
 80083a8:	d0d7      	beq.n	800835a <_strtod_l+0x522>
 80083aa:	f1b8 0f1f 	cmp.w	r8, #31
 80083ae:	dd1f      	ble.n	80083f0 <_strtod_l+0x5b8>
 80083b0:	2500      	movs	r5, #0
 80083b2:	462e      	mov	r6, r5
 80083b4:	9507      	str	r5, [sp, #28]
 80083b6:	9505      	str	r5, [sp, #20]
 80083b8:	2322      	movs	r3, #34	; 0x22
 80083ba:	f04f 0a00 	mov.w	sl, #0
 80083be:	f04f 0b00 	mov.w	fp, #0
 80083c2:	6023      	str	r3, [r4, #0]
 80083c4:	e786      	b.n	80082d4 <_strtod_l+0x49c>
 80083c6:	bf00      	nop
 80083c8:	0800d22d 	.word	0x0800d22d
 80083cc:	0800d270 	.word	0x0800d270
 80083d0:	0800d225 	.word	0x0800d225
 80083d4:	0800d3f0 	.word	0x0800d3f0
 80083d8:	0800d2eb 	.word	0x0800d2eb
 80083dc:	0800d580 	.word	0x0800d580
 80083e0:	0800d558 	.word	0x0800d558
 80083e4:	7ff00000 	.word	0x7ff00000
 80083e8:	7ca00000 	.word	0x7ca00000
 80083ec:	7fefffff 	.word	0x7fefffff
 80083f0:	f018 0310 	ands.w	r3, r8, #16
 80083f4:	bf18      	it	ne
 80083f6:	236a      	movne	r3, #106	; 0x6a
 80083f8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80087a8 <_strtod_l+0x970>
 80083fc:	9304      	str	r3, [sp, #16]
 80083fe:	4650      	mov	r0, sl
 8008400:	4659      	mov	r1, fp
 8008402:	2300      	movs	r3, #0
 8008404:	f018 0f01 	tst.w	r8, #1
 8008408:	d004      	beq.n	8008414 <_strtod_l+0x5dc>
 800840a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800840e:	f7f8 f8f3 	bl	80005f8 <__aeabi_dmul>
 8008412:	2301      	movs	r3, #1
 8008414:	ea5f 0868 	movs.w	r8, r8, asr #1
 8008418:	f109 0908 	add.w	r9, r9, #8
 800841c:	d1f2      	bne.n	8008404 <_strtod_l+0x5cc>
 800841e:	b10b      	cbz	r3, 8008424 <_strtod_l+0x5ec>
 8008420:	4682      	mov	sl, r0
 8008422:	468b      	mov	fp, r1
 8008424:	9b04      	ldr	r3, [sp, #16]
 8008426:	b1c3      	cbz	r3, 800845a <_strtod_l+0x622>
 8008428:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800842c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008430:	2b00      	cmp	r3, #0
 8008432:	4659      	mov	r1, fp
 8008434:	dd11      	ble.n	800845a <_strtod_l+0x622>
 8008436:	2b1f      	cmp	r3, #31
 8008438:	f340 8124 	ble.w	8008684 <_strtod_l+0x84c>
 800843c:	2b34      	cmp	r3, #52	; 0x34
 800843e:	bfde      	ittt	le
 8008440:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008444:	f04f 33ff 	movle.w	r3, #4294967295
 8008448:	fa03 f202 	lslle.w	r2, r3, r2
 800844c:	f04f 0a00 	mov.w	sl, #0
 8008450:	bfcc      	ite	gt
 8008452:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8008456:	ea02 0b01 	andle.w	fp, r2, r1
 800845a:	2200      	movs	r2, #0
 800845c:	2300      	movs	r3, #0
 800845e:	4650      	mov	r0, sl
 8008460:	4659      	mov	r1, fp
 8008462:	f7f8 fb31 	bl	8000ac8 <__aeabi_dcmpeq>
 8008466:	2800      	cmp	r0, #0
 8008468:	d1a2      	bne.n	80083b0 <_strtod_l+0x578>
 800846a:	9b07      	ldr	r3, [sp, #28]
 800846c:	9300      	str	r3, [sp, #0]
 800846e:	9908      	ldr	r1, [sp, #32]
 8008470:	462b      	mov	r3, r5
 8008472:	463a      	mov	r2, r7
 8008474:	4620      	mov	r0, r4
 8008476:	f001 fe83 	bl	800a180 <__s2b>
 800847a:	9007      	str	r0, [sp, #28]
 800847c:	2800      	cmp	r0, #0
 800847e:	f43f af1f 	beq.w	80082c0 <_strtod_l+0x488>
 8008482:	9b05      	ldr	r3, [sp, #20]
 8008484:	1b9e      	subs	r6, r3, r6
 8008486:	9b06      	ldr	r3, [sp, #24]
 8008488:	2b00      	cmp	r3, #0
 800848a:	bfb4      	ite	lt
 800848c:	4633      	movlt	r3, r6
 800848e:	2300      	movge	r3, #0
 8008490:	930c      	str	r3, [sp, #48]	; 0x30
 8008492:	9b06      	ldr	r3, [sp, #24]
 8008494:	2500      	movs	r5, #0
 8008496:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800849a:	9312      	str	r3, [sp, #72]	; 0x48
 800849c:	462e      	mov	r6, r5
 800849e:	9b07      	ldr	r3, [sp, #28]
 80084a0:	4620      	mov	r0, r4
 80084a2:	6859      	ldr	r1, [r3, #4]
 80084a4:	f001 fdc4 	bl	800a030 <_Balloc>
 80084a8:	9005      	str	r0, [sp, #20]
 80084aa:	2800      	cmp	r0, #0
 80084ac:	f43f af0c 	beq.w	80082c8 <_strtod_l+0x490>
 80084b0:	9b07      	ldr	r3, [sp, #28]
 80084b2:	691a      	ldr	r2, [r3, #16]
 80084b4:	3202      	adds	r2, #2
 80084b6:	f103 010c 	add.w	r1, r3, #12
 80084ba:	0092      	lsls	r2, r2, #2
 80084bc:	300c      	adds	r0, #12
 80084be:	f7fe fd8f 	bl	8006fe0 <memcpy>
 80084c2:	ec4b ab10 	vmov	d0, sl, fp
 80084c6:	aa1a      	add	r2, sp, #104	; 0x68
 80084c8:	a919      	add	r1, sp, #100	; 0x64
 80084ca:	4620      	mov	r0, r4
 80084cc:	f002 f99e 	bl	800a80c <__d2b>
 80084d0:	ec4b ab18 	vmov	d8, sl, fp
 80084d4:	9018      	str	r0, [sp, #96]	; 0x60
 80084d6:	2800      	cmp	r0, #0
 80084d8:	f43f aef6 	beq.w	80082c8 <_strtod_l+0x490>
 80084dc:	2101      	movs	r1, #1
 80084de:	4620      	mov	r0, r4
 80084e0:	f001 fee8 	bl	800a2b4 <__i2b>
 80084e4:	4606      	mov	r6, r0
 80084e6:	2800      	cmp	r0, #0
 80084e8:	f43f aeee 	beq.w	80082c8 <_strtod_l+0x490>
 80084ec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80084ee:	9904      	ldr	r1, [sp, #16]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	bfab      	itete	ge
 80084f4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80084f6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80084f8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80084fa:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 80084fe:	bfac      	ite	ge
 8008500:	eb03 0902 	addge.w	r9, r3, r2
 8008504:	1ad7      	sublt	r7, r2, r3
 8008506:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008508:	eba3 0801 	sub.w	r8, r3, r1
 800850c:	4490      	add	r8, r2
 800850e:	4ba1      	ldr	r3, [pc, #644]	; (8008794 <_strtod_l+0x95c>)
 8008510:	f108 38ff 	add.w	r8, r8, #4294967295
 8008514:	4598      	cmp	r8, r3
 8008516:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800851a:	f280 80c7 	bge.w	80086ac <_strtod_l+0x874>
 800851e:	eba3 0308 	sub.w	r3, r3, r8
 8008522:	2b1f      	cmp	r3, #31
 8008524:	eba2 0203 	sub.w	r2, r2, r3
 8008528:	f04f 0101 	mov.w	r1, #1
 800852c:	f300 80b1 	bgt.w	8008692 <_strtod_l+0x85a>
 8008530:	fa01 f303 	lsl.w	r3, r1, r3
 8008534:	930d      	str	r3, [sp, #52]	; 0x34
 8008536:	2300      	movs	r3, #0
 8008538:	9308      	str	r3, [sp, #32]
 800853a:	eb09 0802 	add.w	r8, r9, r2
 800853e:	9b04      	ldr	r3, [sp, #16]
 8008540:	45c1      	cmp	r9, r8
 8008542:	4417      	add	r7, r2
 8008544:	441f      	add	r7, r3
 8008546:	464b      	mov	r3, r9
 8008548:	bfa8      	it	ge
 800854a:	4643      	movge	r3, r8
 800854c:	42bb      	cmp	r3, r7
 800854e:	bfa8      	it	ge
 8008550:	463b      	movge	r3, r7
 8008552:	2b00      	cmp	r3, #0
 8008554:	bfc2      	ittt	gt
 8008556:	eba8 0803 	subgt.w	r8, r8, r3
 800855a:	1aff      	subgt	r7, r7, r3
 800855c:	eba9 0903 	subgt.w	r9, r9, r3
 8008560:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008562:	2b00      	cmp	r3, #0
 8008564:	dd17      	ble.n	8008596 <_strtod_l+0x75e>
 8008566:	4631      	mov	r1, r6
 8008568:	461a      	mov	r2, r3
 800856a:	4620      	mov	r0, r4
 800856c:	f001 ff62 	bl	800a434 <__pow5mult>
 8008570:	4606      	mov	r6, r0
 8008572:	2800      	cmp	r0, #0
 8008574:	f43f aea8 	beq.w	80082c8 <_strtod_l+0x490>
 8008578:	4601      	mov	r1, r0
 800857a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800857c:	4620      	mov	r0, r4
 800857e:	f001 feaf 	bl	800a2e0 <__multiply>
 8008582:	900b      	str	r0, [sp, #44]	; 0x2c
 8008584:	2800      	cmp	r0, #0
 8008586:	f43f ae9f 	beq.w	80082c8 <_strtod_l+0x490>
 800858a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800858c:	4620      	mov	r0, r4
 800858e:	f001 fd8f 	bl	800a0b0 <_Bfree>
 8008592:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008594:	9318      	str	r3, [sp, #96]	; 0x60
 8008596:	f1b8 0f00 	cmp.w	r8, #0
 800859a:	f300 808c 	bgt.w	80086b6 <_strtod_l+0x87e>
 800859e:	9b06      	ldr	r3, [sp, #24]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	dd08      	ble.n	80085b6 <_strtod_l+0x77e>
 80085a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80085a6:	9905      	ldr	r1, [sp, #20]
 80085a8:	4620      	mov	r0, r4
 80085aa:	f001 ff43 	bl	800a434 <__pow5mult>
 80085ae:	9005      	str	r0, [sp, #20]
 80085b0:	2800      	cmp	r0, #0
 80085b2:	f43f ae89 	beq.w	80082c8 <_strtod_l+0x490>
 80085b6:	2f00      	cmp	r7, #0
 80085b8:	dd08      	ble.n	80085cc <_strtod_l+0x794>
 80085ba:	9905      	ldr	r1, [sp, #20]
 80085bc:	463a      	mov	r2, r7
 80085be:	4620      	mov	r0, r4
 80085c0:	f001 ff92 	bl	800a4e8 <__lshift>
 80085c4:	9005      	str	r0, [sp, #20]
 80085c6:	2800      	cmp	r0, #0
 80085c8:	f43f ae7e 	beq.w	80082c8 <_strtod_l+0x490>
 80085cc:	f1b9 0f00 	cmp.w	r9, #0
 80085d0:	dd08      	ble.n	80085e4 <_strtod_l+0x7ac>
 80085d2:	4631      	mov	r1, r6
 80085d4:	464a      	mov	r2, r9
 80085d6:	4620      	mov	r0, r4
 80085d8:	f001 ff86 	bl	800a4e8 <__lshift>
 80085dc:	4606      	mov	r6, r0
 80085de:	2800      	cmp	r0, #0
 80085e0:	f43f ae72 	beq.w	80082c8 <_strtod_l+0x490>
 80085e4:	9a05      	ldr	r2, [sp, #20]
 80085e6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80085e8:	4620      	mov	r0, r4
 80085ea:	f002 f809 	bl	800a600 <__mdiff>
 80085ee:	4605      	mov	r5, r0
 80085f0:	2800      	cmp	r0, #0
 80085f2:	f43f ae69 	beq.w	80082c8 <_strtod_l+0x490>
 80085f6:	68c3      	ldr	r3, [r0, #12]
 80085f8:	930b      	str	r3, [sp, #44]	; 0x2c
 80085fa:	2300      	movs	r3, #0
 80085fc:	60c3      	str	r3, [r0, #12]
 80085fe:	4631      	mov	r1, r6
 8008600:	f001 ffe2 	bl	800a5c8 <__mcmp>
 8008604:	2800      	cmp	r0, #0
 8008606:	da60      	bge.n	80086ca <_strtod_l+0x892>
 8008608:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800860a:	ea53 030a 	orrs.w	r3, r3, sl
 800860e:	f040 8082 	bne.w	8008716 <_strtod_l+0x8de>
 8008612:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008616:	2b00      	cmp	r3, #0
 8008618:	d17d      	bne.n	8008716 <_strtod_l+0x8de>
 800861a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800861e:	0d1b      	lsrs	r3, r3, #20
 8008620:	051b      	lsls	r3, r3, #20
 8008622:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008626:	d976      	bls.n	8008716 <_strtod_l+0x8de>
 8008628:	696b      	ldr	r3, [r5, #20]
 800862a:	b913      	cbnz	r3, 8008632 <_strtod_l+0x7fa>
 800862c:	692b      	ldr	r3, [r5, #16]
 800862e:	2b01      	cmp	r3, #1
 8008630:	dd71      	ble.n	8008716 <_strtod_l+0x8de>
 8008632:	4629      	mov	r1, r5
 8008634:	2201      	movs	r2, #1
 8008636:	4620      	mov	r0, r4
 8008638:	f001 ff56 	bl	800a4e8 <__lshift>
 800863c:	4631      	mov	r1, r6
 800863e:	4605      	mov	r5, r0
 8008640:	f001 ffc2 	bl	800a5c8 <__mcmp>
 8008644:	2800      	cmp	r0, #0
 8008646:	dd66      	ble.n	8008716 <_strtod_l+0x8de>
 8008648:	9904      	ldr	r1, [sp, #16]
 800864a:	4a53      	ldr	r2, [pc, #332]	; (8008798 <_strtod_l+0x960>)
 800864c:	465b      	mov	r3, fp
 800864e:	2900      	cmp	r1, #0
 8008650:	f000 8081 	beq.w	8008756 <_strtod_l+0x91e>
 8008654:	ea02 010b 	and.w	r1, r2, fp
 8008658:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800865c:	dc7b      	bgt.n	8008756 <_strtod_l+0x91e>
 800865e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008662:	f77f aea9 	ble.w	80083b8 <_strtod_l+0x580>
 8008666:	4b4d      	ldr	r3, [pc, #308]	; (800879c <_strtod_l+0x964>)
 8008668:	4650      	mov	r0, sl
 800866a:	4659      	mov	r1, fp
 800866c:	2200      	movs	r2, #0
 800866e:	f7f7 ffc3 	bl	80005f8 <__aeabi_dmul>
 8008672:	460b      	mov	r3, r1
 8008674:	4303      	orrs	r3, r0
 8008676:	bf08      	it	eq
 8008678:	2322      	moveq	r3, #34	; 0x22
 800867a:	4682      	mov	sl, r0
 800867c:	468b      	mov	fp, r1
 800867e:	bf08      	it	eq
 8008680:	6023      	streq	r3, [r4, #0]
 8008682:	e62b      	b.n	80082dc <_strtod_l+0x4a4>
 8008684:	f04f 32ff 	mov.w	r2, #4294967295
 8008688:	fa02 f303 	lsl.w	r3, r2, r3
 800868c:	ea03 0a0a 	and.w	sl, r3, sl
 8008690:	e6e3      	b.n	800845a <_strtod_l+0x622>
 8008692:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8008696:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800869a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800869e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80086a2:	fa01 f308 	lsl.w	r3, r1, r8
 80086a6:	9308      	str	r3, [sp, #32]
 80086a8:	910d      	str	r1, [sp, #52]	; 0x34
 80086aa:	e746      	b.n	800853a <_strtod_l+0x702>
 80086ac:	2300      	movs	r3, #0
 80086ae:	9308      	str	r3, [sp, #32]
 80086b0:	2301      	movs	r3, #1
 80086b2:	930d      	str	r3, [sp, #52]	; 0x34
 80086b4:	e741      	b.n	800853a <_strtod_l+0x702>
 80086b6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80086b8:	4642      	mov	r2, r8
 80086ba:	4620      	mov	r0, r4
 80086bc:	f001 ff14 	bl	800a4e8 <__lshift>
 80086c0:	9018      	str	r0, [sp, #96]	; 0x60
 80086c2:	2800      	cmp	r0, #0
 80086c4:	f47f af6b 	bne.w	800859e <_strtod_l+0x766>
 80086c8:	e5fe      	b.n	80082c8 <_strtod_l+0x490>
 80086ca:	465f      	mov	r7, fp
 80086cc:	d16e      	bne.n	80087ac <_strtod_l+0x974>
 80086ce:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80086d0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80086d4:	b342      	cbz	r2, 8008728 <_strtod_l+0x8f0>
 80086d6:	4a32      	ldr	r2, [pc, #200]	; (80087a0 <_strtod_l+0x968>)
 80086d8:	4293      	cmp	r3, r2
 80086da:	d128      	bne.n	800872e <_strtod_l+0x8f6>
 80086dc:	9b04      	ldr	r3, [sp, #16]
 80086de:	4651      	mov	r1, sl
 80086e0:	b1eb      	cbz	r3, 800871e <_strtod_l+0x8e6>
 80086e2:	4b2d      	ldr	r3, [pc, #180]	; (8008798 <_strtod_l+0x960>)
 80086e4:	403b      	ands	r3, r7
 80086e6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80086ea:	f04f 32ff 	mov.w	r2, #4294967295
 80086ee:	d819      	bhi.n	8008724 <_strtod_l+0x8ec>
 80086f0:	0d1b      	lsrs	r3, r3, #20
 80086f2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80086f6:	fa02 f303 	lsl.w	r3, r2, r3
 80086fa:	4299      	cmp	r1, r3
 80086fc:	d117      	bne.n	800872e <_strtod_l+0x8f6>
 80086fe:	4b29      	ldr	r3, [pc, #164]	; (80087a4 <_strtod_l+0x96c>)
 8008700:	429f      	cmp	r7, r3
 8008702:	d102      	bne.n	800870a <_strtod_l+0x8d2>
 8008704:	3101      	adds	r1, #1
 8008706:	f43f addf 	beq.w	80082c8 <_strtod_l+0x490>
 800870a:	4b23      	ldr	r3, [pc, #140]	; (8008798 <_strtod_l+0x960>)
 800870c:	403b      	ands	r3, r7
 800870e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8008712:	f04f 0a00 	mov.w	sl, #0
 8008716:	9b04      	ldr	r3, [sp, #16]
 8008718:	2b00      	cmp	r3, #0
 800871a:	d1a4      	bne.n	8008666 <_strtod_l+0x82e>
 800871c:	e5de      	b.n	80082dc <_strtod_l+0x4a4>
 800871e:	f04f 33ff 	mov.w	r3, #4294967295
 8008722:	e7ea      	b.n	80086fa <_strtod_l+0x8c2>
 8008724:	4613      	mov	r3, r2
 8008726:	e7e8      	b.n	80086fa <_strtod_l+0x8c2>
 8008728:	ea53 030a 	orrs.w	r3, r3, sl
 800872c:	d08c      	beq.n	8008648 <_strtod_l+0x810>
 800872e:	9b08      	ldr	r3, [sp, #32]
 8008730:	b1db      	cbz	r3, 800876a <_strtod_l+0x932>
 8008732:	423b      	tst	r3, r7
 8008734:	d0ef      	beq.n	8008716 <_strtod_l+0x8de>
 8008736:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008738:	9a04      	ldr	r2, [sp, #16]
 800873a:	4650      	mov	r0, sl
 800873c:	4659      	mov	r1, fp
 800873e:	b1c3      	cbz	r3, 8008772 <_strtod_l+0x93a>
 8008740:	f7ff fb5d 	bl	8007dfe <sulp>
 8008744:	4602      	mov	r2, r0
 8008746:	460b      	mov	r3, r1
 8008748:	ec51 0b18 	vmov	r0, r1, d8
 800874c:	f7f7 fd9e 	bl	800028c <__adddf3>
 8008750:	4682      	mov	sl, r0
 8008752:	468b      	mov	fp, r1
 8008754:	e7df      	b.n	8008716 <_strtod_l+0x8de>
 8008756:	4013      	ands	r3, r2
 8008758:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800875c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008760:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008764:	f04f 3aff 	mov.w	sl, #4294967295
 8008768:	e7d5      	b.n	8008716 <_strtod_l+0x8de>
 800876a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800876c:	ea13 0f0a 	tst.w	r3, sl
 8008770:	e7e0      	b.n	8008734 <_strtod_l+0x8fc>
 8008772:	f7ff fb44 	bl	8007dfe <sulp>
 8008776:	4602      	mov	r2, r0
 8008778:	460b      	mov	r3, r1
 800877a:	ec51 0b18 	vmov	r0, r1, d8
 800877e:	f7f7 fd83 	bl	8000288 <__aeabi_dsub>
 8008782:	2200      	movs	r2, #0
 8008784:	2300      	movs	r3, #0
 8008786:	4682      	mov	sl, r0
 8008788:	468b      	mov	fp, r1
 800878a:	f7f8 f99d 	bl	8000ac8 <__aeabi_dcmpeq>
 800878e:	2800      	cmp	r0, #0
 8008790:	d0c1      	beq.n	8008716 <_strtod_l+0x8de>
 8008792:	e611      	b.n	80083b8 <_strtod_l+0x580>
 8008794:	fffffc02 	.word	0xfffffc02
 8008798:	7ff00000 	.word	0x7ff00000
 800879c:	39500000 	.word	0x39500000
 80087a0:	000fffff 	.word	0x000fffff
 80087a4:	7fefffff 	.word	0x7fefffff
 80087a8:	0800d288 	.word	0x0800d288
 80087ac:	4631      	mov	r1, r6
 80087ae:	4628      	mov	r0, r5
 80087b0:	f002 f888 	bl	800a8c4 <__ratio>
 80087b4:	ec59 8b10 	vmov	r8, r9, d0
 80087b8:	ee10 0a10 	vmov	r0, s0
 80087bc:	2200      	movs	r2, #0
 80087be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80087c2:	4649      	mov	r1, r9
 80087c4:	f7f8 f994 	bl	8000af0 <__aeabi_dcmple>
 80087c8:	2800      	cmp	r0, #0
 80087ca:	d07a      	beq.n	80088c2 <_strtod_l+0xa8a>
 80087cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d04a      	beq.n	8008868 <_strtod_l+0xa30>
 80087d2:	4b95      	ldr	r3, [pc, #596]	; (8008a28 <_strtod_l+0xbf0>)
 80087d4:	2200      	movs	r2, #0
 80087d6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80087da:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8008a28 <_strtod_l+0xbf0>
 80087de:	f04f 0800 	mov.w	r8, #0
 80087e2:	4b92      	ldr	r3, [pc, #584]	; (8008a2c <_strtod_l+0xbf4>)
 80087e4:	403b      	ands	r3, r7
 80087e6:	930d      	str	r3, [sp, #52]	; 0x34
 80087e8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80087ea:	4b91      	ldr	r3, [pc, #580]	; (8008a30 <_strtod_l+0xbf8>)
 80087ec:	429a      	cmp	r2, r3
 80087ee:	f040 80b0 	bne.w	8008952 <_strtod_l+0xb1a>
 80087f2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80087f6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80087fa:	ec4b ab10 	vmov	d0, sl, fp
 80087fe:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008802:	f001 ff87 	bl	800a714 <__ulp>
 8008806:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800880a:	ec53 2b10 	vmov	r2, r3, d0
 800880e:	f7f7 fef3 	bl	80005f8 <__aeabi_dmul>
 8008812:	4652      	mov	r2, sl
 8008814:	465b      	mov	r3, fp
 8008816:	f7f7 fd39 	bl	800028c <__adddf3>
 800881a:	460b      	mov	r3, r1
 800881c:	4983      	ldr	r1, [pc, #524]	; (8008a2c <_strtod_l+0xbf4>)
 800881e:	4a85      	ldr	r2, [pc, #532]	; (8008a34 <_strtod_l+0xbfc>)
 8008820:	4019      	ands	r1, r3
 8008822:	4291      	cmp	r1, r2
 8008824:	4682      	mov	sl, r0
 8008826:	d960      	bls.n	80088ea <_strtod_l+0xab2>
 8008828:	ee18 3a90 	vmov	r3, s17
 800882c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8008830:	4293      	cmp	r3, r2
 8008832:	d104      	bne.n	800883e <_strtod_l+0xa06>
 8008834:	ee18 3a10 	vmov	r3, s16
 8008838:	3301      	adds	r3, #1
 800883a:	f43f ad45 	beq.w	80082c8 <_strtod_l+0x490>
 800883e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8008a40 <_strtod_l+0xc08>
 8008842:	f04f 3aff 	mov.w	sl, #4294967295
 8008846:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008848:	4620      	mov	r0, r4
 800884a:	f001 fc31 	bl	800a0b0 <_Bfree>
 800884e:	9905      	ldr	r1, [sp, #20]
 8008850:	4620      	mov	r0, r4
 8008852:	f001 fc2d 	bl	800a0b0 <_Bfree>
 8008856:	4631      	mov	r1, r6
 8008858:	4620      	mov	r0, r4
 800885a:	f001 fc29 	bl	800a0b0 <_Bfree>
 800885e:	4629      	mov	r1, r5
 8008860:	4620      	mov	r0, r4
 8008862:	f001 fc25 	bl	800a0b0 <_Bfree>
 8008866:	e61a      	b.n	800849e <_strtod_l+0x666>
 8008868:	f1ba 0f00 	cmp.w	sl, #0
 800886c:	d11b      	bne.n	80088a6 <_strtod_l+0xa6e>
 800886e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008872:	b9f3      	cbnz	r3, 80088b2 <_strtod_l+0xa7a>
 8008874:	4b6c      	ldr	r3, [pc, #432]	; (8008a28 <_strtod_l+0xbf0>)
 8008876:	2200      	movs	r2, #0
 8008878:	4640      	mov	r0, r8
 800887a:	4649      	mov	r1, r9
 800887c:	f7f8 f92e 	bl	8000adc <__aeabi_dcmplt>
 8008880:	b9d0      	cbnz	r0, 80088b8 <_strtod_l+0xa80>
 8008882:	4640      	mov	r0, r8
 8008884:	4649      	mov	r1, r9
 8008886:	4b6c      	ldr	r3, [pc, #432]	; (8008a38 <_strtod_l+0xc00>)
 8008888:	2200      	movs	r2, #0
 800888a:	f7f7 feb5 	bl	80005f8 <__aeabi_dmul>
 800888e:	4680      	mov	r8, r0
 8008890:	4689      	mov	r9, r1
 8008892:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008896:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800889a:	9315      	str	r3, [sp, #84]	; 0x54
 800889c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80088a0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80088a4:	e79d      	b.n	80087e2 <_strtod_l+0x9aa>
 80088a6:	f1ba 0f01 	cmp.w	sl, #1
 80088aa:	d102      	bne.n	80088b2 <_strtod_l+0xa7a>
 80088ac:	2f00      	cmp	r7, #0
 80088ae:	f43f ad83 	beq.w	80083b8 <_strtod_l+0x580>
 80088b2:	4b62      	ldr	r3, [pc, #392]	; (8008a3c <_strtod_l+0xc04>)
 80088b4:	2200      	movs	r2, #0
 80088b6:	e78e      	b.n	80087d6 <_strtod_l+0x99e>
 80088b8:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8008a38 <_strtod_l+0xc00>
 80088bc:	f04f 0800 	mov.w	r8, #0
 80088c0:	e7e7      	b.n	8008892 <_strtod_l+0xa5a>
 80088c2:	4b5d      	ldr	r3, [pc, #372]	; (8008a38 <_strtod_l+0xc00>)
 80088c4:	4640      	mov	r0, r8
 80088c6:	4649      	mov	r1, r9
 80088c8:	2200      	movs	r2, #0
 80088ca:	f7f7 fe95 	bl	80005f8 <__aeabi_dmul>
 80088ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80088d0:	4680      	mov	r8, r0
 80088d2:	4689      	mov	r9, r1
 80088d4:	b933      	cbnz	r3, 80088e4 <_strtod_l+0xaac>
 80088d6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80088da:	900e      	str	r0, [sp, #56]	; 0x38
 80088dc:	930f      	str	r3, [sp, #60]	; 0x3c
 80088de:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80088e2:	e7dd      	b.n	80088a0 <_strtod_l+0xa68>
 80088e4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 80088e8:	e7f9      	b.n	80088de <_strtod_l+0xaa6>
 80088ea:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80088ee:	9b04      	ldr	r3, [sp, #16]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d1a8      	bne.n	8008846 <_strtod_l+0xa0e>
 80088f4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80088f8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80088fa:	0d1b      	lsrs	r3, r3, #20
 80088fc:	051b      	lsls	r3, r3, #20
 80088fe:	429a      	cmp	r2, r3
 8008900:	d1a1      	bne.n	8008846 <_strtod_l+0xa0e>
 8008902:	4640      	mov	r0, r8
 8008904:	4649      	mov	r1, r9
 8008906:	f7f8 f9d7 	bl	8000cb8 <__aeabi_d2lz>
 800890a:	f7f7 fe47 	bl	800059c <__aeabi_l2d>
 800890e:	4602      	mov	r2, r0
 8008910:	460b      	mov	r3, r1
 8008912:	4640      	mov	r0, r8
 8008914:	4649      	mov	r1, r9
 8008916:	f7f7 fcb7 	bl	8000288 <__aeabi_dsub>
 800891a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800891c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008920:	ea43 030a 	orr.w	r3, r3, sl
 8008924:	4313      	orrs	r3, r2
 8008926:	4680      	mov	r8, r0
 8008928:	4689      	mov	r9, r1
 800892a:	d055      	beq.n	80089d8 <_strtod_l+0xba0>
 800892c:	a336      	add	r3, pc, #216	; (adr r3, 8008a08 <_strtod_l+0xbd0>)
 800892e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008932:	f7f8 f8d3 	bl	8000adc <__aeabi_dcmplt>
 8008936:	2800      	cmp	r0, #0
 8008938:	f47f acd0 	bne.w	80082dc <_strtod_l+0x4a4>
 800893c:	a334      	add	r3, pc, #208	; (adr r3, 8008a10 <_strtod_l+0xbd8>)
 800893e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008942:	4640      	mov	r0, r8
 8008944:	4649      	mov	r1, r9
 8008946:	f7f8 f8e7 	bl	8000b18 <__aeabi_dcmpgt>
 800894a:	2800      	cmp	r0, #0
 800894c:	f43f af7b 	beq.w	8008846 <_strtod_l+0xa0e>
 8008950:	e4c4      	b.n	80082dc <_strtod_l+0x4a4>
 8008952:	9b04      	ldr	r3, [sp, #16]
 8008954:	b333      	cbz	r3, 80089a4 <_strtod_l+0xb6c>
 8008956:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008958:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800895c:	d822      	bhi.n	80089a4 <_strtod_l+0xb6c>
 800895e:	a32e      	add	r3, pc, #184	; (adr r3, 8008a18 <_strtod_l+0xbe0>)
 8008960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008964:	4640      	mov	r0, r8
 8008966:	4649      	mov	r1, r9
 8008968:	f7f8 f8c2 	bl	8000af0 <__aeabi_dcmple>
 800896c:	b1a0      	cbz	r0, 8008998 <_strtod_l+0xb60>
 800896e:	4649      	mov	r1, r9
 8008970:	4640      	mov	r0, r8
 8008972:	f7f8 f919 	bl	8000ba8 <__aeabi_d2uiz>
 8008976:	2801      	cmp	r0, #1
 8008978:	bf38      	it	cc
 800897a:	2001      	movcc	r0, #1
 800897c:	f7f7 fdc2 	bl	8000504 <__aeabi_ui2d>
 8008980:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008982:	4680      	mov	r8, r0
 8008984:	4689      	mov	r9, r1
 8008986:	bb23      	cbnz	r3, 80089d2 <_strtod_l+0xb9a>
 8008988:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800898c:	9010      	str	r0, [sp, #64]	; 0x40
 800898e:	9311      	str	r3, [sp, #68]	; 0x44
 8008990:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008994:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008998:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800899a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800899c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80089a0:	1a9b      	subs	r3, r3, r2
 80089a2:	9309      	str	r3, [sp, #36]	; 0x24
 80089a4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80089a8:	eeb0 0a48 	vmov.f32	s0, s16
 80089ac:	eef0 0a68 	vmov.f32	s1, s17
 80089b0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80089b4:	f001 feae 	bl	800a714 <__ulp>
 80089b8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80089bc:	ec53 2b10 	vmov	r2, r3, d0
 80089c0:	f7f7 fe1a 	bl	80005f8 <__aeabi_dmul>
 80089c4:	ec53 2b18 	vmov	r2, r3, d8
 80089c8:	f7f7 fc60 	bl	800028c <__adddf3>
 80089cc:	4682      	mov	sl, r0
 80089ce:	468b      	mov	fp, r1
 80089d0:	e78d      	b.n	80088ee <_strtod_l+0xab6>
 80089d2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 80089d6:	e7db      	b.n	8008990 <_strtod_l+0xb58>
 80089d8:	a311      	add	r3, pc, #68	; (adr r3, 8008a20 <_strtod_l+0xbe8>)
 80089da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089de:	f7f8 f87d 	bl	8000adc <__aeabi_dcmplt>
 80089e2:	e7b2      	b.n	800894a <_strtod_l+0xb12>
 80089e4:	2300      	movs	r3, #0
 80089e6:	930a      	str	r3, [sp, #40]	; 0x28
 80089e8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80089ea:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80089ec:	6013      	str	r3, [r2, #0]
 80089ee:	f7ff ba6b 	b.w	8007ec8 <_strtod_l+0x90>
 80089f2:	2a65      	cmp	r2, #101	; 0x65
 80089f4:	f43f ab5f 	beq.w	80080b6 <_strtod_l+0x27e>
 80089f8:	2a45      	cmp	r2, #69	; 0x45
 80089fa:	f43f ab5c 	beq.w	80080b6 <_strtod_l+0x27e>
 80089fe:	2301      	movs	r3, #1
 8008a00:	f7ff bb94 	b.w	800812c <_strtod_l+0x2f4>
 8008a04:	f3af 8000 	nop.w
 8008a08:	94a03595 	.word	0x94a03595
 8008a0c:	3fdfffff 	.word	0x3fdfffff
 8008a10:	35afe535 	.word	0x35afe535
 8008a14:	3fe00000 	.word	0x3fe00000
 8008a18:	ffc00000 	.word	0xffc00000
 8008a1c:	41dfffff 	.word	0x41dfffff
 8008a20:	94a03595 	.word	0x94a03595
 8008a24:	3fcfffff 	.word	0x3fcfffff
 8008a28:	3ff00000 	.word	0x3ff00000
 8008a2c:	7ff00000 	.word	0x7ff00000
 8008a30:	7fe00000 	.word	0x7fe00000
 8008a34:	7c9fffff 	.word	0x7c9fffff
 8008a38:	3fe00000 	.word	0x3fe00000
 8008a3c:	bff00000 	.word	0xbff00000
 8008a40:	7fefffff 	.word	0x7fefffff

08008a44 <_strtod_r>:
 8008a44:	4b01      	ldr	r3, [pc, #4]	; (8008a4c <_strtod_r+0x8>)
 8008a46:	f7ff b9f7 	b.w	8007e38 <_strtod_l>
 8008a4a:	bf00      	nop
 8008a4c:	20000104 	.word	0x20000104

08008a50 <_strtol_l.constprop.0>:
 8008a50:	2b01      	cmp	r3, #1
 8008a52:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a56:	d001      	beq.n	8008a5c <_strtol_l.constprop.0+0xc>
 8008a58:	2b24      	cmp	r3, #36	; 0x24
 8008a5a:	d906      	bls.n	8008a6a <_strtol_l.constprop.0+0x1a>
 8008a5c:	f7fe fa96 	bl	8006f8c <__errno>
 8008a60:	2316      	movs	r3, #22
 8008a62:	6003      	str	r3, [r0, #0]
 8008a64:	2000      	movs	r0, #0
 8008a66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a6a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008b50 <_strtol_l.constprop.0+0x100>
 8008a6e:	460d      	mov	r5, r1
 8008a70:	462e      	mov	r6, r5
 8008a72:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008a76:	f814 700c 	ldrb.w	r7, [r4, ip]
 8008a7a:	f017 0708 	ands.w	r7, r7, #8
 8008a7e:	d1f7      	bne.n	8008a70 <_strtol_l.constprop.0+0x20>
 8008a80:	2c2d      	cmp	r4, #45	; 0x2d
 8008a82:	d132      	bne.n	8008aea <_strtol_l.constprop.0+0x9a>
 8008a84:	782c      	ldrb	r4, [r5, #0]
 8008a86:	2701      	movs	r7, #1
 8008a88:	1cb5      	adds	r5, r6, #2
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d05b      	beq.n	8008b46 <_strtol_l.constprop.0+0xf6>
 8008a8e:	2b10      	cmp	r3, #16
 8008a90:	d109      	bne.n	8008aa6 <_strtol_l.constprop.0+0x56>
 8008a92:	2c30      	cmp	r4, #48	; 0x30
 8008a94:	d107      	bne.n	8008aa6 <_strtol_l.constprop.0+0x56>
 8008a96:	782c      	ldrb	r4, [r5, #0]
 8008a98:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008a9c:	2c58      	cmp	r4, #88	; 0x58
 8008a9e:	d14d      	bne.n	8008b3c <_strtol_l.constprop.0+0xec>
 8008aa0:	786c      	ldrb	r4, [r5, #1]
 8008aa2:	2310      	movs	r3, #16
 8008aa4:	3502      	adds	r5, #2
 8008aa6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8008aaa:	f108 38ff 	add.w	r8, r8, #4294967295
 8008aae:	f04f 0c00 	mov.w	ip, #0
 8008ab2:	fbb8 f9f3 	udiv	r9, r8, r3
 8008ab6:	4666      	mov	r6, ip
 8008ab8:	fb03 8a19 	mls	sl, r3, r9, r8
 8008abc:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8008ac0:	f1be 0f09 	cmp.w	lr, #9
 8008ac4:	d816      	bhi.n	8008af4 <_strtol_l.constprop.0+0xa4>
 8008ac6:	4674      	mov	r4, lr
 8008ac8:	42a3      	cmp	r3, r4
 8008aca:	dd24      	ble.n	8008b16 <_strtol_l.constprop.0+0xc6>
 8008acc:	f1bc 0f00 	cmp.w	ip, #0
 8008ad0:	db1e      	blt.n	8008b10 <_strtol_l.constprop.0+0xc0>
 8008ad2:	45b1      	cmp	r9, r6
 8008ad4:	d31c      	bcc.n	8008b10 <_strtol_l.constprop.0+0xc0>
 8008ad6:	d101      	bne.n	8008adc <_strtol_l.constprop.0+0x8c>
 8008ad8:	45a2      	cmp	sl, r4
 8008ada:	db19      	blt.n	8008b10 <_strtol_l.constprop.0+0xc0>
 8008adc:	fb06 4603 	mla	r6, r6, r3, r4
 8008ae0:	f04f 0c01 	mov.w	ip, #1
 8008ae4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008ae8:	e7e8      	b.n	8008abc <_strtol_l.constprop.0+0x6c>
 8008aea:	2c2b      	cmp	r4, #43	; 0x2b
 8008aec:	bf04      	itt	eq
 8008aee:	782c      	ldrbeq	r4, [r5, #0]
 8008af0:	1cb5      	addeq	r5, r6, #2
 8008af2:	e7ca      	b.n	8008a8a <_strtol_l.constprop.0+0x3a>
 8008af4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8008af8:	f1be 0f19 	cmp.w	lr, #25
 8008afc:	d801      	bhi.n	8008b02 <_strtol_l.constprop.0+0xb2>
 8008afe:	3c37      	subs	r4, #55	; 0x37
 8008b00:	e7e2      	b.n	8008ac8 <_strtol_l.constprop.0+0x78>
 8008b02:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8008b06:	f1be 0f19 	cmp.w	lr, #25
 8008b0a:	d804      	bhi.n	8008b16 <_strtol_l.constprop.0+0xc6>
 8008b0c:	3c57      	subs	r4, #87	; 0x57
 8008b0e:	e7db      	b.n	8008ac8 <_strtol_l.constprop.0+0x78>
 8008b10:	f04f 3cff 	mov.w	ip, #4294967295
 8008b14:	e7e6      	b.n	8008ae4 <_strtol_l.constprop.0+0x94>
 8008b16:	f1bc 0f00 	cmp.w	ip, #0
 8008b1a:	da05      	bge.n	8008b28 <_strtol_l.constprop.0+0xd8>
 8008b1c:	2322      	movs	r3, #34	; 0x22
 8008b1e:	6003      	str	r3, [r0, #0]
 8008b20:	4646      	mov	r6, r8
 8008b22:	b942      	cbnz	r2, 8008b36 <_strtol_l.constprop.0+0xe6>
 8008b24:	4630      	mov	r0, r6
 8008b26:	e79e      	b.n	8008a66 <_strtol_l.constprop.0+0x16>
 8008b28:	b107      	cbz	r7, 8008b2c <_strtol_l.constprop.0+0xdc>
 8008b2a:	4276      	negs	r6, r6
 8008b2c:	2a00      	cmp	r2, #0
 8008b2e:	d0f9      	beq.n	8008b24 <_strtol_l.constprop.0+0xd4>
 8008b30:	f1bc 0f00 	cmp.w	ip, #0
 8008b34:	d000      	beq.n	8008b38 <_strtol_l.constprop.0+0xe8>
 8008b36:	1e69      	subs	r1, r5, #1
 8008b38:	6011      	str	r1, [r2, #0]
 8008b3a:	e7f3      	b.n	8008b24 <_strtol_l.constprop.0+0xd4>
 8008b3c:	2430      	movs	r4, #48	; 0x30
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d1b1      	bne.n	8008aa6 <_strtol_l.constprop.0+0x56>
 8008b42:	2308      	movs	r3, #8
 8008b44:	e7af      	b.n	8008aa6 <_strtol_l.constprop.0+0x56>
 8008b46:	2c30      	cmp	r4, #48	; 0x30
 8008b48:	d0a5      	beq.n	8008a96 <_strtol_l.constprop.0+0x46>
 8008b4a:	230a      	movs	r3, #10
 8008b4c:	e7ab      	b.n	8008aa6 <_strtol_l.constprop.0+0x56>
 8008b4e:	bf00      	nop
 8008b50:	0800d2ed 	.word	0x0800d2ed

08008b54 <_strtol_r>:
 8008b54:	f7ff bf7c 	b.w	8008a50 <_strtol_l.constprop.0>

08008b58 <_write_r>:
 8008b58:	b538      	push	{r3, r4, r5, lr}
 8008b5a:	4d07      	ldr	r5, [pc, #28]	; (8008b78 <_write_r+0x20>)
 8008b5c:	4604      	mov	r4, r0
 8008b5e:	4608      	mov	r0, r1
 8008b60:	4611      	mov	r1, r2
 8008b62:	2200      	movs	r2, #0
 8008b64:	602a      	str	r2, [r5, #0]
 8008b66:	461a      	mov	r2, r3
 8008b68:	f7f9 fed7 	bl	800291a <_write>
 8008b6c:	1c43      	adds	r3, r0, #1
 8008b6e:	d102      	bne.n	8008b76 <_write_r+0x1e>
 8008b70:	682b      	ldr	r3, [r5, #0]
 8008b72:	b103      	cbz	r3, 8008b76 <_write_r+0x1e>
 8008b74:	6023      	str	r3, [r4, #0]
 8008b76:	bd38      	pop	{r3, r4, r5, pc}
 8008b78:	20000a88 	.word	0x20000a88

08008b7c <__assert_func>:
 8008b7c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008b7e:	4614      	mov	r4, r2
 8008b80:	461a      	mov	r2, r3
 8008b82:	4b09      	ldr	r3, [pc, #36]	; (8008ba8 <__assert_func+0x2c>)
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	4605      	mov	r5, r0
 8008b88:	68d8      	ldr	r0, [r3, #12]
 8008b8a:	b14c      	cbz	r4, 8008ba0 <__assert_func+0x24>
 8008b8c:	4b07      	ldr	r3, [pc, #28]	; (8008bac <__assert_func+0x30>)
 8008b8e:	9100      	str	r1, [sp, #0]
 8008b90:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008b94:	4906      	ldr	r1, [pc, #24]	; (8008bb0 <__assert_func+0x34>)
 8008b96:	462b      	mov	r3, r5
 8008b98:	f000 fe98 	bl	80098cc <fiprintf>
 8008b9c:	f002 fbc2 	bl	800b324 <abort>
 8008ba0:	4b04      	ldr	r3, [pc, #16]	; (8008bb4 <__assert_func+0x38>)
 8008ba2:	461c      	mov	r4, r3
 8008ba4:	e7f3      	b.n	8008b8e <__assert_func+0x12>
 8008ba6:	bf00      	nop
 8008ba8:	2000009c 	.word	0x2000009c
 8008bac:	0800d2b0 	.word	0x0800d2b0
 8008bb0:	0800d2bd 	.word	0x0800d2bd
 8008bb4:	0800d2eb 	.word	0x0800d2eb

08008bb8 <_close_r>:
 8008bb8:	b538      	push	{r3, r4, r5, lr}
 8008bba:	4d06      	ldr	r5, [pc, #24]	; (8008bd4 <_close_r+0x1c>)
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	4604      	mov	r4, r0
 8008bc0:	4608      	mov	r0, r1
 8008bc2:	602b      	str	r3, [r5, #0]
 8008bc4:	f7f9 fec5 	bl	8002952 <_close>
 8008bc8:	1c43      	adds	r3, r0, #1
 8008bca:	d102      	bne.n	8008bd2 <_close_r+0x1a>
 8008bcc:	682b      	ldr	r3, [r5, #0]
 8008bce:	b103      	cbz	r3, 8008bd2 <_close_r+0x1a>
 8008bd0:	6023      	str	r3, [r4, #0]
 8008bd2:	bd38      	pop	{r3, r4, r5, pc}
 8008bd4:	20000a88 	.word	0x20000a88

08008bd8 <quorem>:
 8008bd8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bdc:	6903      	ldr	r3, [r0, #16]
 8008bde:	690c      	ldr	r4, [r1, #16]
 8008be0:	42a3      	cmp	r3, r4
 8008be2:	4607      	mov	r7, r0
 8008be4:	f2c0 8081 	blt.w	8008cea <quorem+0x112>
 8008be8:	3c01      	subs	r4, #1
 8008bea:	f101 0814 	add.w	r8, r1, #20
 8008bee:	f100 0514 	add.w	r5, r0, #20
 8008bf2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008bf6:	9301      	str	r3, [sp, #4]
 8008bf8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008bfc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008c00:	3301      	adds	r3, #1
 8008c02:	429a      	cmp	r2, r3
 8008c04:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008c08:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008c0c:	fbb2 f6f3 	udiv	r6, r2, r3
 8008c10:	d331      	bcc.n	8008c76 <quorem+0x9e>
 8008c12:	f04f 0e00 	mov.w	lr, #0
 8008c16:	4640      	mov	r0, r8
 8008c18:	46ac      	mov	ip, r5
 8008c1a:	46f2      	mov	sl, lr
 8008c1c:	f850 2b04 	ldr.w	r2, [r0], #4
 8008c20:	b293      	uxth	r3, r2
 8008c22:	fb06 e303 	mla	r3, r6, r3, lr
 8008c26:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008c2a:	b29b      	uxth	r3, r3
 8008c2c:	ebaa 0303 	sub.w	r3, sl, r3
 8008c30:	f8dc a000 	ldr.w	sl, [ip]
 8008c34:	0c12      	lsrs	r2, r2, #16
 8008c36:	fa13 f38a 	uxtah	r3, r3, sl
 8008c3a:	fb06 e202 	mla	r2, r6, r2, lr
 8008c3e:	9300      	str	r3, [sp, #0]
 8008c40:	9b00      	ldr	r3, [sp, #0]
 8008c42:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008c46:	b292      	uxth	r2, r2
 8008c48:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008c4c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008c50:	f8bd 3000 	ldrh.w	r3, [sp]
 8008c54:	4581      	cmp	r9, r0
 8008c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008c5a:	f84c 3b04 	str.w	r3, [ip], #4
 8008c5e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008c62:	d2db      	bcs.n	8008c1c <quorem+0x44>
 8008c64:	f855 300b 	ldr.w	r3, [r5, fp]
 8008c68:	b92b      	cbnz	r3, 8008c76 <quorem+0x9e>
 8008c6a:	9b01      	ldr	r3, [sp, #4]
 8008c6c:	3b04      	subs	r3, #4
 8008c6e:	429d      	cmp	r5, r3
 8008c70:	461a      	mov	r2, r3
 8008c72:	d32e      	bcc.n	8008cd2 <quorem+0xfa>
 8008c74:	613c      	str	r4, [r7, #16]
 8008c76:	4638      	mov	r0, r7
 8008c78:	f001 fca6 	bl	800a5c8 <__mcmp>
 8008c7c:	2800      	cmp	r0, #0
 8008c7e:	db24      	blt.n	8008cca <quorem+0xf2>
 8008c80:	3601      	adds	r6, #1
 8008c82:	4628      	mov	r0, r5
 8008c84:	f04f 0c00 	mov.w	ip, #0
 8008c88:	f858 2b04 	ldr.w	r2, [r8], #4
 8008c8c:	f8d0 e000 	ldr.w	lr, [r0]
 8008c90:	b293      	uxth	r3, r2
 8008c92:	ebac 0303 	sub.w	r3, ip, r3
 8008c96:	0c12      	lsrs	r2, r2, #16
 8008c98:	fa13 f38e 	uxtah	r3, r3, lr
 8008c9c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008ca0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008ca4:	b29b      	uxth	r3, r3
 8008ca6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008caa:	45c1      	cmp	r9, r8
 8008cac:	f840 3b04 	str.w	r3, [r0], #4
 8008cb0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008cb4:	d2e8      	bcs.n	8008c88 <quorem+0xb0>
 8008cb6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008cba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008cbe:	b922      	cbnz	r2, 8008cca <quorem+0xf2>
 8008cc0:	3b04      	subs	r3, #4
 8008cc2:	429d      	cmp	r5, r3
 8008cc4:	461a      	mov	r2, r3
 8008cc6:	d30a      	bcc.n	8008cde <quorem+0x106>
 8008cc8:	613c      	str	r4, [r7, #16]
 8008cca:	4630      	mov	r0, r6
 8008ccc:	b003      	add	sp, #12
 8008cce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cd2:	6812      	ldr	r2, [r2, #0]
 8008cd4:	3b04      	subs	r3, #4
 8008cd6:	2a00      	cmp	r2, #0
 8008cd8:	d1cc      	bne.n	8008c74 <quorem+0x9c>
 8008cda:	3c01      	subs	r4, #1
 8008cdc:	e7c7      	b.n	8008c6e <quorem+0x96>
 8008cde:	6812      	ldr	r2, [r2, #0]
 8008ce0:	3b04      	subs	r3, #4
 8008ce2:	2a00      	cmp	r2, #0
 8008ce4:	d1f0      	bne.n	8008cc8 <quorem+0xf0>
 8008ce6:	3c01      	subs	r4, #1
 8008ce8:	e7eb      	b.n	8008cc2 <quorem+0xea>
 8008cea:	2000      	movs	r0, #0
 8008cec:	e7ee      	b.n	8008ccc <quorem+0xf4>
	...

08008cf0 <_dtoa_r>:
 8008cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cf4:	ed2d 8b04 	vpush	{d8-d9}
 8008cf8:	ec57 6b10 	vmov	r6, r7, d0
 8008cfc:	b093      	sub	sp, #76	; 0x4c
 8008cfe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008d00:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008d04:	9106      	str	r1, [sp, #24]
 8008d06:	ee10 aa10 	vmov	sl, s0
 8008d0a:	4604      	mov	r4, r0
 8008d0c:	9209      	str	r2, [sp, #36]	; 0x24
 8008d0e:	930c      	str	r3, [sp, #48]	; 0x30
 8008d10:	46bb      	mov	fp, r7
 8008d12:	b975      	cbnz	r5, 8008d32 <_dtoa_r+0x42>
 8008d14:	2010      	movs	r0, #16
 8008d16:	f001 f971 	bl	8009ffc <malloc>
 8008d1a:	4602      	mov	r2, r0
 8008d1c:	6260      	str	r0, [r4, #36]	; 0x24
 8008d1e:	b920      	cbnz	r0, 8008d2a <_dtoa_r+0x3a>
 8008d20:	4ba7      	ldr	r3, [pc, #668]	; (8008fc0 <_dtoa_r+0x2d0>)
 8008d22:	21ea      	movs	r1, #234	; 0xea
 8008d24:	48a7      	ldr	r0, [pc, #668]	; (8008fc4 <_dtoa_r+0x2d4>)
 8008d26:	f7ff ff29 	bl	8008b7c <__assert_func>
 8008d2a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008d2e:	6005      	str	r5, [r0, #0]
 8008d30:	60c5      	str	r5, [r0, #12]
 8008d32:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d34:	6819      	ldr	r1, [r3, #0]
 8008d36:	b151      	cbz	r1, 8008d4e <_dtoa_r+0x5e>
 8008d38:	685a      	ldr	r2, [r3, #4]
 8008d3a:	604a      	str	r2, [r1, #4]
 8008d3c:	2301      	movs	r3, #1
 8008d3e:	4093      	lsls	r3, r2
 8008d40:	608b      	str	r3, [r1, #8]
 8008d42:	4620      	mov	r0, r4
 8008d44:	f001 f9b4 	bl	800a0b0 <_Bfree>
 8008d48:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	601a      	str	r2, [r3, #0]
 8008d4e:	1e3b      	subs	r3, r7, #0
 8008d50:	bfaa      	itet	ge
 8008d52:	2300      	movge	r3, #0
 8008d54:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008d58:	f8c8 3000 	strge.w	r3, [r8]
 8008d5c:	4b9a      	ldr	r3, [pc, #616]	; (8008fc8 <_dtoa_r+0x2d8>)
 8008d5e:	bfbc      	itt	lt
 8008d60:	2201      	movlt	r2, #1
 8008d62:	f8c8 2000 	strlt.w	r2, [r8]
 8008d66:	ea33 030b 	bics.w	r3, r3, fp
 8008d6a:	d11b      	bne.n	8008da4 <_dtoa_r+0xb4>
 8008d6c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008d6e:	f242 730f 	movw	r3, #9999	; 0x270f
 8008d72:	6013      	str	r3, [r2, #0]
 8008d74:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008d78:	4333      	orrs	r3, r6
 8008d7a:	f000 8592 	beq.w	80098a2 <_dtoa_r+0xbb2>
 8008d7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d80:	b963      	cbnz	r3, 8008d9c <_dtoa_r+0xac>
 8008d82:	4b92      	ldr	r3, [pc, #584]	; (8008fcc <_dtoa_r+0x2dc>)
 8008d84:	e022      	b.n	8008dcc <_dtoa_r+0xdc>
 8008d86:	4b92      	ldr	r3, [pc, #584]	; (8008fd0 <_dtoa_r+0x2e0>)
 8008d88:	9301      	str	r3, [sp, #4]
 8008d8a:	3308      	adds	r3, #8
 8008d8c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008d8e:	6013      	str	r3, [r2, #0]
 8008d90:	9801      	ldr	r0, [sp, #4]
 8008d92:	b013      	add	sp, #76	; 0x4c
 8008d94:	ecbd 8b04 	vpop	{d8-d9}
 8008d98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d9c:	4b8b      	ldr	r3, [pc, #556]	; (8008fcc <_dtoa_r+0x2dc>)
 8008d9e:	9301      	str	r3, [sp, #4]
 8008da0:	3303      	adds	r3, #3
 8008da2:	e7f3      	b.n	8008d8c <_dtoa_r+0x9c>
 8008da4:	2200      	movs	r2, #0
 8008da6:	2300      	movs	r3, #0
 8008da8:	4650      	mov	r0, sl
 8008daa:	4659      	mov	r1, fp
 8008dac:	f7f7 fe8c 	bl	8000ac8 <__aeabi_dcmpeq>
 8008db0:	ec4b ab19 	vmov	d9, sl, fp
 8008db4:	4680      	mov	r8, r0
 8008db6:	b158      	cbz	r0, 8008dd0 <_dtoa_r+0xe0>
 8008db8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008dba:	2301      	movs	r3, #1
 8008dbc:	6013      	str	r3, [r2, #0]
 8008dbe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	f000 856b 	beq.w	800989c <_dtoa_r+0xbac>
 8008dc6:	4883      	ldr	r0, [pc, #524]	; (8008fd4 <_dtoa_r+0x2e4>)
 8008dc8:	6018      	str	r0, [r3, #0]
 8008dca:	1e43      	subs	r3, r0, #1
 8008dcc:	9301      	str	r3, [sp, #4]
 8008dce:	e7df      	b.n	8008d90 <_dtoa_r+0xa0>
 8008dd0:	ec4b ab10 	vmov	d0, sl, fp
 8008dd4:	aa10      	add	r2, sp, #64	; 0x40
 8008dd6:	a911      	add	r1, sp, #68	; 0x44
 8008dd8:	4620      	mov	r0, r4
 8008dda:	f001 fd17 	bl	800a80c <__d2b>
 8008dde:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8008de2:	ee08 0a10 	vmov	s16, r0
 8008de6:	2d00      	cmp	r5, #0
 8008de8:	f000 8084 	beq.w	8008ef4 <_dtoa_r+0x204>
 8008dec:	ee19 3a90 	vmov	r3, s19
 8008df0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008df4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008df8:	4656      	mov	r6, sl
 8008dfa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008dfe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008e02:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8008e06:	4b74      	ldr	r3, [pc, #464]	; (8008fd8 <_dtoa_r+0x2e8>)
 8008e08:	2200      	movs	r2, #0
 8008e0a:	4630      	mov	r0, r6
 8008e0c:	4639      	mov	r1, r7
 8008e0e:	f7f7 fa3b 	bl	8000288 <__aeabi_dsub>
 8008e12:	a365      	add	r3, pc, #404	; (adr r3, 8008fa8 <_dtoa_r+0x2b8>)
 8008e14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e18:	f7f7 fbee 	bl	80005f8 <__aeabi_dmul>
 8008e1c:	a364      	add	r3, pc, #400	; (adr r3, 8008fb0 <_dtoa_r+0x2c0>)
 8008e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e22:	f7f7 fa33 	bl	800028c <__adddf3>
 8008e26:	4606      	mov	r6, r0
 8008e28:	4628      	mov	r0, r5
 8008e2a:	460f      	mov	r7, r1
 8008e2c:	f7f7 fb7a 	bl	8000524 <__aeabi_i2d>
 8008e30:	a361      	add	r3, pc, #388	; (adr r3, 8008fb8 <_dtoa_r+0x2c8>)
 8008e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e36:	f7f7 fbdf 	bl	80005f8 <__aeabi_dmul>
 8008e3a:	4602      	mov	r2, r0
 8008e3c:	460b      	mov	r3, r1
 8008e3e:	4630      	mov	r0, r6
 8008e40:	4639      	mov	r1, r7
 8008e42:	f7f7 fa23 	bl	800028c <__adddf3>
 8008e46:	4606      	mov	r6, r0
 8008e48:	460f      	mov	r7, r1
 8008e4a:	f7f7 fe85 	bl	8000b58 <__aeabi_d2iz>
 8008e4e:	2200      	movs	r2, #0
 8008e50:	9000      	str	r0, [sp, #0]
 8008e52:	2300      	movs	r3, #0
 8008e54:	4630      	mov	r0, r6
 8008e56:	4639      	mov	r1, r7
 8008e58:	f7f7 fe40 	bl	8000adc <__aeabi_dcmplt>
 8008e5c:	b150      	cbz	r0, 8008e74 <_dtoa_r+0x184>
 8008e5e:	9800      	ldr	r0, [sp, #0]
 8008e60:	f7f7 fb60 	bl	8000524 <__aeabi_i2d>
 8008e64:	4632      	mov	r2, r6
 8008e66:	463b      	mov	r3, r7
 8008e68:	f7f7 fe2e 	bl	8000ac8 <__aeabi_dcmpeq>
 8008e6c:	b910      	cbnz	r0, 8008e74 <_dtoa_r+0x184>
 8008e6e:	9b00      	ldr	r3, [sp, #0]
 8008e70:	3b01      	subs	r3, #1
 8008e72:	9300      	str	r3, [sp, #0]
 8008e74:	9b00      	ldr	r3, [sp, #0]
 8008e76:	2b16      	cmp	r3, #22
 8008e78:	d85a      	bhi.n	8008f30 <_dtoa_r+0x240>
 8008e7a:	9a00      	ldr	r2, [sp, #0]
 8008e7c:	4b57      	ldr	r3, [pc, #348]	; (8008fdc <_dtoa_r+0x2ec>)
 8008e7e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e86:	ec51 0b19 	vmov	r0, r1, d9
 8008e8a:	f7f7 fe27 	bl	8000adc <__aeabi_dcmplt>
 8008e8e:	2800      	cmp	r0, #0
 8008e90:	d050      	beq.n	8008f34 <_dtoa_r+0x244>
 8008e92:	9b00      	ldr	r3, [sp, #0]
 8008e94:	3b01      	subs	r3, #1
 8008e96:	9300      	str	r3, [sp, #0]
 8008e98:	2300      	movs	r3, #0
 8008e9a:	930b      	str	r3, [sp, #44]	; 0x2c
 8008e9c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008e9e:	1b5d      	subs	r5, r3, r5
 8008ea0:	1e6b      	subs	r3, r5, #1
 8008ea2:	9305      	str	r3, [sp, #20]
 8008ea4:	bf45      	ittet	mi
 8008ea6:	f1c5 0301 	rsbmi	r3, r5, #1
 8008eaa:	9304      	strmi	r3, [sp, #16]
 8008eac:	2300      	movpl	r3, #0
 8008eae:	2300      	movmi	r3, #0
 8008eb0:	bf4c      	ite	mi
 8008eb2:	9305      	strmi	r3, [sp, #20]
 8008eb4:	9304      	strpl	r3, [sp, #16]
 8008eb6:	9b00      	ldr	r3, [sp, #0]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	db3d      	blt.n	8008f38 <_dtoa_r+0x248>
 8008ebc:	9b05      	ldr	r3, [sp, #20]
 8008ebe:	9a00      	ldr	r2, [sp, #0]
 8008ec0:	920a      	str	r2, [sp, #40]	; 0x28
 8008ec2:	4413      	add	r3, r2
 8008ec4:	9305      	str	r3, [sp, #20]
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	9307      	str	r3, [sp, #28]
 8008eca:	9b06      	ldr	r3, [sp, #24]
 8008ecc:	2b09      	cmp	r3, #9
 8008ece:	f200 8089 	bhi.w	8008fe4 <_dtoa_r+0x2f4>
 8008ed2:	2b05      	cmp	r3, #5
 8008ed4:	bfc4      	itt	gt
 8008ed6:	3b04      	subgt	r3, #4
 8008ed8:	9306      	strgt	r3, [sp, #24]
 8008eda:	9b06      	ldr	r3, [sp, #24]
 8008edc:	f1a3 0302 	sub.w	r3, r3, #2
 8008ee0:	bfcc      	ite	gt
 8008ee2:	2500      	movgt	r5, #0
 8008ee4:	2501      	movle	r5, #1
 8008ee6:	2b03      	cmp	r3, #3
 8008ee8:	f200 8087 	bhi.w	8008ffa <_dtoa_r+0x30a>
 8008eec:	e8df f003 	tbb	[pc, r3]
 8008ef0:	59383a2d 	.word	0x59383a2d
 8008ef4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008ef8:	441d      	add	r5, r3
 8008efa:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008efe:	2b20      	cmp	r3, #32
 8008f00:	bfc1      	itttt	gt
 8008f02:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008f06:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008f0a:	fa0b f303 	lslgt.w	r3, fp, r3
 8008f0e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008f12:	bfda      	itte	le
 8008f14:	f1c3 0320 	rsble	r3, r3, #32
 8008f18:	fa06 f003 	lslle.w	r0, r6, r3
 8008f1c:	4318      	orrgt	r0, r3
 8008f1e:	f7f7 faf1 	bl	8000504 <__aeabi_ui2d>
 8008f22:	2301      	movs	r3, #1
 8008f24:	4606      	mov	r6, r0
 8008f26:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008f2a:	3d01      	subs	r5, #1
 8008f2c:	930e      	str	r3, [sp, #56]	; 0x38
 8008f2e:	e76a      	b.n	8008e06 <_dtoa_r+0x116>
 8008f30:	2301      	movs	r3, #1
 8008f32:	e7b2      	b.n	8008e9a <_dtoa_r+0x1aa>
 8008f34:	900b      	str	r0, [sp, #44]	; 0x2c
 8008f36:	e7b1      	b.n	8008e9c <_dtoa_r+0x1ac>
 8008f38:	9b04      	ldr	r3, [sp, #16]
 8008f3a:	9a00      	ldr	r2, [sp, #0]
 8008f3c:	1a9b      	subs	r3, r3, r2
 8008f3e:	9304      	str	r3, [sp, #16]
 8008f40:	4253      	negs	r3, r2
 8008f42:	9307      	str	r3, [sp, #28]
 8008f44:	2300      	movs	r3, #0
 8008f46:	930a      	str	r3, [sp, #40]	; 0x28
 8008f48:	e7bf      	b.n	8008eca <_dtoa_r+0x1da>
 8008f4a:	2300      	movs	r3, #0
 8008f4c:	9308      	str	r3, [sp, #32]
 8008f4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	dc55      	bgt.n	8009000 <_dtoa_r+0x310>
 8008f54:	2301      	movs	r3, #1
 8008f56:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008f5a:	461a      	mov	r2, r3
 8008f5c:	9209      	str	r2, [sp, #36]	; 0x24
 8008f5e:	e00c      	b.n	8008f7a <_dtoa_r+0x28a>
 8008f60:	2301      	movs	r3, #1
 8008f62:	e7f3      	b.n	8008f4c <_dtoa_r+0x25c>
 8008f64:	2300      	movs	r3, #0
 8008f66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008f68:	9308      	str	r3, [sp, #32]
 8008f6a:	9b00      	ldr	r3, [sp, #0]
 8008f6c:	4413      	add	r3, r2
 8008f6e:	9302      	str	r3, [sp, #8]
 8008f70:	3301      	adds	r3, #1
 8008f72:	2b01      	cmp	r3, #1
 8008f74:	9303      	str	r3, [sp, #12]
 8008f76:	bfb8      	it	lt
 8008f78:	2301      	movlt	r3, #1
 8008f7a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	6042      	str	r2, [r0, #4]
 8008f80:	2204      	movs	r2, #4
 8008f82:	f102 0614 	add.w	r6, r2, #20
 8008f86:	429e      	cmp	r6, r3
 8008f88:	6841      	ldr	r1, [r0, #4]
 8008f8a:	d93d      	bls.n	8009008 <_dtoa_r+0x318>
 8008f8c:	4620      	mov	r0, r4
 8008f8e:	f001 f84f 	bl	800a030 <_Balloc>
 8008f92:	9001      	str	r0, [sp, #4]
 8008f94:	2800      	cmp	r0, #0
 8008f96:	d13b      	bne.n	8009010 <_dtoa_r+0x320>
 8008f98:	4b11      	ldr	r3, [pc, #68]	; (8008fe0 <_dtoa_r+0x2f0>)
 8008f9a:	4602      	mov	r2, r0
 8008f9c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008fa0:	e6c0      	b.n	8008d24 <_dtoa_r+0x34>
 8008fa2:	2301      	movs	r3, #1
 8008fa4:	e7df      	b.n	8008f66 <_dtoa_r+0x276>
 8008fa6:	bf00      	nop
 8008fa8:	636f4361 	.word	0x636f4361
 8008fac:	3fd287a7 	.word	0x3fd287a7
 8008fb0:	8b60c8b3 	.word	0x8b60c8b3
 8008fb4:	3fc68a28 	.word	0x3fc68a28
 8008fb8:	509f79fb 	.word	0x509f79fb
 8008fbc:	3fd34413 	.word	0x3fd34413
 8008fc0:	0800d3fa 	.word	0x0800d3fa
 8008fc4:	0800d411 	.word	0x0800d411
 8008fc8:	7ff00000 	.word	0x7ff00000
 8008fcc:	0800d3f6 	.word	0x0800d3f6
 8008fd0:	0800d3ed 	.word	0x0800d3ed
 8008fd4:	0800d231 	.word	0x0800d231
 8008fd8:	3ff80000 	.word	0x3ff80000
 8008fdc:	0800d580 	.word	0x0800d580
 8008fe0:	0800d46c 	.word	0x0800d46c
 8008fe4:	2501      	movs	r5, #1
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	9306      	str	r3, [sp, #24]
 8008fea:	9508      	str	r5, [sp, #32]
 8008fec:	f04f 33ff 	mov.w	r3, #4294967295
 8008ff0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008ff4:	2200      	movs	r2, #0
 8008ff6:	2312      	movs	r3, #18
 8008ff8:	e7b0      	b.n	8008f5c <_dtoa_r+0x26c>
 8008ffa:	2301      	movs	r3, #1
 8008ffc:	9308      	str	r3, [sp, #32]
 8008ffe:	e7f5      	b.n	8008fec <_dtoa_r+0x2fc>
 8009000:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009002:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009006:	e7b8      	b.n	8008f7a <_dtoa_r+0x28a>
 8009008:	3101      	adds	r1, #1
 800900a:	6041      	str	r1, [r0, #4]
 800900c:	0052      	lsls	r2, r2, #1
 800900e:	e7b8      	b.n	8008f82 <_dtoa_r+0x292>
 8009010:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009012:	9a01      	ldr	r2, [sp, #4]
 8009014:	601a      	str	r2, [r3, #0]
 8009016:	9b03      	ldr	r3, [sp, #12]
 8009018:	2b0e      	cmp	r3, #14
 800901a:	f200 809d 	bhi.w	8009158 <_dtoa_r+0x468>
 800901e:	2d00      	cmp	r5, #0
 8009020:	f000 809a 	beq.w	8009158 <_dtoa_r+0x468>
 8009024:	9b00      	ldr	r3, [sp, #0]
 8009026:	2b00      	cmp	r3, #0
 8009028:	dd32      	ble.n	8009090 <_dtoa_r+0x3a0>
 800902a:	4ab7      	ldr	r2, [pc, #732]	; (8009308 <_dtoa_r+0x618>)
 800902c:	f003 030f 	and.w	r3, r3, #15
 8009030:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009034:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009038:	9b00      	ldr	r3, [sp, #0]
 800903a:	05d8      	lsls	r0, r3, #23
 800903c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8009040:	d516      	bpl.n	8009070 <_dtoa_r+0x380>
 8009042:	4bb2      	ldr	r3, [pc, #712]	; (800930c <_dtoa_r+0x61c>)
 8009044:	ec51 0b19 	vmov	r0, r1, d9
 8009048:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800904c:	f7f7 fbfe 	bl	800084c <__aeabi_ddiv>
 8009050:	f007 070f 	and.w	r7, r7, #15
 8009054:	4682      	mov	sl, r0
 8009056:	468b      	mov	fp, r1
 8009058:	2503      	movs	r5, #3
 800905a:	4eac      	ldr	r6, [pc, #688]	; (800930c <_dtoa_r+0x61c>)
 800905c:	b957      	cbnz	r7, 8009074 <_dtoa_r+0x384>
 800905e:	4642      	mov	r2, r8
 8009060:	464b      	mov	r3, r9
 8009062:	4650      	mov	r0, sl
 8009064:	4659      	mov	r1, fp
 8009066:	f7f7 fbf1 	bl	800084c <__aeabi_ddiv>
 800906a:	4682      	mov	sl, r0
 800906c:	468b      	mov	fp, r1
 800906e:	e028      	b.n	80090c2 <_dtoa_r+0x3d2>
 8009070:	2502      	movs	r5, #2
 8009072:	e7f2      	b.n	800905a <_dtoa_r+0x36a>
 8009074:	07f9      	lsls	r1, r7, #31
 8009076:	d508      	bpl.n	800908a <_dtoa_r+0x39a>
 8009078:	4640      	mov	r0, r8
 800907a:	4649      	mov	r1, r9
 800907c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009080:	f7f7 faba 	bl	80005f8 <__aeabi_dmul>
 8009084:	3501      	adds	r5, #1
 8009086:	4680      	mov	r8, r0
 8009088:	4689      	mov	r9, r1
 800908a:	107f      	asrs	r7, r7, #1
 800908c:	3608      	adds	r6, #8
 800908e:	e7e5      	b.n	800905c <_dtoa_r+0x36c>
 8009090:	f000 809b 	beq.w	80091ca <_dtoa_r+0x4da>
 8009094:	9b00      	ldr	r3, [sp, #0]
 8009096:	4f9d      	ldr	r7, [pc, #628]	; (800930c <_dtoa_r+0x61c>)
 8009098:	425e      	negs	r6, r3
 800909a:	4b9b      	ldr	r3, [pc, #620]	; (8009308 <_dtoa_r+0x618>)
 800909c:	f006 020f 	and.w	r2, r6, #15
 80090a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80090a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090a8:	ec51 0b19 	vmov	r0, r1, d9
 80090ac:	f7f7 faa4 	bl	80005f8 <__aeabi_dmul>
 80090b0:	1136      	asrs	r6, r6, #4
 80090b2:	4682      	mov	sl, r0
 80090b4:	468b      	mov	fp, r1
 80090b6:	2300      	movs	r3, #0
 80090b8:	2502      	movs	r5, #2
 80090ba:	2e00      	cmp	r6, #0
 80090bc:	d17a      	bne.n	80091b4 <_dtoa_r+0x4c4>
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d1d3      	bne.n	800906a <_dtoa_r+0x37a>
 80090c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	f000 8082 	beq.w	80091ce <_dtoa_r+0x4de>
 80090ca:	4b91      	ldr	r3, [pc, #580]	; (8009310 <_dtoa_r+0x620>)
 80090cc:	2200      	movs	r2, #0
 80090ce:	4650      	mov	r0, sl
 80090d0:	4659      	mov	r1, fp
 80090d2:	f7f7 fd03 	bl	8000adc <__aeabi_dcmplt>
 80090d6:	2800      	cmp	r0, #0
 80090d8:	d079      	beq.n	80091ce <_dtoa_r+0x4de>
 80090da:	9b03      	ldr	r3, [sp, #12]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d076      	beq.n	80091ce <_dtoa_r+0x4de>
 80090e0:	9b02      	ldr	r3, [sp, #8]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	dd36      	ble.n	8009154 <_dtoa_r+0x464>
 80090e6:	9b00      	ldr	r3, [sp, #0]
 80090e8:	4650      	mov	r0, sl
 80090ea:	4659      	mov	r1, fp
 80090ec:	1e5f      	subs	r7, r3, #1
 80090ee:	2200      	movs	r2, #0
 80090f0:	4b88      	ldr	r3, [pc, #544]	; (8009314 <_dtoa_r+0x624>)
 80090f2:	f7f7 fa81 	bl	80005f8 <__aeabi_dmul>
 80090f6:	9e02      	ldr	r6, [sp, #8]
 80090f8:	4682      	mov	sl, r0
 80090fa:	468b      	mov	fp, r1
 80090fc:	3501      	adds	r5, #1
 80090fe:	4628      	mov	r0, r5
 8009100:	f7f7 fa10 	bl	8000524 <__aeabi_i2d>
 8009104:	4652      	mov	r2, sl
 8009106:	465b      	mov	r3, fp
 8009108:	f7f7 fa76 	bl	80005f8 <__aeabi_dmul>
 800910c:	4b82      	ldr	r3, [pc, #520]	; (8009318 <_dtoa_r+0x628>)
 800910e:	2200      	movs	r2, #0
 8009110:	f7f7 f8bc 	bl	800028c <__adddf3>
 8009114:	46d0      	mov	r8, sl
 8009116:	46d9      	mov	r9, fp
 8009118:	4682      	mov	sl, r0
 800911a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800911e:	2e00      	cmp	r6, #0
 8009120:	d158      	bne.n	80091d4 <_dtoa_r+0x4e4>
 8009122:	4b7e      	ldr	r3, [pc, #504]	; (800931c <_dtoa_r+0x62c>)
 8009124:	2200      	movs	r2, #0
 8009126:	4640      	mov	r0, r8
 8009128:	4649      	mov	r1, r9
 800912a:	f7f7 f8ad 	bl	8000288 <__aeabi_dsub>
 800912e:	4652      	mov	r2, sl
 8009130:	465b      	mov	r3, fp
 8009132:	4680      	mov	r8, r0
 8009134:	4689      	mov	r9, r1
 8009136:	f7f7 fcef 	bl	8000b18 <__aeabi_dcmpgt>
 800913a:	2800      	cmp	r0, #0
 800913c:	f040 8295 	bne.w	800966a <_dtoa_r+0x97a>
 8009140:	4652      	mov	r2, sl
 8009142:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009146:	4640      	mov	r0, r8
 8009148:	4649      	mov	r1, r9
 800914a:	f7f7 fcc7 	bl	8000adc <__aeabi_dcmplt>
 800914e:	2800      	cmp	r0, #0
 8009150:	f040 8289 	bne.w	8009666 <_dtoa_r+0x976>
 8009154:	ec5b ab19 	vmov	sl, fp, d9
 8009158:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800915a:	2b00      	cmp	r3, #0
 800915c:	f2c0 8148 	blt.w	80093f0 <_dtoa_r+0x700>
 8009160:	9a00      	ldr	r2, [sp, #0]
 8009162:	2a0e      	cmp	r2, #14
 8009164:	f300 8144 	bgt.w	80093f0 <_dtoa_r+0x700>
 8009168:	4b67      	ldr	r3, [pc, #412]	; (8009308 <_dtoa_r+0x618>)
 800916a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800916e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009172:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009174:	2b00      	cmp	r3, #0
 8009176:	f280 80d5 	bge.w	8009324 <_dtoa_r+0x634>
 800917a:	9b03      	ldr	r3, [sp, #12]
 800917c:	2b00      	cmp	r3, #0
 800917e:	f300 80d1 	bgt.w	8009324 <_dtoa_r+0x634>
 8009182:	f040 826f 	bne.w	8009664 <_dtoa_r+0x974>
 8009186:	4b65      	ldr	r3, [pc, #404]	; (800931c <_dtoa_r+0x62c>)
 8009188:	2200      	movs	r2, #0
 800918a:	4640      	mov	r0, r8
 800918c:	4649      	mov	r1, r9
 800918e:	f7f7 fa33 	bl	80005f8 <__aeabi_dmul>
 8009192:	4652      	mov	r2, sl
 8009194:	465b      	mov	r3, fp
 8009196:	f7f7 fcb5 	bl	8000b04 <__aeabi_dcmpge>
 800919a:	9e03      	ldr	r6, [sp, #12]
 800919c:	4637      	mov	r7, r6
 800919e:	2800      	cmp	r0, #0
 80091a0:	f040 8245 	bne.w	800962e <_dtoa_r+0x93e>
 80091a4:	9d01      	ldr	r5, [sp, #4]
 80091a6:	2331      	movs	r3, #49	; 0x31
 80091a8:	f805 3b01 	strb.w	r3, [r5], #1
 80091ac:	9b00      	ldr	r3, [sp, #0]
 80091ae:	3301      	adds	r3, #1
 80091b0:	9300      	str	r3, [sp, #0]
 80091b2:	e240      	b.n	8009636 <_dtoa_r+0x946>
 80091b4:	07f2      	lsls	r2, r6, #31
 80091b6:	d505      	bpl.n	80091c4 <_dtoa_r+0x4d4>
 80091b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80091bc:	f7f7 fa1c 	bl	80005f8 <__aeabi_dmul>
 80091c0:	3501      	adds	r5, #1
 80091c2:	2301      	movs	r3, #1
 80091c4:	1076      	asrs	r6, r6, #1
 80091c6:	3708      	adds	r7, #8
 80091c8:	e777      	b.n	80090ba <_dtoa_r+0x3ca>
 80091ca:	2502      	movs	r5, #2
 80091cc:	e779      	b.n	80090c2 <_dtoa_r+0x3d2>
 80091ce:	9f00      	ldr	r7, [sp, #0]
 80091d0:	9e03      	ldr	r6, [sp, #12]
 80091d2:	e794      	b.n	80090fe <_dtoa_r+0x40e>
 80091d4:	9901      	ldr	r1, [sp, #4]
 80091d6:	4b4c      	ldr	r3, [pc, #304]	; (8009308 <_dtoa_r+0x618>)
 80091d8:	4431      	add	r1, r6
 80091da:	910d      	str	r1, [sp, #52]	; 0x34
 80091dc:	9908      	ldr	r1, [sp, #32]
 80091de:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80091e2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80091e6:	2900      	cmp	r1, #0
 80091e8:	d043      	beq.n	8009272 <_dtoa_r+0x582>
 80091ea:	494d      	ldr	r1, [pc, #308]	; (8009320 <_dtoa_r+0x630>)
 80091ec:	2000      	movs	r0, #0
 80091ee:	f7f7 fb2d 	bl	800084c <__aeabi_ddiv>
 80091f2:	4652      	mov	r2, sl
 80091f4:	465b      	mov	r3, fp
 80091f6:	f7f7 f847 	bl	8000288 <__aeabi_dsub>
 80091fa:	9d01      	ldr	r5, [sp, #4]
 80091fc:	4682      	mov	sl, r0
 80091fe:	468b      	mov	fp, r1
 8009200:	4649      	mov	r1, r9
 8009202:	4640      	mov	r0, r8
 8009204:	f7f7 fca8 	bl	8000b58 <__aeabi_d2iz>
 8009208:	4606      	mov	r6, r0
 800920a:	f7f7 f98b 	bl	8000524 <__aeabi_i2d>
 800920e:	4602      	mov	r2, r0
 8009210:	460b      	mov	r3, r1
 8009212:	4640      	mov	r0, r8
 8009214:	4649      	mov	r1, r9
 8009216:	f7f7 f837 	bl	8000288 <__aeabi_dsub>
 800921a:	3630      	adds	r6, #48	; 0x30
 800921c:	f805 6b01 	strb.w	r6, [r5], #1
 8009220:	4652      	mov	r2, sl
 8009222:	465b      	mov	r3, fp
 8009224:	4680      	mov	r8, r0
 8009226:	4689      	mov	r9, r1
 8009228:	f7f7 fc58 	bl	8000adc <__aeabi_dcmplt>
 800922c:	2800      	cmp	r0, #0
 800922e:	d163      	bne.n	80092f8 <_dtoa_r+0x608>
 8009230:	4642      	mov	r2, r8
 8009232:	464b      	mov	r3, r9
 8009234:	4936      	ldr	r1, [pc, #216]	; (8009310 <_dtoa_r+0x620>)
 8009236:	2000      	movs	r0, #0
 8009238:	f7f7 f826 	bl	8000288 <__aeabi_dsub>
 800923c:	4652      	mov	r2, sl
 800923e:	465b      	mov	r3, fp
 8009240:	f7f7 fc4c 	bl	8000adc <__aeabi_dcmplt>
 8009244:	2800      	cmp	r0, #0
 8009246:	f040 80b5 	bne.w	80093b4 <_dtoa_r+0x6c4>
 800924a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800924c:	429d      	cmp	r5, r3
 800924e:	d081      	beq.n	8009154 <_dtoa_r+0x464>
 8009250:	4b30      	ldr	r3, [pc, #192]	; (8009314 <_dtoa_r+0x624>)
 8009252:	2200      	movs	r2, #0
 8009254:	4650      	mov	r0, sl
 8009256:	4659      	mov	r1, fp
 8009258:	f7f7 f9ce 	bl	80005f8 <__aeabi_dmul>
 800925c:	4b2d      	ldr	r3, [pc, #180]	; (8009314 <_dtoa_r+0x624>)
 800925e:	4682      	mov	sl, r0
 8009260:	468b      	mov	fp, r1
 8009262:	4640      	mov	r0, r8
 8009264:	4649      	mov	r1, r9
 8009266:	2200      	movs	r2, #0
 8009268:	f7f7 f9c6 	bl	80005f8 <__aeabi_dmul>
 800926c:	4680      	mov	r8, r0
 800926e:	4689      	mov	r9, r1
 8009270:	e7c6      	b.n	8009200 <_dtoa_r+0x510>
 8009272:	4650      	mov	r0, sl
 8009274:	4659      	mov	r1, fp
 8009276:	f7f7 f9bf 	bl	80005f8 <__aeabi_dmul>
 800927a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800927c:	9d01      	ldr	r5, [sp, #4]
 800927e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009280:	4682      	mov	sl, r0
 8009282:	468b      	mov	fp, r1
 8009284:	4649      	mov	r1, r9
 8009286:	4640      	mov	r0, r8
 8009288:	f7f7 fc66 	bl	8000b58 <__aeabi_d2iz>
 800928c:	4606      	mov	r6, r0
 800928e:	f7f7 f949 	bl	8000524 <__aeabi_i2d>
 8009292:	3630      	adds	r6, #48	; 0x30
 8009294:	4602      	mov	r2, r0
 8009296:	460b      	mov	r3, r1
 8009298:	4640      	mov	r0, r8
 800929a:	4649      	mov	r1, r9
 800929c:	f7f6 fff4 	bl	8000288 <__aeabi_dsub>
 80092a0:	f805 6b01 	strb.w	r6, [r5], #1
 80092a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80092a6:	429d      	cmp	r5, r3
 80092a8:	4680      	mov	r8, r0
 80092aa:	4689      	mov	r9, r1
 80092ac:	f04f 0200 	mov.w	r2, #0
 80092b0:	d124      	bne.n	80092fc <_dtoa_r+0x60c>
 80092b2:	4b1b      	ldr	r3, [pc, #108]	; (8009320 <_dtoa_r+0x630>)
 80092b4:	4650      	mov	r0, sl
 80092b6:	4659      	mov	r1, fp
 80092b8:	f7f6 ffe8 	bl	800028c <__adddf3>
 80092bc:	4602      	mov	r2, r0
 80092be:	460b      	mov	r3, r1
 80092c0:	4640      	mov	r0, r8
 80092c2:	4649      	mov	r1, r9
 80092c4:	f7f7 fc28 	bl	8000b18 <__aeabi_dcmpgt>
 80092c8:	2800      	cmp	r0, #0
 80092ca:	d173      	bne.n	80093b4 <_dtoa_r+0x6c4>
 80092cc:	4652      	mov	r2, sl
 80092ce:	465b      	mov	r3, fp
 80092d0:	4913      	ldr	r1, [pc, #76]	; (8009320 <_dtoa_r+0x630>)
 80092d2:	2000      	movs	r0, #0
 80092d4:	f7f6 ffd8 	bl	8000288 <__aeabi_dsub>
 80092d8:	4602      	mov	r2, r0
 80092da:	460b      	mov	r3, r1
 80092dc:	4640      	mov	r0, r8
 80092de:	4649      	mov	r1, r9
 80092e0:	f7f7 fbfc 	bl	8000adc <__aeabi_dcmplt>
 80092e4:	2800      	cmp	r0, #0
 80092e6:	f43f af35 	beq.w	8009154 <_dtoa_r+0x464>
 80092ea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80092ec:	1e6b      	subs	r3, r5, #1
 80092ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80092f0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80092f4:	2b30      	cmp	r3, #48	; 0x30
 80092f6:	d0f8      	beq.n	80092ea <_dtoa_r+0x5fa>
 80092f8:	9700      	str	r7, [sp, #0]
 80092fa:	e049      	b.n	8009390 <_dtoa_r+0x6a0>
 80092fc:	4b05      	ldr	r3, [pc, #20]	; (8009314 <_dtoa_r+0x624>)
 80092fe:	f7f7 f97b 	bl	80005f8 <__aeabi_dmul>
 8009302:	4680      	mov	r8, r0
 8009304:	4689      	mov	r9, r1
 8009306:	e7bd      	b.n	8009284 <_dtoa_r+0x594>
 8009308:	0800d580 	.word	0x0800d580
 800930c:	0800d558 	.word	0x0800d558
 8009310:	3ff00000 	.word	0x3ff00000
 8009314:	40240000 	.word	0x40240000
 8009318:	401c0000 	.word	0x401c0000
 800931c:	40140000 	.word	0x40140000
 8009320:	3fe00000 	.word	0x3fe00000
 8009324:	9d01      	ldr	r5, [sp, #4]
 8009326:	4656      	mov	r6, sl
 8009328:	465f      	mov	r7, fp
 800932a:	4642      	mov	r2, r8
 800932c:	464b      	mov	r3, r9
 800932e:	4630      	mov	r0, r6
 8009330:	4639      	mov	r1, r7
 8009332:	f7f7 fa8b 	bl	800084c <__aeabi_ddiv>
 8009336:	f7f7 fc0f 	bl	8000b58 <__aeabi_d2iz>
 800933a:	4682      	mov	sl, r0
 800933c:	f7f7 f8f2 	bl	8000524 <__aeabi_i2d>
 8009340:	4642      	mov	r2, r8
 8009342:	464b      	mov	r3, r9
 8009344:	f7f7 f958 	bl	80005f8 <__aeabi_dmul>
 8009348:	4602      	mov	r2, r0
 800934a:	460b      	mov	r3, r1
 800934c:	4630      	mov	r0, r6
 800934e:	4639      	mov	r1, r7
 8009350:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8009354:	f7f6 ff98 	bl	8000288 <__aeabi_dsub>
 8009358:	f805 6b01 	strb.w	r6, [r5], #1
 800935c:	9e01      	ldr	r6, [sp, #4]
 800935e:	9f03      	ldr	r7, [sp, #12]
 8009360:	1bae      	subs	r6, r5, r6
 8009362:	42b7      	cmp	r7, r6
 8009364:	4602      	mov	r2, r0
 8009366:	460b      	mov	r3, r1
 8009368:	d135      	bne.n	80093d6 <_dtoa_r+0x6e6>
 800936a:	f7f6 ff8f 	bl	800028c <__adddf3>
 800936e:	4642      	mov	r2, r8
 8009370:	464b      	mov	r3, r9
 8009372:	4606      	mov	r6, r0
 8009374:	460f      	mov	r7, r1
 8009376:	f7f7 fbcf 	bl	8000b18 <__aeabi_dcmpgt>
 800937a:	b9d0      	cbnz	r0, 80093b2 <_dtoa_r+0x6c2>
 800937c:	4642      	mov	r2, r8
 800937e:	464b      	mov	r3, r9
 8009380:	4630      	mov	r0, r6
 8009382:	4639      	mov	r1, r7
 8009384:	f7f7 fba0 	bl	8000ac8 <__aeabi_dcmpeq>
 8009388:	b110      	cbz	r0, 8009390 <_dtoa_r+0x6a0>
 800938a:	f01a 0f01 	tst.w	sl, #1
 800938e:	d110      	bne.n	80093b2 <_dtoa_r+0x6c2>
 8009390:	4620      	mov	r0, r4
 8009392:	ee18 1a10 	vmov	r1, s16
 8009396:	f000 fe8b 	bl	800a0b0 <_Bfree>
 800939a:	2300      	movs	r3, #0
 800939c:	9800      	ldr	r0, [sp, #0]
 800939e:	702b      	strb	r3, [r5, #0]
 80093a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80093a2:	3001      	adds	r0, #1
 80093a4:	6018      	str	r0, [r3, #0]
 80093a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	f43f acf1 	beq.w	8008d90 <_dtoa_r+0xa0>
 80093ae:	601d      	str	r5, [r3, #0]
 80093b0:	e4ee      	b.n	8008d90 <_dtoa_r+0xa0>
 80093b2:	9f00      	ldr	r7, [sp, #0]
 80093b4:	462b      	mov	r3, r5
 80093b6:	461d      	mov	r5, r3
 80093b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80093bc:	2a39      	cmp	r2, #57	; 0x39
 80093be:	d106      	bne.n	80093ce <_dtoa_r+0x6de>
 80093c0:	9a01      	ldr	r2, [sp, #4]
 80093c2:	429a      	cmp	r2, r3
 80093c4:	d1f7      	bne.n	80093b6 <_dtoa_r+0x6c6>
 80093c6:	9901      	ldr	r1, [sp, #4]
 80093c8:	2230      	movs	r2, #48	; 0x30
 80093ca:	3701      	adds	r7, #1
 80093cc:	700a      	strb	r2, [r1, #0]
 80093ce:	781a      	ldrb	r2, [r3, #0]
 80093d0:	3201      	adds	r2, #1
 80093d2:	701a      	strb	r2, [r3, #0]
 80093d4:	e790      	b.n	80092f8 <_dtoa_r+0x608>
 80093d6:	4ba6      	ldr	r3, [pc, #664]	; (8009670 <_dtoa_r+0x980>)
 80093d8:	2200      	movs	r2, #0
 80093da:	f7f7 f90d 	bl	80005f8 <__aeabi_dmul>
 80093de:	2200      	movs	r2, #0
 80093e0:	2300      	movs	r3, #0
 80093e2:	4606      	mov	r6, r0
 80093e4:	460f      	mov	r7, r1
 80093e6:	f7f7 fb6f 	bl	8000ac8 <__aeabi_dcmpeq>
 80093ea:	2800      	cmp	r0, #0
 80093ec:	d09d      	beq.n	800932a <_dtoa_r+0x63a>
 80093ee:	e7cf      	b.n	8009390 <_dtoa_r+0x6a0>
 80093f0:	9a08      	ldr	r2, [sp, #32]
 80093f2:	2a00      	cmp	r2, #0
 80093f4:	f000 80d7 	beq.w	80095a6 <_dtoa_r+0x8b6>
 80093f8:	9a06      	ldr	r2, [sp, #24]
 80093fa:	2a01      	cmp	r2, #1
 80093fc:	f300 80ba 	bgt.w	8009574 <_dtoa_r+0x884>
 8009400:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009402:	2a00      	cmp	r2, #0
 8009404:	f000 80b2 	beq.w	800956c <_dtoa_r+0x87c>
 8009408:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800940c:	9e07      	ldr	r6, [sp, #28]
 800940e:	9d04      	ldr	r5, [sp, #16]
 8009410:	9a04      	ldr	r2, [sp, #16]
 8009412:	441a      	add	r2, r3
 8009414:	9204      	str	r2, [sp, #16]
 8009416:	9a05      	ldr	r2, [sp, #20]
 8009418:	2101      	movs	r1, #1
 800941a:	441a      	add	r2, r3
 800941c:	4620      	mov	r0, r4
 800941e:	9205      	str	r2, [sp, #20]
 8009420:	f000 ff48 	bl	800a2b4 <__i2b>
 8009424:	4607      	mov	r7, r0
 8009426:	2d00      	cmp	r5, #0
 8009428:	dd0c      	ble.n	8009444 <_dtoa_r+0x754>
 800942a:	9b05      	ldr	r3, [sp, #20]
 800942c:	2b00      	cmp	r3, #0
 800942e:	dd09      	ble.n	8009444 <_dtoa_r+0x754>
 8009430:	42ab      	cmp	r3, r5
 8009432:	9a04      	ldr	r2, [sp, #16]
 8009434:	bfa8      	it	ge
 8009436:	462b      	movge	r3, r5
 8009438:	1ad2      	subs	r2, r2, r3
 800943a:	9204      	str	r2, [sp, #16]
 800943c:	9a05      	ldr	r2, [sp, #20]
 800943e:	1aed      	subs	r5, r5, r3
 8009440:	1ad3      	subs	r3, r2, r3
 8009442:	9305      	str	r3, [sp, #20]
 8009444:	9b07      	ldr	r3, [sp, #28]
 8009446:	b31b      	cbz	r3, 8009490 <_dtoa_r+0x7a0>
 8009448:	9b08      	ldr	r3, [sp, #32]
 800944a:	2b00      	cmp	r3, #0
 800944c:	f000 80af 	beq.w	80095ae <_dtoa_r+0x8be>
 8009450:	2e00      	cmp	r6, #0
 8009452:	dd13      	ble.n	800947c <_dtoa_r+0x78c>
 8009454:	4639      	mov	r1, r7
 8009456:	4632      	mov	r2, r6
 8009458:	4620      	mov	r0, r4
 800945a:	f000 ffeb 	bl	800a434 <__pow5mult>
 800945e:	ee18 2a10 	vmov	r2, s16
 8009462:	4601      	mov	r1, r0
 8009464:	4607      	mov	r7, r0
 8009466:	4620      	mov	r0, r4
 8009468:	f000 ff3a 	bl	800a2e0 <__multiply>
 800946c:	ee18 1a10 	vmov	r1, s16
 8009470:	4680      	mov	r8, r0
 8009472:	4620      	mov	r0, r4
 8009474:	f000 fe1c 	bl	800a0b0 <_Bfree>
 8009478:	ee08 8a10 	vmov	s16, r8
 800947c:	9b07      	ldr	r3, [sp, #28]
 800947e:	1b9a      	subs	r2, r3, r6
 8009480:	d006      	beq.n	8009490 <_dtoa_r+0x7a0>
 8009482:	ee18 1a10 	vmov	r1, s16
 8009486:	4620      	mov	r0, r4
 8009488:	f000 ffd4 	bl	800a434 <__pow5mult>
 800948c:	ee08 0a10 	vmov	s16, r0
 8009490:	2101      	movs	r1, #1
 8009492:	4620      	mov	r0, r4
 8009494:	f000 ff0e 	bl	800a2b4 <__i2b>
 8009498:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800949a:	2b00      	cmp	r3, #0
 800949c:	4606      	mov	r6, r0
 800949e:	f340 8088 	ble.w	80095b2 <_dtoa_r+0x8c2>
 80094a2:	461a      	mov	r2, r3
 80094a4:	4601      	mov	r1, r0
 80094a6:	4620      	mov	r0, r4
 80094a8:	f000 ffc4 	bl	800a434 <__pow5mult>
 80094ac:	9b06      	ldr	r3, [sp, #24]
 80094ae:	2b01      	cmp	r3, #1
 80094b0:	4606      	mov	r6, r0
 80094b2:	f340 8081 	ble.w	80095b8 <_dtoa_r+0x8c8>
 80094b6:	f04f 0800 	mov.w	r8, #0
 80094ba:	6933      	ldr	r3, [r6, #16]
 80094bc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80094c0:	6918      	ldr	r0, [r3, #16]
 80094c2:	f000 fea7 	bl	800a214 <__hi0bits>
 80094c6:	f1c0 0020 	rsb	r0, r0, #32
 80094ca:	9b05      	ldr	r3, [sp, #20]
 80094cc:	4418      	add	r0, r3
 80094ce:	f010 001f 	ands.w	r0, r0, #31
 80094d2:	f000 8092 	beq.w	80095fa <_dtoa_r+0x90a>
 80094d6:	f1c0 0320 	rsb	r3, r0, #32
 80094da:	2b04      	cmp	r3, #4
 80094dc:	f340 808a 	ble.w	80095f4 <_dtoa_r+0x904>
 80094e0:	f1c0 001c 	rsb	r0, r0, #28
 80094e4:	9b04      	ldr	r3, [sp, #16]
 80094e6:	4403      	add	r3, r0
 80094e8:	9304      	str	r3, [sp, #16]
 80094ea:	9b05      	ldr	r3, [sp, #20]
 80094ec:	4403      	add	r3, r0
 80094ee:	4405      	add	r5, r0
 80094f0:	9305      	str	r3, [sp, #20]
 80094f2:	9b04      	ldr	r3, [sp, #16]
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	dd07      	ble.n	8009508 <_dtoa_r+0x818>
 80094f8:	ee18 1a10 	vmov	r1, s16
 80094fc:	461a      	mov	r2, r3
 80094fe:	4620      	mov	r0, r4
 8009500:	f000 fff2 	bl	800a4e8 <__lshift>
 8009504:	ee08 0a10 	vmov	s16, r0
 8009508:	9b05      	ldr	r3, [sp, #20]
 800950a:	2b00      	cmp	r3, #0
 800950c:	dd05      	ble.n	800951a <_dtoa_r+0x82a>
 800950e:	4631      	mov	r1, r6
 8009510:	461a      	mov	r2, r3
 8009512:	4620      	mov	r0, r4
 8009514:	f000 ffe8 	bl	800a4e8 <__lshift>
 8009518:	4606      	mov	r6, r0
 800951a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800951c:	2b00      	cmp	r3, #0
 800951e:	d06e      	beq.n	80095fe <_dtoa_r+0x90e>
 8009520:	ee18 0a10 	vmov	r0, s16
 8009524:	4631      	mov	r1, r6
 8009526:	f001 f84f 	bl	800a5c8 <__mcmp>
 800952a:	2800      	cmp	r0, #0
 800952c:	da67      	bge.n	80095fe <_dtoa_r+0x90e>
 800952e:	9b00      	ldr	r3, [sp, #0]
 8009530:	3b01      	subs	r3, #1
 8009532:	ee18 1a10 	vmov	r1, s16
 8009536:	9300      	str	r3, [sp, #0]
 8009538:	220a      	movs	r2, #10
 800953a:	2300      	movs	r3, #0
 800953c:	4620      	mov	r0, r4
 800953e:	f000 fdd9 	bl	800a0f4 <__multadd>
 8009542:	9b08      	ldr	r3, [sp, #32]
 8009544:	ee08 0a10 	vmov	s16, r0
 8009548:	2b00      	cmp	r3, #0
 800954a:	f000 81b1 	beq.w	80098b0 <_dtoa_r+0xbc0>
 800954e:	2300      	movs	r3, #0
 8009550:	4639      	mov	r1, r7
 8009552:	220a      	movs	r2, #10
 8009554:	4620      	mov	r0, r4
 8009556:	f000 fdcd 	bl	800a0f4 <__multadd>
 800955a:	9b02      	ldr	r3, [sp, #8]
 800955c:	2b00      	cmp	r3, #0
 800955e:	4607      	mov	r7, r0
 8009560:	f300 808e 	bgt.w	8009680 <_dtoa_r+0x990>
 8009564:	9b06      	ldr	r3, [sp, #24]
 8009566:	2b02      	cmp	r3, #2
 8009568:	dc51      	bgt.n	800960e <_dtoa_r+0x91e>
 800956a:	e089      	b.n	8009680 <_dtoa_r+0x990>
 800956c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800956e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009572:	e74b      	b.n	800940c <_dtoa_r+0x71c>
 8009574:	9b03      	ldr	r3, [sp, #12]
 8009576:	1e5e      	subs	r6, r3, #1
 8009578:	9b07      	ldr	r3, [sp, #28]
 800957a:	42b3      	cmp	r3, r6
 800957c:	bfbf      	itttt	lt
 800957e:	9b07      	ldrlt	r3, [sp, #28]
 8009580:	9607      	strlt	r6, [sp, #28]
 8009582:	1af2      	sublt	r2, r6, r3
 8009584:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009586:	bfb6      	itet	lt
 8009588:	189b      	addlt	r3, r3, r2
 800958a:	1b9e      	subge	r6, r3, r6
 800958c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800958e:	9b03      	ldr	r3, [sp, #12]
 8009590:	bfb8      	it	lt
 8009592:	2600      	movlt	r6, #0
 8009594:	2b00      	cmp	r3, #0
 8009596:	bfb7      	itett	lt
 8009598:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800959c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80095a0:	1a9d      	sublt	r5, r3, r2
 80095a2:	2300      	movlt	r3, #0
 80095a4:	e734      	b.n	8009410 <_dtoa_r+0x720>
 80095a6:	9e07      	ldr	r6, [sp, #28]
 80095a8:	9d04      	ldr	r5, [sp, #16]
 80095aa:	9f08      	ldr	r7, [sp, #32]
 80095ac:	e73b      	b.n	8009426 <_dtoa_r+0x736>
 80095ae:	9a07      	ldr	r2, [sp, #28]
 80095b0:	e767      	b.n	8009482 <_dtoa_r+0x792>
 80095b2:	9b06      	ldr	r3, [sp, #24]
 80095b4:	2b01      	cmp	r3, #1
 80095b6:	dc18      	bgt.n	80095ea <_dtoa_r+0x8fa>
 80095b8:	f1ba 0f00 	cmp.w	sl, #0
 80095bc:	d115      	bne.n	80095ea <_dtoa_r+0x8fa>
 80095be:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80095c2:	b993      	cbnz	r3, 80095ea <_dtoa_r+0x8fa>
 80095c4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80095c8:	0d1b      	lsrs	r3, r3, #20
 80095ca:	051b      	lsls	r3, r3, #20
 80095cc:	b183      	cbz	r3, 80095f0 <_dtoa_r+0x900>
 80095ce:	9b04      	ldr	r3, [sp, #16]
 80095d0:	3301      	adds	r3, #1
 80095d2:	9304      	str	r3, [sp, #16]
 80095d4:	9b05      	ldr	r3, [sp, #20]
 80095d6:	3301      	adds	r3, #1
 80095d8:	9305      	str	r3, [sp, #20]
 80095da:	f04f 0801 	mov.w	r8, #1
 80095de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	f47f af6a 	bne.w	80094ba <_dtoa_r+0x7ca>
 80095e6:	2001      	movs	r0, #1
 80095e8:	e76f      	b.n	80094ca <_dtoa_r+0x7da>
 80095ea:	f04f 0800 	mov.w	r8, #0
 80095ee:	e7f6      	b.n	80095de <_dtoa_r+0x8ee>
 80095f0:	4698      	mov	r8, r3
 80095f2:	e7f4      	b.n	80095de <_dtoa_r+0x8ee>
 80095f4:	f43f af7d 	beq.w	80094f2 <_dtoa_r+0x802>
 80095f8:	4618      	mov	r0, r3
 80095fa:	301c      	adds	r0, #28
 80095fc:	e772      	b.n	80094e4 <_dtoa_r+0x7f4>
 80095fe:	9b03      	ldr	r3, [sp, #12]
 8009600:	2b00      	cmp	r3, #0
 8009602:	dc37      	bgt.n	8009674 <_dtoa_r+0x984>
 8009604:	9b06      	ldr	r3, [sp, #24]
 8009606:	2b02      	cmp	r3, #2
 8009608:	dd34      	ble.n	8009674 <_dtoa_r+0x984>
 800960a:	9b03      	ldr	r3, [sp, #12]
 800960c:	9302      	str	r3, [sp, #8]
 800960e:	9b02      	ldr	r3, [sp, #8]
 8009610:	b96b      	cbnz	r3, 800962e <_dtoa_r+0x93e>
 8009612:	4631      	mov	r1, r6
 8009614:	2205      	movs	r2, #5
 8009616:	4620      	mov	r0, r4
 8009618:	f000 fd6c 	bl	800a0f4 <__multadd>
 800961c:	4601      	mov	r1, r0
 800961e:	4606      	mov	r6, r0
 8009620:	ee18 0a10 	vmov	r0, s16
 8009624:	f000 ffd0 	bl	800a5c8 <__mcmp>
 8009628:	2800      	cmp	r0, #0
 800962a:	f73f adbb 	bgt.w	80091a4 <_dtoa_r+0x4b4>
 800962e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009630:	9d01      	ldr	r5, [sp, #4]
 8009632:	43db      	mvns	r3, r3
 8009634:	9300      	str	r3, [sp, #0]
 8009636:	f04f 0800 	mov.w	r8, #0
 800963a:	4631      	mov	r1, r6
 800963c:	4620      	mov	r0, r4
 800963e:	f000 fd37 	bl	800a0b0 <_Bfree>
 8009642:	2f00      	cmp	r7, #0
 8009644:	f43f aea4 	beq.w	8009390 <_dtoa_r+0x6a0>
 8009648:	f1b8 0f00 	cmp.w	r8, #0
 800964c:	d005      	beq.n	800965a <_dtoa_r+0x96a>
 800964e:	45b8      	cmp	r8, r7
 8009650:	d003      	beq.n	800965a <_dtoa_r+0x96a>
 8009652:	4641      	mov	r1, r8
 8009654:	4620      	mov	r0, r4
 8009656:	f000 fd2b 	bl	800a0b0 <_Bfree>
 800965a:	4639      	mov	r1, r7
 800965c:	4620      	mov	r0, r4
 800965e:	f000 fd27 	bl	800a0b0 <_Bfree>
 8009662:	e695      	b.n	8009390 <_dtoa_r+0x6a0>
 8009664:	2600      	movs	r6, #0
 8009666:	4637      	mov	r7, r6
 8009668:	e7e1      	b.n	800962e <_dtoa_r+0x93e>
 800966a:	9700      	str	r7, [sp, #0]
 800966c:	4637      	mov	r7, r6
 800966e:	e599      	b.n	80091a4 <_dtoa_r+0x4b4>
 8009670:	40240000 	.word	0x40240000
 8009674:	9b08      	ldr	r3, [sp, #32]
 8009676:	2b00      	cmp	r3, #0
 8009678:	f000 80ca 	beq.w	8009810 <_dtoa_r+0xb20>
 800967c:	9b03      	ldr	r3, [sp, #12]
 800967e:	9302      	str	r3, [sp, #8]
 8009680:	2d00      	cmp	r5, #0
 8009682:	dd05      	ble.n	8009690 <_dtoa_r+0x9a0>
 8009684:	4639      	mov	r1, r7
 8009686:	462a      	mov	r2, r5
 8009688:	4620      	mov	r0, r4
 800968a:	f000 ff2d 	bl	800a4e8 <__lshift>
 800968e:	4607      	mov	r7, r0
 8009690:	f1b8 0f00 	cmp.w	r8, #0
 8009694:	d05b      	beq.n	800974e <_dtoa_r+0xa5e>
 8009696:	6879      	ldr	r1, [r7, #4]
 8009698:	4620      	mov	r0, r4
 800969a:	f000 fcc9 	bl	800a030 <_Balloc>
 800969e:	4605      	mov	r5, r0
 80096a0:	b928      	cbnz	r0, 80096ae <_dtoa_r+0x9be>
 80096a2:	4b87      	ldr	r3, [pc, #540]	; (80098c0 <_dtoa_r+0xbd0>)
 80096a4:	4602      	mov	r2, r0
 80096a6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80096aa:	f7ff bb3b 	b.w	8008d24 <_dtoa_r+0x34>
 80096ae:	693a      	ldr	r2, [r7, #16]
 80096b0:	3202      	adds	r2, #2
 80096b2:	0092      	lsls	r2, r2, #2
 80096b4:	f107 010c 	add.w	r1, r7, #12
 80096b8:	300c      	adds	r0, #12
 80096ba:	f7fd fc91 	bl	8006fe0 <memcpy>
 80096be:	2201      	movs	r2, #1
 80096c0:	4629      	mov	r1, r5
 80096c2:	4620      	mov	r0, r4
 80096c4:	f000 ff10 	bl	800a4e8 <__lshift>
 80096c8:	9b01      	ldr	r3, [sp, #4]
 80096ca:	f103 0901 	add.w	r9, r3, #1
 80096ce:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80096d2:	4413      	add	r3, r2
 80096d4:	9305      	str	r3, [sp, #20]
 80096d6:	f00a 0301 	and.w	r3, sl, #1
 80096da:	46b8      	mov	r8, r7
 80096dc:	9304      	str	r3, [sp, #16]
 80096de:	4607      	mov	r7, r0
 80096e0:	4631      	mov	r1, r6
 80096e2:	ee18 0a10 	vmov	r0, s16
 80096e6:	f7ff fa77 	bl	8008bd8 <quorem>
 80096ea:	4641      	mov	r1, r8
 80096ec:	9002      	str	r0, [sp, #8]
 80096ee:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80096f2:	ee18 0a10 	vmov	r0, s16
 80096f6:	f000 ff67 	bl	800a5c8 <__mcmp>
 80096fa:	463a      	mov	r2, r7
 80096fc:	9003      	str	r0, [sp, #12]
 80096fe:	4631      	mov	r1, r6
 8009700:	4620      	mov	r0, r4
 8009702:	f000 ff7d 	bl	800a600 <__mdiff>
 8009706:	68c2      	ldr	r2, [r0, #12]
 8009708:	f109 3bff 	add.w	fp, r9, #4294967295
 800970c:	4605      	mov	r5, r0
 800970e:	bb02      	cbnz	r2, 8009752 <_dtoa_r+0xa62>
 8009710:	4601      	mov	r1, r0
 8009712:	ee18 0a10 	vmov	r0, s16
 8009716:	f000 ff57 	bl	800a5c8 <__mcmp>
 800971a:	4602      	mov	r2, r0
 800971c:	4629      	mov	r1, r5
 800971e:	4620      	mov	r0, r4
 8009720:	9207      	str	r2, [sp, #28]
 8009722:	f000 fcc5 	bl	800a0b0 <_Bfree>
 8009726:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800972a:	ea43 0102 	orr.w	r1, r3, r2
 800972e:	9b04      	ldr	r3, [sp, #16]
 8009730:	430b      	orrs	r3, r1
 8009732:	464d      	mov	r5, r9
 8009734:	d10f      	bne.n	8009756 <_dtoa_r+0xa66>
 8009736:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800973a:	d02a      	beq.n	8009792 <_dtoa_r+0xaa2>
 800973c:	9b03      	ldr	r3, [sp, #12]
 800973e:	2b00      	cmp	r3, #0
 8009740:	dd02      	ble.n	8009748 <_dtoa_r+0xa58>
 8009742:	9b02      	ldr	r3, [sp, #8]
 8009744:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009748:	f88b a000 	strb.w	sl, [fp]
 800974c:	e775      	b.n	800963a <_dtoa_r+0x94a>
 800974e:	4638      	mov	r0, r7
 8009750:	e7ba      	b.n	80096c8 <_dtoa_r+0x9d8>
 8009752:	2201      	movs	r2, #1
 8009754:	e7e2      	b.n	800971c <_dtoa_r+0xa2c>
 8009756:	9b03      	ldr	r3, [sp, #12]
 8009758:	2b00      	cmp	r3, #0
 800975a:	db04      	blt.n	8009766 <_dtoa_r+0xa76>
 800975c:	9906      	ldr	r1, [sp, #24]
 800975e:	430b      	orrs	r3, r1
 8009760:	9904      	ldr	r1, [sp, #16]
 8009762:	430b      	orrs	r3, r1
 8009764:	d122      	bne.n	80097ac <_dtoa_r+0xabc>
 8009766:	2a00      	cmp	r2, #0
 8009768:	ddee      	ble.n	8009748 <_dtoa_r+0xa58>
 800976a:	ee18 1a10 	vmov	r1, s16
 800976e:	2201      	movs	r2, #1
 8009770:	4620      	mov	r0, r4
 8009772:	f000 feb9 	bl	800a4e8 <__lshift>
 8009776:	4631      	mov	r1, r6
 8009778:	ee08 0a10 	vmov	s16, r0
 800977c:	f000 ff24 	bl	800a5c8 <__mcmp>
 8009780:	2800      	cmp	r0, #0
 8009782:	dc03      	bgt.n	800978c <_dtoa_r+0xa9c>
 8009784:	d1e0      	bne.n	8009748 <_dtoa_r+0xa58>
 8009786:	f01a 0f01 	tst.w	sl, #1
 800978a:	d0dd      	beq.n	8009748 <_dtoa_r+0xa58>
 800978c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009790:	d1d7      	bne.n	8009742 <_dtoa_r+0xa52>
 8009792:	2339      	movs	r3, #57	; 0x39
 8009794:	f88b 3000 	strb.w	r3, [fp]
 8009798:	462b      	mov	r3, r5
 800979a:	461d      	mov	r5, r3
 800979c:	3b01      	subs	r3, #1
 800979e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80097a2:	2a39      	cmp	r2, #57	; 0x39
 80097a4:	d071      	beq.n	800988a <_dtoa_r+0xb9a>
 80097a6:	3201      	adds	r2, #1
 80097a8:	701a      	strb	r2, [r3, #0]
 80097aa:	e746      	b.n	800963a <_dtoa_r+0x94a>
 80097ac:	2a00      	cmp	r2, #0
 80097ae:	dd07      	ble.n	80097c0 <_dtoa_r+0xad0>
 80097b0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80097b4:	d0ed      	beq.n	8009792 <_dtoa_r+0xaa2>
 80097b6:	f10a 0301 	add.w	r3, sl, #1
 80097ba:	f88b 3000 	strb.w	r3, [fp]
 80097be:	e73c      	b.n	800963a <_dtoa_r+0x94a>
 80097c0:	9b05      	ldr	r3, [sp, #20]
 80097c2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80097c6:	4599      	cmp	r9, r3
 80097c8:	d047      	beq.n	800985a <_dtoa_r+0xb6a>
 80097ca:	ee18 1a10 	vmov	r1, s16
 80097ce:	2300      	movs	r3, #0
 80097d0:	220a      	movs	r2, #10
 80097d2:	4620      	mov	r0, r4
 80097d4:	f000 fc8e 	bl	800a0f4 <__multadd>
 80097d8:	45b8      	cmp	r8, r7
 80097da:	ee08 0a10 	vmov	s16, r0
 80097de:	f04f 0300 	mov.w	r3, #0
 80097e2:	f04f 020a 	mov.w	r2, #10
 80097e6:	4641      	mov	r1, r8
 80097e8:	4620      	mov	r0, r4
 80097ea:	d106      	bne.n	80097fa <_dtoa_r+0xb0a>
 80097ec:	f000 fc82 	bl	800a0f4 <__multadd>
 80097f0:	4680      	mov	r8, r0
 80097f2:	4607      	mov	r7, r0
 80097f4:	f109 0901 	add.w	r9, r9, #1
 80097f8:	e772      	b.n	80096e0 <_dtoa_r+0x9f0>
 80097fa:	f000 fc7b 	bl	800a0f4 <__multadd>
 80097fe:	4639      	mov	r1, r7
 8009800:	4680      	mov	r8, r0
 8009802:	2300      	movs	r3, #0
 8009804:	220a      	movs	r2, #10
 8009806:	4620      	mov	r0, r4
 8009808:	f000 fc74 	bl	800a0f4 <__multadd>
 800980c:	4607      	mov	r7, r0
 800980e:	e7f1      	b.n	80097f4 <_dtoa_r+0xb04>
 8009810:	9b03      	ldr	r3, [sp, #12]
 8009812:	9302      	str	r3, [sp, #8]
 8009814:	9d01      	ldr	r5, [sp, #4]
 8009816:	ee18 0a10 	vmov	r0, s16
 800981a:	4631      	mov	r1, r6
 800981c:	f7ff f9dc 	bl	8008bd8 <quorem>
 8009820:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009824:	9b01      	ldr	r3, [sp, #4]
 8009826:	f805 ab01 	strb.w	sl, [r5], #1
 800982a:	1aea      	subs	r2, r5, r3
 800982c:	9b02      	ldr	r3, [sp, #8]
 800982e:	4293      	cmp	r3, r2
 8009830:	dd09      	ble.n	8009846 <_dtoa_r+0xb56>
 8009832:	ee18 1a10 	vmov	r1, s16
 8009836:	2300      	movs	r3, #0
 8009838:	220a      	movs	r2, #10
 800983a:	4620      	mov	r0, r4
 800983c:	f000 fc5a 	bl	800a0f4 <__multadd>
 8009840:	ee08 0a10 	vmov	s16, r0
 8009844:	e7e7      	b.n	8009816 <_dtoa_r+0xb26>
 8009846:	9b02      	ldr	r3, [sp, #8]
 8009848:	2b00      	cmp	r3, #0
 800984a:	bfc8      	it	gt
 800984c:	461d      	movgt	r5, r3
 800984e:	9b01      	ldr	r3, [sp, #4]
 8009850:	bfd8      	it	le
 8009852:	2501      	movle	r5, #1
 8009854:	441d      	add	r5, r3
 8009856:	f04f 0800 	mov.w	r8, #0
 800985a:	ee18 1a10 	vmov	r1, s16
 800985e:	2201      	movs	r2, #1
 8009860:	4620      	mov	r0, r4
 8009862:	f000 fe41 	bl	800a4e8 <__lshift>
 8009866:	4631      	mov	r1, r6
 8009868:	ee08 0a10 	vmov	s16, r0
 800986c:	f000 feac 	bl	800a5c8 <__mcmp>
 8009870:	2800      	cmp	r0, #0
 8009872:	dc91      	bgt.n	8009798 <_dtoa_r+0xaa8>
 8009874:	d102      	bne.n	800987c <_dtoa_r+0xb8c>
 8009876:	f01a 0f01 	tst.w	sl, #1
 800987a:	d18d      	bne.n	8009798 <_dtoa_r+0xaa8>
 800987c:	462b      	mov	r3, r5
 800987e:	461d      	mov	r5, r3
 8009880:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009884:	2a30      	cmp	r2, #48	; 0x30
 8009886:	d0fa      	beq.n	800987e <_dtoa_r+0xb8e>
 8009888:	e6d7      	b.n	800963a <_dtoa_r+0x94a>
 800988a:	9a01      	ldr	r2, [sp, #4]
 800988c:	429a      	cmp	r2, r3
 800988e:	d184      	bne.n	800979a <_dtoa_r+0xaaa>
 8009890:	9b00      	ldr	r3, [sp, #0]
 8009892:	3301      	adds	r3, #1
 8009894:	9300      	str	r3, [sp, #0]
 8009896:	2331      	movs	r3, #49	; 0x31
 8009898:	7013      	strb	r3, [r2, #0]
 800989a:	e6ce      	b.n	800963a <_dtoa_r+0x94a>
 800989c:	4b09      	ldr	r3, [pc, #36]	; (80098c4 <_dtoa_r+0xbd4>)
 800989e:	f7ff ba95 	b.w	8008dcc <_dtoa_r+0xdc>
 80098a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	f47f aa6e 	bne.w	8008d86 <_dtoa_r+0x96>
 80098aa:	4b07      	ldr	r3, [pc, #28]	; (80098c8 <_dtoa_r+0xbd8>)
 80098ac:	f7ff ba8e 	b.w	8008dcc <_dtoa_r+0xdc>
 80098b0:	9b02      	ldr	r3, [sp, #8]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	dcae      	bgt.n	8009814 <_dtoa_r+0xb24>
 80098b6:	9b06      	ldr	r3, [sp, #24]
 80098b8:	2b02      	cmp	r3, #2
 80098ba:	f73f aea8 	bgt.w	800960e <_dtoa_r+0x91e>
 80098be:	e7a9      	b.n	8009814 <_dtoa_r+0xb24>
 80098c0:	0800d46c 	.word	0x0800d46c
 80098c4:	0800d230 	.word	0x0800d230
 80098c8:	0800d3ed 	.word	0x0800d3ed

080098cc <fiprintf>:
 80098cc:	b40e      	push	{r1, r2, r3}
 80098ce:	b503      	push	{r0, r1, lr}
 80098d0:	4601      	mov	r1, r0
 80098d2:	ab03      	add	r3, sp, #12
 80098d4:	4805      	ldr	r0, [pc, #20]	; (80098ec <fiprintf+0x20>)
 80098d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80098da:	6800      	ldr	r0, [r0, #0]
 80098dc:	9301      	str	r3, [sp, #4]
 80098de:	f001 fae5 	bl	800aeac <_vfiprintf_r>
 80098e2:	b002      	add	sp, #8
 80098e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80098e8:	b003      	add	sp, #12
 80098ea:	4770      	bx	lr
 80098ec:	2000009c 	.word	0x2000009c

080098f0 <rshift>:
 80098f0:	6903      	ldr	r3, [r0, #16]
 80098f2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80098f6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80098fa:	ea4f 1261 	mov.w	r2, r1, asr #5
 80098fe:	f100 0414 	add.w	r4, r0, #20
 8009902:	dd45      	ble.n	8009990 <rshift+0xa0>
 8009904:	f011 011f 	ands.w	r1, r1, #31
 8009908:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800990c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009910:	d10c      	bne.n	800992c <rshift+0x3c>
 8009912:	f100 0710 	add.w	r7, r0, #16
 8009916:	4629      	mov	r1, r5
 8009918:	42b1      	cmp	r1, r6
 800991a:	d334      	bcc.n	8009986 <rshift+0x96>
 800991c:	1a9b      	subs	r3, r3, r2
 800991e:	009b      	lsls	r3, r3, #2
 8009920:	1eea      	subs	r2, r5, #3
 8009922:	4296      	cmp	r6, r2
 8009924:	bf38      	it	cc
 8009926:	2300      	movcc	r3, #0
 8009928:	4423      	add	r3, r4
 800992a:	e015      	b.n	8009958 <rshift+0x68>
 800992c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009930:	f1c1 0820 	rsb	r8, r1, #32
 8009934:	40cf      	lsrs	r7, r1
 8009936:	f105 0e04 	add.w	lr, r5, #4
 800993a:	46a1      	mov	r9, r4
 800993c:	4576      	cmp	r6, lr
 800993e:	46f4      	mov	ip, lr
 8009940:	d815      	bhi.n	800996e <rshift+0x7e>
 8009942:	1a9a      	subs	r2, r3, r2
 8009944:	0092      	lsls	r2, r2, #2
 8009946:	3a04      	subs	r2, #4
 8009948:	3501      	adds	r5, #1
 800994a:	42ae      	cmp	r6, r5
 800994c:	bf38      	it	cc
 800994e:	2200      	movcc	r2, #0
 8009950:	18a3      	adds	r3, r4, r2
 8009952:	50a7      	str	r7, [r4, r2]
 8009954:	b107      	cbz	r7, 8009958 <rshift+0x68>
 8009956:	3304      	adds	r3, #4
 8009958:	1b1a      	subs	r2, r3, r4
 800995a:	42a3      	cmp	r3, r4
 800995c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009960:	bf08      	it	eq
 8009962:	2300      	moveq	r3, #0
 8009964:	6102      	str	r2, [r0, #16]
 8009966:	bf08      	it	eq
 8009968:	6143      	streq	r3, [r0, #20]
 800996a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800996e:	f8dc c000 	ldr.w	ip, [ip]
 8009972:	fa0c fc08 	lsl.w	ip, ip, r8
 8009976:	ea4c 0707 	orr.w	r7, ip, r7
 800997a:	f849 7b04 	str.w	r7, [r9], #4
 800997e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009982:	40cf      	lsrs	r7, r1
 8009984:	e7da      	b.n	800993c <rshift+0x4c>
 8009986:	f851 cb04 	ldr.w	ip, [r1], #4
 800998a:	f847 cf04 	str.w	ip, [r7, #4]!
 800998e:	e7c3      	b.n	8009918 <rshift+0x28>
 8009990:	4623      	mov	r3, r4
 8009992:	e7e1      	b.n	8009958 <rshift+0x68>

08009994 <__hexdig_fun>:
 8009994:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009998:	2b09      	cmp	r3, #9
 800999a:	d802      	bhi.n	80099a2 <__hexdig_fun+0xe>
 800999c:	3820      	subs	r0, #32
 800999e:	b2c0      	uxtb	r0, r0
 80099a0:	4770      	bx	lr
 80099a2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80099a6:	2b05      	cmp	r3, #5
 80099a8:	d801      	bhi.n	80099ae <__hexdig_fun+0x1a>
 80099aa:	3847      	subs	r0, #71	; 0x47
 80099ac:	e7f7      	b.n	800999e <__hexdig_fun+0xa>
 80099ae:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80099b2:	2b05      	cmp	r3, #5
 80099b4:	d801      	bhi.n	80099ba <__hexdig_fun+0x26>
 80099b6:	3827      	subs	r0, #39	; 0x27
 80099b8:	e7f1      	b.n	800999e <__hexdig_fun+0xa>
 80099ba:	2000      	movs	r0, #0
 80099bc:	4770      	bx	lr
	...

080099c0 <__gethex>:
 80099c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099c4:	ed2d 8b02 	vpush	{d8}
 80099c8:	b089      	sub	sp, #36	; 0x24
 80099ca:	ee08 0a10 	vmov	s16, r0
 80099ce:	9304      	str	r3, [sp, #16]
 80099d0:	4bb4      	ldr	r3, [pc, #720]	; (8009ca4 <__gethex+0x2e4>)
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	9301      	str	r3, [sp, #4]
 80099d6:	4618      	mov	r0, r3
 80099d8:	468b      	mov	fp, r1
 80099da:	4690      	mov	r8, r2
 80099dc:	f7f6 fbf8 	bl	80001d0 <strlen>
 80099e0:	9b01      	ldr	r3, [sp, #4]
 80099e2:	f8db 2000 	ldr.w	r2, [fp]
 80099e6:	4403      	add	r3, r0
 80099e8:	4682      	mov	sl, r0
 80099ea:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80099ee:	9305      	str	r3, [sp, #20]
 80099f0:	1c93      	adds	r3, r2, #2
 80099f2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80099f6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80099fa:	32fe      	adds	r2, #254	; 0xfe
 80099fc:	18d1      	adds	r1, r2, r3
 80099fe:	461f      	mov	r7, r3
 8009a00:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009a04:	9100      	str	r1, [sp, #0]
 8009a06:	2830      	cmp	r0, #48	; 0x30
 8009a08:	d0f8      	beq.n	80099fc <__gethex+0x3c>
 8009a0a:	f7ff ffc3 	bl	8009994 <__hexdig_fun>
 8009a0e:	4604      	mov	r4, r0
 8009a10:	2800      	cmp	r0, #0
 8009a12:	d13a      	bne.n	8009a8a <__gethex+0xca>
 8009a14:	9901      	ldr	r1, [sp, #4]
 8009a16:	4652      	mov	r2, sl
 8009a18:	4638      	mov	r0, r7
 8009a1a:	f001 fba1 	bl	800b160 <strncmp>
 8009a1e:	4605      	mov	r5, r0
 8009a20:	2800      	cmp	r0, #0
 8009a22:	d168      	bne.n	8009af6 <__gethex+0x136>
 8009a24:	f817 000a 	ldrb.w	r0, [r7, sl]
 8009a28:	eb07 060a 	add.w	r6, r7, sl
 8009a2c:	f7ff ffb2 	bl	8009994 <__hexdig_fun>
 8009a30:	2800      	cmp	r0, #0
 8009a32:	d062      	beq.n	8009afa <__gethex+0x13a>
 8009a34:	4633      	mov	r3, r6
 8009a36:	7818      	ldrb	r0, [r3, #0]
 8009a38:	2830      	cmp	r0, #48	; 0x30
 8009a3a:	461f      	mov	r7, r3
 8009a3c:	f103 0301 	add.w	r3, r3, #1
 8009a40:	d0f9      	beq.n	8009a36 <__gethex+0x76>
 8009a42:	f7ff ffa7 	bl	8009994 <__hexdig_fun>
 8009a46:	2301      	movs	r3, #1
 8009a48:	fab0 f480 	clz	r4, r0
 8009a4c:	0964      	lsrs	r4, r4, #5
 8009a4e:	4635      	mov	r5, r6
 8009a50:	9300      	str	r3, [sp, #0]
 8009a52:	463a      	mov	r2, r7
 8009a54:	4616      	mov	r6, r2
 8009a56:	3201      	adds	r2, #1
 8009a58:	7830      	ldrb	r0, [r6, #0]
 8009a5a:	f7ff ff9b 	bl	8009994 <__hexdig_fun>
 8009a5e:	2800      	cmp	r0, #0
 8009a60:	d1f8      	bne.n	8009a54 <__gethex+0x94>
 8009a62:	9901      	ldr	r1, [sp, #4]
 8009a64:	4652      	mov	r2, sl
 8009a66:	4630      	mov	r0, r6
 8009a68:	f001 fb7a 	bl	800b160 <strncmp>
 8009a6c:	b980      	cbnz	r0, 8009a90 <__gethex+0xd0>
 8009a6e:	b94d      	cbnz	r5, 8009a84 <__gethex+0xc4>
 8009a70:	eb06 050a 	add.w	r5, r6, sl
 8009a74:	462a      	mov	r2, r5
 8009a76:	4616      	mov	r6, r2
 8009a78:	3201      	adds	r2, #1
 8009a7a:	7830      	ldrb	r0, [r6, #0]
 8009a7c:	f7ff ff8a 	bl	8009994 <__hexdig_fun>
 8009a80:	2800      	cmp	r0, #0
 8009a82:	d1f8      	bne.n	8009a76 <__gethex+0xb6>
 8009a84:	1bad      	subs	r5, r5, r6
 8009a86:	00ad      	lsls	r5, r5, #2
 8009a88:	e004      	b.n	8009a94 <__gethex+0xd4>
 8009a8a:	2400      	movs	r4, #0
 8009a8c:	4625      	mov	r5, r4
 8009a8e:	e7e0      	b.n	8009a52 <__gethex+0x92>
 8009a90:	2d00      	cmp	r5, #0
 8009a92:	d1f7      	bne.n	8009a84 <__gethex+0xc4>
 8009a94:	7833      	ldrb	r3, [r6, #0]
 8009a96:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009a9a:	2b50      	cmp	r3, #80	; 0x50
 8009a9c:	d13b      	bne.n	8009b16 <__gethex+0x156>
 8009a9e:	7873      	ldrb	r3, [r6, #1]
 8009aa0:	2b2b      	cmp	r3, #43	; 0x2b
 8009aa2:	d02c      	beq.n	8009afe <__gethex+0x13e>
 8009aa4:	2b2d      	cmp	r3, #45	; 0x2d
 8009aa6:	d02e      	beq.n	8009b06 <__gethex+0x146>
 8009aa8:	1c71      	adds	r1, r6, #1
 8009aaa:	f04f 0900 	mov.w	r9, #0
 8009aae:	7808      	ldrb	r0, [r1, #0]
 8009ab0:	f7ff ff70 	bl	8009994 <__hexdig_fun>
 8009ab4:	1e43      	subs	r3, r0, #1
 8009ab6:	b2db      	uxtb	r3, r3
 8009ab8:	2b18      	cmp	r3, #24
 8009aba:	d82c      	bhi.n	8009b16 <__gethex+0x156>
 8009abc:	f1a0 0210 	sub.w	r2, r0, #16
 8009ac0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009ac4:	f7ff ff66 	bl	8009994 <__hexdig_fun>
 8009ac8:	1e43      	subs	r3, r0, #1
 8009aca:	b2db      	uxtb	r3, r3
 8009acc:	2b18      	cmp	r3, #24
 8009ace:	d91d      	bls.n	8009b0c <__gethex+0x14c>
 8009ad0:	f1b9 0f00 	cmp.w	r9, #0
 8009ad4:	d000      	beq.n	8009ad8 <__gethex+0x118>
 8009ad6:	4252      	negs	r2, r2
 8009ad8:	4415      	add	r5, r2
 8009ada:	f8cb 1000 	str.w	r1, [fp]
 8009ade:	b1e4      	cbz	r4, 8009b1a <__gethex+0x15a>
 8009ae0:	9b00      	ldr	r3, [sp, #0]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	bf14      	ite	ne
 8009ae6:	2700      	movne	r7, #0
 8009ae8:	2706      	moveq	r7, #6
 8009aea:	4638      	mov	r0, r7
 8009aec:	b009      	add	sp, #36	; 0x24
 8009aee:	ecbd 8b02 	vpop	{d8}
 8009af2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009af6:	463e      	mov	r6, r7
 8009af8:	4625      	mov	r5, r4
 8009afa:	2401      	movs	r4, #1
 8009afc:	e7ca      	b.n	8009a94 <__gethex+0xd4>
 8009afe:	f04f 0900 	mov.w	r9, #0
 8009b02:	1cb1      	adds	r1, r6, #2
 8009b04:	e7d3      	b.n	8009aae <__gethex+0xee>
 8009b06:	f04f 0901 	mov.w	r9, #1
 8009b0a:	e7fa      	b.n	8009b02 <__gethex+0x142>
 8009b0c:	230a      	movs	r3, #10
 8009b0e:	fb03 0202 	mla	r2, r3, r2, r0
 8009b12:	3a10      	subs	r2, #16
 8009b14:	e7d4      	b.n	8009ac0 <__gethex+0x100>
 8009b16:	4631      	mov	r1, r6
 8009b18:	e7df      	b.n	8009ada <__gethex+0x11a>
 8009b1a:	1bf3      	subs	r3, r6, r7
 8009b1c:	3b01      	subs	r3, #1
 8009b1e:	4621      	mov	r1, r4
 8009b20:	2b07      	cmp	r3, #7
 8009b22:	dc0b      	bgt.n	8009b3c <__gethex+0x17c>
 8009b24:	ee18 0a10 	vmov	r0, s16
 8009b28:	f000 fa82 	bl	800a030 <_Balloc>
 8009b2c:	4604      	mov	r4, r0
 8009b2e:	b940      	cbnz	r0, 8009b42 <__gethex+0x182>
 8009b30:	4b5d      	ldr	r3, [pc, #372]	; (8009ca8 <__gethex+0x2e8>)
 8009b32:	4602      	mov	r2, r0
 8009b34:	21de      	movs	r1, #222	; 0xde
 8009b36:	485d      	ldr	r0, [pc, #372]	; (8009cac <__gethex+0x2ec>)
 8009b38:	f7ff f820 	bl	8008b7c <__assert_func>
 8009b3c:	3101      	adds	r1, #1
 8009b3e:	105b      	asrs	r3, r3, #1
 8009b40:	e7ee      	b.n	8009b20 <__gethex+0x160>
 8009b42:	f100 0914 	add.w	r9, r0, #20
 8009b46:	f04f 0b00 	mov.w	fp, #0
 8009b4a:	f1ca 0301 	rsb	r3, sl, #1
 8009b4e:	f8cd 9008 	str.w	r9, [sp, #8]
 8009b52:	f8cd b000 	str.w	fp, [sp]
 8009b56:	9306      	str	r3, [sp, #24]
 8009b58:	42b7      	cmp	r7, r6
 8009b5a:	d340      	bcc.n	8009bde <__gethex+0x21e>
 8009b5c:	9802      	ldr	r0, [sp, #8]
 8009b5e:	9b00      	ldr	r3, [sp, #0]
 8009b60:	f840 3b04 	str.w	r3, [r0], #4
 8009b64:	eba0 0009 	sub.w	r0, r0, r9
 8009b68:	1080      	asrs	r0, r0, #2
 8009b6a:	0146      	lsls	r6, r0, #5
 8009b6c:	6120      	str	r0, [r4, #16]
 8009b6e:	4618      	mov	r0, r3
 8009b70:	f000 fb50 	bl	800a214 <__hi0bits>
 8009b74:	1a30      	subs	r0, r6, r0
 8009b76:	f8d8 6000 	ldr.w	r6, [r8]
 8009b7a:	42b0      	cmp	r0, r6
 8009b7c:	dd63      	ble.n	8009c46 <__gethex+0x286>
 8009b7e:	1b87      	subs	r7, r0, r6
 8009b80:	4639      	mov	r1, r7
 8009b82:	4620      	mov	r0, r4
 8009b84:	f000 fef4 	bl	800a970 <__any_on>
 8009b88:	4682      	mov	sl, r0
 8009b8a:	b1a8      	cbz	r0, 8009bb8 <__gethex+0x1f8>
 8009b8c:	1e7b      	subs	r3, r7, #1
 8009b8e:	1159      	asrs	r1, r3, #5
 8009b90:	f003 021f 	and.w	r2, r3, #31
 8009b94:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009b98:	f04f 0a01 	mov.w	sl, #1
 8009b9c:	fa0a f202 	lsl.w	r2, sl, r2
 8009ba0:	420a      	tst	r2, r1
 8009ba2:	d009      	beq.n	8009bb8 <__gethex+0x1f8>
 8009ba4:	4553      	cmp	r3, sl
 8009ba6:	dd05      	ble.n	8009bb4 <__gethex+0x1f4>
 8009ba8:	1eb9      	subs	r1, r7, #2
 8009baa:	4620      	mov	r0, r4
 8009bac:	f000 fee0 	bl	800a970 <__any_on>
 8009bb0:	2800      	cmp	r0, #0
 8009bb2:	d145      	bne.n	8009c40 <__gethex+0x280>
 8009bb4:	f04f 0a02 	mov.w	sl, #2
 8009bb8:	4639      	mov	r1, r7
 8009bba:	4620      	mov	r0, r4
 8009bbc:	f7ff fe98 	bl	80098f0 <rshift>
 8009bc0:	443d      	add	r5, r7
 8009bc2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009bc6:	42ab      	cmp	r3, r5
 8009bc8:	da4c      	bge.n	8009c64 <__gethex+0x2a4>
 8009bca:	ee18 0a10 	vmov	r0, s16
 8009bce:	4621      	mov	r1, r4
 8009bd0:	f000 fa6e 	bl	800a0b0 <_Bfree>
 8009bd4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	6013      	str	r3, [r2, #0]
 8009bda:	27a3      	movs	r7, #163	; 0xa3
 8009bdc:	e785      	b.n	8009aea <__gethex+0x12a>
 8009bde:	1e73      	subs	r3, r6, #1
 8009be0:	9a05      	ldr	r2, [sp, #20]
 8009be2:	9303      	str	r3, [sp, #12]
 8009be4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009be8:	4293      	cmp	r3, r2
 8009bea:	d019      	beq.n	8009c20 <__gethex+0x260>
 8009bec:	f1bb 0f20 	cmp.w	fp, #32
 8009bf0:	d107      	bne.n	8009c02 <__gethex+0x242>
 8009bf2:	9b02      	ldr	r3, [sp, #8]
 8009bf4:	9a00      	ldr	r2, [sp, #0]
 8009bf6:	f843 2b04 	str.w	r2, [r3], #4
 8009bfa:	9302      	str	r3, [sp, #8]
 8009bfc:	2300      	movs	r3, #0
 8009bfe:	9300      	str	r3, [sp, #0]
 8009c00:	469b      	mov	fp, r3
 8009c02:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009c06:	f7ff fec5 	bl	8009994 <__hexdig_fun>
 8009c0a:	9b00      	ldr	r3, [sp, #0]
 8009c0c:	f000 000f 	and.w	r0, r0, #15
 8009c10:	fa00 f00b 	lsl.w	r0, r0, fp
 8009c14:	4303      	orrs	r3, r0
 8009c16:	9300      	str	r3, [sp, #0]
 8009c18:	f10b 0b04 	add.w	fp, fp, #4
 8009c1c:	9b03      	ldr	r3, [sp, #12]
 8009c1e:	e00d      	b.n	8009c3c <__gethex+0x27c>
 8009c20:	9b03      	ldr	r3, [sp, #12]
 8009c22:	9a06      	ldr	r2, [sp, #24]
 8009c24:	4413      	add	r3, r2
 8009c26:	42bb      	cmp	r3, r7
 8009c28:	d3e0      	bcc.n	8009bec <__gethex+0x22c>
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	9901      	ldr	r1, [sp, #4]
 8009c2e:	9307      	str	r3, [sp, #28]
 8009c30:	4652      	mov	r2, sl
 8009c32:	f001 fa95 	bl	800b160 <strncmp>
 8009c36:	9b07      	ldr	r3, [sp, #28]
 8009c38:	2800      	cmp	r0, #0
 8009c3a:	d1d7      	bne.n	8009bec <__gethex+0x22c>
 8009c3c:	461e      	mov	r6, r3
 8009c3e:	e78b      	b.n	8009b58 <__gethex+0x198>
 8009c40:	f04f 0a03 	mov.w	sl, #3
 8009c44:	e7b8      	b.n	8009bb8 <__gethex+0x1f8>
 8009c46:	da0a      	bge.n	8009c5e <__gethex+0x29e>
 8009c48:	1a37      	subs	r7, r6, r0
 8009c4a:	4621      	mov	r1, r4
 8009c4c:	ee18 0a10 	vmov	r0, s16
 8009c50:	463a      	mov	r2, r7
 8009c52:	f000 fc49 	bl	800a4e8 <__lshift>
 8009c56:	1bed      	subs	r5, r5, r7
 8009c58:	4604      	mov	r4, r0
 8009c5a:	f100 0914 	add.w	r9, r0, #20
 8009c5e:	f04f 0a00 	mov.w	sl, #0
 8009c62:	e7ae      	b.n	8009bc2 <__gethex+0x202>
 8009c64:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009c68:	42a8      	cmp	r0, r5
 8009c6a:	dd72      	ble.n	8009d52 <__gethex+0x392>
 8009c6c:	1b45      	subs	r5, r0, r5
 8009c6e:	42ae      	cmp	r6, r5
 8009c70:	dc36      	bgt.n	8009ce0 <__gethex+0x320>
 8009c72:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009c76:	2b02      	cmp	r3, #2
 8009c78:	d02a      	beq.n	8009cd0 <__gethex+0x310>
 8009c7a:	2b03      	cmp	r3, #3
 8009c7c:	d02c      	beq.n	8009cd8 <__gethex+0x318>
 8009c7e:	2b01      	cmp	r3, #1
 8009c80:	d11c      	bne.n	8009cbc <__gethex+0x2fc>
 8009c82:	42ae      	cmp	r6, r5
 8009c84:	d11a      	bne.n	8009cbc <__gethex+0x2fc>
 8009c86:	2e01      	cmp	r6, #1
 8009c88:	d112      	bne.n	8009cb0 <__gethex+0x2f0>
 8009c8a:	9a04      	ldr	r2, [sp, #16]
 8009c8c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009c90:	6013      	str	r3, [r2, #0]
 8009c92:	2301      	movs	r3, #1
 8009c94:	6123      	str	r3, [r4, #16]
 8009c96:	f8c9 3000 	str.w	r3, [r9]
 8009c9a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009c9c:	2762      	movs	r7, #98	; 0x62
 8009c9e:	601c      	str	r4, [r3, #0]
 8009ca0:	e723      	b.n	8009aea <__gethex+0x12a>
 8009ca2:	bf00      	nop
 8009ca4:	0800d4e4 	.word	0x0800d4e4
 8009ca8:	0800d46c 	.word	0x0800d46c
 8009cac:	0800d47d 	.word	0x0800d47d
 8009cb0:	1e71      	subs	r1, r6, #1
 8009cb2:	4620      	mov	r0, r4
 8009cb4:	f000 fe5c 	bl	800a970 <__any_on>
 8009cb8:	2800      	cmp	r0, #0
 8009cba:	d1e6      	bne.n	8009c8a <__gethex+0x2ca>
 8009cbc:	ee18 0a10 	vmov	r0, s16
 8009cc0:	4621      	mov	r1, r4
 8009cc2:	f000 f9f5 	bl	800a0b0 <_Bfree>
 8009cc6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009cc8:	2300      	movs	r3, #0
 8009cca:	6013      	str	r3, [r2, #0]
 8009ccc:	2750      	movs	r7, #80	; 0x50
 8009cce:	e70c      	b.n	8009aea <__gethex+0x12a>
 8009cd0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d1f2      	bne.n	8009cbc <__gethex+0x2fc>
 8009cd6:	e7d8      	b.n	8009c8a <__gethex+0x2ca>
 8009cd8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d1d5      	bne.n	8009c8a <__gethex+0x2ca>
 8009cde:	e7ed      	b.n	8009cbc <__gethex+0x2fc>
 8009ce0:	1e6f      	subs	r7, r5, #1
 8009ce2:	f1ba 0f00 	cmp.w	sl, #0
 8009ce6:	d131      	bne.n	8009d4c <__gethex+0x38c>
 8009ce8:	b127      	cbz	r7, 8009cf4 <__gethex+0x334>
 8009cea:	4639      	mov	r1, r7
 8009cec:	4620      	mov	r0, r4
 8009cee:	f000 fe3f 	bl	800a970 <__any_on>
 8009cf2:	4682      	mov	sl, r0
 8009cf4:	117b      	asrs	r3, r7, #5
 8009cf6:	2101      	movs	r1, #1
 8009cf8:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009cfc:	f007 071f 	and.w	r7, r7, #31
 8009d00:	fa01 f707 	lsl.w	r7, r1, r7
 8009d04:	421f      	tst	r7, r3
 8009d06:	4629      	mov	r1, r5
 8009d08:	4620      	mov	r0, r4
 8009d0a:	bf18      	it	ne
 8009d0c:	f04a 0a02 	orrne.w	sl, sl, #2
 8009d10:	1b76      	subs	r6, r6, r5
 8009d12:	f7ff fded 	bl	80098f0 <rshift>
 8009d16:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009d1a:	2702      	movs	r7, #2
 8009d1c:	f1ba 0f00 	cmp.w	sl, #0
 8009d20:	d048      	beq.n	8009db4 <__gethex+0x3f4>
 8009d22:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009d26:	2b02      	cmp	r3, #2
 8009d28:	d015      	beq.n	8009d56 <__gethex+0x396>
 8009d2a:	2b03      	cmp	r3, #3
 8009d2c:	d017      	beq.n	8009d5e <__gethex+0x39e>
 8009d2e:	2b01      	cmp	r3, #1
 8009d30:	d109      	bne.n	8009d46 <__gethex+0x386>
 8009d32:	f01a 0f02 	tst.w	sl, #2
 8009d36:	d006      	beq.n	8009d46 <__gethex+0x386>
 8009d38:	f8d9 0000 	ldr.w	r0, [r9]
 8009d3c:	ea4a 0a00 	orr.w	sl, sl, r0
 8009d40:	f01a 0f01 	tst.w	sl, #1
 8009d44:	d10e      	bne.n	8009d64 <__gethex+0x3a4>
 8009d46:	f047 0710 	orr.w	r7, r7, #16
 8009d4a:	e033      	b.n	8009db4 <__gethex+0x3f4>
 8009d4c:	f04f 0a01 	mov.w	sl, #1
 8009d50:	e7d0      	b.n	8009cf4 <__gethex+0x334>
 8009d52:	2701      	movs	r7, #1
 8009d54:	e7e2      	b.n	8009d1c <__gethex+0x35c>
 8009d56:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009d58:	f1c3 0301 	rsb	r3, r3, #1
 8009d5c:	9315      	str	r3, [sp, #84]	; 0x54
 8009d5e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d0f0      	beq.n	8009d46 <__gethex+0x386>
 8009d64:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009d68:	f104 0314 	add.w	r3, r4, #20
 8009d6c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009d70:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009d74:	f04f 0c00 	mov.w	ip, #0
 8009d78:	4618      	mov	r0, r3
 8009d7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d7e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009d82:	d01c      	beq.n	8009dbe <__gethex+0x3fe>
 8009d84:	3201      	adds	r2, #1
 8009d86:	6002      	str	r2, [r0, #0]
 8009d88:	2f02      	cmp	r7, #2
 8009d8a:	f104 0314 	add.w	r3, r4, #20
 8009d8e:	d13f      	bne.n	8009e10 <__gethex+0x450>
 8009d90:	f8d8 2000 	ldr.w	r2, [r8]
 8009d94:	3a01      	subs	r2, #1
 8009d96:	42b2      	cmp	r2, r6
 8009d98:	d10a      	bne.n	8009db0 <__gethex+0x3f0>
 8009d9a:	1171      	asrs	r1, r6, #5
 8009d9c:	2201      	movs	r2, #1
 8009d9e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009da2:	f006 061f 	and.w	r6, r6, #31
 8009da6:	fa02 f606 	lsl.w	r6, r2, r6
 8009daa:	421e      	tst	r6, r3
 8009dac:	bf18      	it	ne
 8009dae:	4617      	movne	r7, r2
 8009db0:	f047 0720 	orr.w	r7, r7, #32
 8009db4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009db6:	601c      	str	r4, [r3, #0]
 8009db8:	9b04      	ldr	r3, [sp, #16]
 8009dba:	601d      	str	r5, [r3, #0]
 8009dbc:	e695      	b.n	8009aea <__gethex+0x12a>
 8009dbe:	4299      	cmp	r1, r3
 8009dc0:	f843 cc04 	str.w	ip, [r3, #-4]
 8009dc4:	d8d8      	bhi.n	8009d78 <__gethex+0x3b8>
 8009dc6:	68a3      	ldr	r3, [r4, #8]
 8009dc8:	459b      	cmp	fp, r3
 8009dca:	db19      	blt.n	8009e00 <__gethex+0x440>
 8009dcc:	6861      	ldr	r1, [r4, #4]
 8009dce:	ee18 0a10 	vmov	r0, s16
 8009dd2:	3101      	adds	r1, #1
 8009dd4:	f000 f92c 	bl	800a030 <_Balloc>
 8009dd8:	4681      	mov	r9, r0
 8009dda:	b918      	cbnz	r0, 8009de4 <__gethex+0x424>
 8009ddc:	4b1a      	ldr	r3, [pc, #104]	; (8009e48 <__gethex+0x488>)
 8009dde:	4602      	mov	r2, r0
 8009de0:	2184      	movs	r1, #132	; 0x84
 8009de2:	e6a8      	b.n	8009b36 <__gethex+0x176>
 8009de4:	6922      	ldr	r2, [r4, #16]
 8009de6:	3202      	adds	r2, #2
 8009de8:	f104 010c 	add.w	r1, r4, #12
 8009dec:	0092      	lsls	r2, r2, #2
 8009dee:	300c      	adds	r0, #12
 8009df0:	f7fd f8f6 	bl	8006fe0 <memcpy>
 8009df4:	4621      	mov	r1, r4
 8009df6:	ee18 0a10 	vmov	r0, s16
 8009dfa:	f000 f959 	bl	800a0b0 <_Bfree>
 8009dfe:	464c      	mov	r4, r9
 8009e00:	6923      	ldr	r3, [r4, #16]
 8009e02:	1c5a      	adds	r2, r3, #1
 8009e04:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009e08:	6122      	str	r2, [r4, #16]
 8009e0a:	2201      	movs	r2, #1
 8009e0c:	615a      	str	r2, [r3, #20]
 8009e0e:	e7bb      	b.n	8009d88 <__gethex+0x3c8>
 8009e10:	6922      	ldr	r2, [r4, #16]
 8009e12:	455a      	cmp	r2, fp
 8009e14:	dd0b      	ble.n	8009e2e <__gethex+0x46e>
 8009e16:	2101      	movs	r1, #1
 8009e18:	4620      	mov	r0, r4
 8009e1a:	f7ff fd69 	bl	80098f0 <rshift>
 8009e1e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009e22:	3501      	adds	r5, #1
 8009e24:	42ab      	cmp	r3, r5
 8009e26:	f6ff aed0 	blt.w	8009bca <__gethex+0x20a>
 8009e2a:	2701      	movs	r7, #1
 8009e2c:	e7c0      	b.n	8009db0 <__gethex+0x3f0>
 8009e2e:	f016 061f 	ands.w	r6, r6, #31
 8009e32:	d0fa      	beq.n	8009e2a <__gethex+0x46a>
 8009e34:	4453      	add	r3, sl
 8009e36:	f1c6 0620 	rsb	r6, r6, #32
 8009e3a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009e3e:	f000 f9e9 	bl	800a214 <__hi0bits>
 8009e42:	42b0      	cmp	r0, r6
 8009e44:	dbe7      	blt.n	8009e16 <__gethex+0x456>
 8009e46:	e7f0      	b.n	8009e2a <__gethex+0x46a>
 8009e48:	0800d46c 	.word	0x0800d46c

08009e4c <L_shift>:
 8009e4c:	f1c2 0208 	rsb	r2, r2, #8
 8009e50:	0092      	lsls	r2, r2, #2
 8009e52:	b570      	push	{r4, r5, r6, lr}
 8009e54:	f1c2 0620 	rsb	r6, r2, #32
 8009e58:	6843      	ldr	r3, [r0, #4]
 8009e5a:	6804      	ldr	r4, [r0, #0]
 8009e5c:	fa03 f506 	lsl.w	r5, r3, r6
 8009e60:	432c      	orrs	r4, r5
 8009e62:	40d3      	lsrs	r3, r2
 8009e64:	6004      	str	r4, [r0, #0]
 8009e66:	f840 3f04 	str.w	r3, [r0, #4]!
 8009e6a:	4288      	cmp	r0, r1
 8009e6c:	d3f4      	bcc.n	8009e58 <L_shift+0xc>
 8009e6e:	bd70      	pop	{r4, r5, r6, pc}

08009e70 <__match>:
 8009e70:	b530      	push	{r4, r5, lr}
 8009e72:	6803      	ldr	r3, [r0, #0]
 8009e74:	3301      	adds	r3, #1
 8009e76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e7a:	b914      	cbnz	r4, 8009e82 <__match+0x12>
 8009e7c:	6003      	str	r3, [r0, #0]
 8009e7e:	2001      	movs	r0, #1
 8009e80:	bd30      	pop	{r4, r5, pc}
 8009e82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e86:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009e8a:	2d19      	cmp	r5, #25
 8009e8c:	bf98      	it	ls
 8009e8e:	3220      	addls	r2, #32
 8009e90:	42a2      	cmp	r2, r4
 8009e92:	d0f0      	beq.n	8009e76 <__match+0x6>
 8009e94:	2000      	movs	r0, #0
 8009e96:	e7f3      	b.n	8009e80 <__match+0x10>

08009e98 <__hexnan>:
 8009e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e9c:	680b      	ldr	r3, [r1, #0]
 8009e9e:	115e      	asrs	r6, r3, #5
 8009ea0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009ea4:	f013 031f 	ands.w	r3, r3, #31
 8009ea8:	b087      	sub	sp, #28
 8009eaa:	bf18      	it	ne
 8009eac:	3604      	addne	r6, #4
 8009eae:	2500      	movs	r5, #0
 8009eb0:	1f37      	subs	r7, r6, #4
 8009eb2:	4690      	mov	r8, r2
 8009eb4:	6802      	ldr	r2, [r0, #0]
 8009eb6:	9301      	str	r3, [sp, #4]
 8009eb8:	4682      	mov	sl, r0
 8009eba:	f846 5c04 	str.w	r5, [r6, #-4]
 8009ebe:	46b9      	mov	r9, r7
 8009ec0:	463c      	mov	r4, r7
 8009ec2:	9502      	str	r5, [sp, #8]
 8009ec4:	46ab      	mov	fp, r5
 8009ec6:	7851      	ldrb	r1, [r2, #1]
 8009ec8:	1c53      	adds	r3, r2, #1
 8009eca:	9303      	str	r3, [sp, #12]
 8009ecc:	b341      	cbz	r1, 8009f20 <__hexnan+0x88>
 8009ece:	4608      	mov	r0, r1
 8009ed0:	9205      	str	r2, [sp, #20]
 8009ed2:	9104      	str	r1, [sp, #16]
 8009ed4:	f7ff fd5e 	bl	8009994 <__hexdig_fun>
 8009ed8:	2800      	cmp	r0, #0
 8009eda:	d14f      	bne.n	8009f7c <__hexnan+0xe4>
 8009edc:	9904      	ldr	r1, [sp, #16]
 8009ede:	9a05      	ldr	r2, [sp, #20]
 8009ee0:	2920      	cmp	r1, #32
 8009ee2:	d818      	bhi.n	8009f16 <__hexnan+0x7e>
 8009ee4:	9b02      	ldr	r3, [sp, #8]
 8009ee6:	459b      	cmp	fp, r3
 8009ee8:	dd13      	ble.n	8009f12 <__hexnan+0x7a>
 8009eea:	454c      	cmp	r4, r9
 8009eec:	d206      	bcs.n	8009efc <__hexnan+0x64>
 8009eee:	2d07      	cmp	r5, #7
 8009ef0:	dc04      	bgt.n	8009efc <__hexnan+0x64>
 8009ef2:	462a      	mov	r2, r5
 8009ef4:	4649      	mov	r1, r9
 8009ef6:	4620      	mov	r0, r4
 8009ef8:	f7ff ffa8 	bl	8009e4c <L_shift>
 8009efc:	4544      	cmp	r4, r8
 8009efe:	d950      	bls.n	8009fa2 <__hexnan+0x10a>
 8009f00:	2300      	movs	r3, #0
 8009f02:	f1a4 0904 	sub.w	r9, r4, #4
 8009f06:	f844 3c04 	str.w	r3, [r4, #-4]
 8009f0a:	f8cd b008 	str.w	fp, [sp, #8]
 8009f0e:	464c      	mov	r4, r9
 8009f10:	461d      	mov	r5, r3
 8009f12:	9a03      	ldr	r2, [sp, #12]
 8009f14:	e7d7      	b.n	8009ec6 <__hexnan+0x2e>
 8009f16:	2929      	cmp	r1, #41	; 0x29
 8009f18:	d156      	bne.n	8009fc8 <__hexnan+0x130>
 8009f1a:	3202      	adds	r2, #2
 8009f1c:	f8ca 2000 	str.w	r2, [sl]
 8009f20:	f1bb 0f00 	cmp.w	fp, #0
 8009f24:	d050      	beq.n	8009fc8 <__hexnan+0x130>
 8009f26:	454c      	cmp	r4, r9
 8009f28:	d206      	bcs.n	8009f38 <__hexnan+0xa0>
 8009f2a:	2d07      	cmp	r5, #7
 8009f2c:	dc04      	bgt.n	8009f38 <__hexnan+0xa0>
 8009f2e:	462a      	mov	r2, r5
 8009f30:	4649      	mov	r1, r9
 8009f32:	4620      	mov	r0, r4
 8009f34:	f7ff ff8a 	bl	8009e4c <L_shift>
 8009f38:	4544      	cmp	r4, r8
 8009f3a:	d934      	bls.n	8009fa6 <__hexnan+0x10e>
 8009f3c:	f1a8 0204 	sub.w	r2, r8, #4
 8009f40:	4623      	mov	r3, r4
 8009f42:	f853 1b04 	ldr.w	r1, [r3], #4
 8009f46:	f842 1f04 	str.w	r1, [r2, #4]!
 8009f4a:	429f      	cmp	r7, r3
 8009f4c:	d2f9      	bcs.n	8009f42 <__hexnan+0xaa>
 8009f4e:	1b3b      	subs	r3, r7, r4
 8009f50:	f023 0303 	bic.w	r3, r3, #3
 8009f54:	3304      	adds	r3, #4
 8009f56:	3401      	adds	r4, #1
 8009f58:	3e03      	subs	r6, #3
 8009f5a:	42b4      	cmp	r4, r6
 8009f5c:	bf88      	it	hi
 8009f5e:	2304      	movhi	r3, #4
 8009f60:	4443      	add	r3, r8
 8009f62:	2200      	movs	r2, #0
 8009f64:	f843 2b04 	str.w	r2, [r3], #4
 8009f68:	429f      	cmp	r7, r3
 8009f6a:	d2fb      	bcs.n	8009f64 <__hexnan+0xcc>
 8009f6c:	683b      	ldr	r3, [r7, #0]
 8009f6e:	b91b      	cbnz	r3, 8009f78 <__hexnan+0xe0>
 8009f70:	4547      	cmp	r7, r8
 8009f72:	d127      	bne.n	8009fc4 <__hexnan+0x12c>
 8009f74:	2301      	movs	r3, #1
 8009f76:	603b      	str	r3, [r7, #0]
 8009f78:	2005      	movs	r0, #5
 8009f7a:	e026      	b.n	8009fca <__hexnan+0x132>
 8009f7c:	3501      	adds	r5, #1
 8009f7e:	2d08      	cmp	r5, #8
 8009f80:	f10b 0b01 	add.w	fp, fp, #1
 8009f84:	dd06      	ble.n	8009f94 <__hexnan+0xfc>
 8009f86:	4544      	cmp	r4, r8
 8009f88:	d9c3      	bls.n	8009f12 <__hexnan+0x7a>
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	f844 3c04 	str.w	r3, [r4, #-4]
 8009f90:	2501      	movs	r5, #1
 8009f92:	3c04      	subs	r4, #4
 8009f94:	6822      	ldr	r2, [r4, #0]
 8009f96:	f000 000f 	and.w	r0, r0, #15
 8009f9a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8009f9e:	6022      	str	r2, [r4, #0]
 8009fa0:	e7b7      	b.n	8009f12 <__hexnan+0x7a>
 8009fa2:	2508      	movs	r5, #8
 8009fa4:	e7b5      	b.n	8009f12 <__hexnan+0x7a>
 8009fa6:	9b01      	ldr	r3, [sp, #4]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d0df      	beq.n	8009f6c <__hexnan+0xd4>
 8009fac:	f04f 32ff 	mov.w	r2, #4294967295
 8009fb0:	f1c3 0320 	rsb	r3, r3, #32
 8009fb4:	fa22 f303 	lsr.w	r3, r2, r3
 8009fb8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009fbc:	401a      	ands	r2, r3
 8009fbe:	f846 2c04 	str.w	r2, [r6, #-4]
 8009fc2:	e7d3      	b.n	8009f6c <__hexnan+0xd4>
 8009fc4:	3f04      	subs	r7, #4
 8009fc6:	e7d1      	b.n	8009f6c <__hexnan+0xd4>
 8009fc8:	2004      	movs	r0, #4
 8009fca:	b007      	add	sp, #28
 8009fcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009fd0 <_localeconv_r>:
 8009fd0:	4800      	ldr	r0, [pc, #0]	; (8009fd4 <_localeconv_r+0x4>)
 8009fd2:	4770      	bx	lr
 8009fd4:	200001f4 	.word	0x200001f4

08009fd8 <_lseek_r>:
 8009fd8:	b538      	push	{r3, r4, r5, lr}
 8009fda:	4d07      	ldr	r5, [pc, #28]	; (8009ff8 <_lseek_r+0x20>)
 8009fdc:	4604      	mov	r4, r0
 8009fde:	4608      	mov	r0, r1
 8009fe0:	4611      	mov	r1, r2
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	602a      	str	r2, [r5, #0]
 8009fe6:	461a      	mov	r2, r3
 8009fe8:	f7f8 fcda 	bl	80029a0 <_lseek>
 8009fec:	1c43      	adds	r3, r0, #1
 8009fee:	d102      	bne.n	8009ff6 <_lseek_r+0x1e>
 8009ff0:	682b      	ldr	r3, [r5, #0]
 8009ff2:	b103      	cbz	r3, 8009ff6 <_lseek_r+0x1e>
 8009ff4:	6023      	str	r3, [r4, #0]
 8009ff6:	bd38      	pop	{r3, r4, r5, pc}
 8009ff8:	20000a88 	.word	0x20000a88

08009ffc <malloc>:
 8009ffc:	4b02      	ldr	r3, [pc, #8]	; (800a008 <malloc+0xc>)
 8009ffe:	4601      	mov	r1, r0
 800a000:	6818      	ldr	r0, [r3, #0]
 800a002:	f000 bd59 	b.w	800aab8 <_malloc_r>
 800a006:	bf00      	nop
 800a008:	2000009c 	.word	0x2000009c

0800a00c <__ascii_mbtowc>:
 800a00c:	b082      	sub	sp, #8
 800a00e:	b901      	cbnz	r1, 800a012 <__ascii_mbtowc+0x6>
 800a010:	a901      	add	r1, sp, #4
 800a012:	b142      	cbz	r2, 800a026 <__ascii_mbtowc+0x1a>
 800a014:	b14b      	cbz	r3, 800a02a <__ascii_mbtowc+0x1e>
 800a016:	7813      	ldrb	r3, [r2, #0]
 800a018:	600b      	str	r3, [r1, #0]
 800a01a:	7812      	ldrb	r2, [r2, #0]
 800a01c:	1e10      	subs	r0, r2, #0
 800a01e:	bf18      	it	ne
 800a020:	2001      	movne	r0, #1
 800a022:	b002      	add	sp, #8
 800a024:	4770      	bx	lr
 800a026:	4610      	mov	r0, r2
 800a028:	e7fb      	b.n	800a022 <__ascii_mbtowc+0x16>
 800a02a:	f06f 0001 	mvn.w	r0, #1
 800a02e:	e7f8      	b.n	800a022 <__ascii_mbtowc+0x16>

0800a030 <_Balloc>:
 800a030:	b570      	push	{r4, r5, r6, lr}
 800a032:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a034:	4604      	mov	r4, r0
 800a036:	460d      	mov	r5, r1
 800a038:	b976      	cbnz	r6, 800a058 <_Balloc+0x28>
 800a03a:	2010      	movs	r0, #16
 800a03c:	f7ff ffde 	bl	8009ffc <malloc>
 800a040:	4602      	mov	r2, r0
 800a042:	6260      	str	r0, [r4, #36]	; 0x24
 800a044:	b920      	cbnz	r0, 800a050 <_Balloc+0x20>
 800a046:	4b18      	ldr	r3, [pc, #96]	; (800a0a8 <_Balloc+0x78>)
 800a048:	4818      	ldr	r0, [pc, #96]	; (800a0ac <_Balloc+0x7c>)
 800a04a:	2166      	movs	r1, #102	; 0x66
 800a04c:	f7fe fd96 	bl	8008b7c <__assert_func>
 800a050:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a054:	6006      	str	r6, [r0, #0]
 800a056:	60c6      	str	r6, [r0, #12]
 800a058:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a05a:	68f3      	ldr	r3, [r6, #12]
 800a05c:	b183      	cbz	r3, 800a080 <_Balloc+0x50>
 800a05e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a060:	68db      	ldr	r3, [r3, #12]
 800a062:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a066:	b9b8      	cbnz	r0, 800a098 <_Balloc+0x68>
 800a068:	2101      	movs	r1, #1
 800a06a:	fa01 f605 	lsl.w	r6, r1, r5
 800a06e:	1d72      	adds	r2, r6, #5
 800a070:	0092      	lsls	r2, r2, #2
 800a072:	4620      	mov	r0, r4
 800a074:	f000 fc9d 	bl	800a9b2 <_calloc_r>
 800a078:	b160      	cbz	r0, 800a094 <_Balloc+0x64>
 800a07a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a07e:	e00e      	b.n	800a09e <_Balloc+0x6e>
 800a080:	2221      	movs	r2, #33	; 0x21
 800a082:	2104      	movs	r1, #4
 800a084:	4620      	mov	r0, r4
 800a086:	f000 fc94 	bl	800a9b2 <_calloc_r>
 800a08a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a08c:	60f0      	str	r0, [r6, #12]
 800a08e:	68db      	ldr	r3, [r3, #12]
 800a090:	2b00      	cmp	r3, #0
 800a092:	d1e4      	bne.n	800a05e <_Balloc+0x2e>
 800a094:	2000      	movs	r0, #0
 800a096:	bd70      	pop	{r4, r5, r6, pc}
 800a098:	6802      	ldr	r2, [r0, #0]
 800a09a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a09e:	2300      	movs	r3, #0
 800a0a0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a0a4:	e7f7      	b.n	800a096 <_Balloc+0x66>
 800a0a6:	bf00      	nop
 800a0a8:	0800d3fa 	.word	0x0800d3fa
 800a0ac:	0800d4f8 	.word	0x0800d4f8

0800a0b0 <_Bfree>:
 800a0b0:	b570      	push	{r4, r5, r6, lr}
 800a0b2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a0b4:	4605      	mov	r5, r0
 800a0b6:	460c      	mov	r4, r1
 800a0b8:	b976      	cbnz	r6, 800a0d8 <_Bfree+0x28>
 800a0ba:	2010      	movs	r0, #16
 800a0bc:	f7ff ff9e 	bl	8009ffc <malloc>
 800a0c0:	4602      	mov	r2, r0
 800a0c2:	6268      	str	r0, [r5, #36]	; 0x24
 800a0c4:	b920      	cbnz	r0, 800a0d0 <_Bfree+0x20>
 800a0c6:	4b09      	ldr	r3, [pc, #36]	; (800a0ec <_Bfree+0x3c>)
 800a0c8:	4809      	ldr	r0, [pc, #36]	; (800a0f0 <_Bfree+0x40>)
 800a0ca:	218a      	movs	r1, #138	; 0x8a
 800a0cc:	f7fe fd56 	bl	8008b7c <__assert_func>
 800a0d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a0d4:	6006      	str	r6, [r0, #0]
 800a0d6:	60c6      	str	r6, [r0, #12]
 800a0d8:	b13c      	cbz	r4, 800a0ea <_Bfree+0x3a>
 800a0da:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a0dc:	6862      	ldr	r2, [r4, #4]
 800a0de:	68db      	ldr	r3, [r3, #12]
 800a0e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a0e4:	6021      	str	r1, [r4, #0]
 800a0e6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a0ea:	bd70      	pop	{r4, r5, r6, pc}
 800a0ec:	0800d3fa 	.word	0x0800d3fa
 800a0f0:	0800d4f8 	.word	0x0800d4f8

0800a0f4 <__multadd>:
 800a0f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0f8:	690d      	ldr	r5, [r1, #16]
 800a0fa:	4607      	mov	r7, r0
 800a0fc:	460c      	mov	r4, r1
 800a0fe:	461e      	mov	r6, r3
 800a100:	f101 0c14 	add.w	ip, r1, #20
 800a104:	2000      	movs	r0, #0
 800a106:	f8dc 3000 	ldr.w	r3, [ip]
 800a10a:	b299      	uxth	r1, r3
 800a10c:	fb02 6101 	mla	r1, r2, r1, r6
 800a110:	0c1e      	lsrs	r6, r3, #16
 800a112:	0c0b      	lsrs	r3, r1, #16
 800a114:	fb02 3306 	mla	r3, r2, r6, r3
 800a118:	b289      	uxth	r1, r1
 800a11a:	3001      	adds	r0, #1
 800a11c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a120:	4285      	cmp	r5, r0
 800a122:	f84c 1b04 	str.w	r1, [ip], #4
 800a126:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a12a:	dcec      	bgt.n	800a106 <__multadd+0x12>
 800a12c:	b30e      	cbz	r6, 800a172 <__multadd+0x7e>
 800a12e:	68a3      	ldr	r3, [r4, #8]
 800a130:	42ab      	cmp	r3, r5
 800a132:	dc19      	bgt.n	800a168 <__multadd+0x74>
 800a134:	6861      	ldr	r1, [r4, #4]
 800a136:	4638      	mov	r0, r7
 800a138:	3101      	adds	r1, #1
 800a13a:	f7ff ff79 	bl	800a030 <_Balloc>
 800a13e:	4680      	mov	r8, r0
 800a140:	b928      	cbnz	r0, 800a14e <__multadd+0x5a>
 800a142:	4602      	mov	r2, r0
 800a144:	4b0c      	ldr	r3, [pc, #48]	; (800a178 <__multadd+0x84>)
 800a146:	480d      	ldr	r0, [pc, #52]	; (800a17c <__multadd+0x88>)
 800a148:	21b5      	movs	r1, #181	; 0xb5
 800a14a:	f7fe fd17 	bl	8008b7c <__assert_func>
 800a14e:	6922      	ldr	r2, [r4, #16]
 800a150:	3202      	adds	r2, #2
 800a152:	f104 010c 	add.w	r1, r4, #12
 800a156:	0092      	lsls	r2, r2, #2
 800a158:	300c      	adds	r0, #12
 800a15a:	f7fc ff41 	bl	8006fe0 <memcpy>
 800a15e:	4621      	mov	r1, r4
 800a160:	4638      	mov	r0, r7
 800a162:	f7ff ffa5 	bl	800a0b0 <_Bfree>
 800a166:	4644      	mov	r4, r8
 800a168:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a16c:	3501      	adds	r5, #1
 800a16e:	615e      	str	r6, [r3, #20]
 800a170:	6125      	str	r5, [r4, #16]
 800a172:	4620      	mov	r0, r4
 800a174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a178:	0800d46c 	.word	0x0800d46c
 800a17c:	0800d4f8 	.word	0x0800d4f8

0800a180 <__s2b>:
 800a180:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a184:	460c      	mov	r4, r1
 800a186:	4615      	mov	r5, r2
 800a188:	461f      	mov	r7, r3
 800a18a:	2209      	movs	r2, #9
 800a18c:	3308      	adds	r3, #8
 800a18e:	4606      	mov	r6, r0
 800a190:	fb93 f3f2 	sdiv	r3, r3, r2
 800a194:	2100      	movs	r1, #0
 800a196:	2201      	movs	r2, #1
 800a198:	429a      	cmp	r2, r3
 800a19a:	db09      	blt.n	800a1b0 <__s2b+0x30>
 800a19c:	4630      	mov	r0, r6
 800a19e:	f7ff ff47 	bl	800a030 <_Balloc>
 800a1a2:	b940      	cbnz	r0, 800a1b6 <__s2b+0x36>
 800a1a4:	4602      	mov	r2, r0
 800a1a6:	4b19      	ldr	r3, [pc, #100]	; (800a20c <__s2b+0x8c>)
 800a1a8:	4819      	ldr	r0, [pc, #100]	; (800a210 <__s2b+0x90>)
 800a1aa:	21ce      	movs	r1, #206	; 0xce
 800a1ac:	f7fe fce6 	bl	8008b7c <__assert_func>
 800a1b0:	0052      	lsls	r2, r2, #1
 800a1b2:	3101      	adds	r1, #1
 800a1b4:	e7f0      	b.n	800a198 <__s2b+0x18>
 800a1b6:	9b08      	ldr	r3, [sp, #32]
 800a1b8:	6143      	str	r3, [r0, #20]
 800a1ba:	2d09      	cmp	r5, #9
 800a1bc:	f04f 0301 	mov.w	r3, #1
 800a1c0:	6103      	str	r3, [r0, #16]
 800a1c2:	dd16      	ble.n	800a1f2 <__s2b+0x72>
 800a1c4:	f104 0909 	add.w	r9, r4, #9
 800a1c8:	46c8      	mov	r8, r9
 800a1ca:	442c      	add	r4, r5
 800a1cc:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a1d0:	4601      	mov	r1, r0
 800a1d2:	3b30      	subs	r3, #48	; 0x30
 800a1d4:	220a      	movs	r2, #10
 800a1d6:	4630      	mov	r0, r6
 800a1d8:	f7ff ff8c 	bl	800a0f4 <__multadd>
 800a1dc:	45a0      	cmp	r8, r4
 800a1de:	d1f5      	bne.n	800a1cc <__s2b+0x4c>
 800a1e0:	f1a5 0408 	sub.w	r4, r5, #8
 800a1e4:	444c      	add	r4, r9
 800a1e6:	1b2d      	subs	r5, r5, r4
 800a1e8:	1963      	adds	r3, r4, r5
 800a1ea:	42bb      	cmp	r3, r7
 800a1ec:	db04      	blt.n	800a1f8 <__s2b+0x78>
 800a1ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1f2:	340a      	adds	r4, #10
 800a1f4:	2509      	movs	r5, #9
 800a1f6:	e7f6      	b.n	800a1e6 <__s2b+0x66>
 800a1f8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a1fc:	4601      	mov	r1, r0
 800a1fe:	3b30      	subs	r3, #48	; 0x30
 800a200:	220a      	movs	r2, #10
 800a202:	4630      	mov	r0, r6
 800a204:	f7ff ff76 	bl	800a0f4 <__multadd>
 800a208:	e7ee      	b.n	800a1e8 <__s2b+0x68>
 800a20a:	bf00      	nop
 800a20c:	0800d46c 	.word	0x0800d46c
 800a210:	0800d4f8 	.word	0x0800d4f8

0800a214 <__hi0bits>:
 800a214:	0c03      	lsrs	r3, r0, #16
 800a216:	041b      	lsls	r3, r3, #16
 800a218:	b9d3      	cbnz	r3, 800a250 <__hi0bits+0x3c>
 800a21a:	0400      	lsls	r0, r0, #16
 800a21c:	2310      	movs	r3, #16
 800a21e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a222:	bf04      	itt	eq
 800a224:	0200      	lsleq	r0, r0, #8
 800a226:	3308      	addeq	r3, #8
 800a228:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a22c:	bf04      	itt	eq
 800a22e:	0100      	lsleq	r0, r0, #4
 800a230:	3304      	addeq	r3, #4
 800a232:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a236:	bf04      	itt	eq
 800a238:	0080      	lsleq	r0, r0, #2
 800a23a:	3302      	addeq	r3, #2
 800a23c:	2800      	cmp	r0, #0
 800a23e:	db05      	blt.n	800a24c <__hi0bits+0x38>
 800a240:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a244:	f103 0301 	add.w	r3, r3, #1
 800a248:	bf08      	it	eq
 800a24a:	2320      	moveq	r3, #32
 800a24c:	4618      	mov	r0, r3
 800a24e:	4770      	bx	lr
 800a250:	2300      	movs	r3, #0
 800a252:	e7e4      	b.n	800a21e <__hi0bits+0xa>

0800a254 <__lo0bits>:
 800a254:	6803      	ldr	r3, [r0, #0]
 800a256:	f013 0207 	ands.w	r2, r3, #7
 800a25a:	4601      	mov	r1, r0
 800a25c:	d00b      	beq.n	800a276 <__lo0bits+0x22>
 800a25e:	07da      	lsls	r2, r3, #31
 800a260:	d423      	bmi.n	800a2aa <__lo0bits+0x56>
 800a262:	0798      	lsls	r0, r3, #30
 800a264:	bf49      	itett	mi
 800a266:	085b      	lsrmi	r3, r3, #1
 800a268:	089b      	lsrpl	r3, r3, #2
 800a26a:	2001      	movmi	r0, #1
 800a26c:	600b      	strmi	r3, [r1, #0]
 800a26e:	bf5c      	itt	pl
 800a270:	600b      	strpl	r3, [r1, #0]
 800a272:	2002      	movpl	r0, #2
 800a274:	4770      	bx	lr
 800a276:	b298      	uxth	r0, r3
 800a278:	b9a8      	cbnz	r0, 800a2a6 <__lo0bits+0x52>
 800a27a:	0c1b      	lsrs	r3, r3, #16
 800a27c:	2010      	movs	r0, #16
 800a27e:	b2da      	uxtb	r2, r3
 800a280:	b90a      	cbnz	r2, 800a286 <__lo0bits+0x32>
 800a282:	3008      	adds	r0, #8
 800a284:	0a1b      	lsrs	r3, r3, #8
 800a286:	071a      	lsls	r2, r3, #28
 800a288:	bf04      	itt	eq
 800a28a:	091b      	lsreq	r3, r3, #4
 800a28c:	3004      	addeq	r0, #4
 800a28e:	079a      	lsls	r2, r3, #30
 800a290:	bf04      	itt	eq
 800a292:	089b      	lsreq	r3, r3, #2
 800a294:	3002      	addeq	r0, #2
 800a296:	07da      	lsls	r2, r3, #31
 800a298:	d403      	bmi.n	800a2a2 <__lo0bits+0x4e>
 800a29a:	085b      	lsrs	r3, r3, #1
 800a29c:	f100 0001 	add.w	r0, r0, #1
 800a2a0:	d005      	beq.n	800a2ae <__lo0bits+0x5a>
 800a2a2:	600b      	str	r3, [r1, #0]
 800a2a4:	4770      	bx	lr
 800a2a6:	4610      	mov	r0, r2
 800a2a8:	e7e9      	b.n	800a27e <__lo0bits+0x2a>
 800a2aa:	2000      	movs	r0, #0
 800a2ac:	4770      	bx	lr
 800a2ae:	2020      	movs	r0, #32
 800a2b0:	4770      	bx	lr
	...

0800a2b4 <__i2b>:
 800a2b4:	b510      	push	{r4, lr}
 800a2b6:	460c      	mov	r4, r1
 800a2b8:	2101      	movs	r1, #1
 800a2ba:	f7ff feb9 	bl	800a030 <_Balloc>
 800a2be:	4602      	mov	r2, r0
 800a2c0:	b928      	cbnz	r0, 800a2ce <__i2b+0x1a>
 800a2c2:	4b05      	ldr	r3, [pc, #20]	; (800a2d8 <__i2b+0x24>)
 800a2c4:	4805      	ldr	r0, [pc, #20]	; (800a2dc <__i2b+0x28>)
 800a2c6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a2ca:	f7fe fc57 	bl	8008b7c <__assert_func>
 800a2ce:	2301      	movs	r3, #1
 800a2d0:	6144      	str	r4, [r0, #20]
 800a2d2:	6103      	str	r3, [r0, #16]
 800a2d4:	bd10      	pop	{r4, pc}
 800a2d6:	bf00      	nop
 800a2d8:	0800d46c 	.word	0x0800d46c
 800a2dc:	0800d4f8 	.word	0x0800d4f8

0800a2e0 <__multiply>:
 800a2e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2e4:	4691      	mov	r9, r2
 800a2e6:	690a      	ldr	r2, [r1, #16]
 800a2e8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a2ec:	429a      	cmp	r2, r3
 800a2ee:	bfb8      	it	lt
 800a2f0:	460b      	movlt	r3, r1
 800a2f2:	460c      	mov	r4, r1
 800a2f4:	bfbc      	itt	lt
 800a2f6:	464c      	movlt	r4, r9
 800a2f8:	4699      	movlt	r9, r3
 800a2fa:	6927      	ldr	r7, [r4, #16]
 800a2fc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a300:	68a3      	ldr	r3, [r4, #8]
 800a302:	6861      	ldr	r1, [r4, #4]
 800a304:	eb07 060a 	add.w	r6, r7, sl
 800a308:	42b3      	cmp	r3, r6
 800a30a:	b085      	sub	sp, #20
 800a30c:	bfb8      	it	lt
 800a30e:	3101      	addlt	r1, #1
 800a310:	f7ff fe8e 	bl	800a030 <_Balloc>
 800a314:	b930      	cbnz	r0, 800a324 <__multiply+0x44>
 800a316:	4602      	mov	r2, r0
 800a318:	4b44      	ldr	r3, [pc, #272]	; (800a42c <__multiply+0x14c>)
 800a31a:	4845      	ldr	r0, [pc, #276]	; (800a430 <__multiply+0x150>)
 800a31c:	f240 115d 	movw	r1, #349	; 0x15d
 800a320:	f7fe fc2c 	bl	8008b7c <__assert_func>
 800a324:	f100 0514 	add.w	r5, r0, #20
 800a328:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a32c:	462b      	mov	r3, r5
 800a32e:	2200      	movs	r2, #0
 800a330:	4543      	cmp	r3, r8
 800a332:	d321      	bcc.n	800a378 <__multiply+0x98>
 800a334:	f104 0314 	add.w	r3, r4, #20
 800a338:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a33c:	f109 0314 	add.w	r3, r9, #20
 800a340:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a344:	9202      	str	r2, [sp, #8]
 800a346:	1b3a      	subs	r2, r7, r4
 800a348:	3a15      	subs	r2, #21
 800a34a:	f022 0203 	bic.w	r2, r2, #3
 800a34e:	3204      	adds	r2, #4
 800a350:	f104 0115 	add.w	r1, r4, #21
 800a354:	428f      	cmp	r7, r1
 800a356:	bf38      	it	cc
 800a358:	2204      	movcc	r2, #4
 800a35a:	9201      	str	r2, [sp, #4]
 800a35c:	9a02      	ldr	r2, [sp, #8]
 800a35e:	9303      	str	r3, [sp, #12]
 800a360:	429a      	cmp	r2, r3
 800a362:	d80c      	bhi.n	800a37e <__multiply+0x9e>
 800a364:	2e00      	cmp	r6, #0
 800a366:	dd03      	ble.n	800a370 <__multiply+0x90>
 800a368:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d05a      	beq.n	800a426 <__multiply+0x146>
 800a370:	6106      	str	r6, [r0, #16]
 800a372:	b005      	add	sp, #20
 800a374:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a378:	f843 2b04 	str.w	r2, [r3], #4
 800a37c:	e7d8      	b.n	800a330 <__multiply+0x50>
 800a37e:	f8b3 a000 	ldrh.w	sl, [r3]
 800a382:	f1ba 0f00 	cmp.w	sl, #0
 800a386:	d024      	beq.n	800a3d2 <__multiply+0xf2>
 800a388:	f104 0e14 	add.w	lr, r4, #20
 800a38c:	46a9      	mov	r9, r5
 800a38e:	f04f 0c00 	mov.w	ip, #0
 800a392:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a396:	f8d9 1000 	ldr.w	r1, [r9]
 800a39a:	fa1f fb82 	uxth.w	fp, r2
 800a39e:	b289      	uxth	r1, r1
 800a3a0:	fb0a 110b 	mla	r1, sl, fp, r1
 800a3a4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a3a8:	f8d9 2000 	ldr.w	r2, [r9]
 800a3ac:	4461      	add	r1, ip
 800a3ae:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a3b2:	fb0a c20b 	mla	r2, sl, fp, ip
 800a3b6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a3ba:	b289      	uxth	r1, r1
 800a3bc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a3c0:	4577      	cmp	r7, lr
 800a3c2:	f849 1b04 	str.w	r1, [r9], #4
 800a3c6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a3ca:	d8e2      	bhi.n	800a392 <__multiply+0xb2>
 800a3cc:	9a01      	ldr	r2, [sp, #4]
 800a3ce:	f845 c002 	str.w	ip, [r5, r2]
 800a3d2:	9a03      	ldr	r2, [sp, #12]
 800a3d4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a3d8:	3304      	adds	r3, #4
 800a3da:	f1b9 0f00 	cmp.w	r9, #0
 800a3de:	d020      	beq.n	800a422 <__multiply+0x142>
 800a3e0:	6829      	ldr	r1, [r5, #0]
 800a3e2:	f104 0c14 	add.w	ip, r4, #20
 800a3e6:	46ae      	mov	lr, r5
 800a3e8:	f04f 0a00 	mov.w	sl, #0
 800a3ec:	f8bc b000 	ldrh.w	fp, [ip]
 800a3f0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a3f4:	fb09 220b 	mla	r2, r9, fp, r2
 800a3f8:	4492      	add	sl, r2
 800a3fa:	b289      	uxth	r1, r1
 800a3fc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a400:	f84e 1b04 	str.w	r1, [lr], #4
 800a404:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a408:	f8be 1000 	ldrh.w	r1, [lr]
 800a40c:	0c12      	lsrs	r2, r2, #16
 800a40e:	fb09 1102 	mla	r1, r9, r2, r1
 800a412:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a416:	4567      	cmp	r7, ip
 800a418:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a41c:	d8e6      	bhi.n	800a3ec <__multiply+0x10c>
 800a41e:	9a01      	ldr	r2, [sp, #4]
 800a420:	50a9      	str	r1, [r5, r2]
 800a422:	3504      	adds	r5, #4
 800a424:	e79a      	b.n	800a35c <__multiply+0x7c>
 800a426:	3e01      	subs	r6, #1
 800a428:	e79c      	b.n	800a364 <__multiply+0x84>
 800a42a:	bf00      	nop
 800a42c:	0800d46c 	.word	0x0800d46c
 800a430:	0800d4f8 	.word	0x0800d4f8

0800a434 <__pow5mult>:
 800a434:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a438:	4615      	mov	r5, r2
 800a43a:	f012 0203 	ands.w	r2, r2, #3
 800a43e:	4606      	mov	r6, r0
 800a440:	460f      	mov	r7, r1
 800a442:	d007      	beq.n	800a454 <__pow5mult+0x20>
 800a444:	4c25      	ldr	r4, [pc, #148]	; (800a4dc <__pow5mult+0xa8>)
 800a446:	3a01      	subs	r2, #1
 800a448:	2300      	movs	r3, #0
 800a44a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a44e:	f7ff fe51 	bl	800a0f4 <__multadd>
 800a452:	4607      	mov	r7, r0
 800a454:	10ad      	asrs	r5, r5, #2
 800a456:	d03d      	beq.n	800a4d4 <__pow5mult+0xa0>
 800a458:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a45a:	b97c      	cbnz	r4, 800a47c <__pow5mult+0x48>
 800a45c:	2010      	movs	r0, #16
 800a45e:	f7ff fdcd 	bl	8009ffc <malloc>
 800a462:	4602      	mov	r2, r0
 800a464:	6270      	str	r0, [r6, #36]	; 0x24
 800a466:	b928      	cbnz	r0, 800a474 <__pow5mult+0x40>
 800a468:	4b1d      	ldr	r3, [pc, #116]	; (800a4e0 <__pow5mult+0xac>)
 800a46a:	481e      	ldr	r0, [pc, #120]	; (800a4e4 <__pow5mult+0xb0>)
 800a46c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a470:	f7fe fb84 	bl	8008b7c <__assert_func>
 800a474:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a478:	6004      	str	r4, [r0, #0]
 800a47a:	60c4      	str	r4, [r0, #12]
 800a47c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a480:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a484:	b94c      	cbnz	r4, 800a49a <__pow5mult+0x66>
 800a486:	f240 2171 	movw	r1, #625	; 0x271
 800a48a:	4630      	mov	r0, r6
 800a48c:	f7ff ff12 	bl	800a2b4 <__i2b>
 800a490:	2300      	movs	r3, #0
 800a492:	f8c8 0008 	str.w	r0, [r8, #8]
 800a496:	4604      	mov	r4, r0
 800a498:	6003      	str	r3, [r0, #0]
 800a49a:	f04f 0900 	mov.w	r9, #0
 800a49e:	07eb      	lsls	r3, r5, #31
 800a4a0:	d50a      	bpl.n	800a4b8 <__pow5mult+0x84>
 800a4a2:	4639      	mov	r1, r7
 800a4a4:	4622      	mov	r2, r4
 800a4a6:	4630      	mov	r0, r6
 800a4a8:	f7ff ff1a 	bl	800a2e0 <__multiply>
 800a4ac:	4639      	mov	r1, r7
 800a4ae:	4680      	mov	r8, r0
 800a4b0:	4630      	mov	r0, r6
 800a4b2:	f7ff fdfd 	bl	800a0b0 <_Bfree>
 800a4b6:	4647      	mov	r7, r8
 800a4b8:	106d      	asrs	r5, r5, #1
 800a4ba:	d00b      	beq.n	800a4d4 <__pow5mult+0xa0>
 800a4bc:	6820      	ldr	r0, [r4, #0]
 800a4be:	b938      	cbnz	r0, 800a4d0 <__pow5mult+0x9c>
 800a4c0:	4622      	mov	r2, r4
 800a4c2:	4621      	mov	r1, r4
 800a4c4:	4630      	mov	r0, r6
 800a4c6:	f7ff ff0b 	bl	800a2e0 <__multiply>
 800a4ca:	6020      	str	r0, [r4, #0]
 800a4cc:	f8c0 9000 	str.w	r9, [r0]
 800a4d0:	4604      	mov	r4, r0
 800a4d2:	e7e4      	b.n	800a49e <__pow5mult+0x6a>
 800a4d4:	4638      	mov	r0, r7
 800a4d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4da:	bf00      	nop
 800a4dc:	0800d648 	.word	0x0800d648
 800a4e0:	0800d3fa 	.word	0x0800d3fa
 800a4e4:	0800d4f8 	.word	0x0800d4f8

0800a4e8 <__lshift>:
 800a4e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a4ec:	460c      	mov	r4, r1
 800a4ee:	6849      	ldr	r1, [r1, #4]
 800a4f0:	6923      	ldr	r3, [r4, #16]
 800a4f2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a4f6:	68a3      	ldr	r3, [r4, #8]
 800a4f8:	4607      	mov	r7, r0
 800a4fa:	4691      	mov	r9, r2
 800a4fc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a500:	f108 0601 	add.w	r6, r8, #1
 800a504:	42b3      	cmp	r3, r6
 800a506:	db0b      	blt.n	800a520 <__lshift+0x38>
 800a508:	4638      	mov	r0, r7
 800a50a:	f7ff fd91 	bl	800a030 <_Balloc>
 800a50e:	4605      	mov	r5, r0
 800a510:	b948      	cbnz	r0, 800a526 <__lshift+0x3e>
 800a512:	4602      	mov	r2, r0
 800a514:	4b2a      	ldr	r3, [pc, #168]	; (800a5c0 <__lshift+0xd8>)
 800a516:	482b      	ldr	r0, [pc, #172]	; (800a5c4 <__lshift+0xdc>)
 800a518:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a51c:	f7fe fb2e 	bl	8008b7c <__assert_func>
 800a520:	3101      	adds	r1, #1
 800a522:	005b      	lsls	r3, r3, #1
 800a524:	e7ee      	b.n	800a504 <__lshift+0x1c>
 800a526:	2300      	movs	r3, #0
 800a528:	f100 0114 	add.w	r1, r0, #20
 800a52c:	f100 0210 	add.w	r2, r0, #16
 800a530:	4618      	mov	r0, r3
 800a532:	4553      	cmp	r3, sl
 800a534:	db37      	blt.n	800a5a6 <__lshift+0xbe>
 800a536:	6920      	ldr	r0, [r4, #16]
 800a538:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a53c:	f104 0314 	add.w	r3, r4, #20
 800a540:	f019 091f 	ands.w	r9, r9, #31
 800a544:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a548:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a54c:	d02f      	beq.n	800a5ae <__lshift+0xc6>
 800a54e:	f1c9 0e20 	rsb	lr, r9, #32
 800a552:	468a      	mov	sl, r1
 800a554:	f04f 0c00 	mov.w	ip, #0
 800a558:	681a      	ldr	r2, [r3, #0]
 800a55a:	fa02 f209 	lsl.w	r2, r2, r9
 800a55e:	ea42 020c 	orr.w	r2, r2, ip
 800a562:	f84a 2b04 	str.w	r2, [sl], #4
 800a566:	f853 2b04 	ldr.w	r2, [r3], #4
 800a56a:	4298      	cmp	r0, r3
 800a56c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a570:	d8f2      	bhi.n	800a558 <__lshift+0x70>
 800a572:	1b03      	subs	r3, r0, r4
 800a574:	3b15      	subs	r3, #21
 800a576:	f023 0303 	bic.w	r3, r3, #3
 800a57a:	3304      	adds	r3, #4
 800a57c:	f104 0215 	add.w	r2, r4, #21
 800a580:	4290      	cmp	r0, r2
 800a582:	bf38      	it	cc
 800a584:	2304      	movcc	r3, #4
 800a586:	f841 c003 	str.w	ip, [r1, r3]
 800a58a:	f1bc 0f00 	cmp.w	ip, #0
 800a58e:	d001      	beq.n	800a594 <__lshift+0xac>
 800a590:	f108 0602 	add.w	r6, r8, #2
 800a594:	3e01      	subs	r6, #1
 800a596:	4638      	mov	r0, r7
 800a598:	612e      	str	r6, [r5, #16]
 800a59a:	4621      	mov	r1, r4
 800a59c:	f7ff fd88 	bl	800a0b0 <_Bfree>
 800a5a0:	4628      	mov	r0, r5
 800a5a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5a6:	f842 0f04 	str.w	r0, [r2, #4]!
 800a5aa:	3301      	adds	r3, #1
 800a5ac:	e7c1      	b.n	800a532 <__lshift+0x4a>
 800a5ae:	3904      	subs	r1, #4
 800a5b0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a5b4:	f841 2f04 	str.w	r2, [r1, #4]!
 800a5b8:	4298      	cmp	r0, r3
 800a5ba:	d8f9      	bhi.n	800a5b0 <__lshift+0xc8>
 800a5bc:	e7ea      	b.n	800a594 <__lshift+0xac>
 800a5be:	bf00      	nop
 800a5c0:	0800d46c 	.word	0x0800d46c
 800a5c4:	0800d4f8 	.word	0x0800d4f8

0800a5c8 <__mcmp>:
 800a5c8:	b530      	push	{r4, r5, lr}
 800a5ca:	6902      	ldr	r2, [r0, #16]
 800a5cc:	690c      	ldr	r4, [r1, #16]
 800a5ce:	1b12      	subs	r2, r2, r4
 800a5d0:	d10e      	bne.n	800a5f0 <__mcmp+0x28>
 800a5d2:	f100 0314 	add.w	r3, r0, #20
 800a5d6:	3114      	adds	r1, #20
 800a5d8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a5dc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a5e0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a5e4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a5e8:	42a5      	cmp	r5, r4
 800a5ea:	d003      	beq.n	800a5f4 <__mcmp+0x2c>
 800a5ec:	d305      	bcc.n	800a5fa <__mcmp+0x32>
 800a5ee:	2201      	movs	r2, #1
 800a5f0:	4610      	mov	r0, r2
 800a5f2:	bd30      	pop	{r4, r5, pc}
 800a5f4:	4283      	cmp	r3, r0
 800a5f6:	d3f3      	bcc.n	800a5e0 <__mcmp+0x18>
 800a5f8:	e7fa      	b.n	800a5f0 <__mcmp+0x28>
 800a5fa:	f04f 32ff 	mov.w	r2, #4294967295
 800a5fe:	e7f7      	b.n	800a5f0 <__mcmp+0x28>

0800a600 <__mdiff>:
 800a600:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a604:	460c      	mov	r4, r1
 800a606:	4606      	mov	r6, r0
 800a608:	4611      	mov	r1, r2
 800a60a:	4620      	mov	r0, r4
 800a60c:	4690      	mov	r8, r2
 800a60e:	f7ff ffdb 	bl	800a5c8 <__mcmp>
 800a612:	1e05      	subs	r5, r0, #0
 800a614:	d110      	bne.n	800a638 <__mdiff+0x38>
 800a616:	4629      	mov	r1, r5
 800a618:	4630      	mov	r0, r6
 800a61a:	f7ff fd09 	bl	800a030 <_Balloc>
 800a61e:	b930      	cbnz	r0, 800a62e <__mdiff+0x2e>
 800a620:	4b3a      	ldr	r3, [pc, #232]	; (800a70c <__mdiff+0x10c>)
 800a622:	4602      	mov	r2, r0
 800a624:	f240 2132 	movw	r1, #562	; 0x232
 800a628:	4839      	ldr	r0, [pc, #228]	; (800a710 <__mdiff+0x110>)
 800a62a:	f7fe faa7 	bl	8008b7c <__assert_func>
 800a62e:	2301      	movs	r3, #1
 800a630:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a634:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a638:	bfa4      	itt	ge
 800a63a:	4643      	movge	r3, r8
 800a63c:	46a0      	movge	r8, r4
 800a63e:	4630      	mov	r0, r6
 800a640:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a644:	bfa6      	itte	ge
 800a646:	461c      	movge	r4, r3
 800a648:	2500      	movge	r5, #0
 800a64a:	2501      	movlt	r5, #1
 800a64c:	f7ff fcf0 	bl	800a030 <_Balloc>
 800a650:	b920      	cbnz	r0, 800a65c <__mdiff+0x5c>
 800a652:	4b2e      	ldr	r3, [pc, #184]	; (800a70c <__mdiff+0x10c>)
 800a654:	4602      	mov	r2, r0
 800a656:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a65a:	e7e5      	b.n	800a628 <__mdiff+0x28>
 800a65c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a660:	6926      	ldr	r6, [r4, #16]
 800a662:	60c5      	str	r5, [r0, #12]
 800a664:	f104 0914 	add.w	r9, r4, #20
 800a668:	f108 0514 	add.w	r5, r8, #20
 800a66c:	f100 0e14 	add.w	lr, r0, #20
 800a670:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a674:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a678:	f108 0210 	add.w	r2, r8, #16
 800a67c:	46f2      	mov	sl, lr
 800a67e:	2100      	movs	r1, #0
 800a680:	f859 3b04 	ldr.w	r3, [r9], #4
 800a684:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a688:	fa1f f883 	uxth.w	r8, r3
 800a68c:	fa11 f18b 	uxtah	r1, r1, fp
 800a690:	0c1b      	lsrs	r3, r3, #16
 800a692:	eba1 0808 	sub.w	r8, r1, r8
 800a696:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a69a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a69e:	fa1f f888 	uxth.w	r8, r8
 800a6a2:	1419      	asrs	r1, r3, #16
 800a6a4:	454e      	cmp	r6, r9
 800a6a6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a6aa:	f84a 3b04 	str.w	r3, [sl], #4
 800a6ae:	d8e7      	bhi.n	800a680 <__mdiff+0x80>
 800a6b0:	1b33      	subs	r3, r6, r4
 800a6b2:	3b15      	subs	r3, #21
 800a6b4:	f023 0303 	bic.w	r3, r3, #3
 800a6b8:	3304      	adds	r3, #4
 800a6ba:	3415      	adds	r4, #21
 800a6bc:	42a6      	cmp	r6, r4
 800a6be:	bf38      	it	cc
 800a6c0:	2304      	movcc	r3, #4
 800a6c2:	441d      	add	r5, r3
 800a6c4:	4473      	add	r3, lr
 800a6c6:	469e      	mov	lr, r3
 800a6c8:	462e      	mov	r6, r5
 800a6ca:	4566      	cmp	r6, ip
 800a6cc:	d30e      	bcc.n	800a6ec <__mdiff+0xec>
 800a6ce:	f10c 0203 	add.w	r2, ip, #3
 800a6d2:	1b52      	subs	r2, r2, r5
 800a6d4:	f022 0203 	bic.w	r2, r2, #3
 800a6d8:	3d03      	subs	r5, #3
 800a6da:	45ac      	cmp	ip, r5
 800a6dc:	bf38      	it	cc
 800a6de:	2200      	movcc	r2, #0
 800a6e0:	441a      	add	r2, r3
 800a6e2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a6e6:	b17b      	cbz	r3, 800a708 <__mdiff+0x108>
 800a6e8:	6107      	str	r7, [r0, #16]
 800a6ea:	e7a3      	b.n	800a634 <__mdiff+0x34>
 800a6ec:	f856 8b04 	ldr.w	r8, [r6], #4
 800a6f0:	fa11 f288 	uxtah	r2, r1, r8
 800a6f4:	1414      	asrs	r4, r2, #16
 800a6f6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a6fa:	b292      	uxth	r2, r2
 800a6fc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a700:	f84e 2b04 	str.w	r2, [lr], #4
 800a704:	1421      	asrs	r1, r4, #16
 800a706:	e7e0      	b.n	800a6ca <__mdiff+0xca>
 800a708:	3f01      	subs	r7, #1
 800a70a:	e7ea      	b.n	800a6e2 <__mdiff+0xe2>
 800a70c:	0800d46c 	.word	0x0800d46c
 800a710:	0800d4f8 	.word	0x0800d4f8

0800a714 <__ulp>:
 800a714:	b082      	sub	sp, #8
 800a716:	ed8d 0b00 	vstr	d0, [sp]
 800a71a:	9b01      	ldr	r3, [sp, #4]
 800a71c:	4912      	ldr	r1, [pc, #72]	; (800a768 <__ulp+0x54>)
 800a71e:	4019      	ands	r1, r3
 800a720:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800a724:	2900      	cmp	r1, #0
 800a726:	dd05      	ble.n	800a734 <__ulp+0x20>
 800a728:	2200      	movs	r2, #0
 800a72a:	460b      	mov	r3, r1
 800a72c:	ec43 2b10 	vmov	d0, r2, r3
 800a730:	b002      	add	sp, #8
 800a732:	4770      	bx	lr
 800a734:	4249      	negs	r1, r1
 800a736:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800a73a:	ea4f 5021 	mov.w	r0, r1, asr #20
 800a73e:	f04f 0200 	mov.w	r2, #0
 800a742:	f04f 0300 	mov.w	r3, #0
 800a746:	da04      	bge.n	800a752 <__ulp+0x3e>
 800a748:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800a74c:	fa41 f300 	asr.w	r3, r1, r0
 800a750:	e7ec      	b.n	800a72c <__ulp+0x18>
 800a752:	f1a0 0114 	sub.w	r1, r0, #20
 800a756:	291e      	cmp	r1, #30
 800a758:	bfda      	itte	le
 800a75a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800a75e:	fa20 f101 	lsrle.w	r1, r0, r1
 800a762:	2101      	movgt	r1, #1
 800a764:	460a      	mov	r2, r1
 800a766:	e7e1      	b.n	800a72c <__ulp+0x18>
 800a768:	7ff00000 	.word	0x7ff00000

0800a76c <__b2d>:
 800a76c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a76e:	6905      	ldr	r5, [r0, #16]
 800a770:	f100 0714 	add.w	r7, r0, #20
 800a774:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a778:	1f2e      	subs	r6, r5, #4
 800a77a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a77e:	4620      	mov	r0, r4
 800a780:	f7ff fd48 	bl	800a214 <__hi0bits>
 800a784:	f1c0 0320 	rsb	r3, r0, #32
 800a788:	280a      	cmp	r0, #10
 800a78a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800a808 <__b2d+0x9c>
 800a78e:	600b      	str	r3, [r1, #0]
 800a790:	dc14      	bgt.n	800a7bc <__b2d+0x50>
 800a792:	f1c0 0e0b 	rsb	lr, r0, #11
 800a796:	fa24 f10e 	lsr.w	r1, r4, lr
 800a79a:	42b7      	cmp	r7, r6
 800a79c:	ea41 030c 	orr.w	r3, r1, ip
 800a7a0:	bf34      	ite	cc
 800a7a2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a7a6:	2100      	movcs	r1, #0
 800a7a8:	3015      	adds	r0, #21
 800a7aa:	fa04 f000 	lsl.w	r0, r4, r0
 800a7ae:	fa21 f10e 	lsr.w	r1, r1, lr
 800a7b2:	ea40 0201 	orr.w	r2, r0, r1
 800a7b6:	ec43 2b10 	vmov	d0, r2, r3
 800a7ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a7bc:	42b7      	cmp	r7, r6
 800a7be:	bf3a      	itte	cc
 800a7c0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a7c4:	f1a5 0608 	subcc.w	r6, r5, #8
 800a7c8:	2100      	movcs	r1, #0
 800a7ca:	380b      	subs	r0, #11
 800a7cc:	d017      	beq.n	800a7fe <__b2d+0x92>
 800a7ce:	f1c0 0c20 	rsb	ip, r0, #32
 800a7d2:	fa04 f500 	lsl.w	r5, r4, r0
 800a7d6:	42be      	cmp	r6, r7
 800a7d8:	fa21 f40c 	lsr.w	r4, r1, ip
 800a7dc:	ea45 0504 	orr.w	r5, r5, r4
 800a7e0:	bf8c      	ite	hi
 800a7e2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a7e6:	2400      	movls	r4, #0
 800a7e8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800a7ec:	fa01 f000 	lsl.w	r0, r1, r0
 800a7f0:	fa24 f40c 	lsr.w	r4, r4, ip
 800a7f4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a7f8:	ea40 0204 	orr.w	r2, r0, r4
 800a7fc:	e7db      	b.n	800a7b6 <__b2d+0x4a>
 800a7fe:	ea44 030c 	orr.w	r3, r4, ip
 800a802:	460a      	mov	r2, r1
 800a804:	e7d7      	b.n	800a7b6 <__b2d+0x4a>
 800a806:	bf00      	nop
 800a808:	3ff00000 	.word	0x3ff00000

0800a80c <__d2b>:
 800a80c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a810:	4689      	mov	r9, r1
 800a812:	2101      	movs	r1, #1
 800a814:	ec57 6b10 	vmov	r6, r7, d0
 800a818:	4690      	mov	r8, r2
 800a81a:	f7ff fc09 	bl	800a030 <_Balloc>
 800a81e:	4604      	mov	r4, r0
 800a820:	b930      	cbnz	r0, 800a830 <__d2b+0x24>
 800a822:	4602      	mov	r2, r0
 800a824:	4b25      	ldr	r3, [pc, #148]	; (800a8bc <__d2b+0xb0>)
 800a826:	4826      	ldr	r0, [pc, #152]	; (800a8c0 <__d2b+0xb4>)
 800a828:	f240 310a 	movw	r1, #778	; 0x30a
 800a82c:	f7fe f9a6 	bl	8008b7c <__assert_func>
 800a830:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a834:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a838:	bb35      	cbnz	r5, 800a888 <__d2b+0x7c>
 800a83a:	2e00      	cmp	r6, #0
 800a83c:	9301      	str	r3, [sp, #4]
 800a83e:	d028      	beq.n	800a892 <__d2b+0x86>
 800a840:	4668      	mov	r0, sp
 800a842:	9600      	str	r6, [sp, #0]
 800a844:	f7ff fd06 	bl	800a254 <__lo0bits>
 800a848:	9900      	ldr	r1, [sp, #0]
 800a84a:	b300      	cbz	r0, 800a88e <__d2b+0x82>
 800a84c:	9a01      	ldr	r2, [sp, #4]
 800a84e:	f1c0 0320 	rsb	r3, r0, #32
 800a852:	fa02 f303 	lsl.w	r3, r2, r3
 800a856:	430b      	orrs	r3, r1
 800a858:	40c2      	lsrs	r2, r0
 800a85a:	6163      	str	r3, [r4, #20]
 800a85c:	9201      	str	r2, [sp, #4]
 800a85e:	9b01      	ldr	r3, [sp, #4]
 800a860:	61a3      	str	r3, [r4, #24]
 800a862:	2b00      	cmp	r3, #0
 800a864:	bf14      	ite	ne
 800a866:	2202      	movne	r2, #2
 800a868:	2201      	moveq	r2, #1
 800a86a:	6122      	str	r2, [r4, #16]
 800a86c:	b1d5      	cbz	r5, 800a8a4 <__d2b+0x98>
 800a86e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a872:	4405      	add	r5, r0
 800a874:	f8c9 5000 	str.w	r5, [r9]
 800a878:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a87c:	f8c8 0000 	str.w	r0, [r8]
 800a880:	4620      	mov	r0, r4
 800a882:	b003      	add	sp, #12
 800a884:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a888:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a88c:	e7d5      	b.n	800a83a <__d2b+0x2e>
 800a88e:	6161      	str	r1, [r4, #20]
 800a890:	e7e5      	b.n	800a85e <__d2b+0x52>
 800a892:	a801      	add	r0, sp, #4
 800a894:	f7ff fcde 	bl	800a254 <__lo0bits>
 800a898:	9b01      	ldr	r3, [sp, #4]
 800a89a:	6163      	str	r3, [r4, #20]
 800a89c:	2201      	movs	r2, #1
 800a89e:	6122      	str	r2, [r4, #16]
 800a8a0:	3020      	adds	r0, #32
 800a8a2:	e7e3      	b.n	800a86c <__d2b+0x60>
 800a8a4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a8a8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a8ac:	f8c9 0000 	str.w	r0, [r9]
 800a8b0:	6918      	ldr	r0, [r3, #16]
 800a8b2:	f7ff fcaf 	bl	800a214 <__hi0bits>
 800a8b6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a8ba:	e7df      	b.n	800a87c <__d2b+0x70>
 800a8bc:	0800d46c 	.word	0x0800d46c
 800a8c0:	0800d4f8 	.word	0x0800d4f8

0800a8c4 <__ratio>:
 800a8c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8c8:	4688      	mov	r8, r1
 800a8ca:	4669      	mov	r1, sp
 800a8cc:	4681      	mov	r9, r0
 800a8ce:	f7ff ff4d 	bl	800a76c <__b2d>
 800a8d2:	a901      	add	r1, sp, #4
 800a8d4:	4640      	mov	r0, r8
 800a8d6:	ec55 4b10 	vmov	r4, r5, d0
 800a8da:	f7ff ff47 	bl	800a76c <__b2d>
 800a8de:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a8e2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a8e6:	eba3 0c02 	sub.w	ip, r3, r2
 800a8ea:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a8ee:	1a9b      	subs	r3, r3, r2
 800a8f0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a8f4:	ec51 0b10 	vmov	r0, r1, d0
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	bfd6      	itet	le
 800a8fc:	460a      	movle	r2, r1
 800a8fe:	462a      	movgt	r2, r5
 800a900:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a904:	468b      	mov	fp, r1
 800a906:	462f      	mov	r7, r5
 800a908:	bfd4      	ite	le
 800a90a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800a90e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a912:	4620      	mov	r0, r4
 800a914:	ee10 2a10 	vmov	r2, s0
 800a918:	465b      	mov	r3, fp
 800a91a:	4639      	mov	r1, r7
 800a91c:	f7f5 ff96 	bl	800084c <__aeabi_ddiv>
 800a920:	ec41 0b10 	vmov	d0, r0, r1
 800a924:	b003      	add	sp, #12
 800a926:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a92a <__copybits>:
 800a92a:	3901      	subs	r1, #1
 800a92c:	b570      	push	{r4, r5, r6, lr}
 800a92e:	1149      	asrs	r1, r1, #5
 800a930:	6914      	ldr	r4, [r2, #16]
 800a932:	3101      	adds	r1, #1
 800a934:	f102 0314 	add.w	r3, r2, #20
 800a938:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a93c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a940:	1f05      	subs	r5, r0, #4
 800a942:	42a3      	cmp	r3, r4
 800a944:	d30c      	bcc.n	800a960 <__copybits+0x36>
 800a946:	1aa3      	subs	r3, r4, r2
 800a948:	3b11      	subs	r3, #17
 800a94a:	f023 0303 	bic.w	r3, r3, #3
 800a94e:	3211      	adds	r2, #17
 800a950:	42a2      	cmp	r2, r4
 800a952:	bf88      	it	hi
 800a954:	2300      	movhi	r3, #0
 800a956:	4418      	add	r0, r3
 800a958:	2300      	movs	r3, #0
 800a95a:	4288      	cmp	r0, r1
 800a95c:	d305      	bcc.n	800a96a <__copybits+0x40>
 800a95e:	bd70      	pop	{r4, r5, r6, pc}
 800a960:	f853 6b04 	ldr.w	r6, [r3], #4
 800a964:	f845 6f04 	str.w	r6, [r5, #4]!
 800a968:	e7eb      	b.n	800a942 <__copybits+0x18>
 800a96a:	f840 3b04 	str.w	r3, [r0], #4
 800a96e:	e7f4      	b.n	800a95a <__copybits+0x30>

0800a970 <__any_on>:
 800a970:	f100 0214 	add.w	r2, r0, #20
 800a974:	6900      	ldr	r0, [r0, #16]
 800a976:	114b      	asrs	r3, r1, #5
 800a978:	4298      	cmp	r0, r3
 800a97a:	b510      	push	{r4, lr}
 800a97c:	db11      	blt.n	800a9a2 <__any_on+0x32>
 800a97e:	dd0a      	ble.n	800a996 <__any_on+0x26>
 800a980:	f011 011f 	ands.w	r1, r1, #31
 800a984:	d007      	beq.n	800a996 <__any_on+0x26>
 800a986:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a98a:	fa24 f001 	lsr.w	r0, r4, r1
 800a98e:	fa00 f101 	lsl.w	r1, r0, r1
 800a992:	428c      	cmp	r4, r1
 800a994:	d10b      	bne.n	800a9ae <__any_on+0x3e>
 800a996:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a99a:	4293      	cmp	r3, r2
 800a99c:	d803      	bhi.n	800a9a6 <__any_on+0x36>
 800a99e:	2000      	movs	r0, #0
 800a9a0:	bd10      	pop	{r4, pc}
 800a9a2:	4603      	mov	r3, r0
 800a9a4:	e7f7      	b.n	800a996 <__any_on+0x26>
 800a9a6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a9aa:	2900      	cmp	r1, #0
 800a9ac:	d0f5      	beq.n	800a99a <__any_on+0x2a>
 800a9ae:	2001      	movs	r0, #1
 800a9b0:	e7f6      	b.n	800a9a0 <__any_on+0x30>

0800a9b2 <_calloc_r>:
 800a9b2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a9b4:	fba1 2402 	umull	r2, r4, r1, r2
 800a9b8:	b94c      	cbnz	r4, 800a9ce <_calloc_r+0x1c>
 800a9ba:	4611      	mov	r1, r2
 800a9bc:	9201      	str	r2, [sp, #4]
 800a9be:	f000 f87b 	bl	800aab8 <_malloc_r>
 800a9c2:	9a01      	ldr	r2, [sp, #4]
 800a9c4:	4605      	mov	r5, r0
 800a9c6:	b930      	cbnz	r0, 800a9d6 <_calloc_r+0x24>
 800a9c8:	4628      	mov	r0, r5
 800a9ca:	b003      	add	sp, #12
 800a9cc:	bd30      	pop	{r4, r5, pc}
 800a9ce:	220c      	movs	r2, #12
 800a9d0:	6002      	str	r2, [r0, #0]
 800a9d2:	2500      	movs	r5, #0
 800a9d4:	e7f8      	b.n	800a9c8 <_calloc_r+0x16>
 800a9d6:	4621      	mov	r1, r4
 800a9d8:	f7fc fb10 	bl	8006ffc <memset>
 800a9dc:	e7f4      	b.n	800a9c8 <_calloc_r+0x16>
	...

0800a9e0 <_free_r>:
 800a9e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a9e2:	2900      	cmp	r1, #0
 800a9e4:	d044      	beq.n	800aa70 <_free_r+0x90>
 800a9e6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a9ea:	9001      	str	r0, [sp, #4]
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	f1a1 0404 	sub.w	r4, r1, #4
 800a9f2:	bfb8      	it	lt
 800a9f4:	18e4      	addlt	r4, r4, r3
 800a9f6:	f000 fed7 	bl	800b7a8 <__malloc_lock>
 800a9fa:	4a1e      	ldr	r2, [pc, #120]	; (800aa74 <_free_r+0x94>)
 800a9fc:	9801      	ldr	r0, [sp, #4]
 800a9fe:	6813      	ldr	r3, [r2, #0]
 800aa00:	b933      	cbnz	r3, 800aa10 <_free_r+0x30>
 800aa02:	6063      	str	r3, [r4, #4]
 800aa04:	6014      	str	r4, [r2, #0]
 800aa06:	b003      	add	sp, #12
 800aa08:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aa0c:	f000 bed2 	b.w	800b7b4 <__malloc_unlock>
 800aa10:	42a3      	cmp	r3, r4
 800aa12:	d908      	bls.n	800aa26 <_free_r+0x46>
 800aa14:	6825      	ldr	r5, [r4, #0]
 800aa16:	1961      	adds	r1, r4, r5
 800aa18:	428b      	cmp	r3, r1
 800aa1a:	bf01      	itttt	eq
 800aa1c:	6819      	ldreq	r1, [r3, #0]
 800aa1e:	685b      	ldreq	r3, [r3, #4]
 800aa20:	1949      	addeq	r1, r1, r5
 800aa22:	6021      	streq	r1, [r4, #0]
 800aa24:	e7ed      	b.n	800aa02 <_free_r+0x22>
 800aa26:	461a      	mov	r2, r3
 800aa28:	685b      	ldr	r3, [r3, #4]
 800aa2a:	b10b      	cbz	r3, 800aa30 <_free_r+0x50>
 800aa2c:	42a3      	cmp	r3, r4
 800aa2e:	d9fa      	bls.n	800aa26 <_free_r+0x46>
 800aa30:	6811      	ldr	r1, [r2, #0]
 800aa32:	1855      	adds	r5, r2, r1
 800aa34:	42a5      	cmp	r5, r4
 800aa36:	d10b      	bne.n	800aa50 <_free_r+0x70>
 800aa38:	6824      	ldr	r4, [r4, #0]
 800aa3a:	4421      	add	r1, r4
 800aa3c:	1854      	adds	r4, r2, r1
 800aa3e:	42a3      	cmp	r3, r4
 800aa40:	6011      	str	r1, [r2, #0]
 800aa42:	d1e0      	bne.n	800aa06 <_free_r+0x26>
 800aa44:	681c      	ldr	r4, [r3, #0]
 800aa46:	685b      	ldr	r3, [r3, #4]
 800aa48:	6053      	str	r3, [r2, #4]
 800aa4a:	4421      	add	r1, r4
 800aa4c:	6011      	str	r1, [r2, #0]
 800aa4e:	e7da      	b.n	800aa06 <_free_r+0x26>
 800aa50:	d902      	bls.n	800aa58 <_free_r+0x78>
 800aa52:	230c      	movs	r3, #12
 800aa54:	6003      	str	r3, [r0, #0]
 800aa56:	e7d6      	b.n	800aa06 <_free_r+0x26>
 800aa58:	6825      	ldr	r5, [r4, #0]
 800aa5a:	1961      	adds	r1, r4, r5
 800aa5c:	428b      	cmp	r3, r1
 800aa5e:	bf04      	itt	eq
 800aa60:	6819      	ldreq	r1, [r3, #0]
 800aa62:	685b      	ldreq	r3, [r3, #4]
 800aa64:	6063      	str	r3, [r4, #4]
 800aa66:	bf04      	itt	eq
 800aa68:	1949      	addeq	r1, r1, r5
 800aa6a:	6021      	streq	r1, [r4, #0]
 800aa6c:	6054      	str	r4, [r2, #4]
 800aa6e:	e7ca      	b.n	800aa06 <_free_r+0x26>
 800aa70:	b003      	add	sp, #12
 800aa72:	bd30      	pop	{r4, r5, pc}
 800aa74:	20000a80 	.word	0x20000a80

0800aa78 <sbrk_aligned>:
 800aa78:	b570      	push	{r4, r5, r6, lr}
 800aa7a:	4e0e      	ldr	r6, [pc, #56]	; (800aab4 <sbrk_aligned+0x3c>)
 800aa7c:	460c      	mov	r4, r1
 800aa7e:	6831      	ldr	r1, [r6, #0]
 800aa80:	4605      	mov	r5, r0
 800aa82:	b911      	cbnz	r1, 800aa8a <sbrk_aligned+0x12>
 800aa84:	f000 fb5c 	bl	800b140 <_sbrk_r>
 800aa88:	6030      	str	r0, [r6, #0]
 800aa8a:	4621      	mov	r1, r4
 800aa8c:	4628      	mov	r0, r5
 800aa8e:	f000 fb57 	bl	800b140 <_sbrk_r>
 800aa92:	1c43      	adds	r3, r0, #1
 800aa94:	d00a      	beq.n	800aaac <sbrk_aligned+0x34>
 800aa96:	1cc4      	adds	r4, r0, #3
 800aa98:	f024 0403 	bic.w	r4, r4, #3
 800aa9c:	42a0      	cmp	r0, r4
 800aa9e:	d007      	beq.n	800aab0 <sbrk_aligned+0x38>
 800aaa0:	1a21      	subs	r1, r4, r0
 800aaa2:	4628      	mov	r0, r5
 800aaa4:	f000 fb4c 	bl	800b140 <_sbrk_r>
 800aaa8:	3001      	adds	r0, #1
 800aaaa:	d101      	bne.n	800aab0 <sbrk_aligned+0x38>
 800aaac:	f04f 34ff 	mov.w	r4, #4294967295
 800aab0:	4620      	mov	r0, r4
 800aab2:	bd70      	pop	{r4, r5, r6, pc}
 800aab4:	20000a84 	.word	0x20000a84

0800aab8 <_malloc_r>:
 800aab8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aabc:	1ccd      	adds	r5, r1, #3
 800aabe:	f025 0503 	bic.w	r5, r5, #3
 800aac2:	3508      	adds	r5, #8
 800aac4:	2d0c      	cmp	r5, #12
 800aac6:	bf38      	it	cc
 800aac8:	250c      	movcc	r5, #12
 800aaca:	2d00      	cmp	r5, #0
 800aacc:	4607      	mov	r7, r0
 800aace:	db01      	blt.n	800aad4 <_malloc_r+0x1c>
 800aad0:	42a9      	cmp	r1, r5
 800aad2:	d905      	bls.n	800aae0 <_malloc_r+0x28>
 800aad4:	230c      	movs	r3, #12
 800aad6:	603b      	str	r3, [r7, #0]
 800aad8:	2600      	movs	r6, #0
 800aada:	4630      	mov	r0, r6
 800aadc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aae0:	4e2e      	ldr	r6, [pc, #184]	; (800ab9c <_malloc_r+0xe4>)
 800aae2:	f000 fe61 	bl	800b7a8 <__malloc_lock>
 800aae6:	6833      	ldr	r3, [r6, #0]
 800aae8:	461c      	mov	r4, r3
 800aaea:	bb34      	cbnz	r4, 800ab3a <_malloc_r+0x82>
 800aaec:	4629      	mov	r1, r5
 800aaee:	4638      	mov	r0, r7
 800aaf0:	f7ff ffc2 	bl	800aa78 <sbrk_aligned>
 800aaf4:	1c43      	adds	r3, r0, #1
 800aaf6:	4604      	mov	r4, r0
 800aaf8:	d14d      	bne.n	800ab96 <_malloc_r+0xde>
 800aafa:	6834      	ldr	r4, [r6, #0]
 800aafc:	4626      	mov	r6, r4
 800aafe:	2e00      	cmp	r6, #0
 800ab00:	d140      	bne.n	800ab84 <_malloc_r+0xcc>
 800ab02:	6823      	ldr	r3, [r4, #0]
 800ab04:	4631      	mov	r1, r6
 800ab06:	4638      	mov	r0, r7
 800ab08:	eb04 0803 	add.w	r8, r4, r3
 800ab0c:	f000 fb18 	bl	800b140 <_sbrk_r>
 800ab10:	4580      	cmp	r8, r0
 800ab12:	d13a      	bne.n	800ab8a <_malloc_r+0xd2>
 800ab14:	6821      	ldr	r1, [r4, #0]
 800ab16:	3503      	adds	r5, #3
 800ab18:	1a6d      	subs	r5, r5, r1
 800ab1a:	f025 0503 	bic.w	r5, r5, #3
 800ab1e:	3508      	adds	r5, #8
 800ab20:	2d0c      	cmp	r5, #12
 800ab22:	bf38      	it	cc
 800ab24:	250c      	movcc	r5, #12
 800ab26:	4629      	mov	r1, r5
 800ab28:	4638      	mov	r0, r7
 800ab2a:	f7ff ffa5 	bl	800aa78 <sbrk_aligned>
 800ab2e:	3001      	adds	r0, #1
 800ab30:	d02b      	beq.n	800ab8a <_malloc_r+0xd2>
 800ab32:	6823      	ldr	r3, [r4, #0]
 800ab34:	442b      	add	r3, r5
 800ab36:	6023      	str	r3, [r4, #0]
 800ab38:	e00e      	b.n	800ab58 <_malloc_r+0xa0>
 800ab3a:	6822      	ldr	r2, [r4, #0]
 800ab3c:	1b52      	subs	r2, r2, r5
 800ab3e:	d41e      	bmi.n	800ab7e <_malloc_r+0xc6>
 800ab40:	2a0b      	cmp	r2, #11
 800ab42:	d916      	bls.n	800ab72 <_malloc_r+0xba>
 800ab44:	1961      	adds	r1, r4, r5
 800ab46:	42a3      	cmp	r3, r4
 800ab48:	6025      	str	r5, [r4, #0]
 800ab4a:	bf18      	it	ne
 800ab4c:	6059      	strne	r1, [r3, #4]
 800ab4e:	6863      	ldr	r3, [r4, #4]
 800ab50:	bf08      	it	eq
 800ab52:	6031      	streq	r1, [r6, #0]
 800ab54:	5162      	str	r2, [r4, r5]
 800ab56:	604b      	str	r3, [r1, #4]
 800ab58:	4638      	mov	r0, r7
 800ab5a:	f104 060b 	add.w	r6, r4, #11
 800ab5e:	f000 fe29 	bl	800b7b4 <__malloc_unlock>
 800ab62:	f026 0607 	bic.w	r6, r6, #7
 800ab66:	1d23      	adds	r3, r4, #4
 800ab68:	1af2      	subs	r2, r6, r3
 800ab6a:	d0b6      	beq.n	800aada <_malloc_r+0x22>
 800ab6c:	1b9b      	subs	r3, r3, r6
 800ab6e:	50a3      	str	r3, [r4, r2]
 800ab70:	e7b3      	b.n	800aada <_malloc_r+0x22>
 800ab72:	6862      	ldr	r2, [r4, #4]
 800ab74:	42a3      	cmp	r3, r4
 800ab76:	bf0c      	ite	eq
 800ab78:	6032      	streq	r2, [r6, #0]
 800ab7a:	605a      	strne	r2, [r3, #4]
 800ab7c:	e7ec      	b.n	800ab58 <_malloc_r+0xa0>
 800ab7e:	4623      	mov	r3, r4
 800ab80:	6864      	ldr	r4, [r4, #4]
 800ab82:	e7b2      	b.n	800aaea <_malloc_r+0x32>
 800ab84:	4634      	mov	r4, r6
 800ab86:	6876      	ldr	r6, [r6, #4]
 800ab88:	e7b9      	b.n	800aafe <_malloc_r+0x46>
 800ab8a:	230c      	movs	r3, #12
 800ab8c:	603b      	str	r3, [r7, #0]
 800ab8e:	4638      	mov	r0, r7
 800ab90:	f000 fe10 	bl	800b7b4 <__malloc_unlock>
 800ab94:	e7a1      	b.n	800aada <_malloc_r+0x22>
 800ab96:	6025      	str	r5, [r4, #0]
 800ab98:	e7de      	b.n	800ab58 <_malloc_r+0xa0>
 800ab9a:	bf00      	nop
 800ab9c:	20000a80 	.word	0x20000a80

0800aba0 <__ssputs_r>:
 800aba0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aba4:	688e      	ldr	r6, [r1, #8]
 800aba6:	429e      	cmp	r6, r3
 800aba8:	4682      	mov	sl, r0
 800abaa:	460c      	mov	r4, r1
 800abac:	4690      	mov	r8, r2
 800abae:	461f      	mov	r7, r3
 800abb0:	d838      	bhi.n	800ac24 <__ssputs_r+0x84>
 800abb2:	898a      	ldrh	r2, [r1, #12]
 800abb4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800abb8:	d032      	beq.n	800ac20 <__ssputs_r+0x80>
 800abba:	6825      	ldr	r5, [r4, #0]
 800abbc:	6909      	ldr	r1, [r1, #16]
 800abbe:	eba5 0901 	sub.w	r9, r5, r1
 800abc2:	6965      	ldr	r5, [r4, #20]
 800abc4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800abc8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800abcc:	3301      	adds	r3, #1
 800abce:	444b      	add	r3, r9
 800abd0:	106d      	asrs	r5, r5, #1
 800abd2:	429d      	cmp	r5, r3
 800abd4:	bf38      	it	cc
 800abd6:	461d      	movcc	r5, r3
 800abd8:	0553      	lsls	r3, r2, #21
 800abda:	d531      	bpl.n	800ac40 <__ssputs_r+0xa0>
 800abdc:	4629      	mov	r1, r5
 800abde:	f7ff ff6b 	bl	800aab8 <_malloc_r>
 800abe2:	4606      	mov	r6, r0
 800abe4:	b950      	cbnz	r0, 800abfc <__ssputs_r+0x5c>
 800abe6:	230c      	movs	r3, #12
 800abe8:	f8ca 3000 	str.w	r3, [sl]
 800abec:	89a3      	ldrh	r3, [r4, #12]
 800abee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800abf2:	81a3      	strh	r3, [r4, #12]
 800abf4:	f04f 30ff 	mov.w	r0, #4294967295
 800abf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abfc:	6921      	ldr	r1, [r4, #16]
 800abfe:	464a      	mov	r2, r9
 800ac00:	f7fc f9ee 	bl	8006fe0 <memcpy>
 800ac04:	89a3      	ldrh	r3, [r4, #12]
 800ac06:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ac0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ac0e:	81a3      	strh	r3, [r4, #12]
 800ac10:	6126      	str	r6, [r4, #16]
 800ac12:	6165      	str	r5, [r4, #20]
 800ac14:	444e      	add	r6, r9
 800ac16:	eba5 0509 	sub.w	r5, r5, r9
 800ac1a:	6026      	str	r6, [r4, #0]
 800ac1c:	60a5      	str	r5, [r4, #8]
 800ac1e:	463e      	mov	r6, r7
 800ac20:	42be      	cmp	r6, r7
 800ac22:	d900      	bls.n	800ac26 <__ssputs_r+0x86>
 800ac24:	463e      	mov	r6, r7
 800ac26:	6820      	ldr	r0, [r4, #0]
 800ac28:	4632      	mov	r2, r6
 800ac2a:	4641      	mov	r1, r8
 800ac2c:	f000 fda2 	bl	800b774 <memmove>
 800ac30:	68a3      	ldr	r3, [r4, #8]
 800ac32:	1b9b      	subs	r3, r3, r6
 800ac34:	60a3      	str	r3, [r4, #8]
 800ac36:	6823      	ldr	r3, [r4, #0]
 800ac38:	4433      	add	r3, r6
 800ac3a:	6023      	str	r3, [r4, #0]
 800ac3c:	2000      	movs	r0, #0
 800ac3e:	e7db      	b.n	800abf8 <__ssputs_r+0x58>
 800ac40:	462a      	mov	r2, r5
 800ac42:	f000 fdbd 	bl	800b7c0 <_realloc_r>
 800ac46:	4606      	mov	r6, r0
 800ac48:	2800      	cmp	r0, #0
 800ac4a:	d1e1      	bne.n	800ac10 <__ssputs_r+0x70>
 800ac4c:	6921      	ldr	r1, [r4, #16]
 800ac4e:	4650      	mov	r0, sl
 800ac50:	f7ff fec6 	bl	800a9e0 <_free_r>
 800ac54:	e7c7      	b.n	800abe6 <__ssputs_r+0x46>
	...

0800ac58 <_svfiprintf_r>:
 800ac58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac5c:	4698      	mov	r8, r3
 800ac5e:	898b      	ldrh	r3, [r1, #12]
 800ac60:	061b      	lsls	r3, r3, #24
 800ac62:	b09d      	sub	sp, #116	; 0x74
 800ac64:	4607      	mov	r7, r0
 800ac66:	460d      	mov	r5, r1
 800ac68:	4614      	mov	r4, r2
 800ac6a:	d50e      	bpl.n	800ac8a <_svfiprintf_r+0x32>
 800ac6c:	690b      	ldr	r3, [r1, #16]
 800ac6e:	b963      	cbnz	r3, 800ac8a <_svfiprintf_r+0x32>
 800ac70:	2140      	movs	r1, #64	; 0x40
 800ac72:	f7ff ff21 	bl	800aab8 <_malloc_r>
 800ac76:	6028      	str	r0, [r5, #0]
 800ac78:	6128      	str	r0, [r5, #16]
 800ac7a:	b920      	cbnz	r0, 800ac86 <_svfiprintf_r+0x2e>
 800ac7c:	230c      	movs	r3, #12
 800ac7e:	603b      	str	r3, [r7, #0]
 800ac80:	f04f 30ff 	mov.w	r0, #4294967295
 800ac84:	e0d1      	b.n	800ae2a <_svfiprintf_r+0x1d2>
 800ac86:	2340      	movs	r3, #64	; 0x40
 800ac88:	616b      	str	r3, [r5, #20]
 800ac8a:	2300      	movs	r3, #0
 800ac8c:	9309      	str	r3, [sp, #36]	; 0x24
 800ac8e:	2320      	movs	r3, #32
 800ac90:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ac94:	f8cd 800c 	str.w	r8, [sp, #12]
 800ac98:	2330      	movs	r3, #48	; 0x30
 800ac9a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ae44 <_svfiprintf_r+0x1ec>
 800ac9e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aca2:	f04f 0901 	mov.w	r9, #1
 800aca6:	4623      	mov	r3, r4
 800aca8:	469a      	mov	sl, r3
 800acaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800acae:	b10a      	cbz	r2, 800acb4 <_svfiprintf_r+0x5c>
 800acb0:	2a25      	cmp	r2, #37	; 0x25
 800acb2:	d1f9      	bne.n	800aca8 <_svfiprintf_r+0x50>
 800acb4:	ebba 0b04 	subs.w	fp, sl, r4
 800acb8:	d00b      	beq.n	800acd2 <_svfiprintf_r+0x7a>
 800acba:	465b      	mov	r3, fp
 800acbc:	4622      	mov	r2, r4
 800acbe:	4629      	mov	r1, r5
 800acc0:	4638      	mov	r0, r7
 800acc2:	f7ff ff6d 	bl	800aba0 <__ssputs_r>
 800acc6:	3001      	adds	r0, #1
 800acc8:	f000 80aa 	beq.w	800ae20 <_svfiprintf_r+0x1c8>
 800accc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800acce:	445a      	add	r2, fp
 800acd0:	9209      	str	r2, [sp, #36]	; 0x24
 800acd2:	f89a 3000 	ldrb.w	r3, [sl]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	f000 80a2 	beq.w	800ae20 <_svfiprintf_r+0x1c8>
 800acdc:	2300      	movs	r3, #0
 800acde:	f04f 32ff 	mov.w	r2, #4294967295
 800ace2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ace6:	f10a 0a01 	add.w	sl, sl, #1
 800acea:	9304      	str	r3, [sp, #16]
 800acec:	9307      	str	r3, [sp, #28]
 800acee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800acf2:	931a      	str	r3, [sp, #104]	; 0x68
 800acf4:	4654      	mov	r4, sl
 800acf6:	2205      	movs	r2, #5
 800acf8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800acfc:	4851      	ldr	r0, [pc, #324]	; (800ae44 <_svfiprintf_r+0x1ec>)
 800acfe:	f7f5 fa6f 	bl	80001e0 <memchr>
 800ad02:	9a04      	ldr	r2, [sp, #16]
 800ad04:	b9d8      	cbnz	r0, 800ad3e <_svfiprintf_r+0xe6>
 800ad06:	06d0      	lsls	r0, r2, #27
 800ad08:	bf44      	itt	mi
 800ad0a:	2320      	movmi	r3, #32
 800ad0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ad10:	0711      	lsls	r1, r2, #28
 800ad12:	bf44      	itt	mi
 800ad14:	232b      	movmi	r3, #43	; 0x2b
 800ad16:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ad1a:	f89a 3000 	ldrb.w	r3, [sl]
 800ad1e:	2b2a      	cmp	r3, #42	; 0x2a
 800ad20:	d015      	beq.n	800ad4e <_svfiprintf_r+0xf6>
 800ad22:	9a07      	ldr	r2, [sp, #28]
 800ad24:	4654      	mov	r4, sl
 800ad26:	2000      	movs	r0, #0
 800ad28:	f04f 0c0a 	mov.w	ip, #10
 800ad2c:	4621      	mov	r1, r4
 800ad2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ad32:	3b30      	subs	r3, #48	; 0x30
 800ad34:	2b09      	cmp	r3, #9
 800ad36:	d94e      	bls.n	800add6 <_svfiprintf_r+0x17e>
 800ad38:	b1b0      	cbz	r0, 800ad68 <_svfiprintf_r+0x110>
 800ad3a:	9207      	str	r2, [sp, #28]
 800ad3c:	e014      	b.n	800ad68 <_svfiprintf_r+0x110>
 800ad3e:	eba0 0308 	sub.w	r3, r0, r8
 800ad42:	fa09 f303 	lsl.w	r3, r9, r3
 800ad46:	4313      	orrs	r3, r2
 800ad48:	9304      	str	r3, [sp, #16]
 800ad4a:	46a2      	mov	sl, r4
 800ad4c:	e7d2      	b.n	800acf4 <_svfiprintf_r+0x9c>
 800ad4e:	9b03      	ldr	r3, [sp, #12]
 800ad50:	1d19      	adds	r1, r3, #4
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	9103      	str	r1, [sp, #12]
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	bfbb      	ittet	lt
 800ad5a:	425b      	neglt	r3, r3
 800ad5c:	f042 0202 	orrlt.w	r2, r2, #2
 800ad60:	9307      	strge	r3, [sp, #28]
 800ad62:	9307      	strlt	r3, [sp, #28]
 800ad64:	bfb8      	it	lt
 800ad66:	9204      	strlt	r2, [sp, #16]
 800ad68:	7823      	ldrb	r3, [r4, #0]
 800ad6a:	2b2e      	cmp	r3, #46	; 0x2e
 800ad6c:	d10c      	bne.n	800ad88 <_svfiprintf_r+0x130>
 800ad6e:	7863      	ldrb	r3, [r4, #1]
 800ad70:	2b2a      	cmp	r3, #42	; 0x2a
 800ad72:	d135      	bne.n	800ade0 <_svfiprintf_r+0x188>
 800ad74:	9b03      	ldr	r3, [sp, #12]
 800ad76:	1d1a      	adds	r2, r3, #4
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	9203      	str	r2, [sp, #12]
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	bfb8      	it	lt
 800ad80:	f04f 33ff 	movlt.w	r3, #4294967295
 800ad84:	3402      	adds	r4, #2
 800ad86:	9305      	str	r3, [sp, #20]
 800ad88:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ae54 <_svfiprintf_r+0x1fc>
 800ad8c:	7821      	ldrb	r1, [r4, #0]
 800ad8e:	2203      	movs	r2, #3
 800ad90:	4650      	mov	r0, sl
 800ad92:	f7f5 fa25 	bl	80001e0 <memchr>
 800ad96:	b140      	cbz	r0, 800adaa <_svfiprintf_r+0x152>
 800ad98:	2340      	movs	r3, #64	; 0x40
 800ad9a:	eba0 000a 	sub.w	r0, r0, sl
 800ad9e:	fa03 f000 	lsl.w	r0, r3, r0
 800ada2:	9b04      	ldr	r3, [sp, #16]
 800ada4:	4303      	orrs	r3, r0
 800ada6:	3401      	adds	r4, #1
 800ada8:	9304      	str	r3, [sp, #16]
 800adaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800adae:	4826      	ldr	r0, [pc, #152]	; (800ae48 <_svfiprintf_r+0x1f0>)
 800adb0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800adb4:	2206      	movs	r2, #6
 800adb6:	f7f5 fa13 	bl	80001e0 <memchr>
 800adba:	2800      	cmp	r0, #0
 800adbc:	d038      	beq.n	800ae30 <_svfiprintf_r+0x1d8>
 800adbe:	4b23      	ldr	r3, [pc, #140]	; (800ae4c <_svfiprintf_r+0x1f4>)
 800adc0:	bb1b      	cbnz	r3, 800ae0a <_svfiprintf_r+0x1b2>
 800adc2:	9b03      	ldr	r3, [sp, #12]
 800adc4:	3307      	adds	r3, #7
 800adc6:	f023 0307 	bic.w	r3, r3, #7
 800adca:	3308      	adds	r3, #8
 800adcc:	9303      	str	r3, [sp, #12]
 800adce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800add0:	4433      	add	r3, r6
 800add2:	9309      	str	r3, [sp, #36]	; 0x24
 800add4:	e767      	b.n	800aca6 <_svfiprintf_r+0x4e>
 800add6:	fb0c 3202 	mla	r2, ip, r2, r3
 800adda:	460c      	mov	r4, r1
 800addc:	2001      	movs	r0, #1
 800adde:	e7a5      	b.n	800ad2c <_svfiprintf_r+0xd4>
 800ade0:	2300      	movs	r3, #0
 800ade2:	3401      	adds	r4, #1
 800ade4:	9305      	str	r3, [sp, #20]
 800ade6:	4619      	mov	r1, r3
 800ade8:	f04f 0c0a 	mov.w	ip, #10
 800adec:	4620      	mov	r0, r4
 800adee:	f810 2b01 	ldrb.w	r2, [r0], #1
 800adf2:	3a30      	subs	r2, #48	; 0x30
 800adf4:	2a09      	cmp	r2, #9
 800adf6:	d903      	bls.n	800ae00 <_svfiprintf_r+0x1a8>
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d0c5      	beq.n	800ad88 <_svfiprintf_r+0x130>
 800adfc:	9105      	str	r1, [sp, #20]
 800adfe:	e7c3      	b.n	800ad88 <_svfiprintf_r+0x130>
 800ae00:	fb0c 2101 	mla	r1, ip, r1, r2
 800ae04:	4604      	mov	r4, r0
 800ae06:	2301      	movs	r3, #1
 800ae08:	e7f0      	b.n	800adec <_svfiprintf_r+0x194>
 800ae0a:	ab03      	add	r3, sp, #12
 800ae0c:	9300      	str	r3, [sp, #0]
 800ae0e:	462a      	mov	r2, r5
 800ae10:	4b0f      	ldr	r3, [pc, #60]	; (800ae50 <_svfiprintf_r+0x1f8>)
 800ae12:	a904      	add	r1, sp, #16
 800ae14:	4638      	mov	r0, r7
 800ae16:	f7fc f999 	bl	800714c <_printf_float>
 800ae1a:	1c42      	adds	r2, r0, #1
 800ae1c:	4606      	mov	r6, r0
 800ae1e:	d1d6      	bne.n	800adce <_svfiprintf_r+0x176>
 800ae20:	89ab      	ldrh	r3, [r5, #12]
 800ae22:	065b      	lsls	r3, r3, #25
 800ae24:	f53f af2c 	bmi.w	800ac80 <_svfiprintf_r+0x28>
 800ae28:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ae2a:	b01d      	add	sp, #116	; 0x74
 800ae2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae30:	ab03      	add	r3, sp, #12
 800ae32:	9300      	str	r3, [sp, #0]
 800ae34:	462a      	mov	r2, r5
 800ae36:	4b06      	ldr	r3, [pc, #24]	; (800ae50 <_svfiprintf_r+0x1f8>)
 800ae38:	a904      	add	r1, sp, #16
 800ae3a:	4638      	mov	r0, r7
 800ae3c:	f7fc fc2a 	bl	8007694 <_printf_i>
 800ae40:	e7eb      	b.n	800ae1a <_svfiprintf_r+0x1c2>
 800ae42:	bf00      	nop
 800ae44:	0800d654 	.word	0x0800d654
 800ae48:	0800d65e 	.word	0x0800d65e
 800ae4c:	0800714d 	.word	0x0800714d
 800ae50:	0800aba1 	.word	0x0800aba1
 800ae54:	0800d65a 	.word	0x0800d65a

0800ae58 <__sfputc_r>:
 800ae58:	6893      	ldr	r3, [r2, #8]
 800ae5a:	3b01      	subs	r3, #1
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	b410      	push	{r4}
 800ae60:	6093      	str	r3, [r2, #8]
 800ae62:	da08      	bge.n	800ae76 <__sfputc_r+0x1e>
 800ae64:	6994      	ldr	r4, [r2, #24]
 800ae66:	42a3      	cmp	r3, r4
 800ae68:	db01      	blt.n	800ae6e <__sfputc_r+0x16>
 800ae6a:	290a      	cmp	r1, #10
 800ae6c:	d103      	bne.n	800ae76 <__sfputc_r+0x1e>
 800ae6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae72:	f000 b989 	b.w	800b188 <__swbuf_r>
 800ae76:	6813      	ldr	r3, [r2, #0]
 800ae78:	1c58      	adds	r0, r3, #1
 800ae7a:	6010      	str	r0, [r2, #0]
 800ae7c:	7019      	strb	r1, [r3, #0]
 800ae7e:	4608      	mov	r0, r1
 800ae80:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae84:	4770      	bx	lr

0800ae86 <__sfputs_r>:
 800ae86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae88:	4606      	mov	r6, r0
 800ae8a:	460f      	mov	r7, r1
 800ae8c:	4614      	mov	r4, r2
 800ae8e:	18d5      	adds	r5, r2, r3
 800ae90:	42ac      	cmp	r4, r5
 800ae92:	d101      	bne.n	800ae98 <__sfputs_r+0x12>
 800ae94:	2000      	movs	r0, #0
 800ae96:	e007      	b.n	800aea8 <__sfputs_r+0x22>
 800ae98:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae9c:	463a      	mov	r2, r7
 800ae9e:	4630      	mov	r0, r6
 800aea0:	f7ff ffda 	bl	800ae58 <__sfputc_r>
 800aea4:	1c43      	adds	r3, r0, #1
 800aea6:	d1f3      	bne.n	800ae90 <__sfputs_r+0xa>
 800aea8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800aeac <_vfiprintf_r>:
 800aeac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aeb0:	460d      	mov	r5, r1
 800aeb2:	b09d      	sub	sp, #116	; 0x74
 800aeb4:	4614      	mov	r4, r2
 800aeb6:	4698      	mov	r8, r3
 800aeb8:	4606      	mov	r6, r0
 800aeba:	b118      	cbz	r0, 800aec4 <_vfiprintf_r+0x18>
 800aebc:	6983      	ldr	r3, [r0, #24]
 800aebe:	b90b      	cbnz	r3, 800aec4 <_vfiprintf_r+0x18>
 800aec0:	f000 fb52 	bl	800b568 <__sinit>
 800aec4:	4b89      	ldr	r3, [pc, #548]	; (800b0ec <_vfiprintf_r+0x240>)
 800aec6:	429d      	cmp	r5, r3
 800aec8:	d11b      	bne.n	800af02 <_vfiprintf_r+0x56>
 800aeca:	6875      	ldr	r5, [r6, #4]
 800aecc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aece:	07d9      	lsls	r1, r3, #31
 800aed0:	d405      	bmi.n	800aede <_vfiprintf_r+0x32>
 800aed2:	89ab      	ldrh	r3, [r5, #12]
 800aed4:	059a      	lsls	r2, r3, #22
 800aed6:	d402      	bmi.n	800aede <_vfiprintf_r+0x32>
 800aed8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aeda:	f000 fbe3 	bl	800b6a4 <__retarget_lock_acquire_recursive>
 800aede:	89ab      	ldrh	r3, [r5, #12]
 800aee0:	071b      	lsls	r3, r3, #28
 800aee2:	d501      	bpl.n	800aee8 <_vfiprintf_r+0x3c>
 800aee4:	692b      	ldr	r3, [r5, #16]
 800aee6:	b9eb      	cbnz	r3, 800af24 <_vfiprintf_r+0x78>
 800aee8:	4629      	mov	r1, r5
 800aeea:	4630      	mov	r0, r6
 800aeec:	f000 f9ac 	bl	800b248 <__swsetup_r>
 800aef0:	b1c0      	cbz	r0, 800af24 <_vfiprintf_r+0x78>
 800aef2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aef4:	07dc      	lsls	r4, r3, #31
 800aef6:	d50e      	bpl.n	800af16 <_vfiprintf_r+0x6a>
 800aef8:	f04f 30ff 	mov.w	r0, #4294967295
 800aefc:	b01d      	add	sp, #116	; 0x74
 800aefe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af02:	4b7b      	ldr	r3, [pc, #492]	; (800b0f0 <_vfiprintf_r+0x244>)
 800af04:	429d      	cmp	r5, r3
 800af06:	d101      	bne.n	800af0c <_vfiprintf_r+0x60>
 800af08:	68b5      	ldr	r5, [r6, #8]
 800af0a:	e7df      	b.n	800aecc <_vfiprintf_r+0x20>
 800af0c:	4b79      	ldr	r3, [pc, #484]	; (800b0f4 <_vfiprintf_r+0x248>)
 800af0e:	429d      	cmp	r5, r3
 800af10:	bf08      	it	eq
 800af12:	68f5      	ldreq	r5, [r6, #12]
 800af14:	e7da      	b.n	800aecc <_vfiprintf_r+0x20>
 800af16:	89ab      	ldrh	r3, [r5, #12]
 800af18:	0598      	lsls	r0, r3, #22
 800af1a:	d4ed      	bmi.n	800aef8 <_vfiprintf_r+0x4c>
 800af1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800af1e:	f000 fbc2 	bl	800b6a6 <__retarget_lock_release_recursive>
 800af22:	e7e9      	b.n	800aef8 <_vfiprintf_r+0x4c>
 800af24:	2300      	movs	r3, #0
 800af26:	9309      	str	r3, [sp, #36]	; 0x24
 800af28:	2320      	movs	r3, #32
 800af2a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800af2e:	f8cd 800c 	str.w	r8, [sp, #12]
 800af32:	2330      	movs	r3, #48	; 0x30
 800af34:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b0f8 <_vfiprintf_r+0x24c>
 800af38:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800af3c:	f04f 0901 	mov.w	r9, #1
 800af40:	4623      	mov	r3, r4
 800af42:	469a      	mov	sl, r3
 800af44:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af48:	b10a      	cbz	r2, 800af4e <_vfiprintf_r+0xa2>
 800af4a:	2a25      	cmp	r2, #37	; 0x25
 800af4c:	d1f9      	bne.n	800af42 <_vfiprintf_r+0x96>
 800af4e:	ebba 0b04 	subs.w	fp, sl, r4
 800af52:	d00b      	beq.n	800af6c <_vfiprintf_r+0xc0>
 800af54:	465b      	mov	r3, fp
 800af56:	4622      	mov	r2, r4
 800af58:	4629      	mov	r1, r5
 800af5a:	4630      	mov	r0, r6
 800af5c:	f7ff ff93 	bl	800ae86 <__sfputs_r>
 800af60:	3001      	adds	r0, #1
 800af62:	f000 80aa 	beq.w	800b0ba <_vfiprintf_r+0x20e>
 800af66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800af68:	445a      	add	r2, fp
 800af6a:	9209      	str	r2, [sp, #36]	; 0x24
 800af6c:	f89a 3000 	ldrb.w	r3, [sl]
 800af70:	2b00      	cmp	r3, #0
 800af72:	f000 80a2 	beq.w	800b0ba <_vfiprintf_r+0x20e>
 800af76:	2300      	movs	r3, #0
 800af78:	f04f 32ff 	mov.w	r2, #4294967295
 800af7c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af80:	f10a 0a01 	add.w	sl, sl, #1
 800af84:	9304      	str	r3, [sp, #16]
 800af86:	9307      	str	r3, [sp, #28]
 800af88:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800af8c:	931a      	str	r3, [sp, #104]	; 0x68
 800af8e:	4654      	mov	r4, sl
 800af90:	2205      	movs	r2, #5
 800af92:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af96:	4858      	ldr	r0, [pc, #352]	; (800b0f8 <_vfiprintf_r+0x24c>)
 800af98:	f7f5 f922 	bl	80001e0 <memchr>
 800af9c:	9a04      	ldr	r2, [sp, #16]
 800af9e:	b9d8      	cbnz	r0, 800afd8 <_vfiprintf_r+0x12c>
 800afa0:	06d1      	lsls	r1, r2, #27
 800afa2:	bf44      	itt	mi
 800afa4:	2320      	movmi	r3, #32
 800afa6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800afaa:	0713      	lsls	r3, r2, #28
 800afac:	bf44      	itt	mi
 800afae:	232b      	movmi	r3, #43	; 0x2b
 800afb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800afb4:	f89a 3000 	ldrb.w	r3, [sl]
 800afb8:	2b2a      	cmp	r3, #42	; 0x2a
 800afba:	d015      	beq.n	800afe8 <_vfiprintf_r+0x13c>
 800afbc:	9a07      	ldr	r2, [sp, #28]
 800afbe:	4654      	mov	r4, sl
 800afc0:	2000      	movs	r0, #0
 800afc2:	f04f 0c0a 	mov.w	ip, #10
 800afc6:	4621      	mov	r1, r4
 800afc8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800afcc:	3b30      	subs	r3, #48	; 0x30
 800afce:	2b09      	cmp	r3, #9
 800afd0:	d94e      	bls.n	800b070 <_vfiprintf_r+0x1c4>
 800afd2:	b1b0      	cbz	r0, 800b002 <_vfiprintf_r+0x156>
 800afd4:	9207      	str	r2, [sp, #28]
 800afd6:	e014      	b.n	800b002 <_vfiprintf_r+0x156>
 800afd8:	eba0 0308 	sub.w	r3, r0, r8
 800afdc:	fa09 f303 	lsl.w	r3, r9, r3
 800afe0:	4313      	orrs	r3, r2
 800afe2:	9304      	str	r3, [sp, #16]
 800afe4:	46a2      	mov	sl, r4
 800afe6:	e7d2      	b.n	800af8e <_vfiprintf_r+0xe2>
 800afe8:	9b03      	ldr	r3, [sp, #12]
 800afea:	1d19      	adds	r1, r3, #4
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	9103      	str	r1, [sp, #12]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	bfbb      	ittet	lt
 800aff4:	425b      	neglt	r3, r3
 800aff6:	f042 0202 	orrlt.w	r2, r2, #2
 800affa:	9307      	strge	r3, [sp, #28]
 800affc:	9307      	strlt	r3, [sp, #28]
 800affe:	bfb8      	it	lt
 800b000:	9204      	strlt	r2, [sp, #16]
 800b002:	7823      	ldrb	r3, [r4, #0]
 800b004:	2b2e      	cmp	r3, #46	; 0x2e
 800b006:	d10c      	bne.n	800b022 <_vfiprintf_r+0x176>
 800b008:	7863      	ldrb	r3, [r4, #1]
 800b00a:	2b2a      	cmp	r3, #42	; 0x2a
 800b00c:	d135      	bne.n	800b07a <_vfiprintf_r+0x1ce>
 800b00e:	9b03      	ldr	r3, [sp, #12]
 800b010:	1d1a      	adds	r2, r3, #4
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	9203      	str	r2, [sp, #12]
 800b016:	2b00      	cmp	r3, #0
 800b018:	bfb8      	it	lt
 800b01a:	f04f 33ff 	movlt.w	r3, #4294967295
 800b01e:	3402      	adds	r4, #2
 800b020:	9305      	str	r3, [sp, #20]
 800b022:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b108 <_vfiprintf_r+0x25c>
 800b026:	7821      	ldrb	r1, [r4, #0]
 800b028:	2203      	movs	r2, #3
 800b02a:	4650      	mov	r0, sl
 800b02c:	f7f5 f8d8 	bl	80001e0 <memchr>
 800b030:	b140      	cbz	r0, 800b044 <_vfiprintf_r+0x198>
 800b032:	2340      	movs	r3, #64	; 0x40
 800b034:	eba0 000a 	sub.w	r0, r0, sl
 800b038:	fa03 f000 	lsl.w	r0, r3, r0
 800b03c:	9b04      	ldr	r3, [sp, #16]
 800b03e:	4303      	orrs	r3, r0
 800b040:	3401      	adds	r4, #1
 800b042:	9304      	str	r3, [sp, #16]
 800b044:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b048:	482c      	ldr	r0, [pc, #176]	; (800b0fc <_vfiprintf_r+0x250>)
 800b04a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b04e:	2206      	movs	r2, #6
 800b050:	f7f5 f8c6 	bl	80001e0 <memchr>
 800b054:	2800      	cmp	r0, #0
 800b056:	d03f      	beq.n	800b0d8 <_vfiprintf_r+0x22c>
 800b058:	4b29      	ldr	r3, [pc, #164]	; (800b100 <_vfiprintf_r+0x254>)
 800b05a:	bb1b      	cbnz	r3, 800b0a4 <_vfiprintf_r+0x1f8>
 800b05c:	9b03      	ldr	r3, [sp, #12]
 800b05e:	3307      	adds	r3, #7
 800b060:	f023 0307 	bic.w	r3, r3, #7
 800b064:	3308      	adds	r3, #8
 800b066:	9303      	str	r3, [sp, #12]
 800b068:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b06a:	443b      	add	r3, r7
 800b06c:	9309      	str	r3, [sp, #36]	; 0x24
 800b06e:	e767      	b.n	800af40 <_vfiprintf_r+0x94>
 800b070:	fb0c 3202 	mla	r2, ip, r2, r3
 800b074:	460c      	mov	r4, r1
 800b076:	2001      	movs	r0, #1
 800b078:	e7a5      	b.n	800afc6 <_vfiprintf_r+0x11a>
 800b07a:	2300      	movs	r3, #0
 800b07c:	3401      	adds	r4, #1
 800b07e:	9305      	str	r3, [sp, #20]
 800b080:	4619      	mov	r1, r3
 800b082:	f04f 0c0a 	mov.w	ip, #10
 800b086:	4620      	mov	r0, r4
 800b088:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b08c:	3a30      	subs	r2, #48	; 0x30
 800b08e:	2a09      	cmp	r2, #9
 800b090:	d903      	bls.n	800b09a <_vfiprintf_r+0x1ee>
 800b092:	2b00      	cmp	r3, #0
 800b094:	d0c5      	beq.n	800b022 <_vfiprintf_r+0x176>
 800b096:	9105      	str	r1, [sp, #20]
 800b098:	e7c3      	b.n	800b022 <_vfiprintf_r+0x176>
 800b09a:	fb0c 2101 	mla	r1, ip, r1, r2
 800b09e:	4604      	mov	r4, r0
 800b0a0:	2301      	movs	r3, #1
 800b0a2:	e7f0      	b.n	800b086 <_vfiprintf_r+0x1da>
 800b0a4:	ab03      	add	r3, sp, #12
 800b0a6:	9300      	str	r3, [sp, #0]
 800b0a8:	462a      	mov	r2, r5
 800b0aa:	4b16      	ldr	r3, [pc, #88]	; (800b104 <_vfiprintf_r+0x258>)
 800b0ac:	a904      	add	r1, sp, #16
 800b0ae:	4630      	mov	r0, r6
 800b0b0:	f7fc f84c 	bl	800714c <_printf_float>
 800b0b4:	4607      	mov	r7, r0
 800b0b6:	1c78      	adds	r0, r7, #1
 800b0b8:	d1d6      	bne.n	800b068 <_vfiprintf_r+0x1bc>
 800b0ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b0bc:	07d9      	lsls	r1, r3, #31
 800b0be:	d405      	bmi.n	800b0cc <_vfiprintf_r+0x220>
 800b0c0:	89ab      	ldrh	r3, [r5, #12]
 800b0c2:	059a      	lsls	r2, r3, #22
 800b0c4:	d402      	bmi.n	800b0cc <_vfiprintf_r+0x220>
 800b0c6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b0c8:	f000 faed 	bl	800b6a6 <__retarget_lock_release_recursive>
 800b0cc:	89ab      	ldrh	r3, [r5, #12]
 800b0ce:	065b      	lsls	r3, r3, #25
 800b0d0:	f53f af12 	bmi.w	800aef8 <_vfiprintf_r+0x4c>
 800b0d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b0d6:	e711      	b.n	800aefc <_vfiprintf_r+0x50>
 800b0d8:	ab03      	add	r3, sp, #12
 800b0da:	9300      	str	r3, [sp, #0]
 800b0dc:	462a      	mov	r2, r5
 800b0de:	4b09      	ldr	r3, [pc, #36]	; (800b104 <_vfiprintf_r+0x258>)
 800b0e0:	a904      	add	r1, sp, #16
 800b0e2:	4630      	mov	r0, r6
 800b0e4:	f7fc fad6 	bl	8007694 <_printf_i>
 800b0e8:	e7e4      	b.n	800b0b4 <_vfiprintf_r+0x208>
 800b0ea:	bf00      	nop
 800b0ec:	0800d688 	.word	0x0800d688
 800b0f0:	0800d6a8 	.word	0x0800d6a8
 800b0f4:	0800d668 	.word	0x0800d668
 800b0f8:	0800d654 	.word	0x0800d654
 800b0fc:	0800d65e 	.word	0x0800d65e
 800b100:	0800714d 	.word	0x0800714d
 800b104:	0800ae87 	.word	0x0800ae87
 800b108:	0800d65a 	.word	0x0800d65a

0800b10c <_read_r>:
 800b10c:	b538      	push	{r3, r4, r5, lr}
 800b10e:	4d07      	ldr	r5, [pc, #28]	; (800b12c <_read_r+0x20>)
 800b110:	4604      	mov	r4, r0
 800b112:	4608      	mov	r0, r1
 800b114:	4611      	mov	r1, r2
 800b116:	2200      	movs	r2, #0
 800b118:	602a      	str	r2, [r5, #0]
 800b11a:	461a      	mov	r2, r3
 800b11c:	f7f7 fbe0 	bl	80028e0 <_read>
 800b120:	1c43      	adds	r3, r0, #1
 800b122:	d102      	bne.n	800b12a <_read_r+0x1e>
 800b124:	682b      	ldr	r3, [r5, #0]
 800b126:	b103      	cbz	r3, 800b12a <_read_r+0x1e>
 800b128:	6023      	str	r3, [r4, #0]
 800b12a:	bd38      	pop	{r3, r4, r5, pc}
 800b12c:	20000a88 	.word	0x20000a88

0800b130 <nan>:
 800b130:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b138 <nan+0x8>
 800b134:	4770      	bx	lr
 800b136:	bf00      	nop
 800b138:	00000000 	.word	0x00000000
 800b13c:	7ff80000 	.word	0x7ff80000

0800b140 <_sbrk_r>:
 800b140:	b538      	push	{r3, r4, r5, lr}
 800b142:	4d06      	ldr	r5, [pc, #24]	; (800b15c <_sbrk_r+0x1c>)
 800b144:	2300      	movs	r3, #0
 800b146:	4604      	mov	r4, r0
 800b148:	4608      	mov	r0, r1
 800b14a:	602b      	str	r3, [r5, #0]
 800b14c:	f7f7 fc36 	bl	80029bc <_sbrk>
 800b150:	1c43      	adds	r3, r0, #1
 800b152:	d102      	bne.n	800b15a <_sbrk_r+0x1a>
 800b154:	682b      	ldr	r3, [r5, #0]
 800b156:	b103      	cbz	r3, 800b15a <_sbrk_r+0x1a>
 800b158:	6023      	str	r3, [r4, #0]
 800b15a:	bd38      	pop	{r3, r4, r5, pc}
 800b15c:	20000a88 	.word	0x20000a88

0800b160 <strncmp>:
 800b160:	b510      	push	{r4, lr}
 800b162:	b17a      	cbz	r2, 800b184 <strncmp+0x24>
 800b164:	4603      	mov	r3, r0
 800b166:	3901      	subs	r1, #1
 800b168:	1884      	adds	r4, r0, r2
 800b16a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b16e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800b172:	4290      	cmp	r0, r2
 800b174:	d101      	bne.n	800b17a <strncmp+0x1a>
 800b176:	42a3      	cmp	r3, r4
 800b178:	d101      	bne.n	800b17e <strncmp+0x1e>
 800b17a:	1a80      	subs	r0, r0, r2
 800b17c:	bd10      	pop	{r4, pc}
 800b17e:	2800      	cmp	r0, #0
 800b180:	d1f3      	bne.n	800b16a <strncmp+0xa>
 800b182:	e7fa      	b.n	800b17a <strncmp+0x1a>
 800b184:	4610      	mov	r0, r2
 800b186:	e7f9      	b.n	800b17c <strncmp+0x1c>

0800b188 <__swbuf_r>:
 800b188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b18a:	460e      	mov	r6, r1
 800b18c:	4614      	mov	r4, r2
 800b18e:	4605      	mov	r5, r0
 800b190:	b118      	cbz	r0, 800b19a <__swbuf_r+0x12>
 800b192:	6983      	ldr	r3, [r0, #24]
 800b194:	b90b      	cbnz	r3, 800b19a <__swbuf_r+0x12>
 800b196:	f000 f9e7 	bl	800b568 <__sinit>
 800b19a:	4b21      	ldr	r3, [pc, #132]	; (800b220 <__swbuf_r+0x98>)
 800b19c:	429c      	cmp	r4, r3
 800b19e:	d12b      	bne.n	800b1f8 <__swbuf_r+0x70>
 800b1a0:	686c      	ldr	r4, [r5, #4]
 800b1a2:	69a3      	ldr	r3, [r4, #24]
 800b1a4:	60a3      	str	r3, [r4, #8]
 800b1a6:	89a3      	ldrh	r3, [r4, #12]
 800b1a8:	071a      	lsls	r2, r3, #28
 800b1aa:	d52f      	bpl.n	800b20c <__swbuf_r+0x84>
 800b1ac:	6923      	ldr	r3, [r4, #16]
 800b1ae:	b36b      	cbz	r3, 800b20c <__swbuf_r+0x84>
 800b1b0:	6923      	ldr	r3, [r4, #16]
 800b1b2:	6820      	ldr	r0, [r4, #0]
 800b1b4:	1ac0      	subs	r0, r0, r3
 800b1b6:	6963      	ldr	r3, [r4, #20]
 800b1b8:	b2f6      	uxtb	r6, r6
 800b1ba:	4283      	cmp	r3, r0
 800b1bc:	4637      	mov	r7, r6
 800b1be:	dc04      	bgt.n	800b1ca <__swbuf_r+0x42>
 800b1c0:	4621      	mov	r1, r4
 800b1c2:	4628      	mov	r0, r5
 800b1c4:	f000 f93c 	bl	800b440 <_fflush_r>
 800b1c8:	bb30      	cbnz	r0, 800b218 <__swbuf_r+0x90>
 800b1ca:	68a3      	ldr	r3, [r4, #8]
 800b1cc:	3b01      	subs	r3, #1
 800b1ce:	60a3      	str	r3, [r4, #8]
 800b1d0:	6823      	ldr	r3, [r4, #0]
 800b1d2:	1c5a      	adds	r2, r3, #1
 800b1d4:	6022      	str	r2, [r4, #0]
 800b1d6:	701e      	strb	r6, [r3, #0]
 800b1d8:	6963      	ldr	r3, [r4, #20]
 800b1da:	3001      	adds	r0, #1
 800b1dc:	4283      	cmp	r3, r0
 800b1de:	d004      	beq.n	800b1ea <__swbuf_r+0x62>
 800b1e0:	89a3      	ldrh	r3, [r4, #12]
 800b1e2:	07db      	lsls	r3, r3, #31
 800b1e4:	d506      	bpl.n	800b1f4 <__swbuf_r+0x6c>
 800b1e6:	2e0a      	cmp	r6, #10
 800b1e8:	d104      	bne.n	800b1f4 <__swbuf_r+0x6c>
 800b1ea:	4621      	mov	r1, r4
 800b1ec:	4628      	mov	r0, r5
 800b1ee:	f000 f927 	bl	800b440 <_fflush_r>
 800b1f2:	b988      	cbnz	r0, 800b218 <__swbuf_r+0x90>
 800b1f4:	4638      	mov	r0, r7
 800b1f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b1f8:	4b0a      	ldr	r3, [pc, #40]	; (800b224 <__swbuf_r+0x9c>)
 800b1fa:	429c      	cmp	r4, r3
 800b1fc:	d101      	bne.n	800b202 <__swbuf_r+0x7a>
 800b1fe:	68ac      	ldr	r4, [r5, #8]
 800b200:	e7cf      	b.n	800b1a2 <__swbuf_r+0x1a>
 800b202:	4b09      	ldr	r3, [pc, #36]	; (800b228 <__swbuf_r+0xa0>)
 800b204:	429c      	cmp	r4, r3
 800b206:	bf08      	it	eq
 800b208:	68ec      	ldreq	r4, [r5, #12]
 800b20a:	e7ca      	b.n	800b1a2 <__swbuf_r+0x1a>
 800b20c:	4621      	mov	r1, r4
 800b20e:	4628      	mov	r0, r5
 800b210:	f000 f81a 	bl	800b248 <__swsetup_r>
 800b214:	2800      	cmp	r0, #0
 800b216:	d0cb      	beq.n	800b1b0 <__swbuf_r+0x28>
 800b218:	f04f 37ff 	mov.w	r7, #4294967295
 800b21c:	e7ea      	b.n	800b1f4 <__swbuf_r+0x6c>
 800b21e:	bf00      	nop
 800b220:	0800d688 	.word	0x0800d688
 800b224:	0800d6a8 	.word	0x0800d6a8
 800b228:	0800d668 	.word	0x0800d668

0800b22c <__ascii_wctomb>:
 800b22c:	b149      	cbz	r1, 800b242 <__ascii_wctomb+0x16>
 800b22e:	2aff      	cmp	r2, #255	; 0xff
 800b230:	bf85      	ittet	hi
 800b232:	238a      	movhi	r3, #138	; 0x8a
 800b234:	6003      	strhi	r3, [r0, #0]
 800b236:	700a      	strbls	r2, [r1, #0]
 800b238:	f04f 30ff 	movhi.w	r0, #4294967295
 800b23c:	bf98      	it	ls
 800b23e:	2001      	movls	r0, #1
 800b240:	4770      	bx	lr
 800b242:	4608      	mov	r0, r1
 800b244:	4770      	bx	lr
	...

0800b248 <__swsetup_r>:
 800b248:	4b32      	ldr	r3, [pc, #200]	; (800b314 <__swsetup_r+0xcc>)
 800b24a:	b570      	push	{r4, r5, r6, lr}
 800b24c:	681d      	ldr	r5, [r3, #0]
 800b24e:	4606      	mov	r6, r0
 800b250:	460c      	mov	r4, r1
 800b252:	b125      	cbz	r5, 800b25e <__swsetup_r+0x16>
 800b254:	69ab      	ldr	r3, [r5, #24]
 800b256:	b913      	cbnz	r3, 800b25e <__swsetup_r+0x16>
 800b258:	4628      	mov	r0, r5
 800b25a:	f000 f985 	bl	800b568 <__sinit>
 800b25e:	4b2e      	ldr	r3, [pc, #184]	; (800b318 <__swsetup_r+0xd0>)
 800b260:	429c      	cmp	r4, r3
 800b262:	d10f      	bne.n	800b284 <__swsetup_r+0x3c>
 800b264:	686c      	ldr	r4, [r5, #4]
 800b266:	89a3      	ldrh	r3, [r4, #12]
 800b268:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b26c:	0719      	lsls	r1, r3, #28
 800b26e:	d42c      	bmi.n	800b2ca <__swsetup_r+0x82>
 800b270:	06dd      	lsls	r5, r3, #27
 800b272:	d411      	bmi.n	800b298 <__swsetup_r+0x50>
 800b274:	2309      	movs	r3, #9
 800b276:	6033      	str	r3, [r6, #0]
 800b278:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b27c:	81a3      	strh	r3, [r4, #12]
 800b27e:	f04f 30ff 	mov.w	r0, #4294967295
 800b282:	e03e      	b.n	800b302 <__swsetup_r+0xba>
 800b284:	4b25      	ldr	r3, [pc, #148]	; (800b31c <__swsetup_r+0xd4>)
 800b286:	429c      	cmp	r4, r3
 800b288:	d101      	bne.n	800b28e <__swsetup_r+0x46>
 800b28a:	68ac      	ldr	r4, [r5, #8]
 800b28c:	e7eb      	b.n	800b266 <__swsetup_r+0x1e>
 800b28e:	4b24      	ldr	r3, [pc, #144]	; (800b320 <__swsetup_r+0xd8>)
 800b290:	429c      	cmp	r4, r3
 800b292:	bf08      	it	eq
 800b294:	68ec      	ldreq	r4, [r5, #12]
 800b296:	e7e6      	b.n	800b266 <__swsetup_r+0x1e>
 800b298:	0758      	lsls	r0, r3, #29
 800b29a:	d512      	bpl.n	800b2c2 <__swsetup_r+0x7a>
 800b29c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b29e:	b141      	cbz	r1, 800b2b2 <__swsetup_r+0x6a>
 800b2a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b2a4:	4299      	cmp	r1, r3
 800b2a6:	d002      	beq.n	800b2ae <__swsetup_r+0x66>
 800b2a8:	4630      	mov	r0, r6
 800b2aa:	f7ff fb99 	bl	800a9e0 <_free_r>
 800b2ae:	2300      	movs	r3, #0
 800b2b0:	6363      	str	r3, [r4, #52]	; 0x34
 800b2b2:	89a3      	ldrh	r3, [r4, #12]
 800b2b4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b2b8:	81a3      	strh	r3, [r4, #12]
 800b2ba:	2300      	movs	r3, #0
 800b2bc:	6063      	str	r3, [r4, #4]
 800b2be:	6923      	ldr	r3, [r4, #16]
 800b2c0:	6023      	str	r3, [r4, #0]
 800b2c2:	89a3      	ldrh	r3, [r4, #12]
 800b2c4:	f043 0308 	orr.w	r3, r3, #8
 800b2c8:	81a3      	strh	r3, [r4, #12]
 800b2ca:	6923      	ldr	r3, [r4, #16]
 800b2cc:	b94b      	cbnz	r3, 800b2e2 <__swsetup_r+0x9a>
 800b2ce:	89a3      	ldrh	r3, [r4, #12]
 800b2d0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b2d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b2d8:	d003      	beq.n	800b2e2 <__swsetup_r+0x9a>
 800b2da:	4621      	mov	r1, r4
 800b2dc:	4630      	mov	r0, r6
 800b2de:	f000 fa09 	bl	800b6f4 <__smakebuf_r>
 800b2e2:	89a0      	ldrh	r0, [r4, #12]
 800b2e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b2e8:	f010 0301 	ands.w	r3, r0, #1
 800b2ec:	d00a      	beq.n	800b304 <__swsetup_r+0xbc>
 800b2ee:	2300      	movs	r3, #0
 800b2f0:	60a3      	str	r3, [r4, #8]
 800b2f2:	6963      	ldr	r3, [r4, #20]
 800b2f4:	425b      	negs	r3, r3
 800b2f6:	61a3      	str	r3, [r4, #24]
 800b2f8:	6923      	ldr	r3, [r4, #16]
 800b2fa:	b943      	cbnz	r3, 800b30e <__swsetup_r+0xc6>
 800b2fc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b300:	d1ba      	bne.n	800b278 <__swsetup_r+0x30>
 800b302:	bd70      	pop	{r4, r5, r6, pc}
 800b304:	0781      	lsls	r1, r0, #30
 800b306:	bf58      	it	pl
 800b308:	6963      	ldrpl	r3, [r4, #20]
 800b30a:	60a3      	str	r3, [r4, #8]
 800b30c:	e7f4      	b.n	800b2f8 <__swsetup_r+0xb0>
 800b30e:	2000      	movs	r0, #0
 800b310:	e7f7      	b.n	800b302 <__swsetup_r+0xba>
 800b312:	bf00      	nop
 800b314:	2000009c 	.word	0x2000009c
 800b318:	0800d688 	.word	0x0800d688
 800b31c:	0800d6a8 	.word	0x0800d6a8
 800b320:	0800d668 	.word	0x0800d668

0800b324 <abort>:
 800b324:	b508      	push	{r3, lr}
 800b326:	2006      	movs	r0, #6
 800b328:	f000 faa2 	bl	800b870 <raise>
 800b32c:	2001      	movs	r0, #1
 800b32e:	f7f7 facd 	bl	80028cc <_exit>
	...

0800b334 <__sflush_r>:
 800b334:	898a      	ldrh	r2, [r1, #12]
 800b336:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b33a:	4605      	mov	r5, r0
 800b33c:	0710      	lsls	r0, r2, #28
 800b33e:	460c      	mov	r4, r1
 800b340:	d458      	bmi.n	800b3f4 <__sflush_r+0xc0>
 800b342:	684b      	ldr	r3, [r1, #4]
 800b344:	2b00      	cmp	r3, #0
 800b346:	dc05      	bgt.n	800b354 <__sflush_r+0x20>
 800b348:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	dc02      	bgt.n	800b354 <__sflush_r+0x20>
 800b34e:	2000      	movs	r0, #0
 800b350:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b354:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b356:	2e00      	cmp	r6, #0
 800b358:	d0f9      	beq.n	800b34e <__sflush_r+0x1a>
 800b35a:	2300      	movs	r3, #0
 800b35c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b360:	682f      	ldr	r7, [r5, #0]
 800b362:	602b      	str	r3, [r5, #0]
 800b364:	d032      	beq.n	800b3cc <__sflush_r+0x98>
 800b366:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b368:	89a3      	ldrh	r3, [r4, #12]
 800b36a:	075a      	lsls	r2, r3, #29
 800b36c:	d505      	bpl.n	800b37a <__sflush_r+0x46>
 800b36e:	6863      	ldr	r3, [r4, #4]
 800b370:	1ac0      	subs	r0, r0, r3
 800b372:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b374:	b10b      	cbz	r3, 800b37a <__sflush_r+0x46>
 800b376:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b378:	1ac0      	subs	r0, r0, r3
 800b37a:	2300      	movs	r3, #0
 800b37c:	4602      	mov	r2, r0
 800b37e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b380:	6a21      	ldr	r1, [r4, #32]
 800b382:	4628      	mov	r0, r5
 800b384:	47b0      	blx	r6
 800b386:	1c43      	adds	r3, r0, #1
 800b388:	89a3      	ldrh	r3, [r4, #12]
 800b38a:	d106      	bne.n	800b39a <__sflush_r+0x66>
 800b38c:	6829      	ldr	r1, [r5, #0]
 800b38e:	291d      	cmp	r1, #29
 800b390:	d82c      	bhi.n	800b3ec <__sflush_r+0xb8>
 800b392:	4a2a      	ldr	r2, [pc, #168]	; (800b43c <__sflush_r+0x108>)
 800b394:	40ca      	lsrs	r2, r1
 800b396:	07d6      	lsls	r6, r2, #31
 800b398:	d528      	bpl.n	800b3ec <__sflush_r+0xb8>
 800b39a:	2200      	movs	r2, #0
 800b39c:	6062      	str	r2, [r4, #4]
 800b39e:	04d9      	lsls	r1, r3, #19
 800b3a0:	6922      	ldr	r2, [r4, #16]
 800b3a2:	6022      	str	r2, [r4, #0]
 800b3a4:	d504      	bpl.n	800b3b0 <__sflush_r+0x7c>
 800b3a6:	1c42      	adds	r2, r0, #1
 800b3a8:	d101      	bne.n	800b3ae <__sflush_r+0x7a>
 800b3aa:	682b      	ldr	r3, [r5, #0]
 800b3ac:	b903      	cbnz	r3, 800b3b0 <__sflush_r+0x7c>
 800b3ae:	6560      	str	r0, [r4, #84]	; 0x54
 800b3b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b3b2:	602f      	str	r7, [r5, #0]
 800b3b4:	2900      	cmp	r1, #0
 800b3b6:	d0ca      	beq.n	800b34e <__sflush_r+0x1a>
 800b3b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b3bc:	4299      	cmp	r1, r3
 800b3be:	d002      	beq.n	800b3c6 <__sflush_r+0x92>
 800b3c0:	4628      	mov	r0, r5
 800b3c2:	f7ff fb0d 	bl	800a9e0 <_free_r>
 800b3c6:	2000      	movs	r0, #0
 800b3c8:	6360      	str	r0, [r4, #52]	; 0x34
 800b3ca:	e7c1      	b.n	800b350 <__sflush_r+0x1c>
 800b3cc:	6a21      	ldr	r1, [r4, #32]
 800b3ce:	2301      	movs	r3, #1
 800b3d0:	4628      	mov	r0, r5
 800b3d2:	47b0      	blx	r6
 800b3d4:	1c41      	adds	r1, r0, #1
 800b3d6:	d1c7      	bne.n	800b368 <__sflush_r+0x34>
 800b3d8:	682b      	ldr	r3, [r5, #0]
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d0c4      	beq.n	800b368 <__sflush_r+0x34>
 800b3de:	2b1d      	cmp	r3, #29
 800b3e0:	d001      	beq.n	800b3e6 <__sflush_r+0xb2>
 800b3e2:	2b16      	cmp	r3, #22
 800b3e4:	d101      	bne.n	800b3ea <__sflush_r+0xb6>
 800b3e6:	602f      	str	r7, [r5, #0]
 800b3e8:	e7b1      	b.n	800b34e <__sflush_r+0x1a>
 800b3ea:	89a3      	ldrh	r3, [r4, #12]
 800b3ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b3f0:	81a3      	strh	r3, [r4, #12]
 800b3f2:	e7ad      	b.n	800b350 <__sflush_r+0x1c>
 800b3f4:	690f      	ldr	r7, [r1, #16]
 800b3f6:	2f00      	cmp	r7, #0
 800b3f8:	d0a9      	beq.n	800b34e <__sflush_r+0x1a>
 800b3fa:	0793      	lsls	r3, r2, #30
 800b3fc:	680e      	ldr	r6, [r1, #0]
 800b3fe:	bf08      	it	eq
 800b400:	694b      	ldreq	r3, [r1, #20]
 800b402:	600f      	str	r7, [r1, #0]
 800b404:	bf18      	it	ne
 800b406:	2300      	movne	r3, #0
 800b408:	eba6 0807 	sub.w	r8, r6, r7
 800b40c:	608b      	str	r3, [r1, #8]
 800b40e:	f1b8 0f00 	cmp.w	r8, #0
 800b412:	dd9c      	ble.n	800b34e <__sflush_r+0x1a>
 800b414:	6a21      	ldr	r1, [r4, #32]
 800b416:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b418:	4643      	mov	r3, r8
 800b41a:	463a      	mov	r2, r7
 800b41c:	4628      	mov	r0, r5
 800b41e:	47b0      	blx	r6
 800b420:	2800      	cmp	r0, #0
 800b422:	dc06      	bgt.n	800b432 <__sflush_r+0xfe>
 800b424:	89a3      	ldrh	r3, [r4, #12]
 800b426:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b42a:	81a3      	strh	r3, [r4, #12]
 800b42c:	f04f 30ff 	mov.w	r0, #4294967295
 800b430:	e78e      	b.n	800b350 <__sflush_r+0x1c>
 800b432:	4407      	add	r7, r0
 800b434:	eba8 0800 	sub.w	r8, r8, r0
 800b438:	e7e9      	b.n	800b40e <__sflush_r+0xda>
 800b43a:	bf00      	nop
 800b43c:	20400001 	.word	0x20400001

0800b440 <_fflush_r>:
 800b440:	b538      	push	{r3, r4, r5, lr}
 800b442:	690b      	ldr	r3, [r1, #16]
 800b444:	4605      	mov	r5, r0
 800b446:	460c      	mov	r4, r1
 800b448:	b913      	cbnz	r3, 800b450 <_fflush_r+0x10>
 800b44a:	2500      	movs	r5, #0
 800b44c:	4628      	mov	r0, r5
 800b44e:	bd38      	pop	{r3, r4, r5, pc}
 800b450:	b118      	cbz	r0, 800b45a <_fflush_r+0x1a>
 800b452:	6983      	ldr	r3, [r0, #24]
 800b454:	b90b      	cbnz	r3, 800b45a <_fflush_r+0x1a>
 800b456:	f000 f887 	bl	800b568 <__sinit>
 800b45a:	4b14      	ldr	r3, [pc, #80]	; (800b4ac <_fflush_r+0x6c>)
 800b45c:	429c      	cmp	r4, r3
 800b45e:	d11b      	bne.n	800b498 <_fflush_r+0x58>
 800b460:	686c      	ldr	r4, [r5, #4]
 800b462:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b466:	2b00      	cmp	r3, #0
 800b468:	d0ef      	beq.n	800b44a <_fflush_r+0xa>
 800b46a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b46c:	07d0      	lsls	r0, r2, #31
 800b46e:	d404      	bmi.n	800b47a <_fflush_r+0x3a>
 800b470:	0599      	lsls	r1, r3, #22
 800b472:	d402      	bmi.n	800b47a <_fflush_r+0x3a>
 800b474:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b476:	f000 f915 	bl	800b6a4 <__retarget_lock_acquire_recursive>
 800b47a:	4628      	mov	r0, r5
 800b47c:	4621      	mov	r1, r4
 800b47e:	f7ff ff59 	bl	800b334 <__sflush_r>
 800b482:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b484:	07da      	lsls	r2, r3, #31
 800b486:	4605      	mov	r5, r0
 800b488:	d4e0      	bmi.n	800b44c <_fflush_r+0xc>
 800b48a:	89a3      	ldrh	r3, [r4, #12]
 800b48c:	059b      	lsls	r3, r3, #22
 800b48e:	d4dd      	bmi.n	800b44c <_fflush_r+0xc>
 800b490:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b492:	f000 f908 	bl	800b6a6 <__retarget_lock_release_recursive>
 800b496:	e7d9      	b.n	800b44c <_fflush_r+0xc>
 800b498:	4b05      	ldr	r3, [pc, #20]	; (800b4b0 <_fflush_r+0x70>)
 800b49a:	429c      	cmp	r4, r3
 800b49c:	d101      	bne.n	800b4a2 <_fflush_r+0x62>
 800b49e:	68ac      	ldr	r4, [r5, #8]
 800b4a0:	e7df      	b.n	800b462 <_fflush_r+0x22>
 800b4a2:	4b04      	ldr	r3, [pc, #16]	; (800b4b4 <_fflush_r+0x74>)
 800b4a4:	429c      	cmp	r4, r3
 800b4a6:	bf08      	it	eq
 800b4a8:	68ec      	ldreq	r4, [r5, #12]
 800b4aa:	e7da      	b.n	800b462 <_fflush_r+0x22>
 800b4ac:	0800d688 	.word	0x0800d688
 800b4b0:	0800d6a8 	.word	0x0800d6a8
 800b4b4:	0800d668 	.word	0x0800d668

0800b4b8 <std>:
 800b4b8:	2300      	movs	r3, #0
 800b4ba:	b510      	push	{r4, lr}
 800b4bc:	4604      	mov	r4, r0
 800b4be:	e9c0 3300 	strd	r3, r3, [r0]
 800b4c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b4c6:	6083      	str	r3, [r0, #8]
 800b4c8:	8181      	strh	r1, [r0, #12]
 800b4ca:	6643      	str	r3, [r0, #100]	; 0x64
 800b4cc:	81c2      	strh	r2, [r0, #14]
 800b4ce:	6183      	str	r3, [r0, #24]
 800b4d0:	4619      	mov	r1, r3
 800b4d2:	2208      	movs	r2, #8
 800b4d4:	305c      	adds	r0, #92	; 0x5c
 800b4d6:	f7fb fd91 	bl	8006ffc <memset>
 800b4da:	4b05      	ldr	r3, [pc, #20]	; (800b4f0 <std+0x38>)
 800b4dc:	6263      	str	r3, [r4, #36]	; 0x24
 800b4de:	4b05      	ldr	r3, [pc, #20]	; (800b4f4 <std+0x3c>)
 800b4e0:	62a3      	str	r3, [r4, #40]	; 0x28
 800b4e2:	4b05      	ldr	r3, [pc, #20]	; (800b4f8 <std+0x40>)
 800b4e4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b4e6:	4b05      	ldr	r3, [pc, #20]	; (800b4fc <std+0x44>)
 800b4e8:	6224      	str	r4, [r4, #32]
 800b4ea:	6323      	str	r3, [r4, #48]	; 0x30
 800b4ec:	bd10      	pop	{r4, pc}
 800b4ee:	bf00      	nop
 800b4f0:	08007d4d 	.word	0x08007d4d
 800b4f4:	08007d6f 	.word	0x08007d6f
 800b4f8:	08007da7 	.word	0x08007da7
 800b4fc:	08007dcb 	.word	0x08007dcb

0800b500 <_cleanup_r>:
 800b500:	4901      	ldr	r1, [pc, #4]	; (800b508 <_cleanup_r+0x8>)
 800b502:	f000 b8af 	b.w	800b664 <_fwalk_reent>
 800b506:	bf00      	nop
 800b508:	0800b441 	.word	0x0800b441

0800b50c <__sfmoreglue>:
 800b50c:	b570      	push	{r4, r5, r6, lr}
 800b50e:	2268      	movs	r2, #104	; 0x68
 800b510:	1e4d      	subs	r5, r1, #1
 800b512:	4355      	muls	r5, r2
 800b514:	460e      	mov	r6, r1
 800b516:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b51a:	f7ff facd 	bl	800aab8 <_malloc_r>
 800b51e:	4604      	mov	r4, r0
 800b520:	b140      	cbz	r0, 800b534 <__sfmoreglue+0x28>
 800b522:	2100      	movs	r1, #0
 800b524:	e9c0 1600 	strd	r1, r6, [r0]
 800b528:	300c      	adds	r0, #12
 800b52a:	60a0      	str	r0, [r4, #8]
 800b52c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b530:	f7fb fd64 	bl	8006ffc <memset>
 800b534:	4620      	mov	r0, r4
 800b536:	bd70      	pop	{r4, r5, r6, pc}

0800b538 <__sfp_lock_acquire>:
 800b538:	4801      	ldr	r0, [pc, #4]	; (800b540 <__sfp_lock_acquire+0x8>)
 800b53a:	f000 b8b3 	b.w	800b6a4 <__retarget_lock_acquire_recursive>
 800b53e:	bf00      	nop
 800b540:	20000a8d 	.word	0x20000a8d

0800b544 <__sfp_lock_release>:
 800b544:	4801      	ldr	r0, [pc, #4]	; (800b54c <__sfp_lock_release+0x8>)
 800b546:	f000 b8ae 	b.w	800b6a6 <__retarget_lock_release_recursive>
 800b54a:	bf00      	nop
 800b54c:	20000a8d 	.word	0x20000a8d

0800b550 <__sinit_lock_acquire>:
 800b550:	4801      	ldr	r0, [pc, #4]	; (800b558 <__sinit_lock_acquire+0x8>)
 800b552:	f000 b8a7 	b.w	800b6a4 <__retarget_lock_acquire_recursive>
 800b556:	bf00      	nop
 800b558:	20000a8e 	.word	0x20000a8e

0800b55c <__sinit_lock_release>:
 800b55c:	4801      	ldr	r0, [pc, #4]	; (800b564 <__sinit_lock_release+0x8>)
 800b55e:	f000 b8a2 	b.w	800b6a6 <__retarget_lock_release_recursive>
 800b562:	bf00      	nop
 800b564:	20000a8e 	.word	0x20000a8e

0800b568 <__sinit>:
 800b568:	b510      	push	{r4, lr}
 800b56a:	4604      	mov	r4, r0
 800b56c:	f7ff fff0 	bl	800b550 <__sinit_lock_acquire>
 800b570:	69a3      	ldr	r3, [r4, #24]
 800b572:	b11b      	cbz	r3, 800b57c <__sinit+0x14>
 800b574:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b578:	f7ff bff0 	b.w	800b55c <__sinit_lock_release>
 800b57c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b580:	6523      	str	r3, [r4, #80]	; 0x50
 800b582:	4b13      	ldr	r3, [pc, #76]	; (800b5d0 <__sinit+0x68>)
 800b584:	4a13      	ldr	r2, [pc, #76]	; (800b5d4 <__sinit+0x6c>)
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	62a2      	str	r2, [r4, #40]	; 0x28
 800b58a:	42a3      	cmp	r3, r4
 800b58c:	bf04      	itt	eq
 800b58e:	2301      	moveq	r3, #1
 800b590:	61a3      	streq	r3, [r4, #24]
 800b592:	4620      	mov	r0, r4
 800b594:	f000 f820 	bl	800b5d8 <__sfp>
 800b598:	6060      	str	r0, [r4, #4]
 800b59a:	4620      	mov	r0, r4
 800b59c:	f000 f81c 	bl	800b5d8 <__sfp>
 800b5a0:	60a0      	str	r0, [r4, #8]
 800b5a2:	4620      	mov	r0, r4
 800b5a4:	f000 f818 	bl	800b5d8 <__sfp>
 800b5a8:	2200      	movs	r2, #0
 800b5aa:	60e0      	str	r0, [r4, #12]
 800b5ac:	2104      	movs	r1, #4
 800b5ae:	6860      	ldr	r0, [r4, #4]
 800b5b0:	f7ff ff82 	bl	800b4b8 <std>
 800b5b4:	68a0      	ldr	r0, [r4, #8]
 800b5b6:	2201      	movs	r2, #1
 800b5b8:	2109      	movs	r1, #9
 800b5ba:	f7ff ff7d 	bl	800b4b8 <std>
 800b5be:	68e0      	ldr	r0, [r4, #12]
 800b5c0:	2202      	movs	r2, #2
 800b5c2:	2112      	movs	r1, #18
 800b5c4:	f7ff ff78 	bl	800b4b8 <std>
 800b5c8:	2301      	movs	r3, #1
 800b5ca:	61a3      	str	r3, [r4, #24]
 800b5cc:	e7d2      	b.n	800b574 <__sinit+0xc>
 800b5ce:	bf00      	nop
 800b5d0:	0800d21c 	.word	0x0800d21c
 800b5d4:	0800b501 	.word	0x0800b501

0800b5d8 <__sfp>:
 800b5d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5da:	4607      	mov	r7, r0
 800b5dc:	f7ff ffac 	bl	800b538 <__sfp_lock_acquire>
 800b5e0:	4b1e      	ldr	r3, [pc, #120]	; (800b65c <__sfp+0x84>)
 800b5e2:	681e      	ldr	r6, [r3, #0]
 800b5e4:	69b3      	ldr	r3, [r6, #24]
 800b5e6:	b913      	cbnz	r3, 800b5ee <__sfp+0x16>
 800b5e8:	4630      	mov	r0, r6
 800b5ea:	f7ff ffbd 	bl	800b568 <__sinit>
 800b5ee:	3648      	adds	r6, #72	; 0x48
 800b5f0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b5f4:	3b01      	subs	r3, #1
 800b5f6:	d503      	bpl.n	800b600 <__sfp+0x28>
 800b5f8:	6833      	ldr	r3, [r6, #0]
 800b5fa:	b30b      	cbz	r3, 800b640 <__sfp+0x68>
 800b5fc:	6836      	ldr	r6, [r6, #0]
 800b5fe:	e7f7      	b.n	800b5f0 <__sfp+0x18>
 800b600:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b604:	b9d5      	cbnz	r5, 800b63c <__sfp+0x64>
 800b606:	4b16      	ldr	r3, [pc, #88]	; (800b660 <__sfp+0x88>)
 800b608:	60e3      	str	r3, [r4, #12]
 800b60a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b60e:	6665      	str	r5, [r4, #100]	; 0x64
 800b610:	f000 f847 	bl	800b6a2 <__retarget_lock_init_recursive>
 800b614:	f7ff ff96 	bl	800b544 <__sfp_lock_release>
 800b618:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b61c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b620:	6025      	str	r5, [r4, #0]
 800b622:	61a5      	str	r5, [r4, #24]
 800b624:	2208      	movs	r2, #8
 800b626:	4629      	mov	r1, r5
 800b628:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b62c:	f7fb fce6 	bl	8006ffc <memset>
 800b630:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b634:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b638:	4620      	mov	r0, r4
 800b63a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b63c:	3468      	adds	r4, #104	; 0x68
 800b63e:	e7d9      	b.n	800b5f4 <__sfp+0x1c>
 800b640:	2104      	movs	r1, #4
 800b642:	4638      	mov	r0, r7
 800b644:	f7ff ff62 	bl	800b50c <__sfmoreglue>
 800b648:	4604      	mov	r4, r0
 800b64a:	6030      	str	r0, [r6, #0]
 800b64c:	2800      	cmp	r0, #0
 800b64e:	d1d5      	bne.n	800b5fc <__sfp+0x24>
 800b650:	f7ff ff78 	bl	800b544 <__sfp_lock_release>
 800b654:	230c      	movs	r3, #12
 800b656:	603b      	str	r3, [r7, #0]
 800b658:	e7ee      	b.n	800b638 <__sfp+0x60>
 800b65a:	bf00      	nop
 800b65c:	0800d21c 	.word	0x0800d21c
 800b660:	ffff0001 	.word	0xffff0001

0800b664 <_fwalk_reent>:
 800b664:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b668:	4606      	mov	r6, r0
 800b66a:	4688      	mov	r8, r1
 800b66c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b670:	2700      	movs	r7, #0
 800b672:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b676:	f1b9 0901 	subs.w	r9, r9, #1
 800b67a:	d505      	bpl.n	800b688 <_fwalk_reent+0x24>
 800b67c:	6824      	ldr	r4, [r4, #0]
 800b67e:	2c00      	cmp	r4, #0
 800b680:	d1f7      	bne.n	800b672 <_fwalk_reent+0xe>
 800b682:	4638      	mov	r0, r7
 800b684:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b688:	89ab      	ldrh	r3, [r5, #12]
 800b68a:	2b01      	cmp	r3, #1
 800b68c:	d907      	bls.n	800b69e <_fwalk_reent+0x3a>
 800b68e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b692:	3301      	adds	r3, #1
 800b694:	d003      	beq.n	800b69e <_fwalk_reent+0x3a>
 800b696:	4629      	mov	r1, r5
 800b698:	4630      	mov	r0, r6
 800b69a:	47c0      	blx	r8
 800b69c:	4307      	orrs	r7, r0
 800b69e:	3568      	adds	r5, #104	; 0x68
 800b6a0:	e7e9      	b.n	800b676 <_fwalk_reent+0x12>

0800b6a2 <__retarget_lock_init_recursive>:
 800b6a2:	4770      	bx	lr

0800b6a4 <__retarget_lock_acquire_recursive>:
 800b6a4:	4770      	bx	lr

0800b6a6 <__retarget_lock_release_recursive>:
 800b6a6:	4770      	bx	lr

0800b6a8 <__swhatbuf_r>:
 800b6a8:	b570      	push	{r4, r5, r6, lr}
 800b6aa:	460e      	mov	r6, r1
 800b6ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b6b0:	2900      	cmp	r1, #0
 800b6b2:	b096      	sub	sp, #88	; 0x58
 800b6b4:	4614      	mov	r4, r2
 800b6b6:	461d      	mov	r5, r3
 800b6b8:	da08      	bge.n	800b6cc <__swhatbuf_r+0x24>
 800b6ba:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b6be:	2200      	movs	r2, #0
 800b6c0:	602a      	str	r2, [r5, #0]
 800b6c2:	061a      	lsls	r2, r3, #24
 800b6c4:	d410      	bmi.n	800b6e8 <__swhatbuf_r+0x40>
 800b6c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b6ca:	e00e      	b.n	800b6ea <__swhatbuf_r+0x42>
 800b6cc:	466a      	mov	r2, sp
 800b6ce:	f000 f8eb 	bl	800b8a8 <_fstat_r>
 800b6d2:	2800      	cmp	r0, #0
 800b6d4:	dbf1      	blt.n	800b6ba <__swhatbuf_r+0x12>
 800b6d6:	9a01      	ldr	r2, [sp, #4]
 800b6d8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b6dc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b6e0:	425a      	negs	r2, r3
 800b6e2:	415a      	adcs	r2, r3
 800b6e4:	602a      	str	r2, [r5, #0]
 800b6e6:	e7ee      	b.n	800b6c6 <__swhatbuf_r+0x1e>
 800b6e8:	2340      	movs	r3, #64	; 0x40
 800b6ea:	2000      	movs	r0, #0
 800b6ec:	6023      	str	r3, [r4, #0]
 800b6ee:	b016      	add	sp, #88	; 0x58
 800b6f0:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b6f4 <__smakebuf_r>:
 800b6f4:	898b      	ldrh	r3, [r1, #12]
 800b6f6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b6f8:	079d      	lsls	r5, r3, #30
 800b6fa:	4606      	mov	r6, r0
 800b6fc:	460c      	mov	r4, r1
 800b6fe:	d507      	bpl.n	800b710 <__smakebuf_r+0x1c>
 800b700:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b704:	6023      	str	r3, [r4, #0]
 800b706:	6123      	str	r3, [r4, #16]
 800b708:	2301      	movs	r3, #1
 800b70a:	6163      	str	r3, [r4, #20]
 800b70c:	b002      	add	sp, #8
 800b70e:	bd70      	pop	{r4, r5, r6, pc}
 800b710:	ab01      	add	r3, sp, #4
 800b712:	466a      	mov	r2, sp
 800b714:	f7ff ffc8 	bl	800b6a8 <__swhatbuf_r>
 800b718:	9900      	ldr	r1, [sp, #0]
 800b71a:	4605      	mov	r5, r0
 800b71c:	4630      	mov	r0, r6
 800b71e:	f7ff f9cb 	bl	800aab8 <_malloc_r>
 800b722:	b948      	cbnz	r0, 800b738 <__smakebuf_r+0x44>
 800b724:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b728:	059a      	lsls	r2, r3, #22
 800b72a:	d4ef      	bmi.n	800b70c <__smakebuf_r+0x18>
 800b72c:	f023 0303 	bic.w	r3, r3, #3
 800b730:	f043 0302 	orr.w	r3, r3, #2
 800b734:	81a3      	strh	r3, [r4, #12]
 800b736:	e7e3      	b.n	800b700 <__smakebuf_r+0xc>
 800b738:	4b0d      	ldr	r3, [pc, #52]	; (800b770 <__smakebuf_r+0x7c>)
 800b73a:	62b3      	str	r3, [r6, #40]	; 0x28
 800b73c:	89a3      	ldrh	r3, [r4, #12]
 800b73e:	6020      	str	r0, [r4, #0]
 800b740:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b744:	81a3      	strh	r3, [r4, #12]
 800b746:	9b00      	ldr	r3, [sp, #0]
 800b748:	6163      	str	r3, [r4, #20]
 800b74a:	9b01      	ldr	r3, [sp, #4]
 800b74c:	6120      	str	r0, [r4, #16]
 800b74e:	b15b      	cbz	r3, 800b768 <__smakebuf_r+0x74>
 800b750:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b754:	4630      	mov	r0, r6
 800b756:	f000 f8b9 	bl	800b8cc <_isatty_r>
 800b75a:	b128      	cbz	r0, 800b768 <__smakebuf_r+0x74>
 800b75c:	89a3      	ldrh	r3, [r4, #12]
 800b75e:	f023 0303 	bic.w	r3, r3, #3
 800b762:	f043 0301 	orr.w	r3, r3, #1
 800b766:	81a3      	strh	r3, [r4, #12]
 800b768:	89a0      	ldrh	r0, [r4, #12]
 800b76a:	4305      	orrs	r5, r0
 800b76c:	81a5      	strh	r5, [r4, #12]
 800b76e:	e7cd      	b.n	800b70c <__smakebuf_r+0x18>
 800b770:	0800b501 	.word	0x0800b501

0800b774 <memmove>:
 800b774:	4288      	cmp	r0, r1
 800b776:	b510      	push	{r4, lr}
 800b778:	eb01 0402 	add.w	r4, r1, r2
 800b77c:	d902      	bls.n	800b784 <memmove+0x10>
 800b77e:	4284      	cmp	r4, r0
 800b780:	4623      	mov	r3, r4
 800b782:	d807      	bhi.n	800b794 <memmove+0x20>
 800b784:	1e43      	subs	r3, r0, #1
 800b786:	42a1      	cmp	r1, r4
 800b788:	d008      	beq.n	800b79c <memmove+0x28>
 800b78a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b78e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b792:	e7f8      	b.n	800b786 <memmove+0x12>
 800b794:	4402      	add	r2, r0
 800b796:	4601      	mov	r1, r0
 800b798:	428a      	cmp	r2, r1
 800b79a:	d100      	bne.n	800b79e <memmove+0x2a>
 800b79c:	bd10      	pop	{r4, pc}
 800b79e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b7a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b7a6:	e7f7      	b.n	800b798 <memmove+0x24>

0800b7a8 <__malloc_lock>:
 800b7a8:	4801      	ldr	r0, [pc, #4]	; (800b7b0 <__malloc_lock+0x8>)
 800b7aa:	f7ff bf7b 	b.w	800b6a4 <__retarget_lock_acquire_recursive>
 800b7ae:	bf00      	nop
 800b7b0:	20000a8c 	.word	0x20000a8c

0800b7b4 <__malloc_unlock>:
 800b7b4:	4801      	ldr	r0, [pc, #4]	; (800b7bc <__malloc_unlock+0x8>)
 800b7b6:	f7ff bf76 	b.w	800b6a6 <__retarget_lock_release_recursive>
 800b7ba:	bf00      	nop
 800b7bc:	20000a8c 	.word	0x20000a8c

0800b7c0 <_realloc_r>:
 800b7c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7c4:	4680      	mov	r8, r0
 800b7c6:	4614      	mov	r4, r2
 800b7c8:	460e      	mov	r6, r1
 800b7ca:	b921      	cbnz	r1, 800b7d6 <_realloc_r+0x16>
 800b7cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b7d0:	4611      	mov	r1, r2
 800b7d2:	f7ff b971 	b.w	800aab8 <_malloc_r>
 800b7d6:	b92a      	cbnz	r2, 800b7e4 <_realloc_r+0x24>
 800b7d8:	f7ff f902 	bl	800a9e0 <_free_r>
 800b7dc:	4625      	mov	r5, r4
 800b7de:	4628      	mov	r0, r5
 800b7e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7e4:	f000 f882 	bl	800b8ec <_malloc_usable_size_r>
 800b7e8:	4284      	cmp	r4, r0
 800b7ea:	4607      	mov	r7, r0
 800b7ec:	d802      	bhi.n	800b7f4 <_realloc_r+0x34>
 800b7ee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b7f2:	d812      	bhi.n	800b81a <_realloc_r+0x5a>
 800b7f4:	4621      	mov	r1, r4
 800b7f6:	4640      	mov	r0, r8
 800b7f8:	f7ff f95e 	bl	800aab8 <_malloc_r>
 800b7fc:	4605      	mov	r5, r0
 800b7fe:	2800      	cmp	r0, #0
 800b800:	d0ed      	beq.n	800b7de <_realloc_r+0x1e>
 800b802:	42bc      	cmp	r4, r7
 800b804:	4622      	mov	r2, r4
 800b806:	4631      	mov	r1, r6
 800b808:	bf28      	it	cs
 800b80a:	463a      	movcs	r2, r7
 800b80c:	f7fb fbe8 	bl	8006fe0 <memcpy>
 800b810:	4631      	mov	r1, r6
 800b812:	4640      	mov	r0, r8
 800b814:	f7ff f8e4 	bl	800a9e0 <_free_r>
 800b818:	e7e1      	b.n	800b7de <_realloc_r+0x1e>
 800b81a:	4635      	mov	r5, r6
 800b81c:	e7df      	b.n	800b7de <_realloc_r+0x1e>

0800b81e <_raise_r>:
 800b81e:	291f      	cmp	r1, #31
 800b820:	b538      	push	{r3, r4, r5, lr}
 800b822:	4604      	mov	r4, r0
 800b824:	460d      	mov	r5, r1
 800b826:	d904      	bls.n	800b832 <_raise_r+0x14>
 800b828:	2316      	movs	r3, #22
 800b82a:	6003      	str	r3, [r0, #0]
 800b82c:	f04f 30ff 	mov.w	r0, #4294967295
 800b830:	bd38      	pop	{r3, r4, r5, pc}
 800b832:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b834:	b112      	cbz	r2, 800b83c <_raise_r+0x1e>
 800b836:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b83a:	b94b      	cbnz	r3, 800b850 <_raise_r+0x32>
 800b83c:	4620      	mov	r0, r4
 800b83e:	f000 f831 	bl	800b8a4 <_getpid_r>
 800b842:	462a      	mov	r2, r5
 800b844:	4601      	mov	r1, r0
 800b846:	4620      	mov	r0, r4
 800b848:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b84c:	f000 b818 	b.w	800b880 <_kill_r>
 800b850:	2b01      	cmp	r3, #1
 800b852:	d00a      	beq.n	800b86a <_raise_r+0x4c>
 800b854:	1c59      	adds	r1, r3, #1
 800b856:	d103      	bne.n	800b860 <_raise_r+0x42>
 800b858:	2316      	movs	r3, #22
 800b85a:	6003      	str	r3, [r0, #0]
 800b85c:	2001      	movs	r0, #1
 800b85e:	e7e7      	b.n	800b830 <_raise_r+0x12>
 800b860:	2400      	movs	r4, #0
 800b862:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b866:	4628      	mov	r0, r5
 800b868:	4798      	blx	r3
 800b86a:	2000      	movs	r0, #0
 800b86c:	e7e0      	b.n	800b830 <_raise_r+0x12>
	...

0800b870 <raise>:
 800b870:	4b02      	ldr	r3, [pc, #8]	; (800b87c <raise+0xc>)
 800b872:	4601      	mov	r1, r0
 800b874:	6818      	ldr	r0, [r3, #0]
 800b876:	f7ff bfd2 	b.w	800b81e <_raise_r>
 800b87a:	bf00      	nop
 800b87c:	2000009c 	.word	0x2000009c

0800b880 <_kill_r>:
 800b880:	b538      	push	{r3, r4, r5, lr}
 800b882:	4d07      	ldr	r5, [pc, #28]	; (800b8a0 <_kill_r+0x20>)
 800b884:	2300      	movs	r3, #0
 800b886:	4604      	mov	r4, r0
 800b888:	4608      	mov	r0, r1
 800b88a:	4611      	mov	r1, r2
 800b88c:	602b      	str	r3, [r5, #0]
 800b88e:	f7f7 f80d 	bl	80028ac <_kill>
 800b892:	1c43      	adds	r3, r0, #1
 800b894:	d102      	bne.n	800b89c <_kill_r+0x1c>
 800b896:	682b      	ldr	r3, [r5, #0]
 800b898:	b103      	cbz	r3, 800b89c <_kill_r+0x1c>
 800b89a:	6023      	str	r3, [r4, #0]
 800b89c:	bd38      	pop	{r3, r4, r5, pc}
 800b89e:	bf00      	nop
 800b8a0:	20000a88 	.word	0x20000a88

0800b8a4 <_getpid_r>:
 800b8a4:	f7f6 bffa 	b.w	800289c <_getpid>

0800b8a8 <_fstat_r>:
 800b8a8:	b538      	push	{r3, r4, r5, lr}
 800b8aa:	4d07      	ldr	r5, [pc, #28]	; (800b8c8 <_fstat_r+0x20>)
 800b8ac:	2300      	movs	r3, #0
 800b8ae:	4604      	mov	r4, r0
 800b8b0:	4608      	mov	r0, r1
 800b8b2:	4611      	mov	r1, r2
 800b8b4:	602b      	str	r3, [r5, #0]
 800b8b6:	f7f7 f858 	bl	800296a <_fstat>
 800b8ba:	1c43      	adds	r3, r0, #1
 800b8bc:	d102      	bne.n	800b8c4 <_fstat_r+0x1c>
 800b8be:	682b      	ldr	r3, [r5, #0]
 800b8c0:	b103      	cbz	r3, 800b8c4 <_fstat_r+0x1c>
 800b8c2:	6023      	str	r3, [r4, #0]
 800b8c4:	bd38      	pop	{r3, r4, r5, pc}
 800b8c6:	bf00      	nop
 800b8c8:	20000a88 	.word	0x20000a88

0800b8cc <_isatty_r>:
 800b8cc:	b538      	push	{r3, r4, r5, lr}
 800b8ce:	4d06      	ldr	r5, [pc, #24]	; (800b8e8 <_isatty_r+0x1c>)
 800b8d0:	2300      	movs	r3, #0
 800b8d2:	4604      	mov	r4, r0
 800b8d4:	4608      	mov	r0, r1
 800b8d6:	602b      	str	r3, [r5, #0]
 800b8d8:	f7f7 f857 	bl	800298a <_isatty>
 800b8dc:	1c43      	adds	r3, r0, #1
 800b8de:	d102      	bne.n	800b8e6 <_isatty_r+0x1a>
 800b8e0:	682b      	ldr	r3, [r5, #0]
 800b8e2:	b103      	cbz	r3, 800b8e6 <_isatty_r+0x1a>
 800b8e4:	6023      	str	r3, [r4, #0]
 800b8e6:	bd38      	pop	{r3, r4, r5, pc}
 800b8e8:	20000a88 	.word	0x20000a88

0800b8ec <_malloc_usable_size_r>:
 800b8ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b8f0:	1f18      	subs	r0, r3, #4
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	bfbc      	itt	lt
 800b8f6:	580b      	ldrlt	r3, [r1, r0]
 800b8f8:	18c0      	addlt	r0, r0, r3
 800b8fa:	4770      	bx	lr
 800b8fc:	0000      	movs	r0, r0
	...

0800b900 <atan>:
 800b900:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b904:	ec55 4b10 	vmov	r4, r5, d0
 800b908:	4bc3      	ldr	r3, [pc, #780]	; (800bc18 <atan+0x318>)
 800b90a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b90e:	429e      	cmp	r6, r3
 800b910:	46ab      	mov	fp, r5
 800b912:	dd18      	ble.n	800b946 <atan+0x46>
 800b914:	4bc1      	ldr	r3, [pc, #772]	; (800bc1c <atan+0x31c>)
 800b916:	429e      	cmp	r6, r3
 800b918:	dc01      	bgt.n	800b91e <atan+0x1e>
 800b91a:	d109      	bne.n	800b930 <atan+0x30>
 800b91c:	b144      	cbz	r4, 800b930 <atan+0x30>
 800b91e:	4622      	mov	r2, r4
 800b920:	462b      	mov	r3, r5
 800b922:	4620      	mov	r0, r4
 800b924:	4629      	mov	r1, r5
 800b926:	f7f4 fcb1 	bl	800028c <__adddf3>
 800b92a:	4604      	mov	r4, r0
 800b92c:	460d      	mov	r5, r1
 800b92e:	e006      	b.n	800b93e <atan+0x3e>
 800b930:	f1bb 0f00 	cmp.w	fp, #0
 800b934:	f300 8131 	bgt.w	800bb9a <atan+0x29a>
 800b938:	a59b      	add	r5, pc, #620	; (adr r5, 800bba8 <atan+0x2a8>)
 800b93a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b93e:	ec45 4b10 	vmov	d0, r4, r5
 800b942:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b946:	4bb6      	ldr	r3, [pc, #728]	; (800bc20 <atan+0x320>)
 800b948:	429e      	cmp	r6, r3
 800b94a:	dc14      	bgt.n	800b976 <atan+0x76>
 800b94c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800b950:	429e      	cmp	r6, r3
 800b952:	dc0d      	bgt.n	800b970 <atan+0x70>
 800b954:	a396      	add	r3, pc, #600	; (adr r3, 800bbb0 <atan+0x2b0>)
 800b956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b95a:	ee10 0a10 	vmov	r0, s0
 800b95e:	4629      	mov	r1, r5
 800b960:	f7f4 fc94 	bl	800028c <__adddf3>
 800b964:	4baf      	ldr	r3, [pc, #700]	; (800bc24 <atan+0x324>)
 800b966:	2200      	movs	r2, #0
 800b968:	f7f5 f8d6 	bl	8000b18 <__aeabi_dcmpgt>
 800b96c:	2800      	cmp	r0, #0
 800b96e:	d1e6      	bne.n	800b93e <atan+0x3e>
 800b970:	f04f 3aff 	mov.w	sl, #4294967295
 800b974:	e02b      	b.n	800b9ce <atan+0xce>
 800b976:	f000 f963 	bl	800bc40 <fabs>
 800b97a:	4bab      	ldr	r3, [pc, #684]	; (800bc28 <atan+0x328>)
 800b97c:	429e      	cmp	r6, r3
 800b97e:	ec55 4b10 	vmov	r4, r5, d0
 800b982:	f300 80bf 	bgt.w	800bb04 <atan+0x204>
 800b986:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800b98a:	429e      	cmp	r6, r3
 800b98c:	f300 80a0 	bgt.w	800bad0 <atan+0x1d0>
 800b990:	ee10 2a10 	vmov	r2, s0
 800b994:	ee10 0a10 	vmov	r0, s0
 800b998:	462b      	mov	r3, r5
 800b99a:	4629      	mov	r1, r5
 800b99c:	f7f4 fc76 	bl	800028c <__adddf3>
 800b9a0:	4ba0      	ldr	r3, [pc, #640]	; (800bc24 <atan+0x324>)
 800b9a2:	2200      	movs	r2, #0
 800b9a4:	f7f4 fc70 	bl	8000288 <__aeabi_dsub>
 800b9a8:	2200      	movs	r2, #0
 800b9aa:	4606      	mov	r6, r0
 800b9ac:	460f      	mov	r7, r1
 800b9ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b9b2:	4620      	mov	r0, r4
 800b9b4:	4629      	mov	r1, r5
 800b9b6:	f7f4 fc69 	bl	800028c <__adddf3>
 800b9ba:	4602      	mov	r2, r0
 800b9bc:	460b      	mov	r3, r1
 800b9be:	4630      	mov	r0, r6
 800b9c0:	4639      	mov	r1, r7
 800b9c2:	f7f4 ff43 	bl	800084c <__aeabi_ddiv>
 800b9c6:	f04f 0a00 	mov.w	sl, #0
 800b9ca:	4604      	mov	r4, r0
 800b9cc:	460d      	mov	r5, r1
 800b9ce:	4622      	mov	r2, r4
 800b9d0:	462b      	mov	r3, r5
 800b9d2:	4620      	mov	r0, r4
 800b9d4:	4629      	mov	r1, r5
 800b9d6:	f7f4 fe0f 	bl	80005f8 <__aeabi_dmul>
 800b9da:	4602      	mov	r2, r0
 800b9dc:	460b      	mov	r3, r1
 800b9de:	4680      	mov	r8, r0
 800b9e0:	4689      	mov	r9, r1
 800b9e2:	f7f4 fe09 	bl	80005f8 <__aeabi_dmul>
 800b9e6:	a374      	add	r3, pc, #464	; (adr r3, 800bbb8 <atan+0x2b8>)
 800b9e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9ec:	4606      	mov	r6, r0
 800b9ee:	460f      	mov	r7, r1
 800b9f0:	f7f4 fe02 	bl	80005f8 <__aeabi_dmul>
 800b9f4:	a372      	add	r3, pc, #456	; (adr r3, 800bbc0 <atan+0x2c0>)
 800b9f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9fa:	f7f4 fc47 	bl	800028c <__adddf3>
 800b9fe:	4632      	mov	r2, r6
 800ba00:	463b      	mov	r3, r7
 800ba02:	f7f4 fdf9 	bl	80005f8 <__aeabi_dmul>
 800ba06:	a370      	add	r3, pc, #448	; (adr r3, 800bbc8 <atan+0x2c8>)
 800ba08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba0c:	f7f4 fc3e 	bl	800028c <__adddf3>
 800ba10:	4632      	mov	r2, r6
 800ba12:	463b      	mov	r3, r7
 800ba14:	f7f4 fdf0 	bl	80005f8 <__aeabi_dmul>
 800ba18:	a36d      	add	r3, pc, #436	; (adr r3, 800bbd0 <atan+0x2d0>)
 800ba1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba1e:	f7f4 fc35 	bl	800028c <__adddf3>
 800ba22:	4632      	mov	r2, r6
 800ba24:	463b      	mov	r3, r7
 800ba26:	f7f4 fde7 	bl	80005f8 <__aeabi_dmul>
 800ba2a:	a36b      	add	r3, pc, #428	; (adr r3, 800bbd8 <atan+0x2d8>)
 800ba2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba30:	f7f4 fc2c 	bl	800028c <__adddf3>
 800ba34:	4632      	mov	r2, r6
 800ba36:	463b      	mov	r3, r7
 800ba38:	f7f4 fdde 	bl	80005f8 <__aeabi_dmul>
 800ba3c:	a368      	add	r3, pc, #416	; (adr r3, 800bbe0 <atan+0x2e0>)
 800ba3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba42:	f7f4 fc23 	bl	800028c <__adddf3>
 800ba46:	4642      	mov	r2, r8
 800ba48:	464b      	mov	r3, r9
 800ba4a:	f7f4 fdd5 	bl	80005f8 <__aeabi_dmul>
 800ba4e:	a366      	add	r3, pc, #408	; (adr r3, 800bbe8 <atan+0x2e8>)
 800ba50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba54:	4680      	mov	r8, r0
 800ba56:	4689      	mov	r9, r1
 800ba58:	4630      	mov	r0, r6
 800ba5a:	4639      	mov	r1, r7
 800ba5c:	f7f4 fdcc 	bl	80005f8 <__aeabi_dmul>
 800ba60:	a363      	add	r3, pc, #396	; (adr r3, 800bbf0 <atan+0x2f0>)
 800ba62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba66:	f7f4 fc0f 	bl	8000288 <__aeabi_dsub>
 800ba6a:	4632      	mov	r2, r6
 800ba6c:	463b      	mov	r3, r7
 800ba6e:	f7f4 fdc3 	bl	80005f8 <__aeabi_dmul>
 800ba72:	a361      	add	r3, pc, #388	; (adr r3, 800bbf8 <atan+0x2f8>)
 800ba74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba78:	f7f4 fc06 	bl	8000288 <__aeabi_dsub>
 800ba7c:	4632      	mov	r2, r6
 800ba7e:	463b      	mov	r3, r7
 800ba80:	f7f4 fdba 	bl	80005f8 <__aeabi_dmul>
 800ba84:	a35e      	add	r3, pc, #376	; (adr r3, 800bc00 <atan+0x300>)
 800ba86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba8a:	f7f4 fbfd 	bl	8000288 <__aeabi_dsub>
 800ba8e:	4632      	mov	r2, r6
 800ba90:	463b      	mov	r3, r7
 800ba92:	f7f4 fdb1 	bl	80005f8 <__aeabi_dmul>
 800ba96:	a35c      	add	r3, pc, #368	; (adr r3, 800bc08 <atan+0x308>)
 800ba98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba9c:	f7f4 fbf4 	bl	8000288 <__aeabi_dsub>
 800baa0:	4632      	mov	r2, r6
 800baa2:	463b      	mov	r3, r7
 800baa4:	f7f4 fda8 	bl	80005f8 <__aeabi_dmul>
 800baa8:	4602      	mov	r2, r0
 800baaa:	460b      	mov	r3, r1
 800baac:	4640      	mov	r0, r8
 800baae:	4649      	mov	r1, r9
 800bab0:	f7f4 fbec 	bl	800028c <__adddf3>
 800bab4:	4622      	mov	r2, r4
 800bab6:	462b      	mov	r3, r5
 800bab8:	f7f4 fd9e 	bl	80005f8 <__aeabi_dmul>
 800babc:	f1ba 3fff 	cmp.w	sl, #4294967295
 800bac0:	4602      	mov	r2, r0
 800bac2:	460b      	mov	r3, r1
 800bac4:	d14b      	bne.n	800bb5e <atan+0x25e>
 800bac6:	4620      	mov	r0, r4
 800bac8:	4629      	mov	r1, r5
 800baca:	f7f4 fbdd 	bl	8000288 <__aeabi_dsub>
 800bace:	e72c      	b.n	800b92a <atan+0x2a>
 800bad0:	ee10 0a10 	vmov	r0, s0
 800bad4:	4b53      	ldr	r3, [pc, #332]	; (800bc24 <atan+0x324>)
 800bad6:	2200      	movs	r2, #0
 800bad8:	4629      	mov	r1, r5
 800bada:	f7f4 fbd5 	bl	8000288 <__aeabi_dsub>
 800bade:	4b51      	ldr	r3, [pc, #324]	; (800bc24 <atan+0x324>)
 800bae0:	4606      	mov	r6, r0
 800bae2:	460f      	mov	r7, r1
 800bae4:	2200      	movs	r2, #0
 800bae6:	4620      	mov	r0, r4
 800bae8:	4629      	mov	r1, r5
 800baea:	f7f4 fbcf 	bl	800028c <__adddf3>
 800baee:	4602      	mov	r2, r0
 800baf0:	460b      	mov	r3, r1
 800baf2:	4630      	mov	r0, r6
 800baf4:	4639      	mov	r1, r7
 800baf6:	f7f4 fea9 	bl	800084c <__aeabi_ddiv>
 800bafa:	f04f 0a01 	mov.w	sl, #1
 800bafe:	4604      	mov	r4, r0
 800bb00:	460d      	mov	r5, r1
 800bb02:	e764      	b.n	800b9ce <atan+0xce>
 800bb04:	4b49      	ldr	r3, [pc, #292]	; (800bc2c <atan+0x32c>)
 800bb06:	429e      	cmp	r6, r3
 800bb08:	da1d      	bge.n	800bb46 <atan+0x246>
 800bb0a:	ee10 0a10 	vmov	r0, s0
 800bb0e:	4b48      	ldr	r3, [pc, #288]	; (800bc30 <atan+0x330>)
 800bb10:	2200      	movs	r2, #0
 800bb12:	4629      	mov	r1, r5
 800bb14:	f7f4 fbb8 	bl	8000288 <__aeabi_dsub>
 800bb18:	4b45      	ldr	r3, [pc, #276]	; (800bc30 <atan+0x330>)
 800bb1a:	4606      	mov	r6, r0
 800bb1c:	460f      	mov	r7, r1
 800bb1e:	2200      	movs	r2, #0
 800bb20:	4620      	mov	r0, r4
 800bb22:	4629      	mov	r1, r5
 800bb24:	f7f4 fd68 	bl	80005f8 <__aeabi_dmul>
 800bb28:	4b3e      	ldr	r3, [pc, #248]	; (800bc24 <atan+0x324>)
 800bb2a:	2200      	movs	r2, #0
 800bb2c:	f7f4 fbae 	bl	800028c <__adddf3>
 800bb30:	4602      	mov	r2, r0
 800bb32:	460b      	mov	r3, r1
 800bb34:	4630      	mov	r0, r6
 800bb36:	4639      	mov	r1, r7
 800bb38:	f7f4 fe88 	bl	800084c <__aeabi_ddiv>
 800bb3c:	f04f 0a02 	mov.w	sl, #2
 800bb40:	4604      	mov	r4, r0
 800bb42:	460d      	mov	r5, r1
 800bb44:	e743      	b.n	800b9ce <atan+0xce>
 800bb46:	462b      	mov	r3, r5
 800bb48:	ee10 2a10 	vmov	r2, s0
 800bb4c:	4939      	ldr	r1, [pc, #228]	; (800bc34 <atan+0x334>)
 800bb4e:	2000      	movs	r0, #0
 800bb50:	f7f4 fe7c 	bl	800084c <__aeabi_ddiv>
 800bb54:	f04f 0a03 	mov.w	sl, #3
 800bb58:	4604      	mov	r4, r0
 800bb5a:	460d      	mov	r5, r1
 800bb5c:	e737      	b.n	800b9ce <atan+0xce>
 800bb5e:	4b36      	ldr	r3, [pc, #216]	; (800bc38 <atan+0x338>)
 800bb60:	4e36      	ldr	r6, [pc, #216]	; (800bc3c <atan+0x33c>)
 800bb62:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800bb66:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800bb6a:	e9da 2300 	ldrd	r2, r3, [sl]
 800bb6e:	f7f4 fb8b 	bl	8000288 <__aeabi_dsub>
 800bb72:	4622      	mov	r2, r4
 800bb74:	462b      	mov	r3, r5
 800bb76:	f7f4 fb87 	bl	8000288 <__aeabi_dsub>
 800bb7a:	4602      	mov	r2, r0
 800bb7c:	460b      	mov	r3, r1
 800bb7e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800bb82:	f7f4 fb81 	bl	8000288 <__aeabi_dsub>
 800bb86:	f1bb 0f00 	cmp.w	fp, #0
 800bb8a:	4604      	mov	r4, r0
 800bb8c:	460d      	mov	r5, r1
 800bb8e:	f6bf aed6 	bge.w	800b93e <atan+0x3e>
 800bb92:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bb96:	461d      	mov	r5, r3
 800bb98:	e6d1      	b.n	800b93e <atan+0x3e>
 800bb9a:	a51d      	add	r5, pc, #116	; (adr r5, 800bc10 <atan+0x310>)
 800bb9c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bba0:	e6cd      	b.n	800b93e <atan+0x3e>
 800bba2:	bf00      	nop
 800bba4:	f3af 8000 	nop.w
 800bba8:	54442d18 	.word	0x54442d18
 800bbac:	bff921fb 	.word	0xbff921fb
 800bbb0:	8800759c 	.word	0x8800759c
 800bbb4:	7e37e43c 	.word	0x7e37e43c
 800bbb8:	e322da11 	.word	0xe322da11
 800bbbc:	3f90ad3a 	.word	0x3f90ad3a
 800bbc0:	24760deb 	.word	0x24760deb
 800bbc4:	3fa97b4b 	.word	0x3fa97b4b
 800bbc8:	a0d03d51 	.word	0xa0d03d51
 800bbcc:	3fb10d66 	.word	0x3fb10d66
 800bbd0:	c54c206e 	.word	0xc54c206e
 800bbd4:	3fb745cd 	.word	0x3fb745cd
 800bbd8:	920083ff 	.word	0x920083ff
 800bbdc:	3fc24924 	.word	0x3fc24924
 800bbe0:	5555550d 	.word	0x5555550d
 800bbe4:	3fd55555 	.word	0x3fd55555
 800bbe8:	2c6a6c2f 	.word	0x2c6a6c2f
 800bbec:	bfa2b444 	.word	0xbfa2b444
 800bbf0:	52defd9a 	.word	0x52defd9a
 800bbf4:	3fadde2d 	.word	0x3fadde2d
 800bbf8:	af749a6d 	.word	0xaf749a6d
 800bbfc:	3fb3b0f2 	.word	0x3fb3b0f2
 800bc00:	fe231671 	.word	0xfe231671
 800bc04:	3fbc71c6 	.word	0x3fbc71c6
 800bc08:	9998ebc4 	.word	0x9998ebc4
 800bc0c:	3fc99999 	.word	0x3fc99999
 800bc10:	54442d18 	.word	0x54442d18
 800bc14:	3ff921fb 	.word	0x3ff921fb
 800bc18:	440fffff 	.word	0x440fffff
 800bc1c:	7ff00000 	.word	0x7ff00000
 800bc20:	3fdbffff 	.word	0x3fdbffff
 800bc24:	3ff00000 	.word	0x3ff00000
 800bc28:	3ff2ffff 	.word	0x3ff2ffff
 800bc2c:	40038000 	.word	0x40038000
 800bc30:	3ff80000 	.word	0x3ff80000
 800bc34:	bff00000 	.word	0xbff00000
 800bc38:	0800d6e8 	.word	0x0800d6e8
 800bc3c:	0800d6c8 	.word	0x0800d6c8

0800bc40 <fabs>:
 800bc40:	ec51 0b10 	vmov	r0, r1, d0
 800bc44:	ee10 2a10 	vmov	r2, s0
 800bc48:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800bc4c:	ec43 2b10 	vmov	d0, r2, r3
 800bc50:	4770      	bx	lr

0800bc52 <atan2>:
 800bc52:	f000 b89d 	b.w	800bd90 <__ieee754_atan2>
	...

0800bc58 <pow>:
 800bc58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc5a:	ed2d 8b02 	vpush	{d8}
 800bc5e:	eeb0 8a40 	vmov.f32	s16, s0
 800bc62:	eef0 8a60 	vmov.f32	s17, s1
 800bc66:	ec55 4b11 	vmov	r4, r5, d1
 800bc6a:	f000 f95d 	bl	800bf28 <__ieee754_pow>
 800bc6e:	4622      	mov	r2, r4
 800bc70:	462b      	mov	r3, r5
 800bc72:	4620      	mov	r0, r4
 800bc74:	4629      	mov	r1, r5
 800bc76:	ec57 6b10 	vmov	r6, r7, d0
 800bc7a:	f7f4 ff57 	bl	8000b2c <__aeabi_dcmpun>
 800bc7e:	2800      	cmp	r0, #0
 800bc80:	d13b      	bne.n	800bcfa <pow+0xa2>
 800bc82:	ec51 0b18 	vmov	r0, r1, d8
 800bc86:	2200      	movs	r2, #0
 800bc88:	2300      	movs	r3, #0
 800bc8a:	f7f4 ff1d 	bl	8000ac8 <__aeabi_dcmpeq>
 800bc8e:	b1b8      	cbz	r0, 800bcc0 <pow+0x68>
 800bc90:	2200      	movs	r2, #0
 800bc92:	2300      	movs	r3, #0
 800bc94:	4620      	mov	r0, r4
 800bc96:	4629      	mov	r1, r5
 800bc98:	f7f4 ff16 	bl	8000ac8 <__aeabi_dcmpeq>
 800bc9c:	2800      	cmp	r0, #0
 800bc9e:	d146      	bne.n	800bd2e <pow+0xd6>
 800bca0:	ec45 4b10 	vmov	d0, r4, r5
 800bca4:	f000 ff50 	bl	800cb48 <finite>
 800bca8:	b338      	cbz	r0, 800bcfa <pow+0xa2>
 800bcaa:	2200      	movs	r2, #0
 800bcac:	2300      	movs	r3, #0
 800bcae:	4620      	mov	r0, r4
 800bcb0:	4629      	mov	r1, r5
 800bcb2:	f7f4 ff13 	bl	8000adc <__aeabi_dcmplt>
 800bcb6:	b300      	cbz	r0, 800bcfa <pow+0xa2>
 800bcb8:	f7fb f968 	bl	8006f8c <__errno>
 800bcbc:	2322      	movs	r3, #34	; 0x22
 800bcbe:	e01b      	b.n	800bcf8 <pow+0xa0>
 800bcc0:	ec47 6b10 	vmov	d0, r6, r7
 800bcc4:	f000 ff40 	bl	800cb48 <finite>
 800bcc8:	b9e0      	cbnz	r0, 800bd04 <pow+0xac>
 800bcca:	eeb0 0a48 	vmov.f32	s0, s16
 800bcce:	eef0 0a68 	vmov.f32	s1, s17
 800bcd2:	f000 ff39 	bl	800cb48 <finite>
 800bcd6:	b1a8      	cbz	r0, 800bd04 <pow+0xac>
 800bcd8:	ec45 4b10 	vmov	d0, r4, r5
 800bcdc:	f000 ff34 	bl	800cb48 <finite>
 800bce0:	b180      	cbz	r0, 800bd04 <pow+0xac>
 800bce2:	4632      	mov	r2, r6
 800bce4:	463b      	mov	r3, r7
 800bce6:	4630      	mov	r0, r6
 800bce8:	4639      	mov	r1, r7
 800bcea:	f7f4 ff1f 	bl	8000b2c <__aeabi_dcmpun>
 800bcee:	2800      	cmp	r0, #0
 800bcf0:	d0e2      	beq.n	800bcb8 <pow+0x60>
 800bcf2:	f7fb f94b 	bl	8006f8c <__errno>
 800bcf6:	2321      	movs	r3, #33	; 0x21
 800bcf8:	6003      	str	r3, [r0, #0]
 800bcfa:	ecbd 8b02 	vpop	{d8}
 800bcfe:	ec47 6b10 	vmov	d0, r6, r7
 800bd02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd04:	2200      	movs	r2, #0
 800bd06:	2300      	movs	r3, #0
 800bd08:	4630      	mov	r0, r6
 800bd0a:	4639      	mov	r1, r7
 800bd0c:	f7f4 fedc 	bl	8000ac8 <__aeabi_dcmpeq>
 800bd10:	2800      	cmp	r0, #0
 800bd12:	d0f2      	beq.n	800bcfa <pow+0xa2>
 800bd14:	eeb0 0a48 	vmov.f32	s0, s16
 800bd18:	eef0 0a68 	vmov.f32	s1, s17
 800bd1c:	f000 ff14 	bl	800cb48 <finite>
 800bd20:	2800      	cmp	r0, #0
 800bd22:	d0ea      	beq.n	800bcfa <pow+0xa2>
 800bd24:	ec45 4b10 	vmov	d0, r4, r5
 800bd28:	f000 ff0e 	bl	800cb48 <finite>
 800bd2c:	e7c3      	b.n	800bcb6 <pow+0x5e>
 800bd2e:	4f01      	ldr	r7, [pc, #4]	; (800bd34 <pow+0xdc>)
 800bd30:	2600      	movs	r6, #0
 800bd32:	e7e2      	b.n	800bcfa <pow+0xa2>
 800bd34:	3ff00000 	.word	0x3ff00000

0800bd38 <sqrt>:
 800bd38:	b538      	push	{r3, r4, r5, lr}
 800bd3a:	ed2d 8b02 	vpush	{d8}
 800bd3e:	ec55 4b10 	vmov	r4, r5, d0
 800bd42:	f000 fe1f 	bl	800c984 <__ieee754_sqrt>
 800bd46:	4622      	mov	r2, r4
 800bd48:	462b      	mov	r3, r5
 800bd4a:	4620      	mov	r0, r4
 800bd4c:	4629      	mov	r1, r5
 800bd4e:	eeb0 8a40 	vmov.f32	s16, s0
 800bd52:	eef0 8a60 	vmov.f32	s17, s1
 800bd56:	f7f4 fee9 	bl	8000b2c <__aeabi_dcmpun>
 800bd5a:	b990      	cbnz	r0, 800bd82 <sqrt+0x4a>
 800bd5c:	2200      	movs	r2, #0
 800bd5e:	2300      	movs	r3, #0
 800bd60:	4620      	mov	r0, r4
 800bd62:	4629      	mov	r1, r5
 800bd64:	f7f4 feba 	bl	8000adc <__aeabi_dcmplt>
 800bd68:	b158      	cbz	r0, 800bd82 <sqrt+0x4a>
 800bd6a:	f7fb f90f 	bl	8006f8c <__errno>
 800bd6e:	2321      	movs	r3, #33	; 0x21
 800bd70:	6003      	str	r3, [r0, #0]
 800bd72:	2200      	movs	r2, #0
 800bd74:	2300      	movs	r3, #0
 800bd76:	4610      	mov	r0, r2
 800bd78:	4619      	mov	r1, r3
 800bd7a:	f7f4 fd67 	bl	800084c <__aeabi_ddiv>
 800bd7e:	ec41 0b18 	vmov	d8, r0, r1
 800bd82:	eeb0 0a48 	vmov.f32	s0, s16
 800bd86:	eef0 0a68 	vmov.f32	s1, s17
 800bd8a:	ecbd 8b02 	vpop	{d8}
 800bd8e:	bd38      	pop	{r3, r4, r5, pc}

0800bd90 <__ieee754_atan2>:
 800bd90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd94:	ec57 6b11 	vmov	r6, r7, d1
 800bd98:	4273      	negs	r3, r6
 800bd9a:	f8df e184 	ldr.w	lr, [pc, #388]	; 800bf20 <__ieee754_atan2+0x190>
 800bd9e:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800bda2:	4333      	orrs	r3, r6
 800bda4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800bda8:	4573      	cmp	r3, lr
 800bdaa:	ec51 0b10 	vmov	r0, r1, d0
 800bdae:	ee11 8a10 	vmov	r8, s2
 800bdb2:	d80a      	bhi.n	800bdca <__ieee754_atan2+0x3a>
 800bdb4:	4244      	negs	r4, r0
 800bdb6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800bdba:	4304      	orrs	r4, r0
 800bdbc:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800bdc0:	4574      	cmp	r4, lr
 800bdc2:	ee10 9a10 	vmov	r9, s0
 800bdc6:	468c      	mov	ip, r1
 800bdc8:	d907      	bls.n	800bdda <__ieee754_atan2+0x4a>
 800bdca:	4632      	mov	r2, r6
 800bdcc:	463b      	mov	r3, r7
 800bdce:	f7f4 fa5d 	bl	800028c <__adddf3>
 800bdd2:	ec41 0b10 	vmov	d0, r0, r1
 800bdd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bdda:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800bdde:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800bde2:	4334      	orrs	r4, r6
 800bde4:	d103      	bne.n	800bdee <__ieee754_atan2+0x5e>
 800bde6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bdea:	f7ff bd89 	b.w	800b900 <atan>
 800bdee:	17bc      	asrs	r4, r7, #30
 800bdf0:	f004 0402 	and.w	r4, r4, #2
 800bdf4:	ea53 0909 	orrs.w	r9, r3, r9
 800bdf8:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800bdfc:	d107      	bne.n	800be0e <__ieee754_atan2+0x7e>
 800bdfe:	2c02      	cmp	r4, #2
 800be00:	d060      	beq.n	800bec4 <__ieee754_atan2+0x134>
 800be02:	2c03      	cmp	r4, #3
 800be04:	d1e5      	bne.n	800bdd2 <__ieee754_atan2+0x42>
 800be06:	a142      	add	r1, pc, #264	; (adr r1, 800bf10 <__ieee754_atan2+0x180>)
 800be08:	e9d1 0100 	ldrd	r0, r1, [r1]
 800be0c:	e7e1      	b.n	800bdd2 <__ieee754_atan2+0x42>
 800be0e:	ea52 0808 	orrs.w	r8, r2, r8
 800be12:	d106      	bne.n	800be22 <__ieee754_atan2+0x92>
 800be14:	f1bc 0f00 	cmp.w	ip, #0
 800be18:	da5f      	bge.n	800beda <__ieee754_atan2+0x14a>
 800be1a:	a13f      	add	r1, pc, #252	; (adr r1, 800bf18 <__ieee754_atan2+0x188>)
 800be1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800be20:	e7d7      	b.n	800bdd2 <__ieee754_atan2+0x42>
 800be22:	4572      	cmp	r2, lr
 800be24:	d10f      	bne.n	800be46 <__ieee754_atan2+0xb6>
 800be26:	4293      	cmp	r3, r2
 800be28:	f104 34ff 	add.w	r4, r4, #4294967295
 800be2c:	d107      	bne.n	800be3e <__ieee754_atan2+0xae>
 800be2e:	2c02      	cmp	r4, #2
 800be30:	d84c      	bhi.n	800becc <__ieee754_atan2+0x13c>
 800be32:	4b35      	ldr	r3, [pc, #212]	; (800bf08 <__ieee754_atan2+0x178>)
 800be34:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800be38:	e9d4 0100 	ldrd	r0, r1, [r4]
 800be3c:	e7c9      	b.n	800bdd2 <__ieee754_atan2+0x42>
 800be3e:	2c02      	cmp	r4, #2
 800be40:	d848      	bhi.n	800bed4 <__ieee754_atan2+0x144>
 800be42:	4b32      	ldr	r3, [pc, #200]	; (800bf0c <__ieee754_atan2+0x17c>)
 800be44:	e7f6      	b.n	800be34 <__ieee754_atan2+0xa4>
 800be46:	4573      	cmp	r3, lr
 800be48:	d0e4      	beq.n	800be14 <__ieee754_atan2+0x84>
 800be4a:	1a9b      	subs	r3, r3, r2
 800be4c:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800be50:	ea4f 5223 	mov.w	r2, r3, asr #20
 800be54:	da1e      	bge.n	800be94 <__ieee754_atan2+0x104>
 800be56:	2f00      	cmp	r7, #0
 800be58:	da01      	bge.n	800be5e <__ieee754_atan2+0xce>
 800be5a:	323c      	adds	r2, #60	; 0x3c
 800be5c:	db1e      	blt.n	800be9c <__ieee754_atan2+0x10c>
 800be5e:	4632      	mov	r2, r6
 800be60:	463b      	mov	r3, r7
 800be62:	f7f4 fcf3 	bl	800084c <__aeabi_ddiv>
 800be66:	ec41 0b10 	vmov	d0, r0, r1
 800be6a:	f7ff fee9 	bl	800bc40 <fabs>
 800be6e:	f7ff fd47 	bl	800b900 <atan>
 800be72:	ec51 0b10 	vmov	r0, r1, d0
 800be76:	2c01      	cmp	r4, #1
 800be78:	d013      	beq.n	800bea2 <__ieee754_atan2+0x112>
 800be7a:	2c02      	cmp	r4, #2
 800be7c:	d015      	beq.n	800beaa <__ieee754_atan2+0x11a>
 800be7e:	2c00      	cmp	r4, #0
 800be80:	d0a7      	beq.n	800bdd2 <__ieee754_atan2+0x42>
 800be82:	a319      	add	r3, pc, #100	; (adr r3, 800bee8 <__ieee754_atan2+0x158>)
 800be84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be88:	f7f4 f9fe 	bl	8000288 <__aeabi_dsub>
 800be8c:	a318      	add	r3, pc, #96	; (adr r3, 800bef0 <__ieee754_atan2+0x160>)
 800be8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be92:	e014      	b.n	800bebe <__ieee754_atan2+0x12e>
 800be94:	a118      	add	r1, pc, #96	; (adr r1, 800bef8 <__ieee754_atan2+0x168>)
 800be96:	e9d1 0100 	ldrd	r0, r1, [r1]
 800be9a:	e7ec      	b.n	800be76 <__ieee754_atan2+0xe6>
 800be9c:	2000      	movs	r0, #0
 800be9e:	2100      	movs	r1, #0
 800bea0:	e7e9      	b.n	800be76 <__ieee754_atan2+0xe6>
 800bea2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bea6:	4619      	mov	r1, r3
 800bea8:	e793      	b.n	800bdd2 <__ieee754_atan2+0x42>
 800beaa:	a30f      	add	r3, pc, #60	; (adr r3, 800bee8 <__ieee754_atan2+0x158>)
 800beac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beb0:	f7f4 f9ea 	bl	8000288 <__aeabi_dsub>
 800beb4:	4602      	mov	r2, r0
 800beb6:	460b      	mov	r3, r1
 800beb8:	a10d      	add	r1, pc, #52	; (adr r1, 800bef0 <__ieee754_atan2+0x160>)
 800beba:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bebe:	f7f4 f9e3 	bl	8000288 <__aeabi_dsub>
 800bec2:	e786      	b.n	800bdd2 <__ieee754_atan2+0x42>
 800bec4:	a10a      	add	r1, pc, #40	; (adr r1, 800bef0 <__ieee754_atan2+0x160>)
 800bec6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800beca:	e782      	b.n	800bdd2 <__ieee754_atan2+0x42>
 800becc:	a10c      	add	r1, pc, #48	; (adr r1, 800bf00 <__ieee754_atan2+0x170>)
 800bece:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bed2:	e77e      	b.n	800bdd2 <__ieee754_atan2+0x42>
 800bed4:	2000      	movs	r0, #0
 800bed6:	2100      	movs	r1, #0
 800bed8:	e77b      	b.n	800bdd2 <__ieee754_atan2+0x42>
 800beda:	a107      	add	r1, pc, #28	; (adr r1, 800bef8 <__ieee754_atan2+0x168>)
 800bedc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bee0:	e777      	b.n	800bdd2 <__ieee754_atan2+0x42>
 800bee2:	bf00      	nop
 800bee4:	f3af 8000 	nop.w
 800bee8:	33145c07 	.word	0x33145c07
 800beec:	3ca1a626 	.word	0x3ca1a626
 800bef0:	54442d18 	.word	0x54442d18
 800bef4:	400921fb 	.word	0x400921fb
 800bef8:	54442d18 	.word	0x54442d18
 800befc:	3ff921fb 	.word	0x3ff921fb
 800bf00:	54442d18 	.word	0x54442d18
 800bf04:	3fe921fb 	.word	0x3fe921fb
 800bf08:	0800d708 	.word	0x0800d708
 800bf0c:	0800d720 	.word	0x0800d720
 800bf10:	54442d18 	.word	0x54442d18
 800bf14:	c00921fb 	.word	0xc00921fb
 800bf18:	54442d18 	.word	0x54442d18
 800bf1c:	bff921fb 	.word	0xbff921fb
 800bf20:	7ff00000 	.word	0x7ff00000
 800bf24:	00000000 	.word	0x00000000

0800bf28 <__ieee754_pow>:
 800bf28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf2c:	ed2d 8b06 	vpush	{d8-d10}
 800bf30:	b089      	sub	sp, #36	; 0x24
 800bf32:	ed8d 1b00 	vstr	d1, [sp]
 800bf36:	e9dd 2900 	ldrd	r2, r9, [sp]
 800bf3a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800bf3e:	ea58 0102 	orrs.w	r1, r8, r2
 800bf42:	ec57 6b10 	vmov	r6, r7, d0
 800bf46:	d115      	bne.n	800bf74 <__ieee754_pow+0x4c>
 800bf48:	19b3      	adds	r3, r6, r6
 800bf4a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800bf4e:	4152      	adcs	r2, r2
 800bf50:	4299      	cmp	r1, r3
 800bf52:	4b89      	ldr	r3, [pc, #548]	; (800c178 <__ieee754_pow+0x250>)
 800bf54:	4193      	sbcs	r3, r2
 800bf56:	f080 84d2 	bcs.w	800c8fe <__ieee754_pow+0x9d6>
 800bf5a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bf5e:	4630      	mov	r0, r6
 800bf60:	4639      	mov	r1, r7
 800bf62:	f7f4 f993 	bl	800028c <__adddf3>
 800bf66:	ec41 0b10 	vmov	d0, r0, r1
 800bf6a:	b009      	add	sp, #36	; 0x24
 800bf6c:	ecbd 8b06 	vpop	{d8-d10}
 800bf70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf74:	4b81      	ldr	r3, [pc, #516]	; (800c17c <__ieee754_pow+0x254>)
 800bf76:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800bf7a:	429c      	cmp	r4, r3
 800bf7c:	ee10 aa10 	vmov	sl, s0
 800bf80:	463d      	mov	r5, r7
 800bf82:	dc06      	bgt.n	800bf92 <__ieee754_pow+0x6a>
 800bf84:	d101      	bne.n	800bf8a <__ieee754_pow+0x62>
 800bf86:	2e00      	cmp	r6, #0
 800bf88:	d1e7      	bne.n	800bf5a <__ieee754_pow+0x32>
 800bf8a:	4598      	cmp	r8, r3
 800bf8c:	dc01      	bgt.n	800bf92 <__ieee754_pow+0x6a>
 800bf8e:	d10f      	bne.n	800bfb0 <__ieee754_pow+0x88>
 800bf90:	b172      	cbz	r2, 800bfb0 <__ieee754_pow+0x88>
 800bf92:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800bf96:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800bf9a:	ea55 050a 	orrs.w	r5, r5, sl
 800bf9e:	d1dc      	bne.n	800bf5a <__ieee754_pow+0x32>
 800bfa0:	e9dd 3200 	ldrd	r3, r2, [sp]
 800bfa4:	18db      	adds	r3, r3, r3
 800bfa6:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800bfaa:	4152      	adcs	r2, r2
 800bfac:	429d      	cmp	r5, r3
 800bfae:	e7d0      	b.n	800bf52 <__ieee754_pow+0x2a>
 800bfb0:	2d00      	cmp	r5, #0
 800bfb2:	da3b      	bge.n	800c02c <__ieee754_pow+0x104>
 800bfb4:	4b72      	ldr	r3, [pc, #456]	; (800c180 <__ieee754_pow+0x258>)
 800bfb6:	4598      	cmp	r8, r3
 800bfb8:	dc51      	bgt.n	800c05e <__ieee754_pow+0x136>
 800bfba:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800bfbe:	4598      	cmp	r8, r3
 800bfc0:	f340 84ac 	ble.w	800c91c <__ieee754_pow+0x9f4>
 800bfc4:	ea4f 5328 	mov.w	r3, r8, asr #20
 800bfc8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800bfcc:	2b14      	cmp	r3, #20
 800bfce:	dd0f      	ble.n	800bff0 <__ieee754_pow+0xc8>
 800bfd0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800bfd4:	fa22 f103 	lsr.w	r1, r2, r3
 800bfd8:	fa01 f303 	lsl.w	r3, r1, r3
 800bfdc:	4293      	cmp	r3, r2
 800bfde:	f040 849d 	bne.w	800c91c <__ieee754_pow+0x9f4>
 800bfe2:	f001 0101 	and.w	r1, r1, #1
 800bfe6:	f1c1 0302 	rsb	r3, r1, #2
 800bfea:	9304      	str	r3, [sp, #16]
 800bfec:	b182      	cbz	r2, 800c010 <__ieee754_pow+0xe8>
 800bfee:	e05f      	b.n	800c0b0 <__ieee754_pow+0x188>
 800bff0:	2a00      	cmp	r2, #0
 800bff2:	d15b      	bne.n	800c0ac <__ieee754_pow+0x184>
 800bff4:	f1c3 0314 	rsb	r3, r3, #20
 800bff8:	fa48 f103 	asr.w	r1, r8, r3
 800bffc:	fa01 f303 	lsl.w	r3, r1, r3
 800c000:	4543      	cmp	r3, r8
 800c002:	f040 8488 	bne.w	800c916 <__ieee754_pow+0x9ee>
 800c006:	f001 0101 	and.w	r1, r1, #1
 800c00a:	f1c1 0302 	rsb	r3, r1, #2
 800c00e:	9304      	str	r3, [sp, #16]
 800c010:	4b5c      	ldr	r3, [pc, #368]	; (800c184 <__ieee754_pow+0x25c>)
 800c012:	4598      	cmp	r8, r3
 800c014:	d132      	bne.n	800c07c <__ieee754_pow+0x154>
 800c016:	f1b9 0f00 	cmp.w	r9, #0
 800c01a:	f280 8478 	bge.w	800c90e <__ieee754_pow+0x9e6>
 800c01e:	4959      	ldr	r1, [pc, #356]	; (800c184 <__ieee754_pow+0x25c>)
 800c020:	4632      	mov	r2, r6
 800c022:	463b      	mov	r3, r7
 800c024:	2000      	movs	r0, #0
 800c026:	f7f4 fc11 	bl	800084c <__aeabi_ddiv>
 800c02a:	e79c      	b.n	800bf66 <__ieee754_pow+0x3e>
 800c02c:	2300      	movs	r3, #0
 800c02e:	9304      	str	r3, [sp, #16]
 800c030:	2a00      	cmp	r2, #0
 800c032:	d13d      	bne.n	800c0b0 <__ieee754_pow+0x188>
 800c034:	4b51      	ldr	r3, [pc, #324]	; (800c17c <__ieee754_pow+0x254>)
 800c036:	4598      	cmp	r8, r3
 800c038:	d1ea      	bne.n	800c010 <__ieee754_pow+0xe8>
 800c03a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800c03e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800c042:	ea53 030a 	orrs.w	r3, r3, sl
 800c046:	f000 845a 	beq.w	800c8fe <__ieee754_pow+0x9d6>
 800c04a:	4b4f      	ldr	r3, [pc, #316]	; (800c188 <__ieee754_pow+0x260>)
 800c04c:	429c      	cmp	r4, r3
 800c04e:	dd08      	ble.n	800c062 <__ieee754_pow+0x13a>
 800c050:	f1b9 0f00 	cmp.w	r9, #0
 800c054:	f2c0 8457 	blt.w	800c906 <__ieee754_pow+0x9de>
 800c058:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c05c:	e783      	b.n	800bf66 <__ieee754_pow+0x3e>
 800c05e:	2302      	movs	r3, #2
 800c060:	e7e5      	b.n	800c02e <__ieee754_pow+0x106>
 800c062:	f1b9 0f00 	cmp.w	r9, #0
 800c066:	f04f 0000 	mov.w	r0, #0
 800c06a:	f04f 0100 	mov.w	r1, #0
 800c06e:	f6bf af7a 	bge.w	800bf66 <__ieee754_pow+0x3e>
 800c072:	e9dd 0300 	ldrd	r0, r3, [sp]
 800c076:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c07a:	e774      	b.n	800bf66 <__ieee754_pow+0x3e>
 800c07c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800c080:	d106      	bne.n	800c090 <__ieee754_pow+0x168>
 800c082:	4632      	mov	r2, r6
 800c084:	463b      	mov	r3, r7
 800c086:	4630      	mov	r0, r6
 800c088:	4639      	mov	r1, r7
 800c08a:	f7f4 fab5 	bl	80005f8 <__aeabi_dmul>
 800c08e:	e76a      	b.n	800bf66 <__ieee754_pow+0x3e>
 800c090:	4b3e      	ldr	r3, [pc, #248]	; (800c18c <__ieee754_pow+0x264>)
 800c092:	4599      	cmp	r9, r3
 800c094:	d10c      	bne.n	800c0b0 <__ieee754_pow+0x188>
 800c096:	2d00      	cmp	r5, #0
 800c098:	db0a      	blt.n	800c0b0 <__ieee754_pow+0x188>
 800c09a:	ec47 6b10 	vmov	d0, r6, r7
 800c09e:	b009      	add	sp, #36	; 0x24
 800c0a0:	ecbd 8b06 	vpop	{d8-d10}
 800c0a4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0a8:	f000 bc6c 	b.w	800c984 <__ieee754_sqrt>
 800c0ac:	2300      	movs	r3, #0
 800c0ae:	9304      	str	r3, [sp, #16]
 800c0b0:	ec47 6b10 	vmov	d0, r6, r7
 800c0b4:	f7ff fdc4 	bl	800bc40 <fabs>
 800c0b8:	ec51 0b10 	vmov	r0, r1, d0
 800c0bc:	f1ba 0f00 	cmp.w	sl, #0
 800c0c0:	d129      	bne.n	800c116 <__ieee754_pow+0x1ee>
 800c0c2:	b124      	cbz	r4, 800c0ce <__ieee754_pow+0x1a6>
 800c0c4:	4b2f      	ldr	r3, [pc, #188]	; (800c184 <__ieee754_pow+0x25c>)
 800c0c6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800c0ca:	429a      	cmp	r2, r3
 800c0cc:	d123      	bne.n	800c116 <__ieee754_pow+0x1ee>
 800c0ce:	f1b9 0f00 	cmp.w	r9, #0
 800c0d2:	da05      	bge.n	800c0e0 <__ieee754_pow+0x1b8>
 800c0d4:	4602      	mov	r2, r0
 800c0d6:	460b      	mov	r3, r1
 800c0d8:	2000      	movs	r0, #0
 800c0da:	492a      	ldr	r1, [pc, #168]	; (800c184 <__ieee754_pow+0x25c>)
 800c0dc:	f7f4 fbb6 	bl	800084c <__aeabi_ddiv>
 800c0e0:	2d00      	cmp	r5, #0
 800c0e2:	f6bf af40 	bge.w	800bf66 <__ieee754_pow+0x3e>
 800c0e6:	9b04      	ldr	r3, [sp, #16]
 800c0e8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c0ec:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c0f0:	4323      	orrs	r3, r4
 800c0f2:	d108      	bne.n	800c106 <__ieee754_pow+0x1de>
 800c0f4:	4602      	mov	r2, r0
 800c0f6:	460b      	mov	r3, r1
 800c0f8:	4610      	mov	r0, r2
 800c0fa:	4619      	mov	r1, r3
 800c0fc:	f7f4 f8c4 	bl	8000288 <__aeabi_dsub>
 800c100:	4602      	mov	r2, r0
 800c102:	460b      	mov	r3, r1
 800c104:	e78f      	b.n	800c026 <__ieee754_pow+0xfe>
 800c106:	9b04      	ldr	r3, [sp, #16]
 800c108:	2b01      	cmp	r3, #1
 800c10a:	f47f af2c 	bne.w	800bf66 <__ieee754_pow+0x3e>
 800c10e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c112:	4619      	mov	r1, r3
 800c114:	e727      	b.n	800bf66 <__ieee754_pow+0x3e>
 800c116:	0feb      	lsrs	r3, r5, #31
 800c118:	3b01      	subs	r3, #1
 800c11a:	9306      	str	r3, [sp, #24]
 800c11c:	9a06      	ldr	r2, [sp, #24]
 800c11e:	9b04      	ldr	r3, [sp, #16]
 800c120:	4313      	orrs	r3, r2
 800c122:	d102      	bne.n	800c12a <__ieee754_pow+0x202>
 800c124:	4632      	mov	r2, r6
 800c126:	463b      	mov	r3, r7
 800c128:	e7e6      	b.n	800c0f8 <__ieee754_pow+0x1d0>
 800c12a:	4b19      	ldr	r3, [pc, #100]	; (800c190 <__ieee754_pow+0x268>)
 800c12c:	4598      	cmp	r8, r3
 800c12e:	f340 80fb 	ble.w	800c328 <__ieee754_pow+0x400>
 800c132:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800c136:	4598      	cmp	r8, r3
 800c138:	4b13      	ldr	r3, [pc, #76]	; (800c188 <__ieee754_pow+0x260>)
 800c13a:	dd0c      	ble.n	800c156 <__ieee754_pow+0x22e>
 800c13c:	429c      	cmp	r4, r3
 800c13e:	dc0f      	bgt.n	800c160 <__ieee754_pow+0x238>
 800c140:	f1b9 0f00 	cmp.w	r9, #0
 800c144:	da0f      	bge.n	800c166 <__ieee754_pow+0x23e>
 800c146:	2000      	movs	r0, #0
 800c148:	b009      	add	sp, #36	; 0x24
 800c14a:	ecbd 8b06 	vpop	{d8-d10}
 800c14e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c152:	f000 bcf0 	b.w	800cb36 <__math_oflow>
 800c156:	429c      	cmp	r4, r3
 800c158:	dbf2      	blt.n	800c140 <__ieee754_pow+0x218>
 800c15a:	4b0a      	ldr	r3, [pc, #40]	; (800c184 <__ieee754_pow+0x25c>)
 800c15c:	429c      	cmp	r4, r3
 800c15e:	dd19      	ble.n	800c194 <__ieee754_pow+0x26c>
 800c160:	f1b9 0f00 	cmp.w	r9, #0
 800c164:	dcef      	bgt.n	800c146 <__ieee754_pow+0x21e>
 800c166:	2000      	movs	r0, #0
 800c168:	b009      	add	sp, #36	; 0x24
 800c16a:	ecbd 8b06 	vpop	{d8-d10}
 800c16e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c172:	f000 bcd7 	b.w	800cb24 <__math_uflow>
 800c176:	bf00      	nop
 800c178:	fff00000 	.word	0xfff00000
 800c17c:	7ff00000 	.word	0x7ff00000
 800c180:	433fffff 	.word	0x433fffff
 800c184:	3ff00000 	.word	0x3ff00000
 800c188:	3fefffff 	.word	0x3fefffff
 800c18c:	3fe00000 	.word	0x3fe00000
 800c190:	41e00000 	.word	0x41e00000
 800c194:	4b60      	ldr	r3, [pc, #384]	; (800c318 <__ieee754_pow+0x3f0>)
 800c196:	2200      	movs	r2, #0
 800c198:	f7f4 f876 	bl	8000288 <__aeabi_dsub>
 800c19c:	a354      	add	r3, pc, #336	; (adr r3, 800c2f0 <__ieee754_pow+0x3c8>)
 800c19e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1a2:	4604      	mov	r4, r0
 800c1a4:	460d      	mov	r5, r1
 800c1a6:	f7f4 fa27 	bl	80005f8 <__aeabi_dmul>
 800c1aa:	a353      	add	r3, pc, #332	; (adr r3, 800c2f8 <__ieee754_pow+0x3d0>)
 800c1ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1b0:	4606      	mov	r6, r0
 800c1b2:	460f      	mov	r7, r1
 800c1b4:	4620      	mov	r0, r4
 800c1b6:	4629      	mov	r1, r5
 800c1b8:	f7f4 fa1e 	bl	80005f8 <__aeabi_dmul>
 800c1bc:	4b57      	ldr	r3, [pc, #348]	; (800c31c <__ieee754_pow+0x3f4>)
 800c1be:	4682      	mov	sl, r0
 800c1c0:	468b      	mov	fp, r1
 800c1c2:	2200      	movs	r2, #0
 800c1c4:	4620      	mov	r0, r4
 800c1c6:	4629      	mov	r1, r5
 800c1c8:	f7f4 fa16 	bl	80005f8 <__aeabi_dmul>
 800c1cc:	4602      	mov	r2, r0
 800c1ce:	460b      	mov	r3, r1
 800c1d0:	a14b      	add	r1, pc, #300	; (adr r1, 800c300 <__ieee754_pow+0x3d8>)
 800c1d2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c1d6:	f7f4 f857 	bl	8000288 <__aeabi_dsub>
 800c1da:	4622      	mov	r2, r4
 800c1dc:	462b      	mov	r3, r5
 800c1de:	f7f4 fa0b 	bl	80005f8 <__aeabi_dmul>
 800c1e2:	4602      	mov	r2, r0
 800c1e4:	460b      	mov	r3, r1
 800c1e6:	2000      	movs	r0, #0
 800c1e8:	494d      	ldr	r1, [pc, #308]	; (800c320 <__ieee754_pow+0x3f8>)
 800c1ea:	f7f4 f84d 	bl	8000288 <__aeabi_dsub>
 800c1ee:	4622      	mov	r2, r4
 800c1f0:	4680      	mov	r8, r0
 800c1f2:	4689      	mov	r9, r1
 800c1f4:	462b      	mov	r3, r5
 800c1f6:	4620      	mov	r0, r4
 800c1f8:	4629      	mov	r1, r5
 800c1fa:	f7f4 f9fd 	bl	80005f8 <__aeabi_dmul>
 800c1fe:	4602      	mov	r2, r0
 800c200:	460b      	mov	r3, r1
 800c202:	4640      	mov	r0, r8
 800c204:	4649      	mov	r1, r9
 800c206:	f7f4 f9f7 	bl	80005f8 <__aeabi_dmul>
 800c20a:	a33f      	add	r3, pc, #252	; (adr r3, 800c308 <__ieee754_pow+0x3e0>)
 800c20c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c210:	f7f4 f9f2 	bl	80005f8 <__aeabi_dmul>
 800c214:	4602      	mov	r2, r0
 800c216:	460b      	mov	r3, r1
 800c218:	4650      	mov	r0, sl
 800c21a:	4659      	mov	r1, fp
 800c21c:	f7f4 f834 	bl	8000288 <__aeabi_dsub>
 800c220:	4602      	mov	r2, r0
 800c222:	460b      	mov	r3, r1
 800c224:	4680      	mov	r8, r0
 800c226:	4689      	mov	r9, r1
 800c228:	4630      	mov	r0, r6
 800c22a:	4639      	mov	r1, r7
 800c22c:	f7f4 f82e 	bl	800028c <__adddf3>
 800c230:	2000      	movs	r0, #0
 800c232:	4632      	mov	r2, r6
 800c234:	463b      	mov	r3, r7
 800c236:	4604      	mov	r4, r0
 800c238:	460d      	mov	r5, r1
 800c23a:	f7f4 f825 	bl	8000288 <__aeabi_dsub>
 800c23e:	4602      	mov	r2, r0
 800c240:	460b      	mov	r3, r1
 800c242:	4640      	mov	r0, r8
 800c244:	4649      	mov	r1, r9
 800c246:	f7f4 f81f 	bl	8000288 <__aeabi_dsub>
 800c24a:	9b04      	ldr	r3, [sp, #16]
 800c24c:	9a06      	ldr	r2, [sp, #24]
 800c24e:	3b01      	subs	r3, #1
 800c250:	4313      	orrs	r3, r2
 800c252:	4682      	mov	sl, r0
 800c254:	468b      	mov	fp, r1
 800c256:	f040 81e7 	bne.w	800c628 <__ieee754_pow+0x700>
 800c25a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800c310 <__ieee754_pow+0x3e8>
 800c25e:	eeb0 8a47 	vmov.f32	s16, s14
 800c262:	eef0 8a67 	vmov.f32	s17, s15
 800c266:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c26a:	2600      	movs	r6, #0
 800c26c:	4632      	mov	r2, r6
 800c26e:	463b      	mov	r3, r7
 800c270:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c274:	f7f4 f808 	bl	8000288 <__aeabi_dsub>
 800c278:	4622      	mov	r2, r4
 800c27a:	462b      	mov	r3, r5
 800c27c:	f7f4 f9bc 	bl	80005f8 <__aeabi_dmul>
 800c280:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c284:	4680      	mov	r8, r0
 800c286:	4689      	mov	r9, r1
 800c288:	4650      	mov	r0, sl
 800c28a:	4659      	mov	r1, fp
 800c28c:	f7f4 f9b4 	bl	80005f8 <__aeabi_dmul>
 800c290:	4602      	mov	r2, r0
 800c292:	460b      	mov	r3, r1
 800c294:	4640      	mov	r0, r8
 800c296:	4649      	mov	r1, r9
 800c298:	f7f3 fff8 	bl	800028c <__adddf3>
 800c29c:	4632      	mov	r2, r6
 800c29e:	463b      	mov	r3, r7
 800c2a0:	4680      	mov	r8, r0
 800c2a2:	4689      	mov	r9, r1
 800c2a4:	4620      	mov	r0, r4
 800c2a6:	4629      	mov	r1, r5
 800c2a8:	f7f4 f9a6 	bl	80005f8 <__aeabi_dmul>
 800c2ac:	460b      	mov	r3, r1
 800c2ae:	4604      	mov	r4, r0
 800c2b0:	460d      	mov	r5, r1
 800c2b2:	4602      	mov	r2, r0
 800c2b4:	4649      	mov	r1, r9
 800c2b6:	4640      	mov	r0, r8
 800c2b8:	f7f3 ffe8 	bl	800028c <__adddf3>
 800c2bc:	4b19      	ldr	r3, [pc, #100]	; (800c324 <__ieee754_pow+0x3fc>)
 800c2be:	4299      	cmp	r1, r3
 800c2c0:	ec45 4b19 	vmov	d9, r4, r5
 800c2c4:	4606      	mov	r6, r0
 800c2c6:	460f      	mov	r7, r1
 800c2c8:	468b      	mov	fp, r1
 800c2ca:	f340 82f1 	ble.w	800c8b0 <__ieee754_pow+0x988>
 800c2ce:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800c2d2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800c2d6:	4303      	orrs	r3, r0
 800c2d8:	f000 81e4 	beq.w	800c6a4 <__ieee754_pow+0x77c>
 800c2dc:	ec51 0b18 	vmov	r0, r1, d8
 800c2e0:	2200      	movs	r2, #0
 800c2e2:	2300      	movs	r3, #0
 800c2e4:	f7f4 fbfa 	bl	8000adc <__aeabi_dcmplt>
 800c2e8:	3800      	subs	r0, #0
 800c2ea:	bf18      	it	ne
 800c2ec:	2001      	movne	r0, #1
 800c2ee:	e72b      	b.n	800c148 <__ieee754_pow+0x220>
 800c2f0:	60000000 	.word	0x60000000
 800c2f4:	3ff71547 	.word	0x3ff71547
 800c2f8:	f85ddf44 	.word	0xf85ddf44
 800c2fc:	3e54ae0b 	.word	0x3e54ae0b
 800c300:	55555555 	.word	0x55555555
 800c304:	3fd55555 	.word	0x3fd55555
 800c308:	652b82fe 	.word	0x652b82fe
 800c30c:	3ff71547 	.word	0x3ff71547
 800c310:	00000000 	.word	0x00000000
 800c314:	bff00000 	.word	0xbff00000
 800c318:	3ff00000 	.word	0x3ff00000
 800c31c:	3fd00000 	.word	0x3fd00000
 800c320:	3fe00000 	.word	0x3fe00000
 800c324:	408fffff 	.word	0x408fffff
 800c328:	4bd5      	ldr	r3, [pc, #852]	; (800c680 <__ieee754_pow+0x758>)
 800c32a:	402b      	ands	r3, r5
 800c32c:	2200      	movs	r2, #0
 800c32e:	b92b      	cbnz	r3, 800c33c <__ieee754_pow+0x414>
 800c330:	4bd4      	ldr	r3, [pc, #848]	; (800c684 <__ieee754_pow+0x75c>)
 800c332:	f7f4 f961 	bl	80005f8 <__aeabi_dmul>
 800c336:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800c33a:	460c      	mov	r4, r1
 800c33c:	1523      	asrs	r3, r4, #20
 800c33e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c342:	4413      	add	r3, r2
 800c344:	9305      	str	r3, [sp, #20]
 800c346:	4bd0      	ldr	r3, [pc, #832]	; (800c688 <__ieee754_pow+0x760>)
 800c348:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800c34c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800c350:	429c      	cmp	r4, r3
 800c352:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c356:	dd08      	ble.n	800c36a <__ieee754_pow+0x442>
 800c358:	4bcc      	ldr	r3, [pc, #816]	; (800c68c <__ieee754_pow+0x764>)
 800c35a:	429c      	cmp	r4, r3
 800c35c:	f340 8162 	ble.w	800c624 <__ieee754_pow+0x6fc>
 800c360:	9b05      	ldr	r3, [sp, #20]
 800c362:	3301      	adds	r3, #1
 800c364:	9305      	str	r3, [sp, #20]
 800c366:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800c36a:	2400      	movs	r4, #0
 800c36c:	00e3      	lsls	r3, r4, #3
 800c36e:	9307      	str	r3, [sp, #28]
 800c370:	4bc7      	ldr	r3, [pc, #796]	; (800c690 <__ieee754_pow+0x768>)
 800c372:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c376:	ed93 7b00 	vldr	d7, [r3]
 800c37a:	4629      	mov	r1, r5
 800c37c:	ec53 2b17 	vmov	r2, r3, d7
 800c380:	eeb0 9a47 	vmov.f32	s18, s14
 800c384:	eef0 9a67 	vmov.f32	s19, s15
 800c388:	4682      	mov	sl, r0
 800c38a:	f7f3 ff7d 	bl	8000288 <__aeabi_dsub>
 800c38e:	4652      	mov	r2, sl
 800c390:	4606      	mov	r6, r0
 800c392:	460f      	mov	r7, r1
 800c394:	462b      	mov	r3, r5
 800c396:	ec51 0b19 	vmov	r0, r1, d9
 800c39a:	f7f3 ff77 	bl	800028c <__adddf3>
 800c39e:	4602      	mov	r2, r0
 800c3a0:	460b      	mov	r3, r1
 800c3a2:	2000      	movs	r0, #0
 800c3a4:	49bb      	ldr	r1, [pc, #748]	; (800c694 <__ieee754_pow+0x76c>)
 800c3a6:	f7f4 fa51 	bl	800084c <__aeabi_ddiv>
 800c3aa:	ec41 0b1a 	vmov	d10, r0, r1
 800c3ae:	4602      	mov	r2, r0
 800c3b0:	460b      	mov	r3, r1
 800c3b2:	4630      	mov	r0, r6
 800c3b4:	4639      	mov	r1, r7
 800c3b6:	f7f4 f91f 	bl	80005f8 <__aeabi_dmul>
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c3c0:	9302      	str	r3, [sp, #8]
 800c3c2:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c3c6:	46ab      	mov	fp, r5
 800c3c8:	106d      	asrs	r5, r5, #1
 800c3ca:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800c3ce:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800c3d2:	ec41 0b18 	vmov	d8, r0, r1
 800c3d6:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800c3da:	2200      	movs	r2, #0
 800c3dc:	4640      	mov	r0, r8
 800c3de:	4649      	mov	r1, r9
 800c3e0:	4614      	mov	r4, r2
 800c3e2:	461d      	mov	r5, r3
 800c3e4:	f7f4 f908 	bl	80005f8 <__aeabi_dmul>
 800c3e8:	4602      	mov	r2, r0
 800c3ea:	460b      	mov	r3, r1
 800c3ec:	4630      	mov	r0, r6
 800c3ee:	4639      	mov	r1, r7
 800c3f0:	f7f3 ff4a 	bl	8000288 <__aeabi_dsub>
 800c3f4:	ec53 2b19 	vmov	r2, r3, d9
 800c3f8:	4606      	mov	r6, r0
 800c3fa:	460f      	mov	r7, r1
 800c3fc:	4620      	mov	r0, r4
 800c3fe:	4629      	mov	r1, r5
 800c400:	f7f3 ff42 	bl	8000288 <__aeabi_dsub>
 800c404:	4602      	mov	r2, r0
 800c406:	460b      	mov	r3, r1
 800c408:	4650      	mov	r0, sl
 800c40a:	4659      	mov	r1, fp
 800c40c:	f7f3 ff3c 	bl	8000288 <__aeabi_dsub>
 800c410:	4642      	mov	r2, r8
 800c412:	464b      	mov	r3, r9
 800c414:	f7f4 f8f0 	bl	80005f8 <__aeabi_dmul>
 800c418:	4602      	mov	r2, r0
 800c41a:	460b      	mov	r3, r1
 800c41c:	4630      	mov	r0, r6
 800c41e:	4639      	mov	r1, r7
 800c420:	f7f3 ff32 	bl	8000288 <__aeabi_dsub>
 800c424:	ec53 2b1a 	vmov	r2, r3, d10
 800c428:	f7f4 f8e6 	bl	80005f8 <__aeabi_dmul>
 800c42c:	ec53 2b18 	vmov	r2, r3, d8
 800c430:	ec41 0b19 	vmov	d9, r0, r1
 800c434:	ec51 0b18 	vmov	r0, r1, d8
 800c438:	f7f4 f8de 	bl	80005f8 <__aeabi_dmul>
 800c43c:	a37c      	add	r3, pc, #496	; (adr r3, 800c630 <__ieee754_pow+0x708>)
 800c43e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c442:	4604      	mov	r4, r0
 800c444:	460d      	mov	r5, r1
 800c446:	f7f4 f8d7 	bl	80005f8 <__aeabi_dmul>
 800c44a:	a37b      	add	r3, pc, #492	; (adr r3, 800c638 <__ieee754_pow+0x710>)
 800c44c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c450:	f7f3 ff1c 	bl	800028c <__adddf3>
 800c454:	4622      	mov	r2, r4
 800c456:	462b      	mov	r3, r5
 800c458:	f7f4 f8ce 	bl	80005f8 <__aeabi_dmul>
 800c45c:	a378      	add	r3, pc, #480	; (adr r3, 800c640 <__ieee754_pow+0x718>)
 800c45e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c462:	f7f3 ff13 	bl	800028c <__adddf3>
 800c466:	4622      	mov	r2, r4
 800c468:	462b      	mov	r3, r5
 800c46a:	f7f4 f8c5 	bl	80005f8 <__aeabi_dmul>
 800c46e:	a376      	add	r3, pc, #472	; (adr r3, 800c648 <__ieee754_pow+0x720>)
 800c470:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c474:	f7f3 ff0a 	bl	800028c <__adddf3>
 800c478:	4622      	mov	r2, r4
 800c47a:	462b      	mov	r3, r5
 800c47c:	f7f4 f8bc 	bl	80005f8 <__aeabi_dmul>
 800c480:	a373      	add	r3, pc, #460	; (adr r3, 800c650 <__ieee754_pow+0x728>)
 800c482:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c486:	f7f3 ff01 	bl	800028c <__adddf3>
 800c48a:	4622      	mov	r2, r4
 800c48c:	462b      	mov	r3, r5
 800c48e:	f7f4 f8b3 	bl	80005f8 <__aeabi_dmul>
 800c492:	a371      	add	r3, pc, #452	; (adr r3, 800c658 <__ieee754_pow+0x730>)
 800c494:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c498:	f7f3 fef8 	bl	800028c <__adddf3>
 800c49c:	4622      	mov	r2, r4
 800c49e:	4606      	mov	r6, r0
 800c4a0:	460f      	mov	r7, r1
 800c4a2:	462b      	mov	r3, r5
 800c4a4:	4620      	mov	r0, r4
 800c4a6:	4629      	mov	r1, r5
 800c4a8:	f7f4 f8a6 	bl	80005f8 <__aeabi_dmul>
 800c4ac:	4602      	mov	r2, r0
 800c4ae:	460b      	mov	r3, r1
 800c4b0:	4630      	mov	r0, r6
 800c4b2:	4639      	mov	r1, r7
 800c4b4:	f7f4 f8a0 	bl	80005f8 <__aeabi_dmul>
 800c4b8:	4642      	mov	r2, r8
 800c4ba:	4604      	mov	r4, r0
 800c4bc:	460d      	mov	r5, r1
 800c4be:	464b      	mov	r3, r9
 800c4c0:	ec51 0b18 	vmov	r0, r1, d8
 800c4c4:	f7f3 fee2 	bl	800028c <__adddf3>
 800c4c8:	ec53 2b19 	vmov	r2, r3, d9
 800c4cc:	f7f4 f894 	bl	80005f8 <__aeabi_dmul>
 800c4d0:	4622      	mov	r2, r4
 800c4d2:	462b      	mov	r3, r5
 800c4d4:	f7f3 feda 	bl	800028c <__adddf3>
 800c4d8:	4642      	mov	r2, r8
 800c4da:	4682      	mov	sl, r0
 800c4dc:	468b      	mov	fp, r1
 800c4de:	464b      	mov	r3, r9
 800c4e0:	4640      	mov	r0, r8
 800c4e2:	4649      	mov	r1, r9
 800c4e4:	f7f4 f888 	bl	80005f8 <__aeabi_dmul>
 800c4e8:	4b6b      	ldr	r3, [pc, #428]	; (800c698 <__ieee754_pow+0x770>)
 800c4ea:	2200      	movs	r2, #0
 800c4ec:	4606      	mov	r6, r0
 800c4ee:	460f      	mov	r7, r1
 800c4f0:	f7f3 fecc 	bl	800028c <__adddf3>
 800c4f4:	4652      	mov	r2, sl
 800c4f6:	465b      	mov	r3, fp
 800c4f8:	f7f3 fec8 	bl	800028c <__adddf3>
 800c4fc:	2000      	movs	r0, #0
 800c4fe:	4604      	mov	r4, r0
 800c500:	460d      	mov	r5, r1
 800c502:	4602      	mov	r2, r0
 800c504:	460b      	mov	r3, r1
 800c506:	4640      	mov	r0, r8
 800c508:	4649      	mov	r1, r9
 800c50a:	f7f4 f875 	bl	80005f8 <__aeabi_dmul>
 800c50e:	4b62      	ldr	r3, [pc, #392]	; (800c698 <__ieee754_pow+0x770>)
 800c510:	4680      	mov	r8, r0
 800c512:	4689      	mov	r9, r1
 800c514:	2200      	movs	r2, #0
 800c516:	4620      	mov	r0, r4
 800c518:	4629      	mov	r1, r5
 800c51a:	f7f3 feb5 	bl	8000288 <__aeabi_dsub>
 800c51e:	4632      	mov	r2, r6
 800c520:	463b      	mov	r3, r7
 800c522:	f7f3 feb1 	bl	8000288 <__aeabi_dsub>
 800c526:	4602      	mov	r2, r0
 800c528:	460b      	mov	r3, r1
 800c52a:	4650      	mov	r0, sl
 800c52c:	4659      	mov	r1, fp
 800c52e:	f7f3 feab 	bl	8000288 <__aeabi_dsub>
 800c532:	ec53 2b18 	vmov	r2, r3, d8
 800c536:	f7f4 f85f 	bl	80005f8 <__aeabi_dmul>
 800c53a:	4622      	mov	r2, r4
 800c53c:	4606      	mov	r6, r0
 800c53e:	460f      	mov	r7, r1
 800c540:	462b      	mov	r3, r5
 800c542:	ec51 0b19 	vmov	r0, r1, d9
 800c546:	f7f4 f857 	bl	80005f8 <__aeabi_dmul>
 800c54a:	4602      	mov	r2, r0
 800c54c:	460b      	mov	r3, r1
 800c54e:	4630      	mov	r0, r6
 800c550:	4639      	mov	r1, r7
 800c552:	f7f3 fe9b 	bl	800028c <__adddf3>
 800c556:	4606      	mov	r6, r0
 800c558:	460f      	mov	r7, r1
 800c55a:	4602      	mov	r2, r0
 800c55c:	460b      	mov	r3, r1
 800c55e:	4640      	mov	r0, r8
 800c560:	4649      	mov	r1, r9
 800c562:	f7f3 fe93 	bl	800028c <__adddf3>
 800c566:	a33e      	add	r3, pc, #248	; (adr r3, 800c660 <__ieee754_pow+0x738>)
 800c568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c56c:	2000      	movs	r0, #0
 800c56e:	4604      	mov	r4, r0
 800c570:	460d      	mov	r5, r1
 800c572:	f7f4 f841 	bl	80005f8 <__aeabi_dmul>
 800c576:	4642      	mov	r2, r8
 800c578:	ec41 0b18 	vmov	d8, r0, r1
 800c57c:	464b      	mov	r3, r9
 800c57e:	4620      	mov	r0, r4
 800c580:	4629      	mov	r1, r5
 800c582:	f7f3 fe81 	bl	8000288 <__aeabi_dsub>
 800c586:	4602      	mov	r2, r0
 800c588:	460b      	mov	r3, r1
 800c58a:	4630      	mov	r0, r6
 800c58c:	4639      	mov	r1, r7
 800c58e:	f7f3 fe7b 	bl	8000288 <__aeabi_dsub>
 800c592:	a335      	add	r3, pc, #212	; (adr r3, 800c668 <__ieee754_pow+0x740>)
 800c594:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c598:	f7f4 f82e 	bl	80005f8 <__aeabi_dmul>
 800c59c:	a334      	add	r3, pc, #208	; (adr r3, 800c670 <__ieee754_pow+0x748>)
 800c59e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5a2:	4606      	mov	r6, r0
 800c5a4:	460f      	mov	r7, r1
 800c5a6:	4620      	mov	r0, r4
 800c5a8:	4629      	mov	r1, r5
 800c5aa:	f7f4 f825 	bl	80005f8 <__aeabi_dmul>
 800c5ae:	4602      	mov	r2, r0
 800c5b0:	460b      	mov	r3, r1
 800c5b2:	4630      	mov	r0, r6
 800c5b4:	4639      	mov	r1, r7
 800c5b6:	f7f3 fe69 	bl	800028c <__adddf3>
 800c5ba:	9a07      	ldr	r2, [sp, #28]
 800c5bc:	4b37      	ldr	r3, [pc, #220]	; (800c69c <__ieee754_pow+0x774>)
 800c5be:	4413      	add	r3, r2
 800c5c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5c4:	f7f3 fe62 	bl	800028c <__adddf3>
 800c5c8:	4682      	mov	sl, r0
 800c5ca:	9805      	ldr	r0, [sp, #20]
 800c5cc:	468b      	mov	fp, r1
 800c5ce:	f7f3 ffa9 	bl	8000524 <__aeabi_i2d>
 800c5d2:	9a07      	ldr	r2, [sp, #28]
 800c5d4:	4b32      	ldr	r3, [pc, #200]	; (800c6a0 <__ieee754_pow+0x778>)
 800c5d6:	4413      	add	r3, r2
 800c5d8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c5dc:	4606      	mov	r6, r0
 800c5de:	460f      	mov	r7, r1
 800c5e0:	4652      	mov	r2, sl
 800c5e2:	465b      	mov	r3, fp
 800c5e4:	ec51 0b18 	vmov	r0, r1, d8
 800c5e8:	f7f3 fe50 	bl	800028c <__adddf3>
 800c5ec:	4642      	mov	r2, r8
 800c5ee:	464b      	mov	r3, r9
 800c5f0:	f7f3 fe4c 	bl	800028c <__adddf3>
 800c5f4:	4632      	mov	r2, r6
 800c5f6:	463b      	mov	r3, r7
 800c5f8:	f7f3 fe48 	bl	800028c <__adddf3>
 800c5fc:	2000      	movs	r0, #0
 800c5fe:	4632      	mov	r2, r6
 800c600:	463b      	mov	r3, r7
 800c602:	4604      	mov	r4, r0
 800c604:	460d      	mov	r5, r1
 800c606:	f7f3 fe3f 	bl	8000288 <__aeabi_dsub>
 800c60a:	4642      	mov	r2, r8
 800c60c:	464b      	mov	r3, r9
 800c60e:	f7f3 fe3b 	bl	8000288 <__aeabi_dsub>
 800c612:	ec53 2b18 	vmov	r2, r3, d8
 800c616:	f7f3 fe37 	bl	8000288 <__aeabi_dsub>
 800c61a:	4602      	mov	r2, r0
 800c61c:	460b      	mov	r3, r1
 800c61e:	4650      	mov	r0, sl
 800c620:	4659      	mov	r1, fp
 800c622:	e610      	b.n	800c246 <__ieee754_pow+0x31e>
 800c624:	2401      	movs	r4, #1
 800c626:	e6a1      	b.n	800c36c <__ieee754_pow+0x444>
 800c628:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800c678 <__ieee754_pow+0x750>
 800c62c:	e617      	b.n	800c25e <__ieee754_pow+0x336>
 800c62e:	bf00      	nop
 800c630:	4a454eef 	.word	0x4a454eef
 800c634:	3fca7e28 	.word	0x3fca7e28
 800c638:	93c9db65 	.word	0x93c9db65
 800c63c:	3fcd864a 	.word	0x3fcd864a
 800c640:	a91d4101 	.word	0xa91d4101
 800c644:	3fd17460 	.word	0x3fd17460
 800c648:	518f264d 	.word	0x518f264d
 800c64c:	3fd55555 	.word	0x3fd55555
 800c650:	db6fabff 	.word	0xdb6fabff
 800c654:	3fdb6db6 	.word	0x3fdb6db6
 800c658:	33333303 	.word	0x33333303
 800c65c:	3fe33333 	.word	0x3fe33333
 800c660:	e0000000 	.word	0xe0000000
 800c664:	3feec709 	.word	0x3feec709
 800c668:	dc3a03fd 	.word	0xdc3a03fd
 800c66c:	3feec709 	.word	0x3feec709
 800c670:	145b01f5 	.word	0x145b01f5
 800c674:	be3e2fe0 	.word	0xbe3e2fe0
 800c678:	00000000 	.word	0x00000000
 800c67c:	3ff00000 	.word	0x3ff00000
 800c680:	7ff00000 	.word	0x7ff00000
 800c684:	43400000 	.word	0x43400000
 800c688:	0003988e 	.word	0x0003988e
 800c68c:	000bb679 	.word	0x000bb679
 800c690:	0800d738 	.word	0x0800d738
 800c694:	3ff00000 	.word	0x3ff00000
 800c698:	40080000 	.word	0x40080000
 800c69c:	0800d758 	.word	0x0800d758
 800c6a0:	0800d748 	.word	0x0800d748
 800c6a4:	a3b5      	add	r3, pc, #724	; (adr r3, 800c97c <__ieee754_pow+0xa54>)
 800c6a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6aa:	4640      	mov	r0, r8
 800c6ac:	4649      	mov	r1, r9
 800c6ae:	f7f3 fded 	bl	800028c <__adddf3>
 800c6b2:	4622      	mov	r2, r4
 800c6b4:	ec41 0b1a 	vmov	d10, r0, r1
 800c6b8:	462b      	mov	r3, r5
 800c6ba:	4630      	mov	r0, r6
 800c6bc:	4639      	mov	r1, r7
 800c6be:	f7f3 fde3 	bl	8000288 <__aeabi_dsub>
 800c6c2:	4602      	mov	r2, r0
 800c6c4:	460b      	mov	r3, r1
 800c6c6:	ec51 0b1a 	vmov	r0, r1, d10
 800c6ca:	f7f4 fa25 	bl	8000b18 <__aeabi_dcmpgt>
 800c6ce:	2800      	cmp	r0, #0
 800c6d0:	f47f ae04 	bne.w	800c2dc <__ieee754_pow+0x3b4>
 800c6d4:	4aa4      	ldr	r2, [pc, #656]	; (800c968 <__ieee754_pow+0xa40>)
 800c6d6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c6da:	4293      	cmp	r3, r2
 800c6dc:	f340 8108 	ble.w	800c8f0 <__ieee754_pow+0x9c8>
 800c6e0:	151b      	asrs	r3, r3, #20
 800c6e2:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800c6e6:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800c6ea:	fa4a f303 	asr.w	r3, sl, r3
 800c6ee:	445b      	add	r3, fp
 800c6f0:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800c6f4:	4e9d      	ldr	r6, [pc, #628]	; (800c96c <__ieee754_pow+0xa44>)
 800c6f6:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800c6fa:	4116      	asrs	r6, r2
 800c6fc:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800c700:	2000      	movs	r0, #0
 800c702:	ea23 0106 	bic.w	r1, r3, r6
 800c706:	f1c2 0214 	rsb	r2, r2, #20
 800c70a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800c70e:	fa4a fa02 	asr.w	sl, sl, r2
 800c712:	f1bb 0f00 	cmp.w	fp, #0
 800c716:	4602      	mov	r2, r0
 800c718:	460b      	mov	r3, r1
 800c71a:	4620      	mov	r0, r4
 800c71c:	4629      	mov	r1, r5
 800c71e:	bfb8      	it	lt
 800c720:	f1ca 0a00 	rsblt	sl, sl, #0
 800c724:	f7f3 fdb0 	bl	8000288 <__aeabi_dsub>
 800c728:	ec41 0b19 	vmov	d9, r0, r1
 800c72c:	4642      	mov	r2, r8
 800c72e:	464b      	mov	r3, r9
 800c730:	ec51 0b19 	vmov	r0, r1, d9
 800c734:	f7f3 fdaa 	bl	800028c <__adddf3>
 800c738:	a37b      	add	r3, pc, #492	; (adr r3, 800c928 <__ieee754_pow+0xa00>)
 800c73a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c73e:	2000      	movs	r0, #0
 800c740:	4604      	mov	r4, r0
 800c742:	460d      	mov	r5, r1
 800c744:	f7f3 ff58 	bl	80005f8 <__aeabi_dmul>
 800c748:	ec53 2b19 	vmov	r2, r3, d9
 800c74c:	4606      	mov	r6, r0
 800c74e:	460f      	mov	r7, r1
 800c750:	4620      	mov	r0, r4
 800c752:	4629      	mov	r1, r5
 800c754:	f7f3 fd98 	bl	8000288 <__aeabi_dsub>
 800c758:	4602      	mov	r2, r0
 800c75a:	460b      	mov	r3, r1
 800c75c:	4640      	mov	r0, r8
 800c75e:	4649      	mov	r1, r9
 800c760:	f7f3 fd92 	bl	8000288 <__aeabi_dsub>
 800c764:	a372      	add	r3, pc, #456	; (adr r3, 800c930 <__ieee754_pow+0xa08>)
 800c766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c76a:	f7f3 ff45 	bl	80005f8 <__aeabi_dmul>
 800c76e:	a372      	add	r3, pc, #456	; (adr r3, 800c938 <__ieee754_pow+0xa10>)
 800c770:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c774:	4680      	mov	r8, r0
 800c776:	4689      	mov	r9, r1
 800c778:	4620      	mov	r0, r4
 800c77a:	4629      	mov	r1, r5
 800c77c:	f7f3 ff3c 	bl	80005f8 <__aeabi_dmul>
 800c780:	4602      	mov	r2, r0
 800c782:	460b      	mov	r3, r1
 800c784:	4640      	mov	r0, r8
 800c786:	4649      	mov	r1, r9
 800c788:	f7f3 fd80 	bl	800028c <__adddf3>
 800c78c:	4604      	mov	r4, r0
 800c78e:	460d      	mov	r5, r1
 800c790:	4602      	mov	r2, r0
 800c792:	460b      	mov	r3, r1
 800c794:	4630      	mov	r0, r6
 800c796:	4639      	mov	r1, r7
 800c798:	f7f3 fd78 	bl	800028c <__adddf3>
 800c79c:	4632      	mov	r2, r6
 800c79e:	463b      	mov	r3, r7
 800c7a0:	4680      	mov	r8, r0
 800c7a2:	4689      	mov	r9, r1
 800c7a4:	f7f3 fd70 	bl	8000288 <__aeabi_dsub>
 800c7a8:	4602      	mov	r2, r0
 800c7aa:	460b      	mov	r3, r1
 800c7ac:	4620      	mov	r0, r4
 800c7ae:	4629      	mov	r1, r5
 800c7b0:	f7f3 fd6a 	bl	8000288 <__aeabi_dsub>
 800c7b4:	4642      	mov	r2, r8
 800c7b6:	4606      	mov	r6, r0
 800c7b8:	460f      	mov	r7, r1
 800c7ba:	464b      	mov	r3, r9
 800c7bc:	4640      	mov	r0, r8
 800c7be:	4649      	mov	r1, r9
 800c7c0:	f7f3 ff1a 	bl	80005f8 <__aeabi_dmul>
 800c7c4:	a35e      	add	r3, pc, #376	; (adr r3, 800c940 <__ieee754_pow+0xa18>)
 800c7c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7ca:	4604      	mov	r4, r0
 800c7cc:	460d      	mov	r5, r1
 800c7ce:	f7f3 ff13 	bl	80005f8 <__aeabi_dmul>
 800c7d2:	a35d      	add	r3, pc, #372	; (adr r3, 800c948 <__ieee754_pow+0xa20>)
 800c7d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7d8:	f7f3 fd56 	bl	8000288 <__aeabi_dsub>
 800c7dc:	4622      	mov	r2, r4
 800c7de:	462b      	mov	r3, r5
 800c7e0:	f7f3 ff0a 	bl	80005f8 <__aeabi_dmul>
 800c7e4:	a35a      	add	r3, pc, #360	; (adr r3, 800c950 <__ieee754_pow+0xa28>)
 800c7e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7ea:	f7f3 fd4f 	bl	800028c <__adddf3>
 800c7ee:	4622      	mov	r2, r4
 800c7f0:	462b      	mov	r3, r5
 800c7f2:	f7f3 ff01 	bl	80005f8 <__aeabi_dmul>
 800c7f6:	a358      	add	r3, pc, #352	; (adr r3, 800c958 <__ieee754_pow+0xa30>)
 800c7f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7fc:	f7f3 fd44 	bl	8000288 <__aeabi_dsub>
 800c800:	4622      	mov	r2, r4
 800c802:	462b      	mov	r3, r5
 800c804:	f7f3 fef8 	bl	80005f8 <__aeabi_dmul>
 800c808:	a355      	add	r3, pc, #340	; (adr r3, 800c960 <__ieee754_pow+0xa38>)
 800c80a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c80e:	f7f3 fd3d 	bl	800028c <__adddf3>
 800c812:	4622      	mov	r2, r4
 800c814:	462b      	mov	r3, r5
 800c816:	f7f3 feef 	bl	80005f8 <__aeabi_dmul>
 800c81a:	4602      	mov	r2, r0
 800c81c:	460b      	mov	r3, r1
 800c81e:	4640      	mov	r0, r8
 800c820:	4649      	mov	r1, r9
 800c822:	f7f3 fd31 	bl	8000288 <__aeabi_dsub>
 800c826:	4604      	mov	r4, r0
 800c828:	460d      	mov	r5, r1
 800c82a:	4602      	mov	r2, r0
 800c82c:	460b      	mov	r3, r1
 800c82e:	4640      	mov	r0, r8
 800c830:	4649      	mov	r1, r9
 800c832:	f7f3 fee1 	bl	80005f8 <__aeabi_dmul>
 800c836:	2200      	movs	r2, #0
 800c838:	ec41 0b19 	vmov	d9, r0, r1
 800c83c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c840:	4620      	mov	r0, r4
 800c842:	4629      	mov	r1, r5
 800c844:	f7f3 fd20 	bl	8000288 <__aeabi_dsub>
 800c848:	4602      	mov	r2, r0
 800c84a:	460b      	mov	r3, r1
 800c84c:	ec51 0b19 	vmov	r0, r1, d9
 800c850:	f7f3 fffc 	bl	800084c <__aeabi_ddiv>
 800c854:	4632      	mov	r2, r6
 800c856:	4604      	mov	r4, r0
 800c858:	460d      	mov	r5, r1
 800c85a:	463b      	mov	r3, r7
 800c85c:	4640      	mov	r0, r8
 800c85e:	4649      	mov	r1, r9
 800c860:	f7f3 feca 	bl	80005f8 <__aeabi_dmul>
 800c864:	4632      	mov	r2, r6
 800c866:	463b      	mov	r3, r7
 800c868:	f7f3 fd10 	bl	800028c <__adddf3>
 800c86c:	4602      	mov	r2, r0
 800c86e:	460b      	mov	r3, r1
 800c870:	4620      	mov	r0, r4
 800c872:	4629      	mov	r1, r5
 800c874:	f7f3 fd08 	bl	8000288 <__aeabi_dsub>
 800c878:	4642      	mov	r2, r8
 800c87a:	464b      	mov	r3, r9
 800c87c:	f7f3 fd04 	bl	8000288 <__aeabi_dsub>
 800c880:	460b      	mov	r3, r1
 800c882:	4602      	mov	r2, r0
 800c884:	493a      	ldr	r1, [pc, #232]	; (800c970 <__ieee754_pow+0xa48>)
 800c886:	2000      	movs	r0, #0
 800c888:	f7f3 fcfe 	bl	8000288 <__aeabi_dsub>
 800c88c:	ec41 0b10 	vmov	d0, r0, r1
 800c890:	ee10 3a90 	vmov	r3, s1
 800c894:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800c898:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c89c:	da2b      	bge.n	800c8f6 <__ieee754_pow+0x9ce>
 800c89e:	4650      	mov	r0, sl
 800c8a0:	f000 f95e 	bl	800cb60 <scalbn>
 800c8a4:	ec51 0b10 	vmov	r0, r1, d0
 800c8a8:	ec53 2b18 	vmov	r2, r3, d8
 800c8ac:	f7ff bbed 	b.w	800c08a <__ieee754_pow+0x162>
 800c8b0:	4b30      	ldr	r3, [pc, #192]	; (800c974 <__ieee754_pow+0xa4c>)
 800c8b2:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c8b6:	429e      	cmp	r6, r3
 800c8b8:	f77f af0c 	ble.w	800c6d4 <__ieee754_pow+0x7ac>
 800c8bc:	4b2e      	ldr	r3, [pc, #184]	; (800c978 <__ieee754_pow+0xa50>)
 800c8be:	440b      	add	r3, r1
 800c8c0:	4303      	orrs	r3, r0
 800c8c2:	d009      	beq.n	800c8d8 <__ieee754_pow+0x9b0>
 800c8c4:	ec51 0b18 	vmov	r0, r1, d8
 800c8c8:	2200      	movs	r2, #0
 800c8ca:	2300      	movs	r3, #0
 800c8cc:	f7f4 f906 	bl	8000adc <__aeabi_dcmplt>
 800c8d0:	3800      	subs	r0, #0
 800c8d2:	bf18      	it	ne
 800c8d4:	2001      	movne	r0, #1
 800c8d6:	e447      	b.n	800c168 <__ieee754_pow+0x240>
 800c8d8:	4622      	mov	r2, r4
 800c8da:	462b      	mov	r3, r5
 800c8dc:	f7f3 fcd4 	bl	8000288 <__aeabi_dsub>
 800c8e0:	4642      	mov	r2, r8
 800c8e2:	464b      	mov	r3, r9
 800c8e4:	f7f4 f90e 	bl	8000b04 <__aeabi_dcmpge>
 800c8e8:	2800      	cmp	r0, #0
 800c8ea:	f43f aef3 	beq.w	800c6d4 <__ieee754_pow+0x7ac>
 800c8ee:	e7e9      	b.n	800c8c4 <__ieee754_pow+0x99c>
 800c8f0:	f04f 0a00 	mov.w	sl, #0
 800c8f4:	e71a      	b.n	800c72c <__ieee754_pow+0x804>
 800c8f6:	ec51 0b10 	vmov	r0, r1, d0
 800c8fa:	4619      	mov	r1, r3
 800c8fc:	e7d4      	b.n	800c8a8 <__ieee754_pow+0x980>
 800c8fe:	491c      	ldr	r1, [pc, #112]	; (800c970 <__ieee754_pow+0xa48>)
 800c900:	2000      	movs	r0, #0
 800c902:	f7ff bb30 	b.w	800bf66 <__ieee754_pow+0x3e>
 800c906:	2000      	movs	r0, #0
 800c908:	2100      	movs	r1, #0
 800c90a:	f7ff bb2c 	b.w	800bf66 <__ieee754_pow+0x3e>
 800c90e:	4630      	mov	r0, r6
 800c910:	4639      	mov	r1, r7
 800c912:	f7ff bb28 	b.w	800bf66 <__ieee754_pow+0x3e>
 800c916:	9204      	str	r2, [sp, #16]
 800c918:	f7ff bb7a 	b.w	800c010 <__ieee754_pow+0xe8>
 800c91c:	2300      	movs	r3, #0
 800c91e:	f7ff bb64 	b.w	800bfea <__ieee754_pow+0xc2>
 800c922:	bf00      	nop
 800c924:	f3af 8000 	nop.w
 800c928:	00000000 	.word	0x00000000
 800c92c:	3fe62e43 	.word	0x3fe62e43
 800c930:	fefa39ef 	.word	0xfefa39ef
 800c934:	3fe62e42 	.word	0x3fe62e42
 800c938:	0ca86c39 	.word	0x0ca86c39
 800c93c:	be205c61 	.word	0xbe205c61
 800c940:	72bea4d0 	.word	0x72bea4d0
 800c944:	3e663769 	.word	0x3e663769
 800c948:	c5d26bf1 	.word	0xc5d26bf1
 800c94c:	3ebbbd41 	.word	0x3ebbbd41
 800c950:	af25de2c 	.word	0xaf25de2c
 800c954:	3f11566a 	.word	0x3f11566a
 800c958:	16bebd93 	.word	0x16bebd93
 800c95c:	3f66c16c 	.word	0x3f66c16c
 800c960:	5555553e 	.word	0x5555553e
 800c964:	3fc55555 	.word	0x3fc55555
 800c968:	3fe00000 	.word	0x3fe00000
 800c96c:	000fffff 	.word	0x000fffff
 800c970:	3ff00000 	.word	0x3ff00000
 800c974:	4090cbff 	.word	0x4090cbff
 800c978:	3f6f3400 	.word	0x3f6f3400
 800c97c:	652b82fe 	.word	0x652b82fe
 800c980:	3c971547 	.word	0x3c971547

0800c984 <__ieee754_sqrt>:
 800c984:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c988:	ec55 4b10 	vmov	r4, r5, d0
 800c98c:	4e55      	ldr	r6, [pc, #340]	; (800cae4 <__ieee754_sqrt+0x160>)
 800c98e:	43ae      	bics	r6, r5
 800c990:	ee10 0a10 	vmov	r0, s0
 800c994:	ee10 3a10 	vmov	r3, s0
 800c998:	462a      	mov	r2, r5
 800c99a:	4629      	mov	r1, r5
 800c99c:	d110      	bne.n	800c9c0 <__ieee754_sqrt+0x3c>
 800c99e:	ee10 2a10 	vmov	r2, s0
 800c9a2:	462b      	mov	r3, r5
 800c9a4:	f7f3 fe28 	bl	80005f8 <__aeabi_dmul>
 800c9a8:	4602      	mov	r2, r0
 800c9aa:	460b      	mov	r3, r1
 800c9ac:	4620      	mov	r0, r4
 800c9ae:	4629      	mov	r1, r5
 800c9b0:	f7f3 fc6c 	bl	800028c <__adddf3>
 800c9b4:	4604      	mov	r4, r0
 800c9b6:	460d      	mov	r5, r1
 800c9b8:	ec45 4b10 	vmov	d0, r4, r5
 800c9bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9c0:	2d00      	cmp	r5, #0
 800c9c2:	dc10      	bgt.n	800c9e6 <__ieee754_sqrt+0x62>
 800c9c4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c9c8:	4330      	orrs	r0, r6
 800c9ca:	d0f5      	beq.n	800c9b8 <__ieee754_sqrt+0x34>
 800c9cc:	b15d      	cbz	r5, 800c9e6 <__ieee754_sqrt+0x62>
 800c9ce:	ee10 2a10 	vmov	r2, s0
 800c9d2:	462b      	mov	r3, r5
 800c9d4:	ee10 0a10 	vmov	r0, s0
 800c9d8:	f7f3 fc56 	bl	8000288 <__aeabi_dsub>
 800c9dc:	4602      	mov	r2, r0
 800c9de:	460b      	mov	r3, r1
 800c9e0:	f7f3 ff34 	bl	800084c <__aeabi_ddiv>
 800c9e4:	e7e6      	b.n	800c9b4 <__ieee754_sqrt+0x30>
 800c9e6:	1512      	asrs	r2, r2, #20
 800c9e8:	d074      	beq.n	800cad4 <__ieee754_sqrt+0x150>
 800c9ea:	07d4      	lsls	r4, r2, #31
 800c9ec:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800c9f0:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800c9f4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c9f8:	bf5e      	ittt	pl
 800c9fa:	0fda      	lsrpl	r2, r3, #31
 800c9fc:	005b      	lslpl	r3, r3, #1
 800c9fe:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800ca02:	2400      	movs	r4, #0
 800ca04:	0fda      	lsrs	r2, r3, #31
 800ca06:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800ca0a:	107f      	asrs	r7, r7, #1
 800ca0c:	005b      	lsls	r3, r3, #1
 800ca0e:	2516      	movs	r5, #22
 800ca10:	4620      	mov	r0, r4
 800ca12:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800ca16:	1886      	adds	r6, r0, r2
 800ca18:	428e      	cmp	r6, r1
 800ca1a:	bfde      	ittt	le
 800ca1c:	1b89      	suble	r1, r1, r6
 800ca1e:	18b0      	addle	r0, r6, r2
 800ca20:	18a4      	addle	r4, r4, r2
 800ca22:	0049      	lsls	r1, r1, #1
 800ca24:	3d01      	subs	r5, #1
 800ca26:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800ca2a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800ca2e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ca32:	d1f0      	bne.n	800ca16 <__ieee754_sqrt+0x92>
 800ca34:	462a      	mov	r2, r5
 800ca36:	f04f 0e20 	mov.w	lr, #32
 800ca3a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800ca3e:	4281      	cmp	r1, r0
 800ca40:	eb06 0c05 	add.w	ip, r6, r5
 800ca44:	dc02      	bgt.n	800ca4c <__ieee754_sqrt+0xc8>
 800ca46:	d113      	bne.n	800ca70 <__ieee754_sqrt+0xec>
 800ca48:	459c      	cmp	ip, r3
 800ca4a:	d811      	bhi.n	800ca70 <__ieee754_sqrt+0xec>
 800ca4c:	f1bc 0f00 	cmp.w	ip, #0
 800ca50:	eb0c 0506 	add.w	r5, ip, r6
 800ca54:	da43      	bge.n	800cade <__ieee754_sqrt+0x15a>
 800ca56:	2d00      	cmp	r5, #0
 800ca58:	db41      	blt.n	800cade <__ieee754_sqrt+0x15a>
 800ca5a:	f100 0801 	add.w	r8, r0, #1
 800ca5e:	1a09      	subs	r1, r1, r0
 800ca60:	459c      	cmp	ip, r3
 800ca62:	bf88      	it	hi
 800ca64:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800ca68:	eba3 030c 	sub.w	r3, r3, ip
 800ca6c:	4432      	add	r2, r6
 800ca6e:	4640      	mov	r0, r8
 800ca70:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800ca74:	f1be 0e01 	subs.w	lr, lr, #1
 800ca78:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800ca7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ca80:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800ca84:	d1db      	bne.n	800ca3e <__ieee754_sqrt+0xba>
 800ca86:	430b      	orrs	r3, r1
 800ca88:	d006      	beq.n	800ca98 <__ieee754_sqrt+0x114>
 800ca8a:	1c50      	adds	r0, r2, #1
 800ca8c:	bf13      	iteet	ne
 800ca8e:	3201      	addne	r2, #1
 800ca90:	3401      	addeq	r4, #1
 800ca92:	4672      	moveq	r2, lr
 800ca94:	f022 0201 	bicne.w	r2, r2, #1
 800ca98:	1063      	asrs	r3, r4, #1
 800ca9a:	0852      	lsrs	r2, r2, #1
 800ca9c:	07e1      	lsls	r1, r4, #31
 800ca9e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800caa2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800caa6:	bf48      	it	mi
 800caa8:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800caac:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800cab0:	4614      	mov	r4, r2
 800cab2:	e781      	b.n	800c9b8 <__ieee754_sqrt+0x34>
 800cab4:	0ad9      	lsrs	r1, r3, #11
 800cab6:	3815      	subs	r0, #21
 800cab8:	055b      	lsls	r3, r3, #21
 800caba:	2900      	cmp	r1, #0
 800cabc:	d0fa      	beq.n	800cab4 <__ieee754_sqrt+0x130>
 800cabe:	02cd      	lsls	r5, r1, #11
 800cac0:	d50a      	bpl.n	800cad8 <__ieee754_sqrt+0x154>
 800cac2:	f1c2 0420 	rsb	r4, r2, #32
 800cac6:	fa23 f404 	lsr.w	r4, r3, r4
 800caca:	1e55      	subs	r5, r2, #1
 800cacc:	4093      	lsls	r3, r2
 800cace:	4321      	orrs	r1, r4
 800cad0:	1b42      	subs	r2, r0, r5
 800cad2:	e78a      	b.n	800c9ea <__ieee754_sqrt+0x66>
 800cad4:	4610      	mov	r0, r2
 800cad6:	e7f0      	b.n	800caba <__ieee754_sqrt+0x136>
 800cad8:	0049      	lsls	r1, r1, #1
 800cada:	3201      	adds	r2, #1
 800cadc:	e7ef      	b.n	800cabe <__ieee754_sqrt+0x13a>
 800cade:	4680      	mov	r8, r0
 800cae0:	e7bd      	b.n	800ca5e <__ieee754_sqrt+0xda>
 800cae2:	bf00      	nop
 800cae4:	7ff00000 	.word	0x7ff00000

0800cae8 <with_errno>:
 800cae8:	b570      	push	{r4, r5, r6, lr}
 800caea:	4604      	mov	r4, r0
 800caec:	460d      	mov	r5, r1
 800caee:	4616      	mov	r6, r2
 800caf0:	f7fa fa4c 	bl	8006f8c <__errno>
 800caf4:	4629      	mov	r1, r5
 800caf6:	6006      	str	r6, [r0, #0]
 800caf8:	4620      	mov	r0, r4
 800cafa:	bd70      	pop	{r4, r5, r6, pc}

0800cafc <xflow>:
 800cafc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cafe:	4614      	mov	r4, r2
 800cb00:	461d      	mov	r5, r3
 800cb02:	b108      	cbz	r0, 800cb08 <xflow+0xc>
 800cb04:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800cb08:	e9cd 2300 	strd	r2, r3, [sp]
 800cb0c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb10:	4620      	mov	r0, r4
 800cb12:	4629      	mov	r1, r5
 800cb14:	f7f3 fd70 	bl	80005f8 <__aeabi_dmul>
 800cb18:	2222      	movs	r2, #34	; 0x22
 800cb1a:	b003      	add	sp, #12
 800cb1c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cb20:	f7ff bfe2 	b.w	800cae8 <with_errno>

0800cb24 <__math_uflow>:
 800cb24:	b508      	push	{r3, lr}
 800cb26:	2200      	movs	r2, #0
 800cb28:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800cb2c:	f7ff ffe6 	bl	800cafc <xflow>
 800cb30:	ec41 0b10 	vmov	d0, r0, r1
 800cb34:	bd08      	pop	{r3, pc}

0800cb36 <__math_oflow>:
 800cb36:	b508      	push	{r3, lr}
 800cb38:	2200      	movs	r2, #0
 800cb3a:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800cb3e:	f7ff ffdd 	bl	800cafc <xflow>
 800cb42:	ec41 0b10 	vmov	d0, r0, r1
 800cb46:	bd08      	pop	{r3, pc}

0800cb48 <finite>:
 800cb48:	b082      	sub	sp, #8
 800cb4a:	ed8d 0b00 	vstr	d0, [sp]
 800cb4e:	9801      	ldr	r0, [sp, #4]
 800cb50:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800cb54:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800cb58:	0fc0      	lsrs	r0, r0, #31
 800cb5a:	b002      	add	sp, #8
 800cb5c:	4770      	bx	lr
	...

0800cb60 <scalbn>:
 800cb60:	b570      	push	{r4, r5, r6, lr}
 800cb62:	ec55 4b10 	vmov	r4, r5, d0
 800cb66:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800cb6a:	4606      	mov	r6, r0
 800cb6c:	462b      	mov	r3, r5
 800cb6e:	b99a      	cbnz	r2, 800cb98 <scalbn+0x38>
 800cb70:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800cb74:	4323      	orrs	r3, r4
 800cb76:	d036      	beq.n	800cbe6 <scalbn+0x86>
 800cb78:	4b39      	ldr	r3, [pc, #228]	; (800cc60 <scalbn+0x100>)
 800cb7a:	4629      	mov	r1, r5
 800cb7c:	ee10 0a10 	vmov	r0, s0
 800cb80:	2200      	movs	r2, #0
 800cb82:	f7f3 fd39 	bl	80005f8 <__aeabi_dmul>
 800cb86:	4b37      	ldr	r3, [pc, #220]	; (800cc64 <scalbn+0x104>)
 800cb88:	429e      	cmp	r6, r3
 800cb8a:	4604      	mov	r4, r0
 800cb8c:	460d      	mov	r5, r1
 800cb8e:	da10      	bge.n	800cbb2 <scalbn+0x52>
 800cb90:	a32b      	add	r3, pc, #172	; (adr r3, 800cc40 <scalbn+0xe0>)
 800cb92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb96:	e03a      	b.n	800cc0e <scalbn+0xae>
 800cb98:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800cb9c:	428a      	cmp	r2, r1
 800cb9e:	d10c      	bne.n	800cbba <scalbn+0x5a>
 800cba0:	ee10 2a10 	vmov	r2, s0
 800cba4:	4620      	mov	r0, r4
 800cba6:	4629      	mov	r1, r5
 800cba8:	f7f3 fb70 	bl	800028c <__adddf3>
 800cbac:	4604      	mov	r4, r0
 800cbae:	460d      	mov	r5, r1
 800cbb0:	e019      	b.n	800cbe6 <scalbn+0x86>
 800cbb2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800cbb6:	460b      	mov	r3, r1
 800cbb8:	3a36      	subs	r2, #54	; 0x36
 800cbba:	4432      	add	r2, r6
 800cbbc:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800cbc0:	428a      	cmp	r2, r1
 800cbc2:	dd08      	ble.n	800cbd6 <scalbn+0x76>
 800cbc4:	2d00      	cmp	r5, #0
 800cbc6:	a120      	add	r1, pc, #128	; (adr r1, 800cc48 <scalbn+0xe8>)
 800cbc8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cbcc:	da1c      	bge.n	800cc08 <scalbn+0xa8>
 800cbce:	a120      	add	r1, pc, #128	; (adr r1, 800cc50 <scalbn+0xf0>)
 800cbd0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cbd4:	e018      	b.n	800cc08 <scalbn+0xa8>
 800cbd6:	2a00      	cmp	r2, #0
 800cbd8:	dd08      	ble.n	800cbec <scalbn+0x8c>
 800cbda:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cbde:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800cbe2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800cbe6:	ec45 4b10 	vmov	d0, r4, r5
 800cbea:	bd70      	pop	{r4, r5, r6, pc}
 800cbec:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800cbf0:	da19      	bge.n	800cc26 <scalbn+0xc6>
 800cbf2:	f24c 3350 	movw	r3, #50000	; 0xc350
 800cbf6:	429e      	cmp	r6, r3
 800cbf8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800cbfc:	dd0a      	ble.n	800cc14 <scalbn+0xb4>
 800cbfe:	a112      	add	r1, pc, #72	; (adr r1, 800cc48 <scalbn+0xe8>)
 800cc00:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d1e2      	bne.n	800cbce <scalbn+0x6e>
 800cc08:	a30f      	add	r3, pc, #60	; (adr r3, 800cc48 <scalbn+0xe8>)
 800cc0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc0e:	f7f3 fcf3 	bl	80005f8 <__aeabi_dmul>
 800cc12:	e7cb      	b.n	800cbac <scalbn+0x4c>
 800cc14:	a10a      	add	r1, pc, #40	; (adr r1, 800cc40 <scalbn+0xe0>)
 800cc16:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d0b8      	beq.n	800cb90 <scalbn+0x30>
 800cc1e:	a10e      	add	r1, pc, #56	; (adr r1, 800cc58 <scalbn+0xf8>)
 800cc20:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cc24:	e7b4      	b.n	800cb90 <scalbn+0x30>
 800cc26:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cc2a:	3236      	adds	r2, #54	; 0x36
 800cc2c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800cc30:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800cc34:	4620      	mov	r0, r4
 800cc36:	4b0c      	ldr	r3, [pc, #48]	; (800cc68 <scalbn+0x108>)
 800cc38:	2200      	movs	r2, #0
 800cc3a:	e7e8      	b.n	800cc0e <scalbn+0xae>
 800cc3c:	f3af 8000 	nop.w
 800cc40:	c2f8f359 	.word	0xc2f8f359
 800cc44:	01a56e1f 	.word	0x01a56e1f
 800cc48:	8800759c 	.word	0x8800759c
 800cc4c:	7e37e43c 	.word	0x7e37e43c
 800cc50:	8800759c 	.word	0x8800759c
 800cc54:	fe37e43c 	.word	0xfe37e43c
 800cc58:	c2f8f359 	.word	0xc2f8f359
 800cc5c:	81a56e1f 	.word	0x81a56e1f
 800cc60:	43500000 	.word	0x43500000
 800cc64:	ffff3cb0 	.word	0xffff3cb0
 800cc68:	3c900000 	.word	0x3c900000

0800cc6c <_init>:
 800cc6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc6e:	bf00      	nop
 800cc70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc72:	bc08      	pop	{r3}
 800cc74:	469e      	mov	lr, r3
 800cc76:	4770      	bx	lr

0800cc78 <_fini>:
 800cc78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc7a:	bf00      	nop
 800cc7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc7e:	bc08      	pop	{r3}
 800cc80:	469e      	mov	lr, r3
 800cc82:	4770      	bx	lr
