0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v,1550190607,verilog,,C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/reg32_inc.v,,reg32,,,,,,,,
C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v,1548823686,verilog,,C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v,,DIV_32,,,,,,,,
C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v,1548824020,verilog,,C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v,,MIPS_32,,,,,,,,
C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v,1548823964,verilog,,C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v,,MPY_32,,,,,,,,
C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v,1548823966,verilog,,C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v,,alu_32,,,,,,,,
C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v,1552170151,verilog,,C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Integer_Datapath.v,,Memory,,,,,,,,
C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Integer_Datapath.v,1552276280,verilog,,C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v,,Integer_Datapath,,,,,,,,
C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v,1550021395,verilog,,C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v,,regfile32,,,,,,,,
C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v,1552279470,verilog,,,,CPU_EU_TB,,,,,,,,
C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_IU.v,1552170167,verilog,,C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v,,CPU_IU,,,,,,,,
C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/reg32_inc.v,1551837223,verilog,,C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v,,reg32_inc,,,,,,,,
