Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Nov 21 20:55:10 2021
| Host         : 612-05 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file memory_top_timing_summary_routed.rpt -pb memory_top_timing_summary_routed.pb -rpx memory_top_timing_summary_routed.rpx -warn_on_violation
| Design       : memory_top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_memory_w_r/cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.348        0.000                      0                  156        0.147        0.000                      0                  156        2.633        0.000                       0                    80  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk                 {0.000 5.000}        10.000          100.000         
  clk_out1_clk_div  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_div  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_div       94.348        0.000                      0                  152        0.147        0.000                      0                  152       49.500        0.000                       0                    76  
  clkfbout_clk_div                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_clk_div   clk_out1_clk_div        94.482        0.000                      0                    4        0.769        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_div
  To Clock:  clk_out1_clk_div

Setup :            0  Failing Endpoints,  Worst Slack       94.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.348ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/cnt_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.194ns  (logic 0.828ns (15.941%)  route 4.366ns (84.059%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 98.099 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          1.705    -2.286    u_memory_w_r/CLK
    SLICE_X7Y114         FDCE                                         r  u_memory_w_r/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.456    -1.830 f  u_memory_w_r/cnt_reg[24]/Q
                         net (fo=2, routed)           0.877    -0.953    u_memory_w_r/p_0_in[7]
    SLICE_X7Y114         LUT4 (Prop_lut4_I1_O)        0.124    -0.829 f  u_memory_w_r/cnt[31]_i_8/O
                         net (fo=1, routed)           0.845     0.016    u_memory_w_r/cnt[31]_i_8_n_0
    SLICE_X7Y114         LUT4 (Prop_lut4_I0_O)        0.124     0.140 f  u_memory_w_r/cnt[31]_i_4/O
                         net (fo=38, routed)          1.079     1.219    u_memory_w_r/cnt[31]_i_4_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I1_O)        0.124     1.343 r  u_memory_w_r/cnt[31]_i_1/O
                         net (fo=32, routed)          1.565     2.908    u_memory_w_r/cnt[31]_i_1_n_0
    SLICE_X7Y116         FDCE                                         r  u_memory_w_r/cnt_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          1.583    98.099    u_memory_w_r/CLK
    SLICE_X7Y116         FDCE                                         r  u_memory_w_r/cnt_reg[29]/C
                         clock pessimism             -0.412    97.687    
                         clock uncertainty           -0.226    97.461    
    SLICE_X7Y116         FDCE (Setup_fdce_C_CE)      -0.205    97.256    u_memory_w_r/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         97.256    
                         arrival time                          -2.908    
  -------------------------------------------------------------------
                         slack                                 94.348    

Slack (MET) :             94.348ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/cnt_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.194ns  (logic 0.828ns (15.941%)  route 4.366ns (84.059%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 98.099 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          1.705    -2.286    u_memory_w_r/CLK
    SLICE_X7Y114         FDCE                                         r  u_memory_w_r/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.456    -1.830 f  u_memory_w_r/cnt_reg[24]/Q
                         net (fo=2, routed)           0.877    -0.953    u_memory_w_r/p_0_in[7]
    SLICE_X7Y114         LUT4 (Prop_lut4_I1_O)        0.124    -0.829 f  u_memory_w_r/cnt[31]_i_8/O
                         net (fo=1, routed)           0.845     0.016    u_memory_w_r/cnt[31]_i_8_n_0
    SLICE_X7Y114         LUT4 (Prop_lut4_I0_O)        0.124     0.140 f  u_memory_w_r/cnt[31]_i_4/O
                         net (fo=38, routed)          1.079     1.219    u_memory_w_r/cnt[31]_i_4_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I1_O)        0.124     1.343 r  u_memory_w_r/cnt[31]_i_1/O
                         net (fo=32, routed)          1.565     2.908    u_memory_w_r/cnt[31]_i_1_n_0
    SLICE_X7Y116         FDCE                                         r  u_memory_w_r/cnt_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          1.583    98.099    u_memory_w_r/CLK
    SLICE_X7Y116         FDCE                                         r  u_memory_w_r/cnt_reg[30]/C
                         clock pessimism             -0.412    97.687    
                         clock uncertainty           -0.226    97.461    
    SLICE_X7Y116         FDCE (Setup_fdce_C_CE)      -0.205    97.256    u_memory_w_r/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         97.256    
                         arrival time                          -2.908    
  -------------------------------------------------------------------
                         slack                                 94.348    

Slack (MET) :             94.348ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/cnt_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.194ns  (logic 0.828ns (15.941%)  route 4.366ns (84.059%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 98.099 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          1.705    -2.286    u_memory_w_r/CLK
    SLICE_X7Y114         FDCE                                         r  u_memory_w_r/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.456    -1.830 f  u_memory_w_r/cnt_reg[24]/Q
                         net (fo=2, routed)           0.877    -0.953    u_memory_w_r/p_0_in[7]
    SLICE_X7Y114         LUT4 (Prop_lut4_I1_O)        0.124    -0.829 f  u_memory_w_r/cnt[31]_i_8/O
                         net (fo=1, routed)           0.845     0.016    u_memory_w_r/cnt[31]_i_8_n_0
    SLICE_X7Y114         LUT4 (Prop_lut4_I0_O)        0.124     0.140 f  u_memory_w_r/cnt[31]_i_4/O
                         net (fo=38, routed)          1.079     1.219    u_memory_w_r/cnt[31]_i_4_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I1_O)        0.124     1.343 r  u_memory_w_r/cnt[31]_i_1/O
                         net (fo=32, routed)          1.565     2.908    u_memory_w_r/cnt[31]_i_1_n_0
    SLICE_X7Y116         FDCE                                         r  u_memory_w_r/cnt_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          1.583    98.099    u_memory_w_r/CLK
    SLICE_X7Y116         FDCE                                         r  u_memory_w_r/cnt_reg[31]/C
                         clock pessimism             -0.412    97.687    
                         clock uncertainty           -0.226    97.461    
    SLICE_X7Y116         FDCE (Setup_fdce_C_CE)      -0.205    97.256    u_memory_w_r/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         97.256    
                         arrival time                          -2.908    
  -------------------------------------------------------------------
                         slack                                 94.348    

Slack (MET) :             94.564ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/mem_addra_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 0.828ns (16.809%)  route 4.098ns (83.191%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 98.028 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          1.705    -2.286    u_memory_w_r/CLK
    SLICE_X7Y114         FDCE                                         r  u_memory_w_r/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.456    -1.830 f  u_memory_w_r/cnt_reg[24]/Q
                         net (fo=2, routed)           0.877    -0.953    u_memory_w_r/p_0_in[7]
    SLICE_X7Y114         LUT4 (Prop_lut4_I1_O)        0.124    -0.829 f  u_memory_w_r/cnt[31]_i_8/O
                         net (fo=1, routed)           0.845     0.016    u_memory_w_r/cnt[31]_i_8_n_0
    SLICE_X7Y114         LUT4 (Prop_lut4_I0_O)        0.124     0.140 f  u_memory_w_r/cnt[31]_i_4/O
                         net (fo=38, routed)          1.674     1.814    u_memory_w_r/cnt[31]_i_4_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I4_O)        0.124     1.938 r  u_memory_w_r/mem_addra[3]_i_1/O
                         net (fo=4, routed)           0.702     2.640    u_memory_w_r/mem_addra[3]_i_1_n_0
    SLICE_X10Y110        FDCE                                         r  u_memory_w_r/mem_addra_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          1.512    98.028    u_memory_w_r/CLK
    SLICE_X10Y110        FDCE                                         r  u_memory_w_r/mem_addra_reg[0]/C
                         clock pessimism             -0.429    97.599    
                         clock uncertainty           -0.226    97.373    
    SLICE_X10Y110        FDCE (Setup_fdce_C_CE)      -0.169    97.204    u_memory_w_r/mem_addra_reg[0]
  -------------------------------------------------------------------
                         required time                         97.203    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                 94.564    

Slack (MET) :             94.564ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/mem_addra_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 0.828ns (16.809%)  route 4.098ns (83.191%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 98.028 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          1.705    -2.286    u_memory_w_r/CLK
    SLICE_X7Y114         FDCE                                         r  u_memory_w_r/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.456    -1.830 f  u_memory_w_r/cnt_reg[24]/Q
                         net (fo=2, routed)           0.877    -0.953    u_memory_w_r/p_0_in[7]
    SLICE_X7Y114         LUT4 (Prop_lut4_I1_O)        0.124    -0.829 f  u_memory_w_r/cnt[31]_i_8/O
                         net (fo=1, routed)           0.845     0.016    u_memory_w_r/cnt[31]_i_8_n_0
    SLICE_X7Y114         LUT4 (Prop_lut4_I0_O)        0.124     0.140 f  u_memory_w_r/cnt[31]_i_4/O
                         net (fo=38, routed)          1.674     1.814    u_memory_w_r/cnt[31]_i_4_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I4_O)        0.124     1.938 r  u_memory_w_r/mem_addra[3]_i_1/O
                         net (fo=4, routed)           0.702     2.640    u_memory_w_r/mem_addra[3]_i_1_n_0
    SLICE_X10Y110        FDCE                                         r  u_memory_w_r/mem_addra_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          1.512    98.028    u_memory_w_r/CLK
    SLICE_X10Y110        FDCE                                         r  u_memory_w_r/mem_addra_reg[1]/C
                         clock pessimism             -0.429    97.599    
                         clock uncertainty           -0.226    97.373    
    SLICE_X10Y110        FDCE (Setup_fdce_C_CE)      -0.169    97.204    u_memory_w_r/mem_addra_reg[1]
  -------------------------------------------------------------------
                         required time                         97.203    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                 94.564    

Slack (MET) :             94.564ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/mem_addra_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 0.828ns (16.809%)  route 4.098ns (83.191%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 98.028 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          1.705    -2.286    u_memory_w_r/CLK
    SLICE_X7Y114         FDCE                                         r  u_memory_w_r/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.456    -1.830 f  u_memory_w_r/cnt_reg[24]/Q
                         net (fo=2, routed)           0.877    -0.953    u_memory_w_r/p_0_in[7]
    SLICE_X7Y114         LUT4 (Prop_lut4_I1_O)        0.124    -0.829 f  u_memory_w_r/cnt[31]_i_8/O
                         net (fo=1, routed)           0.845     0.016    u_memory_w_r/cnt[31]_i_8_n_0
    SLICE_X7Y114         LUT4 (Prop_lut4_I0_O)        0.124     0.140 f  u_memory_w_r/cnt[31]_i_4/O
                         net (fo=38, routed)          1.674     1.814    u_memory_w_r/cnt[31]_i_4_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I4_O)        0.124     1.938 r  u_memory_w_r/mem_addra[3]_i_1/O
                         net (fo=4, routed)           0.702     2.640    u_memory_w_r/mem_addra[3]_i_1_n_0
    SLICE_X10Y110        FDCE                                         r  u_memory_w_r/mem_addra_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          1.512    98.028    u_memory_w_r/CLK
    SLICE_X10Y110        FDCE                                         r  u_memory_w_r/mem_addra_reg[2]/C
                         clock pessimism             -0.429    97.599    
                         clock uncertainty           -0.226    97.373    
    SLICE_X10Y110        FDCE (Setup_fdce_C_CE)      -0.169    97.204    u_memory_w_r/mem_addra_reg[2]
  -------------------------------------------------------------------
                         required time                         97.203    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                 94.564    

Slack (MET) :             94.564ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/mem_addra_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 0.828ns (16.809%)  route 4.098ns (83.191%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 98.028 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          1.705    -2.286    u_memory_w_r/CLK
    SLICE_X7Y114         FDCE                                         r  u_memory_w_r/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.456    -1.830 f  u_memory_w_r/cnt_reg[24]/Q
                         net (fo=2, routed)           0.877    -0.953    u_memory_w_r/p_0_in[7]
    SLICE_X7Y114         LUT4 (Prop_lut4_I1_O)        0.124    -0.829 f  u_memory_w_r/cnt[31]_i_8/O
                         net (fo=1, routed)           0.845     0.016    u_memory_w_r/cnt[31]_i_8_n_0
    SLICE_X7Y114         LUT4 (Prop_lut4_I0_O)        0.124     0.140 f  u_memory_w_r/cnt[31]_i_4/O
                         net (fo=38, routed)          1.674     1.814    u_memory_w_r/cnt[31]_i_4_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I4_O)        0.124     1.938 r  u_memory_w_r/mem_addra[3]_i_1/O
                         net (fo=4, routed)           0.702     2.640    u_memory_w_r/mem_addra[3]_i_1_n_0
    SLICE_X10Y110        FDCE                                         r  u_memory_w_r/mem_addra_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          1.512    98.028    u_memory_w_r/CLK
    SLICE_X10Y110        FDCE                                         r  u_memory_w_r/mem_addra_reg[3]/C
                         clock pessimism             -0.429    97.599    
                         clock uncertainty           -0.226    97.373    
    SLICE_X10Y110        FDCE (Setup_fdce_C_CE)      -0.169    97.204    u_memory_w_r/mem_addra_reg[3]
  -------------------------------------------------------------------
                         required time                         97.203    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                 94.564    

Slack (MET) :             94.632ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/cnt_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.828ns (16.860%)  route 4.083ns (83.140%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 98.100 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          1.705    -2.286    u_memory_w_r/CLK
    SLICE_X7Y114         FDCE                                         r  u_memory_w_r/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.456    -1.830 f  u_memory_w_r/cnt_reg[24]/Q
                         net (fo=2, routed)           0.877    -0.953    u_memory_w_r/p_0_in[7]
    SLICE_X7Y114         LUT4 (Prop_lut4_I1_O)        0.124    -0.829 f  u_memory_w_r/cnt[31]_i_8/O
                         net (fo=1, routed)           0.845     0.016    u_memory_w_r/cnt[31]_i_8_n_0
    SLICE_X7Y114         LUT4 (Prop_lut4_I0_O)        0.124     0.140 f  u_memory_w_r/cnt[31]_i_4/O
                         net (fo=38, routed)          1.079     1.219    u_memory_w_r/cnt[31]_i_4_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I1_O)        0.124     1.343 r  u_memory_w_r/cnt[31]_i_1/O
                         net (fo=32, routed)          1.282     2.625    u_memory_w_r/cnt[31]_i_1_n_0
    SLICE_X7Y115         FDCE                                         r  u_memory_w_r/cnt_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          1.584    98.100    u_memory_w_r/CLK
    SLICE_X7Y115         FDCE                                         r  u_memory_w_r/cnt_reg[25]/C
                         clock pessimism             -0.412    97.688    
                         clock uncertainty           -0.226    97.462    
    SLICE_X7Y115         FDCE (Setup_fdce_C_CE)      -0.205    97.257    u_memory_w_r/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         97.257    
                         arrival time                          -2.625    
  -------------------------------------------------------------------
                         slack                                 94.632    

Slack (MET) :             94.632ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/cnt_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.828ns (16.860%)  route 4.083ns (83.140%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 98.100 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          1.705    -2.286    u_memory_w_r/CLK
    SLICE_X7Y114         FDCE                                         r  u_memory_w_r/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.456    -1.830 f  u_memory_w_r/cnt_reg[24]/Q
                         net (fo=2, routed)           0.877    -0.953    u_memory_w_r/p_0_in[7]
    SLICE_X7Y114         LUT4 (Prop_lut4_I1_O)        0.124    -0.829 f  u_memory_w_r/cnt[31]_i_8/O
                         net (fo=1, routed)           0.845     0.016    u_memory_w_r/cnt[31]_i_8_n_0
    SLICE_X7Y114         LUT4 (Prop_lut4_I0_O)        0.124     0.140 f  u_memory_w_r/cnt[31]_i_4/O
                         net (fo=38, routed)          1.079     1.219    u_memory_w_r/cnt[31]_i_4_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I1_O)        0.124     1.343 r  u_memory_w_r/cnt[31]_i_1/O
                         net (fo=32, routed)          1.282     2.625    u_memory_w_r/cnt[31]_i_1_n_0
    SLICE_X7Y115         FDCE                                         r  u_memory_w_r/cnt_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          1.584    98.100    u_memory_w_r/CLK
    SLICE_X7Y115         FDCE                                         r  u_memory_w_r/cnt_reg[26]/C
                         clock pessimism             -0.412    97.688    
                         clock uncertainty           -0.226    97.462    
    SLICE_X7Y115         FDCE (Setup_fdce_C_CE)      -0.205    97.257    u_memory_w_r/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         97.257    
                         arrival time                          -2.625    
  -------------------------------------------------------------------
                         slack                                 94.632    

Slack (MET) :             94.632ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/cnt_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.828ns (16.860%)  route 4.083ns (83.140%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 98.100 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          1.705    -2.286    u_memory_w_r/CLK
    SLICE_X7Y114         FDCE                                         r  u_memory_w_r/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.456    -1.830 f  u_memory_w_r/cnt_reg[24]/Q
                         net (fo=2, routed)           0.877    -0.953    u_memory_w_r/p_0_in[7]
    SLICE_X7Y114         LUT4 (Prop_lut4_I1_O)        0.124    -0.829 f  u_memory_w_r/cnt[31]_i_8/O
                         net (fo=1, routed)           0.845     0.016    u_memory_w_r/cnt[31]_i_8_n_0
    SLICE_X7Y114         LUT4 (Prop_lut4_I0_O)        0.124     0.140 f  u_memory_w_r/cnt[31]_i_4/O
                         net (fo=38, routed)          1.079     1.219    u_memory_w_r/cnt[31]_i_4_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I1_O)        0.124     1.343 r  u_memory_w_r/cnt[31]_i_1/O
                         net (fo=32, routed)          1.282     2.625    u_memory_w_r/cnt[31]_i_1_n_0
    SLICE_X7Y115         FDCE                                         r  u_memory_w_r/cnt_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          1.584    98.100    u_memory_w_r/CLK
    SLICE_X7Y115         FDCE                                         r  u_memory_w_r/cnt_reg[27]/C
                         clock pessimism             -0.412    97.688    
                         clock uncertainty           -0.226    97.462    
    SLICE_X7Y115         FDCE (Setup_fdce_C_CE)      -0.205    97.257    u_memory_w_r/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         97.257    
                         arrival time                          -2.625    
  -------------------------------------------------------------------
                         slack                                 94.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_memory_w_r/mem_wea_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/mem_wea_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.382%)  route 0.117ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          0.568    -0.483    u_memory_w_r/CLK
    SLICE_X9Y112         FDCE                                         r  u_memory_w_r/mem_wea_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.342 r  u_memory_w_r/mem_wea_reg[0]_C/Q
                         net (fo=1, routed)           0.117    -0.225    u_memory_w_r/mem_wea_reg[0]_C_n_0
    SLICE_X10Y112        LUT3 (Prop_lut3_I2_O)        0.045    -0.180 r  u_memory_w_r/u_led_mem_i_2/O
                         net (fo=6, routed)           0.000    -0.180    u_memory_w_r/wea[0]
    SLICE_X10Y112        FDPE                                         r  u_memory_w_r/mem_wea_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          0.838    -0.253    u_memory_w_r/CLK
    SLICE_X10Y112        FDPE                                         r  u_memory_w_r/mem_wea_reg[0]_P/C
                         clock pessimism             -0.193    -0.447    
    SLICE_X10Y112        FDPE (Hold_fdpe_C_D)         0.120    -0.327    u_memory_w_r/mem_wea_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_memory_w_r/mem_addra_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.432%)  route 0.252ns (60.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          0.569    -0.482    u_memory_w_r/CLK
    SLICE_X10Y110        FDCE                                         r  u_memory_w_r/mem_addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDCE (Prop_fdce_C_Q)         0.164    -0.318 r  u_memory_w_r/mem_addra_reg[2]/Q
                         net (fo=19, routed)          0.252    -0.066    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          0.882    -0.209    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.193    -0.402    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.219    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_memory_w_r/mem_addra_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.285%)  route 0.253ns (60.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          0.569    -0.482    u_memory_w_r/CLK
    SLICE_X10Y110        FDCE                                         r  u_memory_w_r/mem_addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDCE (Prop_fdce_C_Q)         0.164    -0.318 r  u_memory_w_r/mem_addra_reg[2]/Q
                         net (fo=19, routed)          0.253    -0.064    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          0.879    -0.212    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.193    -0.405    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.222    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_memory_w_r/mem_dina_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.298%)  route 0.360ns (68.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          0.569    -0.482    u_memory_w_r/CLK
    SLICE_X8Y110         FDRE                                         r  u_memory_w_r/mem_dina_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  u_memory_w_r/mem_dina_reg[4]/Q
                         net (fo=1, routed)           0.360     0.042    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          0.879    -0.212    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.214    -0.426    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296    -0.130    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_memory_w_r/mem_dina_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.164ns (30.966%)  route 0.366ns (69.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          0.569    -0.482    u_memory_w_r/CLK
    SLICE_X8Y110         FDRE                                         r  u_memory_w_r/mem_dina_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  u_memory_w_r/mem_dina_reg[11]/Q
                         net (fo=1, routed)           0.366     0.048    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[11]
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          0.882    -0.209    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.214    -0.423    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.296    -0.127    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_memory_w_r/mem_dina_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.141ns (26.400%)  route 0.393ns (73.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          0.569    -0.482    u_memory_w_r/CLK
    SLICE_X9Y110         FDRE                                         r  u_memory_w_r/mem_dina_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_memory_w_r/mem_dina_reg[15]/Q
                         net (fo=1, routed)           0.393     0.053    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[15]
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          0.882    -0.209    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.214    -0.423    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.296    -0.127    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_memory_w_r/mem_dina_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.148ns (30.687%)  route 0.334ns (69.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          0.569    -0.482    u_memory_w_r/CLK
    SLICE_X8Y110         FDRE                                         r  u_memory_w_r/mem_dina_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110         FDRE (Prop_fdre_C_Q)         0.148    -0.334 r  u_memory_w_r/mem_dina_reg[13]/Q
                         net (fo=1, routed)           0.334     0.001    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[13]
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          0.882    -0.209    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.214    -0.423    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.243    -0.180    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_memory_w_r/mem_dina_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.066%)  route 0.400ns (73.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          0.569    -0.482    u_memory_w_r/CLK
    SLICE_X9Y110         FDRE                                         r  u_memory_w_r/mem_dina_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_memory_w_r/mem_dina_reg[10]/Q
                         net (fo=1, routed)           0.400     0.059    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[10]
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          0.882    -0.209    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.214    -0.423    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.296    -0.127    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 u_memory_w_r/mem_dina_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.141ns (23.945%)  route 0.448ns (76.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          0.569    -0.482    u_memory_w_r/CLK
    SLICE_X9Y110         FDRE                                         r  u_memory_w_r/mem_dina_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_memory_w_r/mem_dina_reg[9]/Q
                         net (fo=1, routed)           0.448     0.107    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          0.882    -0.209    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.214    -0.423    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.296    -0.127    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 u_memory_w_r/mem_ena_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/mem_ena_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.813%)  route 0.195ns (51.187%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          0.569    -0.482    u_memory_w_r/CLK
    SLICE_X9Y111         FDPE                                         r  u_memory_w_r/mem_ena_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDPE (Prop_fdpe_C_Q)         0.141    -0.341 r  u_memory_w_r/mem_ena_reg_P/Q
                         net (fo=1, routed)           0.195    -0.145    u_memory_w_r/mem_ena_reg_P_n_0
    SLICE_X8Y109         LUT3 (Prop_lut3_I0_O)        0.045    -0.100 r  u_memory_w_r/u_led_mem_i_1/O
                         net (fo=4, routed)           0.000    -0.100    u_memory_w_r/ena
    SLICE_X8Y109         FDCE                                         r  u_memory_w_r/mem_ena_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          0.840    -0.250    u_memory_w_r/CLK
    SLICE_X8Y109         FDCE                                         r  u_memory_w_r/mem_ena_reg_C/C
                         clock pessimism             -0.214    -0.465    
    SLICE_X8Y109         FDCE (Hold_fdce_C_D)         0.120    -0.345    u_memory_w_r/mem_ena_reg_C
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_div
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { u_clk_div/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y44    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y44    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0   u_clk_div/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X7Y112    u_memory_w_r/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X7Y112    u_memory_w_r/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X5Y112    u_memory_w_r/cnt_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X7Y113    u_memory_w_r/cnt_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X5Y113    u_memory_w_r/cnt_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X7Y113    u_memory_w_r/cnt_reg[18]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X7Y112    u_memory_w_r/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X7Y112    u_memory_w_r/cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X5Y112    u_memory_w_r/cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X4Y112    u_memory_w_r/flag_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X6Y112    u_memory_w_r/led_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X6Y112    u_memory_w_r/led_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X6Y112    u_memory_w_r/led_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X6Y112    u_memory_w_r/led_reg[4]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X9Y111    u_memory_w_r/mem_ena_reg_P/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X7Y112    u_memory_w_r/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X7Y112    u_memory_w_r/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X7Y112    u_memory_w_r/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X5Y112    u_memory_w_r/cnt_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X7Y113    u_memory_w_r/cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X5Y113    u_memory_w_r/cnt_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X7Y113    u_memory_w_r/cnt_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X5Y113    u_memory_w_r/cnt_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X7Y110    u_memory_w_r/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X5Y113    u_memory_w_r/cnt_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X7Y114    u_memory_w_r/cnt_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_div
  To Clock:  clkfbout_clk_div

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_div
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clk_div/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   u_clk_div/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_div
  To Clock:  clk_out1_clk_div

Setup :            0  Failing Endpoints,  Worst Slack       94.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.769ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.482ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/mem_ena_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 0.828ns (17.201%)  route 3.986ns (82.799%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 98.024 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          1.705    -2.286    u_memory_w_r/CLK
    SLICE_X7Y114         FDCE                                         r  u_memory_w_r/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.456    -1.830 f  u_memory_w_r/cnt_reg[24]/Q
                         net (fo=2, routed)           0.877    -0.953    u_memory_w_r/p_0_in[7]
    SLICE_X7Y114         LUT4 (Prop_lut4_I1_O)        0.124    -0.829 f  u_memory_w_r/cnt[31]_i_8/O
                         net (fo=1, routed)           0.845     0.016    u_memory_w_r/cnt[31]_i_8_n_0
    SLICE_X7Y114         LUT4 (Prop_lut4_I0_O)        0.124     0.140 f  u_memory_w_r/cnt[31]_i_4/O
                         net (fo=38, routed)          1.334     1.474    u_memory_w_r/cnt[31]_i_4_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I1_O)        0.124     1.598 f  u_memory_w_r/mem_ena_reg_LDC_i_1/O
                         net (fo=2, routed)           0.930     2.527    u_memory_w_r/mem_ena_reg_LDC_i_1_n_0
    SLICE_X9Y111         FDPE                                         f  u_memory_w_r/mem_ena_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          1.508    98.024    u_memory_w_r/CLK
    SLICE_X9Y111         FDPE                                         r  u_memory_w_r/mem_ena_reg_P/C
                         clock pessimism             -0.429    97.595    
                         clock uncertainty           -0.226    97.368    
    SLICE_X9Y111         FDPE (Recov_fdpe_C_PRE)     -0.359    97.009    u_memory_w_r/mem_ena_reg_P
  -------------------------------------------------------------------
                         required time                         97.009    
                         arrival time                          -2.527    
  -------------------------------------------------------------------
                         slack                                 94.482    

Slack (MET) :             94.669ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/mem_wea_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 0.828ns (17.894%)  route 3.799ns (82.106%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 98.026 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          1.705    -2.286    u_memory_w_r/CLK
    SLICE_X5Y113         FDCE                                         r  u_memory_w_r/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDCE (Prop_fdce_C_Q)         0.456    -1.830 f  u_memory_w_r/cnt_reg[19]/Q
                         net (fo=36, routed)          1.309    -0.521    u_memory_w_r/p_0_in[12]
    SLICE_X5Y112         LUT4 (Prop_lut4_I2_O)        0.124    -0.397 f  u_memory_w_r/mem_ena_reg_LDC_i_4/O
                         net (fo=1, routed)           0.768     0.371    u_memory_w_r/mem_ena_reg_LDC_i_4_n_0
    SLICE_X7Y111         LUT5 (Prop_lut5_I3_O)        0.124     0.495 f  u_memory_w_r/mem_ena_reg_LDC_i_3/O
                         net (fo=4, routed)           0.776     1.272    u_memory_w_r/mem_ena_reg_LDC_i_3_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I0_O)        0.124     1.396 f  u_memory_w_r/mem_wea_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.945     2.341    u_memory_w_r/mem_wea_reg[0]_LDC_i_1_n_0
    SLICE_X10Y112        FDPE                                         f  u_memory_w_r/mem_wea_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          1.510    98.026    u_memory_w_r/CLK
    SLICE_X10Y112        FDPE                                         r  u_memory_w_r/mem_wea_reg[0]_P/C
                         clock pessimism             -0.429    97.597    
                         clock uncertainty           -0.226    97.370    
    SLICE_X10Y112        FDPE (Recov_fdpe_C_PRE)     -0.361    97.009    u_memory_w_r/mem_wea_reg[0]_P
  -------------------------------------------------------------------
                         required time                         97.010    
                         arrival time                          -2.341    
  -------------------------------------------------------------------
                         slack                                 94.669    

Slack (MET) :             95.001ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/mem_ena_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.828ns (19.095%)  route 3.508ns (80.905%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 98.025 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          1.705    -2.286    u_memory_w_r/CLK
    SLICE_X5Y113         FDCE                                         r  u_memory_w_r/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDCE (Prop_fdce_C_Q)         0.456    -1.830 r  u_memory_w_r/cnt_reg[19]/Q
                         net (fo=36, routed)          1.309    -0.521    u_memory_w_r/p_0_in[12]
    SLICE_X5Y112         LUT4 (Prop_lut4_I2_O)        0.124    -0.397 r  u_memory_w_r/mem_ena_reg_LDC_i_4/O
                         net (fo=1, routed)           0.768     0.371    u_memory_w_r/mem_ena_reg_LDC_i_4_n_0
    SLICE_X7Y111         LUT5 (Prop_lut5_I3_O)        0.124     0.495 r  u_memory_w_r/mem_ena_reg_LDC_i_3/O
                         net (fo=4, routed)           0.929     1.425    u_memory_w_r/mem_ena_reg_LDC_i_3_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     1.549 f  u_memory_w_r/mem_ena_reg_LDC_i_2/O
                         net (fo=2, routed)           0.501     2.050    u_memory_w_r/mem_ena_reg_LDC_i_2_n_0
    SLICE_X8Y109         FDCE                                         f  u_memory_w_r/mem_ena_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          1.509    98.025    u_memory_w_r/CLK
    SLICE_X8Y109         FDCE                                         r  u_memory_w_r/mem_ena_reg_C/C
                         clock pessimism             -0.429    97.596    
                         clock uncertainty           -0.226    97.369    
    SLICE_X8Y109         FDCE (Recov_fdce_C_CLR)     -0.319    97.050    u_memory_w_r/mem_ena_reg_C
  -------------------------------------------------------------------
                         required time                         97.050    
                         arrival time                          -2.050    
  -------------------------------------------------------------------
                         slack                                 95.001    

Slack (MET) :             95.196ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/mem_wea_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.828ns (20.432%)  route 3.224ns (79.568%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 98.023 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          1.705    -2.286    u_memory_w_r/CLK
    SLICE_X7Y114         FDCE                                         r  u_memory_w_r/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.456    -1.830 r  u_memory_w_r/cnt_reg[24]/Q
                         net (fo=2, routed)           0.877    -0.953    u_memory_w_r/p_0_in[7]
    SLICE_X7Y114         LUT4 (Prop_lut4_I1_O)        0.124    -0.829 r  u_memory_w_r/cnt[31]_i_8/O
                         net (fo=1, routed)           0.845     0.016    u_memory_w_r/cnt[31]_i_8_n_0
    SLICE_X7Y114         LUT4 (Prop_lut4_I0_O)        0.124     0.140 r  u_memory_w_r/cnt[31]_i_4/O
                         net (fo=38, routed)          0.962     1.102    u_memory_w_r/cnt[31]_i_4_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I4_O)        0.124     1.226 f  u_memory_w_r/mem_wea_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.540     1.766    u_memory_w_r/mem_wea_reg[0]_LDC_i_2_n_0
    SLICE_X9Y112         FDCE                                         f  u_memory_w_r/mem_wea_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          1.507    98.023    u_memory_w_r/CLK
    SLICE_X9Y112         FDCE                                         r  u_memory_w_r/mem_wea_reg[0]_C/C
                         clock pessimism             -0.429    97.594    
                         clock uncertainty           -0.226    97.368    
    SLICE_X9Y112         FDCE (Recov_fdce_C_CLR)     -0.405    96.963    u_memory_w_r/mem_wea_reg[0]_C
  -------------------------------------------------------------------
                         required time                         96.963    
                         arrival time                          -1.766    
  -------------------------------------------------------------------
                         slack                                 95.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 u_memory_w_r/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/mem_ena_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.186ns (26.127%)  route 0.526ns (73.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          0.597    -0.454    u_memory_w_r/CLK
    SLICE_X7Y110         FDCE                                         r  u_memory_w_r/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDCE (Prop_fdce_C_Q)         0.141    -0.313 r  u_memory_w_r/cnt_reg[1]/Q
                         net (fo=6, routed)           0.344     0.031    u_memory_w_r/cnt_reg_n_0_[1]
    SLICE_X8Y111         LUT6 (Prop_lut6_I1_O)        0.045     0.076 f  u_memory_w_r/mem_ena_reg_LDC_i_2/O
                         net (fo=2, routed)           0.182     0.258    u_memory_w_r/mem_ena_reg_LDC_i_2_n_0
    SLICE_X8Y109         FDCE                                         f  u_memory_w_r/mem_ena_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          0.840    -0.250    u_memory_w_r/CLK
    SLICE_X8Y109         FDCE                                         r  u_memory_w_r/mem_ena_reg_C/C
                         clock pessimism             -0.193    -0.444    
    SLICE_X8Y109         FDCE (Remov_fdce_C_CLR)     -0.067    -0.511    u_memory_w_r/mem_ena_reg_C
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 u_memory_w_r/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/mem_wea_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.700%)  route 0.538ns (74.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          0.597    -0.454    u_memory_w_r/CLK
    SLICE_X4Y110         FDCE                                         r  u_memory_w_r/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.141    -0.313 f  u_memory_w_r/cnt_reg[0]/Q
                         net (fo=7, routed)           0.350     0.038    u_memory_w_r/cnt_reg_n_0_[0]
    SLICE_X8Y111         LUT6 (Prop_lut6_I1_O)        0.045     0.083 f  u_memory_w_r/mem_wea_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.187     0.270    u_memory_w_r/mem_wea_reg[0]_LDC_i_2_n_0
    SLICE_X9Y112         FDCE                                         f  u_memory_w_r/mem_wea_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          0.838    -0.253    u_memory_w_r/CLK
    SLICE_X9Y112         FDCE                                         r  u_memory_w_r/mem_wea_reg[0]_C/C
                         clock pessimism             -0.193    -0.447    
    SLICE_X9Y112         FDCE (Remov_fdce_C_CLR)     -0.092    -0.539    u_memory_w_r/mem_wea_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 u_memory_w_r/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/mem_ena_reg_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.081%)  route 0.656ns (77.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          0.597    -0.454    u_memory_w_r/CLK
    SLICE_X7Y110         FDCE                                         r  u_memory_w_r/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDCE (Prop_fdce_C_Q)         0.141    -0.313 r  u_memory_w_r/cnt_reg[1]/Q
                         net (fo=6, routed)           0.340     0.027    u_memory_w_r/cnt_reg_n_0_[1]
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.045     0.072 f  u_memory_w_r/mem_ena_reg_LDC_i_1/O
                         net (fo=2, routed)           0.317     0.389    u_memory_w_r/mem_ena_reg_LDC_i_1_n_0
    SLICE_X9Y111         FDPE                                         f  u_memory_w_r/mem_ena_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          0.840    -0.251    u_memory_w_r/CLK
    SLICE_X9Y111         FDPE                                         r  u_memory_w_r/mem_ena_reg_P/C
                         clock pessimism             -0.193    -0.445    
    SLICE_X9Y111         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.540    u_memory_w_r/mem_ena_reg_P
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 u_memory_w_r/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/mem_wea_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.186ns (19.918%)  route 0.748ns (80.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          0.597    -0.454    u_memory_w_r/CLK
    SLICE_X5Y110         FDCE                                         r  u_memory_w_r/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.141    -0.313 f  u_memory_w_r/cnt_reg[2]/Q
                         net (fo=6, routed)           0.415     0.103    u_memory_w_r/cnt_reg_n_0_[2]
    SLICE_X8Y111         LUT6 (Prop_lut6_I4_O)        0.045     0.148 f  u_memory_w_r/mem_wea_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.332     0.480    u_memory_w_r/mem_wea_reg[0]_LDC_i_1_n_0
    SLICE_X10Y112        FDPE                                         f  u_memory_w_r/mem_wea_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=74, routed)          0.838    -0.253    u_memory_w_r/CLK
    SLICE_X10Y112        FDPE                                         r  u_memory_w_r/mem_wea_reg[0]_P/C
                         clock pessimism             -0.193    -0.447    
    SLICE_X10Y112        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.518    u_memory_w_r/mem_wea_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.998    





