{
  "design": {
    "design_info": {
      "boundary_crc": "0x5A6C2F3C5A6C2F3C",
      "device": "xck26-sfvc784-2LV-c",
      "gen_directory": "../../../../ug3-seeg.gen/sources_1/bd/cable_delay_tester",
      "name": "cable_delay_tester",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1"
    },
    "design_tree": {
      "zynq_ultra_ps_e_0": "",
      "clk_wiz_0": "",
      "xlconstant_3": "",
      "ila_rhs": "",
      "reset_rhs": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "rst_ps8_0_99M": "",
      "rhs_spi_master_0": "",
      "rhd_2048_0": "",
      "rhs_256_0": ""
    },
    "ports": {
      "MISO_RHS": {
        "direction": "I"
      },
      "MOSI_RHS": {
        "direction": "O"
      },
      "CS_RHS": {
        "direction": "O"
      },
      "SCLK_RHS": {
        "direction": "O"
      }
    },
    "components": {
      "zynq_ultra_ps_e_0": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.5",
        "xci_name": "cable_delay_tester_zynq_ultra_ps_e_0_0",
        "xci_path": "ip\\cable_delay_tester_zynq_ultra_ps_e_0_0\\cable_delay_tester_zynq_ultra_ps_e_0_0.xci",
        "inst_hier_path": "zynq_ultra_ps_e_0",
        "parameters": {
          "PSU_BANK_0_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_1_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_2_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_3_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0xFFFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x800000000"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_MIO_0_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_0_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_10_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_10_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_11_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_11_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_12_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_12_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_12_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_13_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_13_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_13_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_14_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_14_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_14_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_15_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_15_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_15_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_16_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_16_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_16_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_17_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_17_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_17_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_18_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_18_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_18_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_19_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_19_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_19_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_1_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_1_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_20_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_20_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_20_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_21_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_21_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_21_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_22_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_22_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_22_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_22_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_23_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_23_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_23_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_23_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_24_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_24_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_25_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_25_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_27_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_27_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_28_DIRECTION": {
            "value": "<Select>"
          },
          "PSU_MIO_29_DIRECTION": {
            "value": "<Select>"
          },
          "PSU_MIO_29_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_29_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_2_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_2_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_30_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_30_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_32_DIRECTION": {
            "value": "<Select>"
          },
          "PSU_MIO_32_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_32_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_32_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_33_DIRECTION": {
            "value": "<Select>"
          },
          "PSU_MIO_33_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_33_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_33_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_34_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_34_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_34_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_34_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_35_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_35_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_36_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_36_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_38_DIRECTION": {
            "value": "<Select>"
          },
          "PSU_MIO_38_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_38_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_39_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_39_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_39_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_3_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_3_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_40_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_40_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_40_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_41_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_41_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_41_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_42_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_42_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_42_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_43_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_43_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_44_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_44_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_46_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_46_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_47_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_47_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_48_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_48_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_49_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_49_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_4_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_4_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_50_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_50_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_51_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_51_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_54_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_54_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_56_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_56_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_57_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_57_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_58_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_58_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_59_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_59_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_5_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_5_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_60_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_60_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_61_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_61_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_62_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_62_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_63_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_63_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_66_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_66_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_68_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_68_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_69_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_69_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_6_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_6_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_76_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_76_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_77_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_77_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_7_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_7_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_7_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_8_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_8_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_8_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_9_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_9_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": [
              "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#SPI 1#GPIO0 MIO#GPIO0 MIO#SPI 1#SPI 1#SPI 1#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0",
              "MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#I2C 1#I2C 1#UART 0#UART 0###PCIE#PMU GPI 5####PMU GPO 3#UART 1#UART 1######SD 1#USB0 Reset#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB",
              "0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1##"
            ]
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#sclk_out#gpio0[7]#gpio0[8]#n_ss_out[0]#miso#mosi#gpio0[12]#gpio0[13]#gpio0[14]#gpio0[15]#gpio0[16]#gpio0[17]#gpio0[18]#gpio0[19]#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#scl_out#sda_out#rxd#txd###reset_n#gpi[5]####gpo[3]#txd#rxd######sdio1_bus_pow#reset#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]##"
          },
          "PSU_SD0_INTERNAL_BUS_WIDTH": {
            "value": "4"
          },
          "PSU_SD1_INTERNAL_BUS_WIDTH": {
            "value": "4"
          },
          "PSU_USB3__DUAL_CLOCK_ENABLE": {
            "value": "1"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "1066.656006"
          },
          "PSU__AFI0_COHERENCY": {
            "value": "0"
          },
          "PSU__CAN1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1333.333008"
          },
          "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": {
            "value": "1333.333"
          },
          "PSU__CRF_APB__ACPU_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__ACPU__FRAC_ENABLED": {
            "value": "1"
          },
          "PSU__CRF_APB__APLL_CTRL__FRACFREQ": {
            "value": "1333.333"
          },
          "PSU__CRF_APB__APLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__APLL_FRAC_CFG__ENABLED": {
            "value": "1"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
            "value": "1200"
          },
          "PSU__CRF_APB__DDR_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "444.444336"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__DPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL": {
            "value": "VPLL"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ": {
            "value": "533.33"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__VPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.999500"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": {
            "value": "533.333"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1499.984985"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__IOPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRL_APB__PCAP_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__PCAP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
            "value": "4.999950"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ": {
            "value": "96.968727"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__RPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": {
            "value": "19.999800"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ": {
            "value": "20"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3__ENABLE": {
            "value": "1"
          },
          "PSU__CSUPMU__PERIPHERAL__VALID": {
            "value": "1"
          },
          "PSU__DDRC__BG_ADDR_COUNT": {
            "value": "1"
          },
          "PSU__DDRC__BRC_MAPPING": {
            "value": "ROW_BANK_COL"
          },
          "PSU__DDRC__BUS_WIDTH": {
            "value": "64 Bit"
          },
          "PSU__DDRC__CL": {
            "value": "16"
          },
          "PSU__DDRC__CLOCK_STOP_EN": {
            "value": "0"
          },
          "PSU__DDRC__COMPONENTS": {
            "value": "Components"
          },
          "PSU__DDRC__CWL": {
            "value": "14"
          },
          "PSU__DDRC__DDR4_ADDR_MAPPING": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CAL_MODE_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CRC_CONTROL": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_MODE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_RANGE": {
            "value": "Normal (0-85)"
          },
          "PSU__DDRC__DEVICE_CAPACITY": {
            "value": "8192 MBits"
          },
          "PSU__DDRC__DM_DBI": {
            "value": "DM_NO_DBI"
          },
          "PSU__DDRC__DRAM_WIDTH": {
            "value": "16 Bits"
          },
          "PSU__DDRC__ECC": {
            "value": "Disabled"
          },
          "PSU__DDRC__FGRM": {
            "value": "1X"
          },
          "PSU__DDRC__LP_ASR": {
            "value": "manual normal"
          },
          "PSU__DDRC__MEMORY_TYPE": {
            "value": "DDR 4"
          },
          "PSU__DDRC__PARITY_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__PER_BANK_REFRESH": {
            "value": "0"
          },
          "PSU__DDRC__PHY_DBI_MODE": {
            "value": "0"
          },
          "PSU__DDRC__RANK_ADDR_COUNT": {
            "value": "0"
          },
          "PSU__DDRC__ROW_ADDR_COUNT": {
            "value": "16"
          },
          "PSU__DDRC__SELF_REF_ABORT": {
            "value": "0"
          },
          "PSU__DDRC__SPEED_BIN": {
            "value": "DDR4_2400R"
          },
          "PSU__DDRC__STATIC_RD_MODE": {
            "value": "0"
          },
          "PSU__DDRC__TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_READ_GATE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PSU__DDRC__T_FAW": {
            "value": "30.0"
          },
          "PSU__DDRC__T_RAS_MIN": {
            "value": "33"
          },
          "PSU__DDRC__T_RC": {
            "value": "47.06"
          },
          "PSU__DDRC__T_RCD": {
            "value": "16"
          },
          "PSU__DDRC__T_RP": {
            "value": "16"
          },
          "PSU__DDRC__VREF": {
            "value": "1"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "1"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "600.000"
          },
          "PSU__DLL__ISUSED": {
            "value": "1"
          },
          "PSU__FPDMASTERS_COHERENCY": {
            "value": "0"
          },
          "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__FPGA_PL0_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL1_ENABLE": {
            "value": "0"
          },
          "PSU__FPGA_PL2_ENABLE": {
            "value": "0"
          },
          "PSU__GPIO0_MIO__IO": {
            "value": "MIO 0 .. 25"
          },
          "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO_EMIO_WIDTH": {
            "value": "4"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__IO": {
            "value": "4"
          },
          "PSU__I2C0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__I2C1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C1__PERIPHERAL__IO": {
            "value": "MIO 24 .. 25"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__MAXIGP2__DATA_WIDTH": {
            "value": "32"
          },
          "PSU__OVERRIDE__BASIC_CLOCK": {
            "value": "0"
          },
          "PSU__PCIE__ACS_VIOLATION": {
            "value": "0"
          },
          "PSU__PCIE__AER_CAPABILITY": {
            "value": "1"
          },
          "PSU__PCIE__ATOMICOP_EGRESS_BLOCKED": {
            "value": "0"
          },
          "PSU__PCIE__BAR0_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__BAR0_VAL": {
            "value": "0x0"
          },
          "PSU__PCIE__BAR1_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__BAR1_VAL": {
            "value": "0x0"
          },
          "PSU__PCIE__BAR2_VAL": {
            "value": "0x0"
          },
          "PSU__PCIE__BAR3_VAL": {
            "value": "0x0"
          },
          "PSU__PCIE__BAR4_VAL": {
            "value": "0x0"
          },
          "PSU__PCIE__BAR5_VAL": {
            "value": "0x0"
          },
          "PSU__PCIE__CLASS_CODE_BASE": {
            "value": "0x06"
          },
          "PSU__PCIE__CLASS_CODE_INTERFACE": {
            "value": "0x0"
          },
          "PSU__PCIE__CLASS_CODE_SUB": {
            "value": "0x4"
          },
          "PSU__PCIE__CLASS_CODE_VALUE": {
            "value": "0x60400"
          },
          "PSU__PCIE__COMPLETER_ABORT": {
            "value": "0"
          },
          "PSU__PCIE__COMPLTION_TIMEOUT": {
            "value": "0"
          },
          "PSU__PCIE__CORRECTABLE_INT_ERR": {
            "value": "0"
          },
          "PSU__PCIE__CRS_SW_VISIBILITY": {
            "value": "1"
          },
          "PSU__PCIE__DEVICE_ID": {
            "value": "0xD011"
          },
          "PSU__PCIE__DEVICE_PORT_TYPE": {
            "value": "Root Port"
          },
          "PSU__PCIE__ECRC_CHECK": {
            "value": "0"
          },
          "PSU__PCIE__ECRC_ERR": {
            "value": "0"
          },
          "PSU__PCIE__ECRC_GEN": {
            "value": "0"
          },
          "PSU__PCIE__EROM_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__EROM_VAL": {
            "value": "0x0"
          },
          "PSU__PCIE__FLOW_CONTROL_ERR": {
            "value": "0"
          },
          "PSU__PCIE__FLOW_CONTROL_PROTOCOL_ERR": {
            "value": "0"
          },
          "PSU__PCIE__HEADER_LOG_OVERFLOW": {
            "value": "0"
          },
          "PSU__PCIE__INTX_GENERATION": {
            "value": "1"
          },
          "PSU__PCIE__LANE0__ENABLE": {
            "value": "1"
          },
          "PSU__PCIE__LANE0__IO": {
            "value": "GT Lane0"
          },
          "PSU__PCIE__LANE1__ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__LANE2__ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__LANE3__ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__LINK_SPEED": {
            "value": "5.0 Gb/s"
          },
          "PSU__PCIE__MAXIMUM_LINK_WIDTH": {
            "value": "x1"
          },
          "PSU__PCIE__MAX_PAYLOAD_SIZE": {
            "value": "256 bytes"
          },
          "PSU__PCIE__MC_BLOCKED_TLP": {
            "value": "0"
          },
          "PSU__PCIE__MULTIHEADER": {
            "value": "0"
          },
          "PSU__PCIE__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE": {
            "value": "1"
          },
          "PSU__PCIE__PERIPHERAL__ROOTPORT_IO": {
            "value": "MIO 30"
          },
          "PSU__PCIE__PERM_ROOT_ERR_UPDATE": {
            "value": "0"
          },
          "PSU__PCIE__RECEIVER_ERR": {
            "value": "0"
          },
          "PSU__PCIE__RECEIVER_OVERFLOW": {
            "value": "0"
          },
          "PSU__PCIE__REF_CLK_FREQ": {
            "value": "100"
          },
          "PSU__PCIE__REF_CLK_SEL": {
            "value": "Ref Clk1"
          },
          "PSU__PCIE__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__PCIE__REVISION_ID": {
            "value": "0x0"
          },
          "PSU__PCIE__SUBSYSTEM_ID": {
            "value": "0x7"
          },
          "PSU__PCIE__SUBSYSTEM_VENDOR_ID": {
            "value": "0x10EE"
          },
          "PSU__PCIE__SURPRISE_DOWN": {
            "value": "0"
          },
          "PSU__PCIE__TLP_PREFIX_BLOCKED": {
            "value": "0"
          },
          "PSU__PCIE__UNCORRECTABL_INT_ERR": {
            "value": "0"
          },
          "PSU__PCIE__VENDOR_ID": {
            "value": "0x10EE"
          },
          "PSU__PL_CLK0_BUF": {
            "value": "TRUE"
          },
          "PSU__PMU_COHERENCY": {
            "value": "0"
          },
          "PSU__PMU__AIBACK__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPI__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPO__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI0__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI1__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI2__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI3__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI4__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI5__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPI5__IO": {
            "value": "MIO 31"
          },
          "PSU__PMU__GPO0__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO1__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO2__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO3__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO3__IO": {
            "value": "MIO 35"
          },
          "PSU__PMU__GPO3__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO4__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO5__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__PLERROR__ENABLE": {
            "value": "0"
          },
          "PSU__PRESET_APPLIED": {
            "value": "1"
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;1|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;1|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;1|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": [
              "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;1|LPD;USB3_1;FF9E0000;FF9EFFFF;1|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;1|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;1|FPD;PCIE_LOW;E0000000;EFFFFFFF;1|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;1|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;1|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;1|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;1|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;0|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display",
              "Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
            ]
          },
          "PSU__PSS_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__QSPI_COHERENCY": {
            "value": "0"
          },
          "PSU__QSPI_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__QSPI__GRP_FBCLK__ENABLE": {
            "value": "0"
          },
          "PSU__QSPI__PERIPHERAL__DATA_MODE": {
            "value": "x4"
          },
          "PSU__QSPI__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__PERIPHERAL__IO": {
            "value": "MIO 0 .. 5"
          },
          "PSU__QSPI__PERIPHERAL__MODE": {
            "value": "Single"
          },
          "PSU__SAXIGP0__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SD0__CLK_100_SDR_OTAP_DLY": {
            "value": "0x3"
          },
          "PSU__SD0__CLK_200_SDR_OTAP_DLY": {
            "value": "0x3"
          },
          "PSU__SD0__CLK_50_DDR_ITAP_DLY": {
            "value": "0x3D"
          },
          "PSU__SD0__CLK_50_DDR_OTAP_DLY": {
            "value": "0x4"
          },
          "PSU__SD0__CLK_50_SDR_ITAP_DLY": {
            "value": "0x15"
          },
          "PSU__SD0__CLK_50_SDR_OTAP_DLY": {
            "value": "0x5"
          },
          "PSU__SD0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SD0__RESET__ENABLE": {
            "value": "1"
          },
          "PSU__SD1_COHERENCY": {
            "value": "0"
          },
          "PSU__SD1_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD1__CLK_50_SDR_ITAP_DLY": {
            "value": "0x15"
          },
          "PSU__SD1__CLK_50_SDR_OTAP_DLY": {
            "value": "0x5"
          },
          "PSU__SD1__DATA_TRANSFER_MODE": {
            "value": "4Bit"
          },
          "PSU__SD1__GRP_CD__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_CD__IO": {
            "value": "MIO 45"
          },
          "PSU__SD1__GRP_POW__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_POW__IO": {
            "value": "MIO 43"
          },
          "PSU__SD1__GRP_WP__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__PERIPHERAL__IO": {
            "value": "MIO 46 .. 51"
          },
          "PSU__SD1__SLOT_TYPE": {
            "value": "SD 2.0"
          },
          "PSU__SPI1__GRP_SS0__IO": {
            "value": "MIO 9"
          },
          "PSU__SPI1__GRP_SS1__ENABLE": {
            "value": "0"
          },
          "PSU__SPI1__GRP_SS2__ENABLE": {
            "value": "0"
          },
          "PSU__SPI1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SPI1__PERIPHERAL__IO": {
            "value": "MIO 6 .. 11"
          },
          "PSU__SWDT0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT1__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__TTC0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC0__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC1__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC2__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC3__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART0__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART0__PERIPHERAL__IO": {
            "value": "MIO 26 .. 27"
          },
          "PSU__UART1__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART1__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART1__PERIPHERAL__IO": {
            "value": "MIO 36 .. 37"
          },
          "PSU__USB0_COHERENCY": {
            "value": "0"
          },
          "PSU__USB0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB0__PERIPHERAL__IO": {
            "value": "MIO 52 .. 63"
          },
          "PSU__USB0__REF_CLK_FREQ": {
            "value": "26"
          },
          "PSU__USB0__REF_CLK_SEL": {
            "value": "Ref Clk0"
          },
          "PSU__USB0__RESET__ENABLE": {
            "value": "1"
          },
          "PSU__USB0__RESET__IO": {
            "value": "MIO 44"
          },
          "PSU__USB1_COHERENCY": {
            "value": "0"
          },
          "PSU__USB1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB1__PERIPHERAL__IO": {
            "value": "MIO 64 .. 75"
          },
          "PSU__USB2_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB2_1__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB3_0__PERIPHERAL__IO": {
            "value": "GT Lane2"
          },
          "PSU__USB3_1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__USB__RESET__MODE": {
            "value": "Shared MIO Pin"
          },
          "PSU__USB__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__USE__IRQ0": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP0": {
            "value": "0"
          },
          "PSU__USE__M_AXI_GP1": {
            "value": "0"
          },
          "PSU__USE__M_AXI_GP2": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP0": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI_HPM0_LPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x80000000",
              "maximum": "0x9FFFFFFF",
              "width": "40"
            }
          },
          "S_AXI_HPC0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP0"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "40",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_HPM0_LPD:LPD_AFI_FS": {
                    "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                    "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                    "base_address": "0x80000000",
                    "range": "512M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_00": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                    "base_address": "0xB0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_01": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                    "base_address": "0x000500000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_10": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                    "base_address": "0x004800000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_00": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                    "base_address": "0xA0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_01": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                    "base_address": "0x000400000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_10": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                    "base_address": "0x001000000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "cable_delay_tester_clk_wiz_0_0",
        "xci_path": "ip\\cable_delay_tester_clk_wiz_0_0\\cable_delay_tester_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "138.648"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "232.987"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "78"
          },
          "CLKOUT1_USED": {
            "value": "true"
          },
          "CLKOUT2_JITTER": {
            "value": "167.223"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "258.076"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "39"
          },
          "CLKOUT2_USED": {
            "value": "false"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_78M"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_39M"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "111.250"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "20.375"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "1"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "7"
          },
          "NUM_OUT_CLKS": {
            "value": "1"
          },
          "OPTIMIZE_CLOCKING_STRUCTURE_EN": {
            "value": "true"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_LOCKED": {
            "value": "true"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "xlconstant_3": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "cable_delay_tester_xlconstant_3_0",
        "xci_path": "ip\\cable_delay_tester_xlconstant_3_0\\cable_delay_tester_xlconstant_3_0.xci",
        "inst_hier_path": "xlconstant_3",
        "parameters": {
          "CONST_VAL": {
            "value": "3237937152"
          },
          "CONST_WIDTH": {
            "value": "32"
          }
        }
      },
      "ila_rhs": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "cable_delay_tester_ila_0_1",
        "xci_path": "ip\\cable_delay_tester_ila_0_1\\cable_delay_tester_ila_0_1.xci",
        "inst_hier_path": "ila_rhs",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "4096"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "9"
          },
          "C_PROBE0_WIDTH": {
            "value": "32"
          },
          "C_PROBE10_WIDTH": {
            "value": "1"
          },
          "C_PROBE1_WIDTH": {
            "value": "32"
          }
        }
      },
      "reset_rhs": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "cable_delay_tester_proc_sys_reset_1_0",
        "xci_path": "ip\\cable_delay_tester_proc_sys_reset_1_0\\cable_delay_tester_proc_sys_reset_1_0.xci",
        "inst_hier_path": "reset_rhs"
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "cable_delay_tester_xlconstant_0_1",
        "xci_path": "ip\\cable_delay_tester_xlconstant_0_1\\cable_delay_tester_xlconstant_0_1.xci",
        "inst_hier_path": "xlconstant_0"
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "cable_delay_tester_xlconstant_1_1",
        "xci_path": "ip\\cable_delay_tester_xlconstant_1_1\\cable_delay_tester_xlconstant_1_1.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "8"
          }
        }
      },
      "rst_ps8_0_99M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "cable_delay_tester_rst_ps8_0_99M_0",
        "xci_path": "ip\\cable_delay_tester_rst_ps8_0_99M_0\\cable_delay_tester_rst_ps8_0_99M_0.xci",
        "inst_hier_path": "rst_ps8_0_99M"
      },
      "rhs_spi_master_0": {
        "vlnv": "xilinx.com:module_ref:rhs_spi_master:1.0",
        "xci_name": "cable_delay_tester_rhs_spi_master_0_0",
        "xci_path": "ip\\cable_delay_tester_rhs_spi_master_0_0\\cable_delay_tester_rhs_spi_master_0_0.xci",
        "inst_hier_path": "rhs_spi_master_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "rhs_spi_master",
          "boundary_crc": "0x0"
        },
        "ports": {
          "MOSI": {
            "direction": "O"
          },
          "CS": {
            "direction": "O"
          },
          "SCLK": {
            "direction": "O"
          },
          "MISO": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rstn",
                "value_src": "constant"
              }
            }
          },
          "busy": {
            "direction": "O"
          },
          "rstn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "start": {
            "direction": "I"
          },
          "done": {
            "direction": "O"
          },
          "data_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "data_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "oversample_offset": {
            "direction": "I",
            "left": "7",
            "right": "0"
          }
        }
      },
      "rhd_2048_0": {
        "vlnv": "xilinx.com:module_ref:rhd_2048:1.0",
        "xci_name": "cable_delay_tester_rhd_2048_0_0",
        "xci_path": "ip\\cable_delay_tester_rhd_2048_0_0\\cable_delay_tester_rhd_2048_0_0.xci",
        "inst_hier_path": "rhd_2048_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "rhd_2048",
          "boundary_crc": "0x0"
        },
        "ports": {
          "rstn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rstn",
                "value_src": "constant"
              }
            }
          },
          "config_start": {
            "direction": "I"
          },
          "record_start": {
            "direction": "I"
          },
          "zcheck_start": {
            "direction": "I"
          },
          "zcheck_global_channel": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "zcheck_scale": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "zcheck_data_out": {
            "direction": "O",
            "left": "2559",
            "right": "0"
          },
          "busy": {
            "direction": "O"
          },
          "done": {
            "direction": "O"
          },
          "oversample_offset_A1": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_A2": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_B1": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_B2": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_C1": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_C2": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_D1": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_D2": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_E1": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_E2": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_F1": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_F2": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_G1": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_G2": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_H1": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_H2": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_I1": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_I2": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_J1": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_J2": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_K1": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_K2": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_L1": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_L2": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_M1": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_M2": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_N1": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_N2": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_O1": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_O2": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_P1": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_P2": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "data_out": {
            "direction": "O",
            "left": "32767",
            "right": "0"
          },
          "CS": {
            "direction": "O"
          },
          "SCLK": {
            "direction": "O"
          },
          "MOSI": {
            "direction": "O"
          },
          "MISO1_A": {
            "direction": "I"
          },
          "MISO2_A": {
            "direction": "I"
          },
          "MISO1_B": {
            "direction": "I"
          },
          "MISO2_B": {
            "direction": "I"
          },
          "MISO1_C": {
            "direction": "I"
          },
          "MISO2_C": {
            "direction": "I"
          },
          "MISO1_D": {
            "direction": "I"
          },
          "MISO2_D": {
            "direction": "I"
          },
          "MISO1_E": {
            "direction": "I"
          },
          "MISO2_E": {
            "direction": "I"
          },
          "MISO1_F": {
            "direction": "I"
          },
          "MISO2_F": {
            "direction": "I"
          },
          "MISO1_G": {
            "direction": "I"
          },
          "MISO2_G": {
            "direction": "I"
          },
          "MISO1_H": {
            "direction": "I"
          },
          "MISO2_H": {
            "direction": "I"
          },
          "MISO1_I": {
            "direction": "I"
          },
          "MISO2_I": {
            "direction": "I"
          },
          "MISO1_J": {
            "direction": "I"
          },
          "MISO2_J": {
            "direction": "I"
          },
          "MISO1_K": {
            "direction": "I"
          },
          "MISO2_K": {
            "direction": "I"
          },
          "MISO1_L": {
            "direction": "I"
          },
          "MISO2_L": {
            "direction": "I"
          },
          "MISO1_M": {
            "direction": "I"
          },
          "MISO2_M": {
            "direction": "I"
          },
          "MISO1_N": {
            "direction": "I"
          },
          "MISO2_N": {
            "direction": "I"
          },
          "MISO1_O": {
            "direction": "I"
          },
          "MISO2_O": {
            "direction": "I"
          },
          "MISO1_P": {
            "direction": "I"
          },
          "MISO2_P": {
            "direction": "I"
          },
          "channel_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "sampling_rate_20k": {
            "direction": "I"
          }
        }
      },
      "rhs_256_0": {
        "vlnv": "xilinx.com:module_ref:rhs_256:1.0",
        "xci_name": "cable_delay_tester_rhs_256_0_0",
        "xci_path": "ip\\cable_delay_tester_rhs_256_0_0\\cable_delay_tester_rhs_256_0_0.xci",
        "inst_hier_path": "rhs_256_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "rhs_256",
          "boundary_crc": "0x0"
        },
        "ports": {
          "rstn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rstn",
                "value_src": "constant"
              }
            }
          },
          "config_start": {
            "direction": "I"
          },
          "record_start": {
            "direction": "I"
          },
          "zcheck_start": {
            "direction": "I"
          },
          "zcheck_global_channel": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "zcheck_scale": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "zcheck_data_out": {
            "direction": "O",
            "left": "2559",
            "right": "0"
          },
          "busy": {
            "direction": "O"
          },
          "busy_stim": {
            "direction": "O"
          },
          "done": {
            "direction": "O"
          },
          "oversample_offset_A": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_B": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_C": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_D": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_E": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_F": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_G": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_H": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_I": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_J": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_K": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_L": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_M": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_N": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_O": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "oversample_offset_P": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "fifo_read_en": {
            "direction": "I"
          },
          "fifo_write_en_ext": {
            "direction": "I"
          },
          "fifo_rst": {
            "type": "rst",
            "direction": "I"
          },
          "fifo_valid_out": {
            "direction": "O"
          },
          "data_fifo_out": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "CS": {
            "direction": "O"
          },
          "SCLK": {
            "direction": "O"
          },
          "MOSI_A": {
            "direction": "O"
          },
          "MOSI_B": {
            "direction": "O"
          },
          "MOSI_C": {
            "direction": "O"
          },
          "MOSI_D": {
            "direction": "O"
          },
          "MOSI_E": {
            "direction": "O"
          },
          "MOSI_F": {
            "direction": "O"
          },
          "MOSI_G": {
            "direction": "O"
          },
          "MOSI_H": {
            "direction": "O"
          },
          "MOSI_I": {
            "direction": "O"
          },
          "MOSI_J": {
            "direction": "O"
          },
          "MOSI_K": {
            "direction": "O"
          },
          "MOSI_L": {
            "direction": "O"
          },
          "MOSI_M": {
            "direction": "O"
          },
          "MOSI_N": {
            "direction": "O"
          },
          "MOSI_O": {
            "direction": "O"
          },
          "MOSI_P": {
            "direction": "O"
          },
          "MISO_A": {
            "direction": "I"
          },
          "MISO_B": {
            "direction": "I"
          },
          "MISO_C": {
            "direction": "I"
          },
          "MISO_D": {
            "direction": "I"
          },
          "MISO_E": {
            "direction": "I"
          },
          "MISO_F": {
            "direction": "I"
          },
          "MISO_G": {
            "direction": "I"
          },
          "MISO_H": {
            "direction": "I"
          },
          "MISO_I": {
            "direction": "I"
          },
          "MISO_J": {
            "direction": "I"
          },
          "MISO_K": {
            "direction": "I"
          },
          "MISO_L": {
            "direction": "I"
          },
          "MISO_M": {
            "direction": "I"
          },
          "MISO_N": {
            "direction": "I"
          },
          "MISO_O": {
            "direction": "I"
          },
          "MISO_P": {
            "direction": "I"
          },
          "stim_mask_probe_select": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "stim_mask_channel_positive": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "stim_mask_channel_negative": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "stim_bipolar_mode": {
            "direction": "I"
          },
          "stim_current_step_size": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "channel_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "stim_pulse_length": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "stim_pulse_magnitude": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "stim_inter_bipulse_delay": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "stim_inter_pulse_delay": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "stim_inter_train_delay": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "stim_bipulses_per_train_count": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "stim_train_count": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "stim_charge_recovery_time": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "stim_rising_edge_first": {
            "direction": "I"
          },
          "stim_finite_mode_done": {
            "direction": "O"
          },
          "stim_finite_mode_start": {
            "direction": "I"
          },
          "stim_infinite_mode_start": {
            "direction": "I"
          },
          "stim_infinite_mode_stop": {
            "direction": "I"
          },
          "stim_waveform_data_out": {
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "MISO_RHS_1": {
        "ports": [
          "MISO_RHS",
          "ila_rhs/probe2",
          "rhs_spi_master_0/MISO"
        ]
      },
      "clk_wiz_0_clk_39M": {
        "ports": [
          "clk_wiz_0/clk_78M",
          "ila_rhs/probe8",
          "reset_rhs/slowest_sync_clk",
          "rhs_spi_master_0/clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "reset_rhs/dcm_locked"
        ]
      },
      "reset_rhs_peripheral_aresetn": {
        "ports": [
          "reset_rhs/peripheral_aresetn",
          "rhs_spi_master_0/rstn"
        ]
      },
      "rhs_spi_master_0_CS": {
        "ports": [
          "rhs_spi_master_0/CS",
          "CS_RHS",
          "ila_rhs/probe4"
        ]
      },
      "rhs_spi_master_0_MOSI": {
        "ports": [
          "rhs_spi_master_0/MOSI",
          "MOSI_RHS",
          "ila_rhs/probe3"
        ]
      },
      "rhs_spi_master_0_SCLK": {
        "ports": [
          "rhs_spi_master_0/SCLK",
          "SCLK_RHS",
          "ila_rhs/probe5"
        ]
      },
      "rhs_spi_master_0_busy": {
        "ports": [
          "rhs_spi_master_0/busy",
          "ila_rhs/probe6"
        ]
      },
      "rhs_spi_master_0_data_out": {
        "ports": [
          "rhs_spi_master_0/data_out",
          "ila_rhs/probe1"
        ]
      },
      "rhs_spi_master_0_done": {
        "ports": [
          "rhs_spi_master_0/done",
          "ila_rhs/probe7"
        ]
      },
      "rst_ps8_0_99M_peripheral_aresetn": {
        "ports": [
          "rst_ps8_0_99M/peripheral_aresetn",
          "rhd_2048_0/rstn",
          "rhs_256_0/rstn"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "rhs_spi_master_0/start"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "rhs_spi_master_0/oversample_offset"
        ]
      },
      "xlconstant_3_dout": {
        "ports": [
          "xlconstant_3/dout",
          "ila_rhs/probe0",
          "rhs_spi_master_0/data_in"
        ]
      },
      "zynq_ultra_ps_e_0_pl_clk0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk0",
          "clk_wiz_0/clk_in1",
          "zynq_ultra_ps_e_0/maxihpm0_lpd_aclk",
          "zynq_ultra_ps_e_0/saxihpc0_fpd_aclk",
          "ila_rhs/clk",
          "rst_ps8_0_99M/slowest_sync_clk",
          "rhd_2048_0/clk",
          "rhs_256_0/clk"
        ]
      },
      "zynq_ultra_ps_e_0_pl_resetn0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_resetn0",
          "reset_rhs/ext_reset_in",
          "rst_ps8_0_99M/ext_reset_in"
        ]
      }
    }
  }
}