// Seed: 4169028326
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  inout id_4;
  input id_3;
  inout id_2;
  input id_1;
  always @(posedge 1) begin
    id_4 = id_2(id_2, id_1);
  end
endmodule
