
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Thu May 26 16:41:52 2022
| Design       : m1_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_50m               20.000       {0 10}         Declared               109           2  {ex_clk_50m}
 pclk                     20.000       {0 10}         Generated (clk_in_50m)
                                                                             159           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 axi_clk0                 10.000       {0 5}          Generated (clk_in_50m)
                                                                            4149           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2}
 cmos_pclk_Inferred       1000.000     {0 500}        Declared                73           0  {cmos_pclk}
 clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                          111.111      {0 55.555}     Generated (clk_in_50m)
                                                                              78           1  {cmos_PLL/u_pll_e1/goppll/CLKOUT1}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (clk_in_50m)
                                                                             356           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.000        {0 1}          Generated (clk_in_50m)
                                                                              21           1  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                          4.000        {0 2}          Generated (clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/DQSI_DEL}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/DQSI_DEL}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK_DEL}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK_DEL}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 rx_clki_Inferred         1000.000     {0 500}        Declared               461           0  {rx_clki}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               cmos_pclk_Inferred                      
 Inferred_clock_group_0        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
 Inferred_clock_group_1        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
 Inferred_clock_group_2        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
 Inferred_clock_group_3        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
 Inferred_clock_group_4        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
 Inferred_clock_group_5        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
 Inferred_clock_group_6        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_7        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
 Inferred_clock_group_8        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
 Inferred_clock_group_9        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
 Inferred_clock_group_10       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
 Inferred_clock_group_11       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
 Inferred_clock_group_12       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
 Inferred_clock_group_13       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
 Inferred_clock_group_14       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
 Inferred_clock_group_15       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_16       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
 Inferred_clock_group_17       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
 Inferred_clock_group_18       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
 Inferred_clock_group_19       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
 Inferred_clock_group_20       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
 Inferred_clock_group_21       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
 Inferred_clock_group_22       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
 Inferred_clock_group_23       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
 Inferred_clock_group_24       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
 Inferred_clock_group_25       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_26       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
 Inferred_clock_group_27       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
 Inferred_clock_group_28       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
 Inferred_clock_group_29       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
 Inferred_clock_group_30       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
 Inferred_clock_group_31       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
 Inferred_clock_group_32       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
 Inferred_clock_group_33       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
 Inferred_clock_group_34       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
 Inferred_clock_group_35       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
 Inferred_clock_group_36       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
 Inferred_clock_group_37       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
 Inferred_clock_group_38       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
 Inferred_clock_group_39       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
 Inferred_clock_group_40       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_41       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
 Inferred_clock_group_42       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
 Inferred_clock_group_43       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
 Inferred_clock_group_44       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
 Inferred_clock_group_45       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
 Inferred_clock_group_46       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
 Inferred_clock_group_47       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
 Inferred_clock_group_48       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
 Inferred_clock_group_49       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
 Inferred_clock_group_50       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
 Inferred_clock_group_51       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
 Inferred_clock_group_52       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
 Inferred_clock_group_53       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
 Inferred_clock_group_54       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
 Inferred_clock_group_55       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
 Inferred_clock_group_56       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
 Inferred_clock_group_57       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
 Inferred_clock_group_58       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
 Inferred_clock_group_59       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
 Inferred_clock_group_60       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
 Inferred_clock_group_61       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
 Inferred_clock_group_62       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
 Inferred_clock_group_63       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
 Inferred_clock_group_64       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
 Inferred_clock_group_65       asynchronous               rx_clki_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_50m                  50.000 MHz     235.682 MHz         20.000          4.243         15.757
 pclk                        50.000 MHz     128.123 MHz         20.000          7.805         12.195
 axi_clk0                   100.000 MHz      95.859 MHz         10.000         10.432         -0.432
 cmos_pclk_Inferred           1.000 MHz     197.589 MHz       1000.000          5.061        994.939
 clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                              9.000 MHz     206.954 MHz        111.111          4.832        106.279
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                            100.000 MHz     137.817 MHz         10.000          7.256          2.744
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            500.000 MHz    1360.544 MHz          2.000          0.735          1.265
 rx_clki_Inferred             1.000 MHz     143.637 MHz       1000.000          6.962        993.038
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_50m             clk_in_50m                  15.757       0.000              0            547
 pclk                   pclk                        12.195       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         1.573       0.000              0             10
 axi_clk0               axi_clk0                    -0.432      -0.432              1          15849
 cmos_pclk_Inferred     cmos_pclk_Inferred         994.939       0.000              0            191
 clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                        clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                   106.279       0.000              0            235
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                    -8.638    -290.245             44             44
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     2.744       0.000              0           1699
 clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -5.094     -45.699             10             10
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     5.265       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.265       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.419       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred           993.038       0.000              0           1450
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_50m             clk_in_50m                   0.373       0.000              0            547
 pclk                   pclk                         0.335       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         0.150       0.000              0             10
 axi_clk0               axi_clk0                     0.029       0.000              0          15849
 cmos_pclk_Inferred     cmos_pclk_Inferred           0.239       0.000              0            191
 clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                        clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                     0.279       0.000              0            235
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                     1.846       0.000              0             44
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.310       0.000              0           1699
 clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.775       0.000              0             10
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     2.368       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.415       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.825       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred             0.132       0.000              0           1450
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        17.384       0.000              0            128
 axi_clk0               axi_clk0                     2.805       0.000              0           3909
 pclk                   axi_clk0                     5.373       0.000              0              3
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                    -4.759    -156.297             34             34
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.445       0.000              0             72
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     5.015       0.000              0            155
 rx_clki_Inferred       rx_clki_Inferred           996.611       0.000              0            423
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.556       0.000              0            128
 axi_clk0               axi_clk0                     0.461       0.000              0           3909
 pclk                   axi_clk0                     2.475       0.000              0              3
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                     2.172       0.000              0             34
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.460       0.000              0             72
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.796       0.000              0            155
 rx_clki_Inferred       rx_clki_Inferred             0.917       0.000              0            423
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_50m                                          9.291       0.000              0            109
 pclk                                                5.734       0.000              0            159
 axi_clk0                                            1.609       0.000              0           4149
 cmos_pclk_Inferred                                499.011       0.000              0             73
 clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred      54.638       0.000              0             78
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.734       0.000              0            356
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.142       0.000              0             21
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.320       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
 rx_clki_Inferred                                  498.376       0.000              0            461
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_50m             clk_in_50m                  16.519       0.000              0            547
 pclk                   pclk                        13.789       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         1.944       0.000              0             10
 axi_clk0               axi_clk0                     1.382       0.000              0          15849
 cmos_pclk_Inferred     cmos_pclk_Inferred         995.987       0.000              0            191
 clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                        clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                   107.279       0.000              0            235
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                    -7.929    -251.621             44             44
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     2.614       0.000              0           1699
 clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -3.920     -34.425             10             10
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     6.272       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.350       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.062       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred           994.485       0.000              0           1450
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_50m             clk_in_50m                   0.339       0.000              0            547
 pclk                   pclk                         0.308       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         0.410       0.000              0             10
 axi_clk0               axi_clk0                     0.108       0.000              0          15849
 cmos_pclk_Inferred     cmos_pclk_Inferred           0.284       0.000              0            191
 clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                        clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                     0.306       0.000              0            235
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                     1.880       0.000              0             44
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.307       0.000              0           1699
 clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.848       0.000              0             10
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     2.297       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.374       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.751       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred             0.178       0.000              0           1450
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        17.858       0.000              0            128
 axi_clk0               axi_clk0                     4.010       0.000              0           3909
 pclk                   axi_clk0                     6.144       0.000              0              3
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                    -3.900    -128.982             34             34
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.715       0.000              0             72
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     6.016       0.000              0            155
 rx_clki_Inferred       rx_clki_Inferred           997.255       0.000              0            423
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.519       0.000              0            128
 axi_clk0               axi_clk0                     0.422       0.000              0           3909
 pclk                   axi_clk0                     2.219       0.000              0              3
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                     2.176       0.000              0             34
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.479       0.000              0             72
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.791       0.000              0            155
 rx_clki_Inferred       rx_clki_Inferred             0.849       0.000              0            423
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_50m                                          9.654       0.000              0            109
 pclk                                                5.971       0.000              0            159
 axi_clk0                                            1.712       0.000              0           4149
 cmos_pclk_Inferred                                499.404       0.000              0             73
 clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred      54.971       0.000              0             78
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.811       0.000              0            356
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.136       0.000              0             21
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.344       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
 rx_clki_Inferred                                  498.418       0.000              0            461
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]/opit_0_inv_A2Q21/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_50m
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.723
  Launch Clock Delay      :  4.368
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.067       1.260 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N43             
 USCM_74_108/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=109)      1.804       4.368         ntclkbufg_1      
 CLMA_130_77/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]/opit_0_inv_A2Q21/CLK

 CLMA_130_77/Q0                    tco                   0.261       4.629 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.264       4.893         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [8]
 CLMA_130_76/Y2                    td                    0.384       5.277 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/gateop_perm/Z
                                   net (fanout=1)        0.425       5.702         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N27810
 CLMA_130_80/Y0                    td                    0.383       6.085 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/Z
                                   net (fanout=2)        0.577       6.662         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N27813
 CLMS_126_77/Y2                    td                    0.284       6.946 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en/opit_0_inv_L5Q_perm/Z
                                   net (fanout=16)       0.616       7.562         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N16
 CLMA_130_69/COUT                  td                    0.427       7.989 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.989         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                         0.060       8.049 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.049         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
 CLMA_130_73/COUT                  td                    0.097       8.146 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.146         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                         0.060       8.206 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.206         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
 CLMA_130_77/COUT                  td                    0.097       8.303 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.303         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
                                                         0.059       8.362 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.362         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [14]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.362         Logic Levels: 6  
                                                                                   Logic: 2.112ns(52.879%), Route: 1.882ns(47.121%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                         20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.056      21.084 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N43             
 USCM_74_108/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=109)      1.531      23.723         ntclkbufg_1      
 CLMA_130_81/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.617      24.340                          
 clock uncertainty                                      -0.050      24.290                          

 Setup time                                             -0.171      24.119                          

 Data required time                                                 24.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.119                          
 Data arrival time                                                  -8.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.757                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]/opit_0_inv_A2Q21/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_50m
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.723
  Launch Clock Delay      :  4.368
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.067       1.260 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N43             
 USCM_74_108/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=109)      1.804       4.368         ntclkbufg_1      
 CLMA_130_77/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]/opit_0_inv_A2Q21/CLK

 CLMA_130_77/Q0                    tco                   0.261       4.629 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.264       4.893         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [8]
 CLMA_130_76/Y2                    td                    0.384       5.277 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/gateop_perm/Z
                                   net (fanout=1)        0.425       5.702         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N27810
 CLMA_130_80/Y0                    td                    0.383       6.085 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/Z
                                   net (fanout=2)        0.577       6.662         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N27813
 CLMS_126_77/Y2                    td                    0.284       6.946 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en/opit_0_inv_L5Q_perm/Z
                                   net (fanout=16)       0.616       7.562         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N16
 CLMA_130_69/COUT                  td                    0.427       7.989 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.989         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                         0.060       8.049 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.049         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
 CLMA_130_73/COUT                  td                    0.097       8.146 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.146         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                         0.060       8.206 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.206         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
 CLMA_130_77/COUT                  td                    0.095       8.301 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.301         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
 CLMA_130_81/CIN                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.301         Logic Levels: 6  
                                                                                   Logic: 2.051ns(52.148%), Route: 1.882ns(47.852%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                         20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.056      21.084 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N43             
 USCM_74_108/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=109)      1.531      23.723         ntclkbufg_1      
 CLMA_130_81/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.617      24.340                          
 clock uncertainty                                      -0.050      24.290                          

 Setup time                                             -0.171      24.119                          

 Data required time                                                 24.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.119                          
 Data arrival time                                                  -8.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.818                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]/opit_0_inv_A2Q21/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_50m
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.718
  Launch Clock Delay      :  4.368
  Clock Pessimism Removal :  0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.067       1.260 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N43             
 USCM_74_108/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=109)      1.804       4.368         ntclkbufg_1      
 CLMA_130_77/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]/opit_0_inv_A2Q21/CLK

 CLMA_130_77/Q0                    tco                   0.261       4.629 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.264       4.893         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [8]
 CLMA_130_76/Y2                    td                    0.384       5.277 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/gateop_perm/Z
                                   net (fanout=1)        0.425       5.702         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N27810
 CLMA_130_80/Y0                    td                    0.383       6.085 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/Z
                                   net (fanout=2)        0.577       6.662         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N27813
 CLMS_126_77/Y2                    td                    0.284       6.946 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en/opit_0_inv_L5Q_perm/Z
                                   net (fanout=16)       0.616       7.562         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N16
 CLMA_130_69/COUT                  td                    0.427       7.989 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.989         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                         0.060       8.049 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.049         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
 CLMA_130_73/COUT                  td                    0.097       8.146 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.146         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                         0.059       8.205 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.205         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.205         Logic Levels: 5  
                                                                                   Logic: 1.955ns(50.951%), Route: 1.882ns(49.049%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                         20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.056      21.084 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N43             
 USCM_74_108/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=109)      1.526      23.718         ntclkbufg_1      
 CLMA_130_77/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.650      24.368                          
 clock uncertainty                                      -0.050      24.318                          

 Setup time                                             -0.171      24.147                          

 Data required time                                                 24.147                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.147                          
 Data arrival time                                                  -8.205                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.942                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/opit_0_inv/D
Path Group  : clk_in_50m
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.388
  Launch Clock Delay      :  3.738
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.056       1.084 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N43             
 USCM_74_108/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=109)      1.546       3.738         ntclkbufg_1      
 CLMA_130_92/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/CLK

 CLMA_130_92/Q2                    tco                   0.224       3.962 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/Q
                                   net (fanout=1)        0.137       4.099         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N254 [1]
 CLMA_130_92/M3                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/opit_0_inv/D

 Data arrival time                                                   4.099         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.067       1.260 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N43             
 USCM_74_108/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=109)      1.824       4.388         ntclkbufg_1      
 CLMA_130_92/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/opit_0_inv/CLK
 clock pessimism                                        -0.650       3.738                          
 clock uncertainty                                       0.000       3.738                          

 Hold time                                              -0.012       3.726                          

 Data required time                                                  3.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.726                          
 Data arrival time                                                  -4.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/D
Path Group  : clk_in_50m
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.388
  Launch Clock Delay      :  3.738
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.056       1.084 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N43             
 USCM_74_108/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=109)      1.546       3.738         ntclkbufg_1      
 CLMA_130_92/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/CLK

 CLMA_130_92/Q0                    tco                   0.224       3.962 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/Q
                                   net (fanout=1)        0.138       4.100         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N255 [1]
 CLMA_130_92/M2                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/D

 Data arrival time                                                   4.100         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.067       1.260 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N43             
 USCM_74_108/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=109)      1.824       4.388         ntclkbufg_1      
 CLMA_130_92/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/CLK
 clock pessimism                                        -0.650       3.738                          
 clock uncertainty                                       0.000       3.738                          

 Hold time                                              -0.012       3.726                          

 Data required time                                                  3.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.726                          
 Data arrival time                                                  -4.100                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA/opit_0_inv_L5Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA/opit_0_inv/D
Path Group  : clk_in_50m
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.365
  Launch Clock Delay      :  3.715
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.056       1.084 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N43             
 USCM_74_108/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=109)      1.523       3.715         ntclkbufg_1      
 CLMS_126_77/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA/opit_0_inv_L5Q_perm/CLK

 CLMS_126_77/Q3                    tco                   0.224       3.939 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.140       4.079         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N5
 CLMS_126_77/M2                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA/opit_0_inv/D

 Data arrival time                                                   4.079         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.538%), Route: 0.140ns(38.462%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.067       1.260 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N43             
 USCM_74_108/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=109)      1.801       4.365         ntclkbufg_1      
 CLMS_126_77/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA/opit_0_inv/CLK
 clock pessimism                                        -0.650       3.715                          
 clock uncertainty                                       0.000       3.715                          

 Hold time                                              -0.012       3.703                          

 Data required time                                                  3.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.703                          
 Data arrival time                                                  -4.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.376                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[8]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.826
  Launch Clock Delay      :  8.051
  Clock Pessimism Removal :  1.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.721 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.198         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.198 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.853       8.051         ntclkbufg_2      
 CLMS_38_121/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMS_38_121/Q0                    tco                   0.261       8.312 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.830       9.142         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_26_112/Y3                    td                    0.377       9.519 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.263       9.782         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N27857
 CLMA_26_112/Y2                    td                    0.284      10.066 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.585      10.651         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_108/Y2                    td                    0.165      10.816 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       1.027      11.843         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N21975
 CLMA_38_88/Y1                     td                    0.276      12.119 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[8]/gateop_perm/Z
                                   net (fanout=1)        1.689      13.808         u_DDR3/ddrc_paddr [8]
 HMEMC_16_1/SRB_IOL4_TX_DATA[0]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[8]

 Data arrival time                                                  13.808         Logic Levels: 4  
                                                                                   Logic: 1.363ns(23.676%), Route: 4.394ns(76.324%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283      24.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.849 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.254         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.254 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      26.826         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.170      27.996                          
 clock uncertainty                                      -0.150      27.846                          

 Setup time                                             -1.843      26.003                          

 Data required time                                                 26.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.003                          
 Data arrival time                                                 -13.808                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[5]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.826
  Launch Clock Delay      :  8.051
  Clock Pessimism Removal :  1.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.721 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.198         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.198 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.853       8.051         ntclkbufg_2      
 CLMS_38_121/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMS_38_121/Q0                    tco                   0.261       8.312 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.830       9.142         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_26_112/Y3                    td                    0.377       9.519 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.263       9.782         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N27857
 CLMA_26_112/Y2                    td                    0.284      10.066 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.585      10.651         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_108/Y2                    td                    0.165      10.816 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       0.597      11.413         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N21975
 CLMA_30_120/Y1                    td                    0.209      11.622 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[5]/gateop_perm/Z
                                   net (fanout=1)        2.151      13.773         u_DDR3/ddrc_paddr [5]
 HMEMC_16_1/SRB_IOL4_TX_DATA[2]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[5]

 Data arrival time                                                  13.773         Logic Levels: 4  
                                                                                   Logic: 1.296ns(22.649%), Route: 4.426ns(77.351%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283      24.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.849 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.254         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.254 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      26.826         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.170      27.996                          
 clock uncertainty                                      -0.150      27.846                          

 Setup time                                             -1.873      25.973                          

 Data required time                                                 25.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.973                          
 Data arrival time                                                 -13.773                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.200                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[3]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.826
  Launch Clock Delay      :  8.051
  Clock Pessimism Removal :  1.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.721 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.198         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.198 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.853       8.051         ntclkbufg_2      
 CLMS_38_121/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMS_38_121/Q0                    tco                   0.261       8.312 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.830       9.142         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_26_112/Y3                    td                    0.377       9.519 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.263       9.782         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N27857
 CLMA_26_112/Y2                    td                    0.284      10.066 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.585      10.651         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_108/Y2                    td                    0.165      10.816 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       0.436      11.252         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N21975
 CLMA_26_116/Y3                    td                    0.276      11.528 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[3]/gateop_perm/Z
                                   net (fanout=1)        2.255      13.783         u_DDR3/ddrc_paddr [3]
 HMEMC_16_1/SRB_IOL4_TX_DATA[4]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[3]

 Data arrival time                                                  13.783         Logic Levels: 4  
                                                                                   Logic: 1.363ns(23.779%), Route: 4.369ns(76.221%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283      24.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.849 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.254         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.254 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      26.826         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.170      27.996                          
 clock uncertainty                                      -0.150      27.846                          

 Setup time                                             -1.736      26.110                          

 Data required time                                                 26.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.110                          
 Data arrival time                                                 -13.783                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[5]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[5]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.996
  Launch Clock Delay      :  6.774
  Clock Pessimism Removal :  -1.222

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       4.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.849 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.254         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.254 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.520       6.774         ntclkbufg_2      
 CLMA_38_168/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[5]/opit_0_inv/CLK

 CLMA_38_168/Q3                    tco                   0.223       6.997 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[5]/opit_0_inv/Q
                                   net (fanout=1)        0.145       7.142         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [5]
 CLMA_38_168/AD                                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[5]/opit_0_inv/D

 Data arrival time                                                   7.142         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.598%), Route: 0.145ns(39.402%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.721 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.198         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.198 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.798       7.996         ntclkbufg_2      
 CLMA_38_168/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[5]/opit_0_inv/CLK
 clock pessimism                                        -1.222       6.774                          
 clock uncertainty                                       0.000       6.774                          

 Hold time                                               0.033       6.807                          

 Data required time                                                  6.807                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.807                          
 Data arrival time                                                  -7.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[1]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.006
  Launch Clock Delay      :  6.784
  Clock Pessimism Removal :  -1.222

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       4.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.849 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.254         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.254 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.530       6.784         ntclkbufg_2      
 CLMS_38_161/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[1]/opit_0_inv/CLK

 CLMS_38_161/Q0                    tco                   0.224       7.008 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[1]/opit_0_inv/Q
                                   net (fanout=1)        0.137       7.145         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [1]
 CLMS_38_161/M2                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/D

 Data arrival time                                                   7.145         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.721 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.198         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.198 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.808       8.006         ntclkbufg_2      
 CLMS_38_161/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/CLK
 clock pessimism                                        -1.222       6.784                          
 clock uncertainty                                       0.000       6.784                          

 Hold time                                              -0.012       6.772                          

 Data required time                                                  6.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.772                          
 Data arrival time                                                  -7.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.006
  Launch Clock Delay      :  6.784
  Clock Pessimism Removal :  -1.222

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       4.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.849 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.254         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.254 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.530       6.784         ntclkbufg_2      
 CLMS_38_161/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/opit_0_inv/CLK

 CLMS_38_161/Q3                    tco                   0.224       7.008 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/opit_0_inv/Q
                                   net (fanout=1)        0.137       7.145         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [0]
 CLMS_38_161/M1                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/D

 Data arrival time                                                   7.145         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.721 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.198         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.198 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.808       8.006         ntclkbufg_2      
 CLMS_38_161/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/CLK
 clock pessimism                                        -1.222       6.784                          
 clock uncertainty                                       0.000       6.784                          

 Hold time                                              -0.012       6.772                          

 Data required time                                                  6.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.772                          
 Data arrival time                                                  -7.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.818
  Launch Clock Delay      :  6.532
  Clock Pessimism Removal :  0.793

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894      21.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      21.739 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.226         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      22.532 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      22.532         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      22.532 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      22.532         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      23.936 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.819      25.755         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_141/B4                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.755         Logic Levels: 0  
                                                                                   Logic: 1.404ns(43.562%), Route: 1.819ns(56.438%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283      24.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.849 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.254         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.254 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.564      26.818         ntclkbufg_2      
 CLMS_26_141/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.793      27.611                          
 clock uncertainty                                      -0.150      27.461                          

 Setup time                                             -0.133      27.328                          

 Data required time                                                 27.328                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.328                          
 Data arrival time                                                 -25.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.573                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.803
  Launch Clock Delay      :  6.532
  Clock Pessimism Removal :  0.793

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894      21.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      21.739 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.226         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      22.532 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      22.532         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      22.532 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      22.532         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      23.936 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.493      25.429         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_92/C4                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.429         Logic Levels: 0  
                                                                                   Logic: 1.404ns(48.464%), Route: 1.493ns(51.536%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283      24.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.849 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.254         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.254 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.549      26.803         ntclkbufg_2      
 CLMA_26_92/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.793      27.596                          
 clock uncertainty                                      -0.150      27.446                          

 Setup time                                             -0.133      27.313                          

 Data required time                                                 27.313                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.313                          
 Data arrival time                                                 -25.429                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.884                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.798
  Launch Clock Delay      :  6.532
  Clock Pessimism Removal :  0.793

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894      21.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      21.739 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.226         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      22.532 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      22.532         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      22.532 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      22.532         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.320      23.852 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        1.493      25.345         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_26_88/D4                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.345         Logic Levels: 0  
                                                                                   Logic: 1.320ns(46.925%), Route: 1.493ns(53.075%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283      24.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.849 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.254         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.254 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.544      26.798         ntclkbufg_2      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.793      27.591                          
 clock uncertainty                                      -0.150      27.441                          

 Setup time                                             -0.132      27.309                          

 Data required time                                                 27.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.309                          
 Data arrival time                                                 -25.345                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.964                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.694  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.025
  Launch Clock Delay      :  5.538
  Clock Pessimism Removal :  -0.793

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283      24.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.864 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.278         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.538 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.538         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.538 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.538         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.613 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.836      27.449         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_92/D4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.449         Logic Levels: 0  
                                                                                   Logic: 1.075ns(56.253%), Route: 0.836ns(43.747%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894      25.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      25.721 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.198         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      26.198 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.827      28.025         ntclkbufg_2      
 CLMA_26_92/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.793      27.232                          
 clock uncertainty                                       0.150      27.382                          

 Hold time                                              -0.083      27.299                          

 Data required time                                                 27.299                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.299                          
 Data arrival time                                                 -27.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.150                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.704  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.035
  Launch Clock Delay      :  5.538
  Clock Pessimism Removal :  -0.793

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283      24.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.864 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.278         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.538 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.538         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.538 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.538         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.030      26.568 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.919      27.487         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_101/C4                                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.487         Logic Levels: 0  
                                                                                   Logic: 1.030ns(52.848%), Route: 0.919ns(47.152%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894      25.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      25.721 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.198         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      26.198 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.837      28.035         ntclkbufg_2      
 CLMS_26_101/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.793      27.242                          
 clock uncertainty                                       0.150      27.392                          

 Hold time                                              -0.082      27.310                          

 Data required time                                                 27.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.310                          
 Data arrival time                                                 -27.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.177                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.694  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.025
  Launch Clock Delay      :  5.538
  Clock Pessimism Removal :  -0.793

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283      24.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.864 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.278         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.538 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.538         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.538 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.538         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.613 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.408      27.021         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y2                     td                    0.153      27.174 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.183      27.357         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_26_92/CE                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  27.357         Logic Levels: 1  
                                                                                   Logic: 1.228ns(67.510%), Route: 0.591ns(32.490%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894      25.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      25.721 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.198         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      26.198 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.827      28.025         ntclkbufg_2      
 CLMA_26_92/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.793      27.232                          
 clock uncertainty                                       0.150      27.382                          

 Hold time                                              -0.211      27.171                          

 Data required time                                                 27.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.171                          
 Data arrival time                                                 -27.357                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.186                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q_perm/L4
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.827
  Launch Clock Delay      :  8.019
  Clock Pessimism Removal :  0.944

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.201         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.201 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.818       8.019         ntclkbufg_4      
 DRM_122_144/CLKB[0]                                                       r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_122_144/QA0[3]                tco                   2.045      10.064 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[3]
                                   net (fanout=9)        0.871      10.935         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/D_SRAM_t [3]
                                                         0.382      11.317 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_0/gateop_A2/Cout
                                                         0.000      11.317         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [2]
 CLMA_106_164/COUT                 td                    0.097      11.414 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.414         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [6]
                                                         0.060      11.474 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_4/gateop_A2/Cout
                                                         0.000      11.474         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [10]
 CLMA_106_168/COUT                 td                    0.097      11.571 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.571         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [14]
 CLMA_106_172/Y1                   td                    0.381      11.952 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_8/gateop_A2/Y1
                                   net (fanout=7)        1.061      13.013         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615
 CLMS_66_197/Y0                    td                    0.164      13.177 r       u_integration_kit_dbg/u_ahb_mux/N78_1_10/gateop_perm/Z
                                   net (fanout=1)        0.295      13.472         u_integration_kit_dbg/u_ahb_mux/_N26196
 CLMS_66_201/Y0                    td                    0.164      13.636 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=106)      1.946      15.582         HREADY           
 CLMA_14_268/Y0                    td                    0.211      15.793 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_89_3/gateop/F
                                   net (fanout=1)        0.260      16.053         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N28202
 CLMA_14_269/Y0                    td                    0.282      16.335 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_89_6/gateop/F
                                   net (fanout=1)        0.999      17.334         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N28204
 CLMS_38_237/Y2                    td                    0.165      17.499 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_89_8/gateop_perm/Z
                                   net (fanout=1)        0.422      17.921         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N20396
 CLMA_38_240/D4                                                            r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  17.921         Logic Levels: 8  
                                                                                   Logic: 4.048ns(40.881%), Route: 5.854ns(59.119%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283      14.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.257         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.257 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.570      16.827         ntclkbufg_4      
 CLMA_38_240/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.944      17.771                          
 clock uncertainty                                      -0.150      17.621                          

 Setup time                                             -0.132      17.489                          

 Data required time                                                 17.489                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.489                          
 Data arrival time                                                 -17.921                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.432                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/opit_0_inv_L5Q_perm/L1
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.266  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.809
  Launch Clock Delay      :  8.019
  Clock Pessimism Removal :  0.944

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.201         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.201 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.818       8.019         ntclkbufg_4      
 DRM_122_144/CLKB[0]                                                       r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_122_144/QA0[3]                tco                   2.045      10.064 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[3]
                                   net (fanout=9)        0.871      10.935         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/D_SRAM_t [3]
                                                         0.382      11.317 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_0/gateop_A2/Cout
                                                         0.000      11.317         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [2]
 CLMA_106_164/COUT                 td                    0.097      11.414 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.414         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [6]
                                                         0.060      11.474 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_4/gateop_A2/Cout
                                                         0.000      11.474         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [10]
 CLMA_106_168/COUT                 td                    0.097      11.571 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.571         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [14]
 CLMA_106_172/Y1                   td                    0.381      11.952 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_8/gateop_A2/Y1
                                   net (fanout=7)        1.061      13.013         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615
 CLMS_66_197/Y0                    td                    0.164      13.177 r       u_integration_kit_dbg/u_ahb_mux/N78_1_10/gateop_perm/Z
                                   net (fanout=1)        0.295      13.472         u_integration_kit_dbg/u_ahb_mux/_N26196
 CLMS_66_201/Y0                    td                    0.164      13.636 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=106)      1.781      15.417         HREADY           
 CLMS_18_265/Y1                    td                    0.207      15.624 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_108_5/gateop/F
                                   net (fanout=1)        1.039      16.663         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N23328
 CLMA_42_228/Y1                    td                    0.382      17.045 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_108_4/gateop/F
                                   net (fanout=1)        0.261      17.306         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N20470
 CLMA_42_228/A1                                                            r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  17.306         Logic Levels: 7  
                                                                                   Logic: 3.979ns(42.845%), Route: 5.308ns(57.155%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283      14.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.257         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.257 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.552      16.809         ntclkbufg_4      
 CLMA_42_228/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.944      17.753                          
 clock uncertainty                                      -0.150      17.603                          

 Setup time                                             -0.248      17.355                          

 Data required time                                                 17.355                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.355                          
 Data arrival time                                                 -17.306                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.049                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/opit_0_inv_L5Q_perm/L0
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.266  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.809
  Launch Clock Delay      :  8.019
  Clock Pessimism Removal :  0.944

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.201         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.201 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.818       8.019         ntclkbufg_4      
 DRM_122_144/CLKB[0]                                                       r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_122_144/QA0[3]                tco                   2.045      10.064 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[3]
                                   net (fanout=9)        0.871      10.935         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/D_SRAM_t [3]
                                                         0.382      11.317 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_0/gateop_A2/Cout
                                                         0.000      11.317         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [2]
 CLMA_106_164/COUT                 td                    0.097      11.414 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.414         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [6]
                                                         0.060      11.474 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_4/gateop_A2/Cout
                                                         0.000      11.474         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [10]
 CLMA_106_168/COUT                 td                    0.097      11.571 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.571         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [14]
 CLMA_106_172/Y1                   td                    0.381      11.952 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_8/gateop_A2/Y1
                                   net (fanout=7)        1.061      13.013         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615
 CLMS_66_197/Y0                    td                    0.164      13.177 r       u_integration_kit_dbg/u_ahb_mux/N78_1_10/gateop_perm/Z
                                   net (fanout=1)        0.295      13.472         u_integration_kit_dbg/u_ahb_mux/_N26196
 CLMS_66_201/Y0                    td                    0.164      13.636 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=106)      1.650      15.286         HREADY           
 CLMA_30_260/Y2                    td                    0.213      15.499 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_96_17/gateop/F
                                   net (fanout=2)        0.263      15.762         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N22963
 CLMA_30_260/Y3                    td                    0.276      16.038 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_96_14/gateop/F
                                   net (fanout=1)        0.834      16.872         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N29259
 CLMA_42_228/Y2                    td                    0.216      17.088 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_96_10/gateop_perm/Z
                                   net (fanout=1)        0.262      17.350         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N29265
 CLMA_42_228/A0                                                            r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  17.350         Logic Levels: 8  
                                                                                   Logic: 4.095ns(43.886%), Route: 5.236ns(56.114%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283      14.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.257         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.257 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.552      16.809         ntclkbufg_4      
 CLMA_42_228/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.944      17.753                          
 clock uncertainty                                      -0.150      17.603                          

 Setup time                                             -0.180      17.423                          

 Data required time                                                 17.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.423                          
 Data arrival time                                                 -17.350                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.073                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[2]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_30/gateop/WADM2
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.006
  Launch Clock Delay      :  6.784
  Clock Pessimism Removal :  -1.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       4.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.257         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.257 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.527       6.784         ntclkbufg_4      
 CLMA_130_304/CLK                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[2]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_130_304/Q2                   tco                   0.223       7.007 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[2]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=65)       0.257       7.264         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/wptr_ex [2]
 CLMS_126_305/M2                                                           f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_30/gateop/WADM2

 Data arrival time                                                   7.264         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.458%), Route: 0.257ns(53.542%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.201         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.201 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.805       8.006         ntclkbufg_4      
 CLMS_126_305/CLK                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_30/gateop/WCLK
 clock pessimism                                        -1.173       6.833                          
 clock uncertainty                                       0.000       6.833                          

 Hold time                                               0.402       7.235                          

 Data required time                                                  7.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.235                          
 Data arrival time                                                  -7.264                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.029                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[2]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_6/gateop/WADM2
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.006
  Launch Clock Delay      :  6.784
  Clock Pessimism Removal :  -1.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       4.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.257         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.257 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.527       6.784         ntclkbufg_4      
 CLMA_130_304/CLK                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[2]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_130_304/Q2                   tco                   0.223       7.007 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[2]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=65)       0.257       7.264         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/wptr_ex [2]
 CLMS_126_305/M2                                                           f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_6/gateop/WADM2

 Data arrival time                                                   7.264         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.458%), Route: 0.257ns(53.542%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.201         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.201 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.805       8.006         ntclkbufg_4      
 CLMS_126_305/CLK                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_6/gateop/WCLK
 clock pessimism                                        -1.173       6.833                          
 clock uncertainty                                       0.000       6.833                          

 Hold time                                               0.402       7.235                          

 Data required time                                                  7.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.235                          
 Data arrival time                                                  -7.264                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.029                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[2]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_5/gateop/WADM2
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.006
  Launch Clock Delay      :  6.784
  Clock Pessimism Removal :  -1.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       4.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.257         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.257 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.527       6.784         ntclkbufg_4      
 CLMA_130_304/CLK                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[2]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_130_304/Q2                   tco                   0.223       7.007 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[2]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=65)       0.257       7.264         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/wptr_ex [2]
 CLMS_126_305/M2                                                           f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_5/gateop/WADM2

 Data arrival time                                                   7.264         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.458%), Route: 0.257ns(53.542%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.201         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.201 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.805       8.006         ntclkbufg_4      
 CLMS_126_305/CLK                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_5/gateop/WCLK
 clock pessimism                                        -1.173       6.833                          
 clock uncertainty                                       0.000       6.833                          

 Hold time                                               0.402       7.235                          

 Data required time                                                  7.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.235                          
 Data arrival time                                                  -7.264                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.029                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.397
  Launch Clock Delay      :  3.988
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N44             
 USCM_74_110/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.852       3.988         cmos_pclk_g      
 CLMA_82_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_82_20/Q0                     tco                   0.261       4.249 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.884       5.133         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [0]
                                                         0.281       5.414 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.414         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1270
 CLMA_82_20/COUT                   td                    0.097       5.511 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.511         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1272
                                                         0.060       5.571 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.571         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1274
 CLMA_82_24/Y3                     td                    0.380       5.951 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.801       6.752         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7]
 CLMS_66_5/Y1                      td                    0.377       7.129 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.657       7.786         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [7]
 CLMS_78_9/COUT                    td                    0.431       8.217 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.217         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMS_78_13/Y0                     td                    0.130       8.347 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.466       8.813         _N25             
 CLMA_70_16/C4                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.813         Logic Levels: 5  
                                                                                   Logic: 2.017ns(41.803%), Route: 2.808ns(58.197%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056    1001.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N44             
 USCM_74_110/CLK_USCM              td                    0.000    1001.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.573    1003.397         cmos_pclk_g      
 CLMA_70_16/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.538    1003.935                          
 clock uncertainty                                      -0.050    1003.885                          

 Setup time                                             -0.133    1003.752                          

 Data required time                                               1003.752                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.752                          
 Data arrival time                                                  -8.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.939                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/vsync_cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos_write_req_gen_m0/vsync_cnt[7]/opit_0_inv_A2Q21/Cin
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.365
  Launch Clock Delay      :  3.960
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N44             
 USCM_74_110/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.824       3.960         cmos_pclk_g      
 CLMS_86_41/CLK                                                            r       cmos_write_req_gen_m0/vsync_cnt[1]/opit_0_inv_A2Q21/CLK

 CLMS_86_41/Q0                     tco                   0.261       4.221 r       cmos_write_req_gen_m0/vsync_cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.421       4.642         cmos_write_req_gen_m0/vsync_cnt [0]
 CLMA_86_44/Y1                     td                    0.377       5.019 r       cmos_write_req_gen_m0/N25_12/gateop_perm/Z
                                   net (fanout=4)        0.680       5.699         cmos_write_req_gen_m0/_N27337
 CLMA_86_44/Y0                     td                    0.164       5.863 r       cmos_write_req_gen_m0/N61_5/gateop_perm/Z
                                   net (fanout=8)        0.732       6.595         cmos_write_req_gen_m0/N61
                                                         0.438       7.033 r       cmos_write_req_gen_m0/vsync_cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.033         cmos_write_req_gen_m0/_N1068
                                                                           r       cmos_write_req_gen_m0/vsync_cnt[7]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.033         Logic Levels: 2  
                                                                                   Logic: 1.240ns(40.351%), Route: 1.833ns(59.649%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056    1001.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N44             
 USCM_74_110/CLK_USCM              td                    0.000    1001.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.541    1003.365         cmos_pclk_g      
 CLMS_86_45/CLK                                                            r       cmos_write_req_gen_m0/vsync_cnt[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.557    1003.922                          
 clock uncertainty                                      -0.050    1003.872                          

 Setup time                                             -0.164    1003.708                          

 Data required time                                               1003.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.708                          
 Data arrival time                                                  -7.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.675                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/vsync_cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos_write_req_gen_m0/write_addr_index[1]/opit_0_inv_L5Q_perm/L1
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.359
  Launch Clock Delay      :  3.960
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N44             
 USCM_74_110/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.824       3.960         cmos_pclk_g      
 CLMS_86_41/CLK                                                            r       cmos_write_req_gen_m0/vsync_cnt[1]/opit_0_inv_A2Q21/CLK

 CLMS_86_41/Q0                     tco                   0.261       4.221 r       cmos_write_req_gen_m0/vsync_cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.421       4.642         cmos_write_req_gen_m0/vsync_cnt [0]
 CLMA_86_44/Y1                     td                    0.377       5.019 r       cmos_write_req_gen_m0/N25_12/gateop_perm/Z
                                   net (fanout=4)        0.632       5.651         cmos_write_req_gen_m0/_N27337
 CLMA_78_40/Y0                     td                    0.383       6.034 r       cmos_write_req_gen_m0/N25_11/gateop_perm/Z
                                   net (fanout=2)        0.657       6.691         cmos_write_req_gen_m0/N25
 CLMS_66_45/B1                                                             r       cmos_write_req_gen_m0/write_addr_index[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.691         Logic Levels: 2  
                                                                                   Logic: 1.021ns(37.386%), Route: 1.710ns(62.614%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056    1001.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N44             
 USCM_74_110/CLK_USCM              td                    0.000    1001.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.535    1003.359         cmos_pclk_g      
 CLMS_66_45/CLK                                                            r       cmos_write_req_gen_m0/write_addr_index[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.312    1003.671                          
 clock uncertainty                                      -0.050    1003.621                          

 Setup time                                             -0.240    1003.381                          

 Data required time                                               1003.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.381                          
 Data arrival time                                                  -6.691                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.690                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/cmos_vsync_d0/opit_0_inv/CLK
Endpoint    : cmos_write_req_gen_m0/cmos_vsync_d1/opit_0_inv/D
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.284  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.956
  Launch Clock Delay      :  3.360
  Clock Pessimism Removal :  -0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N44             
 USCM_74_110/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.536       3.360         cmos_pclk_g      
 CLMA_86_48/CLK                                                            r       cmos_write_req_gen_m0/cmos_vsync_d0/opit_0_inv/CLK

 CLMA_86_48/Q0                     tco                   0.223       3.583 f       cmos_write_req_gen_m0/cmos_vsync_d0/opit_0_inv/Q
                                   net (fanout=5)        0.284       3.867         cmos_write_req_gen_m0/cmos_vsync_d0
 CLMA_78_48/M0                                                             f       cmos_write_req_gen_m0/cmos_vsync_d1/opit_0_inv/D

 Data arrival time                                                   3.867         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.984%), Route: 0.284ns(56.016%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N44             
 USCM_74_110/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.820       3.956         cmos_pclk_g      
 CLMA_78_48/CLK                                                            r       cmos_write_req_gen_m0/cmos_vsync_d1/opit_0_inv/CLK
 clock pessimism                                        -0.312       3.644                          
 clock uncertainty                                       0.000       3.644                          

 Hold time                                              -0.016       3.628                          

 Data required time                                                  3.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.628                          
 Data arrival time                                                  -3.867                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.239                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[1]
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.936
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N44             
 USCM_74_110/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.543       3.367         cmos_pclk_g      
 CLMA_70_40/CLK                                                            r       cmos_8_16bit_m0/pdata_o[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_40/Q1                     tco                   0.223       3.590 f       cmos_8_16bit_m0/pdata_o[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.289       3.879         write_data[9]    
 DRM_62_40/DA0[1]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[1]

 Data arrival time                                                   3.879         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.555%), Route: 0.289ns(56.445%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N44             
 USCM_74_110/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.800       3.936         cmos_pclk_g      
 DRM_62_40/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.398                          
 clock uncertainty                                       0.000       3.398                          

 Hold time                                               0.137       3.535                          

 Data required time                                                  3.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.535                          
 Data arrival time                                                  -3.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[3]
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.936
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N44             
 USCM_74_110/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.543       3.367         cmos_pclk_g      
 CLMA_70_41/CLK                                                            r       cmos_8_16bit_m0/pdata_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_41/Q0                     tco                   0.223       3.590 f       cmos_8_16bit_m0/pdata_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.290       3.880         write_data[11]   
 DRM_62_40/DA0[3]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[3]

 Data arrival time                                                   3.880         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.470%), Route: 0.290ns(56.530%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N44             
 USCM_74_110/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.800       3.936         cmos_pclk_g      
 DRM_62_40/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.398                          
 clock uncertainty                                       0.000       3.398                          

 Hold time                                               0.137       3.535                          

 Data required time                                                  3.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.535                          
 Data arrival time                                                  -3.880                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/color_bar_m0/h_cnt[9]/opit_0_inv_A2Q21/CLK
Endpoint    : video_timing_data_m0/color_bar_m0/v_active/opit_0_inv_L5Q_perm/L3
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.536
  Launch Clock Delay      :  5.372
  Clock Pessimism Removal :  0.799

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836       2.140         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523       2.663 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.538         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000       3.538 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.834       5.372         ntclkbufg_0      
 CLMA_130_21/CLK                                                           r       video_timing_data_m0/color_bar_m0/h_cnt[9]/opit_0_inv_A2Q21/CLK

 CLMA_130_21/Q0                    tco                   0.261       5.633 r       video_timing_data_m0/color_bar_m0/h_cnt[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.423       6.056         video_timing_data_m0/color_bar_m0/h_cnt [8]
 CLMA_130_16/Y2                    td                    0.384       6.440 r       video_timing_data_m0/color_bar_m0/N229_9/gateop_perm/Z
                                   net (fanout=4)        0.737       7.177         video_timing_data_m0/color_bar_m0/_N26180
 CLMA_130_20/Y0                    td                    0.282       7.459 r       video_timing_data_m0/color_bar_m0/N233_11/gateop_perm/Z
                                   net (fanout=4)        0.938       8.397         video_timing_data_m0/color_bar_m0/N233
 CLMS_94_17/Y1                     td                    0.209       8.606 r       video_timing_data_m0/color_bar_m0/N103_6/gateop_perm/Z
                                   net (fanout=2)        0.449       9.055         video_timing_data_m0/color_bar_m0/_N22572
 CLMS_94_5/Y0                      td                    0.164       9.219 r       video_timing_data_m0/color_bar_m0/N103/gateop_perm/Z
                                   net (fanout=1)        0.449       9.668         video_timing_data_m0/color_bar_m0/N103
 CLMA_106_8/A3                                                             r       video_timing_data_m0/color_bar_m0/v_active/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   9.668         Logic Levels: 4  
                                                                                   Logic: 1.300ns(30.261%), Route: 2.996ns(69.739%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       111.111     111.111 r                        
 B5                                                      0.000     111.111 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093     111.204         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935     112.139 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     112.139         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094     112.233 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656     112.889         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444     113.333 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743     114.076         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000     114.076 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.571     115.647         ntclkbufg_0      
 CLMA_106_8/CLK                                                            r       video_timing_data_m0/color_bar_m0/v_active/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.799     116.446                          
 clock uncertainty                                      -0.150     116.296                          

 Setup time                                             -0.349     115.947                          

 Data required time                                                115.947                          
----------------------------------------------------------------------------------------------------
 Data required time                                                115.947                          
 Data arrival time                                                  -9.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       106.279                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/color_bar_m0/h_cnt[9]/opit_0_inv_A2Q21/CLK
Endpoint    : video_timing_data_m0/color_bar_m0/v_active/opit_0_inv_L5Q_perm/L2
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.536
  Launch Clock Delay      :  5.372
  Clock Pessimism Removal :  0.799

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836       2.140         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523       2.663 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.538         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000       3.538 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.834       5.372         ntclkbufg_0      
 CLMA_130_21/CLK                                                           r       video_timing_data_m0/color_bar_m0/h_cnt[9]/opit_0_inv_A2Q21/CLK

 CLMA_130_21/Q0                    tco                   0.261       5.633 r       video_timing_data_m0/color_bar_m0/h_cnt[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.423       6.056         video_timing_data_m0/color_bar_m0/h_cnt [8]
 CLMA_130_16/Y2                    td                    0.384       6.440 r       video_timing_data_m0/color_bar_m0/N229_9/gateop_perm/Z
                                   net (fanout=4)        0.737       7.177         video_timing_data_m0/color_bar_m0/_N26180
 CLMA_130_20/Y0                    td                    0.282       7.459 r       video_timing_data_m0/color_bar_m0/N233_11/gateop_perm/Z
                                   net (fanout=4)        0.938       8.397         video_timing_data_m0/color_bar_m0/N233
 CLMS_94_17/Y0                     td                    0.383       8.780 r       video_timing_data_m0/color_bar_m0/N112/gateop_perm/Z
                                   net (fanout=1)        0.593       9.373         video_timing_data_m0/color_bar_m0/N112
 CLMA_106_8/A2                                                             r       video_timing_data_m0/color_bar_m0/v_active/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   9.373         Logic Levels: 3  
                                                                                   Logic: 1.310ns(32.742%), Route: 2.691ns(67.258%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       111.111     111.111 r                        
 B5                                                      0.000     111.111 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093     111.204         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935     112.139 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     112.139         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094     112.233 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656     112.889         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444     113.333 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743     114.076         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000     114.076 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.571     115.647         ntclkbufg_0      
 CLMA_106_8/CLK                                                            r       video_timing_data_m0/color_bar_m0/v_active/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.799     116.446                          
 clock uncertainty                                      -0.150     116.296                          

 Setup time                                             -0.353     115.943                          

 Data required time                                                115.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                115.943                          
 Data arrival time                                                  -9.373                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       106.570                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[12]/opit_0_inv_L5Q_perm/L3
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.272  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.523
  Launch Clock Delay      :  5.368
  Clock Pessimism Removal :  0.573

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836       2.140         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523       2.663 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.538         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000       3.538 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.830       5.368         ntclkbufg_0      
 DRM_62_20/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_20/QB0[4]                  tco                   2.006       7.374 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[4]
                                   net (fanout=1)        1.562       8.936         read_data[12]    
 CLMA_126_16/A3                                                            r       video_timing_data_m0/vout_data_r[12]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   8.936         Logic Levels: 0  
                                                                                   Logic: 2.006ns(56.222%), Route: 1.562ns(43.778%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       111.111     111.111 r                        
 B5                                                      0.000     111.111 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093     111.204         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935     112.139 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     112.139         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094     112.233 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656     112.889         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444     113.333 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743     114.076         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000     114.076 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.558     115.634         ntclkbufg_0      
 CLMA_126_16/CLK                                                           r       video_timing_data_m0/vout_data_r[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.573     116.207                          
 clock uncertainty                                      -0.150     116.057                          

 Setup time                                             -0.349     115.708                          

 Data required time                                                115.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                115.708                          
 Data arrival time                                                  -8.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       106.772                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/D
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.267  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.367
  Launch Clock Delay      :  4.527
  Clock Pessimism Removal :  -0.573

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656       1.778         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444       2.222 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743       2.965         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000       2.965 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.562       4.527         ntclkbufg_0      
 CLMA_78_32/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/CLK

 CLMA_78_32/Q0                     tco                   0.223       4.750 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/Q
                                   net (fanout=1)        0.307       5.057         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [4]
 CLMA_86_36/M2                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/D

 Data arrival time                                                   5.057         Logic Levels: 0  
                                                                                   Logic: 0.223ns(42.075%), Route: 0.307ns(57.925%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836       2.140         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523       2.663 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.538         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000       3.538 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.829       5.367         ntclkbufg_0      
 CLMA_86_36/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/CLK
 clock pessimism                                        -0.573       4.794                          
 clock uncertainty                                       0.000       4.794                          

 Hold time                                              -0.016       4.778                          

 Data required time                                                  4.778                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.778                          
 Data arrival time                                                  -5.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.279                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/D
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.375
  Launch Clock Delay      :  4.524
  Clock Pessimism Removal :  -0.851

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656       1.778         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444       2.222 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743       2.965         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000       2.965 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.559       4.524         ntclkbufg_0      
 CLMA_82_33/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/CLK

 CLMA_82_33/Q0                     tco                   0.223       4.747 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/Q
                                   net (fanout=1)        0.144       4.891         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [3]
 CLMA_82_33/AD                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/D

 Data arrival time                                                   4.891         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836       2.140         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523       2.663 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.538         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000       3.538 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.837       5.375         ntclkbufg_0      
 CLMA_82_33/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/CLK
 clock pessimism                                        -0.851       4.524                          
 clock uncertainty                                       0.000       4.524                          

 Hold time                                               0.033       4.557                          

 Data required time                                                  4.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.557                          
 Data arrival time                                                  -4.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/D
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.375
  Launch Clock Delay      :  4.524
  Clock Pessimism Removal :  -0.851

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656       1.778         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444       2.222 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743       2.965         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000       2.965 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.559       4.524         ntclkbufg_0      
 CLMA_82_33/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/CLK

 CLMA_82_33/Q2                     tco                   0.223       4.747 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/Q
                                   net (fanout=1)        0.145       4.892         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [2]
 CLMA_82_33/CD                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/D

 Data arrival time                                                   4.892         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.598%), Route: 0.145ns(39.402%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836       2.140         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523       2.663 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.538         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000       3.538 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.837       5.375         ntclkbufg_0      
 CLMA_82_33/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/CLK
 clock pessimism                                        -0.851       4.524                          
 clock uncertainty                                       0.000       4.524                          

 Hold time                                               0.033       4.557                          

 Data required time                                                  4.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.557                          
 Data arrival time                                                  -4.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[16]
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.399  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.480
  Launch Clock Delay      :  8.061
  Clock Pessimism Removal :  0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1110111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1110111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894 1110115.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526 1110115.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477 1110116.201         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1110116.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860 1110118.061         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P4[9]              tco                   1.460 1110119.521 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/RDATA_1[55]
                                   net (fanout=1)        3.665 1110123.186         rd_burst_data[55]
 DRM_122_40/DB0[16]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[16]

 Data arrival time                                             1110123.186         Logic Levels: 0  
                                                                                   Logic: 1.460ns(28.488%), Route: 3.665ns(71.512%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1110111.029 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.029         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1110111.123 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656 1110111.779         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444 1110112.223 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743 1110112.966         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000 1110112.966 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.515 1110114.481         ntclkbufg_0      
 DRM_122_40/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.182 1110114.663                          
 clock uncertainty                                      -0.150 1110114.513                          

 Setup time                                              0.035 1110114.548                          

 Data required time                                            1110114.548                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110114.548                          
 Data arrival time                                            -1110123.186                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.638                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[1]
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.399  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.480
  Launch Clock Delay      :  8.061
  Clock Pessimism Removal :  0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1110111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1110111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894 1110115.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526 1110115.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477 1110116.201         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1110116.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860 1110118.061         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[7]              tco                   1.423 1110119.484 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/RDATA_1[33]
                                   net (fanout=1)        3.514 1110122.998         rd_burst_data[33]
 DRM_122_40/DB0[1]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[1]

 Data arrival time                                             1110122.998         Logic Levels: 0  
                                                                                   Logic: 1.423ns(28.823%), Route: 3.514ns(71.177%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1110111.029 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.029         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1110111.123 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656 1110111.779         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444 1110112.223 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743 1110112.966         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000 1110112.966 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.515 1110114.481         ntclkbufg_0      
 DRM_122_40/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.182 1110114.663                          
 clock uncertainty                                      -0.150 1110114.513                          

 Setup time                                              0.035 1110114.548                          

 Data required time                                            1110114.548                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110114.548                          
 Data arrival time                                            -1110122.998                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[5]
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.399  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.480
  Launch Clock Delay      :  8.061
  Clock Pessimism Removal :  0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1110111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1110111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894 1110115.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526 1110115.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477 1110116.201         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1110116.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860 1110118.061         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[11]             tco                   1.377 1110119.438 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/RDATA_1[37]
                                   net (fanout=1)        3.420 1110122.858         rd_burst_data[37]
 DRM_122_40/DB0[5]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[5]

 Data arrival time                                             1110122.858         Logic Levels: 0  
                                                                                   Logic: 1.377ns(28.705%), Route: 3.420ns(71.295%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1110111.029 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.029         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1110111.123 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656 1110111.779         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444 1110112.223 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743 1110112.966         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000 1110112.966 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.515 1110114.481         ntclkbufg_0      
 DRM_122_40/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.182 1110114.663                          
 clock uncertainty                                      -0.150 1110114.513                          

 Setup time                                              0.035 1110114.548                          

 Data required time                                            1110114.548                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110114.548                          
 Data arrival time                                            -1110122.858                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.310                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/D
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.623  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.374
  Launch Clock Delay      :  6.815
  Clock Pessimism Removal :  -0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1111111.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1111111.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283 1111114.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447 1111114.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405 1111115.257         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1111115.257 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.558 1111116.815         ntclkbufg_3      
 CLMA_90_28/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_90_28/Q0                     tco                   0.224 1111117.039 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137 1111117.176         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [5]
 CLMA_90_29/M2                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/D

 Data arrival time                                             1111117.176         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1111111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1111111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836 1111112.140         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523 1111112.663 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875 1111113.538         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000 1111113.538 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.836 1111115.374         ntclkbufg_0      
 CLMA_90_29/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.182 1111115.192                          
 clock uncertainty                                       0.150 1111115.342                          

 Hold time                                              -0.012 1111115.330                          

 Data required time                                            1111115.330                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111115.330                          
 Data arrival time                                            -1111117.176                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.846                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/D
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.623  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.377
  Launch Clock Delay      :  6.818
  Clock Pessimism Removal :  -0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1111111.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1111111.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283 1111114.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447 1111114.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405 1111115.257         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1111115.257 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.561 1111116.818         ntclkbufg_3      
 CLMS_86_29/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/CLK

 CLMS_86_29/Q1                     tco                   0.224 1111117.042 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138 1111117.180         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [0]
 CLMA_86_28/M1                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/D

 Data arrival time                                             1111117.180         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1111111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1111111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836 1111112.140         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523 1111112.663 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875 1111113.538         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000 1111113.538 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.839 1111115.377         ntclkbufg_0      
 CLMA_86_28/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.182 1111115.195                          
 clock uncertainty                                       0.150 1111115.345                          

 Hold time                                              -0.012 1111115.333                          

 Data required time                                            1111115.333                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111115.333                          
 Data arrival time                                            -1111117.180                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.847                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.623  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.375
  Launch Clock Delay      :  6.816
  Clock Pessimism Removal :  -0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1111111.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1111111.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283 1111114.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447 1111114.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405 1111115.257         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1111115.257 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.559 1111116.816         ntclkbufg_3      
 CLMA_82_32/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_82_32/Q0                     tco                   0.224 1111117.040 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138 1111117.178         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
 CLMA_82_33/M2                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D

 Data arrival time                                             1111117.178         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1111111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1111111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836 1111112.140         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523 1111112.663 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875 1111113.538         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000 1111113.538 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.837 1111115.375         ntclkbufg_0      
 CLMA_82_33/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.182 1111115.193                          
 clock uncertainty                                       0.150 1111115.343                          

 Hold time                                              -0.012 1111115.331                          

 Data required time                                            1111115.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111115.331                          
 Data arrival time                                            -1111117.178                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.847                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.828
  Launch Clock Delay      :  8.061
  Clock Pessimism Removal :  0.944

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.201         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       8.061         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL39_RX_DATA[1]   tco                   0.784       8.845 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/RVALID_1
                                   net (fanout=12)       2.792      11.637         s00_axi_rvalid   
                                                         0.276      11.913 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.913         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N1246
 CLMA_90_16/COUT                   td                    0.097      12.010 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.010         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N1248
                                                         0.060      12.070 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.070         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N1250
 CLMA_90_20/Y3                     td                    0.380      12.450 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.574      13.024         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [7]
 CLMS_86_29/Y2                     td                    0.165      13.189 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=3)        0.594      13.783         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [7]
 CLMS_86_9/Y3                      td                    0.509      14.292 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Y1
                                   net (fanout=1)        0.454      14.746         _N24             
 CLMS_86_21/D4                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  14.746         Logic Levels: 4  
                                                                                   Logic: 2.271ns(33.972%), Route: 4.414ns(66.028%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283      14.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.257         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.257 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.571      16.828         ntclkbufg_3      
 CLMS_86_21/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.944      17.772                          
 clock uncertainty                                      -0.150      17.622                          

 Setup time                                             -0.132      17.490                          

 Data required time                                                 17.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.490                          
 Data arrival time                                                 -14.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.744                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.290  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.827
  Launch Clock Delay      :  8.061
  Clock Pessimism Removal :  0.944

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.201         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       8.061         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       9.029 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        2.122      11.151         s00_axi_wready   
 CLMA_50_24/Y3                     td                    0.169      11.320 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        0.579      11.899         u_aq_axi_master/N5
                                                         0.276      12.175 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.175         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1282
 CLMA_54_16/COUT                   td                    0.097      12.272 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.272         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1284
 CLMA_54_20/Y1                     td                    0.381      12.653 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.741      13.394         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [5]
 CLMA_50_16/Y1                     td                    0.169      13.563 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[5]/gateop_perm/Z
                                   net (fanout=2)        0.677      14.240         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [5]
 CLMA_66_12/COUT                   td                    0.434      14.674 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      14.674         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [7]
 CLMA_66_16/CIN                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  14.674         Logic Levels: 5  
                                                                                   Logic: 2.494ns(37.714%), Route: 4.119ns(62.286%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283      14.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.257         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.257 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.570      16.827         ntclkbufg_3      
 CLMA_66_16/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.944      17.771                          
 clock uncertainty                                      -0.150      17.621                          

 Setup time                                             -0.164      17.457                          

 Data required time                                                 17.457                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.457                          
 Data arrival time                                                 -14.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.783                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_1
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.255  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.839
  Launch Clock Delay      :  8.038
  Clock Pessimism Removal :  0.944

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.201         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.837       8.038         ntclkbufg_3      
 CLMA_26_20/CLK                                                            r       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_26_20/Q0                     tco                   0.261       8.299 r       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.868      10.167         s00_axi_awvalid  
 HMEMC_16_1/SRB_IOL42_LRS                                                  r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_1

 Data arrival time                                                  10.167         Logic Levels: 0  
                                                                                   Logic: 0.261ns(12.259%), Route: 1.868ns(87.741%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283      14.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.257         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.257 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.582      16.839         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.944      17.783                          
 clock uncertainty                                      -0.150      17.633                          

 Setup time                                             -4.557      13.076                          

 Data required time                                                 13.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.076                          
 Data arrival time                                                 -10.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.909                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/L0
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.275  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.030
  Launch Clock Delay      :  6.811
  Clock Pessimism Removal :  -0.944

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       4.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       4.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.257         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.257 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.554       6.811         ntclkbufg_3      
 CLMA_82_36/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_82_36/Q3                     tco                   0.223       7.034 f       frame_read_write_m0/frame_fifo_read_m0/state_1/opit_0_inv_L5Q_perm/Q
                                   net (fanout=28)       0.237       7.271         frame_read_write_m0/frame_fifo_read_m0/state_1
 CLMS_86_37/D0                                                             f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   7.271         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.478%), Route: 0.237ns(51.522%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.201         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.829       8.030         ntclkbufg_3      
 CLMS_86_37/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.944       7.086                          
 clock uncertainty                                       0.000       7.086                          

 Hold time                                              -0.125       6.961                          

 Data required time                                                  6.961                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.961                          
 Data arrival time                                                  -7.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.310                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.053
  Launch Clock Delay      :  6.831
  Clock Pessimism Removal :  -1.222

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       4.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       4.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.257         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.257 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.574       6.831         ntclkbufg_3      
 CLMA_58_8/CLK                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/CLK

 CLMA_58_8/Q1                      tco                   0.223       7.054 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/Q
                                   net (fanout=1)        0.144       7.198         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [2]
 CLMA_58_8/CD                                                              f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/D

 Data arrival time                                                   7.198         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.201         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.852       8.053         ntclkbufg_3      
 CLMA_58_8/CLK                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/CLK
 clock pessimism                                        -1.222       6.831                          
 clock uncertainty                                       0.000       6.831                          

 Hold time                                               0.033       6.864                          

 Data required time                                                  6.864                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.864                          
 Data arrival time                                                  -7.198                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d1/opit_0_inv/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.291  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.028
  Launch Clock Delay      :  6.793
  Clock Pessimism Removal :  -0.944

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       4.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       4.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.257         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.257 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.536       6.793         ntclkbufg_3      
 CLMS_86_49/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK

 CLMS_86_49/Q1                     tco                   0.223       7.016 f       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/Q
                                   net (fanout=1)        0.386       7.402         frame_read_write_m0/frame_fifo_read_m0/read_req_d0
 CLMA_82_41/M0                                                             f       frame_read_write_m0/frame_fifo_read_m0/read_req_d1/opit_0_inv/D

 Data arrival time                                                   7.402         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.617%), Route: 0.386ns(63.383%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.201         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.827       8.028         ntclkbufg_3      
 CLMA_82_41/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.944       7.084                          
 clock uncertainty                                       0.000       7.084                          

 Hold time                                              -0.016       7.068                          

 Data required time                                                  7.068                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.068                          
 Data arrival time                                                  -7.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.628  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.827
  Launch Clock Delay      :  5.381
  Clock Pessimism Removal :  0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       999.999     999.999 r                        
 B5                                                      0.000     999.999 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093    1000.092         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100    1001.192 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.192         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111    1001.303 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836    1002.139         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523    1002.662 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875    1003.537         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000    1003.537 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.843    1005.380         ntclkbufg_0      
 CLMA_94_20/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_94_20/Q0                     tco                   0.261    1005.641 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        6.245    1011.886         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5]
 CLMS_94_17/M1                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D

 Data arrival time                                                1011.886         Logic Levels: 0  
                                                                                   Logic: 0.261ns(4.012%), Route: 6.245ns(95.988%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093    1000.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094    1001.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283    1004.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447    1004.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405    1005.257         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000    1005.257 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.570    1006.827         ntclkbufg_3      
 CLMS_94_17/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.182    1007.009                          
 clock uncertainty                                      -0.150    1006.859                          

 Setup time                                             -0.067    1006.792                          

 Data required time                                               1006.792                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.792                          
 Data arrival time                                               -1011.886                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.094                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.628  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.827
  Launch Clock Delay      :  5.381
  Clock Pessimism Removal :  0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       999.999     999.999 r                        
 B5                                                      0.000     999.999 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093    1000.092         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100    1001.192 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.192         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111    1001.303 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836    1002.139         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523    1002.662 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875    1003.537         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000    1003.537 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.843    1005.380         ntclkbufg_0      
 CLMA_94_20/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_94_20/Q3                     tco                   0.261    1005.641 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        5.892    1011.533         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [8]
 CLMS_94_17/M3                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D

 Data arrival time                                                1011.533         Logic Levels: 0  
                                                                                   Logic: 0.261ns(4.242%), Route: 5.892ns(95.758%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093    1000.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094    1001.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283    1004.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447    1004.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405    1005.257         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000    1005.257 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.570    1006.827         ntclkbufg_3      
 CLMS_94_17/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.182    1007.009                          
 clock uncertainty                                      -0.150    1006.859                          

 Setup time                                             -0.067    1006.792                          

 Data required time                                               1006.792                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.792                          
 Data arrival time                                               -1011.533                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.741                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.625  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.835
  Launch Clock Delay      :  5.392
  Clock Pessimism Removal :  0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       999.999     999.999 r                        
 B5                                                      0.000     999.999 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093    1000.092         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100    1001.192 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.192         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111    1001.303 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836    1002.139         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523    1002.662 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875    1003.537         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000    1003.537 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.854    1005.391         ntclkbufg_0      
 CLMS_86_17/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK

 CLMS_86_17/Q1                     tco                   0.261    1005.652 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        5.783    1011.435         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [3]
 CLMA_90_12/M2                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D

 Data arrival time                                                1011.435         Logic Levels: 0  
                                                                                   Logic: 0.261ns(4.318%), Route: 5.783ns(95.682%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093    1000.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094    1001.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283    1004.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447    1004.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405    1005.257         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000    1005.257 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.578    1006.835         ntclkbufg_3      
 CLMA_90_12/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.182    1007.017                          
 clock uncertainty                                      -0.150    1006.867                          

 Setup time                                             -0.067    1006.800                          

 Data required time                                               1006.800                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.800                          
 Data arrival time                                               -1011.435                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.635                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.327  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.029
  Launch Clock Delay      :  4.520
  Clock Pessimism Removal :  -0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656       1.778         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444       2.222 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743       2.965         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000       2.965 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.555       4.520         ntclkbufg_0      
 CLMA_94_28/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_94_28/Q1                     tco                   0.223       4.743 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        4.013       8.756         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [10]
 CLMA_94_32/M2                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/D

 Data arrival time                                                   8.756         Logic Levels: 0  
                                                                                   Logic: 0.223ns(5.264%), Route: 4.013ns(94.736%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.201         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.828       8.029         ntclkbufg_3      
 CLMA_94_32/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/CLK
 clock pessimism                                        -0.182       7.847                          
 clock uncertainty                                       0.150       7.997                          

 Hold time                                              -0.016       7.981                          

 Data required time                                                  7.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.981                          
 Data arrival time                                                  -8.756                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.775                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.327  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.029
  Launch Clock Delay      :  4.520
  Clock Pessimism Removal :  -0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656       1.778         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444       2.222 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743       2.965         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000       2.965 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.555       4.520         ntclkbufg_0      
 CLMA_94_28/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_94_28/Q0                     tco                   0.223       4.743 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        4.073       8.816         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [9]
 CLMA_94_32/M0                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/D

 Data arrival time                                                   8.816         Logic Levels: 0  
                                                                                   Logic: 0.223ns(5.191%), Route: 4.073ns(94.809%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.201         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.828       8.029         ntclkbufg_3      
 CLMA_94_32/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/CLK
 clock pessimism                                        -0.182       7.847                          
 clock uncertainty                                       0.150       7.997                          

 Hold time                                              -0.016       7.981                          

 Data required time                                                  7.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.981                          
 Data arrival time                                                  -8.816                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.835                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.338  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.050
  Launch Clock Delay      :  4.530
  Clock Pessimism Removal :  -0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656       1.778         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444       2.222 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743       2.965         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000       2.965 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.565       4.530         ntclkbufg_0      
 CLMA_94_20/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_94_20/Q2                     tco                   0.223       4.753 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        4.098       8.851         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2]
 CLMS_86_21/M2                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D

 Data arrival time                                                   8.851         Logic Levels: 0  
                                                                                   Logic: 0.223ns(5.161%), Route: 4.098ns(94.839%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.201         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.849       8.050         ntclkbufg_3      
 CLMS_86_21/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.182       7.868                          
 clock uncertainty                                       0.150       8.018                          

 Hold time                                              -0.016       8.002                          

 Data required time                                                  8.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.002                          
 Data arrival time                                                  -8.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.849                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.456  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.799
  Launch Clock Delay      :  8.048
  Clock Pessimism Removal :  0.793

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.201         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.201 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.847       8.048         ntclkbufg_4      
 CLMA_38_268/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_268/Q2                    tco                   0.261       8.309 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1665)     2.999      11.308         SYSRESETn        
 CLMA_42_33/Y1                     td                    0.209      11.517 r       u_aq_axi_master/N540/gateop_perm/Z
                                   net (fanout=1)        0.383      11.900         u_aq_axi_master/N540
 CLMA_42_25/CE                                                             r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE

 Data arrival time                                                  11.900         Logic Levels: 1  
                                                                                   Logic: 0.470ns(12.201%), Route: 3.382ns(87.799%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283      14.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.257         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.257 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.542      16.799         ntclkbufg_3      
 CLMA_42_25/CLK                                                            r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.793      17.592                          
 clock uncertainty                                      -0.150      17.442                          

 Setup time                                             -0.277      17.165                          

 Data required time                                                 17.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.165                          
 Data arrival time                                                 -11.900                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.405  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.021
  Launch Clock Delay      :  6.823
  Clock Pessimism Removal :  -0.793

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       4.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.257         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.257 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.566       6.823         ntclkbufg_4      
 CLMA_38_268/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_268/Q2                    tco                   0.223       7.046 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1665)     2.025       9.071         SYSRESETn        
 CLMA_42_33/Y1                     td                    0.191       9.262 f       u_aq_axi_master/N540/gateop_perm/Z
                                   net (fanout=1)        0.273       9.535         u_aq_axi_master/N540
 CLMA_42_25/CE                                                             f       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE

 Data arrival time                                                   9.535         Logic Levels: 1  
                                                                                   Logic: 0.414ns(15.265%), Route: 2.298ns(84.735%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.201         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.820       8.021         ntclkbufg_3      
 CLMA_42_25/CLK                                                            r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.793       7.228                          
 clock uncertainty                                       0.150       7.378                          

 Hold time                                              -0.211       7.167                          

 Data required time                                                  7.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.167                          
 Data arrival time                                                  -9.535                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.368                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.602
  Launch Clock Delay      :  6.597
  Clock Pessimism Removal :  0.994

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.739 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.226         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.532 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.597         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       7.061 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.061         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.061         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       6.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.864 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.278         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.538 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.602         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.994       8.596                          
 clock uncertainty                                      -0.150       8.446                          

 Setup time                                             -0.120       8.326                          

 Data required time                                                  8.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.326                          
 Data arrival time                                                  -7.061                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.602
  Launch Clock Delay      :  6.597
  Clock Pessimism Removal :  0.994

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.739 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.226         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.532 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.597         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       7.061 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.061         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.061         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       6.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.864 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.278         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.538 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.602         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.994       8.596                          
 clock uncertainty                                      -0.150       8.446                          

 Setup time                                             -0.120       8.326                          

 Data required time                                                  8.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.326                          
 Data arrival time                                                  -7.061                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.602
  Launch Clock Delay      :  6.597
  Clock Pessimism Removal :  0.994

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.739 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.226         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.532 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.597         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       7.061 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.061         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.061         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       6.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.864 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.278         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.538 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.602         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.994       8.596                          
 clock uncertainty                                      -0.150       8.446                          

 Setup time                                             -0.120       8.326                          

 Data required time                                                  8.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.326                          
 Data arrival time                                                  -7.061                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.620
  Launch Clock Delay      :  5.591
  Clock Pessimism Removal :  -0.994

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       4.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.864 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.278         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.538 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.591         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.376       5.967 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.967         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.967         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.739 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.226         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.532 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.620         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.994       5.626                          
 clock uncertainty                                       0.000       5.626                          

 Hold time                                              -0.074       5.552                          

 Data required time                                                  5.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.552                          
 Data arrival time                                                  -5.967                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.620
  Launch Clock Delay      :  5.591
  Clock Pessimism Removal :  -0.994

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       4.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.864 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.278         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.538 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.591         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.376       5.967 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.967         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.967         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.739 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.226         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.532 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.620         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.994       5.626                          
 clock uncertainty                                       0.000       5.626                          

 Hold time                                              -0.074       5.552                          

 Data required time                                                  5.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.552                          
 Data arrival time                                                  -5.967                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.620
  Launch Clock Delay      :  5.591
  Clock Pessimism Removal :  -0.994

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       4.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.864 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.278         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.538 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.591         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.376       5.967 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.967         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.967         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.739 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.226         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.532 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.620         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.994       5.626                          
 clock uncertainty                                       0.000       5.626                          

 Hold time                                              -0.074       5.552                          

 Data required time                                                  5.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.552                          
 Data arrival time                                                  -5.967                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.704  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.538
  Launch Clock Delay      :  8.035
  Clock Pessimism Removal :  0.793

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.721 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.198         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.198 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.837       8.035         ntclkbufg_2      
 CLMS_26_101/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_101/Q3                    tco                   0.261       8.296 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.902       9.198         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   9.198         Logic Levels: 0  
                                                                                   Logic: 0.261ns(22.442%), Route: 0.902ns(77.558%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       8.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       8.864 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.278         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.538 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.538         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.538 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.538         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.793      10.331                          
 clock uncertainty                                      -0.150      10.181                          

 Setup time                                             -0.564       9.617                          

 Data required time                                                  9.617                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.617                          
 Data arrival time                                                  -9.198                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.699  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.538
  Launch Clock Delay      :  8.030
  Clock Pessimism Removal :  0.793

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.721 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.198         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.198 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.832       8.030         ntclkbufg_2      
 CLMA_26_96/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_96/Q3                     tco                   0.261       8.291 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.744       9.035         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   9.035         Logic Levels: 0  
                                                                                   Logic: 0.261ns(25.970%), Route: 0.744ns(74.030%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       8.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       8.864 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.278         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.538 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.538         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.538 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.538         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.793      10.331                          
 clock uncertainty                                      -0.150      10.181                          

 Setup time                                             -0.568       9.613                          

 Data required time                                                  9.613                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.613                          
 Data arrival time                                                  -9.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.578                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.709  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.538
  Launch Clock Delay      :  8.040
  Clock Pessimism Removal :  0.793

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.721 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.198         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.198 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.842       8.040         ntclkbufg_2      
 CLMS_26_141/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK

 CLMS_26_141/Q2                    tco                   0.261       8.301 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.284       9.585         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[5]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK

 Data arrival time                                                   9.585         Logic Levels: 0  
                                                                                   Logic: 0.261ns(16.893%), Route: 1.284ns(83.107%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       8.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       8.864 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.278         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.538 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.538         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.538 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.538         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.793      10.331                          
 clock uncertainty                                      -0.150      10.181                          

 Setup time                                              0.147      10.328                          

 Data required time                                                 10.328                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.328                          
 Data arrival time                                                  -9.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.743                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.532
  Launch Clock Delay      :  6.798
  Clock Pessimism Removal :  -0.793

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       4.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.849 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.254         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.254 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.544       6.798         ntclkbufg_2      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK

 CLMA_26_88/Q3                     tco                   0.223       7.021 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.374       7.395         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   7.395         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.353%), Route: 0.374ns(62.647%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.739 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.226         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.532 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.532         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.532 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.532         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.793       5.739                          
 clock uncertainty                                       0.150       5.889                          

 Hold time                                               0.681       6.570                          

 Data required time                                                  6.570                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.570                          
 Data arrival time                                                  -7.395                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.825                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.532
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.793

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       4.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.849 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.254         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.254 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.554       6.808         ntclkbufg_2      
 CLMS_26_97/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_97/Q1                     tco                   0.224       7.032 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.413       7.445         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
 HMEMC_16_1/SRB_IOL23_CE                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]

 Data arrival time                                                   7.445         Logic Levels: 0  
                                                                                   Logic: 0.224ns(35.165%), Route: 0.413ns(64.835%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.739 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.226         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.532 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.532         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.532 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.532         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.793       5.739                          
 clock uncertainty                                       0.150       5.889                          

 Hold time                                               0.674       6.563                          

 Data required time                                                  6.563                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.563                          
 Data arrival time                                                  -7.445                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.882                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.532
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.793

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       4.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.849 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.254         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.254 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.554       6.808         ntclkbufg_2      
 CLMS_26_97/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_97/Q2                     tco                   0.223       7.031 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.445       7.476         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
 HMEMC_16_1/SRB_IOL23_IODLY_CTRL[0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]

 Data arrival time                                                   7.476         Logic Levels: 0  
                                                                                   Logic: 0.223ns(33.383%), Route: 0.445ns(66.617%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.739 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.226         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.532 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.532         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.532 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.532         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.793       5.739                          
 clock uncertainty                                       0.150       5.889                          

 Hold time                                               0.683       6.572                          

 Data required time                                                  6.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.572                          
 Data arrival time                                                  -7.476                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.904                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I2
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.242  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.501
  Launch Clock Delay      :  6.428
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.808       6.428         rx_clki_clkbufg  
 CLMS_114_161/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK

 CLMS_114_161/Q3                   tco                   0.261       6.689 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.958       7.647         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [14]
 CLMS_114_125/Y1                   td                    0.377       8.024 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.261       8.285         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N27319
 CLMS_114_125/Y0                   td                    0.164       8.449 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_16/gateop_perm/Z
                                   net (fanout=1)        0.415       8.864         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N27322
 CLMS_114_121/Y1                   td                    0.209       9.073 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_17/gateop_perm/Z
                                   net (fanout=29)       1.130      10.203         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N22516
 CLMA_126_92/Y0                    td                    0.282      10.485 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N590_3/gateop/F
                                   net (fanout=1)        0.698      11.183         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/dfbc [3]
                                                         0.382      11.565 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_0/gateop_A2/Cout
                                                         0.000      11.565         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [2]
 CLMS_114_97/COUT                  td                    0.097      11.662 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.662         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [6]
                                                         0.060      11.722 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_4/gateop_A2/Cout
                                                         0.000      11.722         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [10]
 CLMS_114_101/Y3                   td                    0.340      12.062 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.683      12.745         _N30             
 CLMA_130_109/A2                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I2

 Data arrival time                                                  12.745         Logic Levels: 6  
                                                                                   Logic: 2.172ns(34.383%), Route: 4.145ns(65.617%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.566    1005.501         rx_clki_clkbufg  
 CLMA_130_109/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.685    1006.186                          
 clock uncertainty                                      -0.050    1006.136                          

 Setup time                                             -0.353    1005.783                          

 Data required time                                               1005.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.783                          
 Data arrival time                                                 -12.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.038                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I1
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.242  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.501
  Launch Clock Delay      :  6.428
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.808       6.428         rx_clki_clkbufg  
 CLMS_114_161/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK

 CLMS_114_161/Q3                   tco                   0.261       6.689 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.958       7.647         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [14]
 CLMS_114_125/Y1                   td                    0.377       8.024 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.261       8.285         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N27319
 CLMS_114_125/Y0                   td                    0.164       8.449 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_16/gateop_perm/Z
                                   net (fanout=1)        0.415       8.864         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N27322
 CLMS_114_121/Y1                   td                    0.209       9.073 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_17/gateop_perm/Z
                                   net (fanout=29)       0.794       9.867         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N22516
 CLMS_126_109/Y3                   td                    0.377      10.244 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578/gateop_perm/Z
                                   net (fanout=5)        0.452      10.696         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578
 CLMA_126_116/Y2                   td                    0.389      11.085 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_6/gateop_perm/Z
                                   net (fanout=1)        0.744      11.829         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26645
 CLMS_126_97/Y0                    td                    0.214      12.043 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_9/gateop_perm/Z
                                   net (fanout=1)        0.579      12.622         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26648
 CLMA_130_109/A1                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I1

 Data arrival time                                                  12.622         Logic Levels: 6  
                                                                                   Logic: 1.991ns(32.144%), Route: 4.203ns(67.856%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.566    1005.501         rx_clki_clkbufg  
 CLMA_130_109/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.685    1006.186                          
 clock uncertainty                                      -0.050    1006.136                          

 Setup time                                             -0.248    1005.888                          

 Data required time                                               1005.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.888                          
 Data arrival time                                                 -12.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I3
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.242  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.501
  Launch Clock Delay      :  6.428
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.808       6.428         rx_clki_clkbufg  
 CLMS_114_161/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK

 CLMS_114_161/Q3                   tco                   0.261       6.689 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.958       7.647         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [14]
 CLMS_114_125/Y1                   td                    0.377       8.024 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.261       8.285         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N27319
 CLMS_114_125/Y0                   td                    0.164       8.449 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_16/gateop_perm/Z
                                   net (fanout=1)        0.415       8.864         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N27322
 CLMS_114_121/Y1                   td                    0.209       9.073 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_17/gateop_perm/Z
                                   net (fanout=29)       0.866       9.939         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N22516
 CLMS_126_113/Y2                   td                    0.384      10.323 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N589_10/gateop_perm/Z
                                   net (fanout=1)        0.852      11.175         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N589 [10]
 CLMA_114_112/Y1                   td                    0.169      11.344 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_4/gateop_perm/Z
                                   net (fanout=1)        0.507      11.851         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26643
 CLMA_130_112/Y0                   td                    0.383      12.234 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_10/gateop_perm/Z
                                   net (fanout=1)        0.418      12.652         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26649
 CLMA_130_109/A0                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  12.652         Logic Levels: 6  
                                                                                   Logic: 1.947ns(31.282%), Route: 4.277ns(68.718%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.566    1005.501         rx_clki_clkbufg  
 CLMA_130_109/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.685    1006.186                          
 clock uncertainty                                      -0.050    1006.136                          

 Setup time                                             -0.180    1005.956                          

 Data required time                                               1005.956                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.956                          
 Data arrival time                                                 -12.652                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.304                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[1]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.443
  Launch Clock Delay      :  5.465
  Clock Pessimism Removal :  -0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.530       5.465         rx_clki_clkbufg  
 CLMS_114_209/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[1]/opit_0/CLK

 CLMS_114_209/Q0                   tco                   0.223       5.688 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[1]/opit_0/Q
                                   net (fanout=1)        0.113       5.801         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d [1]
 DRM_122_208/DA0[1]                                                        f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]

 Data arrival time                                                   5.801         Logic Levels: 0  
                                                                                   Logic: 0.223ns(66.369%), Route: 0.113ns(33.631%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.823       6.443         rx_clki_clkbufg  
 DRM_122_208/CLKA[0]                                                       r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.911       5.532                          
 clock uncertainty                                       0.000       5.532                          

 Hold time                                               0.137       5.669                          

 Data required time                                                  5.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.669                          
 Data arrival time                                                  -5.801                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[12]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.443
  Launch Clock Delay      :  5.467
  Clock Pessimism Removal :  -0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.532       5.467         rx_clki_clkbufg  
 CLMA_118_213/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[9]/opit_0_L5Q_perm/CLK

 CLMA_118_213/Q0                   tco                   0.223       5.690 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.259       5.949         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr [9]
 DRM_122_208/ADA0[12]                                                      f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[12]

 Data arrival time                                                   5.949         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.266%), Route: 0.259ns(53.734%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.823       6.443         rx_clki_clkbufg  
 DRM_122_208/CLKA[0]                                                       r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.911       5.532                          
 clock uncertainty                                       0.000       5.532                          

 Hold time                                               0.142       5.674                          

 Data required time                                                  5.674                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.674                          
 Data arrival time                                                  -5.949                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[9]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.443
  Launch Clock Delay      :  5.462
  Clock Pessimism Removal :  -0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.527       5.462         rx_clki_clkbufg  
 CLMA_118_208/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[6]/opit_0_L5Q_perm/CLK

 CLMA_118_208/Q1                   tco                   0.223       5.685 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.289       5.974         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr [6]
 DRM_122_208/ADA0[9]                                                       f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[9]

 Data arrival time                                                   5.974         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.555%), Route: 0.289ns(56.445%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.823       6.443         rx_clki_clkbufg  
 DRM_122_208/CLKA[0]                                                       r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.911       5.532                          
 clock uncertainty                                       0.000       5.532                          

 Hold time                                               0.142       5.674                          

 Data required time                                                  5.674                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.674                          
 Data arrival time                                                  -5.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_last[1]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.253  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.818
  Launch Clock Delay      :  8.015
  Clock Pessimism Removal :  0.944

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.721 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.198         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.198 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.817       8.015         ntclkbufg_2      
 CLMS_26_161/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_161/Q0                    tco                   0.261       8.276 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=53)       1.399       9.675         u_DDR3/global_reset_n
 CLMS_26_81/RSCO                   td                    0.128       9.803 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d3/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.803         _N1106           
 CLMS_26_85/RSCO                   td                    0.085       9.888 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.888         _N1105           
 CLMS_26_89/RSCO                   td                    0.085       9.973 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       9.973         _N1104           
 CLMS_26_93/RSCO                   td                    0.085      10.058 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_now[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.058         _N1103           
 CLMS_26_97/RSCO                   td                    0.085      10.143 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.143         _N1102           
 CLMS_26_101/RSCO                  td                    0.085      10.228 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.228         _N1101           
 CLMS_26_105/RSCI                                                          f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_last[1]/opit_0_inv/RS

 Data arrival time                                                  10.228         Logic Levels: 6  
                                                                                   Logic: 0.814ns(36.783%), Route: 1.399ns(63.217%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283      24.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.849 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.254         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.254 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.564      26.818         ntclkbufg_2      
 CLMS_26_105/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_last[1]/opit_0_inv/CLK
 clock pessimism                                         0.944      27.762                          
 clock uncertainty                                      -0.150      27.612                          

 Recovery time                                           0.000      27.612                          

 Data required time                                                 27.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.612                          
 Data arrival time                                                 -10.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.384                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[0]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.253  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.818
  Launch Clock Delay      :  8.015
  Clock Pessimism Removal :  0.944

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.721 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.198         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.198 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.817       8.015         ntclkbufg_2      
 CLMS_26_161/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_161/Q0                    tco                   0.261       8.276 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=53)       1.399       9.675         u_DDR3/global_reset_n
 CLMS_26_81/RSCO                   td                    0.128       9.803 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d3/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.803         _N1106           
 CLMS_26_85/RSCO                   td                    0.085       9.888 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.888         _N1105           
 CLMS_26_89/RSCO                   td                    0.085       9.973 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       9.973         _N1104           
 CLMS_26_93/RSCO                   td                    0.085      10.058 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_now[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.058         _N1103           
 CLMS_26_97/RSCO                   td                    0.085      10.143 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.143         _N1102           
 CLMS_26_101/RSCO                  td                    0.085      10.228 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.228         _N1101           
 CLMS_26_105/RSCI                                                          f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[0]/opit_0_inv/RS

 Data arrival time                                                  10.228         Logic Levels: 6  
                                                                                   Logic: 0.814ns(36.783%), Route: 1.399ns(63.217%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283      24.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.849 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.254         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.254 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.564      26.818         ntclkbufg_2      
 CLMS_26_105/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[0]/opit_0_inv/CLK
 clock pessimism                                         0.944      27.762                          
 clock uncertainty                                      -0.150      27.612                          

 Recovery time                                           0.000      27.612                          

 Data required time                                                 27.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.612                          
 Data arrival time                                                 -10.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.384                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[1]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.253  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.818
  Launch Clock Delay      :  8.015
  Clock Pessimism Removal :  0.944

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.721 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.198         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.198 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.817       8.015         ntclkbufg_2      
 CLMS_26_161/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_161/Q0                    tco                   0.261       8.276 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=53)       1.399       9.675         u_DDR3/global_reset_n
 CLMS_26_81/RSCO                   td                    0.128       9.803 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d3/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.803         _N1106           
 CLMS_26_85/RSCO                   td                    0.085       9.888 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.888         _N1105           
 CLMS_26_89/RSCO                   td                    0.085       9.973 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       9.973         _N1104           
 CLMS_26_93/RSCO                   td                    0.085      10.058 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_now[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.058         _N1103           
 CLMS_26_97/RSCO                   td                    0.085      10.143 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.143         _N1102           
 CLMS_26_101/RSCO                  td                    0.085      10.228 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.228         _N1101           
 CLMS_26_105/RSCI                                                          f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[1]/opit_0_inv/RS

 Data arrival time                                                  10.228         Logic Levels: 6  
                                                                                   Logic: 0.814ns(36.783%), Route: 1.399ns(63.217%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283      24.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.849 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.254         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.254 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.564      26.818         ntclkbufg_2      
 CLMS_26_105/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[1]/opit_0_inv/CLK
 clock pessimism                                         0.944      27.762                          
 clock uncertainty                                      -0.150      27.612                          

 Recovery time                                           0.000      27.612                          

 Data required time                                                 27.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.612                          
 Data arrival time                                                 -10.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.384                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[7]/opit_0_inv_A2Q21/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.012
  Launch Clock Delay      :  6.793
  Clock Pessimism Removal :  -1.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       4.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.849 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.254         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.254 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.539       6.793         ntclkbufg_2      
 CLMS_26_161/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_161/Q0                    tco                   0.223       7.016 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=53)       0.278       7.294         u_DDR3/global_reset_n
 CLMA_30_156/RSCO                  td                    0.104       7.398 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.398         _N944            
 CLMA_30_160/RSCI                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.398         Logic Levels: 1  
                                                                                   Logic: 0.327ns(54.050%), Route: 0.278ns(45.950%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.721 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.198         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.198 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.814       8.012         ntclkbufg_2      
 CLMA_30_160/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.170       6.842                          
 clock uncertainty                                       0.000       6.842                          

 Removal time                                            0.000       6.842                          

 Data required time                                                  6.842                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.842                          
 Data arrival time                                                  -7.398                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.012
  Launch Clock Delay      :  6.793
  Clock Pessimism Removal :  -1.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       4.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.849 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.254         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.254 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.539       6.793         ntclkbufg_2      
 CLMS_26_161/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_161/Q0                    tco                   0.223       7.016 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=53)       0.278       7.294         u_DDR3/global_reset_n
 CLMA_30_156/RSCO                  td                    0.104       7.398 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.398         _N944            
 CLMA_30_160/RSCI                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.398         Logic Levels: 1  
                                                                                   Logic: 0.327ns(54.050%), Route: 0.278ns(45.950%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.721 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.198         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.198 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.814       8.012         ntclkbufg_2      
 CLMA_30_160/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.170       6.842                          
 clock uncertainty                                       0.000       6.842                          

 Removal time                                            0.000       6.842                          

 Data required time                                                  6.842                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.842                          
 Data arrival time                                                  -7.398                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.020
  Launch Clock Delay      :  6.793
  Clock Pessimism Removal :  -1.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       4.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.849 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.254         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.254 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.539       6.793         ntclkbufg_2      
 CLMS_26_161/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_161/Q0                    tco                   0.223       7.016 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=53)       0.273       7.289         u_DDR3/global_reset_n
 CLMA_26_152/RSCO                  td                    0.104       7.393 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.393         _N1114           
 CLMA_26_156/RSCI                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.393         Logic Levels: 1  
                                                                                   Logic: 0.327ns(54.500%), Route: 0.273ns(45.500%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.721 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.198         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.198 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.822       8.020         ntclkbufg_2      
 CLMA_26_156/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.189       6.831                          
 clock uncertainty                                       0.000       6.831                          

 Removal time                                            0.000       6.831                          

 Data required time                                                  6.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.831                          
 Data arrival time                                                  -7.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.562                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_cnn_top/ADDR[8]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.327  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.777
  Launch Clock Delay      :  8.048
  Clock Pessimism Removal :  0.944

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.201         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.201 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.847       8.048         ntclkbufg_4      
 CLMA_38_268/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_268/Q2                    tco                   0.261       8.309 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1665)     3.779      12.088         SYSRESETn        
 CLMA_66_52/RSCO                   td                    0.128      12.216 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.216         _N147            
 CLMA_66_56/RSCO                   td                    0.085      12.301 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      12.301         _N146            
 CLMA_66_64/RSCO                   td                    0.085      12.386 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[121]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      12.386         _N145            
 CLMA_66_68/RSCO                   td                    0.085      12.471 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[40]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.471         _N144            
 CLMA_66_72/RSCO                   td                    0.085      12.556 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[105]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.556         _N143            
 CLMA_66_76/RSCO                   td                    0.085      12.641 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[35]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.641         _N142            
 CLMA_66_80/RSCO                   td                    0.085      12.726 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_data[35]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      12.726         _N141            
 CLMA_66_84/RSCO                   td                    0.085      12.811 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_data[122]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      12.811         _N140            
 CLMA_66_88/RSCO                   td                    0.085      12.896 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[99]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.896         _N139            
 CLMA_66_92/RSCO                   td                    0.085      12.981 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.981         _N138            
 CLMA_66_96/RSCO                   td                    0.085      13.066 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[114]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.066         _N137            
 CLMA_66_100/RSCO                  td                    0.085      13.151 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[110]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.151         _N136            
 CLMA_66_104/RSCO                  td                    0.085      13.236 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_data[125]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.236         _N135            
 CLMA_66_108/RSCO                  td                    0.085      13.321 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[125]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.321         _N134            
 CLMA_66_112/RSCO                  td                    0.085      13.406 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_data[53]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.406         _N133            
 CLMA_66_116/RSCO                  td                    0.085      13.491 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[120]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      13.491         _N132            
 CLMA_66_120/RSCO                  td                    0.085      13.576 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[125]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.576         _N131            
 CLMA_66_124/RSCO                  td                    0.085      13.661 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[121]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.661         _N130            
 CLMA_66_128/RSCO                  td                    0.085      13.746 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[24]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.746         _N129            
 CLMA_66_132/RSCO                  td                    0.085      13.831 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[27]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      13.831         _N128            
 CLMA_66_136/RSCO                  td                    0.085      13.916 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.916         _N127            
 CLMA_66_140/RSCO                  td                    0.085      14.001 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/cpu_addr_dly[3]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      14.001         _N126            
 CLMA_66_144/RSCO                  td                    0.085      14.086 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[31]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.086         _N125            
 CLMA_66_148/RSCO                  td                    0.085      14.171 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[30]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.171         _N124            
 CLMA_66_152/RSCO                  td                    0.085      14.256 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_txaddr[6]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      14.256         _N123            
 CLMA_66_156/RSCO                  td                    0.085      14.341 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_req/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      14.341         _N122            
 CLMA_66_160/RSCO                  td                    0.085      14.426 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_req_t/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.426         _N121            
 CLMA_66_164/RSCO                  td                    0.085      14.511 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.511         _N120            
 CLMA_66_168/RSCO                  td                    0.085      14.596 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[9]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      14.596         _N119            
 CLMA_66_172/RSCO                  td                    0.085      14.681 f       u_cnn_top/HRDATA[13]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000      14.681         _N118            
 CLMA_66_176/RSCO                  td                    0.085      14.766 f       u_cnn_top/ADDR[15]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      14.766         _N117            
 CLMA_66_180/RSCI                                                          f       u_cnn_top/ADDR[8]/opit_0_inv/RS

 Data arrival time                                                  14.766         Logic Levels: 31 
                                                                                   Logic: 2.939ns(43.748%), Route: 3.779ns(56.252%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283      14.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.257         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.257 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.520      16.777         ntclkbufg_4      
 CLMA_66_180/CLK                                                           r       u_cnn_top/ADDR[8]/opit_0_inv/CLK
 clock pessimism                                         0.944      17.721                          
 clock uncertainty                                      -0.150      17.571                          

 Recovery time                                           0.000      17.571                          

 Data required time                                                 17.571                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.571                          
 Data arrival time                                                 -14.766                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.805                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_cnn_top/ADDR[9]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.782
  Launch Clock Delay      :  8.048
  Clock Pessimism Removal :  0.944

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.201         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.201 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.847       8.048         ntclkbufg_4      
 CLMA_38_268/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_268/Q2                    tco                   0.261       8.309 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1665)     3.779      12.088         SYSRESETn        
 CLMA_66_52/RSCO                   td                    0.128      12.216 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.216         _N147            
 CLMA_66_56/RSCO                   td                    0.085      12.301 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      12.301         _N146            
 CLMA_66_64/RSCO                   td                    0.085      12.386 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[121]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      12.386         _N145            
 CLMA_66_68/RSCO                   td                    0.085      12.471 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[40]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.471         _N144            
 CLMA_66_72/RSCO                   td                    0.085      12.556 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[105]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.556         _N143            
 CLMA_66_76/RSCO                   td                    0.085      12.641 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[35]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.641         _N142            
 CLMA_66_80/RSCO                   td                    0.085      12.726 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_data[35]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      12.726         _N141            
 CLMA_66_84/RSCO                   td                    0.085      12.811 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_data[122]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      12.811         _N140            
 CLMA_66_88/RSCO                   td                    0.085      12.896 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[99]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.896         _N139            
 CLMA_66_92/RSCO                   td                    0.085      12.981 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.981         _N138            
 CLMA_66_96/RSCO                   td                    0.085      13.066 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[114]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.066         _N137            
 CLMA_66_100/RSCO                  td                    0.085      13.151 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[110]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.151         _N136            
 CLMA_66_104/RSCO                  td                    0.085      13.236 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_data[125]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.236         _N135            
 CLMA_66_108/RSCO                  td                    0.085      13.321 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[125]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.321         _N134            
 CLMA_66_112/RSCO                  td                    0.085      13.406 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_data[53]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.406         _N133            
 CLMA_66_116/RSCO                  td                    0.085      13.491 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[120]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      13.491         _N132            
 CLMA_66_120/RSCO                  td                    0.085      13.576 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[125]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.576         _N131            
 CLMA_66_124/RSCO                  td                    0.085      13.661 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[121]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.661         _N130            
 CLMA_66_128/RSCO                  td                    0.085      13.746 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[24]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.746         _N129            
 CLMA_66_132/RSCO                  td                    0.085      13.831 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[27]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      13.831         _N128            
 CLMA_66_136/RSCO                  td                    0.085      13.916 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.916         _N127            
 CLMA_66_140/RSCO                  td                    0.085      14.001 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/cpu_addr_dly[3]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      14.001         _N126            
 CLMA_66_144/RSCO                  td                    0.085      14.086 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[31]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.086         _N125            
 CLMA_66_148/RSCO                  td                    0.085      14.171 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[30]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.171         _N124            
 CLMA_66_152/RSCO                  td                    0.085      14.256 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_txaddr[6]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      14.256         _N123            
 CLMA_66_156/RSCO                  td                    0.085      14.341 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_req/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      14.341         _N122            
 CLMA_66_160/RSCO                  td                    0.085      14.426 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_req_t/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.426         _N121            
 CLMA_66_164/RSCO                  td                    0.085      14.511 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.511         _N120            
 CLMA_66_168/RSCO                  td                    0.085      14.596 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[9]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      14.596         _N119            
 CLMA_66_172/RSCO                  td                    0.085      14.681 f       u_cnn_top/HRDATA[13]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000      14.681         _N118            
 CLMA_66_176/RSCI                                                          f       u_cnn_top/ADDR[9]/opit_0_inv/RS

 Data arrival time                                                  14.681         Logic Levels: 30 
                                                                                   Logic: 2.854ns(43.027%), Route: 3.779ns(56.973%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283      14.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.257         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.257 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.525      16.782         ntclkbufg_4      
 CLMA_66_176/CLK                                                           r       u_cnn_top/ADDR[9]/opit_0_inv/CLK
 clock pessimism                                         0.944      17.726                          
 clock uncertainty                                      -0.150      17.576                          

 Recovery time                                           0.000      17.576                          

 Data required time                                                 17.576                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.576                          
 Data arrival time                                                 -14.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.895                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_cnn_top/ADDR[12]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.782
  Launch Clock Delay      :  8.048
  Clock Pessimism Removal :  0.944

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.201         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.201 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.847       8.048         ntclkbufg_4      
 CLMA_38_268/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_268/Q2                    tco                   0.261       8.309 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1665)     3.779      12.088         SYSRESETn        
 CLMA_66_52/RSCO                   td                    0.128      12.216 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.216         _N147            
 CLMA_66_56/RSCO                   td                    0.085      12.301 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      12.301         _N146            
 CLMA_66_64/RSCO                   td                    0.085      12.386 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[121]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      12.386         _N145            
 CLMA_66_68/RSCO                   td                    0.085      12.471 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[40]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.471         _N144            
 CLMA_66_72/RSCO                   td                    0.085      12.556 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[105]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.556         _N143            
 CLMA_66_76/RSCO                   td                    0.085      12.641 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[35]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.641         _N142            
 CLMA_66_80/RSCO                   td                    0.085      12.726 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_data[35]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      12.726         _N141            
 CLMA_66_84/RSCO                   td                    0.085      12.811 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_data[122]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      12.811         _N140            
 CLMA_66_88/RSCO                   td                    0.085      12.896 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[99]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.896         _N139            
 CLMA_66_92/RSCO                   td                    0.085      12.981 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.981         _N138            
 CLMA_66_96/RSCO                   td                    0.085      13.066 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[114]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.066         _N137            
 CLMA_66_100/RSCO                  td                    0.085      13.151 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[110]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.151         _N136            
 CLMA_66_104/RSCO                  td                    0.085      13.236 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_data[125]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.236         _N135            
 CLMA_66_108/RSCO                  td                    0.085      13.321 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[125]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.321         _N134            
 CLMA_66_112/RSCO                  td                    0.085      13.406 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_data[53]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.406         _N133            
 CLMA_66_116/RSCO                  td                    0.085      13.491 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[120]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      13.491         _N132            
 CLMA_66_120/RSCO                  td                    0.085      13.576 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[125]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.576         _N131            
 CLMA_66_124/RSCO                  td                    0.085      13.661 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[121]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.661         _N130            
 CLMA_66_128/RSCO                  td                    0.085      13.746 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[24]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.746         _N129            
 CLMA_66_132/RSCO                  td                    0.085      13.831 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[27]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      13.831         _N128            
 CLMA_66_136/RSCO                  td                    0.085      13.916 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.916         _N127            
 CLMA_66_140/RSCO                  td                    0.085      14.001 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/cpu_addr_dly[3]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      14.001         _N126            
 CLMA_66_144/RSCO                  td                    0.085      14.086 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[31]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.086         _N125            
 CLMA_66_148/RSCO                  td                    0.085      14.171 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[30]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.171         _N124            
 CLMA_66_152/RSCO                  td                    0.085      14.256 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_txaddr[6]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      14.256         _N123            
 CLMA_66_156/RSCO                  td                    0.085      14.341 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_req/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      14.341         _N122            
 CLMA_66_160/RSCO                  td                    0.085      14.426 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_req_t/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.426         _N121            
 CLMA_66_164/RSCO                  td                    0.085      14.511 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.511         _N120            
 CLMA_66_168/RSCO                  td                    0.085      14.596 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[9]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      14.596         _N119            
 CLMA_66_172/RSCO                  td                    0.085      14.681 f       u_cnn_top/HRDATA[13]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000      14.681         _N118            
 CLMA_66_176/RSCI                                                          f       u_cnn_top/ADDR[12]/opit_0_inv/RS

 Data arrival time                                                  14.681         Logic Levels: 30 
                                                                                   Logic: 2.854ns(43.027%), Route: 3.779ns(56.973%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283      14.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.257         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.257 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.525      16.782         ntclkbufg_4      
 CLMA_66_176/CLK                                                           r       u_cnn_top/ADDR[12]/opit_0_inv/CLK
 clock pessimism                                         0.944      17.726                          
 clock uncertainty                                      -0.150      17.576                          

 Recovery time                                           0.000      17.576                          

 Data required time                                                 17.576                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.576                          
 Data arrival time                                                 -14.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.895                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/i_svc_lvl[1]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.043
  Launch Clock Delay      :  6.823
  Clock Pessimism Removal :  -1.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       4.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.257         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.257 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.566       6.823         ntclkbufg_4      
 CLMA_38_268/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_268/Q2                    tco                   0.223       7.046 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1665)     0.162       7.208         SYSRESETn        
 CLMS_38_269/RSCO                  td                    0.104       7.312 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.312         _N544            
 CLMS_38_273/RSCI                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/i_svc_lvl[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.312         Logic Levels: 1  
                                                                                   Logic: 0.327ns(66.871%), Route: 0.162ns(33.129%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.201         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.201 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.842       8.043         ntclkbufg_4      
 CLMS_38_273/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/i_svc_lvl[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.192       6.851                          
 clock uncertainty                                       0.000       6.851                          

 Removal time                                            0.000       6.851                          

 Data required time                                                  6.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.851                          
 Data arrival time                                                  -7.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.461                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/i_svc_lvl[0]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.043
  Launch Clock Delay      :  6.823
  Clock Pessimism Removal :  -1.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       4.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.257         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.257 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.566       6.823         ntclkbufg_4      
 CLMA_38_268/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_268/Q2                    tco                   0.223       7.046 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1665)     0.162       7.208         SYSRESETn        
 CLMS_38_269/RSCO                  td                    0.104       7.312 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.312         _N544            
 CLMS_38_273/RSCI                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/i_svc_lvl[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.312         Logic Levels: 1  
                                                                                   Logic: 0.327ns(66.871%), Route: 0.162ns(33.129%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.201         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.201 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.842       8.043         ntclkbufg_4      
 CLMS_38_273/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/i_svc_lvl[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.192       6.851                          
 clock uncertainty                                       0.000       6.851                          

 Removal time                                            0.000       6.851                          

 Data required time                                                  6.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.851                          
 Data arrival time                                                  -7.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.461                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_INS1/U_ipml_sdpram_ICACHE_INS1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.280  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.047
  Launch Clock Delay      :  6.823
  Clock Pessimism Removal :  -0.944

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       4.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.257         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.257 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.566       6.823         ntclkbufg_4      
 CLMA_38_268/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_268/Q2                    tco                   0.223       7.046 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1665)     0.583       7.629         SYSRESETn        
 DRM_34_228/RSTB[0]                                                        f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_INS1/U_ipml_sdpram_ICACHE_INS1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   7.629         Logic Levels: 0  
                                                                                   Logic: 0.223ns(27.667%), Route: 0.583ns(72.333%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.201         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.201 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.846       8.047         ntclkbufg_4      
 DRM_34_228/CLKB[0]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_INS1/U_ipml_sdpram_ICACHE_INS1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.944       7.103                          
 clock uncertainty                                       0.000       7.103                          

 Removal time                                            0.011       7.114                          

 Data required time                                                  7.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.114                          
 Data arrival time                                                  -7.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.515                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.408  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.829
  Launch Clock Delay      :  8.030
  Clock Pessimism Removal :  0.793

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.721 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.198         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.198 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.832       8.030         ntclkbufg_2      
 CLMA_26_96/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_96/Q1                     tco                   0.261       8.291 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.398      10.689         nt_LED[2]        
 CLMA_46_240/Y1                    td                    0.169      10.858 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.964      11.822         u_rst_gen/N3     
 CLMA_30_269/RS                                                            r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                  11.822         Logic Levels: 1  
                                                                                   Logic: 0.430ns(11.340%), Route: 3.362ns(88.660%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283      14.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.257         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.257 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.572      16.829         ntclkbufg_4      
 CLMA_30_269/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.793      17.622                          
 clock uncertainty                                      -0.150      17.472                          

 Recovery time                                          -0.277      17.195                          

 Data required time                                                 17.195                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.195                          
 Data arrival time                                                 -11.822                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.373                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.408  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.829
  Launch Clock Delay      :  8.030
  Clock Pessimism Removal :  0.793

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.721 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.198         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.198 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.832       8.030         ntclkbufg_2      
 CLMA_26_96/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_96/Q1                     tco                   0.261       8.291 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.398      10.689         nt_LED[2]        
 CLMA_46_240/Y1                    td                    0.169      10.858 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.964      11.822         u_rst_gen/N3     
 CLMA_30_269/RS                                                            r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                  11.822         Logic Levels: 1  
                                                                                   Logic: 0.430ns(11.340%), Route: 3.362ns(88.660%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283      14.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.257         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.257 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.572      16.829         ntclkbufg_4      
 CLMA_30_269/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.793      17.622                          
 clock uncertainty                                      -0.150      17.472                          

 Recovery time                                          -0.277      17.195                          

 Data required time                                                 17.195                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.195                          
 Data arrival time                                                 -11.822                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.373                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.413  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.824
  Launch Clock Delay      :  8.030
  Clock Pessimism Removal :  0.793

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.721 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.198         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.198 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.832       8.030         ntclkbufg_2      
 CLMA_26_96/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_96/Q1                     tco                   0.261       8.291 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.398      10.689         nt_LED[2]        
 CLMA_46_240/Y1                    td                    0.169      10.858 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.964      11.822         u_rst_gen/N3     
 CLMA_30_269/RSCO                  td                    0.118      11.940 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      11.940         _N536            
 CLMA_30_273/RSCI                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                  11.940         Logic Levels: 2  
                                                                                   Logic: 0.548ns(14.015%), Route: 3.362ns(85.985%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283      14.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.257         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.257 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.567      16.824         ntclkbufg_4      
 CLMA_30_273/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.793      17.617                          
 clock uncertainty                                      -0.150      17.467                          

 Recovery time                                           0.000      17.467                          

 Data required time                                                 17.467                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.467                          
 Data arrival time                                                 -11.940                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.448  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.049
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.793

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       4.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.849 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.254         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.254 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.554       6.808         ntclkbufg_2      
 CLMA_26_96/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_96/Q1                     tco                   0.223       7.031 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.874       8.905         nt_LED[2]        
 CLMA_46_240/Y1                    td                    0.154       9.059 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.709       9.768         u_rst_gen/N3     
 CLMA_30_269/RSCO                  td                    0.113       9.881 f       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.881         _N536            
 CLMA_30_273/RSCI                                                          f       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                   9.881         Logic Levels: 2  
                                                                                   Logic: 0.490ns(15.945%), Route: 2.583ns(84.055%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.201         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.201 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.848       8.049         ntclkbufg_4      
 CLMA_30_273/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.793       7.256                          
 clock uncertainty                                       0.150       7.406                          

 Removal time                                            0.000       7.406                          

 Data required time                                                  7.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.406                          
 Data arrival time                                                  -9.881                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.475                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.453  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.054
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.793

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       4.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.849 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.254         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.254 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.554       6.808         ntclkbufg_2      
 CLMA_26_96/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_96/Q1                     tco                   0.223       7.031 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.874       8.905         nt_LED[2]        
 CLMA_46_240/Y1                    td                    0.154       9.059 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.709       9.768         u_rst_gen/N3     
 CLMA_30_269/RS                                                            f       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                   9.768         Logic Levels: 1  
                                                                                   Logic: 0.377ns(12.736%), Route: 2.583ns(87.264%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.201         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.201 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.853       8.054         ntclkbufg_4      
 CLMA_30_269/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.793       7.261                          
 clock uncertainty                                       0.150       7.411                          

 Removal time                                           -0.211       7.200                          

 Data required time                                                  7.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.200                          
 Data arrival time                                                  -9.768                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.568                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.453  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.054
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.793

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       4.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.849 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.254         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.254 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.554       6.808         ntclkbufg_2      
 CLMA_26_96/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_96/Q1                     tco                   0.223       7.031 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.874       8.905         nt_LED[2]        
 CLMA_46_240/Y1                    td                    0.154       9.059 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.709       9.768         u_rst_gen/N3     
 CLMA_30_269/RS                                                            f       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                   9.768         Logic Levels: 1  
                                                                                   Logic: 0.377ns(12.736%), Route: 2.583ns(87.264%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.201         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.201 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.853       8.054         ntclkbufg_4      
 CLMA_30_269/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.793       7.261                          
 clock uncertainty                                       0.150       7.411                          

 Removal time                                           -0.211       7.200                          

 Data required time                                                  7.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.200                          
 Data arrival time                                                  -9.768                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.568                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.316  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.532
  Launch Clock Delay      :  8.030
  Clock Pessimism Removal :  0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1110111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1110111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894 1110115.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526 1110115.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477 1110116.201         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1110116.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.829 1110118.030         ntclkbufg_3      
 CLMS_86_37/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_86_37/Q3                     tco                   0.261 1110118.291 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.756 1110119.047         frame_read_write_m0/read_fifo_aclr
 CLMA_98_16/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                             1110119.047         Logic Levels: 0  
                                                                                   Logic: 0.261ns(25.664%), Route: 0.756ns(74.336%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1110111.029 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.029         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1110111.123 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656 1110111.779         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444 1110112.223 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743 1110112.966         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000 1110112.966 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.567 1110114.533         ntclkbufg_0      
 CLMA_98_16/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.182 1110114.715                          
 clock uncertainty                                      -0.150 1110114.565                          

 Recovery time                                          -0.277 1110114.288                          

 Data required time                                            1110114.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110114.288                          
 Data arrival time                                            -1110119.047                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.759                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.316  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.532
  Launch Clock Delay      :  8.030
  Clock Pessimism Removal :  0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1110111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1110111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894 1110115.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526 1110115.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477 1110116.201         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1110116.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.829 1110118.030         ntclkbufg_3      
 CLMS_86_37/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_86_37/Q3                     tco                   0.261 1110118.291 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.756 1110119.047         frame_read_write_m0/read_fifo_aclr
 CLMA_98_16/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                             1110119.047         Logic Levels: 0  
                                                                                   Logic: 0.261ns(25.664%), Route: 0.756ns(74.336%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1110111.029 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.029         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1110111.123 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656 1110111.779         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444 1110112.223 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743 1110112.966         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000 1110112.966 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.567 1110114.533         ntclkbufg_0      
 CLMA_98_16/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.182 1110114.715                          
 clock uncertainty                                      -0.150 1110114.565                          

 Recovery time                                          -0.277 1110114.288                          

 Data required time                                            1110114.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110114.288                          
 Data arrival time                                            -1110119.047                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.759                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.323  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.525
  Launch Clock Delay      :  8.030
  Clock Pessimism Removal :  0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1110111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1110111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894 1110115.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526 1110115.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477 1110116.201         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1110116.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.829 1110118.030         ntclkbufg_3      
 CLMS_86_37/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_86_37/Q3                     tco                   0.261 1110118.291 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.726 1110119.017         frame_read_write_m0/read_fifo_aclr
 CLMS_94_25/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                             1110119.017         Logic Levels: 0  
                                                                                   Logic: 0.261ns(26.444%), Route: 0.726ns(73.556%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1110111.029 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.029         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1110111.123 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656 1110111.779         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444 1110112.223 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743 1110112.966         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000 1110112.966 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.560 1110114.526         ntclkbufg_0      
 CLMS_94_25/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.182 1110114.708                          
 clock uncertainty                                      -0.150 1110114.558                          

 Recovery time                                          -0.277 1110114.281                          

 Data required time                                            1110114.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110114.281                          
 Data arrival time                                            -1110119.017                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.736                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.613  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.377
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1111111.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1111111.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283 1111114.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447 1111114.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405 1111115.257         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1111115.257 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.551 1111116.808         ntclkbufg_3      
 CLMS_86_37/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_86_37/Q3                     tco                   0.223 1111117.031 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.275 1111117.306         frame_read_write_m0/read_fifo_aclr
 CLMA_86_28/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/RS

 Data arrival time                                             1111117.306         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.779%), Route: 0.275ns(55.221%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1111111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1111111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836 1111112.140         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523 1111112.663 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875 1111113.538         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000 1111113.538 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.839 1111115.377         ntclkbufg_0      
 CLMA_86_28/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/CLK
 clock pessimism                                        -0.182 1111115.195                          
 clock uncertainty                                       0.150 1111115.345                          

 Removal time                                           -0.211 1111115.134                          

 Data required time                                            1111115.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111115.134                          
 Data arrival time                                            -1111117.306                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.172                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.613  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.377
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1111111.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1111111.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283 1111114.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447 1111114.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405 1111115.257         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1111115.257 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.551 1111116.808         ntclkbufg_3      
 CLMS_86_37/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_86_37/Q3                     tco                   0.223 1111117.031 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.275 1111117.306         frame_read_write_m0/read_fifo_aclr
 CLMA_86_28/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/RS

 Data arrival time                                             1111117.306         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.779%), Route: 0.275ns(55.221%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1111111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1111111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836 1111112.140         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523 1111112.663 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875 1111113.538         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000 1111113.538 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.839 1111115.377         ntclkbufg_0      
 CLMA_86_28/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.182 1111115.195                          
 clock uncertainty                                       0.150 1111115.345                          

 Removal time                                           -0.211 1111115.134                          

 Data required time                                            1111115.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111115.134                          
 Data arrival time                                            -1111117.306                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.172                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.615  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.375
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1111111.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1111111.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283 1111114.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447 1111114.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405 1111115.257         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1111115.257 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.551 1111116.808         ntclkbufg_3      
 CLMS_86_37/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_86_37/Q3                     tco                   0.223 1111117.031 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.312 1111117.343         frame_read_write_m0/read_fifo_aclr
 CLMA_82_33/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/RS

 Data arrival time                                             1111117.343         Logic Levels: 0  
                                                                                   Logic: 0.223ns(41.682%), Route: 0.312ns(58.318%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1111111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1111111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836 1111112.140         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523 1111112.663 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875 1111113.538         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000 1111113.538 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.837 1111115.375         ntclkbufg_0      
 CLMA_82_33/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/CLK
 clock pessimism                                        -0.182 1111115.193                          
 clock uncertainty                                       0.150 1111115.343                          

 Removal time                                           -0.211 1111115.132                          

 Data required time                                            1111115.132                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111115.132                          
 Data arrival time                                            -1111117.343                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.211                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.250  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.836
  Launch Clock Delay      :  8.030
  Clock Pessimism Removal :  0.944

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.201         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.829       8.030         ntclkbufg_3      
 CLMS_86_37/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_86_37/Q3                     tco                   0.261       8.291 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.617       8.908         frame_read_write_m0/read_fifo_aclr
 CLMA_82_17/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RS

 Data arrival time                                                   8.908         Logic Levels: 0  
                                                                                   Logic: 0.261ns(29.727%), Route: 0.617ns(70.273%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283      14.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.257         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.257 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.579      16.836         ntclkbufg_3      
 CLMA_82_17/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/CLK
 clock pessimism                                         0.944      17.780                          
 clock uncertainty                                      -0.150      17.630                          

 Recovery time                                          -0.277      17.353                          

 Data required time                                                 17.353                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.353                          
 Data arrival time                                                  -8.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.445                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.250  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.836
  Launch Clock Delay      :  8.030
  Clock Pessimism Removal :  0.944

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.201         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.829       8.030         ntclkbufg_3      
 CLMS_86_37/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_86_37/Q3                     tco                   0.261       8.291 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.617       8.908         frame_read_write_m0/read_fifo_aclr
 CLMA_82_17/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS

 Data arrival time                                                   8.908         Logic Levels: 0  
                                                                                   Logic: 0.261ns(29.727%), Route: 0.617ns(70.273%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283      14.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.257         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.257 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.579      16.836         ntclkbufg_3      
 CLMA_82_17/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/CLK
 clock pessimism                                         0.944      17.780                          
 clock uncertainty                                      -0.150      17.630                          

 Recovery time                                          -0.277      17.353                          

 Data required time                                                 17.353                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.353                          
 Data arrival time                                                  -8.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.445                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.250  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.836
  Launch Clock Delay      :  8.030
  Clock Pessimism Removal :  0.944

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.201         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.829       8.030         ntclkbufg_3      
 CLMS_86_37/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_86_37/Q3                     tco                   0.261       8.291 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.617       8.908         frame_read_write_m0/read_fifo_aclr
 CLMA_82_17/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RS

 Data arrival time                                                   8.908         Logic Levels: 0  
                                                                                   Logic: 0.261ns(29.727%), Route: 0.617ns(70.273%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283      14.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.257         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.257 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.579      16.836         ntclkbufg_3      
 CLMA_82_17/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/CLK
 clock pessimism                                         0.944      17.780                          
 clock uncertainty                                      -0.150      17.630                          

 Recovery time                                          -0.277      17.353                          

 Data required time                                                 17.353                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.353                          
 Data arrival time                                                  -8.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.445                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.038
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.944

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       4.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       4.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.257         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.257 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.551       6.808         ntclkbufg_3      
 CLMS_86_37/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_86_37/Q3                     tco                   0.223       7.031 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.312       7.343         frame_read_write_m0/read_fifo_aclr
 CLMA_82_32/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.343         Logic Levels: 0  
                                                                                   Logic: 0.223ns(41.682%), Route: 0.312ns(58.318%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.201         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.837       8.038         ntclkbufg_3      
 CLMA_82_32/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.944       7.094                          
 clock uncertainty                                       0.000       7.094                          

 Removal time                                           -0.211       6.883                          

 Data required time                                                  6.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.883                          
 Data arrival time                                                  -7.343                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.460                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.038
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.944

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       4.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       4.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.257         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.257 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.551       6.808         ntclkbufg_3      
 CLMS_86_37/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_86_37/Q3                     tco                   0.223       7.031 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.312       7.343         frame_read_write_m0/read_fifo_aclr
 CLMA_82_32/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.343         Logic Levels: 0  
                                                                                   Logic: 0.223ns(41.682%), Route: 0.312ns(58.318%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.201         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.837       8.038         ntclkbufg_3      
 CLMA_82_32/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.944       7.094                          
 clock uncertainty                                       0.000       7.094                          

 Removal time                                           -0.211       6.883                          

 Data required time                                                  6.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.883                          
 Data arrival time                                                  -7.343                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.460                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.038
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.944

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       4.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       4.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.257         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.257 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.551       6.808         ntclkbufg_3      
 CLMS_86_37/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_86_37/Q3                     tco                   0.223       7.031 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.312       7.343         frame_read_write_m0/read_fifo_aclr
 CLMA_82_32/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.343         Logic Levels: 0  
                                                                                   Logic: 0.223ns(41.682%), Route: 0.312ns(58.318%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.201         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.837       8.038         ntclkbufg_3      
 CLMA_82_32/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.944       7.094                          
 clock uncertainty                                       0.000       7.094                          

 Removal time                                           -0.211       6.883                          

 Data required time                                                  6.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.883                          
 Data arrival time                                                  -7.343                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.460                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_wr_len[15]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.427  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.828
  Launch Clock Delay      :  8.048
  Clock Pessimism Removal :  0.793

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.201         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.201 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.847       8.048         ntclkbufg_4      
 CLMA_38_268/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_268/Q2                    tco                   0.261       8.309 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1665)     3.870      12.179         SYSRESETn        
 CLMA_30_9/RS                                                              r       u_aq_axi_master/reg_wr_len[15]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.179         Logic Levels: 0  
                                                                                   Logic: 0.261ns(6.318%), Route: 3.870ns(93.682%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283      14.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.257         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.257 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.571      16.828         ntclkbufg_3      
 CLMA_30_9/CLK                                                             r       u_aq_axi_master/reg_wr_len[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.793      17.621                          
 clock uncertainty                                      -0.150      17.471                          

 Recovery time                                          -0.277      17.194                          

 Data required time                                                 17.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.194                          
 Data arrival time                                                 -12.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.015                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_wr_len[22]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.427  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.828
  Launch Clock Delay      :  8.048
  Clock Pessimism Removal :  0.793

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.201         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.201 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.847       8.048         ntclkbufg_4      
 CLMA_38_268/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_268/Q2                    tco                   0.261       8.309 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1665)     3.870      12.179         SYSRESETn        
 CLMA_30_9/RS                                                              r       u_aq_axi_master/reg_wr_len[22]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.179         Logic Levels: 0  
                                                                                   Logic: 0.261ns(6.318%), Route: 3.870ns(93.682%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283      14.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.257         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.257 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.571      16.828         ntclkbufg_3      
 CLMA_30_9/CLK                                                             r       u_aq_axi_master/reg_wr_len[22]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.793      17.621                          
 clock uncertainty                                      -0.150      17.471                          

 Recovery time                                          -0.277      17.194                          

 Data required time                                                 17.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.194                          
 Data arrival time                                                 -12.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.015                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_w_len[3]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.424  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.831
  Launch Clock Delay      :  8.048
  Clock Pessimism Removal :  0.793

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.201         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.201 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.847       8.048         ntclkbufg_4      
 CLMA_38_268/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_268/Q2                    tco                   0.261       8.309 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1665)     3.872      12.181         SYSRESETn        
 CLMA_26_8/RS                                                              r       u_aq_axi_master/reg_w_len[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.181         Logic Levels: 0  
                                                                                   Logic: 0.261ns(6.315%), Route: 3.872ns(93.685%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283      14.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.257         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.257 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.574      16.831         ntclkbufg_3      
 CLMA_26_8/CLK                                                             r       u_aq_axi_master/reg_w_len[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.793      17.624                          
 clock uncertainty                                      -0.150      17.474                          

 Recovery time                                          -0.277      17.197                          

 Data required time                                                 17.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.197                          
 Data arrival time                                                 -12.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.016                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_rd_adrs[3]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.389  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.005
  Launch Clock Delay      :  6.823
  Clock Pessimism Removal :  -0.793

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       4.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.257         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.257 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.566       6.823         ntclkbufg_4      
 CLMA_38_268/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_268/Q2                    tco                   0.223       7.046 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1665)     1.901       8.947         SYSRESETn        
 CLMA_30_76/RS                                                             f       u_aq_axi_master/reg_rd_adrs[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.947         Logic Levels: 0  
                                                                                   Logic: 0.223ns(10.499%), Route: 1.901ns(89.501%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.201         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.804       8.005         ntclkbufg_3      
 CLMA_30_76/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.793       7.212                          
 clock uncertainty                                       0.150       7.362                          

 Removal time                                           -0.211       7.151                          

 Data required time                                                  7.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.151                          
 Data arrival time                                                  -8.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.796                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_rd_adrs[8]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.389  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.005
  Launch Clock Delay      :  6.823
  Clock Pessimism Removal :  -0.793

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       4.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.257         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.257 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.566       6.823         ntclkbufg_4      
 CLMA_38_268/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_268/Q2                    tco                   0.223       7.046 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1665)     1.901       8.947         SYSRESETn        
 CLMA_30_76/RS                                                             f       u_aq_axi_master/reg_rd_adrs[8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.947         Logic Levels: 0  
                                                                                   Logic: 0.223ns(10.499%), Route: 1.901ns(89.501%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.201         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.804       8.005         ntclkbufg_3      
 CLMA_30_76/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.793       7.212                          
 clock uncertainty                                       0.150       7.362                          

 Removal time                                           -0.211       7.151                          

 Data required time                                                  7.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.151                          
 Data arrival time                                                  -8.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.796                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_rd_adrs[6]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.389  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.005
  Launch Clock Delay      :  6.823
  Clock Pessimism Removal :  -0.793

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.283       4.405         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.852 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.257         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.257 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.566       6.823         ntclkbufg_4      
 CLMA_38_268/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_268/Q2                    tco                   0.223       7.046 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1665)     1.901       8.947         SYSRESETn        
 CLMA_30_76/RS                                                             f       u_aq_axi_master/reg_rd_adrs[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.947         Logic Levels: 0  
                                                                                   Logic: 0.223ns(10.499%), Route: 1.901ns(89.501%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.201         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.804       8.005         ntclkbufg_3      
 CLMA_30_76/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.793       7.212                          
 clock uncertainty                                       0.150       7.362                          

 Removal time                                           -0.211       7.151                          

 Data required time                                                  7.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.151                          
 Data arrival time                                                  -8.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.796                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfpt[14]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.479
  Launch Clock Delay      :  6.426
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.806       6.426         rx_clki_clkbufg  
 CLMA_126_204/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMA_126_204/Q1                   tco                   0.261       6.687 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.261       6.948         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMA_126_204/Y3                   td                    0.276       7.224 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=74)       2.002       9.226         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMA_146_317/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfpt[14]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.226         Logic Levels: 1  
                                                                                   Logic: 0.537ns(19.179%), Route: 2.263ns(80.821%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.544    1005.479         rx_clki_clkbufg  
 CLMA_146_317/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfpt[14]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.164                          
 clock uncertainty                                      -0.050    1006.114                          

 Recovery time                                          -0.277    1005.837                          

 Data required time                                               1005.837                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.837                          
 Data arrival time                                                  -9.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.611                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfpt[12]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.265  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.476
  Launch Clock Delay      :  6.426
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.806       6.426         rx_clki_clkbufg  
 CLMA_126_204/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMA_126_204/Q1                   tco                   0.261       6.687 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.261       6.948         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMA_126_204/Y3                   td                    0.276       7.224 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=74)       1.999       9.223         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMS_142_317/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfpt[12]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.223         Logic Levels: 1  
                                                                                   Logic: 0.537ns(19.199%), Route: 2.260ns(80.801%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.541    1005.476         rx_clki_clkbufg  
 CLMS_142_317/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfpt[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.161                          
 clock uncertainty                                      -0.050    1006.111                          

 Recovery time                                          -0.277    1005.834                          

 Data required time                                               1005.834                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.834                          
 Data arrival time                                                  -9.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.611                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[15]/opit_0_MUX4TO1Q/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.479
  Launch Clock Delay      :  6.426
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.806       6.426         rx_clki_clkbufg  
 CLMA_126_204/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMA_126_204/Q1                   tco                   0.261       6.687 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.261       6.948         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMA_126_204/Y3                   td                    0.276       7.224 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=74)       2.002       9.226         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMA_146_317/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[15]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   9.226         Logic Levels: 1  
                                                                                   Logic: 0.537ns(19.179%), Route: 2.263ns(80.821%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.544    1005.479         rx_clki_clkbufg  
 CLMA_146_317/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[15]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.685    1006.164                          
 clock uncertainty                                      -0.050    1006.114                          

 Recovery time                                          -0.277    1005.837                          

 Data required time                                               1005.837                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.837                          
 Data arrival time                                                  -9.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.611                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[1]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.415
  Launch Clock Delay      :  5.450
  Clock Pessimism Removal :  -0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.515       5.450         rx_clki_clkbufg  
 CLMA_114_196/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_114_196/Q3                   tco                   0.223       5.673 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.144       5.817         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_114_196/Y2                   td                    0.235       6.052 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=76)       0.256       6.308         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_118_197/RSCO                 td                    0.113       6.421 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpef_d/opit_0/RSOUT
                                   net (fanout=1)        0.000       6.421         _N325            
 CLMA_118_201/RSCI                                                         f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.421         Logic Levels: 2  
                                                                                   Logic: 0.571ns(58.805%), Route: 0.400ns(41.195%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.795       6.415         rx_clki_clkbufg  
 CLMA_118_201/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.911       5.504                          
 clock uncertainty                                       0.000       5.504                          

 Removal time                                            0.000       5.504                          

 Data required time                                                  5.504                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.504                          
 Data arrival time                                                  -6.421                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.917                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.077  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.438
  Launch Clock Delay      :  5.450
  Clock Pessimism Removal :  -0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.515       5.450         rx_clki_clkbufg  
 CLMA_114_196/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_114_196/Q3                   tco                   0.223       5.673 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.144       5.817         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_114_196/Y2                   td                    0.235       6.052 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=76)       0.407       6.459         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 DRM_122_208/RSTB[0]                                                       f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.459         Logic Levels: 1  
                                                                                   Logic: 0.458ns(45.391%), Route: 0.551ns(54.609%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.818       6.438         rx_clki_clkbufg  
 DRM_122_208/CLKB[0]                                                       r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.911       5.527                          
 clock uncertainty                                       0.000       5.527                          

 Removal time                                           -0.026       5.501                          

 Data required time                                                  5.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.501                          
 Data arrival time                                                  -6.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.958                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/prpd[2]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.415
  Launch Clock Delay      :  5.450
  Clock Pessimism Removal :  -0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.515       5.450         rx_clki_clkbufg  
 CLMA_114_196/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_114_196/Q2                   tco                   0.223       5.673 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.245       5.918         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_114_200/Y3                   td                    0.176       6.094 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=140)      0.292       6.386         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_118_196/RSCO                 td                    0.104       6.490 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rpef/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.490         _N473            
 CLMA_118_200/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/prpd[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.490         Logic Levels: 2  
                                                                                   Logic: 0.503ns(48.365%), Route: 0.537ns(51.635%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.795       6.415         rx_clki_clkbufg  
 CLMA_118_200/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/prpd[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.911       5.504                          
 clock uncertainty                                       0.000       5.504                          

 Removal time                                            0.000       5.504                          

 Data required time                                                  5.504                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.504                          
 Data arrival time                                                  -6.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.986                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/CLK
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.201         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.201 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.879       8.080         ntclkbufg_4      
 CLMA_22_253/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/CLK

 CLMA_22_253/Q1                    tco                   0.261       8.341 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/Q
                                   net (fanout=1)        0.574       8.915         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss [5]
 CLMA_22_256/Y2                    td                    0.216       9.131 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_6/gateop_perm/Z
                                   net (fanout=1)        0.584       9.715         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N28527
 CLMA_18_264/Y0                    td                    0.164       9.879 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_8/gateop_perm/Z
                                   net (fanout=1)        0.564      10.443         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103
 CLMA_14_268/Y1                    td                    0.169      10.612 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=5)        0.263      10.875         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N1
 CLMA_14_268/Y2                    td                    0.176      11.051 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/gateop_perm/Z
                                   net (fanout=1)        1.022      12.073         nt_spi0_cs       
 IOL_7_350/DO                      td                    0.122      12.195 f       spi0_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000      12.195         spi0_cs_obuf/ntO 
 IOBD_0_350/PAD                    td                    2.720      14.915 f       spi0_cs_obuf/opit_0/O
                                   net (fanout=1)        0.090      15.005         spi0_cs          
 B8                                                                        f       spi0_cs (port)   

 Data arrival time                                                  15.005         Logic Levels: 6  
                                                                                   Logic: 3.828ns(55.278%), Route: 3.097ns(44.722%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK
Endpoint    : spi0_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.201         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.201 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.878       8.079         ntclkbufg_4      
 CLMS_10_261/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK

 CLMS_10_261/Q1                    tco                   0.261       8.340 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/Q
                                   net (fanout=10)       0.774       9.114         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL [0]
 CLMA_10_288/Y0                    td                    0.214       9.328 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N271/gateop_perm/Z
                                   net (fanout=2)        0.601       9.929         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/CLKDIV [4]
                                                         0.382      10.311 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_0/gateop_A2/Cout
                                                         0.000      10.311         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.co [2]
 CLMA_10_296/Y2                    td                    0.122      10.433 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/gateop_perm/Y
                                   net (fanout=11)       0.789      11.222         _N20             
 IOL_7_353/DO                      td                    0.122      11.344 f       spi0_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.344         spi0_clk_obuf/ntO
 IOBS_0_353/PAD                    td                    2.720      14.064 f       spi0_clk_obuf/opit_0/O
                                   net (fanout=1)        0.098      14.162         spi0_clk         
 C9                                                                        f       spi0_clk (port)  

 Data arrival time                                                  14.162         Logic Levels: 4  
                                                                                   Logic: 3.821ns(62.814%), Route: 2.262ns(37.186%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_txd/opit_0_inv_L5Q_perm/CLK
Endpoint    : TX (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.894       5.198         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.724 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.201         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.201 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.814       8.015         ntclkbufg_4      
 CLMA_106_208/CLK                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_txd/opit_0_inv_L5Q_perm/CLK

 CLMA_106_208/Q0                   tco                   0.258       8.273 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_txd/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        2.430      10.703         nt_TX            
 IOL_151_361/DO                    td                    0.122      10.825 f       TX_obuf/opit_1/O 
                                   net (fanout=1)        0.000      10.825         TX_obuf/ntO      
 IOBS_152_361/PAD                  td                    2.720      13.545 f       TX_obuf/opit_0/O 
                                   net (fanout=1)        0.084      13.629         TX               
 C10                                                                       f       TX (port)        

 Data arrival time                                                  13.629         Logic Levels: 2  
                                                                                   Logic: 3.100ns(55.219%), Route: 2.514ns(44.781%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.493       0.527 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.527         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.548%), Route: 0.034ns(6.452%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.493       0.528 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.528         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.528         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.371%), Route: 0.035ns(6.629%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.493       0.529 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.529         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.195%), Route: 0.036ns(6.805%)
====================================================================================================

{clk_in_50m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.291       9.911           0.620           Low Pulse Width   CLMS_126_77/CLK         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA/opit_0_inv_L5Q_perm/CLK
 9.291       9.911           0.620           Low Pulse Width   CLMS_126_45/CLK         i2c_config_m0/i2c_master_top_m0/ack_in/opit_0_inv/CLK
 9.291       9.911           0.620           Low Pulse Width   CLMS_126_17/CLK         i2c_config_m0/i2c_master_top_m0/write/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.734       9.984           4.250           High Pulse Width  HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 5.744       9.994           4.250           Low Pulse Width   HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 9.364       9.984           0.620           High Pulse Width  CLMS_26_93/CLK          u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_init_start/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{axi_clk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.609       4.984           3.375           High Pulse Width  HMEMC_16_1/SRB_IOL52_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 1.619       4.994           3.375           Low Pulse Width   HMEMC_16_1/SRB_IOL52_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 3.075       4.975           1.900           High Pulse Width  CLMS_94_293/CLK         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_31/gateop/WCLK
====================================================================================================

{cmos_pclk_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.011     499.909         0.898           Low Pulse Width   DRM_62_40/CLKA[0]       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.011     499.909         0.898           Low Pulse Width   DRM_62_0/CLKA[0]        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.186     500.084         0.898           High Pulse Width  DRM_62_40/CLKA[0]       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 54.638      55.536          0.898           High Pulse Width  DRM_122_40/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 54.638      55.536          0.898           High Pulse Width  DRM_62_20/CLKB[0]       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 54.654      55.552          0.898           Low Pulse Width   DRM_62_20/CLKB[0]       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.734       4.984           3.250           High Pulse Width  HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 1.744       4.994           3.250           Low Pulse Width   HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 4.086       4.984           0.898           High Pulse Width  DRM_62_20/CLKA[0]       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.142       0.995           0.853           Low Pulse Width   DQSL_6_176/CLK_IO       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/IOCLK
 0.142       0.995           0.853           Low Pulse Width   DQSL_6_24/CLK_IO        u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
 0.142       0.995           0.853           Low Pulse Width   DQSL_6_96/CLK_IO        u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/IOCLK
====================================================================================================

{clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.320       2.000           1.680           High Pulse Width  HMEMC_16_1/CLK_PLL      u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 0.320       2.000           1.680           Low Pulse Width   HMEMC_16_1/CLK_PLL      u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_10/DQSI_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_10/DQSI_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_13/DQSI_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/ICLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_86/DQSI_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_86/DQSI_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_89/DQSI_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/ICLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_22/CLK_R          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_22/CLK_R          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_9/CLK_R           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_9/WCLK_DEL        u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_9/WCLK_DEL        u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_10/WCLK_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/TCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_22/WCLK           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_22/WCLK           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/TCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_46/CLK_R          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_46/CLK_R          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_49/CLK_R          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_46/WCLK           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_46/WCLK           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_49/WCLK           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/TCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_102/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_102/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_114/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_114/WCLK_DEL      u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_114/WCLK_DEL      u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_86/WCLK_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/TCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_102/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_102/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/TCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_129/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_129/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_130/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_129/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_129/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_130/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/TCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_166/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_166/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_169/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_166/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_166/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_169/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/TCLK
====================================================================================================

{rx_clki_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.376     499.893         1.517           Low Pulse Width   IOL_151_170/CLK_SYS     u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr3/gateigddr_IOL/SYSCLK
 498.376     499.893         1.517           Low Pulse Width   IOL_151_157/CLK_SYS     u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr1/gateigddr_IOL/SYSCLK
 498.376     499.893         1.517           Low Pulse Width   IOL_151_169/CLK_SYS     u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr4/gateigddr_IOL/SYSCLK
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]/opit_0_inv_A2Q21/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_50m
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.078
  Launch Clock Delay      :  3.528
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.047       1.038 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N43             
 USCM_74_108/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=109)      1.461       3.528         ntclkbufg_1      
 CLMA_130_77/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]/opit_0_inv_A2Q21/CLK

 CLMA_130_77/Q0                    tco                   0.209       3.737 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.243       3.980         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [8]
 CLMA_130_76/Y2                    td                    0.308       4.288 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/gateop_perm/Z
                                   net (fanout=1)        0.357       4.645         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N27810
 CLMA_130_80/Y0                    td                    0.308       4.953 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/Z
                                   net (fanout=2)        0.470       5.423         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N27813
 CLMS_126_77/Y2                    td                    0.227       5.650 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en/opit_0_inv_L5Q_perm/Z
                                   net (fanout=16)       0.496       6.146         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N16
                                                         0.267       6.413 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.413         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [2]
 CLMA_130_69/COUT                  td                    0.083       6.496 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.496         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                         0.055       6.551 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.551         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
 CLMA_130_73/COUT                  td                    0.083       6.634 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.634         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                         0.055       6.689 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.689         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
 CLMA_130_77/COUT                  td                    0.083       6.772 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.772         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
                                                         0.055       6.827 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.827         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [14]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.827         Logic Levels: 6  
                                                                                   Logic: 1.733ns(52.531%), Route: 1.566ns(47.469%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                         20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.041      20.915 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N43             
 USCM_74_108/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=109)      1.269      23.078         ntclkbufg_1      
 CLMA_130_81/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.428      23.506                          
 clock uncertainty                                      -0.050      23.456                          

 Setup time                                             -0.110      23.346                          

 Data required time                                                 23.346                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.346                          
 Data arrival time                                                  -6.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.519                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]/opit_0_inv_A2Q21/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_50m
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.078
  Launch Clock Delay      :  3.528
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.047       1.038 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N43             
 USCM_74_108/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=109)      1.461       3.528         ntclkbufg_1      
 CLMA_130_77/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]/opit_0_inv_A2Q21/CLK

 CLMA_130_77/Q0                    tco                   0.209       3.737 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.243       3.980         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [8]
 CLMA_130_76/Y2                    td                    0.308       4.288 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/gateop_perm/Z
                                   net (fanout=1)        0.357       4.645         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N27810
 CLMA_130_80/Y0                    td                    0.308       4.953 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/Z
                                   net (fanout=2)        0.470       5.423         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N27813
 CLMS_126_77/Y2                    td                    0.227       5.650 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en/opit_0_inv_L5Q_perm/Z
                                   net (fanout=16)       0.496       6.146         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N16
                                                         0.267       6.413 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.413         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [2]
 CLMA_130_69/COUT                  td                    0.083       6.496 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.496         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                         0.055       6.551 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.551         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
 CLMA_130_73/COUT                  td                    0.083       6.634 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.634         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                         0.055       6.689 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.689         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
 CLMA_130_77/COUT                  td                    0.082       6.771 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.771         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
 CLMA_130_81/CIN                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.771         Logic Levels: 6  
                                                                                   Logic: 1.677ns(51.711%), Route: 1.566ns(48.289%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                         20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.041      20.915 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N43             
 USCM_74_108/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=109)      1.269      23.078         ntclkbufg_1      
 CLMA_130_81/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.428      23.506                          
 clock uncertainty                                      -0.050      23.456                          

 Setup time                                             -0.110      23.346                          

 Data required time                                                 23.346                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.346                          
 Data arrival time                                                  -6.771                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.575                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]/opit_0_inv_A2Q21/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_50m
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.073
  Launch Clock Delay      :  3.528
  Clock Pessimism Removal :  0.454

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.047       1.038 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N43             
 USCM_74_108/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=109)      1.461       3.528         ntclkbufg_1      
 CLMA_130_77/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]/opit_0_inv_A2Q21/CLK

 CLMA_130_77/Q0                    tco                   0.209       3.737 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.243       3.980         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [8]
 CLMA_130_76/Y2                    td                    0.308       4.288 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/gateop_perm/Z
                                   net (fanout=1)        0.357       4.645         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N27810
 CLMA_130_80/Y0                    td                    0.308       4.953 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/Z
                                   net (fanout=2)        0.470       5.423         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N27813
 CLMS_126_77/Y2                    td                    0.227       5.650 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en/opit_0_inv_L5Q_perm/Z
                                   net (fanout=16)       0.496       6.146         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N16
                                                         0.267       6.413 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.413         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [2]
 CLMA_130_69/COUT                  td                    0.083       6.496 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.496         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                         0.055       6.551 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.551         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
 CLMA_130_73/COUT                  td                    0.083       6.634 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.634         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                         0.055       6.689 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.689         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.689         Logic Levels: 5  
                                                                                   Logic: 1.595ns(50.459%), Route: 1.566ns(49.541%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                         20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.041      20.915 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N43             
 USCM_74_108/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=109)      1.264      23.073         ntclkbufg_1      
 CLMA_130_77/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.454      23.527                          
 clock uncertainty                                      -0.050      23.477                          

 Setup time                                             -0.110      23.367                          

 Data required time                                                 23.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.367                          
 Data arrival time                                                  -6.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.678                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/opit_0_inv/D
Path Group  : clk_in_50m
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.547
  Launch Clock Delay      :  3.092
  Clock Pessimism Removal :  -0.454

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.041       0.915 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N43             
 USCM_74_108/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=109)      1.283       3.092         ntclkbufg_1      
 CLMA_130_92/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/CLK

 CLMA_130_92/Q2                    tco                   0.198       3.290 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/Q
                                   net (fanout=1)        0.139       3.429         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N254 [1]
 CLMA_130_92/M3                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/opit_0_inv/D

 Data arrival time                                                   3.429         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.047       1.038 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N43             
 USCM_74_108/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=109)      1.480       3.547         ntclkbufg_1      
 CLMA_130_92/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/opit_0_inv/CLK
 clock pessimism                                        -0.454       3.093                          
 clock uncertainty                                       0.000       3.093                          

 Hold time                                              -0.003       3.090                          

 Data required time                                                  3.090                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.090                          
 Data arrival time                                                  -3.429                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.339                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/D
Path Group  : clk_in_50m
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.547
  Launch Clock Delay      :  3.092
  Clock Pessimism Removal :  -0.454

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.041       0.915 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N43             
 USCM_74_108/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=109)      1.283       3.092         ntclkbufg_1      
 CLMA_130_92/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/CLK

 CLMA_130_92/Q0                    tco                   0.198       3.290 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/Q
                                   net (fanout=1)        0.140       3.430         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N255 [1]
 CLMA_130_92/M2                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/D

 Data arrival time                                                   3.430         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.047       1.038 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N43             
 USCM_74_108/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=109)      1.480       3.547         ntclkbufg_1      
 CLMA_130_92/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/CLK
 clock pessimism                                        -0.454       3.093                          
 clock uncertainty                                       0.000       3.093                          

 Hold time                                              -0.003       3.090                          

 Data required time                                                  3.090                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.090                          
 Data arrival time                                                  -3.430                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA/opit_0_inv_L5Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA/opit_0_inv/D
Path Group  : clk_in_50m
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.525
  Launch Clock Delay      :  3.070
  Clock Pessimism Removal :  -0.454

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.041       0.915 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N43             
 USCM_74_108/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=109)      1.261       3.070         ntclkbufg_1      
 CLMS_126_77/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA/opit_0_inv_L5Q_perm/CLK

 CLMS_126_77/Q3                    tco                   0.198       3.268 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.142       3.410         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N5
 CLMS_126_77/M2                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA/opit_0_inv/D

 Data arrival time                                                   3.410         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.235%), Route: 0.142ns(41.765%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.047       1.038 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N43             
 USCM_74_108/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=109)      1.458       3.525         ntclkbufg_1      
 CLMS_126_77/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA/opit_0_inv/CLK
 clock pessimism                                        -0.454       3.071                          
 clock uncertainty                                       0.000       3.071                          

 Hold time                                              -0.003       3.068                          

 Data required time                                                  3.068                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.068                          
 Data arrival time                                                  -3.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[5]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.879
  Launch Clock Delay      :  6.606
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.101         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.101 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.505       6.606         ntclkbufg_2      
 CLMS_38_121/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMS_38_121/Q0                    tco                   0.209       6.815 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.662       7.477         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_26_112/Y3                    td                    0.302       7.779 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.242       8.021         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N27857
 CLMA_26_112/Y2                    td                    0.227       8.248 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.481       8.729         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_108/Y2                    td                    0.132       8.861 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       0.491       9.352         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N21975
 CLMA_30_120/Y1                    td                    0.185       9.537 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[5]/gateop_perm/Z
                                   net (fanout=1)        1.846      11.383         u_DDR3/ddrc_paddr [5]
 HMEMC_16_1/SRB_IOL4_TX_DATA[2]                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[5]

 Data arrival time                                                  11.383         Logic Levels: 4  
                                                                                   Logic: 1.055ns(22.085%), Route: 3.722ns(77.915%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967      23.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.252 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.571         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.571 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      25.879         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.688      26.567                          
 clock uncertainty                                      -0.150      26.417                          

 Setup time                                             -1.245      25.172                          

 Data required time                                                 25.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.172                          
 Data arrival time                                                 -11.383                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.789                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[3]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.879
  Launch Clock Delay      :  6.606
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.101         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.101 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.505       6.606         ntclkbufg_2      
 CLMS_38_121/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMS_38_121/Q0                    tco                   0.209       6.815 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.662       7.477         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_26_112/Y3                    td                    0.302       7.779 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.242       8.021         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N27857
 CLMA_26_112/Y2                    td                    0.227       8.248 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.481       8.729         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_108/Y2                    td                    0.132       8.861 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       0.373       9.234         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N21975
 CLMA_26_116/Y3                    td                    0.217       9.451 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[3]/gateop_perm/Z
                                   net (fanout=1)        1.917      11.368         u_DDR3/ddrc_paddr [3]
 HMEMC_16_1/SRB_IOL4_TX_DATA[4]                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[3]

 Data arrival time                                                  11.368         Logic Levels: 4  
                                                                                   Logic: 1.087ns(22.827%), Route: 3.675ns(77.173%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967      23.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.252 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.571         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.571 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      25.879         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.688      26.567                          
 clock uncertainty                                      -0.150      26.417                          

 Setup time                                             -1.176      25.241                          

 Data required time                                                 25.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.241                          
 Data arrival time                                                 -11.368                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.873                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[8]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.879
  Launch Clock Delay      :  6.606
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.101         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.101 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.505       6.606         ntclkbufg_2      
 CLMS_38_121/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMS_38_121/Q0                    tco                   0.209       6.815 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.662       7.477         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_26_112/Y3                    td                    0.302       7.779 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.242       8.021         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N27857
 CLMA_26_112/Y2                    td                    0.227       8.248 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.481       8.729         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_108/Y2                    td                    0.132       8.861 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       0.809       9.670         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N21975
 CLMA_38_88/Y1                     td                    0.217       9.887 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[8]/gateop_perm/Z
                                   net (fanout=1)        1.352      11.239         u_DDR3/ddrc_paddr [8]
 HMEMC_16_1/SRB_IOL4_TX_DATA[0]                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[8]

 Data arrival time                                                  11.239         Logic Levels: 4  
                                                                                   Logic: 1.087ns(23.462%), Route: 3.546ns(76.538%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967      23.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.252 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.571         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.571 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      25.879         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.688      26.567                          
 clock uncertainty                                      -0.150      26.417                          

 Setup time                                             -1.263      25.154                          

 Data required time                                                 25.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.154                          
 Data arrival time                                                 -11.239                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.915                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[5]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[5]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.555
  Launch Clock Delay      :  5.829
  Clock Pessimism Removal :  -0.726

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       3.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.252 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.571         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.571 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.258       5.829         ntclkbufg_2      
 CLMA_38_168/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[5]/opit_0_inv/CLK

 CLMA_38_168/Q3                    tco                   0.197       6.026 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[5]/opit_0_inv/Q
                                   net (fanout=1)        0.139       6.165         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [5]
 CLMA_38_168/AD                                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[5]/opit_0_inv/D

 Data arrival time                                                   6.165         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.101         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.101 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.454       6.555         ntclkbufg_2      
 CLMA_38_168/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[5]/opit_0_inv/CLK
 clock pessimism                                        -0.726       5.829                          
 clock uncertainty                                       0.000       5.829                          

 Hold time                                               0.028       5.857                          

 Data required time                                                  5.857                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.857                          
 Data arrival time                                                  -6.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/rst_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/ddrphy_rst/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.584
  Launch Clock Delay      :  5.848
  Clock Pessimism Removal :  -0.700

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       3.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.252 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.571         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.571 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.277       5.848         ntclkbufg_2      
 CLMS_26_161/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/rst_flag/opit_0_inv_L5Q_perm/CLK

 CLMS_26_161/Q1                    tco                   0.197       6.045 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/rst_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.110       6.155         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/rst_flag
 CLMS_26_153/B4                                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/ddrphy_rst/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.155         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.169%), Route: 0.110ns(35.831%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.101         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.101 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.483       6.584         ntclkbufg_2      
 CLMS_26_153/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/ddrphy_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.700       5.884                          
 clock uncertainty                                       0.000       5.884                          

 Hold time                                              -0.057       5.827                          

 Data required time                                                  5.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.827                          
 Data arrival time                                                  -6.155                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.328                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[1]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.564
  Launch Clock Delay      :  5.838
  Clock Pessimism Removal :  -0.726

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       3.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.252 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.571         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.571 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.267       5.838         ntclkbufg_2      
 CLMS_38_161/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[1]/opit_0_inv/CLK

 CLMS_38_161/Q0                    tco                   0.198       6.036 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[1]/opit_0_inv/Q
                                   net (fanout=1)        0.139       6.175         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [1]
 CLMS_38_161/M2                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/D

 Data arrival time                                                   6.175         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.101         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.101 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.463       6.564         ntclkbufg_2      
 CLMS_38_161/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/CLK
 clock pessimism                                        -0.726       5.838                          
 clock uncertainty                                       0.000       5.838                          

 Hold time                                              -0.003       5.835                          

 Data required time                                                  5.835                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.835                          
 Data arrival time                                                  -6.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.893  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.871
  Launch Clock Delay      :  5.409
  Clock Pessimism Removal :  0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271      20.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      20.746 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.165         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.409 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.409         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.409 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.409         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      22.700 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.425      24.125         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_141/B4                                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  24.125         Logic Levels: 0  
                                                                                   Logic: 1.291ns(47.533%), Route: 1.425ns(52.467%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967      23.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.252 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.571         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.571 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.300      25.871         ntclkbufg_2      
 CLMS_26_141/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.431      26.302                          
 clock uncertainty                                      -0.150      26.152                          

 Setup time                                             -0.083      26.069                          

 Data required time                                                 26.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.069                          
 Data arrival time                                                 -24.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.944                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.879  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.857
  Launch Clock Delay      :  5.409
  Clock Pessimism Removal :  0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271      20.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      20.746 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.165         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.409 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.409         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.409 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.409         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      22.700 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.147      23.847         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_92/C4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  23.847         Logic Levels: 0  
                                                                                   Logic: 1.291ns(52.953%), Route: 1.147ns(47.047%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967      23.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.252 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.571         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.571 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.286      25.857         ntclkbufg_2      
 CLMA_26_92/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.431      26.288                          
 clock uncertainty                                      -0.150      26.138                          

 Setup time                                             -0.081      26.057                          

 Data required time                                                 26.057                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.057                          
 Data arrival time                                                 -23.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.210                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.853
  Launch Clock Delay      :  5.409
  Clock Pessimism Removal :  0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271      20.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      20.746 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.165         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.409 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.409         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.409 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.409         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.214      22.623 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        1.166      23.789         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_26_88/D4                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  23.789         Logic Levels: 0  
                                                                                   Logic: 1.214ns(51.008%), Route: 1.166ns(48.992%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967      23.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.252 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.571         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.571 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282      25.853         ntclkbufg_2      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.431      26.284                          
 clock uncertainty                                      -0.150      26.134                          

 Setup time                                             -0.073      26.061                          

 Data required time                                                 26.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.061                          
 Data arrival time                                                 -23.789                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.314  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.584
  Launch Clock Delay      :  4.839
  Clock Pessimism Removal :  -0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967      23.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.262 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.626         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.839 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.839         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.839 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.839         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      25.869 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.798      26.667         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_92/D4                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.667         Logic Levels: 0  
                                                                                   Logic: 1.030ns(56.346%), Route: 0.798ns(43.654%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271      24.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      24.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      25.101         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.101 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.483      26.584         ntclkbufg_2      
 CLMA_26_92/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.431      26.153                          
 clock uncertainty                                       0.150      26.303                          

 Hold time                                              -0.046      26.257                          

 Data required time                                                 26.257                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.257                          
 Data arrival time                                                 -26.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.410                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.314  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.584
  Launch Clock Delay      :  4.839
  Clock Pessimism Removal :  -0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967      23.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.262 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.626         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.839 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.839         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.839 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.839         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      25.869 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.394      26.263         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y2                     td                    0.124      26.387 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.163      26.550         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_26_92/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  26.550         Logic Levels: 1  
                                                                                   Logic: 1.154ns(67.446%), Route: 0.557ns(32.554%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271      24.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      24.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      25.101         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.101 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.483      26.584         ntclkbufg_2      
 CLMA_26_92/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.431      26.153                          
 clock uncertainty                                       0.150      26.303                          

 Hold time                                              -0.195      26.108                          

 Data required time                                                 26.108                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.108                          
 Data arrival time                                                 -26.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.442                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.314  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.584
  Launch Clock Delay      :  4.839
  Clock Pessimism Removal :  -0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967      23.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.262 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.626         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.839 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.839         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.839 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.839         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      25.869 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.394      26.263         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y2                     td                    0.124      26.387 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.163      26.550         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_26_92/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  26.550         Logic Levels: 1  
                                                                                   Logic: 1.154ns(67.446%), Route: 0.557ns(32.554%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271      24.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      24.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      25.101         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.101 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.483      26.584         ntclkbufg_2      
 CLMA_26_92/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.431      26.153                          
 clock uncertainty                                       0.150      26.303                          

 Hold time                                              -0.195      26.108                          

 Data required time                                                 26.108                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.108                          
 Data arrival time                                                 -26.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.442                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q_perm/L4
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.169  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.877
  Launch Clock Delay      :  6.577
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.104         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.104 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.473       6.577         ntclkbufg_4      
 DRM_122_144/CLKB[0]                                                       r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_122_144/QA0[3]                tco                   1.897       8.474 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[3]
                                   net (fanout=9)        0.661       9.135         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/D_SRAM_t [3]
                                                         0.307       9.442 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_0/gateop_A2/Cout
                                                         0.000       9.442         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [2]
 CLMA_106_164/COUT                 td                    0.083       9.525 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.525         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [6]
                                                         0.055       9.580 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_4/gateop_A2/Cout
                                                         0.000       9.580         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [10]
 CLMA_106_168/COUT                 td                    0.083       9.663 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.663         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [14]
 CLMA_106_172/Y1                   td                    0.318       9.981 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_8/gateop_A2/Y1
                                   net (fanout=7)        0.879      10.860         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615
 CLMS_66_197/Y0                    td                    0.131      10.991 r       u_integration_kit_dbg/u_ahb_mux/N78_1_10/gateop_perm/Z
                                   net (fanout=1)        0.235      11.226         u_integration_kit_dbg/u_ahb_mux/_N26196
 CLMS_66_201/Y0                    td                    0.139      11.365 f       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=106)      1.532      12.897         HREADY           
 CLMA_14_268/Y0                    td                    0.169      13.066 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_89_3/gateop/F
                                   net (fanout=1)        0.239      13.305         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N28202
 CLMA_14_269/Y0                    td                    0.226      13.531 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_89_6/gateop/F
                                   net (fanout=1)        0.784      14.315         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N28204
 CLMS_38_237/Y2                    td                    0.132      14.447 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_89_8/gateop_perm/Z
                                   net (fanout=1)        0.356      14.803         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N20396
 CLMA_38_240/D4                                                            r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  14.803         Logic Levels: 8  
                                                                                   Logic: 3.540ns(43.034%), Route: 4.686ns(56.966%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967      13.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.573         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.573 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.304      15.877         ntclkbufg_4      
 CLMA_38_240/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.531      16.408                          
 clock uncertainty                                      -0.150      16.258                          

 Setup time                                             -0.073      16.185                          

 Data required time                                                 16.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.185                          
 Data arrival time                                                 -14.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.382                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/axi_cs[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_0
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.854
  Launch Clock Delay      :  6.621
  Clock Pessimism Removal :  0.689

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.104         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.104 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.517       6.621         ntclkbufg_4      
 CLMS_78_141/CLK                                                           r       u_integration_kit_dbg/axi_cs[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_78_141/Q1                    tco                   0.209       6.830 r       u_integration_kit_dbg/axi_cs[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=227)      0.856       7.686         u_integration_kit_dbg/axi_cs [0]
 CLMA_78_96/Y0                     td                    0.297       7.983 f       u_integration_kit_dbg/N83_3/gateop/F
                                   net (fanout=1)        1.803       9.786         arvalid_mux      
 HMEMC_16_1/SRB_IOL46_CLK_SYS                                              f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_0

 Data arrival time                                                   9.786         Logic Levels: 1  
                                                                                   Logic: 0.506ns(15.987%), Route: 2.659ns(84.013%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967      13.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.573         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.573 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.281      15.854         ntclkbufg_4      
 HMEMC_16_1/SRB_IOL52_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 clock pessimism                                         0.689      16.543                          
 clock uncertainty                                      -0.150      16.393                          

 Setup time                                             -5.109      11.284                          

 Data required time                                                 11.284                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.284                          
 Data arrival time                                                  -9.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.498                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM3/U_ipml_sdpram_DCACHE_SRAM3/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[10]
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.840
  Launch Clock Delay      :  6.577
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.104         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.104 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.473       6.577         ntclkbufg_4      
 DRM_122_144/CLKB[0]                                                       r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_122_144/QA0[3]                tco                   1.897       8.474 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[3]
                                   net (fanout=9)        0.661       9.135         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/D_SRAM_t [3]
                                                         0.307       9.442 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_0/gateop_A2/Cout
                                                         0.000       9.442         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [2]
 CLMA_106_164/COUT                 td                    0.083       9.525 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.525         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [6]
                                                         0.055       9.580 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_4/gateop_A2/Cout
                                                         0.000       9.580         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [10]
 CLMA_106_168/COUT                 td                    0.083       9.663 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.663         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [14]
 CLMA_106_172/Y1                   td                    0.318       9.981 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_8/gateop_A2/Y1
                                   net (fanout=7)        0.879      10.860         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615
 CLMS_66_197/Y0                    td                    0.131      10.991 r       u_integration_kit_dbg/u_ahb_mux/N78_1_10/gateop_perm/Z
                                   net (fanout=1)        0.235      11.226         u_integration_kit_dbg/u_ahb_mux/_N26196
 CLMS_66_201/Y0                    td                    0.139      11.365 f       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=106)      1.169      12.534         HREADY           
 CLMA_98_149/Y1                    td                    0.135      12.669 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N68_5[5]/gateop_perm/Z
                                   net (fanout=1)        0.240      12.909         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/_N7019
 CLMA_98_149/Y2                    td                    0.141      13.050 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N69[5]/gateop_perm/Z
                                   net (fanout=5)        1.442      14.492         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/read_addr [5]
 DRM_62_64/ADB0[10]                                                        f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM3/U_ipml_sdpram_DCACHE_SRAM3/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[10]

 Data arrival time                                                  14.492         Logic Levels: 7  
                                                                                   Logic: 3.289ns(41.554%), Route: 4.626ns(58.446%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967      13.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.573         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.573 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.267      15.840         ntclkbufg_4      
 DRM_62_64/CLKB[0]                                                         r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM3/U_ipml_sdpram_DCACHE_SRAM3/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.531      16.371                          
 clock uncertainty                                      -0.150      16.221                          

 Setup time                                             -0.082      16.139                          

 Data required time                                                 16.139                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.139                          
 Data arrival time                                                 -14.492                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.647                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[2]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_5/gateop/WADM2
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.573
  Launch Clock Delay      :  5.846
  Clock Pessimism Removal :  -0.693

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       3.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.573         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.573 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.273       5.846         ntclkbufg_4      
 CLMA_130_304/CLK                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[2]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_130_304/Q2                   tco                   0.197       6.043 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[2]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=65)       0.258       6.301         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/wptr_ex [2]
 CLMS_126_305/M2                                                           f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_5/gateop/WADM2

 Data arrival time                                                   6.301         Logic Levels: 0  
                                                                                   Logic: 0.197ns(43.297%), Route: 0.258ns(56.703%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.104         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.104 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.469       6.573         ntclkbufg_4      
 CLMS_126_305/CLK                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_5/gateop/WCLK
 clock pessimism                                        -0.693       5.880                          
 clock uncertainty                                       0.000       5.880                          

 Hold time                                               0.313       6.193                          

 Data required time                                                  6.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.193                          
 Data arrival time                                                  -6.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.108                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[2]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_31/gateop/WADM2
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.573
  Launch Clock Delay      :  5.846
  Clock Pessimism Removal :  -0.693

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       3.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.573         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.573 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.273       5.846         ntclkbufg_4      
 CLMA_130_304/CLK                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[2]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_130_304/Q2                   tco                   0.197       6.043 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[2]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=65)       0.258       6.301         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/wptr_ex [2]
 CLMS_126_305/M2                                                           f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_31/gateop/WADM2

 Data arrival time                                                   6.301         Logic Levels: 0  
                                                                                   Logic: 0.197ns(43.297%), Route: 0.258ns(56.703%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.104         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.104 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.469       6.573         ntclkbufg_4      
 CLMS_126_305/CLK                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_31/gateop/WCLK
 clock pessimism                                        -0.693       5.880                          
 clock uncertainty                                       0.000       5.880                          

 Hold time                                               0.313       6.193                          

 Data required time                                                  6.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.193                          
 Data arrival time                                                  -6.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.108                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[2]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_6/gateop/WADM2
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.573
  Launch Clock Delay      :  5.846
  Clock Pessimism Removal :  -0.693

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       3.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.573         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.573 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.273       5.846         ntclkbufg_4      
 CLMA_130_304/CLK                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[2]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_130_304/Q2                   tco                   0.197       6.043 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[2]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=65)       0.258       6.301         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/wptr_ex [2]
 CLMS_126_305/M2                                                           f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_6/gateop/WADM2

 Data arrival time                                                   6.301         Logic Levels: 0  
                                                                                   Logic: 0.197ns(43.297%), Route: 0.258ns(56.703%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.104         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.104 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.469       6.573         ntclkbufg_4      
 CLMS_126_305/CLK                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_6/gateop/WCLK
 clock pessimism                                        -0.693       5.880                          
 clock uncertainty                                       0.000       5.880                          

 Hold time                                               0.313       6.193                          

 Data required time                                                  6.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.193                          
 Data arrival time                                                  -6.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.108                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.821
  Launch Clock Delay      :  3.238
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N44             
 USCM_74_110/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.509       3.238         cmos_pclk_g      
 CLMA_82_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_82_20/Q0                     tco                   0.209       3.447 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.681       4.128         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [0]
                                                         0.225       4.353 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.353         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1270
 CLMA_82_20/COUT                   td                    0.083       4.436 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.436         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1272
 CLMA_82_24/Y1                     td                    0.305       4.741 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.688       5.429         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [5]
 CLMA_66_4/Y0                      td                    0.310       5.739 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.504       6.243         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [5]
 CLMS_78_9/COUT                    td                    0.348       6.591 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.591         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMS_78_13/Y0                     td                    0.104       6.695 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.392       7.087         _N25             
 CLMA_70_16/C4                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.087         Logic Levels: 5  
                                                                                   Logic: 1.584ns(41.154%), Route: 2.265ns(58.846%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041    1000.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N44             
 USCM_74_110/CLK_USCM              td                    0.000    1001.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.310    1002.821         cmos_pclk_g      
 CLMA_70_16/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.376    1003.197                          
 clock uncertainty                                      -0.050    1003.147                          

 Setup time                                             -0.073    1003.074                          

 Data required time                                               1003.074                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.074                          
 Data arrival time                                                  -7.087                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.987                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/vsync_cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos_write_req_gen_m0/vsync_cnt[7]/opit_0_inv_A2Q21/CE
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.793
  Launch Clock Delay      :  3.212
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N44             
 USCM_74_110/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.483       3.212         cmos_pclk_g      
 CLMS_86_41/CLK                                                            r       cmos_write_req_gen_m0/vsync_cnt[1]/opit_0_inv_A2Q21/CLK

 CLMS_86_41/Q0                     tco                   0.209       3.421 r       cmos_write_req_gen_m0/vsync_cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.356       3.777         cmos_write_req_gen_m0/vsync_cnt [0]
 CLMA_86_44/Y1                     td                    0.302       4.079 r       cmos_write_req_gen_m0/N25_12/gateop_perm/Z
                                   net (fanout=4)        0.405       4.484         cmos_write_req_gen_m0/_N27337
 CLMA_82_41/Y0                     td                    0.171       4.655 r       cmos_write_req_gen_m0/N25_13/gateop_perm/Z
                                   net (fanout=1)        0.240       4.895         cmos_write_req_gen_m0/_N22500
 CLMA_82_41/Y1                     td                    0.135       5.030 r       cmos_write_req_gen_m0/N65/gateop_perm/Z
                                   net (fanout=2)        0.464       5.494         cmos_write_req_gen_m0/N65
 CLMS_86_41/CECO                   td                    0.094       5.588 r       cmos_write_req_gen_m0/vsync_cnt[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.588         _N1163           
 CLMS_86_45/CECI                                                           r       cmos_write_req_gen_m0/vsync_cnt[7]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   5.588         Logic Levels: 4  
                                                                                   Logic: 0.911ns(38.342%), Route: 1.465ns(61.658%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041    1000.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N44             
 USCM_74_110/CLK_USCM              td                    0.000    1001.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.282    1002.793         cmos_pclk_g      
 CLMS_86_45/CLK                                                            r       cmos_write_req_gen_m0/vsync_cnt[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.388    1003.181                          
 clock uncertainty                                      -0.050    1003.131                          

 Setup time                                             -0.233    1002.898                          

 Data required time                                               1002.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.898                          
 Data arrival time                                                  -5.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.310                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/vsync_cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos_write_req_gen_m0/vsync_cnt[5]/opit_0_inv_A2Q21/CE
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.793
  Launch Clock Delay      :  3.212
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N44             
 USCM_74_110/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.483       3.212         cmos_pclk_g      
 CLMS_86_41/CLK                                                            r       cmos_write_req_gen_m0/vsync_cnt[1]/opit_0_inv_A2Q21/CLK

 CLMS_86_41/Q0                     tco                   0.209       3.421 r       cmos_write_req_gen_m0/vsync_cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.356       3.777         cmos_write_req_gen_m0/vsync_cnt [0]
 CLMA_86_44/Y1                     td                    0.302       4.079 r       cmos_write_req_gen_m0/N25_12/gateop_perm/Z
                                   net (fanout=4)        0.405       4.484         cmos_write_req_gen_m0/_N27337
 CLMA_82_41/Y0                     td                    0.171       4.655 r       cmos_write_req_gen_m0/N25_13/gateop_perm/Z
                                   net (fanout=1)        0.240       4.895         cmos_write_req_gen_m0/_N22500
 CLMA_82_41/Y1                     td                    0.135       5.030 r       cmos_write_req_gen_m0/N65/gateop_perm/Z
                                   net (fanout=2)        0.464       5.494         cmos_write_req_gen_m0/N65
 CLMS_86_41/CECO                   td                    0.094       5.588 r       cmos_write_req_gen_m0/vsync_cnt[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.588         _N1163           
 CLMS_86_45/CECI                                                           r       cmos_write_req_gen_m0/vsync_cnt[5]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   5.588         Logic Levels: 4  
                                                                                   Logic: 0.911ns(38.342%), Route: 1.465ns(61.658%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041    1000.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N44             
 USCM_74_110/CLK_USCM              td                    0.000    1001.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.282    1002.793         cmos_pclk_g      
 CLMS_86_45/CLK                                                            r       cmos_write_req_gen_m0/vsync_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.388    1003.181                          
 clock uncertainty                                      -0.050    1003.131                          

 Setup time                                             -0.233    1002.898                          

 Data required time                                               1002.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.898                          
 Data arrival time                                                  -5.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.310                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/cmos_vsync_d0/opit_0_inv/CLK
Endpoint    : cmos_write_req_gen_m0/cmos_vsync_d1/opit_0_inv/D
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.210
  Launch Clock Delay      :  2.788
  Clock Pessimism Removal :  -0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N44             
 USCM_74_110/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.277       2.788         cmos_pclk_g      
 CLMA_86_48/CLK                                                            r       cmos_write_req_gen_m0/cmos_vsync_d0/opit_0_inv/CLK

 CLMA_86_48/Q0                     tco                   0.197       2.985 f       cmos_write_req_gen_m0/cmos_vsync_d0/opit_0_inv/Q
                                   net (fanout=5)        0.281       3.266         cmos_write_req_gen_m0/cmos_vsync_d0
 CLMA_78_48/M0                                                             f       cmos_write_req_gen_m0/cmos_vsync_d1/opit_0_inv/D

 Data arrival time                                                   3.266         Logic Levels: 0  
                                                                                   Logic: 0.197ns(41.213%), Route: 0.281ns(58.787%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N44             
 USCM_74_110/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.481       3.210         cmos_pclk_g      
 CLMA_78_48/CLK                                                            r       cmos_write_req_gen_m0/cmos_vsync_d1/opit_0_inv/CLK
 clock pessimism                                        -0.218       2.992                          
 clock uncertainty                                       0.000       2.992                          

 Hold time                                              -0.010       2.982                          

 Data required time                                                  2.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.982                          
 Data arrival time                                                  -3.266                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.284                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/D
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.242
  Launch Clock Delay      :  2.827
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N44             
 USCM_74_110/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.316       2.827         cmos_pclk_g      
 CLMS_66_9/CLK                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/CLK

 CLMS_66_9/Q3                      tco                   0.198       3.025 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/Q
                                   net (fanout=1)        0.140       3.165         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [5]
 CLMS_66_9/M2                                                              r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/D

 Data arrival time                                                   3.165         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N44             
 USCM_74_110/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.513       3.242         cmos_pclk_g      
 CLMS_66_9/CLK                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/CLK
 clock pessimism                                        -0.414       2.828                          
 clock uncertainty                                       0.000       2.828                          

 Hold time                                              -0.003       2.825                          

 Data required time                                                  2.825                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.825                          
 Data arrival time                                                  -3.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/D
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.228
  Launch Clock Delay      :  2.813
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N44             
 USCM_74_110/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.302       2.813         cmos_pclk_g      
 CLMS_66_21/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/CLK

 CLMS_66_21/Q0                     tco                   0.198       3.011 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/Q
                                   net (fanout=1)        0.140       3.151         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [7]
 CLMS_66_21/M1                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/D

 Data arrival time                                                   3.151         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N44             
 USCM_74_110/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.499       3.228         cmos_pclk_g      
 CLMS_66_21/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/CLK
 clock pessimism                                        -0.414       2.814                          
 clock uncertainty                                       0.000       2.814                          

 Hold time                                              -0.003       2.811                          

 Data required time                                                  2.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.811                          
 Data arrival time                                                  -3.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/color_bar_m0/h_cnt[9]/opit_0_inv_A2Q21/CLK
Endpoint    : video_timing_data_m0/color_bar_m0/v_active/opit_0_inv_L5Q_perm/L3
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.734
  Launch Clock Delay      :  4.303
  Clock Pessimism Removal :  0.544

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676       1.748         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390       2.138 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676       2.814         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000       2.814 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.489       4.303         ntclkbufg_0      
 CLMA_130_21/CLK                                                           r       video_timing_data_m0/color_bar_m0/h_cnt[9]/opit_0_inv_A2Q21/CLK

 CLMA_130_21/Q0                    tco                   0.209       4.512 r       video_timing_data_m0/color_bar_m0/h_cnt[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.357       4.869         video_timing_data_m0/color_bar_m0/h_cnt [8]
 CLMA_130_16/Y2                    td                    0.308       5.177 r       video_timing_data_m0/color_bar_m0/N229_9/gateop_perm/Z
                                   net (fanout=4)        0.586       5.763         video_timing_data_m0/color_bar_m0/_N26180
 CLMA_130_20/Y0                    td                    0.226       5.989 r       video_timing_data_m0/color_bar_m0/N233_11/gateop_perm/Z
                                   net (fanout=4)        0.741       6.730         video_timing_data_m0/color_bar_m0/N233
 CLMS_94_17/Y1                     td                    0.167       6.897 r       video_timing_data_m0/color_bar_m0/N103_6/gateop_perm/Z
                                   net (fanout=2)        0.355       7.252         video_timing_data_m0/color_bar_m0/_N22572
 CLMS_94_5/Y0                      td                    0.131       7.383 r       video_timing_data_m0/color_bar_m0/N103/gateop_perm/Z
                                   net (fanout=1)        0.356       7.739         video_timing_data_m0/color_bar_m0/N103
 CLMA_106_8/A3                                                             r       video_timing_data_m0/color_bar_m0/v_active/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   7.739         Logic Levels: 4  
                                                                                   Logic: 1.041ns(30.297%), Route: 2.395ns(69.703%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       111.111     111.111 r                        
 B5                                                      0.000     111.111 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093     111.204         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781     111.985 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     111.985         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071     112.056 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556     112.612         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340     112.952 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587     113.539         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000     113.539 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.306     114.845         ntclkbufg_0      
 CLMA_106_8/CLK                                                            r       video_timing_data_m0/color_bar_m0/v_active/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.544     115.389                          
 clock uncertainty                                      -0.150     115.239                          

 Setup time                                             -0.221     115.018                          

 Data required time                                                115.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                                115.018                          
 Data arrival time                                                  -7.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       107.279                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[12]/opit_0_inv_L5Q_perm/L3
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.721
  Launch Clock Delay      :  4.300
  Clock Pessimism Removal :  0.386

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676       1.748         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390       2.138 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676       2.814         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000       2.814 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.486       4.300         ntclkbufg_0      
 DRM_62_20/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_20/QB0[4]                  tco                   1.861       6.161 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[4]
                                   net (fanout=1)        1.236       7.397         read_data[12]    
 CLMA_126_16/A3                                                            f       video_timing_data_m0/vout_data_r[12]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   7.397         Logic Levels: 0  
                                                                                   Logic: 1.861ns(60.090%), Route: 1.236ns(39.910%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       111.111     111.111 r                        
 B5                                                      0.000     111.111 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093     111.204         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781     111.985 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     111.985         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071     112.056 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556     112.612         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340     112.952 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587     113.539         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000     113.539 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.293     114.832         ntclkbufg_0      
 CLMA_126_16/CLK                                                           r       video_timing_data_m0/vout_data_r[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.386     115.218                          
 clock uncertainty                                      -0.150     115.068                          

 Setup time                                             -0.211     114.857                          

 Data required time                                                114.857                          
----------------------------------------------------------------------------------------------------
 Data required time                                                114.857                          
 Data arrival time                                                  -7.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       107.460                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[14]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.179  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.735
  Launch Clock Delay      :  4.300
  Clock Pessimism Removal :  0.386

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676       1.748         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390       2.138 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676       2.814         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000       2.814 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.486       4.300         ntclkbufg_0      
 DRM_62_20/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_20/QB0[6]                  tco                   1.861       6.161 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[6]
                                   net (fanout=1)        1.354       7.515         read_data[14]    
 CLMS_126_5/A4                                                             f       video_timing_data_m0/vout_data_r[14]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.515         Logic Levels: 0  
                                                                                   Logic: 1.861ns(57.885%), Route: 1.354ns(42.115%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       111.111     111.111 r                        
 B5                                                      0.000     111.111 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093     111.204         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781     111.985 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     111.985         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071     112.056 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556     112.612         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340     112.952 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587     113.539         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000     113.539 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.307     114.846         ntclkbufg_0      
 CLMS_126_5/CLK                                                            r       video_timing_data_m0/vout_data_r[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.386     115.232                          
 clock uncertainty                                      -0.150     115.082                          

 Setup time                                             -0.081     115.001                          

 Data required time                                                115.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                115.001                          
 Data arrival time                                                  -7.515                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       107.486                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/D
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.310
  Launch Clock Delay      :  3.727
  Clock Pessimism Removal :  -0.582

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556       1.501         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340       1.841 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587       2.428         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000       2.428 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.299       3.727         ntclkbufg_0      
 CLMA_82_33/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/CLK

 CLMA_82_33/Q0                     tco                   0.197       3.924 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/Q
                                   net (fanout=1)        0.138       4.062         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [3]
 CLMA_82_33/AD                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/D

 Data arrival time                                                   4.062         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676       1.748         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390       2.138 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676       2.814         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000       2.814 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.496       4.310         ntclkbufg_0      
 CLMA_82_33/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/CLK
 clock pessimism                                        -0.582       3.728                          
 clock uncertainty                                       0.000       3.728                          

 Hold time                                               0.028       3.756                          

 Data required time                                                  3.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.756                          
 Data arrival time                                                  -4.062                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/D
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.310
  Launch Clock Delay      :  3.727
  Clock Pessimism Removal :  -0.582

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556       1.501         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340       1.841 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587       2.428         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000       2.428 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.299       3.727         ntclkbufg_0      
 CLMA_82_33/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/CLK

 CLMA_82_33/Q2                     tco                   0.197       3.924 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/Q
                                   net (fanout=1)        0.139       4.063         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [2]
 CLMA_82_33/CD                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/D

 Data arrival time                                                   4.063         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676       1.748         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390       2.138 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676       2.814         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000       2.814 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.496       4.310         ntclkbufg_0      
 CLMA_82_33/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/CLK
 clock pessimism                                        -0.582       3.728                          
 clock uncertainty                                       0.000       3.728                          

 Hold time                                               0.027       3.755                          

 Data required time                                                  3.755                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.755                          
 Data arrival time                                                  -4.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/D
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.186  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.302
  Launch Clock Delay      :  3.730
  Clock Pessimism Removal :  -0.386

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556       1.501         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340       1.841 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587       2.428         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000       2.428 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.302       3.730         ntclkbufg_0      
 CLMA_78_32/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/CLK

 CLMA_78_32/Q0                     tco                   0.198       3.928 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/Q
                                   net (fanout=1)        0.300       4.228         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [4]
 CLMA_86_36/M2                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/D

 Data arrival time                                                   4.228         Logic Levels: 0  
                                                                                   Logic: 0.198ns(39.759%), Route: 0.300ns(60.241%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676       1.748         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390       2.138 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676       2.814         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000       2.814 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.488       4.302         ntclkbufg_0      
 CLMA_86_36/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/CLK
 clock pessimism                                        -0.386       3.916                          
 clock uncertainty                                       0.000       3.916                          

 Hold time                                              -0.003       3.913                          

 Data required time                                                  3.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.913                          
 Data arrival time                                                  -4.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[16]
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -2.810  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.681
  Launch Clock Delay      :  6.618
  Clock Pessimism Removal :  0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1110110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1110111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271 1110114.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393 1110114.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368 1110115.104         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1110115.104 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514 1110116.618         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P4[9]              tco                   1.343 1110117.961 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/RDATA_1[55]
                                   net (fanout=1)        3.573 1110121.534         rd_burst_data[55]
 DRM_122_40/DB0[16]                                                        f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[16]

 Data arrival time                                             1110121.534         Logic Levels: 0  
                                                                                   Logic: 1.343ns(27.319%), Route: 3.573ns(72.681%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1110110.875 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.875         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1110110.946 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556 1110111.502         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340 1110111.842 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587 1110112.429         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000 1110112.429 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.253 1110113.682         ntclkbufg_0      
 DRM_122_40/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.127 1110113.809                          
 clock uncertainty                                      -0.150 1110113.659                          

 Setup time                                             -0.054 1110113.605                          

 Data required time                                            1110113.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110113.605                          
 Data arrival time                                            -1110121.534                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.929                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[1]
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -2.810  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.681
  Launch Clock Delay      :  6.618
  Clock Pessimism Removal :  0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1110110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1110111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271 1110114.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393 1110114.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368 1110115.104         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1110115.104 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514 1110116.618         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[7]              tco                   1.308 1110117.926 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/RDATA_1[33]
                                   net (fanout=1)        3.067 1110120.993         rd_burst_data[33]
 DRM_122_40/DB0[1]                                                         f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[1]

 Data arrival time                                             1110120.993         Logic Levels: 0  
                                                                                   Logic: 1.308ns(29.897%), Route: 3.067ns(70.103%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1110110.875 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.875         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1110110.946 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556 1110111.502         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340 1110111.842 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587 1110112.429         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000 1110112.429 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.253 1110113.682         ntclkbufg_0      
 DRM_122_40/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.127 1110113.809                          
 clock uncertainty                                      -0.150 1110113.659                          

 Setup time                                             -0.054 1110113.605                          

 Data required time                                            1110113.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110113.605                          
 Data arrival time                                            -1110120.993                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.388                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[15]
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -2.810  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.681
  Launch Clock Delay      :  6.618
  Clock Pessimism Removal :  0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1110110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1110111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271 1110114.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393 1110114.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368 1110115.104         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1110115.104 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514 1110116.618         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P4[8]              tco                   1.301 1110117.919 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/RDATA_1[54]
                                   net (fanout=1)        2.905 1110120.824         rd_burst_data[54]
 DRM_122_40/DB0[15]                                                        f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[15]

 Data arrival time                                             1110120.824         Logic Levels: 0  
                                                                                   Logic: 1.301ns(30.932%), Route: 2.905ns(69.068%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1110110.875 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.875         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1110110.946 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556 1110111.502         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340 1110111.842 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587 1110112.429         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000 1110112.429 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.253 1110113.682         ntclkbufg_0      
 DRM_122_40/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.127 1110113.809                          
 clock uncertainty                                      -0.150 1110113.659                          

 Setup time                                             -0.054 1110113.605                          

 Data required time                                            1110113.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110113.605                          
 Data arrival time                                            -1110120.824                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.219                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/D
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.689  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.311
  Launch Clock Delay      :  5.873
  Clock Pessimism Removal :  -0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1111110.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1111110.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967 1111113.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342 1111114.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319 1111114.573         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1111114.573 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.300 1111115.873         ntclkbufg_3      
 CLMS_86_29/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/CLK

 CLMS_86_29/Q1                     tco                   0.198 1111116.071 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.140 1111116.211         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [0]
 CLMA_86_28/M1                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/D

 Data arrival time                                             1111116.211         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1111110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1111111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676 1111111.748         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390 1111112.138 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676 1111112.814         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000 1111112.814 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.497 1111114.311         ntclkbufg_0      
 CLMA_86_28/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.127 1111114.184                          
 clock uncertainty                                       0.150 1111114.334                          

 Hold time                                              -0.003 1111114.331                          

 Data required time                                            1111114.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111114.331                          
 Data arrival time                                            -1111116.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.880                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.689  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.310
  Launch Clock Delay      :  5.872
  Clock Pessimism Removal :  -0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1111110.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1111110.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967 1111113.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342 1111114.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319 1111114.573         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1111114.573 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.299 1111115.872         ntclkbufg_3      
 CLMA_82_32/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_82_32/Q0                     tco                   0.198 1111116.070 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.140 1111116.210         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
 CLMA_82_33/M2                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D

 Data arrival time                                             1111116.210         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1111110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1111111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676 1111111.748         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390 1111112.138 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676 1111112.814         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000 1111112.814 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.496 1111114.310         ntclkbufg_0      
 CLMA_82_33/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.127 1111114.183                          
 clock uncertainty                                       0.150 1111114.333                          

 Hold time                                              -0.003 1111114.330                          

 Data required time                                            1111114.330                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111114.330                          
 Data arrival time                                            -1111116.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.880                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/D
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.689  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.310
  Launch Clock Delay      :  5.872
  Clock Pessimism Removal :  -0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1111110.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1111110.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967 1111113.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342 1111114.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319 1111114.573         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1111114.573 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.299 1111115.872         ntclkbufg_3      
 CLMA_82_32/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK

 CLMA_82_32/Q3                     tco                   0.198 1111116.070 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.140 1111116.210         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [2]
 CLMA_82_33/M1                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/D

 Data arrival time                                             1111116.210         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1111110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1111111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676 1111111.748         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390 1111112.138 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676 1111112.814         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000 1111112.814 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.496 1111114.310         ntclkbufg_0      
 CLMA_82_33/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/CLK
 clock pessimism                                        -0.127 1111114.183                          
 clock uncertainty                                       0.150 1111114.333                          

 Hold time                                              -0.003 1111114.330                          

 Data required time                                            1111114.330                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111114.330                          
 Data arrival time                                            -1111116.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.880                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_1
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.890
  Launch Clock Delay      :  6.596
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.104         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.104 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.492       6.596         ntclkbufg_3      
 CLMA_26_20/CLK                                                            r       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_26_20/Q0                     tco                   0.206       6.802 f       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.721       8.523         s00_axi_awvalid  
 HMEMC_16_1/SRB_IOL42_LRS                                                  f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_1

 Data arrival time                                                   8.523         Logic Levels: 0  
                                                                                   Logic: 0.206ns(10.690%), Route: 1.721ns(89.310%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967      13.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.573         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.573 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.317      15.890         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.531      16.421                          
 clock uncertainty                                      -0.150      16.271                          

 Setup time                                             -5.134      11.137                          

 Data required time                                                 11.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.137                          
 Data arrival time                                                  -8.523                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.614                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_1
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.890
  Launch Clock Delay      :  6.564
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.104         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.104 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.460       6.564         ntclkbufg_3      
 CLMA_42_36/CLK                                                            r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_42_36/Q0                     tco                   0.209       6.773 r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.373       8.146         s00_axi_arvalid  
 HMEMC_16_1/SRB_IOL34_TX_DATA[4]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_1

 Data arrival time                                                   8.146         Logic Levels: 0  
                                                                                   Logic: 0.209ns(13.211%), Route: 1.373ns(86.789%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967      13.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.573         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.573 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.317      15.890         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.531      16.421                          
 clock uncertainty                                      -0.150      16.271                          

 Setup time                                             -5.135      11.136                          

 Data required time                                                 11.136                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.136                          
 Data arrival time                                                  -8.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.990                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.880
  Launch Clock Delay      :  6.618
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.104         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.104 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       6.618         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.890       7.508 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.939       9.447         s00_axi_wready   
 CLMA_50_24/Y3                     td                    0.135       9.582 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        0.450      10.032         u_aq_axi_master/N5
                                                         0.221      10.253 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.253         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1282
 CLMA_54_16/COUT                   td                    0.083      10.336 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.336         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1284
 CLMA_54_20/Y1                     td                    0.305      10.641 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.568      11.209         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [5]
 CLMA_50_16/Y1                     td                    0.135      11.344 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[5]/gateop_perm/Z
                                   net (fanout=2)        0.546      11.890         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [5]
 CLMA_66_12/COUT                   td                    0.348      12.238 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      12.238         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [7]
 CLMA_66_16/CIN                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  12.238         Logic Levels: 5  
                                                                                   Logic: 2.117ns(37.669%), Route: 3.503ns(62.331%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967      13.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.573         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.573 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.307      15.880         ntclkbufg_3      
 CLMA_66_16/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.531      16.411                          
 clock uncertainty                                      -0.150      16.261                          

 Setup time                                             -0.101      16.160                          

 Data required time                                                 16.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.160                          
 Data arrival time                                                 -12.238                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.922                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.616
  Launch Clock Delay      :  5.888
  Clock Pessimism Removal :  -0.727

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       3.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.573         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.573 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.315       5.888         ntclkbufg_3      
 CLMA_90_12/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK

 CLMA_90_12/Q0                     tco                   0.197       6.085 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/Q
                                   net (fanout=1)        0.139       6.224         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [4]
 CLMA_90_12/AD                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/D

 Data arrival time                                                   6.224         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.104         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.104 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.512       6.616         ntclkbufg_3      
 CLMA_90_12/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/CLK
 clock pessimism                                        -0.727       5.889                          
 clock uncertainty                                       0.000       5.889                          

 Hold time                                               0.028       5.917                          

 Data required time                                                  5.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.917                          
 Data arrival time                                                  -6.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.610
  Launch Clock Delay      :  5.882
  Clock Pessimism Removal :  -0.727

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       3.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.573         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.573 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.309       5.882         ntclkbufg_3      
 CLMA_58_8/CLK                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/CLK

 CLMA_58_8/Q1                      tco                   0.197       6.079 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/Q
                                   net (fanout=1)        0.139       6.218         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [2]
 CLMA_58_8/CD                                                              f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/D

 Data arrival time                                                   6.218         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.104         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.104 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.506       6.610         ntclkbufg_3      
 CLMA_58_8/CLK                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/CLK
 clock pessimism                                        -0.727       5.883                          
 clock uncertainty                                       0.000       5.883                          

 Hold time                                               0.027       5.910                          

 Data required time                                                  5.910                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.910                          
 Data arrival time                                                  -6.218                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/L0
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.592
  Launch Clock Delay      :  5.867
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       3.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.573         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.573 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.294       5.867         ntclkbufg_3      
 CLMA_82_36/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_82_36/Q3                     tco                   0.197       6.064 f       frame_read_write_m0/frame_fifo_read_m0/state_1/opit_0_inv_L5Q_perm/Q
                                   net (fanout=28)       0.229       6.293         frame_read_write_m0/frame_fifo_read_m0/state_1
 CLMS_86_37/D0                                                             f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.293         Logic Levels: 0  
                                                                                   Logic: 0.197ns(46.244%), Route: 0.229ns(53.756%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.104         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.104 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.488       6.592         ntclkbufg_3      
 CLMS_86_37/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.531       6.061                          
 clock uncertainty                                       0.000       6.061                          

 Hold time                                              -0.081       5.980                          

 Data required time                                                  5.980                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.980                          
 Data arrival time                                                  -6.293                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.694  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.880
  Launch Clock Delay      :  4.313
  Clock Pessimism Removal :  0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       999.999     999.999 r                        
 B5                                                      0.000     999.999 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093    1000.092         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898    1000.990 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.990         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081    1001.071 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676    1001.747         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390    1002.137 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676    1002.813         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000    1002.813 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.499    1004.312         ntclkbufg_0      
 CLMA_94_20/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_94_20/Q0                     tco                   0.206    1004.518 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        5.224    1009.742         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5]
 CLMS_94_17/M1                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D

 Data arrival time                                                1009.742         Logic Levels: 0  
                                                                                   Logic: 0.206ns(3.794%), Route: 5.224ns(96.206%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093    1000.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071    1000.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967    1003.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342    1004.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319    1004.573         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000    1004.573 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.307    1005.880         ntclkbufg_3      
 CLMS_94_17/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.127    1006.007                          
 clock uncertainty                                      -0.150    1005.857                          

 Setup time                                             -0.035    1005.822                          

 Data required time                                               1005.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.822                          
 Data arrival time                                               -1009.742                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.920                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.694  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.880
  Launch Clock Delay      :  4.313
  Clock Pessimism Removal :  0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       999.999     999.999 r                        
 B5                                                      0.000     999.999 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093    1000.092         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898    1000.990 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.990         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081    1001.071 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676    1001.747         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390    1002.137 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676    1002.813         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000    1002.813 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.499    1004.312         ntclkbufg_0      
 CLMA_94_20/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_94_20/Q3                     tco                   0.206    1004.518 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        4.945    1009.463         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [8]
 CLMS_94_17/M3                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D

 Data arrival time                                                1009.463         Logic Levels: 0  
                                                                                   Logic: 0.206ns(3.999%), Route: 4.945ns(96.001%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093    1000.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071    1000.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967    1003.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342    1004.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319    1004.573         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000    1004.573 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.307    1005.880         ntclkbufg_3      
 CLMS_94_17/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.127    1006.007                          
 clock uncertainty                                      -0.150    1005.857                          

 Setup time                                             -0.035    1005.822                          

 Data required time                                               1005.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.822                          
 Data arrival time                                               -1009.463                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.641                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.690  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.888
  Launch Clock Delay      :  4.325
  Clock Pessimism Removal :  0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       999.999     999.999 r                        
 B5                                                      0.000     999.999 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093    1000.092         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898    1000.990 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.990         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081    1001.071 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676    1001.747         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390    1002.137 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676    1002.813         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000    1002.813 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.511    1004.324         ntclkbufg_0      
 CLMS_86_17/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK

 CLMS_86_17/Q1                     tco                   0.206    1004.530 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        4.806    1009.336         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [3]
 CLMA_90_12/M2                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D

 Data arrival time                                                1009.336         Logic Levels: 0  
                                                                                   Logic: 0.206ns(4.110%), Route: 4.806ns(95.890%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093    1000.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071    1000.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967    1003.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342    1004.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319    1004.573         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000    1004.573 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.315    1005.888         ntclkbufg_3      
 CLMA_90_12/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.127    1006.015                          
 clock uncertainty                                      -0.150    1005.865                          

 Setup time                                             -0.035    1005.830                          

 Data required time                                               1005.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.830                          
 Data arrival time                                               -1009.336                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.506                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.741  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.589
  Launch Clock Delay      :  3.721
  Clock Pessimism Removal :  -0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556       1.501         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340       1.841 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587       2.428         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000       2.428 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.293       3.721         ntclkbufg_0      
 CLMA_94_28/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_94_28/Q1                     tco                   0.198       3.919 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.538       7.457         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [10]
 CLMA_94_32/M2                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/D

 Data arrival time                                                   7.457         Logic Levels: 0  
                                                                                   Logic: 0.198ns(5.300%), Route: 3.538ns(94.700%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.104         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.104 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.485       6.589         ntclkbufg_3      
 CLMA_94_32/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/CLK
 clock pessimism                                        -0.127       6.462                          
 clock uncertainty                                       0.150       6.612                          

 Hold time                                              -0.003       6.609                          

 Data required time                                                  6.609                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.609                          
 Data arrival time                                                  -7.457                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.848                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.741  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.589
  Launch Clock Delay      :  3.721
  Clock Pessimism Removal :  -0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556       1.501         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340       1.841 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587       2.428         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000       2.428 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.293       3.721         ntclkbufg_0      
 CLMA_94_28/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_94_28/Q0                     tco                   0.198       3.919 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.638       7.557         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [9]
 CLMA_94_32/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/D

 Data arrival time                                                   7.557         Logic Levels: 0  
                                                                                   Logic: 0.198ns(5.162%), Route: 3.638ns(94.838%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.104         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.104 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.485       6.589         ntclkbufg_3      
 CLMA_94_32/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/CLK
 clock pessimism                                        -0.127       6.462                          
 clock uncertainty                                       0.150       6.612                          

 Hold time                                              -0.003       6.609                          

 Data required time                                                  6.609                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.609                          
 Data arrival time                                                  -7.557                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.948                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.747  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.616
  Launch Clock Delay      :  3.742
  Clock Pessimism Removal :  -0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556       1.501         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340       1.841 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587       2.428         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000       2.428 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.314       3.742         ntclkbufg_0      
 CLMS_86_17/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q/CLK

 CLMS_86_17/Q0                     tco                   0.198       3.940 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q/Q
                                   net (fanout=1)        3.654       7.594         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
 CLMA_90_12/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D

 Data arrival time                                                   7.594         Logic Levels: 0  
                                                                                   Logic: 0.198ns(5.140%), Route: 3.654ns(94.860%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.104         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.104 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.512       6.616         ntclkbufg_3      
 CLMA_90_12/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.127       6.489                          
 clock uncertainty                                       0.150       6.639                          

 Hold time                                              -0.003       6.636                          

 Data required time                                                  6.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.636                          
 Data arrival time                                                  -7.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.958                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.330  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.850
  Launch Clock Delay      :  6.611
  Clock Pessimism Removal :  0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.104         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.104 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.507       6.611         ntclkbufg_4      
 CLMA_38_268/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_268/Q2                    tco                   0.206       6.817 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1665)     2.331       9.148         SYSRESETn        
 CLMA_42_33/Y1                     td                    0.167       9.315 r       u_aq_axi_master/N540/gateop_perm/Z
                                   net (fanout=1)        0.321       9.636         u_aq_axi_master/N540
 CLMA_42_25/CE                                                             r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE

 Data arrival time                                                   9.636         Logic Levels: 1  
                                                                                   Logic: 0.373ns(12.331%), Route: 2.652ns(87.669%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967      13.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.573         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.573 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.277      15.850         ntclkbufg_3      
 CLMA_42_25/CLK                                                            r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.431      16.281                          
 clock uncertainty                                      -0.150      16.131                          

 Setup time                                             -0.223      15.908                          

 Data required time                                                 15.908                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.908                          
 Data arrival time                                                  -9.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.267  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.578
  Launch Clock Delay      :  5.880
  Clock Pessimism Removal :  -0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       3.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.573         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.573 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.307       5.880         ntclkbufg_4      
 CLMA_38_268/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_268/Q2                    tco                   0.197       6.077 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1665)     1.916       7.993         SYSRESETn        
 CLMA_42_33/Y1                     td                    0.156       8.149 r       u_aq_axi_master/N540/gateop_perm/Z
                                   net (fanout=1)        0.250       8.399         u_aq_axi_master/N540
 CLMA_42_25/CE                                                             r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE

 Data arrival time                                                   8.399         Logic Levels: 1  
                                                                                   Logic: 0.353ns(14.013%), Route: 2.166ns(85.987%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.104         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.104 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.474       6.578         ntclkbufg_3      
 CLMA_42_25/CLK                                                            r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.431       6.147                          
 clock uncertainty                                       0.150       6.297                          

 Hold time                                              -0.195       6.102                          

 Data required time                                                  6.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.102                          
 Data arrival time                                                  -8.399                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.297                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.899
  Launch Clock Delay      :  5.468
  Clock Pessimism Removal :  0.570

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.746 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.165         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.409 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.468         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.436       5.904 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.904         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.904         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       5.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.262 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.626         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.839 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.899         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.570       7.469                          
 clock uncertainty                                      -0.150       7.319                          

 Setup time                                             -0.065       7.254                          

 Data required time                                                  7.254                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.254                          
 Data arrival time                                                  -5.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.899
  Launch Clock Delay      :  5.468
  Clock Pessimism Removal :  0.570

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.746 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.165         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.409 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.468         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.436       5.904 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.904         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.904         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       5.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.262 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.626         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.839 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.899         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.570       7.469                          
 clock uncertainty                                      -0.150       7.319                          

 Setup time                                             -0.065       7.254                          

 Data required time                                                  7.254                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.254                          
 Data arrival time                                                  -5.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.899
  Launch Clock Delay      :  5.468
  Clock Pessimism Removal :  0.570

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.746 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.165         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.409 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.468         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.436       5.904 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.904         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.904         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       5.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.262 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.626         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.839 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.899         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.570       7.469                          
 clock uncertainty                                      -0.150       7.319                          

 Setup time                                             -0.065       7.254                          

 Data required time                                                  7.254                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.254                          
 Data arrival time                                                  -5.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.489
  Launch Clock Delay      :  4.889
  Clock Pessimism Removal :  -0.570

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       3.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.262 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.626         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.839 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.889         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.361       5.250 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.250         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.250         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.746 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.165         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.409 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.489         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.570       4.919                          
 clock uncertainty                                       0.000       4.919                          

 Hold time                                              -0.043       4.876                          

 Data required time                                                  4.876                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.876                          
 Data arrival time                                                  -5.250                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.489
  Launch Clock Delay      :  4.889
  Clock Pessimism Removal :  -0.570

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       3.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.262 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.626         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.839 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.889         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.361       5.250 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.250         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.250         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.746 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.165         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.409 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.489         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.570       4.919                          
 clock uncertainty                                       0.000       4.919                          

 Hold time                                              -0.043       4.876                          

 Data required time                                                  4.876                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.876                          
 Data arrival time                                                  -5.250                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.489
  Launch Clock Delay      :  4.889
  Clock Pessimism Removal :  -0.570

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       3.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.262 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.626         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.839 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.889         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.361       5.250 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.250         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.250         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.746 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.165         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.409 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.489         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.570       4.919                          
 clock uncertainty                                       0.000       4.919                          

 Hold time                                              -0.043       4.876                          

 Data required time                                                  4.876                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.876                          
 Data arrival time                                                  -5.250                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.323  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.839
  Launch Clock Delay      :  6.593
  Clock Pessimism Removal :  0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.101         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.101 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.492       6.593         ntclkbufg_2      
 CLMS_26_101/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_101/Q3                    tco                   0.209       6.802 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.715       7.517         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   7.517         Logic Levels: 0  
                                                                                   Logic: 0.209ns(22.619%), Route: 0.715ns(77.381%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       7.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.262 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.626         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       8.839 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.839         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.839 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.839         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.431       9.270                          
 clock uncertainty                                      -0.150       9.120                          

 Setup time                                             -0.541       8.579                          

 Data required time                                                  8.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.579                          
 Data arrival time                                                  -7.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.062                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.319  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.839
  Launch Clock Delay      :  6.589
  Clock Pessimism Removal :  0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.101         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.101 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.488       6.589         ntclkbufg_2      
 CLMA_26_96/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_96/Q3                     tco                   0.209       6.798 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.599       7.397         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   7.397         Logic Levels: 0  
                                                                                   Logic: 0.209ns(25.866%), Route: 0.599ns(74.134%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       7.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.262 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.626         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       8.839 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.839         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.839 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.839         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.431       9.270                          
 clock uncertainty                                      -0.150       9.120                          

 Setup time                                             -0.588       8.532                          

 Data required time                                                  8.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.532                          
 Data arrival time                                                  -7.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.135                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.839
  Launch Clock Delay      :  6.579
  Clock Pessimism Removal :  0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.101         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.101 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.478       6.579         ntclkbufg_2      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMA_26_88/Q0                     tco                   0.209       6.788 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.357       7.145         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d
 CLMA_26_84/Y3                     td                    0.135       7.280 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        0.442       7.722         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   7.722         Logic Levels: 1  
                                                                                   Logic: 0.344ns(30.096%), Route: 0.799ns(69.904%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       7.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.262 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.626         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       8.839 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.839         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.839 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.839         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.431       9.270                          
 clock uncertainty                                      -0.150       9.120                          

 Setup time                                             -0.051       9.069                          

 Data required time                                                  9.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.069                          
 Data arrival time                                                  -7.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.409
  Launch Clock Delay      :  5.853
  Clock Pessimism Removal :  -0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       3.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.252 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.571         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.571 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282       5.853         ntclkbufg_2      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK

 CLMA_26_88/Q3                     tco                   0.197       6.050 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.358       6.408         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   6.408         Logic Levels: 0  
                                                                                   Logic: 0.197ns(35.495%), Route: 0.358ns(64.505%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.746 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.165         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.409 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.409         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.409 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.409         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.431       4.978                          
 clock uncertainty                                       0.150       5.128                          

 Hold time                                               0.529       5.657                          

 Data required time                                                  5.657                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.657                          
 Data arrival time                                                  -6.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.751                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.884  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.409
  Launch Clock Delay      :  5.862
  Clock Pessimism Removal :  -0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       3.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.252 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.571         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.571 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.291       5.862         ntclkbufg_2      
 CLMS_26_97/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_97/Q1                     tco                   0.198       6.060 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.355       6.415         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
 HMEMC_16_1/SRB_IOL23_CE                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]

 Data arrival time                                                   6.415         Logic Levels: 0  
                                                                                   Logic: 0.198ns(35.805%), Route: 0.355ns(64.195%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.746 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.165         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.409 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.409         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.409 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.409         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.431       4.978                          
 clock uncertainty                                       0.150       5.128                          

 Hold time                                               0.526       5.654                          

 Data required time                                                  5.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.654                          
 Data arrival time                                                  -6.415                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.761                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.884  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.409
  Launch Clock Delay      :  5.862
  Clock Pessimism Removal :  -0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       3.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.252 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.571         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.571 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.291       5.862         ntclkbufg_2      
 CLMS_26_97/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_97/Q2                     tco                   0.198       6.060 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.386       6.446         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
 HMEMC_16_1/SRB_IOL23_IODLY_CTRL[0]
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]

 Data arrival time                                                   6.446         Logic Levels: 0  
                                                                                   Logic: 0.198ns(33.904%), Route: 0.386ns(66.096%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.746 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.165         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.409 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.409         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.409 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.409         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.431       4.978                          
 clock uncertainty                                       0.150       5.128                          

 Hold time                                               0.529       5.657                          

 Data required time                                                  5.657                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.657                          
 Data arrival time                                                  -6.446                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.789                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I2
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.430
  Launch Clock Delay      :  5.052
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.463       5.052         rx_clki_clkbufg  
 CLMS_114_161/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK

 CLMS_114_161/Q3                   tco                   0.209       5.261 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.756       6.017         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [14]
 CLMS_114_125/Y1                   td                    0.302       6.319 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.240       6.559         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N27319
 CLMS_114_125/Y0                   td                    0.131       6.690 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_16/gateop_perm/Z
                                   net (fanout=1)        0.354       7.044         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N27322
 CLMS_114_121/Y1                   td                    0.167       7.211 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_17/gateop_perm/Z
                                   net (fanout=29)       0.884       8.095         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N22516
 CLMA_126_92/Y0                    td                    0.226       8.321 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N590_3/gateop/F
                                   net (fanout=1)        0.538       8.859         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/dfbc [3]
                                                         0.307       9.166 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_0/gateop_A2/Cout
                                                         0.000       9.166         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [2]
 CLMS_114_97/COUT                  td                    0.083       9.249 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.249         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [6]
                                                         0.057       9.306 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_4/gateop_A2/Cout
                                                         0.000       9.306         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [10]
 CLMS_114_101/Y3                   td                    0.272       9.578 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.552      10.130         _N30             
 CLMA_130_109/A2                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I2

 Data arrival time                                                  10.130         Logic Levels: 6  
                                                                                   Logic: 1.754ns(34.541%), Route: 3.324ns(65.459%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.301    1004.430         rx_clki_clkbufg  
 CLMA_130_109/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.460    1004.890                          
 clock uncertainty                                      -0.050    1004.840                          

 Setup time                                             -0.225    1004.615                          

 Data required time                                               1004.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.615                          
 Data arrival time                                                 -10.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.485                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I3
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.430
  Launch Clock Delay      :  5.052
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.463       5.052         rx_clki_clkbufg  
 CLMS_114_161/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK

 CLMS_114_161/Q3                   tco                   0.209       5.261 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.756       6.017         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [14]
 CLMS_114_125/Y1                   td                    0.302       6.319 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.240       6.559         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N27319
 CLMS_114_125/Y0                   td                    0.131       6.690 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_16/gateop_perm/Z
                                   net (fanout=1)        0.354       7.044         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N27322
 CLMS_114_121/Y1                   td                    0.167       7.211 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_17/gateop_perm/Z
                                   net (fanout=29)       0.642       7.853         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N22516
 CLMS_126_113/Y2                   td                    0.308       8.161 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N589_10/gateop_perm/Z
                                   net (fanout=1)        0.748       8.909         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N589 [10]
 CLMA_114_112/Y1                   td                    0.135       9.044 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_4/gateop_perm/Z
                                   net (fanout=1)        0.399       9.443         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26643
 CLMA_130_112/Y0                   td                    0.308       9.751 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_10/gateop_perm/Z
                                   net (fanout=1)        0.356      10.107         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26649
 CLMA_130_109/A0                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  10.107         Logic Levels: 6  
                                                                                   Logic: 1.560ns(30.861%), Route: 3.495ns(69.139%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.301    1004.430         rx_clki_clkbufg  
 CLMA_130_109/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.460    1004.890                          
 clock uncertainty                                      -0.050    1004.840                          

 Setup time                                             -0.109    1004.731                          

 Data required time                                               1004.731                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.731                          
 Data arrival time                                                 -10.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.624                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I1
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.430
  Launch Clock Delay      :  5.052
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.463       5.052         rx_clki_clkbufg  
 CLMS_114_161/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK

 CLMS_114_161/Q3                   tco                   0.209       5.261 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.756       6.017         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [14]
 CLMS_114_125/Y1                   td                    0.302       6.319 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.240       6.559         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N27319
 CLMS_114_125/Y0                   td                    0.131       6.690 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_16/gateop_perm/Z
                                   net (fanout=1)        0.354       7.044         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N27322
 CLMS_114_121/Y1                   td                    0.167       7.211 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_17/gateop_perm/Z
                                   net (fanout=29)       0.635       7.846         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N22516
 CLMS_126_109/Y3                   td                    0.302       8.148 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578/gateop_perm/Z
                                   net (fanout=5)        0.353       8.501         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578
 CLMA_126_116/Y2                   td                    0.312       8.813 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_6/gateop_perm/Z
                                   net (fanout=1)        0.595       9.408         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26645
 CLMS_126_97/Y0                    td                    0.171       9.579 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_9/gateop_perm/Z
                                   net (fanout=1)        0.476      10.055         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26648
 CLMA_130_109/A1                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I1

 Data arrival time                                                  10.055         Logic Levels: 6  
                                                                                   Logic: 1.594ns(31.861%), Route: 3.409ns(68.139%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.301    1004.430         rx_clki_clkbufg  
 CLMA_130_109/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.460    1004.890                          
 clock uncertainty                                      -0.050    1004.840                          

 Setup time                                             -0.149    1004.691                          

 Data required time                                               1004.691                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.691                          
 Data arrival time                                                 -10.055                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.636                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[1]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.066
  Launch Clock Delay      :  4.396
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.267       4.396         rx_clki_clkbufg  
 CLMS_114_209/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[1]/opit_0/CLK

 CLMS_114_209/Q0                   tco                   0.197       4.593 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[1]/opit_0/Q
                                   net (fanout=1)        0.108       4.701         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d [1]
 DRM_122_208/DA0[1]                                                        f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]

 Data arrival time                                                   4.701         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.590%), Route: 0.108ns(35.410%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.477       5.066         rx_clki_clkbufg  
 DRM_122_208/CLKA[0]                                                       r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.618       4.448                          
 clock uncertainty                                       0.000       4.448                          

 Hold time                                               0.075       4.523                          

 Data required time                                                  4.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.523                          
 Data arrival time                                                  -4.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.178                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4[1]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d5[1]/opit_0/D
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.073
  Launch Clock Delay      :  4.416
  Clock Pessimism Removal :  -0.656

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.287       4.416         rx_clki_clkbufg  
 CLMA_106_220/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4[1]/opit_0/CLK

 CLMA_106_220/Q3                   tco                   0.197       4.613 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4[1]/opit_0/Q
                                   net (fanout=1)        0.138       4.751         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4 [1]
 CLMA_106_220/CD                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d5[1]/opit_0/D

 Data arrival time                                                   4.751         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.484       5.073         rx_clki_clkbufg  
 CLMA_106_220/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d5[1]/opit_0/CLK
 clock pessimism                                        -0.656       4.417                          
 clock uncertainty                                       0.000       4.417                          

 Hold time                                               0.027       4.444                          

 Data required time                                                  4.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.444                          
 Data arrival time                                                  -4.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4[7]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d5[7]/opit_0/D
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.069
  Launch Clock Delay      :  4.412
  Clock Pessimism Removal :  -0.656

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.283       4.412         rx_clki_clkbufg  
 CLMA_106_216/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4[7]/opit_0/CLK

 CLMA_106_216/Q0                   tco                   0.197       4.609 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4[7]/opit_0/Q
                                   net (fanout=1)        0.139       4.748         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4 [7]
 CLMA_106_216/AD                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d5[7]/opit_0/D

 Data arrival time                                                   4.748         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.480       5.069         rx_clki_clkbufg  
 CLMA_106_216/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d5[7]/opit_0/CLK
 clock pessimism                                        -0.656       4.413                          
 clock uncertainty                                       0.000       4.413                          

 Hold time                                               0.028       4.441                          

 Data required time                                                  4.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.441                          
 Data arrival time                                                  -4.748                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[0]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.174  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.871
  Launch Clock Delay      :  6.575
  Clock Pessimism Removal :  0.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.101         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.101 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.474       6.575         ntclkbufg_2      
 CLMS_26_161/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_161/Q0                    tco                   0.206       6.781 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=53)       1.128       7.909         u_DDR3/global_reset_n
 CLMS_26_81/RSCO                   td                    0.094       8.003 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d3/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.003         _N1106           
 CLMS_26_85/RSCO                   td                    0.078       8.081 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.081         _N1105           
 CLMS_26_89/RSCO                   td                    0.078       8.159 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       8.159         _N1104           
 CLMS_26_93/RSCO                   td                    0.078       8.237 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_now[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.237         _N1103           
 CLMS_26_97/RSCO                   td                    0.078       8.315 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.315         _N1102           
 CLMS_26_101/RSCO                  td                    0.078       8.393 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.393         _N1101           
 CLMS_26_105/RSCI                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[0]/opit_0_inv/RS

 Data arrival time                                                   8.393         Logic Levels: 6  
                                                                                   Logic: 0.690ns(37.954%), Route: 1.128ns(62.046%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967      23.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.252 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.571         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.571 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.300      25.871         ntclkbufg_2      
 CLMS_26_105/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[0]/opit_0_inv/CLK
 clock pessimism                                         0.530      26.401                          
 clock uncertainty                                      -0.150      26.251                          

 Recovery time                                           0.000      26.251                          

 Data required time                                                 26.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.251                          
 Data arrival time                                                  -8.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.858                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[1]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.174  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.871
  Launch Clock Delay      :  6.575
  Clock Pessimism Removal :  0.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.101         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.101 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.474       6.575         ntclkbufg_2      
 CLMS_26_161/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_161/Q0                    tco                   0.206       6.781 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=53)       1.128       7.909         u_DDR3/global_reset_n
 CLMS_26_81/RSCO                   td                    0.094       8.003 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d3/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.003         _N1106           
 CLMS_26_85/RSCO                   td                    0.078       8.081 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.081         _N1105           
 CLMS_26_89/RSCO                   td                    0.078       8.159 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       8.159         _N1104           
 CLMS_26_93/RSCO                   td                    0.078       8.237 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_now[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.237         _N1103           
 CLMS_26_97/RSCO                   td                    0.078       8.315 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.315         _N1102           
 CLMS_26_101/RSCO                  td                    0.078       8.393 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.393         _N1101           
 CLMS_26_105/RSCI                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[1]/opit_0_inv/RS

 Data arrival time                                                   8.393         Logic Levels: 6  
                                                                                   Logic: 0.690ns(37.954%), Route: 1.128ns(62.046%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967      23.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.252 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.571         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.571 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.300      25.871         ntclkbufg_2      
 CLMS_26_105/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[1]/opit_0_inv/CLK
 clock pessimism                                         0.530      26.401                          
 clock uncertainty                                      -0.150      26.251                          

 Recovery time                                           0.000      26.251                          

 Data required time                                                 26.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.251                          
 Data arrival time                                                  -8.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.858                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_last[1]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.174  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.871
  Launch Clock Delay      :  6.575
  Clock Pessimism Removal :  0.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.101         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.101 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.474       6.575         ntclkbufg_2      
 CLMS_26_161/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_161/Q0                    tco                   0.206       6.781 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=53)       1.128       7.909         u_DDR3/global_reset_n
 CLMS_26_81/RSCO                   td                    0.094       8.003 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d3/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.003         _N1106           
 CLMS_26_85/RSCO                   td                    0.078       8.081 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.081         _N1105           
 CLMS_26_89/RSCO                   td                    0.078       8.159 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       8.159         _N1104           
 CLMS_26_93/RSCO                   td                    0.078       8.237 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_now[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.237         _N1103           
 CLMS_26_97/RSCO                   td                    0.078       8.315 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.315         _N1102           
 CLMS_26_101/RSCO                  td                    0.078       8.393 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.393         _N1101           
 CLMS_26_105/RSCI                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_last[1]/opit_0_inv/RS

 Data arrival time                                                   8.393         Logic Levels: 6  
                                                                                   Logic: 0.690ns(37.954%), Route: 1.128ns(62.046%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967      23.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.252 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.571         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.571 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.300      25.871         ntclkbufg_2      
 CLMS_26_105/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_last[1]/opit_0_inv/CLK
 clock pessimism                                         0.530      26.401                          
 clock uncertainty                                      -0.150      26.251                          

 Recovery time                                           0.000      26.251                          

 Data required time                                                 26.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.251                          
 Data arrival time                                                  -8.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.858                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.579
  Launch Clock Delay      :  5.848
  Clock Pessimism Removal :  -0.700

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       3.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.252 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.571         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.571 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.277       5.848         ntclkbufg_2      
 CLMS_26_161/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_161/Q0                    tco                   0.197       6.045 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=53)       0.261       6.306         u_DDR3/global_reset_n
 CLMA_26_152/RSCO                  td                    0.092       6.398 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.398         _N1114           
 CLMA_26_156/RSCI                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.398         Logic Levels: 1  
                                                                                   Logic: 0.289ns(52.545%), Route: 0.261ns(47.455%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.101         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.101 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.478       6.579         ntclkbufg_2      
 CLMA_26_156/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.700       5.879                          
 clock uncertainty                                       0.000       5.879                          

 Removal time                                            0.000       5.879                          

 Data required time                                                  5.879                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.879                          
 Data arrival time                                                  -6.398                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.519                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.579
  Launch Clock Delay      :  5.848
  Clock Pessimism Removal :  -0.700

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       3.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.252 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.571         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.571 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.277       5.848         ntclkbufg_2      
 CLMS_26_161/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_161/Q0                    tco                   0.197       6.045 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=53)       0.261       6.306         u_DDR3/global_reset_n
 CLMA_26_152/RSCO                  td                    0.092       6.398 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.398         _N1114           
 CLMA_26_156/RSCI                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.398         Logic Levels: 1  
                                                                                   Logic: 0.289ns(52.545%), Route: 0.261ns(47.455%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.101         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.101 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.478       6.579         ntclkbufg_2      
 CLMA_26_156/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.700       5.879                          
 clock uncertainty                                       0.000       5.879                          

 Removal time                                            0.000       5.879                          

 Data required time                                                  5.879                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.879                          
 Data arrival time                                                  -6.398                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.519                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.571
  Launch Clock Delay      :  5.848
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       3.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.252 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.571         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.571 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.277       5.848         ntclkbufg_2      
 CLMS_26_161/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_161/Q0                    tco                   0.197       6.045 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=53)       0.269       6.314         u_DDR3/global_reset_n
 CLMA_30_156/RSCO                  td                    0.092       6.406 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.406         _N944            
 CLMA_30_160/RSCI                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.406         Logic Levels: 1  
                                                                                   Logic: 0.289ns(51.792%), Route: 0.269ns(48.208%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.101         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.101 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.470       6.571         ntclkbufg_2      
 CLMA_30_160/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.688       5.883                          
 clock uncertainty                                       0.000       5.883                          

 Removal time                                            0.000       5.883                          

 Data required time                                                  5.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.883                          
 Data arrival time                                                  -6.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.523                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_cnn_top/ADDR[8]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.246  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.834
  Launch Clock Delay      :  6.611
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.104         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.104 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.507       6.611         ntclkbufg_4      
 CLMA_38_268/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_268/Q2                    tco                   0.206       6.817 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1665)     2.954       9.771         SYSRESETn        
 CLMA_66_52/RSCO                   td                    0.094       9.865 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.865         _N147            
 CLMA_66_56/RSCO                   td                    0.078       9.943 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.943         _N146            
 CLMA_66_64/RSCO                   td                    0.078      10.021 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[121]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.021         _N145            
 CLMA_66_68/RSCO                   td                    0.078      10.099 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[40]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.099         _N144            
 CLMA_66_72/RSCO                   td                    0.078      10.177 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[105]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.177         _N143            
 CLMA_66_76/RSCO                   td                    0.078      10.255 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[35]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.255         _N142            
 CLMA_66_80/RSCO                   td                    0.078      10.333 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_data[35]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.333         _N141            
 CLMA_66_84/RSCO                   td                    0.078      10.411 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_data[122]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.411         _N140            
 CLMA_66_88/RSCO                   td                    0.078      10.489 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[99]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.489         _N139            
 CLMA_66_92/RSCO                   td                    0.078      10.567 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.567         _N138            
 CLMA_66_96/RSCO                   td                    0.078      10.645 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[114]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.645         _N137            
 CLMA_66_100/RSCO                  td                    0.078      10.723 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[110]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.723         _N136            
 CLMA_66_104/RSCO                  td                    0.078      10.801 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_data[125]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.801         _N135            
 CLMA_66_108/RSCO                  td                    0.078      10.879 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[125]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.879         _N134            
 CLMA_66_112/RSCO                  td                    0.078      10.957 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_data[53]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.957         _N133            
 CLMA_66_116/RSCO                  td                    0.078      11.035 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[120]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.035         _N132            
 CLMA_66_120/RSCO                  td                    0.078      11.113 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[125]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.113         _N131            
 CLMA_66_124/RSCO                  td                    0.078      11.191 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[121]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.191         _N130            
 CLMA_66_128/RSCO                  td                    0.078      11.269 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[24]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      11.269         _N129            
 CLMA_66_132/RSCO                  td                    0.078      11.347 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[27]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      11.347         _N128            
 CLMA_66_136/RSCO                  td                    0.078      11.425 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.425         _N127            
 CLMA_66_140/RSCO                  td                    0.078      11.503 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/cpu_addr_dly[3]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      11.503         _N126            
 CLMA_66_144/RSCO                  td                    0.078      11.581 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[31]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      11.581         _N125            
 CLMA_66_148/RSCO                  td                    0.078      11.659 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[30]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.659         _N124            
 CLMA_66_152/RSCO                  td                    0.078      11.737 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_txaddr[6]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      11.737         _N123            
 CLMA_66_156/RSCO                  td                    0.078      11.815 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_req/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.815         _N122            
 CLMA_66_160/RSCO                  td                    0.078      11.893 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_req_t/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.893         _N121            
 CLMA_66_164/RSCO                  td                    0.078      11.971 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      11.971         _N120            
 CLMA_66_168/RSCO                  td                    0.078      12.049 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[9]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      12.049         _N119            
 CLMA_66_172/RSCO                  td                    0.078      12.127 r       u_cnn_top/HRDATA[13]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000      12.127         _N118            
 CLMA_66_176/RSCO                  td                    0.078      12.205 r       u_cnn_top/ADDR[15]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      12.205         _N117            
 CLMA_66_180/RSCI                                                          r       u_cnn_top/ADDR[8]/opit_0_inv/RS

 Data arrival time                                                  12.205         Logic Levels: 31 
                                                                                   Logic: 2.640ns(47.193%), Route: 2.954ns(52.807%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967      13.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.573         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.573 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.261      15.834         ntclkbufg_4      
 CLMA_66_180/CLK                                                           r       u_cnn_top/ADDR[8]/opit_0_inv/CLK
 clock pessimism                                         0.531      16.365                          
 clock uncertainty                                      -0.150      16.215                          

 Recovery time                                           0.000      16.215                          

 Data required time                                                 16.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.215                          
 Data arrival time                                                 -12.205                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.010                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_cnn_top/ADDR[12]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.241  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.839
  Launch Clock Delay      :  6.611
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.104         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.104 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.507       6.611         ntclkbufg_4      
 CLMA_38_268/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_268/Q2                    tco                   0.206       6.817 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1665)     2.954       9.771         SYSRESETn        
 CLMA_66_52/RSCO                   td                    0.094       9.865 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.865         _N147            
 CLMA_66_56/RSCO                   td                    0.078       9.943 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.943         _N146            
 CLMA_66_64/RSCO                   td                    0.078      10.021 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[121]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.021         _N145            
 CLMA_66_68/RSCO                   td                    0.078      10.099 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[40]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.099         _N144            
 CLMA_66_72/RSCO                   td                    0.078      10.177 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[105]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.177         _N143            
 CLMA_66_76/RSCO                   td                    0.078      10.255 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[35]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.255         _N142            
 CLMA_66_80/RSCO                   td                    0.078      10.333 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_data[35]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.333         _N141            
 CLMA_66_84/RSCO                   td                    0.078      10.411 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_data[122]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.411         _N140            
 CLMA_66_88/RSCO                   td                    0.078      10.489 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[99]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.489         _N139            
 CLMA_66_92/RSCO                   td                    0.078      10.567 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.567         _N138            
 CLMA_66_96/RSCO                   td                    0.078      10.645 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[114]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.645         _N137            
 CLMA_66_100/RSCO                  td                    0.078      10.723 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[110]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.723         _N136            
 CLMA_66_104/RSCO                  td                    0.078      10.801 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_data[125]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.801         _N135            
 CLMA_66_108/RSCO                  td                    0.078      10.879 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[125]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.879         _N134            
 CLMA_66_112/RSCO                  td                    0.078      10.957 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_data[53]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.957         _N133            
 CLMA_66_116/RSCO                  td                    0.078      11.035 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[120]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.035         _N132            
 CLMA_66_120/RSCO                  td                    0.078      11.113 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[125]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.113         _N131            
 CLMA_66_124/RSCO                  td                    0.078      11.191 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[121]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.191         _N130            
 CLMA_66_128/RSCO                  td                    0.078      11.269 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[24]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      11.269         _N129            
 CLMA_66_132/RSCO                  td                    0.078      11.347 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[27]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      11.347         _N128            
 CLMA_66_136/RSCO                  td                    0.078      11.425 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.425         _N127            
 CLMA_66_140/RSCO                  td                    0.078      11.503 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/cpu_addr_dly[3]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      11.503         _N126            
 CLMA_66_144/RSCO                  td                    0.078      11.581 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[31]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      11.581         _N125            
 CLMA_66_148/RSCO                  td                    0.078      11.659 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[30]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.659         _N124            
 CLMA_66_152/RSCO                  td                    0.078      11.737 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_txaddr[6]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      11.737         _N123            
 CLMA_66_156/RSCO                  td                    0.078      11.815 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_req/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.815         _N122            
 CLMA_66_160/RSCO                  td                    0.078      11.893 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_req_t/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.893         _N121            
 CLMA_66_164/RSCO                  td                    0.078      11.971 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      11.971         _N120            
 CLMA_66_168/RSCO                  td                    0.078      12.049 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[9]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      12.049         _N119            
 CLMA_66_172/RSCO                  td                    0.078      12.127 r       u_cnn_top/HRDATA[13]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000      12.127         _N118            
 CLMA_66_176/RSCI                                                          r       u_cnn_top/ADDR[12]/opit_0_inv/RS

 Data arrival time                                                  12.127         Logic Levels: 30 
                                                                                   Logic: 2.562ns(46.447%), Route: 2.954ns(53.553%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967      13.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.573         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.573 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.266      15.839         ntclkbufg_4      
 CLMA_66_176/CLK                                                           r       u_cnn_top/ADDR[12]/opit_0_inv/CLK
 clock pessimism                                         0.531      16.370                          
 clock uncertainty                                      -0.150      16.220                          

 Recovery time                                           0.000      16.220                          

 Data required time                                                 16.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.220                          
 Data arrival time                                                 -12.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.093                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_cnn_top/ADDR[15]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.241  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.839
  Launch Clock Delay      :  6.611
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.104         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.104 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.507       6.611         ntclkbufg_4      
 CLMA_38_268/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_268/Q2                    tco                   0.206       6.817 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1665)     2.954       9.771         SYSRESETn        
 CLMA_66_52/RSCO                   td                    0.094       9.865 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.865         _N147            
 CLMA_66_56/RSCO                   td                    0.078       9.943 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.943         _N146            
 CLMA_66_64/RSCO                   td                    0.078      10.021 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[121]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.021         _N145            
 CLMA_66_68/RSCO                   td                    0.078      10.099 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[40]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.099         _N144            
 CLMA_66_72/RSCO                   td                    0.078      10.177 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[105]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.177         _N143            
 CLMA_66_76/RSCO                   td                    0.078      10.255 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[35]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.255         _N142            
 CLMA_66_80/RSCO                   td                    0.078      10.333 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_data[35]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.333         _N141            
 CLMA_66_84/RSCO                   td                    0.078      10.411 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_data[122]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.411         _N140            
 CLMA_66_88/RSCO                   td                    0.078      10.489 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[99]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.489         _N139            
 CLMA_66_92/RSCO                   td                    0.078      10.567 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.567         _N138            
 CLMA_66_96/RSCO                   td                    0.078      10.645 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[114]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.645         _N137            
 CLMA_66_100/RSCO                  td                    0.078      10.723 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[110]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.723         _N136            
 CLMA_66_104/RSCO                  td                    0.078      10.801 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_data[125]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.801         _N135            
 CLMA_66_108/RSCO                  td                    0.078      10.879 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[125]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.879         _N134            
 CLMA_66_112/RSCO                  td                    0.078      10.957 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_data[53]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.957         _N133            
 CLMA_66_116/RSCO                  td                    0.078      11.035 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[120]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.035         _N132            
 CLMA_66_120/RSCO                  td                    0.078      11.113 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[125]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.113         _N131            
 CLMA_66_124/RSCO                  td                    0.078      11.191 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[121]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.191         _N130            
 CLMA_66_128/RSCO                  td                    0.078      11.269 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[24]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      11.269         _N129            
 CLMA_66_132/RSCO                  td                    0.078      11.347 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[27]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      11.347         _N128            
 CLMA_66_136/RSCO                  td                    0.078      11.425 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.425         _N127            
 CLMA_66_140/RSCO                  td                    0.078      11.503 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/cpu_addr_dly[3]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      11.503         _N126            
 CLMA_66_144/RSCO                  td                    0.078      11.581 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[31]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      11.581         _N125            
 CLMA_66_148/RSCO                  td                    0.078      11.659 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[30]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.659         _N124            
 CLMA_66_152/RSCO                  td                    0.078      11.737 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_txaddr[6]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      11.737         _N123            
 CLMA_66_156/RSCO                  td                    0.078      11.815 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_req/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.815         _N122            
 CLMA_66_160/RSCO                  td                    0.078      11.893 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_req_t/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.893         _N121            
 CLMA_66_164/RSCO                  td                    0.078      11.971 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      11.971         _N120            
 CLMA_66_168/RSCO                  td                    0.078      12.049 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[9]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      12.049         _N119            
 CLMA_66_172/RSCO                  td                    0.078      12.127 r       u_cnn_top/HRDATA[13]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000      12.127         _N118            
 CLMA_66_176/RSCI                                                          r       u_cnn_top/ADDR[15]/opit_0_inv/RS

 Data arrival time                                                  12.127         Logic Levels: 30 
                                                                                   Logic: 2.562ns(46.447%), Route: 2.954ns(53.553%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967      13.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.573         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.573 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.266      15.839         ntclkbufg_4      
 CLMA_66_176/CLK                                                           r       u_cnn_top/ADDR[15]/opit_0_inv/CLK
 clock pessimism                                         0.531      16.370                          
 clock uncertainty                                      -0.150      16.220                          

 Recovery time                                           0.000      16.220                          

 Data required time                                                 16.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.220                          
 Data arrival time                                                 -12.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.093                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/i_svc_lvl[0]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.607
  Launch Clock Delay      :  5.880
  Clock Pessimism Removal :  -0.704

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       3.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.573         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.573 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.307       5.880         ntclkbufg_4      
 CLMA_38_268/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_268/Q2                    tco                   0.197       6.077 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1665)     0.156       6.233         SYSRESETn        
 CLMS_38_269/RSCO                  td                    0.092       6.325 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.325         _N544            
 CLMS_38_273/RSCI                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/i_svc_lvl[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.325         Logic Levels: 1  
                                                                                   Logic: 0.289ns(64.944%), Route: 0.156ns(35.056%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.104         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.104 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.503       6.607         ntclkbufg_4      
 CLMS_38_273/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/i_svc_lvl[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.704       5.903                          
 clock uncertainty                                       0.000       5.903                          

 Removal time                                            0.000       5.903                          

 Data required time                                                  5.903                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.903                          
 Data arrival time                                                  -6.325                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.422                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/i_svc_lvl[1]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.607
  Launch Clock Delay      :  5.880
  Clock Pessimism Removal :  -0.704

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       3.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.573         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.573 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.307       5.880         ntclkbufg_4      
 CLMA_38_268/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_268/Q2                    tco                   0.197       6.077 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1665)     0.156       6.233         SYSRESETn        
 CLMS_38_269/RSCO                  td                    0.092       6.325 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.325         _N544            
 CLMS_38_273/RSCI                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/i_svc_lvl[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.325         Logic Levels: 1  
                                                                                   Logic: 0.289ns(64.944%), Route: 0.156ns(35.056%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.104         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.104 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.503       6.607         ntclkbufg_4      
 CLMS_38_273/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/i_svc_lvl[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.704       5.903                          
 clock uncertainty                                       0.000       5.903                          

 Removal time                                            0.000       5.903                          

 Data required time                                                  5.903                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.903                          
 Data arrival time                                                  -6.325                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.422                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[23]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.611
  Launch Clock Delay      :  5.880
  Clock Pessimism Removal :  -0.704

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       3.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.573         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.573 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.307       5.880         ntclkbufg_4      
 CLMA_38_268/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_268/Q2                    tco                   0.197       6.077 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1665)     0.156       6.233         SYSRESETn        
 CLMS_38_269/RS                                                            f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[23]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.233         Logic Levels: 0  
                                                                                   Logic: 0.197ns(55.807%), Route: 0.156ns(44.193%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.104         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.104 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.507       6.611         ntclkbufg_4      
 CLMS_38_269/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[23]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.704       5.907                          
 clock uncertainty                                       0.000       5.907                          

 Removal time                                           -0.186       5.721                          

 Data required time                                                  5.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.721                          
 Data arrival time                                                  -6.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.512                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.271  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.887
  Launch Clock Delay      :  6.589
  Clock Pessimism Removal :  0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.101         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.101 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.488       6.589         ntclkbufg_2      
 CLMA_26_96/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_96/Q1                     tco                   0.206       6.795 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.116       8.911         nt_LED[2]        
 CLMA_46_240/Y1                    td                    0.143       9.054 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.758       9.812         u_rst_gen/N3     
 CLMA_30_269/RS                                                            f       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                   9.812         Logic Levels: 1  
                                                                                   Logic: 0.349ns(10.828%), Route: 2.874ns(89.172%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967      13.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.573         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.573 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.314      15.887         ntclkbufg_4      
 CLMA_30_269/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.431      16.318                          
 clock uncertainty                                      -0.150      16.168                          

 Recovery time                                          -0.212      15.956                          

 Data required time                                                 15.956                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.956                          
 Data arrival time                                                  -9.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.144                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.271  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.887
  Launch Clock Delay      :  6.589
  Clock Pessimism Removal :  0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.101         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.101 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.488       6.589         ntclkbufg_2      
 CLMA_26_96/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_96/Q1                     tco                   0.206       6.795 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.116       8.911         nt_LED[2]        
 CLMA_46_240/Y1                    td                    0.143       9.054 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.758       9.812         u_rst_gen/N3     
 CLMA_30_269/RS                                                            f       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                   9.812         Logic Levels: 1  
                                                                                   Logic: 0.349ns(10.828%), Route: 2.874ns(89.172%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967      13.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.573         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.573 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.314      15.887         ntclkbufg_4      
 CLMA_30_269/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.431      16.318                          
 clock uncertainty                                      -0.150      16.168                          

 Recovery time                                          -0.212      15.956                          

 Data required time                                                 15.956                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.956                          
 Data arrival time                                                  -9.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.144                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.276  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.882
  Launch Clock Delay      :  6.589
  Clock Pessimism Removal :  0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.733 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.101         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.101 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.488       6.589         ntclkbufg_2      
 CLMA_26_96/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_96/Q1                     tco                   0.206       6.795 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.116       8.911         nt_LED[2]        
 CLMA_46_240/Y1                    td                    0.143       9.054 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.758       9.812         u_rst_gen/N3     
 CLMA_30_269/RSCO                  td                    0.102       9.914 f       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.914         _N536            
 CLMA_30_273/RSCI                                                          f       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                   9.914         Logic Levels: 2  
                                                                                   Logic: 0.451ns(13.564%), Route: 2.874ns(86.436%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967      13.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.573         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.573 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.309      15.882         ntclkbufg_4      
 CLMA_30_273/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.431      16.313                          
 clock uncertainty                                      -0.150      16.163                          

 Recovery time                                           0.000      16.163                          

 Data required time                                                 16.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.163                          
 Data arrival time                                                  -9.914                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.249                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.613
  Launch Clock Delay      :  5.862
  Clock Pessimism Removal :  -0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       3.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.252 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.571         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.571 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.291       5.862         ntclkbufg_2      
 CLMA_26_96/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_96/Q1                     tco                   0.198       6.060 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.631       7.691         nt_LED[2]        
 CLMA_46_240/Y1                    td                    0.126       7.817 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.642       8.459         u_rst_gen/N3     
 CLMA_30_269/RSCO                  td                    0.092       8.551 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.551         _N536            
 CLMA_30_273/RSCI                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                   8.551         Logic Levels: 2  
                                                                                   Logic: 0.416ns(15.470%), Route: 2.273ns(84.530%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.104         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.104 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.509       6.613         ntclkbufg_4      
 CLMA_30_273/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.431       6.182                          
 clock uncertainty                                       0.150       6.332                          

 Removal time                                            0.000       6.332                          

 Data required time                                                  6.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.332                          
 Data arrival time                                                  -8.551                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.219                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.325  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.618
  Launch Clock Delay      :  5.862
  Clock Pessimism Removal :  -0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       3.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.252 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.571         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.571 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.291       5.862         ntclkbufg_2      
 CLMA_26_96/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_96/Q1                     tco                   0.198       6.060 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.631       7.691         nt_LED[2]        
 CLMA_46_240/Y1                    td                    0.126       7.817 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.642       8.459         u_rst_gen/N3     
 CLMA_30_269/RS                                                            r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                   8.459         Logic Levels: 1  
                                                                                   Logic: 0.324ns(12.476%), Route: 2.273ns(87.524%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.104         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.104 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.514       6.618         ntclkbufg_4      
 CLMA_30_269/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.431       6.187                          
 clock uncertainty                                       0.150       6.337                          

 Removal time                                           -0.195       6.142                          

 Data required time                                                  6.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.142                          
 Data arrival time                                                  -8.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.325  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.618
  Launch Clock Delay      :  5.862
  Clock Pessimism Removal :  -0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       3.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.252 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.571         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.571 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.291       5.862         ntclkbufg_2      
 CLMA_26_96/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_96/Q1                     tco                   0.198       6.060 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.631       7.691         nt_LED[2]        
 CLMA_46_240/Y1                    td                    0.126       7.817 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.642       8.459         u_rst_gen/N3     
 CLMA_30_269/RS                                                            r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                   8.459         Logic Levels: 1  
                                                                                   Logic: 0.324ns(12.476%), Route: 2.273ns(87.524%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.104         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.104 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.514       6.618         ntclkbufg_4      
 CLMA_30_269/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.431       6.187                          
 clock uncertainty                                       0.150       6.337                          

 Removal time                                           -0.195       6.142                          

 Data required time                                                  6.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.142                          
 Data arrival time                                                  -8.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.317                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.733  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.732
  Launch Clock Delay      :  6.592
  Clock Pessimism Removal :  0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1110110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1110111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271 1110114.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393 1110114.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368 1110115.104         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1110115.104 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.488 1110116.592         ntclkbufg_3      
 CLMS_86_37/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_86_37/Q3                     tco                   0.206 1110116.798 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.600 1110117.398         frame_read_write_m0/read_fifo_aclr
 CLMA_98_16/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                             1110117.398         Logic Levels: 0  
                                                                                   Logic: 0.206ns(25.558%), Route: 0.600ns(74.442%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1110110.875 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.875         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1110110.946 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556 1110111.502         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340 1110111.842 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587 1110112.429         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000 1110112.429 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.304 1110113.733         ntclkbufg_0      
 CLMA_98_16/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.127 1110113.860                          
 clock uncertainty                                      -0.150 1110113.710                          

 Recovery time                                          -0.212 1110113.498                          

 Data required time                                            1110113.498                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110113.498                          
 Data arrival time                                            -1110117.398                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.900                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.733  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.732
  Launch Clock Delay      :  6.592
  Clock Pessimism Removal :  0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1110110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1110111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271 1110114.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393 1110114.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368 1110115.104         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1110115.104 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.488 1110116.592         ntclkbufg_3      
 CLMS_86_37/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_86_37/Q3                     tco                   0.206 1110116.798 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.600 1110117.398         frame_read_write_m0/read_fifo_aclr
 CLMA_98_16/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                             1110117.398         Logic Levels: 0  
                                                                                   Logic: 0.206ns(25.558%), Route: 0.600ns(74.442%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1110110.875 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.875         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1110110.946 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556 1110111.502         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340 1110111.842 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587 1110112.429         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000 1110112.429 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.304 1110113.733         ntclkbufg_0      
 CLMA_98_16/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.127 1110113.860                          
 clock uncertainty                                      -0.150 1110113.710                          

 Recovery time                                          -0.212 1110113.498                          

 Data required time                                            1110113.498                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110113.498                          
 Data arrival time                                            -1110117.398                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.900                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.739  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.726
  Launch Clock Delay      :  6.592
  Clock Pessimism Removal :  0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1110110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1110111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271 1110114.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393 1110114.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368 1110115.104         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1110115.104 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.488 1110116.592         ntclkbufg_3      
 CLMS_86_37/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_86_37/Q3                     tco                   0.209 1110116.801 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.579 1110117.380         frame_read_write_m0/read_fifo_aclr
 CLMS_94_25/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                             1110117.380         Logic Levels: 0  
                                                                                   Logic: 0.209ns(26.523%), Route: 0.579ns(73.477%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1110110.875 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.875         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1110110.946 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556 1110111.502         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340 1110111.842 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587 1110112.429         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000 1110112.429 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.298 1110113.727         ntclkbufg_0      
 CLMS_94_25/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.127 1110113.854                          
 clock uncertainty                                      -0.150 1110113.704                          

 Recovery time                                          -0.223 1110113.481                          

 Data required time                                            1110113.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110113.481                          
 Data arrival time                                            -1110117.380                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.899                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.680  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.311
  Launch Clock Delay      :  5.864
  Clock Pessimism Removal :  -0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1111110.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1111110.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967 1111113.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342 1111114.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319 1111114.573         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1111114.573 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.291 1111115.864         ntclkbufg_3      
 CLMS_86_37/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_86_37/Q3                     tco                   0.197 1111116.061 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.263 1111116.324         frame_read_write_m0/read_fifo_aclr
 CLMA_86_28/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/RS

 Data arrival time                                             1111116.324         Logic Levels: 0  
                                                                                   Logic: 0.197ns(42.826%), Route: 0.263ns(57.174%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1111110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1111111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676 1111111.748         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390 1111112.138 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676 1111112.814         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000 1111112.814 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.497 1111114.311         ntclkbufg_0      
 CLMA_86_28/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/CLK
 clock pessimism                                        -0.127 1111114.184                          
 clock uncertainty                                       0.150 1111114.334                          

 Removal time                                           -0.186 1111114.148                          

 Data required time                                            1111114.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111114.148                          
 Data arrival time                                            -1111116.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.176                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.680  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.311
  Launch Clock Delay      :  5.864
  Clock Pessimism Removal :  -0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1111110.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1111110.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967 1111113.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342 1111114.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319 1111114.573         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1111114.573 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.291 1111115.864         ntclkbufg_3      
 CLMS_86_37/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_86_37/Q3                     tco                   0.197 1111116.061 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.263 1111116.324         frame_read_write_m0/read_fifo_aclr
 CLMA_86_28/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/RS

 Data arrival time                                             1111116.324         Logic Levels: 0  
                                                                                   Logic: 0.197ns(42.826%), Route: 0.263ns(57.174%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1111110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1111111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676 1111111.748         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390 1111112.138 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676 1111112.814         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000 1111112.814 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.497 1111114.311         ntclkbufg_0      
 CLMA_86_28/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.127 1111114.184                          
 clock uncertainty                                       0.150 1111114.334                          

 Removal time                                           -0.186 1111114.148                          

 Data required time                                            1111114.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111114.148                          
 Data arrival time                                            -1111116.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.176                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.681  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.310
  Launch Clock Delay      :  5.864
  Clock Pessimism Removal :  -0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1111110.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1111110.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967 1111113.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342 1111114.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319 1111114.573         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1111114.573 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.291 1111115.864         ntclkbufg_3      
 CLMS_86_37/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_86_37/Q3                     tco                   0.197 1111116.061 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.301 1111116.362         frame_read_write_m0/read_fifo_aclr
 CLMA_82_33/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/RS

 Data arrival time                                             1111116.362         Logic Levels: 0  
                                                                                   Logic: 0.197ns(39.558%), Route: 0.301ns(60.442%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1111110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1111111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676 1111111.748         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390 1111112.138 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676 1111112.814         video_clk        
 USCM_74_109/CLK_USCM              td                    0.000 1111112.814 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.496 1111114.310         ntclkbufg_0      
 CLMA_82_33/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/CLK
 clock pessimism                                        -0.127 1111114.183                          
 clock uncertainty                                       0.150 1111114.333                          

 Removal time                                           -0.186 1111114.147                          

 Data required time                                            1111114.147                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111114.147                          
 Data arrival time                                            -1111116.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.215                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.870
  Launch Clock Delay      :  6.592
  Clock Pessimism Removal :  0.689

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.104         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.104 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.488       6.592         ntclkbufg_3      
 CLMS_86_37/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_86_37/Q3                     tco                   0.209       6.801 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.565       7.366         frame_read_write_m0/read_fifo_aclr
 CLMA_90_12/RSCO                   td                    0.094       7.460 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000       7.460         _N1054           
 CLMA_90_16/RSCO                   td                    0.078       7.538 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.538         _N1053           
 CLMA_90_20/RSCO                   td                    0.078       7.616 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       7.616         _N1052           
 CLMA_90_24/RSCO                   td                    0.078       7.694 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000       7.694         _N1051           
 CLMA_90_28/RSCI                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.694         Logic Levels: 4  
                                                                                   Logic: 0.537ns(48.730%), Route: 0.565ns(51.270%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967      13.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.573         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.573 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.297      15.870         ntclkbufg_3      
 CLMA_90_28/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.689      16.559                          
 clock uncertainty                                      -0.150      16.409                          

 Recovery time                                           0.000      16.409                          

 Data required time                                                 16.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.409                          
 Data arrival time                                                  -7.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.715                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.870
  Launch Clock Delay      :  6.592
  Clock Pessimism Removal :  0.689

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.104         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.104 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.488       6.592         ntclkbufg_3      
 CLMS_86_37/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_86_37/Q3                     tco                   0.209       6.801 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.565       7.366         frame_read_write_m0/read_fifo_aclr
 CLMA_90_12/RSCO                   td                    0.094       7.460 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000       7.460         _N1054           
 CLMA_90_16/RSCO                   td                    0.078       7.538 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.538         _N1053           
 CLMA_90_20/RSCO                   td                    0.078       7.616 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       7.616         _N1052           
 CLMA_90_24/RSCO                   td                    0.078       7.694 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000       7.694         _N1051           
 CLMA_90_28/RSCI                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.694         Logic Levels: 4  
                                                                                   Logic: 0.537ns(48.730%), Route: 0.565ns(51.270%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967      13.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.573         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.573 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.297      15.870         ntclkbufg_3      
 CLMA_90_28/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.689      16.559                          
 clock uncertainty                                      -0.150      16.409                          

 Recovery time                                           0.000      16.409                          

 Data required time                                                 16.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.409                          
 Data arrival time                                                  -7.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.715                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.171  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.890
  Launch Clock Delay      :  6.592
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.104         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.104 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.488       6.592         ntclkbufg_3      
 CLMS_86_37/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_86_37/Q3                     tco                   0.209       6.801 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.501       7.302         frame_read_write_m0/read_fifo_aclr
 CLMA_82_17/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/RS

 Data arrival time                                                   7.302         Logic Levels: 0  
                                                                                   Logic: 0.209ns(29.437%), Route: 0.501ns(70.563%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967      13.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.573         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.573 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.317      15.890         ntclkbufg_3      
 CLMA_82_17/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/CLK
 clock pessimism                                         0.531      16.421                          
 clock uncertainty                                      -0.150      16.271                          

 Recovery time                                          -0.223      16.048                          

 Data required time                                                 16.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.048                          
 Data arrival time                                                  -7.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.746                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.600
  Launch Clock Delay      :  5.864
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       3.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.573         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.573 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.291       5.864         ntclkbufg_3      
 CLMS_86_37/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_86_37/Q3                     tco                   0.197       6.061 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.301       6.362         frame_read_write_m0/read_fifo_aclr
 CLMA_82_32/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.362         Logic Levels: 0  
                                                                                   Logic: 0.197ns(39.558%), Route: 0.301ns(60.442%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.104         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.104 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.496       6.600         ntclkbufg_3      
 CLMA_82_32/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.531       6.069                          
 clock uncertainty                                       0.000       6.069                          

 Removal time                                           -0.186       5.883                          

 Data required time                                                  5.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.883                          
 Data arrival time                                                  -6.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.479                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.600
  Launch Clock Delay      :  5.864
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       3.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.573         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.573 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.291       5.864         ntclkbufg_3      
 CLMS_86_37/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_86_37/Q3                     tco                   0.197       6.061 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.301       6.362         frame_read_write_m0/read_fifo_aclr
 CLMA_82_32/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.362         Logic Levels: 0  
                                                                                   Logic: 0.197ns(39.558%), Route: 0.301ns(60.442%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.104         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.104 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.496       6.600         ntclkbufg_3      
 CLMA_82_32/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.531       6.069                          
 clock uncertainty                                       0.000       6.069                          

 Removal time                                           -0.186       5.883                          

 Data required time                                                  5.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.883                          
 Data arrival time                                                  -6.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.479                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.600
  Launch Clock Delay      :  5.864
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       3.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.573         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.573 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.291       5.864         ntclkbufg_3      
 CLMS_86_37/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_86_37/Q3                     tco                   0.197       6.061 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.301       6.362         frame_read_write_m0/read_fifo_aclr
 CLMA_82_32/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.362         Logic Levels: 0  
                                                                                   Logic: 0.197ns(39.558%), Route: 0.301ns(60.442%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.104         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.104 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.496       6.600         ntclkbufg_3      
 CLMA_82_32/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.531       6.069                          
 clock uncertainty                                       0.000       6.069                          

 Removal time                                           -0.186       5.883                          

 Data required time                                                  5.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.883                          
 Data arrival time                                                  -6.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.479                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/rd_fifo_cnt[31]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.339  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.841
  Launch Clock Delay      :  6.611
  Clock Pessimism Removal :  0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.104         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.104 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.507       6.611         ntclkbufg_4      
 CLMA_38_268/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_268/Q2                    tco                   0.206       6.817 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1665)     2.727       9.544         SYSRESETn        
 CLMA_58_17/RSCO                   td                    0.094       9.638 r       u_aq_axi_master/rd_fifo_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.638         _N79             
 CLMA_58_21/RSCO                   td                    0.078       9.716 r       u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.716         _N78             
 CLMA_58_25/RSCO                   td                    0.078       9.794 r       u_aq_axi_master/rd_fifo_cnt[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.794         _N77             
 CLMA_58_29/RSCO                   td                    0.078       9.872 r       u_aq_axi_master/rd_fifo_cnt[15]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.872         _N76             
 CLMA_58_33/RSCO                   td                    0.078       9.950 r       u_aq_axi_master/rd_fifo_cnt[19]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.950         _N75             
 CLMA_58_37/RSCO                   td                    0.078      10.028 r       u_aq_axi_master/rd_fifo_cnt[23]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.028         _N74             
 CLMA_58_41/RSCO                   td                    0.078      10.106 r       u_aq_axi_master/rd_fifo_cnt[27]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.106         _N73             
 CLMA_58_45/RSCI                                                           r       u_aq_axi_master/rd_fifo_cnt[31]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.106         Logic Levels: 7  
                                                                                   Logic: 0.768ns(21.974%), Route: 2.727ns(78.026%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967      13.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.573         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.573 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.268      15.841         ntclkbufg_3      
 CLMA_58_45/CLK                                                            r       u_aq_axi_master/rd_fifo_cnt[31]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.431      16.272                          
 clock uncertainty                                      -0.150      16.122                          

 Recovery time                                           0.000      16.122                          

 Data required time                                                 16.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.122                          
 Data arrival time                                                 -10.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.016                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/rd_fifo_cnt[29]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.339  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.841
  Launch Clock Delay      :  6.611
  Clock Pessimism Removal :  0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.104         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.104 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.507       6.611         ntclkbufg_4      
 CLMA_38_268/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_268/Q2                    tco                   0.206       6.817 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1665)     2.727       9.544         SYSRESETn        
 CLMA_58_17/RSCO                   td                    0.094       9.638 r       u_aq_axi_master/rd_fifo_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.638         _N79             
 CLMA_58_21/RSCO                   td                    0.078       9.716 r       u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.716         _N78             
 CLMA_58_25/RSCO                   td                    0.078       9.794 r       u_aq_axi_master/rd_fifo_cnt[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.794         _N77             
 CLMA_58_29/RSCO                   td                    0.078       9.872 r       u_aq_axi_master/rd_fifo_cnt[15]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.872         _N76             
 CLMA_58_33/RSCO                   td                    0.078       9.950 r       u_aq_axi_master/rd_fifo_cnt[19]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.950         _N75             
 CLMA_58_37/RSCO                   td                    0.078      10.028 r       u_aq_axi_master/rd_fifo_cnt[23]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.028         _N74             
 CLMA_58_41/RSCO                   td                    0.078      10.106 r       u_aq_axi_master/rd_fifo_cnt[27]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.106         _N73             
 CLMA_58_45/RSCI                                                           r       u_aq_axi_master/rd_fifo_cnt[29]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.106         Logic Levels: 7  
                                                                                   Logic: 0.768ns(21.974%), Route: 2.727ns(78.026%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967      13.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.573         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.573 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.268      15.841         ntclkbufg_3      
 CLMA_58_45/CLK                                                            r       u_aq_axi_master/rd_fifo_cnt[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.431      16.272                          
 clock uncertainty                                      -0.150      16.122                          

 Recovery time                                           0.000      16.122                          

 Data required time                                                 16.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.122                          
 Data arrival time                                                 -10.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.016                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_w_len[3]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.882
  Launch Clock Delay      :  6.611
  Clock Pessimism Removal :  0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.104         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.104 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.507       6.611         ntclkbufg_4      
 CLMA_38_268/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_268/Q2                    tco                   0.206       6.817 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1665)     3.061       9.878         SYSRESETn        
 CLMA_26_8/RS                                                              f       u_aq_axi_master/reg_w_len[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.878         Logic Levels: 0  
                                                                                   Logic: 0.206ns(6.305%), Route: 3.061ns(93.695%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967      13.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.573         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.573 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.309      15.882         ntclkbufg_3      
 CLMA_26_8/CLK                                                             r       u_aq_axi_master/reg_w_len[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.431      16.313                          
 clock uncertainty                                      -0.150      16.163                          

 Recovery time                                          -0.212      15.951                          

 Data required time                                                 15.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.951                          
 Data arrival time                                                  -9.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.073                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_rd_adrs[6]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.254  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.565
  Launch Clock Delay      :  5.880
  Clock Pessimism Removal :  -0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       3.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.573         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.573 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.307       5.880         ntclkbufg_4      
 CLMA_38_268/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_268/Q2                    tco                   0.197       6.077 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1665)     1.812       7.889         SYSRESETn        
 CLMA_30_76/RS                                                             f       u_aq_axi_master/reg_rd_adrs[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.889         Logic Levels: 0  
                                                                                   Logic: 0.197ns(9.806%), Route: 1.812ns(90.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.104         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.104 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.461       6.565         ntclkbufg_3      
 CLMA_30_76/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.431       6.134                          
 clock uncertainty                                       0.150       6.284                          

 Removal time                                           -0.186       6.098                          

 Data required time                                                  6.098                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.098                          
 Data arrival time                                                  -7.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.791                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_rd_adrs[7]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.254  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.565
  Launch Clock Delay      :  5.880
  Clock Pessimism Removal :  -0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       3.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.573         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.573 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.307       5.880         ntclkbufg_4      
 CLMA_38_268/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_268/Q2                    tco                   0.197       6.077 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1665)     1.812       7.889         SYSRESETn        
 CLMA_30_76/RS                                                             f       u_aq_axi_master/reg_rd_adrs[7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.889         Logic Levels: 0  
                                                                                   Logic: 0.197ns(9.806%), Route: 1.812ns(90.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.104         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.104 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.461       6.565         ntclkbufg_3      
 CLMA_30_76/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.431       6.134                          
 clock uncertainty                                       0.150       6.284                          

 Removal time                                           -0.186       6.098                          

 Data required time                                                  6.098                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.098                          
 Data arrival time                                                  -7.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.791                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_rd_adrs[8]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.254  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.565
  Launch Clock Delay      :  5.880
  Clock Pessimism Removal :  -0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.967       3.912         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.254 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.573         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.573 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.307       5.880         ntclkbufg_4      
 CLMA_38_268/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_38_268/Q2                    tco                   0.197       6.077 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1665)     1.812       7.889         SYSRESETn        
 CLMA_30_76/RS                                                             f       u_aq_axi_master/reg_rd_adrs[8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.889         Logic Levels: 0  
                                                                                   Logic: 0.197ns(9.806%), Route: 1.812ns(90.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.104         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.104 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.461       6.565         ntclkbufg_3      
 CLMA_30_76/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.431       6.134                          
 clock uncertainty                                       0.150       6.284                          

 Removal time                                           -0.186       6.098                          

 Data required time                                                  6.098                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.098                          
 Data arrival time                                                  -7.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.791                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfpt[15]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.171  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.420
  Launch Clock Delay      :  5.051
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.462       5.051         rx_clki_clkbufg  
 CLMA_126_204/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMA_126_204/Q1                   tco                   0.209       5.260 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.240       5.500         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMA_126_204/Y3                   td                    0.217       5.717 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=74)       1.646       7.363         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMA_146_317/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfpt[15]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.363         Logic Levels: 1  
                                                                                   Logic: 0.426ns(18.426%), Route: 1.886ns(81.574%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.291    1004.420         rx_clki_clkbufg  
 CLMA_146_317/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfpt[15]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.880                          
 clock uncertainty                                      -0.050    1004.830                          

 Recovery time                                          -0.212    1004.618                          

 Data required time                                               1004.618                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.618                          
 Data arrival time                                                  -7.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfpt[14]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.171  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.420
  Launch Clock Delay      :  5.051
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.462       5.051         rx_clki_clkbufg  
 CLMA_126_204/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMA_126_204/Q1                   tco                   0.209       5.260 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.240       5.500         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMA_126_204/Y3                   td                    0.217       5.717 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=74)       1.646       7.363         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMA_146_317/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfpt[14]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.363         Logic Levels: 1  
                                                                                   Logic: 0.426ns(18.426%), Route: 1.886ns(81.574%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.291    1004.420         rx_clki_clkbufg  
 CLMA_146_317/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfpt[14]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.880                          
 clock uncertainty                                      -0.050    1004.830                          

 Recovery time                                          -0.212    1004.618                          

 Data required time                                               1004.618                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.618                          
 Data arrival time                                                  -7.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[14]/opit_0_MUX4TO1Q/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.171  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.420
  Launch Clock Delay      :  5.051
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.462       5.051         rx_clki_clkbufg  
 CLMA_126_204/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMA_126_204/Q1                   tco                   0.209       5.260 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.240       5.500         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMA_126_204/Y3                   td                    0.217       5.717 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=74)       1.646       7.363         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMA_146_317/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[14]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   7.363         Logic Levels: 1  
                                                                                   Logic: 0.426ns(18.426%), Route: 1.886ns(81.574%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.291    1004.420         rx_clki_clkbufg  
 CLMA_146_317/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[14]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.460    1004.880                          
 clock uncertainty                                      -0.050    1004.830                          

 Recovery time                                          -0.212    1004.618                          

 Data required time                                               1004.618                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.618                          
 Data arrival time                                                  -7.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[1]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.040
  Launch Clock Delay      :  4.382
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.253       4.382         rx_clki_clkbufg  
 CLMA_114_196/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_114_196/Q3                   tco                   0.197       4.579 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.138       4.717         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_114_196/Y2                   td                    0.201       4.918 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=76)       0.261       5.179         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_118_197/RSCO                 td                    0.092       5.271 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpef_d/opit_0/RSOUT
                                   net (fanout=1)        0.000       5.271         _N325            
 CLMA_118_201/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.271         Logic Levels: 2  
                                                                                   Logic: 0.490ns(55.118%), Route: 0.399ns(44.882%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.451       5.040         rx_clki_clkbufg  
 CLMA_118_201/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.618       4.422                          
 clock uncertainty                                       0.000       4.422                          

 Removal time                                            0.000       4.422                          

 Data required time                                                  4.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.422                          
 Data arrival time                                                  -5.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.849                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.062
  Launch Clock Delay      :  4.382
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.253       4.382         rx_clki_clkbufg  
 CLMA_114_196/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_114_196/Q3                   tco                   0.197       4.579 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.138       4.717         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_114_196/Y2                   td                    0.208       4.925 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=76)       0.389       5.314         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 DRM_122_208/RSTB[0]                                                       f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   5.314         Logic Levels: 1  
                                                                                   Logic: 0.405ns(43.455%), Route: 0.527ns(56.545%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.473       5.062         rx_clki_clkbufg  
 DRM_122_208/CLKB[0]                                                       r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.618       4.444                          
 clock uncertainty                                       0.000       4.444                          

 Removal time                                           -0.003       4.441                          

 Data required time                                                  4.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.441                          
 Data arrival time                                                  -5.314                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.873                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d5[2]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.055
  Launch Clock Delay      :  4.382
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.253       4.382         rx_clki_clkbufg  
 CLMA_114_196/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_114_196/Q3                   tco                   0.197       4.579 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.138       4.717         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_114_196/Y2                   td                    0.201       4.918 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=76)       0.324       5.242         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_106_201/RSCO                 td                    0.092       5.334 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       5.334         _N614            
 CLMA_106_205/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d5[2]/opit_0/RS

 Data arrival time                                                   5.334         Logic Levels: 2  
                                                                                   Logic: 0.490ns(51.471%), Route: 0.462ns(48.529%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.466       5.055         rx_clki_clkbufg  
 CLMA_106_205/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d5[2]/opit_0/CLK
 clock pessimism                                        -0.618       4.437                          
 clock uncertainty                                       0.000       4.437                          

 Removal time                                            0.000       4.437                          

 Data required time                                                  4.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.437                          
 Data arrival time                                                  -5.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.897                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/CLK
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.104         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.104 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.539       6.643         ntclkbufg_4      
 CLMA_22_253/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/CLK

 CLMA_22_253/Q1                    tco                   0.209       6.852 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/Q
                                   net (fanout=1)        0.448       7.300         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss [5]
 CLMA_22_256/Y2                    td                    0.173       7.473 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_6/gateop_perm/Z
                                   net (fanout=1)        0.476       7.949         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N28527
 CLMA_18_264/Y0                    td                    0.131       8.080 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_8/gateop_perm/Z
                                   net (fanout=1)        0.462       8.542         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103
 CLMA_14_268/Y1                    td                    0.135       8.677 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=5)        0.242       8.919         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N1
 CLMA_14_268/Y2                    td                    0.141       9.060 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/gateop_perm/Z
                                   net (fanout=1)        0.940      10.000         nt_spi0_cs       
 IOL_7_350/DO                      td                    0.081      10.081 f       spi0_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.081         spi0_cs_obuf/ntO 
 IOBD_0_350/PAD                    td                    2.029      12.110 f       spi0_cs_obuf/opit_0/O
                                   net (fanout=1)        0.090      12.200         spi0_cs          
 B8                                                                        f       spi0_cs (port)   

 Data arrival time                                                  12.200         Logic Levels: 6  
                                                                                   Logic: 2.899ns(52.168%), Route: 2.658ns(47.832%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK
Endpoint    : spi0_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.104         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.104 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.541       6.645         ntclkbufg_4      
 CLMS_10_261/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK

 CLMS_10_261/Q1                    tco                   0.209       6.854 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/Q
                                   net (fanout=10)       0.618       7.472         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL [0]
 CLMA_10_288/Y0                    td                    0.171       7.643 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N271/gateop_perm/Z
                                   net (fanout=2)        0.493       8.136         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/CLKDIV [4]
                                                         0.307       8.443 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_0/gateop_A2/Cout
                                                         0.000       8.443         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.co [2]
 CLMA_10_296/Y2                    td                    0.097       8.540 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/gateop_perm/Y
                                   net (fanout=11)       0.727       9.267         _N20             
 IOL_7_353/DO                      td                    0.081       9.348 f       spi0_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.348         spi0_clk_obuf/ntO
 IOBS_0_353/PAD                    td                    2.029      11.377 f       spi0_clk_obuf/opit_0/O
                                   net (fanout=1)        0.098      11.475         spi0_clk         
 C9                                                                        f       spi0_clk (port)  

 Data arrival time                                                  11.475         Logic Levels: 4  
                                                                                   Logic: 2.894ns(59.917%), Route: 1.936ns(40.083%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_txd/opit_0_inv_L5Q_perm/CLK
Endpoint    : TX (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.271       4.343         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.736 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.104         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.104 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4149)     1.470       6.574         ntclkbufg_4      
 CLMA_106_208/CLK                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_txd/opit_0_inv_L5Q_perm/CLK

 CLMA_106_208/Q0                   tco                   0.206       6.780 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_txd/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        2.232       9.012         nt_TX            
 IOL_151_361/DO                    td                    0.081       9.093 f       TX_obuf/opit_1/O 
                                   net (fanout=1)        0.000       9.093         TX_obuf/ntO      
 IOBS_152_361/PAD                  td                    2.029      11.122 f       TX_obuf/opit_0/O 
                                   net (fanout=1)        0.084      11.206         TX               
 C10                                                                       f       TX (port)        

 Data arrival time                                                  11.206         Logic Levels: 2  
                                                                                   Logic: 2.316ns(50.000%), Route: 2.316ns(50.000%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.395       0.429 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.429         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.429         Logic Levels: 1  
                                                                                   Logic: 0.395ns(92.075%), Route: 0.034ns(7.925%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.395       0.430 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.430         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.430         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.860%), Route: 0.035ns(8.140%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.395       0.431 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.431         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.431         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.647%), Route: 0.036ns(8.353%)
====================================================================================================

{clk_in_50m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.654       9.954           0.300           Low Pulse Width   CLMA_118_13/CLK         i2c_config_m0/i2c_master_top_m0/txr[2]/opit_0_inv_MUX8TO1Q/CLK
 9.654       9.954           0.300           Low Pulse Width   CLMA_118_13/CLK         i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/CLK
 9.655       9.955           0.300           Low Pulse Width   CLMA_118_28/CLK         i2c_config_m0/i2c_master_top_m0/byte_controller/sr[6]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.971       9.971           4.000           High Pulse Width  HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 6.007       10.007          4.000           Low Pulse Width   HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 9.672       9.972           0.300           High Pulse Width  CLMS_26_93/CLK          u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_init_start/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{axi_clk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.712       4.972           3.260           High Pulse Width  HMEMC_16_1/SRB_IOL52_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 1.747       5.007           3.260           Low Pulse Width   HMEMC_16_1/SRB_IOL52_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 3.450       4.967           1.517           High Pulse Width  IOL_151_229/CLK_SYS     u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_gmii_to_rgmii_v1_0/gtp_outbuft2/opit_1_IOL/SYSCLK
====================================================================================================

{cmos_pclk_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.404     499.957         0.553           Low Pulse Width   DRM_62_40/CLKA[0]       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.404     499.957         0.553           Low Pulse Width   DRM_62_0/CLKA[0]        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.475     500.028         0.553           High Pulse Width  DRM_62_40/CLKA[0]       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 54.971      55.524          0.553           High Pulse Width  DRM_62_20/CLKB[0]       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 54.975      55.528          0.553           High Pulse Width  DRM_122_40/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 55.007      55.560          0.553           Low Pulse Width   DRM_122_40/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.811       4.971           3.160           High Pulse Width  HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 1.846       5.006           3.160           Low Pulse Width   HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 4.418       4.971           0.553           High Pulse Width  DRM_62_20/CLKA[0]       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.136       0.989           0.853           High Pulse Width  DQSL_6_24/CLK_IO        u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
 0.136       0.989           0.853           High Pulse Width  DQSL_6_176/CLK_IO       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/IOCLK
 0.136       0.989           0.853           High Pulse Width  DQSL_6_52/CLK_IO        u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/IOCLK
====================================================================================================

{clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.344       2.000           1.656           High Pulse Width  HMEMC_16_1/CLK_PLL      u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 0.344       2.000           1.656           Low Pulse Width   HMEMC_16_1/CLK_PLL      u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_10/DQSI_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_10/DQSI_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_13/DQSI_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/ICLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_86/DQSI_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_86/DQSI_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_89/DQSI_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/ICLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_22/CLK_R          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_22/CLK_R          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_9/CLK_R           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_9/WCLK_DEL        u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_9/WCLK_DEL        u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_10/WCLK_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/TCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_22/WCLK           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_22/WCLK           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/TCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_46/CLK_R          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_46/CLK_R          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_49/CLK_R          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_46/WCLK           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_46/WCLK           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_49/WCLK           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/TCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_102/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_102/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_114/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_114/WCLK_DEL      u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_114/WCLK_DEL      u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_86/WCLK_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/TCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_102/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_102/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/TCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_129/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_129/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_130/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_129/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_129/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_130/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/TCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_166/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_166/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_169/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_166/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_166/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_169/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/TCLK
====================================================================================================

{rx_clki_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.418     499.935         1.517           Low Pulse Width   IOL_151_158/CLK_SYS     u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr5/gateigddr_IOL/SYSCLK
 498.418     499.935         1.517           Low Pulse Width   IOL_151_157/CLK_SYS     u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr1/gateigddr_IOL/SYSCLK
 498.418     499.935         1.517           Low Pulse Width   IOL_151_169/CLK_SYS     u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr4/gateigddr_IOL/SYSCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------+
| Type       | File Name                                                          
+----------------------------------------------------------------------------------+
| Input      | F:/pro/pango_pro/FPGA_Pro/pnr/place_route/m1_soc_top_pnr.adf       
| Output     | F:/pro/pango_pro/FPGA_Pro/pnr/report_timing/m1_soc_top_rtp.adf     
|            | F:/pro/pango_pro/FPGA_Pro/pnr/report_timing/m1_soc_top.rtr         
+----------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 650,117,120 bytes
Total CPU  time to report_timing completion : 3.781 sec
Total real time to report_timing completion : 18.000 sec
