Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Aug 30 14:22:03 2024
| Host         : ubuntu-machine running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -file arty_a7_timing_synth.rpt
| Design       : arty_a7
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (55)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (55)
--------------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.740        0.000                      0                29854        0.007        0.000                      0                29854        0.264        0.000                       0                 11410  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk100              {0.000 5.000}        10.000          100.000         
  builder_pll_fb    {0.000 5.000}        10.000          100.000         
  main_crg_clkout0  {0.000 5.000}        10.000          100.000         
  main_crg_clkout1  {0.000 20.000}       40.000          25.000          
  main_crg_clkout2  {0.000 1.250}        2.500           400.000         
  main_crg_clkout3  {0.625 1.875}        2.500           400.000         
  main_crg_clkout4  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                    8.788        0.000                      0                    7        0.150        0.000                      0                    7        3.000        0.000                       0                    10  
  builder_pll_fb                                                                                                                                                      8.751        0.000                       0                     2  
  main_crg_clkout0        0.740        0.000                      0                28778        0.007        0.000                      0                28778        3.750        0.000                       0                 11305  
  main_crg_clkout1                                                                                                                                                   37.845        0.000                       0                     2  
  main_crg_clkout2                                                                                                                                                    0.345        0.000                       0                    77  
  main_crg_clkout3                                                                                                                                                    0.345        0.000                       0                     4  
  main_crg_clkout4        1.087        0.000                      0                   14        0.007        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  main_crg_clkout0   main_crg_clkout0         7.145        0.000                      0                 1055        0.295        0.000                      0                 1055  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.788ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.496ns (59.759%)  route 0.334ns (40.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.247ns = ( 13.247 - 10.000 ) 
    Source Clock Delay      (SCD):    3.677ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.289    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.385 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.584     2.969    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.124     3.093 r  clk100_inst/O
                         net (fo=9, unplaced)         0.584     3.677    main_crg_clkin
                         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     4.173 r  FDCE/Q
                         net (fo=1, unplaced)         0.334     4.507    builder_reset0
                         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.178    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.269 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.439    12.708    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.100    12.808 r  clk100_inst/O
                         net (fo=9, unplaced)         0.439    13.247    main_crg_clkin
                         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.285    13.532    
                         clock uncertainty           -0.035    13.496    
                         FDCE (Setup_fdce_C_D)       -0.202    13.294    FDCE_1
  -------------------------------------------------------------------
                         required time                         13.294    
                         arrival time                          -4.507    
  -------------------------------------------------------------------
                         slack                                  8.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.158ns (52.880%)  route 0.141ns (47.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.594    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.620 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.114     0.734    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.045     0.779 r  clk100_inst/O
                         net (fo=9, unplaced)         0.114     0.893    main_crg_clkin
                         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158     1.051 r  FDCE/Q
                         net (fo=1, unplaced)         0.141     1.192    builder_reset0
                         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.799    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.828 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.259     1.087    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.056     1.143 r  clk100_inst/O
                         net (fo=9, unplaced)         0.259     1.402    main_crg_clkin
                         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.365     1.038    
                         FDCE (Hold_fdce_C_D)         0.004     1.042    FDCE_1
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845                clk100_IBUF_BUFG_inst/I
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633               PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000                PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000                PLLE2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  builder_pll_fb
  To Clock:  builder_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         builder_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751                PLLE2_ADV/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633               PLLE2_ADV/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout0
  To Clock:  main_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 main_soclinux_sdram_bankmachine6_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_new_master_rdata_valid24_reg_srl7___builder_new_master_rdata_valid24_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.014ns  (logic 2.705ns (30.009%)  route 6.309ns (69.991%))
  Logic Levels:           10  (CARRY4=2 LUT6=8)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.460ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.289    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.385 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.584     2.969    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.124     3.093 r  clk100_inst/O
                         net (fo=9, unplaced)         0.584     3.677    main_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.765 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.800     4.564    main_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.096     4.660 r  BUFG/O
                         net (fo=11303, unplaced)     0.800     5.460    sys_clk
                         FDRE                                         r  main_soclinux_sdram_bankmachine6_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     5.916 r  main_soclinux_sdram_bankmachine6_row_reg[5]/Q
                         net (fo=1, unplaced)         0.965     6.881    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine6_state_reg[3]_i_5_0[5]
                         LUT6 (Prop_lut6_I0_O)        0.295     7.176 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine6_state[3]_i_16/O
                         net (fo=1, unplaced)         0.000     7.176    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine6_state[3]_i_16_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.726 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine6_state_reg[3]_i_11/CO[3]
                         net (fo=1, unplaced)         0.009     7.735    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine6_state_reg[3]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     8.028 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine6_state_reg[3]_i_5/CO[0]
                         net (fo=5, unplaced)         0.339     8.367    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/main_soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr_reg[19][0]
                         LUT6 (Prop_lut6_I1_O)        0.367     8.734 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/main_soclinux_sdram_choose_req_grant[0]_i_16/O
                         net (fo=2, unplaced)         0.460     9.194    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/main_soclinux_sdram_bankmachine6_row_opened_reg
                         LUT6 (Prop_lut6_I3_O)        0.124     9.318 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/main_soclinux_sdram_choose_req_grant[0]_i_5/O
                         net (fo=7, unplaced)         0.937    10.255    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/main_soclinux_sdram_bankmachine6_pipe_valid_source_payload_we_reg
                         LUT6 (Prop_lut6_I1_O)        0.124    10.379 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/main_soclinux_sdram_bankmachine2_pipe_valid_source_valid_i_6/O
                         net (fo=2, unplaced)         0.913    11.292    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/main_soclinux_sdram_choose_req_grant_reg[2]
                         LUT6 (Prop_lut6_I2_O)        0.124    11.416 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/main_soclinux_sdram_bankmachine2_pipe_valid_source_valid_i_3/O
                         net (fo=50, unplaced)        0.531    11.947    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood_n_97
                         LUT6 (Prop_lut6_I3_O)        0.124    12.071 f  builder_new_master_rdata_valid6_reg_srl7___builder_new_master_rdata_valid24_reg_r_i_5/O
                         net (fo=3, unplaced)         0.920    12.991    builder_new_master_rdata_valid6_reg_srl7___builder_new_master_rdata_valid24_reg_r_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    13.115 r  builder_new_master_rdata_valid24_reg_srl7___builder_new_master_rdata_valid24_reg_r_i_2/O
                         net (fo=1, unplaced)         0.902    14.017    builder_new_master_rdata_valid24_reg_srl7___builder_new_master_rdata_valid24_reg_r_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    14.141 r  builder_new_master_rdata_valid24_reg_srl7___builder_new_master_rdata_valid24_reg_r_i_1/O
                         net (fo=1, unplaced)         0.333    14.474    builder_new_master_rdata_valid180
                         SRL16E                                       r  builder_new_master_rdata_valid24_reg_srl7___builder_new_master_rdata_valid24_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.178    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.269 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.439    12.708    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.100    12.808 r  clk100_inst/O
                         net (fo=9, unplaced)         0.439    13.247    main_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.330 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.760    14.090    main_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.091    14.181 r  BUFG/O
                         net (fo=11303, unplaced)     0.655    14.835    sys_clk
                         SRL16E                                       r  builder_new_master_rdata_valid24_reg_srl7___builder_new_master_rdata_valid24_reg_r/CLK
                         clock pessimism              0.480    15.315    
                         clock uncertainty           -0.057    15.258    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    15.214    builder_new_master_rdata_valid24_reg_srl7___builder_new_master_rdata_valid24_reg_r
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -14.474    
  -------------------------------------------------------------------
                         slack                                  0.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 FDPE/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.533%)  route 0.081ns (36.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.594    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.620 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.114     0.734    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.045     0.779 r  clk100_inst/O
                         net (fo=9, unplaced)         0.114     0.893    main_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.943 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.337     1.280    main_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.026     1.306 r  BUFG/O
                         net (fo=11303, unplaced)     0.210     1.516    sys_clk
                         FDPE                                         r  FDPE/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.657 r  FDPE/Q
                         net (fo=1, unplaced)         0.081     1.738    builder_xilinxasyncresetsynchronizerimpl0_rst_meta
                         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.799    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.828 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.259     1.087    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.056     1.143 r  clk100_inst/O
                         net (fo=9, unplaced)         0.259     1.402    main_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.455 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.355     1.810    main_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.029     1.839 r  BUFG/O
                         net (fo=11303, unplaced)     0.355     2.194    sys_clk
                         FDPE                                         r  FDPE_1/C
                         clock pessimism             -0.533     1.661    
                         FDPE (Hold_fdpe_C_D)         0.070     1.731    FDPE_1
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056                VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000              PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750                VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750                VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout1
  To Clock:  main_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845               BUFG_1/I
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.000      120.000              PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout2
  To Clock:  main_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345                BUFG_2/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500              PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout3
  To Clock:  main_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout3
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345                BUFG_3/I
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       2.500       157.500              PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout4
  To Clock:  main_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        1.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.648ns  (logic 0.456ns (70.370%)  route 0.192ns (29.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.289    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.385 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.584     2.969    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.124     3.093 r  clk100_inst/O
                         net (fo=9, unplaced)         0.584     3.677    main_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     3.765 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, unplaced)         0.800     4.564    main_crg_clkout4
                         BUFG (Prop_bufg_I_O)         0.096     4.660 r  BUFG_4/O
                         net (fo=8, unplaced)         0.584     5.244    idelay_clk
                         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456     5.700 r  FDPE_8/Q
                         net (fo=1, unplaced)         0.192     5.892    builder_xilinxasyncresetsynchronizerimpl4_rst_meta
                         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.418 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     4.178    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     4.269 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.439     4.708    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.100     4.808 r  clk100_inst/O
                         net (fo=9, unplaced)         0.439     5.247    main_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     5.330 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, unplaced)         0.760     6.090    main_crg_clkout4
                         BUFG (Prop_bufg_I_O)         0.091     6.181 r  BUFG_4/O
                         net (fo=8, unplaced)         0.439     6.620    idelay_clk
                         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.480     7.099    
                         clock uncertainty           -0.053     7.047    
                         FDPE (Setup_fdpe_C_D)       -0.067     6.980    FDPE_9
  -------------------------------------------------------------------
                         required time                          6.980    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                  1.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.533%)  route 0.081ns (36.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.594    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.620 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.114     0.734    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.045     0.779 r  clk100_inst/O
                         net (fo=9, unplaced)         0.114     0.893    main_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.943 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, unplaced)         0.337     1.280    main_crg_clkout4
                         BUFG (Prop_bufg_I_O)         0.026     1.306 r  BUFG_4/O
                         net (fo=8, unplaced)         0.114     1.420    idelay_clk
                         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.561 r  FDPE_8/Q
                         net (fo=1, unplaced)         0.081     1.642    builder_xilinxasyncresetsynchronizerimpl4_rst_meta
                         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.799    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.828 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.259     1.087    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.056     1.143 r  clk100_inst/O
                         net (fo=9, unplaced)         0.259     1.402    main_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.455 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, unplaced)         0.355     1.810    main_crg_clkout4
                         BUFG (Prop_bufg_I_O)         0.029     1.839 r  BUFG_4/O
                         net (fo=8, unplaced)         0.259     2.098    idelay_clk
                         FDPE                                         r  FDPE_9/C
                         clock pessimism             -0.533     1.565    
                         FDPE (Hold_fdpe_C_D)         0.070     1.635    FDPE_9
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775                IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264                IDELAYCTRL/REFCLK
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000                FDPE_8/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000                FDPE_8/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  main_crg_clkout0
  To Clock:  main_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        7.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 main_soclinux_reset_re_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/bufferCC_5/buffers_0_reg/PRE
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.751ns (32.795%)  route 1.539ns (67.205%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.460ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.289    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.385 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.584     2.969    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.124     3.093 r  clk100_inst/O
                         net (fo=9, unplaced)         0.584     3.677    main_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.765 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.800     4.564    main_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.096     4.660 r  BUFG/O
                         net (fo=11303, unplaced)     0.800     5.460    sys_clk
                         FDRE                                         r  main_soclinux_reset_re_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     5.916 f  main_soclinux_reset_re_reg/Q
                         net (fo=2, unplaced)         0.752     6.668    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/bufferCC_5/main_soclinux_reset_re
                         LUT4 (Prop_lut4_I1_O)        0.295     6.963 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/bufferCC_5/buffers_0_i_1/O
                         net (fo=2, unplaced)         0.787     7.750    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/bufferCC_5/debugCd_external_reset0
                         FDPE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/bufferCC_5/buffers_0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.178    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.269 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.439    12.708    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.100    12.808 r  clk100_inst/O
                         net (fo=9, unplaced)         0.439    13.247    main_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.330 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.760    14.090    main_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.091    14.181 r  BUFG/O
                         net (fo=11303, unplaced)     0.655    14.835    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/bufferCC_5/buffers_0_reg_0
                         FDPE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/bufferCC_5/buffers_0_reg/C
                         clock pessimism              0.480    15.315    
                         clock uncertainty           -0.057    15.258    
                         FDPE (Recov_fdpe_C_PRE)     -0.363    14.895    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/bufferCC_5/buffers_0_reg
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                  7.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_debugReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/bufferCC_7/buffers_0_reg/PRE
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.584%)  route 0.149ns (51.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.594    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.620 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.114     0.734    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.045     0.779 r  clk100_inst/O
                         net (fo=9, unplaced)         0.114     0.893    main_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.943 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.337     1.280    main_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.026     1.306 r  BUFG/O
                         net (fo=11303, unplaced)     0.210     1.516    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/out
                         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_debugReset_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_debugReset_reg/Q
                         net (fo=2, unplaced)         0.149     1.806    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/bufferCC_7/cores_0_cpu_debugReset
                         FDPE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/bufferCC_7/buffers_0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.799    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.828 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.259     1.087    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.056     1.143 r  clk100_inst/O
                         net (fo=9, unplaced)         0.259     1.402    main_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.455 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.355     1.810    main_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.029     1.839 r  BUFG/O
                         net (fo=11303, unplaced)     0.355     2.194    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/bufferCC_7/buffers_1_reg_0
                         FDPE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/bufferCC_7/buffers_0_reg/C
                         clock pessimism             -0.533     1.661    
                         FDPE (Remov_fdpe_C_PRE)     -0.150     1.511    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/bufferCC_7/buffers_0_reg
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.295    





