/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* CE */
.set CE__0__DR, CYREG_GPIO_PRT4_DR
.set CE__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CE__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CE__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CE__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set CE__0__HSIOM_MASK, 0x0000000F
.set CE__0__HSIOM_SHIFT, 0
.set CE__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CE__0__INTR, CYREG_GPIO_PRT4_INTR
.set CE__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CE__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CE__0__MASK, 0x01
.set CE__0__PC, CYREG_GPIO_PRT4_PC
.set CE__0__PC2, CYREG_GPIO_PRT4_PC2
.set CE__0__PORT, 4
.set CE__0__PS, CYREG_GPIO_PRT4_PS
.set CE__0__SHIFT, 0
.set CE__DR, CYREG_GPIO_PRT4_DR
.set CE__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CE__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CE__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CE__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CE__INTR, CYREG_GPIO_PRT4_INTR
.set CE__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CE__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CE__MASK, 0x01
.set CE__PC, CYREG_GPIO_PRT4_PC
.set CE__PC2, CYREG_GPIO_PRT4_PC2
.set CE__PORT, 4
.set CE__PS, CYREG_GPIO_PRT4_PS
.set CE__SHIFT, 0

/* OE */
.set OE__0__DR, CYREG_GPIO_PRT4_DR
.set OE__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set OE__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set OE__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set OE__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set OE__0__HSIOM_MASK, 0x000000F0
.set OE__0__HSIOM_SHIFT, 4
.set OE__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set OE__0__INTR, CYREG_GPIO_PRT4_INTR
.set OE__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set OE__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set OE__0__MASK, 0x02
.set OE__0__PC, CYREG_GPIO_PRT4_PC
.set OE__0__PC2, CYREG_GPIO_PRT4_PC2
.set OE__0__PORT, 4
.set OE__0__PS, CYREG_GPIO_PRT4_PS
.set OE__0__SHIFT, 1
.set OE__DR, CYREG_GPIO_PRT4_DR
.set OE__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set OE__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set OE__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set OE__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set OE__INTR, CYREG_GPIO_PRT4_INTR
.set OE__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set OE__INTSTAT, CYREG_GPIO_PRT4_INTR
.set OE__MASK, 0x02
.set OE__PC, CYREG_GPIO_PRT4_PC
.set OE__PC2, CYREG_GPIO_PRT4_PC2
.set OE__PORT, 4
.set OE__PS, CYREG_GPIO_PRT4_PS
.set OE__SHIFT, 1

/* UART */
.set UART_rx__0__DR, CYREG_GPIO_PRT7_DR
.set UART_rx__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set UART_rx__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set UART_rx__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set UART_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL7
.set UART_rx__0__HSIOM_GPIO, 0
.set UART_rx__0__HSIOM_I2C, 14
.set UART_rx__0__HSIOM_I2C_SCL, 14
.set UART_rx__0__HSIOM_MASK, 0x0000000F
.set UART_rx__0__HSIOM_SHIFT, 0
.set UART_rx__0__HSIOM_SPI, 15
.set UART_rx__0__HSIOM_SPI_MOSI, 15
.set UART_rx__0__HSIOM_UART, 9
.set UART_rx__0__HSIOM_UART_RX, 9
.set UART_rx__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set UART_rx__0__INTR, CYREG_GPIO_PRT7_INTR
.set UART_rx__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set UART_rx__0__INTSTAT, CYREG_GPIO_PRT7_INTR
.set UART_rx__0__MASK, 0x01
.set UART_rx__0__PC, CYREG_GPIO_PRT7_PC
.set UART_rx__0__PC2, CYREG_GPIO_PRT7_PC2
.set UART_rx__0__PORT, 7
.set UART_rx__0__PS, CYREG_GPIO_PRT7_PS
.set UART_rx__0__SHIFT, 0
.set UART_rx__DR, CYREG_GPIO_PRT7_DR
.set UART_rx__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set UART_rx__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set UART_rx__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set UART_rx__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set UART_rx__INTR, CYREG_GPIO_PRT7_INTR
.set UART_rx__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set UART_rx__INTSTAT, CYREG_GPIO_PRT7_INTR
.set UART_rx__MASK, 0x01
.set UART_rx__PC, CYREG_GPIO_PRT7_PC
.set UART_rx__PC2, CYREG_GPIO_PRT7_PC2
.set UART_rx__PORT, 7
.set UART_rx__PS, CYREG_GPIO_PRT7_PS
.set UART_rx__SHIFT, 0
.set UART_SCB__CTRL, CYREG_SCB3_CTRL
.set UART_SCB__EZ_DATA0, CYREG_SCB3_EZ_DATA0
.set UART_SCB__EZ_DATA1, CYREG_SCB3_EZ_DATA1
.set UART_SCB__EZ_DATA10, CYREG_SCB3_EZ_DATA10
.set UART_SCB__EZ_DATA11, CYREG_SCB3_EZ_DATA11
.set UART_SCB__EZ_DATA12, CYREG_SCB3_EZ_DATA12
.set UART_SCB__EZ_DATA13, CYREG_SCB3_EZ_DATA13
.set UART_SCB__EZ_DATA14, CYREG_SCB3_EZ_DATA14
.set UART_SCB__EZ_DATA15, CYREG_SCB3_EZ_DATA15
.set UART_SCB__EZ_DATA16, CYREG_SCB3_EZ_DATA16
.set UART_SCB__EZ_DATA17, CYREG_SCB3_EZ_DATA17
.set UART_SCB__EZ_DATA18, CYREG_SCB3_EZ_DATA18
.set UART_SCB__EZ_DATA19, CYREG_SCB3_EZ_DATA19
.set UART_SCB__EZ_DATA2, CYREG_SCB3_EZ_DATA2
.set UART_SCB__EZ_DATA20, CYREG_SCB3_EZ_DATA20
.set UART_SCB__EZ_DATA21, CYREG_SCB3_EZ_DATA21
.set UART_SCB__EZ_DATA22, CYREG_SCB3_EZ_DATA22
.set UART_SCB__EZ_DATA23, CYREG_SCB3_EZ_DATA23
.set UART_SCB__EZ_DATA24, CYREG_SCB3_EZ_DATA24
.set UART_SCB__EZ_DATA25, CYREG_SCB3_EZ_DATA25
.set UART_SCB__EZ_DATA26, CYREG_SCB3_EZ_DATA26
.set UART_SCB__EZ_DATA27, CYREG_SCB3_EZ_DATA27
.set UART_SCB__EZ_DATA28, CYREG_SCB3_EZ_DATA28
.set UART_SCB__EZ_DATA29, CYREG_SCB3_EZ_DATA29
.set UART_SCB__EZ_DATA3, CYREG_SCB3_EZ_DATA3
.set UART_SCB__EZ_DATA30, CYREG_SCB3_EZ_DATA30
.set UART_SCB__EZ_DATA31, CYREG_SCB3_EZ_DATA31
.set UART_SCB__EZ_DATA4, CYREG_SCB3_EZ_DATA4
.set UART_SCB__EZ_DATA5, CYREG_SCB3_EZ_DATA5
.set UART_SCB__EZ_DATA6, CYREG_SCB3_EZ_DATA6
.set UART_SCB__EZ_DATA7, CYREG_SCB3_EZ_DATA7
.set UART_SCB__EZ_DATA8, CYREG_SCB3_EZ_DATA8
.set UART_SCB__EZ_DATA9, CYREG_SCB3_EZ_DATA9
.set UART_SCB__I2C_CFG, CYREG_SCB3_I2C_CFG
.set UART_SCB__I2C_CTRL, CYREG_SCB3_I2C_CTRL
.set UART_SCB__I2C_M_CMD, CYREG_SCB3_I2C_M_CMD
.set UART_SCB__I2C_S_CMD, CYREG_SCB3_I2C_S_CMD
.set UART_SCB__I2C_STATUS, CYREG_SCB3_I2C_STATUS
.set UART_SCB__INTR_CAUSE, CYREG_SCB3_INTR_CAUSE
.set UART_SCB__INTR_I2C_EC, CYREG_SCB3_INTR_I2C_EC
.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB3_INTR_I2C_EC_MASK
.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB3_INTR_I2C_EC_MASKED
.set UART_SCB__INTR_M, CYREG_SCB3_INTR_M
.set UART_SCB__INTR_M_MASK, CYREG_SCB3_INTR_M_MASK
.set UART_SCB__INTR_M_MASKED, CYREG_SCB3_INTR_M_MASKED
.set UART_SCB__INTR_M_SET, CYREG_SCB3_INTR_M_SET
.set UART_SCB__INTR_RX, CYREG_SCB3_INTR_RX
.set UART_SCB__INTR_RX_MASK, CYREG_SCB3_INTR_RX_MASK
.set UART_SCB__INTR_RX_MASKED, CYREG_SCB3_INTR_RX_MASKED
.set UART_SCB__INTR_RX_SET, CYREG_SCB3_INTR_RX_SET
.set UART_SCB__INTR_S, CYREG_SCB3_INTR_S
.set UART_SCB__INTR_S_MASK, CYREG_SCB3_INTR_S_MASK
.set UART_SCB__INTR_S_MASKED, CYREG_SCB3_INTR_S_MASKED
.set UART_SCB__INTR_S_SET, CYREG_SCB3_INTR_S_SET
.set UART_SCB__INTR_SPI_EC, CYREG_SCB3_INTR_SPI_EC
.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB3_INTR_SPI_EC_MASK
.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB3_INTR_SPI_EC_MASKED
.set UART_SCB__INTR_TX, CYREG_SCB3_INTR_TX
.set UART_SCB__INTR_TX_MASK, CYREG_SCB3_INTR_TX_MASK
.set UART_SCB__INTR_TX_MASKED, CYREG_SCB3_INTR_TX_MASKED
.set UART_SCB__INTR_TX_SET, CYREG_SCB3_INTR_TX_SET
.set UART_SCB__RX_CTRL, CYREG_SCB3_RX_CTRL
.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB3_RX_FIFO_CTRL
.set UART_SCB__RX_FIFO_RD, CYREG_SCB3_RX_FIFO_RD
.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB3_RX_FIFO_RD_SILENT
.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB3_RX_FIFO_STATUS
.set UART_SCB__RX_MATCH, CYREG_SCB3_RX_MATCH
.set UART_SCB__SPI_CTRL, CYREG_SCB3_SPI_CTRL
.set UART_SCB__SPI_STATUS, CYREG_SCB3_SPI_STATUS
.set UART_SCB__SS0_POSISTION, 0
.set UART_SCB__SS1_POSISTION, 1
.set UART_SCB__SS2_POSISTION, 2
.set UART_SCB__SS3_POSISTION, 3
.set UART_SCB__STATUS, CYREG_SCB3_STATUS
.set UART_SCB__TX_CTRL, CYREG_SCB3_TX_CTRL
.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB3_TX_FIFO_CTRL
.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB3_TX_FIFO_STATUS
.set UART_SCB__TX_FIFO_WR, CYREG_SCB3_TX_FIFO_WR
.set UART_SCB__UART_CTRL, CYREG_SCB3_UART_CTRL
.set UART_SCB__UART_FLOW_CTRL, CYREG_SCB3_UART_FLOW_CTRL
.set UART_SCB__UART_RX_CTRL, CYREG_SCB3_UART_RX_CTRL
.set UART_SCB__UART_RX_STATUS, CYREG_SCB3_UART_RX_STATUS
.set UART_SCB__UART_TX_CTRL, CYREG_SCB3_UART_TX_CTRL
.set UART_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL5
.set UART_SCBCLK__DIV_ID, 0x00000041
.set UART_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set UART_SCBCLK__PA_DIV_ID, 0x000000FF
.set UART_tx__0__DR, CYREG_GPIO_PRT7_DR
.set UART_tx__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set UART_tx__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set UART_tx__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL7
.set UART_tx__0__HSIOM_GPIO, 0
.set UART_tx__0__HSIOM_I2C, 14
.set UART_tx__0__HSIOM_I2C_SDA, 14
.set UART_tx__0__HSIOM_MASK, 0x000000F0
.set UART_tx__0__HSIOM_SHIFT, 4
.set UART_tx__0__HSIOM_SPI, 15
.set UART_tx__0__HSIOM_SPI_MISO, 15
.set UART_tx__0__HSIOM_UART, 9
.set UART_tx__0__HSIOM_UART_TX, 9
.set UART_tx__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set UART_tx__0__INTR, CYREG_GPIO_PRT7_INTR
.set UART_tx__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set UART_tx__0__INTSTAT, CYREG_GPIO_PRT7_INTR
.set UART_tx__0__MASK, 0x02
.set UART_tx__0__PC, CYREG_GPIO_PRT7_PC
.set UART_tx__0__PC2, CYREG_GPIO_PRT7_PC2
.set UART_tx__0__PORT, 7
.set UART_tx__0__PS, CYREG_GPIO_PRT7_PS
.set UART_tx__0__SHIFT, 1
.set UART_tx__DR, CYREG_GPIO_PRT7_DR
.set UART_tx__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set UART_tx__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set UART_tx__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set UART_tx__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set UART_tx__INTR, CYREG_GPIO_PRT7_INTR
.set UART_tx__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set UART_tx__INTSTAT, CYREG_GPIO_PRT7_INTR
.set UART_tx__MASK, 0x02
.set UART_tx__PC, CYREG_GPIO_PRT7_PC
.set UART_tx__PC2, CYREG_GPIO_PRT7_PC2
.set UART_tx__PORT, 7
.set UART_tx__PS, CYREG_GPIO_PRT7_PS
.set UART_tx__SHIFT, 1

/* Pin_1 */
.set Pin_1__0__DR, CYREG_GPIO_PRT2_DR
.set Pin_1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_1__0__HSIOM_MASK, 0x0000000F
.set Pin_1__0__HSIOM_SHIFT, 0
.set Pin_1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_1__0__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_1__0__MASK, 0x01
.set Pin_1__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set Pin_1__0__OUT_SEL_SHIFT, 0
.set Pin_1__0__OUT_SEL_VAL, 0
.set Pin_1__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_1__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_1__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_1__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_1__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_1__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_1__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_1__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_1__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_1__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_1__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_1__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_1__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_1__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_1__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_1__0__PC, CYREG_GPIO_PRT2_PC
.set Pin_1__0__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_1__0__PORT, 2
.set Pin_1__0__PS, CYREG_GPIO_PRT2_PS
.set Pin_1__0__SHIFT, 0
.set Pin_1__DR, CYREG_GPIO_PRT2_DR
.set Pin_1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_1__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_1__MASK, 0x01
.set Pin_1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_1__PC, CYREG_GPIO_PRT2_PC
.set Pin_1__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_1__PORT, 2
.set Pin_1__PS, CYREG_GPIO_PRT2_PS
.set Pin_1__SHIFT, 0

/* Pin_2 */
.set Pin_2__0__DR, CYREG_GPIO_PRT2_DR
.set Pin_2__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_2__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_2__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_2__0__HSIOM_MASK, 0x000000F0
.set Pin_2__0__HSIOM_SHIFT, 4
.set Pin_2__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_2__0__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_2__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_2__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_2__0__MASK, 0x02
.set Pin_2__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set Pin_2__0__OUT_SEL_SHIFT, 2
.set Pin_2__0__OUT_SEL_VAL, 2
.set Pin_2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_2__0__PC, CYREG_GPIO_PRT2_PC
.set Pin_2__0__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_2__0__PORT, 2
.set Pin_2__0__PS, CYREG_GPIO_PRT2_PS
.set Pin_2__0__SHIFT, 1
.set Pin_2__DR, CYREG_GPIO_PRT2_DR
.set Pin_2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_2__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_2__MASK, 0x02
.set Pin_2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_2__PC, CYREG_GPIO_PRT2_PC
.set Pin_2__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_2__PORT, 2
.set Pin_2__PS, CYREG_GPIO_PRT2_PS
.set Pin_2__SHIFT, 1

/* Pin_3 */
.set Pin_3__0__DR, CYREG_GPIO_PRT2_DR
.set Pin_3__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_3__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_3__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_3__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_3__0__HSIOM_MASK, 0x00000F00
.set Pin_3__0__HSIOM_SHIFT, 8
.set Pin_3__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_3__0__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_3__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_3__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_3__0__MASK, 0x04
.set Pin_3__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set Pin_3__0__OUT_SEL_SHIFT, 4
.set Pin_3__0__OUT_SEL_VAL, 3
.set Pin_3__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_3__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_3__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_3__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_3__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_3__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_3__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_3__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_3__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_3__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_3__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_3__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_3__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_3__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_3__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_3__0__PC, CYREG_GPIO_PRT2_PC
.set Pin_3__0__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_3__0__PORT, 2
.set Pin_3__0__PS, CYREG_GPIO_PRT2_PS
.set Pin_3__0__SHIFT, 2
.set Pin_3__DR, CYREG_GPIO_PRT2_DR
.set Pin_3__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_3__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_3__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_3__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_3__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_3__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_3__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_3__MASK, 0x04
.set Pin_3__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_3__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_3__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_3__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_3__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_3__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_3__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_3__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_3__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_3__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_3__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_3__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_3__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_3__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_3__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_3__PC, CYREG_GPIO_PRT2_PC
.set Pin_3__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_3__PORT, 2
.set Pin_3__PS, CYREG_GPIO_PRT2_PS
.set Pin_3__SHIFT, 2

/* Pin_4 */
.set Pin_4__0__DR, CYREG_GPIO_PRT2_DR
.set Pin_4__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_4__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_4__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_4__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_4__0__HSIOM_MASK, 0x0000F000
.set Pin_4__0__HSIOM_SHIFT, 12
.set Pin_4__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_4__0__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_4__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_4__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_4__0__MASK, 0x08
.set Pin_4__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set Pin_4__0__OUT_SEL_SHIFT, 6
.set Pin_4__0__OUT_SEL_VAL, 1
.set Pin_4__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_4__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_4__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_4__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_4__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_4__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_4__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_4__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_4__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_4__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_4__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_4__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_4__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_4__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_4__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_4__0__PC, CYREG_GPIO_PRT2_PC
.set Pin_4__0__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_4__0__PORT, 2
.set Pin_4__0__PS, CYREG_GPIO_PRT2_PS
.set Pin_4__0__SHIFT, 3
.set Pin_4__DR, CYREG_GPIO_PRT2_DR
.set Pin_4__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_4__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_4__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_4__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_4__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_4__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_4__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_4__MASK, 0x08
.set Pin_4__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_4__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_4__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_4__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_4__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_4__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_4__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_4__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_4__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_4__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_4__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_4__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_4__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_4__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_4__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_4__PC, CYREG_GPIO_PRT2_PC
.set Pin_4__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_4__PORT, 2
.set Pin_4__PS, CYREG_GPIO_PRT2_PS
.set Pin_4__SHIFT, 3

/* Pin_5 */
.set Pin_5__0__DR, CYREG_GPIO_PRT2_DR
.set Pin_5__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_5__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_5__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_5__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_5__0__HSIOM_MASK, 0x000F0000
.set Pin_5__0__HSIOM_SHIFT, 16
.set Pin_5__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_5__0__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_5__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_5__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_5__0__MASK, 0x10
.set Pin_5__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set Pin_5__0__OUT_SEL_SHIFT, 8
.set Pin_5__0__OUT_SEL_VAL, 0
.set Pin_5__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_5__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_5__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_5__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_5__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_5__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_5__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_5__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_5__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_5__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_5__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_5__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_5__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_5__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_5__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_5__0__PC, CYREG_GPIO_PRT2_PC
.set Pin_5__0__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_5__0__PORT, 2
.set Pin_5__0__PS, CYREG_GPIO_PRT2_PS
.set Pin_5__0__SHIFT, 4
.set Pin_5__DR, CYREG_GPIO_PRT2_DR
.set Pin_5__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_5__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_5__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_5__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_5__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_5__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_5__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_5__MASK, 0x10
.set Pin_5__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_5__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_5__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_5__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_5__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_5__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_5__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_5__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_5__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_5__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_5__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_5__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_5__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_5__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_5__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_5__PC, CYREG_GPIO_PRT2_PC
.set Pin_5__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_5__PORT, 2
.set Pin_5__PS, CYREG_GPIO_PRT2_PS
.set Pin_5__SHIFT, 4

/* Pin_6 */
.set Pin_6__0__DR, CYREG_GPIO_PRT2_DR
.set Pin_6__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_6__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_6__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_6__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_6__0__HSIOM_MASK, 0x00F00000
.set Pin_6__0__HSIOM_SHIFT, 20
.set Pin_6__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_6__0__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_6__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_6__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_6__0__MASK, 0x20
.set Pin_6__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set Pin_6__0__OUT_SEL_SHIFT, 10
.set Pin_6__0__OUT_SEL_VAL, 3
.set Pin_6__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_6__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_6__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_6__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_6__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_6__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_6__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_6__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_6__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_6__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_6__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_6__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_6__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_6__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_6__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_6__0__PC, CYREG_GPIO_PRT2_PC
.set Pin_6__0__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_6__0__PORT, 2
.set Pin_6__0__PS, CYREG_GPIO_PRT2_PS
.set Pin_6__0__SHIFT, 5
.set Pin_6__DR, CYREG_GPIO_PRT2_DR
.set Pin_6__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_6__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_6__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_6__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_6__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_6__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_6__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_6__MASK, 0x20
.set Pin_6__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_6__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_6__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_6__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_6__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_6__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_6__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_6__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_6__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_6__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_6__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_6__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_6__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_6__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_6__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_6__PC, CYREG_GPIO_PRT2_PC
.set Pin_6__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_6__PORT, 2
.set Pin_6__PS, CYREG_GPIO_PRT2_PS
.set Pin_6__SHIFT, 5

/* Pin_7 */
.set Pin_7__0__DR, CYREG_GPIO_PRT2_DR
.set Pin_7__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_7__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_7__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_7__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_7__0__HSIOM_MASK, 0x0F000000
.set Pin_7__0__HSIOM_SHIFT, 24
.set Pin_7__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_7__0__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_7__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_7__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_7__0__MASK, 0x40
.set Pin_7__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set Pin_7__0__OUT_SEL_SHIFT, 12
.set Pin_7__0__OUT_SEL_VAL, 2
.set Pin_7__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_7__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_7__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_7__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_7__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_7__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_7__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_7__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_7__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_7__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_7__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_7__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_7__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_7__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_7__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_7__0__PC, CYREG_GPIO_PRT2_PC
.set Pin_7__0__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_7__0__PORT, 2
.set Pin_7__0__PS, CYREG_GPIO_PRT2_PS
.set Pin_7__0__SHIFT, 6
.set Pin_7__DR, CYREG_GPIO_PRT2_DR
.set Pin_7__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_7__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_7__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_7__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_7__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_7__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_7__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_7__MASK, 0x40
.set Pin_7__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_7__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_7__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_7__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_7__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_7__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_7__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_7__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_7__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_7__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_7__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_7__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_7__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_7__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_7__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_7__PC, CYREG_GPIO_PRT2_PC
.set Pin_7__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_7__PORT, 2
.set Pin_7__PS, CYREG_GPIO_PRT2_PS
.set Pin_7__SHIFT, 6

/* Pin_8 */
.set Pin_8__0__DR, CYREG_GPIO_PRT2_DR
.set Pin_8__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_8__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_8__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_8__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_8__0__HSIOM_MASK, 0xF0000000
.set Pin_8__0__HSIOM_SHIFT, 28
.set Pin_8__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_8__0__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_8__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_8__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_8__0__MASK, 0x80
.set Pin_8__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set Pin_8__0__OUT_SEL_SHIFT, 14
.set Pin_8__0__OUT_SEL_VAL, 1
.set Pin_8__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_8__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_8__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_8__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_8__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_8__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_8__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_8__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_8__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_8__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_8__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_8__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_8__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_8__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_8__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_8__0__PC, CYREG_GPIO_PRT2_PC
.set Pin_8__0__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_8__0__PORT, 2
.set Pin_8__0__PS, CYREG_GPIO_PRT2_PS
.set Pin_8__0__SHIFT, 7
.set Pin_8__DR, CYREG_GPIO_PRT2_DR
.set Pin_8__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_8__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_8__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_8__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_8__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_8__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_8__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_8__MASK, 0x80
.set Pin_8__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_8__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_8__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_8__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_8__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_8__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_8__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_8__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_8__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_8__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_8__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_8__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_8__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_8__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_8__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_8__PC, CYREG_GPIO_PRT2_PC
.set Pin_8__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_8__PORT, 2
.set Pin_8__PS, CYREG_GPIO_PRT2_PS
.set Pin_8__SHIFT, 7

/* Pin_9 */
.set Pin_9__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_9__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_9__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_9__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_9__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_9__0__HSIOM_MASK, 0x0000000F
.set Pin_9__0__HSIOM_SHIFT, 0
.set Pin_9__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_9__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_9__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_9__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_9__0__MASK, 0x01
.set Pin_9__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Pin_9__0__OUT_SEL_SHIFT, 0
.set Pin_9__0__OUT_SEL_VAL, 1
.set Pin_9__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_9__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_9__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_9__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_9__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_9__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_9__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_9__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_9__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_9__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_9__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_9__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_9__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_9__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_9__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_9__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_9__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_9__0__PORT, 1
.set Pin_9__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_9__0__SHIFT, 0
.set Pin_9__DR, CYREG_GPIO_PRT1_DR
.set Pin_9__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_9__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_9__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_9__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_9__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_9__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_9__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_9__MASK, 0x01
.set Pin_9__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_9__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_9__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_9__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_9__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_9__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_9__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_9__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_9__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_9__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_9__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_9__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_9__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_9__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_9__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_9__PC, CYREG_GPIO_PRT1_PC
.set Pin_9__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_9__PORT, 1
.set Pin_9__PS, CYREG_GPIO_PRT1_PS
.set Pin_9__SHIFT, 0

/* Pin_10 */
.set Pin_10__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_10__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_10__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_10__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_10__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_10__0__HSIOM_MASK, 0x000000F0
.set Pin_10__0__HSIOM_SHIFT, 4
.set Pin_10__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_10__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_10__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_10__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_10__0__MASK, 0x02
.set Pin_10__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Pin_10__0__OUT_SEL_SHIFT, 2
.set Pin_10__0__OUT_SEL_VAL, 0
.set Pin_10__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_10__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_10__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_10__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_10__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_10__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_10__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_10__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_10__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_10__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_10__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_10__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_10__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_10__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_10__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_10__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_10__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_10__0__PORT, 1
.set Pin_10__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_10__0__SHIFT, 1
.set Pin_10__DR, CYREG_GPIO_PRT1_DR
.set Pin_10__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_10__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_10__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_10__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_10__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_10__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_10__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_10__MASK, 0x02
.set Pin_10__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_10__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_10__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_10__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_10__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_10__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_10__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_10__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_10__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_10__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_10__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_10__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_10__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_10__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_10__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_10__PC, CYREG_GPIO_PRT1_PC
.set Pin_10__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_10__PORT, 1
.set Pin_10__PS, CYREG_GPIO_PRT1_PS
.set Pin_10__SHIFT, 1

/* Pin_11 */
.set Pin_11__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_11__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_11__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_11__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_11__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_11__0__HSIOM_MASK, 0x00000F00
.set Pin_11__0__HSIOM_SHIFT, 8
.set Pin_11__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_11__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_11__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_11__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_11__0__MASK, 0x04
.set Pin_11__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Pin_11__0__OUT_SEL_SHIFT, 4
.set Pin_11__0__OUT_SEL_VAL, 3
.set Pin_11__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_11__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_11__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_11__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_11__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_11__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_11__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_11__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_11__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_11__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_11__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_11__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_11__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_11__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_11__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_11__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_11__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_11__0__PORT, 1
.set Pin_11__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_11__0__SHIFT, 2
.set Pin_11__DR, CYREG_GPIO_PRT1_DR
.set Pin_11__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_11__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_11__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_11__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_11__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_11__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_11__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_11__MASK, 0x04
.set Pin_11__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_11__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_11__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_11__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_11__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_11__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_11__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_11__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_11__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_11__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_11__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_11__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_11__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_11__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_11__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_11__PC, CYREG_GPIO_PRT1_PC
.set Pin_11__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_11__PORT, 1
.set Pin_11__PS, CYREG_GPIO_PRT1_PS
.set Pin_11__SHIFT, 2

/* Pin_12 */
.set Pin_12__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_12__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_12__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_12__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_12__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_12__0__HSIOM_MASK, 0x0000F000
.set Pin_12__0__HSIOM_SHIFT, 12
.set Pin_12__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_12__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_12__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_12__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_12__0__MASK, 0x08
.set Pin_12__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Pin_12__0__OUT_SEL_SHIFT, 6
.set Pin_12__0__OUT_SEL_VAL, 2
.set Pin_12__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_12__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_12__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_12__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_12__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_12__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_12__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_12__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_12__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_12__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_12__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_12__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_12__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_12__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_12__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_12__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_12__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_12__0__PORT, 1
.set Pin_12__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_12__0__SHIFT, 3
.set Pin_12__DR, CYREG_GPIO_PRT1_DR
.set Pin_12__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_12__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_12__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_12__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_12__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_12__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_12__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_12__MASK, 0x08
.set Pin_12__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_12__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_12__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_12__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_12__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_12__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_12__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_12__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_12__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_12__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_12__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_12__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_12__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_12__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_12__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_12__PC, CYREG_GPIO_PRT1_PC
.set Pin_12__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_12__PORT, 1
.set Pin_12__PS, CYREG_GPIO_PRT1_PS
.set Pin_12__SHIFT, 3

/* Pin_13 */
.set Pin_13__0__DR, CYREG_GPIO_PRT0_DR
.set Pin_13__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_13__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_13__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_13__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_13__0__HSIOM_MASK, 0x0000000F
.set Pin_13__0__HSIOM_SHIFT, 0
.set Pin_13__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_13__0__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_13__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_13__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_13__0__MASK, 0x01
.set Pin_13__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_13__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_13__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_13__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_13__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_13__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_13__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_13__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_13__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_13__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_13__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_13__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_13__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_13__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_13__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_13__0__PC, CYREG_GPIO_PRT0_PC
.set Pin_13__0__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_13__0__PORT, 0
.set Pin_13__0__PS, CYREG_GPIO_PRT0_PS
.set Pin_13__0__SHIFT, 0
.set Pin_13__DR, CYREG_GPIO_PRT0_DR
.set Pin_13__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_13__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_13__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_13__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_13__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_13__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_13__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_13__MASK, 0x01
.set Pin_13__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_13__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_13__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_13__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_13__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_13__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_13__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_13__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_13__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_13__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_13__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_13__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_13__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_13__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_13__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_13__PC, CYREG_GPIO_PRT0_PC
.set Pin_13__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_13__PORT, 0
.set Pin_13__PS, CYREG_GPIO_PRT0_PS
.set Pin_13__SHIFT, 0

/* Pin_14 */
.set Pin_14__0__DR, CYREG_GPIO_PRT0_DR
.set Pin_14__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_14__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_14__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_14__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_14__0__HSIOM_MASK, 0x000000F0
.set Pin_14__0__HSIOM_SHIFT, 4
.set Pin_14__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_14__0__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_14__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_14__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_14__0__MASK, 0x02
.set Pin_14__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_14__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_14__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_14__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_14__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_14__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_14__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_14__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_14__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_14__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_14__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_14__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_14__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_14__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_14__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_14__0__PC, CYREG_GPIO_PRT0_PC
.set Pin_14__0__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_14__0__PORT, 0
.set Pin_14__0__PS, CYREG_GPIO_PRT0_PS
.set Pin_14__0__SHIFT, 1
.set Pin_14__DR, CYREG_GPIO_PRT0_DR
.set Pin_14__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_14__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_14__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_14__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_14__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_14__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_14__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_14__MASK, 0x02
.set Pin_14__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_14__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_14__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_14__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_14__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_14__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_14__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_14__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_14__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_14__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_14__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_14__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_14__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_14__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_14__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_14__PC, CYREG_GPIO_PRT0_PC
.set Pin_14__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_14__PORT, 0
.set Pin_14__PS, CYREG_GPIO_PRT0_PS
.set Pin_14__SHIFT, 1

/* Pin_15 */
.set Pin_15__0__DR, CYREG_GPIO_PRT0_DR
.set Pin_15__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_15__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_15__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_15__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_15__0__HSIOM_MASK, 0x00000F00
.set Pin_15__0__HSIOM_SHIFT, 8
.set Pin_15__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_15__0__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_15__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_15__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_15__0__MASK, 0x04
.set Pin_15__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_15__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_15__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_15__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_15__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_15__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_15__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_15__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_15__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_15__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_15__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_15__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_15__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_15__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_15__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_15__0__PC, CYREG_GPIO_PRT0_PC
.set Pin_15__0__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_15__0__PORT, 0
.set Pin_15__0__PS, CYREG_GPIO_PRT0_PS
.set Pin_15__0__SHIFT, 2
.set Pin_15__DR, CYREG_GPIO_PRT0_DR
.set Pin_15__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_15__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_15__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_15__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_15__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_15__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_15__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_15__MASK, 0x04
.set Pin_15__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_15__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_15__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_15__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_15__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_15__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_15__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_15__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_15__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_15__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_15__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_15__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_15__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_15__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_15__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_15__PC, CYREG_GPIO_PRT0_PC
.set Pin_15__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_15__PORT, 0
.set Pin_15__PS, CYREG_GPIO_PRT0_PS
.set Pin_15__SHIFT, 2

/* Pin_16 */
.set Pin_16__0__DR, CYREG_GPIO_PRT0_DR
.set Pin_16__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_16__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_16__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_16__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_16__0__HSIOM_MASK, 0x0000F000
.set Pin_16__0__HSIOM_SHIFT, 12
.set Pin_16__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_16__0__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_16__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_16__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_16__0__MASK, 0x08
.set Pin_16__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_16__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_16__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_16__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_16__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_16__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_16__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_16__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_16__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_16__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_16__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_16__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_16__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_16__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_16__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_16__0__PC, CYREG_GPIO_PRT0_PC
.set Pin_16__0__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_16__0__PORT, 0
.set Pin_16__0__PS, CYREG_GPIO_PRT0_PS
.set Pin_16__0__SHIFT, 3
.set Pin_16__DR, CYREG_GPIO_PRT0_DR
.set Pin_16__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_16__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_16__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_16__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_16__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_16__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_16__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_16__MASK, 0x08
.set Pin_16__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_16__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_16__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_16__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_16__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_16__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_16__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_16__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_16__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_16__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_16__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_16__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_16__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_16__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_16__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_16__PC, CYREG_GPIO_PRT0_PC
.set Pin_16__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_16__PORT, 0
.set Pin_16__PS, CYREG_GPIO_PRT0_PS
.set Pin_16__SHIFT, 3

/* Pin_17 */
.set Pin_17__0__DR, CYREG_GPIO_PRT3_DR
.set Pin_17__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_17__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_17__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_17__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_17__0__HSIOM_MASK, 0x0000000F
.set Pin_17__0__HSIOM_SHIFT, 0
.set Pin_17__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_17__0__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_17__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_17__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_17__0__MASK, 0x01
.set Pin_17__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_17__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_17__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_17__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_17__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_17__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_17__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_17__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_17__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_17__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_17__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_17__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_17__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_17__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_17__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_17__0__PC, CYREG_GPIO_PRT3_PC
.set Pin_17__0__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_17__0__PORT, 3
.set Pin_17__0__PS, CYREG_GPIO_PRT3_PS
.set Pin_17__0__SHIFT, 0
.set Pin_17__DR, CYREG_GPIO_PRT3_DR
.set Pin_17__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_17__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_17__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_17__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_17__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_17__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_17__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_17__MASK, 0x01
.set Pin_17__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_17__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_17__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_17__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_17__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_17__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_17__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_17__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_17__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_17__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_17__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_17__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_17__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_17__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_17__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_17__PC, CYREG_GPIO_PRT3_PC
.set Pin_17__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_17__PORT, 3
.set Pin_17__PS, CYREG_GPIO_PRT3_PS
.set Pin_17__SHIFT, 0

/* Pin_18 */
.set Pin_18__0__DR, CYREG_GPIO_PRT3_DR
.set Pin_18__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_18__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_18__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_18__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_18__0__HSIOM_MASK, 0x000000F0
.set Pin_18__0__HSIOM_SHIFT, 4
.set Pin_18__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_18__0__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_18__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_18__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_18__0__MASK, 0x02
.set Pin_18__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_18__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_18__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_18__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_18__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_18__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_18__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_18__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_18__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_18__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_18__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_18__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_18__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_18__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_18__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_18__0__PC, CYREG_GPIO_PRT3_PC
.set Pin_18__0__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_18__0__PORT, 3
.set Pin_18__0__PS, CYREG_GPIO_PRT3_PS
.set Pin_18__0__SHIFT, 1
.set Pin_18__DR, CYREG_GPIO_PRT3_DR
.set Pin_18__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_18__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_18__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_18__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_18__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_18__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_18__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_18__MASK, 0x02
.set Pin_18__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_18__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_18__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_18__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_18__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_18__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_18__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_18__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_18__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_18__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_18__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_18__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_18__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_18__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_18__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_18__PC, CYREG_GPIO_PRT3_PC
.set Pin_18__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_18__PORT, 3
.set Pin_18__PS, CYREG_GPIO_PRT3_PS
.set Pin_18__SHIFT, 1

/* Pin_19 */
.set Pin_19__0__DR, CYREG_GPIO_PRT3_DR
.set Pin_19__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_19__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_19__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_19__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_19__0__HSIOM_MASK, 0x000F0000
.set Pin_19__0__HSIOM_SHIFT, 16
.set Pin_19__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_19__0__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_19__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_19__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_19__0__MASK, 0x10
.set Pin_19__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_19__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_19__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_19__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_19__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_19__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_19__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_19__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_19__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_19__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_19__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_19__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_19__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_19__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_19__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_19__0__PC, CYREG_GPIO_PRT3_PC
.set Pin_19__0__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_19__0__PORT, 3
.set Pin_19__0__PS, CYREG_GPIO_PRT3_PS
.set Pin_19__0__SHIFT, 4
.set Pin_19__DR, CYREG_GPIO_PRT3_DR
.set Pin_19__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_19__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_19__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_19__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_19__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_19__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_19__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_19__MASK, 0x10
.set Pin_19__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_19__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_19__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_19__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_19__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_19__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_19__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_19__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_19__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_19__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_19__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_19__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_19__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_19__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_19__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_19__PC, CYREG_GPIO_PRT3_PC
.set Pin_19__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_19__PORT, 3
.set Pin_19__PS, CYREG_GPIO_PRT3_PS
.set Pin_19__SHIFT, 4

/* Pin_20 */
.set Pin_20__0__DR, CYREG_GPIO_PRT3_DR
.set Pin_20__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_20__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_20__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_20__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_20__0__HSIOM_MASK, 0x00F00000
.set Pin_20__0__HSIOM_SHIFT, 20
.set Pin_20__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_20__0__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_20__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_20__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_20__0__MASK, 0x20
.set Pin_20__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_20__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_20__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_20__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_20__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_20__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_20__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_20__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_20__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_20__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_20__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_20__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_20__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_20__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_20__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_20__0__PC, CYREG_GPIO_PRT3_PC
.set Pin_20__0__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_20__0__PORT, 3
.set Pin_20__0__PS, CYREG_GPIO_PRT3_PS
.set Pin_20__0__SHIFT, 5
.set Pin_20__DR, CYREG_GPIO_PRT3_DR
.set Pin_20__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_20__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_20__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_20__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_20__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_20__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_20__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_20__MASK, 0x20
.set Pin_20__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_20__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_20__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_20__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_20__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_20__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_20__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_20__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_20__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_20__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_20__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_20__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_20__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_20__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_20__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_20__PC, CYREG_GPIO_PRT3_PC
.set Pin_20__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_20__PORT, 3
.set Pin_20__PS, CYREG_GPIO_PRT3_PS
.set Pin_20__SHIFT, 5

/* AddrLow */
.set AddrLow_Sync_ctrl_reg__0__MASK, 0x01
.set AddrLow_Sync_ctrl_reg__0__POS, 0
.set AddrLow_Sync_ctrl_reg__1__MASK, 0x02
.set AddrLow_Sync_ctrl_reg__1__POS, 1
.set AddrLow_Sync_ctrl_reg__2__MASK, 0x04
.set AddrLow_Sync_ctrl_reg__2__POS, 2
.set AddrLow_Sync_ctrl_reg__3__MASK, 0x08
.set AddrLow_Sync_ctrl_reg__3__POS, 3
.set AddrLow_Sync_ctrl_reg__4__MASK, 0x10
.set AddrLow_Sync_ctrl_reg__4__POS, 4
.set AddrLow_Sync_ctrl_reg__5__MASK, 0x20
.set AddrLow_Sync_ctrl_reg__5__POS, 5
.set AddrLow_Sync_ctrl_reg__6__MASK, 0x40
.set AddrLow_Sync_ctrl_reg__6__POS, 6
.set AddrLow_Sync_ctrl_reg__7__MASK, 0x80
.set AddrLow_Sync_ctrl_reg__7__POS, 7
.set AddrLow_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set AddrLow_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL3
.set AddrLow_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set AddrLow_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL3
.set AddrLow_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set AddrLow_Sync_ctrl_reg__MASK, 0xFF
.set AddrLow_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set AddrLow_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set AddrLow_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK3

/* Clock_1 */
.set Clock_1__DIV_ID, 0x00000040
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set Clock_1__PA_DIV_ID, 0x000000FF

/* AddrHigh */
.set AddrHigh_Sync_ctrl_reg__0__MASK, 0x01
.set AddrHigh_Sync_ctrl_reg__0__POS, 0
.set AddrHigh_Sync_ctrl_reg__1__MASK, 0x02
.set AddrHigh_Sync_ctrl_reg__1__POS, 1
.set AddrHigh_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set AddrHigh_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL2
.set AddrHigh_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL2
.set AddrHigh_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL2
.set AddrHigh_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL2
.set AddrHigh_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK2
.set AddrHigh_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK2
.set AddrHigh_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK2
.set AddrHigh_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK2
.set AddrHigh_Sync_ctrl_reg__2__MASK, 0x04
.set AddrHigh_Sync_ctrl_reg__2__POS, 2
.set AddrHigh_Sync_ctrl_reg__3__MASK, 0x08
.set AddrHigh_Sync_ctrl_reg__3__POS, 3
.set AddrHigh_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set AddrHigh_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL2
.set AddrHigh_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set AddrHigh_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL2
.set AddrHigh_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set AddrHigh_Sync_ctrl_reg__MASK, 0x0F
.set AddrHigh_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set AddrHigh_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set AddrHigh_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK2

/* DataInput */
.set DataInput_sts_sts_reg__0__MASK, 0x01
.set DataInput_sts_sts_reg__0__POS, 0
.set DataInput_sts_sts_reg__1__MASK, 0x02
.set DataInput_sts_sts_reg__1__POS, 1
.set DataInput_sts_sts_reg__2__MASK, 0x04
.set DataInput_sts_sts_reg__2__POS, 2
.set DataInput_sts_sts_reg__3__MASK, 0x08
.set DataInput_sts_sts_reg__3__POS, 3
.set DataInput_sts_sts_reg__4__MASK, 0x10
.set DataInput_sts_sts_reg__4__POS, 4
.set DataInput_sts_sts_reg__5__MASK, 0x20
.set DataInput_sts_sts_reg__5__POS, 5
.set DataInput_sts_sts_reg__6__MASK, 0x40
.set DataInput_sts_sts_reg__6__POS, 6
.set DataInput_sts_sts_reg__7__MASK, 0x80
.set DataInput_sts_sts_reg__7__POS, 7
.set DataInput_sts_sts_reg__MASK, 0xFF
.set DataInput_sts_sts_reg__MASK_REG, CYREG_UDB_W8_MSK3
.set DataInput_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set DataInput_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set DataInput_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set DataInput_sts_sts_reg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST3
.set DataInput_sts_sts_reg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST3
.set DataInput_sts_sts_reg__STATUS_REG, CYREG_UDB_W8_ST3

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x112D11A1
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4M
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4M_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 13
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8can_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
