From 8dc53f086dc2995f2de916dfd88cd0e90b947d57 Mon Sep 17 00:00:00 2001
From: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Date: Mon, 31 Jan 2022 15:12:57 +0200
Subject: [PATCH 02/11] dt-bindings: s32gen1: Add macros for DFS1 and DFS3
 rates

Issue: ALB-8441
Upstream-Status: Pending 

Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 include/dt-bindings/clock/s32gen1-clock-freq.h | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

diff --git a/include/dt-bindings/clock/s32gen1-clock-freq.h b/include/dt-bindings/clock/s32gen1-clock-freq.h
index 968720501..6badbcfd2 100644
--- a/include/dt-bindings/clock/s32gen1-clock-freq.h
+++ b/include/dt-bindings/clock/s32gen1-clock-freq.h
@@ -1,6 +1,6 @@
 /* SPDX-License-Identifier: BSD-3-Clause */
 /*
- * Copyright 2020-2021 NXP
+ * Copyright 2020-2022 NXP
  */
 #ifndef S32GEN1_CLOCK_FREQ_H
 #define S32GEN1_CLOCK_FREQ_H
@@ -14,6 +14,7 @@
 #define S32GEN1_SDHC_CLK_FREQ			(400 * MHZ)
 #define S32GEN1_DDR_PLL_VCO_FREQ		(1600 * MHZ)
 #define S32GEN1_DDR_FREQ			(800 * MHZ)
+#define S32GEN1_PERIPH_DFS1_FREQ		(800 * MHZ)
 #define S32GEN1_PERIPH_DFS3_FREQ		(800 * MHZ)
 
 #if defined(PLAT_s32g2)
-- 
2.17.1

