

================================================================
== Report Version
================================================================
* Tool:          Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
* Version:       2012.4
* Build date:    Fri Dec 07 12:41:34 PM 2012
* Copyright (C): 2012 Xilinx Inc. All rights reserved.


================================================================
== General Information
================================================================
* Project:  matrix_mul
* Solution: solution1
* Date:     Mon Dec 07 20:23:37 2015



================================================================
== User Assignments
================================================================
* Product Family:           zynq zynq_fpv6 
* Part:                     xc7z020clg484-1
* Top Model name:           matrix_mul
* Target clock period (ns): 10.00
* Clock uncertainty (ns):   3.00


================================================================
== Performance Estimates
================================================================
+ Summary of timing analysis: 
    * Estimated clock period (ns): 6.36
+ Summary of overall latency (clock cycles): 
    * Best-case latency:    ?
    * Average-case latency: ?
    * Worst-case latency:   ?


================================================================
== Area Estimates
================================================================
* Summary: 
(Target device: xc7z020clg484-1)
+---+-----------------+---------+-------+--------+-------+-------+
| ID|             Name| BRAM_18K| DSP48E|      FF|    LUT|  SLICE|
+---+-----------------+---------+-------+--------+-------+-------+
|  0|        Component|        -|     48|   10377|  17430|      -|
|  1|       Expression|        -|      -|       -|      -|      -|
|  2|             FIFO|        -|      -|       -|      -|      -|
|  3|           Memory|      576|      -|       0|      0|      -|
|  4|      Multiplexer|        -|      -|       -|      -|      -|
|  5|         Register|        -|      -|      34|      -|      -|
|  6|      ShiftMemory|        -|      -|       -|      -|      -|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|            Total|      576|     48|   10411|  17430|      0|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|        Available|      280|    220|  106400|  53200|  13300|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|  Utilization (%)|      205|     21|       9|     32|      0|
+---+-----------------+---------+-------+--------+-------+-------+

+ Details: 
    * Component: 
    +---+-------------------------------------------------+-------+-------+-------+
    | ID|                                             Name| DSP48E|     FF|    LUT|
    +---+-------------------------------------------------+-------+-------+-------+
    |  0|  grp_matrix_mul_thread_fu_74 (matrix_mul_thread)|     48|  10377|  17430|
    +---+-------------------------------------------------+-------+-------+-------+
    |  -|                                            Total|     48|  10377|  17430|
    +---+-------------------------------------------------+-------+-------+-------+

    * Expression: 
    N/A

    * FIFO: 
    N/A

    * Memory: 
    +---+--------------+-------+-----+------+-------------+---------+---+----+
    | ID|          Name|  Words| Bits| Banks| W*Bits*Banks| BRAM_18K| FF| LUT|
    +---+--------------+-------+-----+------+-------------+---------+---+----+
    |  0|  m_operand1_U|  90000|   32|     1|      2880000|      192|  0|   0|
    |  1|  m_operand2_U|  90000|   32|     1|      2880000|      192|  0|   0|
    |  2|    m_result_U|  90000|   32|     1|      2880000|      192|  0|   0|
    +---+--------------+-------+-----+------+-------------+---------+---+----+
    |  -|         Total| 270000|   96|     3|      8640000|      576|  0|   0|
    +---+--------------+-------+-----+------+-------------+---------+---+----+

    * Multiplexer: 
    N/A

    * Register: 
    +---+-------------------+-----+-------+----+
    | ID|               Name| Bits| Consts|  FF|
    +---+-------------------+-----+-------+----+
    |  0|   ReadEnablePort_0|    1|      0|   1|
    |  1|    WriteDataPort_0|   32|      0|  32|
    |  2|  WriteEnablePort_0|    1|      0|   1|
    +---+-------------------+-----+-------+----+
    |  -|              Total|   34|      0|  34|
    +---+-------------------+-----+-------+----+

    * ShiftMemory: 
    N/A

* Hierarchical Multiplexer Count: 
+---+-------------------------------------------------+-----+-----+-------+
| ID|                                             Name| Size| Bits|  Count|
+---+-------------------------------------------------+-----+-----+-------+
|  0|                                     (This level)|    0|    0|      0|
|  1|  grp_matrix_mul_thread_fu_74 (matrix_mul_thread)|  803|  262|  12038|
+---+-------------------------------------------------+-----+-----+-------+
|  -|                                            Total|  803|  262|  12038|
+---+-------------------------------------------------+-----+-----+-------+



================================================================
== Power Estimate
================================================================
* Summary: 
+---+-------------+------+
| ID|         Name| Power|
+---+-------------+------+
|  0|    Component|  2783|
|  1|   Expression|     -|
|  2|         FIFO|     -|
|  3|       Memory|    57|
|  4|  Multiplexer|     -|
|  5|     Register|     3|
|  6|  ShiftMemory|     -|
+---+-------------+------+
|  -|        Total|  2843|
+---+-------------+------+

* Hierarchical Register Count: 
+---+-------------------------------------------------+------+
| ID|                                             Name| Count|
+---+-------------------------------------------------+------+
|  0|                                     (This level)|    34|
|  1|  grp_matrix_mul_thread_fu_74 (matrix_mul_thread)|  9837|
+---+-------------------------------------------------+------+
|  -|                                            Total|  9871|
+---+-------------------------------------------------+------+



================================================================
== Interface Summary
================================================================
* Interfaces: 
+---+-------------------+------------------------+--------------+------+------------+----------+-----+-----+
| ID|          RTL Ports|                  Object|          Type| Scope| IO Protocol| IO Config|  Dir| Bits|
+---+-------------------+------------------------+--------------+------+------------+----------+-----+-----+
|  0|         nResetPort|  matrix_mul::matrix_mul|  return value|     -|           -|         -|   in|    1|
|  1|          ClockPort|                       -|             -|     -|           -|         -|   in|    1|
|  2|   ReadEnablePort_0|        ReadEnablePort_0|       pointer|     -|           -|         -|  out|    1|
|  3|    ReadEmptyPort_0|         ReadEmptyPort_0|       pointer|     -|           -|         -|   in|    1|
|  4|     ReadDataPort_0|          ReadDataPort_0|       pointer|     -|           -|         -|   in|   32|
|  5|  WriteEnablePort_0|       WriteEnablePort_0|       pointer|     -|           -|         -|  out|    1|
|  6|    WriteFullPort_0|         WriteFullPort_0|       pointer|     -|           -|         -|   in|    1|
|  7|    WriteDataPort_0|         WriteDataPort_0|       pointer|     -|           -|         -|  out|   32|
+---+-------------------+------------------------+--------------+------+------------+----------+-----+-----+

