// Seed: 3057294137
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input tri id_2,
    output tri1 id_3,
    input wor id_4
);
  tri  id_6 = 1'b0;
  wire id_7;
  always @("" == id_2);
  assign id_1 = id_0;
  wand id_8 = 1;
endmodule
module module_1 (
    output tri1  id_0,
    output uwire id_1
    , id_5,
    output tri   id_2,
    input  tri0  id_3
);
  genvar id_6;
  assign id_2 = 1;
  wire id_7;
  always @(1 or negedge id_3) id_1 = 1;
  wire id_8;
  module_0(
      id_3, id_0, id_3, id_0, id_3
  );
endmodule
