# Getting Started
## Module Declaration
```Verilog
module top_module(
    output one
    );
assign one = 1
endmodule
```