{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563247160334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563247160347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 15 23:19:20 2019 " "Processing started: Mon Jul 15 23:19:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563247160347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563247160347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ping-pong-game -c game " "Command: quartus_map --read_settings_files=on --write_settings_files=off ping-pong-game -c game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563247160347 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1563247162972 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563247162972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW game_ball.v(3) " "Verilog HDL Declaration information at game_ball.v(3): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "game_ball.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_ball.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563247170813 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game_ball.v(192) " "Verilog HDL information at game_ball.v(192): always construct contains both blocking and non-blocking assignments" {  } { { "game_ball.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_ball.v" 192 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1563247170814 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW game_paddle.v(3) " "Verilog HDL Declaration information at game_paddle.v(3): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "game_paddle.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_paddle.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563247170815 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW game_paddle_top.v(3) " "Verilog HDL Declaration information at game_paddle_top.v(3): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "game_paddle_top.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_paddle_top.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563247170817 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE draw_border.v(4) " "Verilog HDL Declaration information at draw_border.v(4): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "draw_border.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/draw_border.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563247170819 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW game_ball_1.v(3) " "Verilog HDL Declaration information at game_ball_1.v(3): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "game_ball_1.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_ball_1.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563247170822 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game_ball_1.v(191) " "Verilog HDL information at game_ball_1.v(191): always construct contains both blocking and non-blocking assignments" {  } { { "game_ball_1.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_ball_1.v" 191 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1563247170823 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game_over.v(36) " "Verilog HDL information at game_over.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "game_over.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_over.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1563247170824 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game_start.v(35) " "Verilog HDL information at game_start.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "game_start.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_start.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1563247170826 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "game.v(486) " "Verilog HDL Module Instantiation warning at game.v(486): ignored dangling comma in List of Port Connections" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 486 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1563247170828 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "game.v(580) " "Verilog HDL Module Instantiation warning at game.v(580): ignored dangling comma in List of Port Connections" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 580 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1563247170828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_all ERASE_ALL game.v(172) " "Verilog HDL Declaration information at game.v(172): object \"erase_all\" differs only in case from object \"ERASE_ALL\" in the same scope" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563247170829 ""}
{ "Warning" "WSGN_SEARCH_FILE" "game.v 22 22 " "Using design file game.v, which is not specified as a design file for the current project, but contains definitions for 22 design units and 22 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 timer_s " "Found entity 1: timer_s" {  } { { "timer.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563247170843 ""} { "Info" "ISGN_ENTITY_NAME" "2 timer_l " "Found entity 2: timer_l" {  } { { "timer.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/timer.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563247170843 ""} { "Info" "ISGN_ENTITY_NAME" "3 control_ball " "Found entity 3: control_ball" {  } { { "game_ball.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_ball.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563247170843 ""} { "Info" "ISGN_ENTITY_NAME" "4 datapath_ball " "Found entity 4: datapath_ball" {  } { { "game_ball.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_ball.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563247170843 ""} { "Info" "ISGN_ENTITY_NAME" "5 xy_counter_ball " "Found entity 5: xy_counter_ball" {  } { { "game_ball.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_ball.v" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563247170843 ""} { "Info" "ISGN_ENTITY_NAME" "6 control_paddle " "Found entity 6: control_paddle" {  } { { "game_paddle.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_paddle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563247170843 ""} { "Info" "ISGN_ENTITY_NAME" "7 datapath_paddle " "Found entity 7: datapath_paddle" {  } { { "game_paddle.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_paddle.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563247170843 ""} { "Info" "ISGN_ENTITY_NAME" "8 paddle_draw " "Found entity 8: paddle_draw" {  } { { "game_paddle.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_paddle.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563247170843 ""} { "Info" "ISGN_ENTITY_NAME" "9 xy_counter_paddle " "Found entity 9: xy_counter_paddle" {  } { { "game_paddle.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_paddle.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563247170843 ""} { "Info" "ISGN_ENTITY_NAME" "10 control_paddle_top " "Found entity 10: control_paddle_top" {  } { { "game_paddle_top.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_paddle_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563247170843 ""} { "Info" "ISGN_ENTITY_NAME" "11 datapath_paddle_top " "Found entity 11: datapath_paddle_top" {  } { { "game_paddle_top.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_paddle_top.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563247170843 ""} { "Info" "ISGN_ENTITY_NAME" "12 paddle_draw_top " "Found entity 12: paddle_draw_top" {  } { { "game_paddle_top.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_paddle_top.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563247170843 ""} { "Info" "ISGN_ENTITY_NAME" "13 xy_counter_paddle_top " "Found entity 13: xy_counter_paddle_top" {  } { { "game_paddle_top.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_paddle_top.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563247170843 ""} { "Info" "ISGN_ENTITY_NAME" "14 draw_border " "Found entity 14: draw_border" {  } { { "draw_border.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/draw_border.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563247170843 ""} { "Info" "ISGN_ENTITY_NAME" "15 erase_all " "Found entity 15: erase_all" {  } { { "erase_all.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/erase_all.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563247170843 ""} { "Info" "ISGN_ENTITY_NAME" "16 control_ball_1 " "Found entity 16: control_ball_1" {  } { { "game_ball_1.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_ball_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563247170843 ""} { "Info" "ISGN_ENTITY_NAME" "17 datapath_ball_1 " "Found entity 17: datapath_ball_1" {  } { { "game_ball_1.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_ball_1.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563247170843 ""} { "Info" "ISGN_ENTITY_NAME" "18 xy_counter_ball_1 " "Found entity 18: xy_counter_ball_1" {  } { { "game_ball_1.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_ball_1.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563247170843 ""} { "Info" "ISGN_ENTITY_NAME" "19 game_over " "Found entity 19: game_over" {  } { { "game_over.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_over.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563247170843 ""} { "Info" "ISGN_ENTITY_NAME" "20 game_start " "Found entity 20: game_start" {  } { { "game_start.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_start.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563247170843 ""} { "Info" "ISGN_ENTITY_NAME" "21 game " "Found entity 21: game" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563247170843 ""} { "Info" "ISGN_ENTITY_NAME" "22 control_game " "Found entity 22: control_game" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563247170843 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563247170843 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "change_color_signal game_ball.v(121) " "Verilog HDL Implicit Net warning at game_ball.v(121): created implicit net for \"change_color_signal\"" {  } { { "game_ball.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_ball.v" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563247170845 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "counter1_done draw_border.v(116) " "Verilog HDL Implicit Net warning at draw_border.v(116): created implicit net for \"counter1_done\"" {  } { { "draw_border.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/draw_border.v" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563247170845 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "counter2_done draw_border.v(128) " "Verilog HDL Implicit Net warning at draw_border.v(128): created implicit net for \"counter2_done\"" {  } { { "draw_border.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/draw_border.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563247170845 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "change_color_signal game_ball_1.v(120) " "Verilog HDL Implicit Net warning at game_ball_1.v(120): created implicit net for \"change_color_signal\"" {  } { { "game_ball_1.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_ball_1.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563247170845 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "paddle_done game.v(375) " "Verilog HDL Implicit Net warning at game.v(375): created implicit net for \"paddle_done\"" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 375 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563247170845 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ball_done game.v(403) " "Verilog HDL Implicit Net warning at game.v(403): created implicit net for \"ball_done\"" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 403 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563247170845 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "game.v(127) " "Verilog HDL Instantiation warning at game.v(127): instance has no name" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 127 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1563247170850 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "game " "Elaborating entity \"game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563247170871 ""}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "player_0_scores game.v(132) " "Verilog HDL Event Control warning at game.v(132): posedge or negedge of vector \"player_0_scores\" depends solely on its least-significant bit" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 132 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1563247170876 "|game"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "player_1_scores game.v(141) " "Verilog HDL Event Control warning at game.v(141): posedge or negedge of vector \"player_1_scores\" depends solely on its least-significant bit" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 141 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1563247170876 "|game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "winner game.v(154) " "Verilog HDL Always Construct warning at game.v(154): inferring latch(es) for variable \"winner\", which holds its previous value in one or more paths through the always construct" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 154 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563247170877 "|game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..0\] game.v(49) " "Output port \"LEDR\[8..0\]\" at game.v(49) has no driver" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1563247170877 "|game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner game.v(156) " "Inferred latch for \"winner\" at game.v(156)" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563247170877 "|game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_game control_game:comb_8 " "Elaborating entity \"control_game\" for hierarchy \"control_game:comb_8\"" {  } { { "game.v" "comb_8" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563247170908 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_game_over game.v(217) " "Verilog HDL or VHDL warning at game.v(217): object \"reset_game_over\" assigned a value but never read" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563247170908 "|game|control_game:comb_8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AI_left game.v(494) " "Verilog HDL Always Construct warning at game.v(494): inferring latch(es) for variable \"AI_left\", which holds its previous value in one or more paths through the always construct" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 494 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563247170911 "|game|control_game:comb_8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AI_right game.v(494) " "Verilog HDL Always Construct warning at game.v(494): inferring latch(es) for variable \"AI_right\", which holds its previous value in one or more paths through the always construct" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 494 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563247170911 "|game|control_game:comb_8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_out game.v(596) " "Verilog HDL Always Construct warning at game.v(596): inferring latch(es) for variable \"x_out\", which holds its previous value in one or more paths through the always construct" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 596 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563247170912 "|game|control_game:comb_8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_out game.v(596) " "Verilog HDL Always Construct warning at game.v(596): inferring latch(es) for variable \"y_out\", which holds its previous value in one or more paths through the always construct" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 596 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563247170912 "|game|control_game:comb_8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "color_out game.v(596) " "Verilog HDL Always Construct warning at game.v(596): inferring latch(es) for variable \"color_out\", which holds its previous value in one or more paths through the always construct" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 596 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563247170912 "|game|control_game:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_out\[0\] game.v(601) " "Inferred latch for \"color_out\[0\]\" at game.v(601)" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 601 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563247170914 "|game|control_game:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_out\[1\] game.v(601) " "Inferred latch for \"color_out\[1\]\" at game.v(601)" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 601 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563247170914 "|game|control_game:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_out\[2\] game.v(601) " "Inferred latch for \"color_out\[2\]\" at game.v(601)" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 601 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563247170914 "|game|control_game:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[0\] game.v(601) " "Inferred latch for \"y_out\[0\]\" at game.v(601)" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 601 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563247170914 "|game|control_game:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[1\] game.v(601) " "Inferred latch for \"y_out\[1\]\" at game.v(601)" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 601 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563247170914 "|game|control_game:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[2\] game.v(601) " "Inferred latch for \"y_out\[2\]\" at game.v(601)" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 601 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563247170914 "|game|control_game:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[3\] game.v(601) " "Inferred latch for \"y_out\[3\]\" at game.v(601)" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 601 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563247170914 "|game|control_game:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[4\] game.v(601) " "Inferred latch for \"y_out\[4\]\" at game.v(601)" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 601 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563247170914 "|game|control_game:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[5\] game.v(601) " "Inferred latch for \"y_out\[5\]\" at game.v(601)" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 601 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563247170914 "|game|control_game:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[6\] game.v(601) " "Inferred latch for \"y_out\[6\]\" at game.v(601)" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 601 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563247170914 "|game|control_game:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[0\] game.v(601) " "Inferred latch for \"x_out\[0\]\" at game.v(601)" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 601 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563247170914 "|game|control_game:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[1\] game.v(601) " "Inferred latch for \"x_out\[1\]\" at game.v(601)" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 601 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563247170915 "|game|control_game:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[2\] game.v(601) " "Inferred latch for \"x_out\[2\]\" at game.v(601)" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 601 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563247170915 "|game|control_game:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[3\] game.v(601) " "Inferred latch for \"x_out\[3\]\" at game.v(601)" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 601 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563247170915 "|game|control_game:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[4\] game.v(601) " "Inferred latch for \"x_out\[4\]\" at game.v(601)" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 601 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563247170915 "|game|control_game:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[5\] game.v(601) " "Inferred latch for \"x_out\[5\]\" at game.v(601)" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 601 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563247170915 "|game|control_game:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[6\] game.v(601) " "Inferred latch for \"x_out\[6\]\" at game.v(601)" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 601 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563247170915 "|game|control_game:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[7\] game.v(601) " "Inferred latch for \"x_out\[7\]\" at game.v(601)" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 601 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563247170915 "|game|control_game:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AI_right game.v(556) " "Inferred latch for \"AI_right\" at game.v(556)" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 556 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563247170915 "|game|control_game:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AI_left game.v(556) " "Inferred latch for \"AI_left\" at game.v(556)" {  } { { "game.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 556 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563247170915 "|game|control_game:comb_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_s control_game:comb_8\|timer_s:t374 " "Elaborating entity \"timer_s\" for hierarchy \"control_game:comb_8\|timer_s:t374\"" {  } { { "game.v" "t374" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563247170933 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 timer.v(20) " "Verilog HDL assignment warning at timer.v(20): truncated value with size 32 to match size of target (1)" {  } { { "timer.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/timer.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563247170933 "|game|control_game:comb_8|timer_s:t374"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_l control_game:comb_8\|timer_l:t26384 " "Elaborating entity \"timer_l\" for hierarchy \"control_game:comb_8\|timer_l:t26384\"" {  } { { "game.v" "t26384" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563247170944 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 timer.v(47) " "Verilog HDL assignment warning at timer.v(47): truncated value with size 32 to match size of target (1)" {  } { { "timer.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/timer.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563247170944 "|game|control_game:comb_8|timer_l:t26384"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_start control_game:comb_8\|game_start:g1 " "Elaborating entity \"game_start\" for hierarchy \"control_game:comb_8\|game_start:g1\"" {  } { { "game.v" "g1" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563247170956 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color game_start.v(81) " "Verilog HDL or VHDL warning at game_start.v(81): object \"color\" assigned a value but never read" {  } { { "game_start.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_start.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563247170957 "|game|control_game:comb_8|game_start:g1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "game_start.v(93) " "Verilog HDL Case Statement warning at game_start.v(93): incomplete case statement has no default case item" {  } { { "game_start.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_start.v" 93 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1563247170959 "|game|control_game:comb_8|game_start:g1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "game_start.v(93) " "Verilog HDL Case Statement information at game_start.v(93): all case item expressions in this case statement are onehot" {  } { { "game_start.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_start.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1563247170959 "|game|control_game:comb_8|game_start:g1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 game_start.v(294) " "Verilog HDL assignment warning at game_start.v(294): truncated value with size 6 to match size of target (5)" {  } { { "game_start.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_start.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563247170959 "|game|control_game:comb_8|game_start:g1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 game_start.v(295) " "Verilog HDL assignment warning at game_start.v(295): truncated value with size 6 to match size of target (5)" {  } { { "game_start.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_start.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563247170960 "|game|control_game:comb_8|game_start:g1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_over control_game:comb_8\|game_over:g0 " "Elaborating entity \"game_over\" for hierarchy \"control_game:comb_8\|game_over:g0\"" {  } { { "game.v" "g0" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563247170978 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "game_over.v(98) " "Verilog HDL Case Statement warning at game_over.v(98): incomplete case statement has no default case item" {  } { { "game_over.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_over.v" 98 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1563247170980 "|game|control_game:comb_8|game_over:g0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "game_over.v(98) " "Verilog HDL Case Statement information at game_over.v(98): all case item expressions in this case statement are onehot" {  } { { "game_over.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_over.v" 98 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1563247170980 "|game|control_game:comb_8|game_over:g0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_border control_game:comb_8\|draw_border:d0 " "Elaborating entity \"draw_border\" for hierarchy \"control_game:comb_8\|draw_border:d0\"" {  } { { "game.v" "d0" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563247170998 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "draw_border.v(52) " "Verilog HDL Case Statement warning at draw_border.v(52): incomplete case statement has no default case item" {  } { { "draw_border.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/draw_border.v" 52 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1563247170999 "|game|control_game:comb_8|draw_border:d0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "draw_border.v(52) " "Verilog HDL Case Statement information at draw_border.v(52): all case item expressions in this case statement are onehot" {  } { { "draw_border.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/draw_border.v" 52 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1563247170999 "|game|control_game:comb_8|draw_border:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "writeEn draw_border.v(45) " "Verilog HDL Always Construct warning at draw_border.v(45): inferring latch(es) for variable \"writeEn\", which holds its previous value in one or more paths through the always construct" {  } { { "draw_border.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/draw_border.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563247170999 "|game|control_game:comb_8|draw_border:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 draw_border.v(134) " "Verilog HDL assignment warning at draw_border.v(134): truncated value with size 8 to match size of target (7)" {  } { { "draw_border.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/draw_border.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563247170999 "|game|control_game:comb_8|draw_border:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeEn draw_border.v(45) " "Inferred latch for \"writeEn\" at draw_border.v(45)" {  } { { "draw_border.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/draw_border.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563247171000 "|game|control_game:comb_8|draw_border:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_paddle control_game:comb_8\|control_paddle:c0 " "Elaborating entity \"control_paddle\" for hierarchy \"control_game:comb_8\|control_paddle:c0\"" {  } { { "game.v" "c0" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563247171013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_paddle_top control_game:comb_8\|control_paddle_top:c2 " "Elaborating entity \"control_paddle_top\" for hierarchy \"control_game:comb_8\|control_paddle_top:c2\"" {  } { { "game.v" "c2" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563247171025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_ball control_game:comb_8\|control_ball:c1 " "Elaborating entity \"control_ball\" for hierarchy \"control_game:comb_8\|control_ball:c1\"" {  } { { "game.v" "c1" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563247171038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_ball control_game:comb_8\|datapath_ball:p0 " "Elaborating entity \"datapath_ball\" for hierarchy \"control_game:comb_8\|datapath_ball:p0\"" {  } { { "game.v" "p0" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563247171051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xy_counter_ball control_game:comb_8\|datapath_ball:p0\|xy_counter_ball:movement " "Elaborating entity \"xy_counter_ball\" for hierarchy \"control_game:comb_8\|datapath_ball:p0\|xy_counter_ball:movement\"" {  } { { "game_ball.v" "movement" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_ball.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563247171061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_ball_1 control_game:comb_8\|control_ball_1:c3 " "Elaborating entity \"control_ball_1\" for hierarchy \"control_game:comb_8\|control_ball_1:c3\"" {  } { { "game.v" "c3" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563247171074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_ball_1 control_game:comb_8\|datapath_ball_1:p_1 " "Elaborating entity \"datapath_ball_1\" for hierarchy \"control_game:comb_8\|datapath_ball_1:p_1\"" {  } { { "game.v" "p_1" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563247171087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xy_counter_ball_1 control_game:comb_8\|datapath_ball_1:p_1\|xy_counter_ball_1:movement " "Elaborating entity \"xy_counter_ball_1\" for hierarchy \"control_game:comb_8\|datapath_ball_1:p_1\|xy_counter_ball_1:movement\"" {  } { { "game_ball_1.v" "movement" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_ball_1.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563247171098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_paddle control_game:comb_8\|datapath_paddle:p1 " "Elaborating entity \"datapath_paddle\" for hierarchy \"control_game:comb_8\|datapath_paddle:p1\"" {  } { { "game.v" "p1" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563247171112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xy_counter_paddle control_game:comb_8\|datapath_paddle:p1\|xy_counter_paddle:movement " "Elaborating entity \"xy_counter_paddle\" for hierarchy \"control_game:comb_8\|datapath_paddle:p1\|xy_counter_paddle:movement\"" {  } { { "game_paddle.v" "movement" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_paddle.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563247171120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paddle_draw control_game:comb_8\|datapath_paddle:p1\|paddle_draw:data " "Elaborating entity \"paddle_draw\" for hierarchy \"control_game:comb_8\|datapath_paddle:p1\|paddle_draw:data\"" {  } { { "game_paddle.v" "data" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_paddle.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563247171139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_paddle_top control_game:comb_8\|datapath_paddle_top:p2 " "Elaborating entity \"datapath_paddle_top\" for hierarchy \"control_game:comb_8\|datapath_paddle_top:p2\"" {  } { { "game.v" "p2" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563247171148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xy_counter_paddle_top control_game:comb_8\|datapath_paddle_top:p2\|xy_counter_paddle_top:movement1 " "Elaborating entity \"xy_counter_paddle_top\" for hierarchy \"control_game:comb_8\|datapath_paddle_top:p2\|xy_counter_paddle_top:movement1\"" {  } { { "game_paddle_top.v" "movement1" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_paddle_top.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563247171158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paddle_draw_top control_game:comb_8\|datapath_paddle_top:p2\|paddle_draw_top:data1 " "Elaborating entity \"paddle_draw_top\" for hierarchy \"control_game:comb_8\|datapath_paddle_top:p2\|paddle_draw_top:data1\"" {  } { { "game_paddle_top.v" "data1" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game_paddle_top.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563247171168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "erase_all control_game:comb_8\|erase_all:e01 " "Elaborating entity \"erase_all\" for hierarchy \"control_game:comb_8\|erase_all:e01\"" {  } { { "game.v" "e01" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563247171178 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 erase_all.v(19) " "Verilog HDL assignment warning at erase_all.v(19): truncated value with size 8 to match size of target (7)" {  } { { "erase_all.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/erase_all.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563247171178 "|game|control_game:comb_8|erase_all:e01"}
{ "Warning" "WSGN_SEARCH_FILE" "hex_decoder.v 1 1 " "Using design file hex_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hex_decoder " "Found entity 1: hex_decoder" {  } { { "hex_decoder.v" "" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/hex_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563247171215 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563247171215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:h0 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:h0\"" {  } { { "game.v" "h0" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563247171217 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "VGA vga_adapter " "Node instance \"VGA\" instantiates undefined entity \"vga_adapter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "game.v" "VGA" { Text "E:/Documents/CS_Projects/verilog-ping-pong-project/project/game.v" 84 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1563247171233 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Documents/CS_Projects/verilog-ping-pong-project/project/output_files/game.map.smsg " "Generated suppressed messages file E:/Documents/CS_Projects/verilog-ping-pong-project/project/output_files/game.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563247171265 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 33 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563247171341 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 15 23:19:31 2019 " "Processing ended: Mon Jul 15 23:19:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563247171341 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563247171341 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563247171341 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563247171341 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 33 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 33 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563247171944 ""}
