<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1328pt" height="1034pt"
 viewBox="0.00 0.00 1328.00 1034.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 1030)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-1030 1324,-1030 1324,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1300,-8 1300,-8 1306,-8 1312,-14 1312,-20 1312,-20 1312,-1006 1312,-1006 1312,-1012 1306,-1018 1300,-1018 1300,-1018 20,-1018 20,-1018 14,-1018 8,-1012 8,-1006 8,-1006 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="660" y="-1002.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="660" y="-987.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_board</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=true&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:4294967296&#10;memories=board.memory.mem_ctrl.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=board.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1292,-16 1292,-16 1298,-16 1304,-22 1304,-28 1304,-28 1304,-960 1304,-960 1304,-966 1298,-972 1292,-972 1292,-972 28,-972 28,-972 22,-972 16,-966 16,-960 16,-960 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="660" y="-956.8" font-family="Arial" font-size="14.00" fill="#000000">board </text>
<text text-anchor="middle" x="660" y="-941.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleBoard</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_board_processor</title>
<g id="a_clust6"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M310,-566C310,-566 1284,-566 1284,-566 1290,-566 1296,-572 1296,-578 1296,-578 1296,-914 1296,-914 1296,-920 1290,-926 1284,-926 1284,-926 310,-926 310,-926 304,-926 298,-920 298,-914 298,-914 298,-578 298,-578 298,-572 304,-566 310,-566"/>
<text text-anchor="middle" x="797" y="-910.8" font-family="Arial" font-size="14.00" fill="#000000">processor </text>
<text text-anchor="middle" x="797" y="-895.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleProcessor</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_board_processor_cores</title>
<g id="a_clust7"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M318,-574C318,-574 1276,-574 1276,-574 1282,-574 1288,-580 1288,-586 1288,-586 1288,-868 1288,-868 1288,-874 1282,-880 1276,-880 1276,-880 318,-880 318,-880 312,-880 306,-874 306,-868 306,-868 306,-586 306,-586 306,-580 312,-574 318,-574"/>
<text text-anchor="middle" x="797" y="-864.8" font-family="Arial" font-size="14.00" fill="#000000">cores </text>
<text text-anchor="middle" x="797" y="-849.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_board_processor_cores_core</title>
<g id="a_clust8"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=board.processor.cores.core.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=4&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=4&#10;decoder=board.processor.cores.core.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=4&#10;forwardComSize=5&#10;fuPool=board.processor.cores.core.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=board.processor.cores.core.interrupts&#10;isa=board.processor.cores.core.isa&#10;issueToExecuteDelay=1&#10;issueWidth=4&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores.core.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=4&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;tracer=board.processor.cores.core.tracer&#10;trapLatency=13&#10;wbWidth=4&#10;workload=board.processor.cores.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M326,-582C326,-582 1268,-582 1268,-582 1274,-582 1280,-588 1280,-594 1280,-594 1280,-822 1280,-822 1280,-828 1274,-834 1268,-834 1268,-834 326,-834 326,-834 320,-834 314,-828 314,-822 314,-822 314,-594 314,-594 314,-588 320,-582 326,-582"/>
<text text-anchor="middle" x="797" y="-818.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="797" y="-803.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_board_processor_cores_core_mmu</title>
<g id="a_clust9"><a xlink:title="dtb=board.processor.cores.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M894,-590C894,-590 1260,-590 1260,-590 1266,-590 1272,-596 1272,-602 1272,-602 1272,-776 1272,-776 1272,-782 1266,-788 1260,-788 1260,-788 894,-788 894,-788 888,-788 882,-782 882,-776 882,-776 882,-602 882,-602 882,-596 888,-590 894,-590"/>
<text text-anchor="middle" x="1077" y="-772.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1077" y="-757.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb</title>
<g id="a_clust10"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M902,-598C902,-598 1061,-598 1061,-598 1067,-598 1073,-604 1073,-610 1073,-610 1073,-730 1073,-730 1073,-736 1067,-742 1061,-742 1061,-742 902,-742 902,-742 896,-742 890,-736 890,-730 890,-730 890,-610 890,-610 890,-604 896,-598 902,-598"/>
<text text-anchor="middle" x="981.5" y="-726.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="981.5" y="-711.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust11" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb_walker</title>
<g id="a_clust11"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M910,-606C910,-606 1053,-606 1053,-606 1059,-606 1065,-612 1065,-618 1065,-618 1065,-684 1065,-684 1065,-690 1059,-696 1053,-696 1053,-696 910,-696 910,-696 904,-696 898,-690 898,-684 898,-684 898,-618 898,-618 898,-612 904,-606 910,-606"/>
<text text-anchor="middle" x="981.5" y="-680.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="981.5" y="-665.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb</title>
<g id="a_clust13"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1093,-598C1093,-598 1252,-598 1252,-598 1258,-598 1264,-604 1264,-610 1264,-610 1264,-730 1264,-730 1264,-736 1258,-742 1252,-742 1252,-742 1093,-742 1093,-742 1087,-742 1081,-736 1081,-730 1081,-730 1081,-610 1081,-610 1081,-604 1087,-598 1093,-598"/>
<text text-anchor="middle" x="1172.5" y="-726.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1172.5" y="-711.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust14" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb_walker</title>
<g id="a_clust14"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M1101,-606C1101,-606 1244,-606 1244,-606 1250,-606 1256,-612 1256,-618 1256,-618 1256,-684 1256,-684 1256,-690 1250,-696 1244,-696 1244,-696 1101,-696 1101,-696 1095,-696 1089,-690 1089,-684 1089,-684 1089,-618 1089,-618 1089,-612 1095,-606 1101,-606"/>
<text text-anchor="middle" x="1172.5" y="-680.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1172.5" y="-665.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust84" class="cluster">
<title>cluster_board_processor_cores_core_interrupts</title>
<g id="a_clust84"><a xlink:title="clk_domain=board.processor.cores.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M334,-606C334,-606 636,-606 636,-606 642,-606 648,-612 648,-618 648,-618 648,-684 648,-684 648,-690 642,-696 636,-696 636,-696 334,-696 334,-696 328,-696 322,-690 322,-684 322,-684 322,-618 322,-618 322,-612 328,-606 334,-606"/>
<text text-anchor="middle" x="485" y="-680.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="485" y="-665.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust86" class="cluster">
<title>cluster_board_memory</title>
<g id="a_clust86"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M146,-598C146,-598 278,-598 278,-598 284,-598 290,-604 290,-610 290,-610 290,-730 290,-730 290,-736 284,-742 278,-742 278,-742 146,-742 146,-742 140,-742 134,-736 134,-730 134,-730 134,-610 134,-610 134,-604 140,-598 146,-598"/>
<text text-anchor="middle" x="212" y="-726.8" font-family="Arial" font-size="14.00" fill="#000000">memory </text>
<text text-anchor="middle" x="212" y="-711.8" font-family="Arial" font-size="14.00" fill="#000000">: ChanneledMemory</text>
</a>
</g>
</g>
<g id="clust87" class="cluster">
<title>cluster_board_memory_mem_ctrl</title>
<g id="a_clust87"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=board.memory.mem_ctrl.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.memory.mem_ctrl.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M208,-606C208,-606 270,-606 270,-606 276,-606 282,-612 282,-618 282,-618 282,-684 282,-684 282,-690 276,-696 270,-696 270,-696 208,-696 208,-696 202,-696 196,-690 196,-684 196,-684 196,-618 196,-618 196,-612 202,-606 208,-606"/>
<text text-anchor="middle" x="239" y="-680.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl </text>
<text text-anchor="middle" x="239" y="-665.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust91" class="cluster">
<title>cluster_board_cache_hierarchy</title>
<g id="a_clust91"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M221,-24C221,-24 1033,-24 1033,-24 1039,-24 1045,-30 1045,-36 1045,-36 1045,-546 1045,-546 1045,-552 1039,-558 1033,-558 1033,-558 221,-558 221,-558 215,-558 209,-552 209,-546 209,-546 209,-36 209,-36 209,-30 215,-24 221,-24"/>
<text text-anchor="middle" x="627" y="-542.8" font-family="Arial" font-size="14.00" fill="#000000">cache_hierarchy </text>
<text text-anchor="middle" x="627" y="-527.8" font-family="Arial" font-size="14.00" fill="#000000">: CustomPrivateL1SharedL2CacheHierarchy</text>
</a>
</g>
</g>
<g id="clust92" class="cluster">
<title>cluster_board_cache_hierarchy_membus</title>
<g id="a_clust92"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=board.cache_hierarchy.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=board&#10;use_default_range=false&#10;width=64">
<path fill="#6f798c" stroke="#000000" d="M229,-284C229,-284 573,-284 573,-284 579,-284 585,-290 585,-296 585,-296 585,-500 585,-500 585,-506 579,-512 573,-512 573,-512 229,-512 229,-512 223,-512 217,-506 217,-500 217,-500 217,-296 217,-296 217,-290 223,-284 229,-284"/>
<text text-anchor="middle" x="401" y="-496.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="401" y="-481.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_board_cache_hierarchy_membus_badaddr_responder</title>
<g id="a_clust95"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;fake_mem=false&#10;pio_addr=0&#10;pio_latency=100000&#10;pio_size=8&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.badaddr_responder.power_state&#10;&#13;et_bad_addr=true&#10;&#13;et_data16=65535&#10;&#13;et_data32=4294967295&#10;&#13;et_data64=18446744073709551615&#10;&#13;et_data8=255&#10;system=board&#10;update_data=false&#10;warn_access=">
<path fill="#c7a793" stroke="#000000" d="M237,-292C237,-292 370,-292 370,-292 376,-292 382,-298 382,-304 382,-304 382,-370 382,-370 382,-376 376,-382 370,-382 370,-382 237,-382 237,-382 231,-382 225,-376 225,-370 225,-370 225,-304 225,-304 225,-298 231,-292 237,-292"/>
<text text-anchor="middle" x="303.5" y="-366.8" font-family="Arial" font-size="14.00" fill="#000000">badaddr_responder </text>
<text text-anchor="middle" x="303.5" y="-351.8" font-family="Arial" font-size="14.00" fill="#000000">: BadAddr</text>
</a>
</g>
</g>
<g id="clust97" class="cluster">
<title>cluster_board_cache_hierarchy_l1icaches</title>
<g id="a_clust97"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;power_model=&#10;power_state=board.cache_hierarchy.l1icaches.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=board.cache_hierarchy.l1icaches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1icaches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1icaches.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M229,-32C229,-32 404,-32 404,-32 410,-32 416,-38 416,-44 416,-44 416,-110 416,-110 416,-116 410,-122 404,-122 404,-122 229,-122 229,-122 223,-122 217,-116 217,-110 217,-110 217,-44 217,-44 217,-38 223,-32 229,-32"/>
<text text-anchor="middle" x="316.5" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l1icaches </text>
<text text-anchor="middle" x="316.5" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust107" class="cluster">
<title>cluster_board_cache_hierarchy_l1dcaches</title>
<g id="a_clust107"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;power_model=&#10;power_state=board.cache_hierarchy.l1dcaches.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=board.cache_hierarchy.l1dcaches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1dcaches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1dcaches.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M436,-32C436,-32 611,-32 611,-32 617,-32 623,-38 623,-44 623,-44 623,-110 623,-110 623,-116 617,-122 611,-122 611,-122 436,-122 436,-122 430,-122 424,-116 424,-110 424,-110 424,-44 424,-44 424,-38 430,-32 436,-32"/>
<text text-anchor="middle" x="523.5" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l1dcaches </text>
<text text-anchor="middle" x="523.5" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<g id="clust117" class="cluster">
<title>cluster_board_cache_hierarchy_l2bus</title>
<g id="a_clust117"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.l2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.l2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M479,-162C479,-162 739,-162 739,-162 745,-162 751,-168 751,-174 751,-174 751,-240 751,-240 751,-246 745,-252 739,-252 739,-252 479,-252 479,-252 473,-252 467,-246 467,-240 467,-240 467,-174 467,-174 467,-168 473,-162 479,-162"/>
<text text-anchor="middle" x="609" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">l2bus </text>
<text text-anchor="middle" x="609" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust120" class="cluster">
<title>cluster_board_cache_hierarchy_l2cache</title>
<g id="a_clust120"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=board.cache_hierarchy.l2cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=board.cache_hierarchy.l2cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l2cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M605,-292C605,-292 780,-292 780,-292 786,-292 792,-298 792,-304 792,-304 792,-370 792,-370 792,-376 786,-382 780,-382 780,-382 605,-382 605,-382 599,-382 593,-376 593,-370 593,-370 593,-304 593,-304 593,-298 599,-292 605,-292"/>
<text text-anchor="middle" x="692.5" y="-366.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="692.5" y="-351.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust130" class="cluster">
<title>cluster_board_cache_hierarchy_iptw_caches</title>
<g id="a_clust130"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=board.cache_hierarchy.iptw_caches.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.iptw_caches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.iptw_caches.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M643,-32C643,-32 818,-32 818,-32 824,-32 830,-38 830,-44 830,-44 830,-110 830,-110 830,-116 824,-122 818,-122 818,-122 643,-122 643,-122 637,-122 631,-116 631,-110 631,-110 631,-44 631,-44 631,-38 637,-32 643,-32"/>
<text text-anchor="middle" x="730.5" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_caches </text>
<text text-anchor="middle" x="730.5" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust136" class="cluster">
<title>cluster_board_cache_hierarchy_dptw_caches</title>
<g id="a_clust136"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=board.cache_hierarchy.dptw_caches.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.dptw_caches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.dptw_caches.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M850,-32C850,-32 1025,-32 1025,-32 1031,-32 1037,-38 1037,-44 1037,-44 1037,-110 1037,-110 1037,-116 1031,-122 1025,-122 1025,-122 850,-122 850,-122 844,-122 838,-116 838,-110 838,-110 838,-44 838,-44 838,-38 844,-32 850,-32"/>
<text text-anchor="middle" x="937.5" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_caches </text>
<text text-anchor="middle" x="937.5" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<!-- board_system_port -->
<g id="node1" class="node">
<title>board_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M114,-650C114,-650 36,-650 36,-650 30,-650 24,-644 24,-638 24,-638 24,-626 24,-626 24,-620 30,-614 36,-614 36,-614 114,-614 114,-614 120,-614 126,-620 126,-626 126,-626 126,-638 126,-638 126,-644 120,-650 114,-650"/>
<text text-anchor="middle" x="75" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports -->
<g id="node10" class="node">
<title>board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M417,-466C417,-466 321,-466 321,-466 315,-466 309,-460 309,-454 309,-454 309,-442 309,-442 309,-436 315,-430 321,-430 321,-430 417,-430 417,-430 423,-430 429,-436 429,-442 429,-442 429,-454 429,-454 429,-460 423,-466 417,-466"/>
<text text-anchor="middle" x="369" y="-444.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M98.71,-613.75C121.42,-598.25 157.27,-576.38 192,-566 215.06,-559.11 279.36,-570.38 300,-558 330.69,-539.59 349.95,-501.7 360.09,-475.82"/>
<polygon fill="black" stroke="black" points="363.46,-476.81 363.65,-466.22 356.89,-474.37 363.46,-476.81"/>
</g>
<!-- board_processor_cores_core_icache_port -->
<g id="node2" class="node">
<title>board_processor_cores_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M742,-650C742,-650 670,-650 670,-650 664,-650 658,-644 658,-638 658,-638 658,-626 658,-626 658,-620 664,-614 670,-614 670,-614 742,-614 742,-614 748,-614 754,-620 754,-626 754,-626 754,-638 754,-638 754,-644 748,-650 742,-650"/>
<text text-anchor="middle" x="706" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_l1icaches_cpu_side -->
<g id="node14" class="node">
<title>board_cache_hierarchy_l1icaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M395.5,-76C395.5,-76 342.5,-76 342.5,-76 336.5,-76 330.5,-70 330.5,-64 330.5,-64 330.5,-52 330.5,-52 330.5,-46 336.5,-40 342.5,-40 342.5,-40 395.5,-40 395.5,-40 401.5,-40 407.5,-46 407.5,-52 407.5,-52 407.5,-64 407.5,-64 407.5,-70 401.5,-76 395.5,-76"/>
<text text-anchor="middle" x="369" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches_cpu_side -->
<g id="edge2" class="edge">
<title>board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches_cpu_side</title>
<path fill="none" stroke="black" d="M714.61,-613.77C733.9,-574.1 780.1,-472.78 796,-382 803.52,-339.1 803.03,-326.98 796,-284 786.77,-227.55 799.38,-198.09 755,-162 638.66,-67.4 551.26,-194.49 420,-122 404.59,-113.49 392.06,-98.25 383.27,-84.89"/>
<polygon fill="black" stroke="black" points="386.04,-82.71 377.8,-76.04 380.09,-86.39 386.04,-82.71"/>
</g>
<!-- board_processor_cores_core_dcache_port -->
<g id="node3" class="node">
<title>board_processor_cores_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M861.5,-650C861.5,-650 784.5,-650 784.5,-650 778.5,-650 772.5,-644 772.5,-638 772.5,-638 772.5,-626 772.5,-626 772.5,-620 778.5,-614 784.5,-614 784.5,-614 861.5,-614 861.5,-614 867.5,-614 873.5,-620 873.5,-626 873.5,-626 873.5,-638 873.5,-638 873.5,-644 867.5,-650 861.5,-650"/>
<text text-anchor="middle" x="823" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_l1dcaches_cpu_side -->
<g id="node16" class="node">
<title>board_cache_hierarchy_l1dcaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M602.5,-76C602.5,-76 549.5,-76 549.5,-76 543.5,-76 537.5,-70 537.5,-64 537.5,-64 537.5,-52 537.5,-52 537.5,-46 543.5,-40 549.5,-40 549.5,-40 602.5,-40 602.5,-40 608.5,-40 614.5,-46 614.5,-52 614.5,-52 614.5,-64 614.5,-64 614.5,-70 608.5,-76 602.5,-76"/>
<text text-anchor="middle" x="576" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches_cpu_side -->
<g id="edge3" class="edge">
<title>board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches_cpu_side</title>
<path fill="none" stroke="black" d="M823.67,-613.85C826.65,-533.58 837.29,-197.3 808,-162 755.39,-98.6 697.07,-165.33 627,-122 612.22,-112.86 599.83,-97.88 590.97,-84.81"/>
<polygon fill="black" stroke="black" points="593.76,-82.69 585.41,-76.17 587.87,-86.48 593.76,-82.69"/>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>board_processor_cores_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M948,-650C948,-650 918,-650 918,-650 912,-650 906,-644 906,-638 906,-638 906,-626 906,-626 906,-620 912,-614 918,-614 918,-614 948,-614 948,-614 954,-614 960,-620 960,-626 960,-626 960,-638 960,-638 960,-644 954,-650 948,-650"/>
<text text-anchor="middle" x="933" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_iptw_caches_cpu_side -->
<g id="node22" class="node">
<title>board_cache_hierarchy_iptw_caches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M809.5,-76C809.5,-76 756.5,-76 756.5,-76 750.5,-76 744.5,-70 744.5,-64 744.5,-64 744.5,-52 744.5,-52 744.5,-46 750.5,-40 756.5,-40 756.5,-40 809.5,-40 809.5,-40 815.5,-40 821.5,-46 821.5,-52 821.5,-52 821.5,-64 821.5,-64 821.5,-70 815.5,-76 809.5,-76"/>
<text text-anchor="middle" x="783" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches_cpu_side -->
<g id="edge4" class="edge">
<title>board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches_cpu_side</title>
<path fill="none" stroke="black" d="M930.35,-613.64C920.59,-551.42 884.28,-334.09 828,-162 819.2,-135.1 805.93,-105.62 796.08,-85.12"/>
<polygon fill="black" stroke="black" points="799.21,-83.56 791.68,-76.1 792.92,-86.62 799.21,-83.56"/>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>board_processor_cores_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1139,-650C1139,-650 1109,-650 1109,-650 1103,-650 1097,-644 1097,-638 1097,-638 1097,-626 1097,-626 1097,-620 1103,-614 1109,-614 1109,-614 1139,-614 1139,-614 1145,-614 1151,-620 1151,-626 1151,-626 1151,-638 1151,-638 1151,-644 1145,-650 1139,-650"/>
<text text-anchor="middle" x="1124" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_dptw_caches_cpu_side -->
<g id="node24" class="node">
<title>board_cache_hierarchy_dptw_caches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1016.5,-76C1016.5,-76 963.5,-76 963.5,-76 957.5,-76 951.5,-70 951.5,-64 951.5,-64 951.5,-52 951.5,-52 951.5,-46 957.5,-40 963.5,-40 963.5,-40 1016.5,-40 1016.5,-40 1022.5,-40 1028.5,-46 1028.5,-52 1028.5,-52 1028.5,-64 1028.5,-64 1028.5,-70 1022.5,-76 1016.5,-76"/>
<text text-anchor="middle" x="990" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches_cpu_side -->
<g id="edge5" class="edge">
<title>board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches_cpu_side</title>
<path fill="none" stroke="black" d="M1119.99,-613.88C1100.96,-532.64 1019.69,-185.74 996.31,-85.95"/>
<polygon fill="black" stroke="black" points="999.68,-84.99 993.99,-76.05 992.87,-86.59 999.68,-84.99"/>
</g>
<!-- board_processor_cores_core_interrupts_int_requestor -->
<g id="node6" class="node">
<title>board_processor_cores_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M426,-650C426,-650 342,-650 342,-650 336,-650 330,-644 330,-638 330,-638 330,-626 330,-626 330,-620 336,-614 342,-614 342,-614 426,-614 426,-614 432,-614 438,-620 438,-626 438,-626 438,-638 438,-638 438,-644 432,-650 426,-650"/>
<text text-anchor="middle" x="384" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge6" class="edge">
<title>board_processor_cores_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M382.59,-613.88C379.99,-582.31 374.41,-514.67 371.27,-476.57"/>
<polygon fill="black" stroke="black" points="374.73,-475.89 370.42,-466.21 367.75,-476.46 374.73,-475.89"/>
</g>
<!-- board_processor_cores_core_interrupts_int_responder -->
<g id="node7" class="node">
<title>board_processor_cores_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M628,-650C628,-650 540,-650 540,-650 534,-650 528,-644 528,-638 528,-638 528,-626 528,-626 528,-620 534,-614 540,-614 540,-614 628,-614 628,-614 634,-614 640,-620 640,-626 640,-626 640,-638 640,-638 640,-644 634,-650 628,-650"/>
<text text-anchor="middle" x="584" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_cache_hierarchy_membus_mem_side_ports -->
<g id="node11" class="node">
<title>board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M565,-466C565,-466 459,-466 459,-466 453,-466 447,-460 447,-454 447,-454 447,-442 447,-442 447,-436 453,-430 459,-430 459,-430 565,-430 565,-430 571,-430 577,-436 577,-442 577,-442 577,-454 577,-454 577,-460 571,-466 565,-466"/>
<text text-anchor="middle" x="512" y="-444.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_processor_cores_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge7" class="edge">
<title>board_processor_cores_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M573.52,-604.51C558.54,-566.65 531.43,-498.12 518.81,-466.21"/>
<polygon fill="black" stroke="black" points="570.29,-605.87 577.23,-613.88 576.8,-603.29 570.29,-605.87"/>
</g>
<!-- board_processor_cores_core_interrupts_pio -->
<g id="node8" class="node">
<title>board_processor_cores_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M498,-650C498,-650 468,-650 468,-650 462,-650 456,-644 456,-638 456,-638 456,-626 456,-626 456,-620 462,-614 468,-614 468,-614 498,-614 498,-614 504,-614 510,-620 510,-626 510,-626 510,-638 510,-638 510,-644 504,-650 498,-650"/>
<text text-anchor="middle" x="483" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge8" class="edge">
<title>board_processor_cores_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M487.38,-603.54C493.44,-565.49 504.22,-497.85 509.26,-466.21"/>
<polygon fill="black" stroke="black" points="483.85,-603.45 485.73,-613.88 490.76,-604.55 483.85,-603.45"/>
</g>
<!-- board_memory_mem_ctrl_port -->
<g id="node9" class="node">
<title>board_memory_mem_ctrl_port</title>
<path fill="#7f7c77" stroke="#000000" d="M262,-650C262,-650 232,-650 232,-650 226,-650 220,-644 220,-638 220,-638 220,-626 220,-626 220,-620 226,-614 232,-614 232,-614 262,-614 262,-614 268,-614 274,-620 274,-626 274,-626 274,-638 274,-638 274,-644 268,-650 262,-650"/>
<text text-anchor="middle" x="247" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge9" class="edge">
<title>board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M266.42,-606.28C279.34,-591.8 297.64,-574.7 318,-566 342.57,-555.5 414.81,-571.29 438,-558 473.92,-537.41 496.04,-491.45 505.92,-466.28"/>
<polygon fill="black" stroke="black" points="263.67,-604.11 259.82,-613.98 268.98,-608.67 263.67,-604.11"/>
</g>
<!-- board_cache_hierarchy_l2cache_mem_side -->
<g id="node21" class="node">
<title>board_cache_hierarchy_l2cache_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M676.5,-336C676.5,-336 613.5,-336 613.5,-336 607.5,-336 601.5,-330 601.5,-324 601.5,-324 601.5,-312 601.5,-312 601.5,-306 607.5,-300 613.5,-300 613.5,-300 676.5,-300 676.5,-300 682.5,-300 688.5,-306 688.5,-312 688.5,-312 688.5,-324 688.5,-324 688.5,-330 682.5,-336 676.5,-336"/>
<text text-anchor="middle" x="645" y="-314.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l2cache_mem_side -->
<g id="edge10" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M415.33,-425.51C469.63,-400.33 558.51,-359.11 608.28,-336.03"/>
<polygon fill="black" stroke="black" points="413.54,-422.49 405.94,-429.87 416.48,-428.84 413.54,-422.49"/>
</g>
<!-- board_cache_hierarchy_membus_default -->
<g id="node12" class="node">
<title>board_cache_hierarchy_membus_default</title>
<path fill="#586070" stroke="#000000" d="M278.5,-466C278.5,-466 237.5,-466 237.5,-466 231.5,-466 225.5,-460 225.5,-454 225.5,-454 225.5,-442 225.5,-442 225.5,-436 231.5,-430 237.5,-430 237.5,-430 278.5,-430 278.5,-430 284.5,-430 290.5,-436 290.5,-442 290.5,-442 290.5,-454 290.5,-454 290.5,-460 284.5,-466 278.5,-466"/>
<text text-anchor="middle" x="258" y="-444.3" font-family="Arial" font-size="14.00" fill="#000000">default</text>
</g>
<!-- board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="node13" class="node">
<title>board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="#9f8575" stroke="#000000" d="M275,-336C275,-336 245,-336 245,-336 239,-336 233,-330 233,-324 233,-324 233,-312 233,-312 233,-306 239,-300 245,-300 245,-300 275,-300 275,-300 281,-300 287,-306 287,-312 287,-312 287,-324 287,-324 287,-330 281,-336 275,-336"/>
<text text-anchor="middle" x="260" y="-314.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="edge11" class="edge">
<title>board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="none" stroke="black" d="M258.27,-429.74C258.6,-408.36 259.18,-371.69 259.57,-346.44"/>
<polygon fill="black" stroke="black" points="263.07,-346.45 259.73,-336.4 256.07,-346.34 263.07,-346.45"/>
</g>
<!-- board_cache_hierarchy_l1icaches_mem_side -->
<g id="node15" class="node">
<title>board_cache_hierarchy_l1icaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M300.5,-76C300.5,-76 237.5,-76 237.5,-76 231.5,-76 225.5,-70 225.5,-64 225.5,-64 225.5,-52 225.5,-52 225.5,-46 231.5,-40 237.5,-40 237.5,-40 300.5,-40 300.5,-40 306.5,-40 312.5,-46 312.5,-52 312.5,-52 312.5,-64 312.5,-64 312.5,-70 306.5,-76 300.5,-76"/>
<text text-anchor="middle" x="269" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l1dcaches_mem_side -->
<g id="node17" class="node">
<title>board_cache_hierarchy_l1dcaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M507.5,-76C507.5,-76 444.5,-76 444.5,-76 438.5,-76 432.5,-70 432.5,-64 432.5,-64 432.5,-52 432.5,-52 432.5,-46 438.5,-40 444.5,-40 444.5,-40 507.5,-40 507.5,-40 513.5,-40 519.5,-46 519.5,-52 519.5,-52 519.5,-64 519.5,-64 519.5,-70 513.5,-76 507.5,-76"/>
<text text-anchor="middle" x="476" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2bus_cpu_side_ports -->
<g id="node18" class="node">
<title>board_cache_hierarchy_l2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M731,-206C731,-206 635,-206 635,-206 629,-206 623,-200 623,-194 623,-194 623,-182 623,-182 623,-176 629,-170 635,-170 635,-170 731,-170 731,-170 737,-170 743,-176 743,-182 743,-182 743,-194 743,-194 743,-200 737,-206 731,-206"/>
<text text-anchor="middle" x="683" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches_mem_side -->
<g id="edge12" class="edge">
<title>board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches_mem_side</title>
<path fill="none" stroke="black" d="M630.52,-166.69C624.99,-164.94 619.41,-163.34 614,-162 486.82,-130.63 436.72,-185.23 322,-122 302.85,-111.44 287.66,-91 278.53,-76.26"/>
<polygon fill="black" stroke="black" points="629.78,-170.14 640.37,-169.97 631.98,-163.49 629.78,-170.14"/>
</g>
<!-- board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches_mem_side -->
<g id="edge13" class="edge">
<title>board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches_mem_side</title>
<path fill="none" stroke="black" d="M626.13,-166.2C589.29,-152.12 545.24,-133.98 529,-122 511.86,-109.36 496.72,-90.09 487.05,-76.19"/>
<polygon fill="black" stroke="black" points="625.22,-169.6 635.81,-169.87 627.7,-163.05 625.22,-169.6"/>
</g>
<!-- board_cache_hierarchy_iptw_caches_mem_side -->
<g id="node23" class="node">
<title>board_cache_hierarchy_iptw_caches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M714.5,-76C714.5,-76 651.5,-76 651.5,-76 645.5,-76 639.5,-70 639.5,-64 639.5,-64 639.5,-52 639.5,-52 639.5,-46 645.5,-40 651.5,-40 651.5,-40 714.5,-40 714.5,-40 720.5,-40 726.5,-46 726.5,-52 726.5,-52 726.5,-64 726.5,-64 726.5,-70 720.5,-76 714.5,-76"/>
<text text-anchor="middle" x="683" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches_mem_side -->
<g id="edge14" class="edge">
<title>board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches_mem_side</title>
<path fill="none" stroke="black" d="M683,-159.72C683,-134.52 683,-97.84 683,-76.4"/>
<polygon fill="black" stroke="black" points="679.5,-159.74 683,-169.74 686.5,-159.74 679.5,-159.74"/>
</g>
<!-- board_cache_hierarchy_dptw_caches_mem_side -->
<g id="node25" class="node">
<title>board_cache_hierarchy_dptw_caches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M921.5,-76C921.5,-76 858.5,-76 858.5,-76 852.5,-76 846.5,-70 846.5,-64 846.5,-64 846.5,-52 846.5,-52 846.5,-46 852.5,-40 858.5,-40 858.5,-40 921.5,-40 921.5,-40 927.5,-40 933.5,-46 933.5,-52 933.5,-52 933.5,-64 933.5,-64 933.5,-70 927.5,-76 921.5,-76"/>
<text text-anchor="middle" x="890" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches_mem_side -->
<g id="edge15" class="edge">
<title>board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches_mem_side</title>
<path fill="none" stroke="black" d="M747.78,-166.27C775.79,-155.56 808.02,-140.76 834,-122 851.68,-109.24 867.75,-89.99 878.09,-76.13"/>
<polygon fill="black" stroke="black" points="746.22,-163.12 738.07,-169.89 748.66,-169.68 746.22,-163.12"/>
</g>
<!-- board_cache_hierarchy_l2bus_mem_side_ports -->
<g id="node19" class="node">
<title>board_cache_hierarchy_l2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M593,-206C593,-206 487,-206 487,-206 481,-206 475,-200 475,-194 475,-194 475,-182 475,-182 475,-176 481,-170 487,-170 487,-170 593,-170 593,-170 599,-170 605,-176 605,-182 605,-182 605,-194 605,-194 605,-200 599,-206 593,-206"/>
<text text-anchor="middle" x="540" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_l2cache_cpu_side -->
<g id="node20" class="node">
<title>board_cache_hierarchy_l2cache_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M771.5,-336C771.5,-336 718.5,-336 718.5,-336 712.5,-336 706.5,-330 706.5,-324 706.5,-324 706.5,-312 706.5,-312 706.5,-306 712.5,-300 718.5,-300 718.5,-300 771.5,-300 771.5,-300 777.5,-300 783.5,-306 783.5,-312 783.5,-312 783.5,-324 783.5,-324 783.5,-330 777.5,-336 771.5,-336"/>
<text text-anchor="middle" x="745" y="-314.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_l2cache_cpu_side&#45;&gt;board_cache_hierarchy_l2bus_mem_side_ports -->
<g id="edge16" class="edge">
<title>board_cache_hierarchy_l2cache_cpu_side&#45;&gt;board_cache_hierarchy_l2bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M714.21,-293.78C708.94,-290.27 703.42,-286.88 698,-284 662.71,-265.27 648.38,-272.36 614,-252 592.37,-239.19 570.85,-219.95 556.64,-206.1"/>
<polygon fill="black" stroke="black" points="712.56,-296.89 722.78,-299.7 716.54,-291.13 712.56,-296.89"/>
</g>
</g>
</svg>
