
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.088158                       # Number of seconds simulated
sim_ticks                                 88157853000                       # Number of ticks simulated
final_tick                                88157853000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1059989                       # Simulator instruction rate (inst/s)
host_op_rate                                  1746832                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2100402850                       # Simulator tick rate (ticks/s)
host_mem_usage                                 662232                       # Number of bytes of host memory used
host_seconds                                    41.97                       # Real time elapsed on the host
sim_insts                                    44489695                       # Number of instructions simulated
sim_ops                                      73317824                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  88157853000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          434688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             457216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        38144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           38144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             6792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           596                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                596                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             255542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            4930792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5186333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        255542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           255542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          432678                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               432678                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          432678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            255542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           4930792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5619012                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  88157853000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  88157853000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877738                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816528                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  88157853000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  88157853000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59516880                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     88157853000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        176315706                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44489695                       # Number of instructions committed
system.cpu.committedOps                      73317824                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72795900                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232450                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72795900                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691523                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63586393                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636605                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933065                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694261                       # number of memory refs
system.cpu.num_load_insts                    20877733                       # Number of load instructions
system.cpu.num_store_insts                    5816528                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  176315706                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574734                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175846      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45443759     61.98%     62.22% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.22% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.59% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::MemRead                 20877677     28.48%     92.07% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.93%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73317824                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  88157853000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1014.357974                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694266                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             36896                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            723.500271                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1014.357974                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.990584                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990584                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          477                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          487                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53425428                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53425428                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  88157853000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20847436                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20847436                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5794358                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5794358                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26641794                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26641794                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26641794                       # number of overall hits
system.cpu.dcache.overall_hits::total        26641794                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        30302                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         30302                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        22170                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22170                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        52472                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          52472                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        52472                       # number of overall misses
system.cpu.dcache.overall_misses::total         52472                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    952813000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    952813000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    983816500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    983816500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1936629500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1936629500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1936629500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1936629500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877738                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877738                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694266                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694266                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694266                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694266                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001451                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001451                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003812                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003812                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001966                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001966                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001966                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001966                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 31443.898093                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31443.898093                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44376.026161                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44376.026161                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 36907.865147                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36907.865147                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 36907.865147                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36907.865147                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        34711                       # number of writebacks
system.cpu.dcache.writebacks::total             34711                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        30302                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        30302                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        22170                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22170                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        52472                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        52472                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        52472                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        52472                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    922511000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    922511000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    961646500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    961646500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1884157500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1884157500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1884157500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1884157500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001451                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001451                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003812                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003812                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001966                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001966                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001966                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001966                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 30443.898093                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30443.898093                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 43376.026161                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43376.026161                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 35907.865147                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35907.865147                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 35907.865147                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35907.865147                       # average overall mshr miss latency
system.cpu.dcache.replacements                  35872                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  88157853000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  88157853000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  88157853000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.281602                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59516880                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               352                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          169082.045455                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   279.281602                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.545472                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.545472                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          309                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.603516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119034112                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119034112                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  88157853000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59516528                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59516528                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59516528                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59516528                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59516528                       # number of overall hits
system.cpu.icache.overall_hits::total        59516528                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          352                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           352                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          352                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            352                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          352                       # number of overall misses
system.cpu.icache.overall_misses::total           352                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     62906000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     62906000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     62906000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     62906000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     62906000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     62906000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59516880                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59516880                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59516880                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59516880                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59516880                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59516880                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 178710.227273                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 178710.227273                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 178710.227273                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 178710.227273                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 178710.227273                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 178710.227273                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           43                       # number of writebacks
system.cpu.icache.writebacks::total                43                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          352                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          352                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          352                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     62554000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     62554000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     62554000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     62554000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     62554000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     62554000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 177710.227273                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 177710.227273                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 177710.227273                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 177710.227273                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 177710.227273                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 177710.227273                       # average overall mshr miss latency
system.cpu.icache.replacements                     43                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  88157853000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  88157853000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  88157853000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2018.770736                       # Cycle average of tags in use
system.l2.tags.total_refs                       88327                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33475                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.638596                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      470.906257                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         11.118575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1536.745903                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.229935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.750364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985728                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1868                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    743387                       # Number of tag accesses
system.l2.tags.data_accesses                   743387                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  88157853000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        34711                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            34711                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           43                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               43                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             15561                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                15561                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                152                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   152                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          13233                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13233                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 13385                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13385                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                13385                       # number of overall hits
system.l2.overall_hits::total                   13385                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 15                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             6442                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6442                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           352                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              352                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17069                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17069                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23511                       # number of demand (read+write) misses
system.l2.demand_misses::total                  23863                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                352                       # number of overall misses
system.l2.overall_misses::cpu.data              23511                       # number of overall misses
system.l2.overall_misses::total                 23863                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    762842500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     762842500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     62023000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     62023000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    738111500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    738111500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      62023000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1500954000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1562977000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     62023000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1500954000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1562977000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        34711                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        34711                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           43                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           43                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         15576                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15576                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6594                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6594                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        30302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         30302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             36896                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                37248                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            36896                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               37248                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.000963                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.000963                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.976949                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.976949                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.563296                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.563296                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.637224                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.640652                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.637224                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.640652                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 118417.028873                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118417.028873                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 176201.704545                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 176201.704545                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 43242.808600                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 43242.808600                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 176201.704545                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 63840.500191                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 65497.925659                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 176201.704545                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 63840.500191                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 65497.925659                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21369                       # number of writebacks
system.l2.writebacks::total                     21369                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          397                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           397                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            15                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6442                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6442                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17069                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17069                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             23863                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            23863                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       412500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       412500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    698422500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    698422500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     58503000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58503000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    567421500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    567421500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     58503000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1265844000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1324347000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     58503000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1265844000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1324347000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.000963                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.000963                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.976949                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.976949                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.563296                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.563296                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.637224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.640652                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.637224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.640652                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        27500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        27500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 108417.028873                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 108417.028873                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 166201.704545                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 166201.704545                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 33242.808600                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 33242.808600                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 166201.704545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 53840.500191                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55497.925659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 166201.704545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 53840.500191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55497.925659                       # average overall mshr miss latency
system.l2.replacements                          31427                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  88157853000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  5831.012877                       # Cycle average of tags in use
system.l3.tags.total_refs                       45699                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      7602                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      6.011444                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      154.153509                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst        101.284679                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       5575.574688                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.018818                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.012364                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.680612                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.711794                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          6249                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6186                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.762817                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     53344                       # Number of tag accesses
system.l3.tags.data_accesses                    53344                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  88157853000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21369                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21369                       # number of WritebackDirty hits
system.l3.UpgradeReq_hits::cpu.data                15                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                 45                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    45                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          16674                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             16674                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 16719                       # number of demand (read+write) hits
system.l3.demand_hits::total                    16719                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                16719                       # number of overall hits
system.l3.overall_hits::total                   16719                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6397                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6397                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          352                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          395                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             747                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                6792                       # number of demand (read+write) misses
system.l3.demand_misses::total                   7144                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                352                       # number of overall misses
system.l3.overall_misses::cpu.data               6792                       # number of overall misses
system.l3.overall_misses::total                  7144                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    626818000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     626818000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     54631000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data    104541500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    159172500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      54631000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     731359500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        785990500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     54631000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    731359500                       # number of overall miss cycles
system.l3.overall_miss_latency::total       785990500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21369                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21369                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data            15                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               15                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6442                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6442                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          352                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17069                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17421                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23511                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                23863                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23511                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               23863                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.993015                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.993015                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.023141                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.042879                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.288886                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.299376                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.288886                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.299376                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 97986.243552                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 97986.243552                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 155201.704545                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 264662.025316                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 213082.329317                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 155201.704545                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 107679.549470                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 110021.066629                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 155201.704545                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 107679.549470                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 110021.066629                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  596                       # number of writebacks
system.l3.writebacks::total                       596                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks           43                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            43                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6397                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6397                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          352                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          395                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          747                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data           6792                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              7144                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data          6792                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             7144                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    524466000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    524466000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     48999000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     98221500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    147220500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     48999000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    622687500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    671686500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     48999000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    622687500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    671686500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.993015                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.993015                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.023141                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.042879                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.288886                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.299376                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.288886                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.299376                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 81986.243552                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 81986.243552                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 139201.704545                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 248662.025316                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 197082.329317                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 139201.704545                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 91679.549470                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 94021.066629                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 139201.704545                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 91679.549470                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 94021.066629                       # average overall mshr miss latency
system.l3.replacements                           1353                       # number of replacements
system.membus.snoop_filter.tot_requests          7926                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          782                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  88157853000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                747                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          596                       # Transaction distribution
system.membus.trans_dist::CleanEvict               89                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6397                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6397                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           747                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        14973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        14973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       495360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       495360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  495360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7144                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7144    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7144                       # Request fanout histogram
system.membus.reqLayer2.occupancy            10313500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           35723500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        88739                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        51491                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          10844                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        10844                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  88157853000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             30654                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        56676                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           43                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11976                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15576                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15576                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6594                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6594                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           352                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        30302                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       140816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                141563                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4582848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4608128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           32780                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1405760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            85604                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.126676                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.332612                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  74760     87.33%     87.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10844     12.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              85604                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           79123500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            528000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          63132000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  88157853000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17421                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        21965                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            1252                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              15                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             15                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6442                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6442                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17421                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        69620                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2894848                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            1353                       # Total snoops (count)
system.tol3bus.snoopTraffic                     38144                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            47095                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.028729                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.167046                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  45742     97.13%     97.13% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   1353      2.87%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              47095                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           44240000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          35802000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
