// Seed: 1867319632
module module_0 (
    output tri0 id_0,
    input tri id_1,
    input supply0 id_2,
    input wand id_3,
    output tri id_4,
    input wire id_5,
    input tri0 id_6
    , id_20,
    output supply0 id_7,
    input wor id_8,
    input tri id_9,
    input tri0 id_10,
    input tri id_11,
    input tri0 id_12,
    output tri id_13,
    input wor id_14,
    output wand id_15,
    input tri1 id_16,
    input supply1 id_17,
    input wire id_18
);
  generate
    assign id_4 = 1;
  endgenerate
endmodule
module module_1 (
    output uwire id_0,
    input  wire  id_1
);
  assign id_0 = id_1;
  module_0(
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1
  );
endmodule
