<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: Release Notes 08.05.00</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">08.05.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('RELEASE_NOTES_08_05_00_PAGE.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="PageDoc"><div class="header">
  <div class="headertitle">
<div class="title">Release Notes 08.05.00 </div>  </div>
</div><!--header-->
<div class="contents">
<div class="toc"><h3>Table of Contents</h3>
<ul><li class="level1"><a href="#autotoc_md57">New in this Release</a></li>
<li class="level1"><a href="#autotoc_md58">Device and Validation Information</a></li>
<li class="level1"><a href="#autotoc_md59">Tools, Compiler and Other Open Source SW Module Information</a></li>
<li class="level1"><a href="#autotoc_md60">Key Features</a><ul><li class="level2"><a href="#autotoc_md61">Experimental Features</a></li>
<li class="level2"><a href="#autotoc_md62">Features not supported in release</a></li>
<li class="level2"><a href="#autotoc_md63">OS Kernel</a></li>
<li class="level2"><a href="#autotoc_md64">Driver Porting Layer (DPL)</a></li>
<li class="level2"><a href="#autotoc_md65">Secondary Bootloader (SBL)</a></li>
<li class="level2"><a href="#autotoc_md66">SOC Device Drivers</a></li>
<li class="level2"><a href="#autotoc_md67">Board Device Drivers</a></li>
<li class="level2"><a href="#autotoc_md68">File System</a></li>
<li class="level2"><a href="#autotoc_md69">CMSIS</a></li>
<li class="level2"><a href="#autotoc_md70">Industrial Communications Toolkit</a></li>
<li class="level2"><a href="#autotoc_md71">Motor Control</a></li>
<li class="level2"><a href="#autotoc_md72">Networking</a></li>
<li class="level2"><a href="#autotoc_md73">USB</a></li>
<li class="level2"><a href="#autotoc_md74">SECURITY</a></li>
<li class="level2"><a href="#autotoc_md75">PRU IO</a></li>
<li class="level2"><a href="#autotoc_md76">Demos</a></li>
</ul>
</li>
<li class="level1"><a href="#autotoc_md77">Fixed Issues</a></li>
<li class="level1"><a href="#autotoc_md78">Known Issues</a></li>
<li class="level1"><a href="#autotoc_md79">Limitations</a></li>
<li class="level1"><a href="#autotoc_md80">Upgrade and Compatibility Information</a><ul><li class="level2"><a href="#autotoc_md81">Compiler Options</a></li>
<li class="level2"><a href="#autotoc_md82">Examples</a></li>
<li class="level2"><a href="#autotoc_md83">OS Kernel</a></li>
<li class="level2"><a href="#autotoc_md84">SOC Device Drivers</a></li>
<li class="level2"><a href="#autotoc_md85">Networking</a></li>
<li class="level2"><a href="#autotoc_md86">PRU-IO</a></li>
</ul>
</li>
</ul>
</div>
<div class="textblock"><p><a class="anchor" id="md_device_am64x_am243x_release_notes_08_05_00"></a></p>
<dl class="section attention"><dt>Attention</dt><dd>Also refer to individual module pages for more details on each feature, unsupported features, important usage guidelines.</dd>
<dd>
A53 support is applicable for AM64x only. It is NOT applicable for AM243x. <br  />
 </dd></dl>
<dl class="section note"><dt>Note</dt><dd>The examples will show usage of SW modules and APIs on a specific CPU instance and OS combination. <br  />
 Unless noted otherwise, the SW modules would work in both FreeRTOS and NORTOS environment. <br  />
 Unless noted otherwise, the SW modules would work on any of the R5F's present on the SOC. <br  />
 Unless noted otherwise, the SW modules would work on all supported EVMs <br  />
 M4F drivers support only MCU domain peripheral and peripheral instance while R5/A53 supports drivers support MAIN domain peripheral and peripheral instance. <br  />
 </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd>Klockwork Static Analysis report is not updated for this release</dd></dl>
<h1><a class="anchor" id="autotoc_md57"></a>
New in this Release</h1>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Feature  </th><th class="markdownTableHeadNone">Module   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">DDR 1 bit and 2 bit inline ECC support and example  </td><td class="markdownTableBodyNone">DDR   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Firewall Driver support  </td><td class="markdownTableBodyNone">Security   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Crypto (SA2UL) driver support for HS devices  </td><td class="markdownTableBodyNone">Security   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">ICCSG switch support  </td><td class="markdownTableBodyNone">ICSSG   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Ethernet (CPSW) dual mac/multiple netif support  </td><td class="markdownTableBodyNone">Ethernet   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Multi-channel support  </td><td class="markdownTableBodyNone">Ethernet   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">TCP/IP Checksum offload and Tx scatter Gather  </td><td class="markdownTableBodyNone">Ethernet   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Ethernet Bare metal support  </td><td class="markdownTableBodyNone">Ethernet   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Enet (CPSW and ICSSG) SysConfig support for MDIO, MAC PORT, ALE, Phy configurations etc  </td><td class="markdownTableBodyNone">Ethernet   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">EST example  </td><td class="markdownTableBodyNone">Ethernet   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">PTP Timesync demo support in <a class="el" href="EXAMPLES_ENET_LAYER2_MULTI_CHANNEL_PTP.html">Enet CPSW TimeSync PTP Demo</a> example  </td><td class="markdownTableBodyNone">Ethernet   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">MCU Reset isolation, example demonstrating MCU Reset isolation with IPC between MAIN and MCU cores  </td><td class="markdownTableBodyNone">SOC   </td></tr>
</table>
<h1><a class="anchor" id="autotoc_md58"></a>
Device and Validation Information</h1>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">SOC  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">EVM  </th><th class="markdownTableHeadNone">Host PC   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone" rowspan="2">AM64x  </td><td class="markdownTableBodyNone" rowspan="2">R5F, M4F, A53  </td><td class="markdownTableBodyNone">AM64x GP EVM (referred to as am64x-evm in code)  </td><td class="markdownTableBodyNone" rowspan="2">Windows 10 64b or Ubuntu 18.04 64b   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">AM64x SK EVM (Limited examples are added) (referred to as am64x-sk in code)   </td></tr>
</table>
<h1><a class="anchor" id="autotoc_md59"></a>
Tools, Compiler and Other Open Source SW Module Information</h1>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Tools / SW module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">Version   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Code Composer Studio  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">12.1.0   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">SysConfig  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">1.14.0, build 2667   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">TI ARM CLANG  </td><td class="markdownTableBodyNone">R5F, M4F  </td><td class="markdownTableBodyNone">2.1.2.LTS   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">GCC AARCH64  </td><td class="markdownTableBodyNone">A53  </td><td class="markdownTableBodyNone">9.2-2019.12   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">GCC ARM  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">7-2017-q4-major (AM64x only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">FreeRTOS Kernel  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">10.4.3   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">FreeRTOS SMP Kernel  </td><td class="markdownTableBodyNone">A53  </td><td class="markdownTableBodyNone">202110.00-SMP   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Tiny USB  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">0.10.0   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">LwIP  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">STABLE-2_1_2_RELEASE   </td></tr>
</table>
<dl class="section attention"><dt>Attention</dt><dd>TI ARM CLANG 2.1.2.LTS is not part of CCS by default, Follow steps at <a class="el" href="SDK_DOWNLOAD_PAGE.html#INSTALL_TIARMCLANG">TI CLANG Compiler Toolchain</a> to install the compiler</dd></dl>
<h1><a class="anchor" id="autotoc_md60"></a>
Key Features</h1>
<h2><a class="anchor" id="autotoc_md61"></a>
Experimental Features</h2>
<dl class="section attention"><dt>Attention</dt><dd>Features listed below are early versions and should be considered as "experimental". </dd>
<dd>
Users can evaluate the feature, however the feature is not fully tested at TI side. </dd>
<dd>
TI would not support these feature on public e2e. </dd>
<dd>
Experimental features will be enabled with limited examples and SW modules.</dd></dl>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Feature  </th><th class="markdownTableHeadNone">Module   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">A53 NORTOS support and A53 NORTOS examples  </td><td class="markdownTableBodyNone">DPL, NORTOS   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">A53 FreeRTOS (single core) support and A53 FreeRTOS examples  </td><td class="markdownTableBodyNone">DPL, FreeRTOS   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">SBL booting A53 NORTOS  </td><td class="markdownTableBodyNone">Bootloader   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">GCC support for R5F for limited examples  </td><td class="markdownTableBodyNone">R5F   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">A53 FreeRTOS dual core in SMP mode and A53 SMP FreeRTOS examples  </td><td class="markdownTableBodyNone">DPL, FreeRTOS   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">GUI for UART Uniflash Tool (No support for EMMC flashing)  </td><td class="markdownTableBodyNone">Bootloader   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md62"></a>
Features not supported in release</h2>
<ul>
<li>Profinet Device Stack and example. For more information, see <a class="el" href="INDUSTRIAL_COMMS_TI_STACK.html#INDUSTRIAL_COMMS_TI_STACK_PROFINET_STACK_TRANSITION">Profinet Stack Transition</a>.</li>
</ul>
<h2><a class="anchor" id="autotoc_md63"></a>
OS Kernel</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">OS  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested / NOT supported   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">FreeRTOS Kernel  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">Task, Task notification, interrupts, semaphores, mutexes, timers, event groups. ROV views in CCS IDE, Task load measurement using FreeRTOS run time statistics APIs.  </td><td class="markdownTableBodyNone">Only single core A53 FreeRTOS is supported. Second core is NOT used.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">FreeRTOS SMP Kernel  </td><td class="markdownTableBodyNone">A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">Task, Task notification, interrupts, semaphores, mutexes, timers, event groups. ROV views in CCS IDE, Task load measurement using FreeRTOS run time statistics APIs.  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">FreeRTOS POSIX  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">pthread, mqueue, semaphore, clock  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">NO RTOS  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">See <b>Driver Porting Layer (DPL)</b> below  </td><td class="markdownTableBodyNone">Only single core A53 NORTOS is supported. Second core is NOT used.   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md64"></a>
Driver Porting Layer (DPL)</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested / NOT supported   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Address Translate  </td><td class="markdownTableBodyNone">M4F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Use RAT to allow M4F access to peripheral address space  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Cache  </td><td class="markdownTableBodyNone">R5F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Cache write back, invalidate, enable/disable  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Clock  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Tick timer at user specified resolution, timeouts and delays  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">CpuId  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Verify Core ID and Cluster ID that application is running  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">CycleCounter  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Measure CPU cycles using CPU specific internal counters  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Debug  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Logging and assert to any combo of: UART, CCS, shared memory  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Heap  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Create arbitrary heaps in user defined memory segments  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Hwi  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Interrupt register, enable/disable/restore  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">MPU  </td><td class="markdownTableBodyNone">R5F, M4F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Setup MPU and control access to address space  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">MMU  </td><td class="markdownTableBodyNone">A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">Setup MMU and control access to address space  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Semaphore  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Binary, Counting Semaphore, recursive mutexs with timeout  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Task  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Create, delete tasks  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Timer  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Configure arbitrary timers  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Event  </td><td class="markdownTableBodyNone">R5F, M4F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Setting, getting, clearing, and waiting of Event bits  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md65"></a>
Secondary Bootloader (SBL)</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested / NOT supported   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Bootloader  </td><td class="markdownTableBodyNone">R5FSS0-0  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">Boot modes: OSPI, OSPI XIP, UART, SD. All R5F's, M4F, A53 NORTOS/FreeRTOS/Linux boot. RPRC, multi-core image format, DDR init  </td><td class="markdownTableBodyNone">SBL OSPI XIP for A53   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md66"></a>
SOC Device Drivers</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Peripheral  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">DMA Supported  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested / NOT supported   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">ADC  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Single conversion (one-shot mode), interrupt mode, DMA mode  </td><td class="markdownTableBodyNone">Continuous conversion not tested   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">CRC  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">CRC in full CPU mode  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">DDR  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Tested LPDDR4 at 400MHz frequency.  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">ECAP  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Frequency, Duty cycle, interrupt mode  </td><td class="markdownTableBodyNone">PWM mode not tested   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">EPWM  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Different Frequency, Duty cycle, interrupt mode, Deadband and chopper module  </td><td class="markdownTableBodyNone">Tripzone module not tested   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">EQEP  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Signal Frequency and Direction, interrupt mode  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">FSI (RX/TX)  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">RX, TX, polling, interrupt mode, single/dual lanes  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">GPIO  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Basic input/output, GPIO as interrupt  </td><td class="markdownTableBodyNone">GPIO as interrupt is not tested for A53.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">GTC  </td><td class="markdownTableBodyNone">R5F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Enable GTC, setting FID (Frequency indicator)  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">I2C  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Controller mode, basic read/write, polling and interrupt mode  </td><td class="markdownTableBodyNone">Target mode not supported. M4F not tested due to EVM limitation   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">IPC Notify  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Low latency IPC between RTOS/NORTOS CPUs  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">IPC Rpmsg  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">RPMessage protocol based IPC for all R5F, M4F, A53 running NORTOS/FreeRTOS/Linux  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">MCAN  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">RX, TX, interrupt and polling mode  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">MCSPI  </td><td class="markdownTableBodyNone">R5F, M4F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes  </td><td class="markdownTableBodyNone">Controller/Peripheral mode, basic read/write, polling, interrupt and DMA mode  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">MDIO  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Register read/write, link status and link interrupt enable API  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">MMCSD  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes  </td><td class="markdownTableBodyNone">Raw read/write and file I/O on MMCSD0 eMMC, and MMCSD1 SD. eMMC tested till HS SDR mode (8-bit data, 52 MHz), SD tested till SD HS mode (4-bit, 25 MHz)  </td><td class="markdownTableBodyNone">Interrupt mode not tested   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">OSPI  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes  </td><td class="markdownTableBodyNone">Read direct, Write indirect, Read/Write commands, DMA for read, PHY Mode  </td><td class="markdownTableBodyNone">Interrupt mode not supported   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">PCIe  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Buffer Transfer between EP and RC modes. Legacy interrupt  </td><td class="markdownTableBodyNone">MSI and MSIx capability   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Pinmux  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Tested with multiple peripheral pinmuxes  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">PRUICSS  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Tested with Ethercat, EtherNet/IP, IO-Link, ICSS-EMAC, HDSL, EnDat  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">SOC  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">lock/unlock MMRs, get CPU clock, CPU name, clock enable, set frequency, SW Warm/POR Reset, Address Translation  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Sciclient  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Tested with clock setup, module on/off  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">SPINLOCK  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Lock, unlock HW spinlocks  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">UART  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes  </td><td class="markdownTableBodyNone">Basic read/write, polling, interrupt mode,  </td><td class="markdownTableBodyNone">HW flow control not tested. DMA mode not supported   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">UDMA  </td><td class="markdownTableBodyNone">R5F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes  </td><td class="markdownTableBodyNone">Basic memory copy, SW trigger, Chaining  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">WDT  </td><td class="markdownTableBodyNone">R5F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Interrupt after watchdog expiry  </td><td class="markdownTableBodyNone">Reset not supported   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md67"></a>
Board Device Drivers</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Peripheral  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">EEPROM  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">I2C based EEPROM  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">ETHPHY  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Ethernet Phy configuration for EtherCAT SubDevice example  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Flash  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">XSPI, OSPI, QSPI based flash, Octal, Quad mode, DDR mode  </td><td class="markdownTableBodyNone">All vendor flash types not tested   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">LED  </td><td class="markdownTableBodyNone">R5F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">GPIO , I2C IO expander based LED control, I2C based industrial LEDs(TPIC2810)  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md68"></a>
File System</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">FreeRTOS+FAT  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">File read, write, create. FAT partition and mounting  </td><td class="markdownTableBodyNone">File I/O with FreeRTOS   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md69"></a>
CMSIS</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">CMSIS DSP  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Basic math, complex math, controller, fast math, filtering, Matrix, statistics, transform  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md70"></a>
Industrial Communications Toolkit</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">EtherCAT SubDevice FWHAL  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Tested with ethercat_slave_beckhoff_ssc_demo example  </td><td class="markdownTableBodyNone">Reset isolation   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">EtherCAT SubDevice Evaluation Stack  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Tested with ethercat_slave_demo examples  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">EtherNet/IP Adapter FWHAL  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Tested with ethernetip_adapter_demo examples  </td><td class="markdownTableBodyNone">Multicast Filtering   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">EtherNet/IP Adapter Evaluation Stack  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Tested with ethernetip_adapter_demo examples  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">IO-Link Controller Evaluation Stack  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Tested with iolink_master_demo example  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Profinet Device FWHAL  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">-  </td><td class="markdownTableBodyNone">RT, IRT, MRP   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">HSR-PRP FWHAL  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Tested with hsr_prp_demo examples  </td><td class="markdownTableBodyNone">HSR/PRP RGMII Untested   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md71"></a>
Motor Control</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Position Sense HDSL  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Freerun mode, Sync mode, Short Message Read &amp; Write, Long Message Read &amp; Write  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Position Sense EnDAT  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Single channel, Multi channel, Continuous mode  </td><td class="markdownTableBodyNone">16 MHz Baud Rate   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Position Sense Tamagawa  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Absolute position, Encoder ID, Reset  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md72"></a>
Networking</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">LwIP  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">TCP/UDP IP networking stack with and without checksum offload enabled, DHCP, ping, TCP iperf, TCP/UDP IP  </td><td class="markdownTableBodyNone">Other LwIP features, performance and memory optimizations pending, more robustness tests pending, checksum offload with VLAN_Tag   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Ethernet driver (ENET)  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Ethernet as port using CPSW and ICSS, Layer 2 MAC, Layer 2 PTP Timestamping, CPSW Switch, Policer, MDIO Manual Mode, independent ICSSG and CPSW drivers execution on different R5 cores  </td><td class="markdownTableBodyNone">Independent ICSSG and CPSW drivers execution on same R5 cores not supported   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">ICSS-EMAC  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Tested switch mode with ethernetip_adapter_demo and hsr_prp_demo examples  </td><td class="markdownTableBodyNone">EMAC mode, VLAN/Multicast Filtering   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">ICSS TimeSync  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Tested E2E mode with ethernetip_adapter_demo examples  </td><td class="markdownTableBodyNone">P2P mode, Transparent Clock mode   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md73"></a>
USB</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">USB SoC Porting Layer  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">USB 2.0 device mode  </td><td class="markdownTableBodyNone">USB 3.0   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">USB Device Driver  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">USB 2.0 device mode  </td><td class="markdownTableBodyNone">USB Host driver   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">TinyUSB Core and CDC Driver  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">USB device with CDC class  </td><td class="markdownTableBodyNone">USB Host, other USB device class drivers   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md74"></a>
SECURITY</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">SA2UL AES  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">AES CBC-128 encryption and decryption, AES CBC-256 encryption and decryption, AES ECB-128 encryption and decryption, AES ECB-256 encryption and decryption, AES CMAC-128, AES CMAC-256  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">SA2UL SHA  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">SHA 512 single shot and multi-shot, SHA 256 single shot and multi-shot, HMAC SHA-256, HMAC SHA-512, HMAC SHA-1  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">SA2UL RNG  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">RNG generate random number with size of 4 words(128 bit)  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">SA2UL PKA  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">RSA Encryption and Decryption support upto 4k bit, RSA Signing and Verification support upto 4k bit, ECDSA Signing and Verification support with P-256 and P-384 curves  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md75"></a>
PRU IO</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">ADS85x8  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FREERTOS  </td><td class="markdownTableBodyNone">Parallel 8 and 16 Bit Interface with ADS8598H IC  </td><td class="markdownTableBodyNone">OSR Modes, Other ICs   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">ADS127L11  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FREERTOS  </td><td class="markdownTableBodyNone">Serial Interface with ADS127L11 IC  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Empty  </td><td class="markdownTableBodyNone">PRU  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">Bare Metal  </td><td class="markdownTableBodyNone">Empty project to get started with PRU firmware development  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">MDIO FW  </td><td class="markdownTableBodyNone">PRU  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">Bare Metal  </td><td class="markdownTableBodyNone">MDIO Manual Mode firmware (tested with ethercat_slave_beckhoff_ssc_demo example)  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md76"></a>
Demos</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Benchmark demo  </td><td class="markdownTableBodyNone">4xR5F's  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">CFFT, FIR and FOC benchmarks  </td><td class="markdownTableBodyNone">ADC/PWM benchmark   </td></tr>
</table>
<h1><a class="anchor" id="autotoc_md77"></a>
Fixed Issues</h1>
<table class="doxtable">
<tr>
<th>ID </th><th>Head Line </th><th>Module </th><th>Applicable Releases </th><th>Applicable Devices </th><th>Resolution/Comments  </th></tr>
<tr>
<td>MCUSDK-1016 </td><td>Semaphore does not function as expected when "post" call is present in multiple ISRs at different priorities </td><td>DPL </td><td>7.3.0 onwards </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-2453 </td><td>R5 - Init code crashes under certain conditions </td><td>DPL </td><td>8.1.0 onwards </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-3797 </td><td>Fix for enabling &ndash;rom_model linker optiom </td><td>DPL </td><td>08.01.00 onwards </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-8421 </td><td>SYSCONIFG version 1.13 does wrong event assignment to INTC in ICSS_G </td><td>ICSSG </td><td>08.04.00 onwards </td><td>AM243x, AM64x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-8423 </td><td>[enet] MDIO manual mode delay implementation is incorrect </td><td>Enet </td><td>08.04.00 onwards </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-8439 </td><td>SBL Null boot flow gel instruction are missing </td><td>Docs </td><td>08.04.00 onwards </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-8440 </td><td>Number of mac address available in eeprom is not being properly read on UDMA platforms </td><td>Common </td><td>08.04.00 onwards </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-8494 </td><td>load_dmsc_hsfs script is not working as expected </td><td>Common </td><td>08.04.00 onwards </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-8516 </td><td>LwIP TCPClient example is not getting IP address on LP </td><td>Enet </td><td>08.04.00 onwards </td><td>AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-8528 </td><td>OSPI_NOR_PROTOCOL: the arguments "data" and "addr" seem to be reversed </td><td>OSPI </td><td>08.04.00 onwards </td><td>AM243x, AM64x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-8531 </td><td>HDSL: DDR trace is logging 9 frames instead of 8 </td><td>HDSL </td><td>08.04.00 onwards </td><td>AM243x, AM64x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-8575 </td><td>Motor Control: EnDat: PRU Core Clock is fixed to 300 MHz in SysConfig </td><td>ENDAT </td><td>08.04.00 onwards </td><td>AM243x, AM64x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-8616 </td><td>Changing RGMII mode in CPSW lwip example leads to assert </td><td>Enet </td><td>08.04.00 onwards </td><td>AM243x, AM64x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-8669 </td><td>Motor Control: EnDat: Valid Rx bit wait in multi-channel receive is done for all 3 channels instead of active channels </td><td>ENDAT </td><td>08.04.00 onwards </td><td>AM243x, AM64x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-8679 </td><td>SCIClient CCS init application doesn't initialize other R5 cores </td><td>SCIClient </td><td>08.04.00 onwards </td><td>AM243x, AM64x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-8699 </td><td>OSPI driver function <a class="el" href="group__DRV__OSPI__NOR__FLASH__API__MODULE.html#ga62272fc7c39a26461d2fd507fdb00262" title="This function tries to read the JEDEC ID from the NOR flash connected to the OSPI peripheral.">OSPI_norFlashReadId()</a> returning wrong ID </td><td>OSPI </td><td>08.04.00 onwards </td><td>AM243x, AM64x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-8748 </td><td>multiCoreImageGen.js: Generated linux.appimage file size larger than expected </td><td>Common </td><td>08.04.00 onwards </td><td>AM64x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-8835 </td><td>MMC0 should not be default setup, as for AM243x-ALX package the MMC1 is only available </td><td>MMCSD </td><td>08.04.00 onwards </td><td>AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-8838 </td><td>Flash open takes long time to finish when invoked from application on AM243x LP </td><td>Common </td><td>08.04.00 onwards </td><td>AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-8951 </td><td>Load DMSC js scripts point to incorrect default SDK path </td><td>Common </td><td>08.04.00 onwards </td><td>AM243x, AM64x </td><td>Fixed  </td></tr>
</table>
<h1><a class="anchor" id="autotoc_md78"></a>
Known Issues</h1>
<table class="doxtable">
<tr>
<th>ID </th><th>Head Line </th><th>Module </th><th>Applicable Releases </th><th>Applicable Devices </th><th>Workaround  </th></tr>
<tr>
<td>MCUSDK-626 </td><td>DMA not working with ADC FIFO 1 </td><td>ADC </td><td>7.3.0 onwards </td><td>AM64x, AM243x </td><td>Use ADC FIFO 0  </td></tr>
<tr>
<td>MCUSDK-1900 </td><td>UART Hardware Flow Control is not working </td><td>UART </td><td>7.3.0 onwards </td><td>AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-2113 </td><td>[Docs] Sysfw RM/PM documentation doesn't specify AM243x </td><td>Docs </td><td>8.0.0 onwards </td><td>AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-2319 </td><td>2 PRU(ICSS) driver instances are added while changing Enet ICSSG instance to ICSSG0 in SysConfig </td><td>SYSCFG </td><td>8.1.0 onwards </td><td>AM64x, AM243x </td><td>Please remove the extra one manually  </td></tr>
<tr>
<td>MCUSDK-2419 </td><td>MCSPI TX Only mode is not functional in DMA mode </td><td>MCSPI, UDMA </td><td>8.2.0 onwards </td><td>AM64x, AM243x </td><td>Use TX/RX mode and ignore RX.  </td></tr>
<tr>
<td>MCUSDK-2512 </td><td>[UART]Driver always assumes functional clock as 48 MHz </td><td>UART </td><td>8.3.0 onwards </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-2715 </td><td>PKA ECDSA sign verify is not working for P-521 and BrainPool P-512R1 curves </td><td>SECURITY </td><td>8.2.0 onwards </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-3626 </td><td>Enet: Phy tuning is not done correctly on AM64x/AM243x and AM263x platforms </td><td>Enet </td><td>8.1.0 onwards </td><td>AM64x, AM243x </td><td>PHY delay is not tuned but set to value based on limited testing on a small set of boards.If packet drops are still seen, we can force the phy to set to 100mbps.Make below change in application code: linkCfg-&gt;speed = ENET_SPEED_100MBIT; linkCfg-&gt;duplexity = ENET_DUPLEX_FULL;  </td></tr>
<tr>
<td>MCUSDK-4379 </td><td>Low Tx side throughput seen when tested using iperf application </td><td>HSR-PRP </td><td>8.3.0 </td><td>AM64x, AM243x </td><td><p class="starttd"></p>
<p class="intertd">Replace mcu_plus_sdk\source\networking\lwip\lwip-config\am64x\lwipopts.h and mcu_plus_sdk\source\networking\lwip\lwip-config\am64x\lwippools.h from MCU PLUS SDK 8.2.0 release and rebuild lwip_freertos, lwip-contrib and icss_emac_lwip_if libraries.</p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>MCUSDK-4527 </td><td>USB recognition error occurs when USB conncect/disconnect executed repeatedly </td><td>SBL Linux </td><td>8.2.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-4575 </td><td>ENET LWIP ICSSG Switch mode External Phy management is not functional when 2 ports are enabled </td><td>ICSSG, Enet </td><td>8.3.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-6262 </td><td>[AM243X] : MMCSD read io example is not functional on eMMC if the APP_MMCSD_START_BLK is changed for MMCSD_write and MMCSD_read </td><td>MMCSD </td><td>8.3.0 owards </td><td>AM243x, AM64x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-6318 </td><td>Enet icssg - dhcp functionality unstable </td><td>Enet, ICSS </td><td>8.3.0 </td><td>AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-7905 </td><td>EtherNet/IP : MDIO access can have race condition due to two parallel PHY drivers </td><td>Ethernet/IP Adapter </td><td>8.3.0 </td><td>AM64x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-8106 </td><td>8MHZ endat encoder showing CRC failure </td><td>ENDAT </td><td>8.4.0 </td><td>AM64x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-8108 </td><td>EtherNet/IP : PTP Device is unable to keep offset under 1000 ns </td><td>Ethernet/IP Adapter </td><td>8.4.0 </td><td>AM64x, AM243x </td><td>Value of OFFSET_THRESHOLD_FOR_RESET is set to 10000 ns by default in SDK.  </td></tr>
<tr>
<td>MCUSDK-8234 </td><td>HSR/PRP - PTP Device is unable to keep offset under 1000 ns </td><td>HSR-PRP </td><td>8.4.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-8236 </td><td>HSR/PRP is not functional in rgmii mode </td><td>HSR-PRP </td><td>8.4.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-8239 </td><td>EtherNet/IP : MDIO Manual Mode is not supported </td><td>Ethernet/IP Adapter </td><td>8.4.0 </td><td>AM64x, AM243x </td><td>MDIO Manual Mode is the work-around for issue "i2329 - MDIO: MDIO interface corruption (CPSW and PRU-ICSS)" (described in <a href="https://www.ti.com/lit/er/sprz457e/sprz457e.pdf">AM64x/AM243x Processor Silicon Revision 1.0, 2.0 (Rev. E)</a>)  </td></tr>
<tr>
<td>MCUSDK-8242 </td><td>EtherCAT : MDIO Manual Mode is not supported in ethercat_slave_demo examples </td><td>EtherCAT SubDevice </td><td>8.4.0 </td><td>AM64x, AM243x </td><td>MDIO Manual Mode is the work-around for issue "i2329 - MDIO: MDIO interface corruption (CPSW and PRU-ICSS)" (described in <a href="https://www.ti.com/lit/er/sprz457e/sprz457e.pdf">AM64x/AM243x Processor Silicon Revision 1.0, 2.0 (Rev. E)</a>). Please note that the work-around is available for ethercat_slave_beckhoff_ssc_demo examples.  </td></tr>
<tr>
<td>MCUSDK-8243 </td><td>EtherNet/IP : Examples do not work on HS-FS devices </td><td>Ethernet/IP Adapter </td><td>8.4.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-8376 </td><td>LWIP web server application crashes in server stress test </td><td>Enet, LWIP </td><td>8.3.0 onwards </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-8383 </td><td>Load from JSON feature fails in SysConfig in Windows PC </td><td>Flash </td><td>8.4.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-8403 </td><td>1000000(1MHz) baud rate not working on UART </td><td>UART </td><td>8.4.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-8413 </td><td>ICSSG: Disabling MDIO manual mode with board phy config cause failure </td><td>ICSSG </td><td>8.4.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-8414 </td><td>SBL UART Uniflash: OSPI fails to boot application image with size &gt; 1MB </td><td>OSPI, Flash </td><td>8.4.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-8490 </td><td>HSR/PRP nodeTable semaphore causing a deadlock </td><td>HSR_PRP </td><td>8.4.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-8564 </td><td>SysConfig Code generation error with basic PRU config on ICSS_G0 and ICSS_G1 </td><td>ICSSG </td><td>8.4.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-8721 </td><td>Function for setting ICSSG SD/ENDAT alternate pin mux mode not working in all cases </td><td>ICSSG </td><td>8.4.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-8842 </td><td>OSPI Writes fail with multi threaded applications </td><td>OSPI </td><td>8.4.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
</table>
<h1><a class="anchor" id="autotoc_md79"></a>
Limitations</h1>
<table class="doxtable">
<tr>
<th>ID </th><th>Head Line </th><th>Module </th><th>Reported in Release </th><th>Applicable Devices </th><th>Workaround  </th></tr>
<tr>
<td>MCUSDK-208 </td><td>gmake with -j can sometimes lock up Windows command prompt </td><td>Build </td><td>7.3.0 </td><td>AM64x, AM243x </td><td>Use bash for windows as part of git for windows or don't use -j option  </td></tr>
</table>
<h1><a class="anchor" id="autotoc_md80"></a>
Upgrade and Compatibility Information</h1>
<dl class="section attention"><dt>Attention</dt><dd>When migrating from Processor SDK RTOS, see <a class="el" href="MIGRATION_GUIDES.html">Migration Guides</a> for more details</dd></dl>
<p>This section lists changes which could affect user applications developed using older SDK versions. Read this carefully to see if you need to do any changes in your existing application when migrating to this SDK version relative to previous SDK version. Also refer to older SDK version release notes to see changes in earlier SDKs.</p>
<h2><a class="anchor" id="autotoc_md81"></a>
Compiler Options</h2>
<table class="doxtable">
<tr>
<th>Module </th><th>Affected API </th><th>Change </th><th>Additional Remarks  </th></tr>
</table>
<h2><a class="anchor" id="autotoc_md82"></a>
Examples</h2>
<table class="doxtable">
<tr>
<th>Module </th><th>Affected API </th><th>Change </th><th>Additional Remarks  </th></tr>
</table>
<h2><a class="anchor" id="autotoc_md83"></a>
OS Kernel</h2>
<table class="doxtable">
<tr>
<th>Module </th><th>Affected API </th><th>Change </th><th>Additional Remarks  </th></tr>
</table>
<h2><a class="anchor" id="autotoc_md84"></a>
SOC Device Drivers</h2>
<table class="doxtable">
<tr>
<th>Module </th><th>Affected API </th><th>Change </th><th>Additional Remarks  </th></tr>
</table>
<h2><a class="anchor" id="autotoc_md85"></a>
Networking</h2>
<table class="doxtable">
<tr>
<th>Module </th><th>Affected API </th><th>Change </th><th>Additional Remarks  </th></tr>
<tr>
<td>ENET </td><td>SysConfig </td><td>For all LWIP based examples, packet buffer memory management is moved out of driver and expected to handle at application side. This requires user to regenerate the code via SysConfig </td><td>This is applicable only for RX, TX remains same. Custom pBuff enabled LwIP application to manage the buffer memory efficiently  </td></tr>
<tr>
<td>ENET, LWIP </td><td>Library Names </td><td>Library 'enet-lwip-cpsw' is split into 'enet-cpsw' and 'lwipif-cpsw-freertos'. Similarly,'enet-lwip-icssg' is split into 'enet-icssg' and 'lwipif-icssg-freertos'. 'lwip-contrib' is renamed to 'lwip-contrib-freertos' </td><td>Additionally while using NoRTOS (baremetal) based examples nortos version of 'lwipif-cpsw' and 'lwip-contrib' needs to be used  </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md86"></a>
PRU-IO</h2>
<table class="doxtable">
<tr>
<th>Module </th><th>Affected API </th><th>Change </th><th>Additional Remarks  </th></tr>
</table>
</div></div><!-- contents -->
</div><!-- PageDoc -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
