question,A,B,C,D,E,answer,explanation
<p>A multilevel decoder is more costly as compared to single level decoder.</p>,True,False,,,,A, <p>A multi level decoder may be cheaper than single level decoder.</p> 
<p>EPROM can be</p>,UVPROM,EEPROM,both UVPROM and EEPROM,none of the above,,C, <p>Both ultra violet and electric pulses are used for erasing.</p> 
<p>A full subtractor has a total of</p>,2 inputs,3 inputs,4 inputs,5 inputs,,B," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/68-304.png""/></p> "
<p>The function of interface circuit is</p>,to match output conditions of driver with input conditions of load device,to match output conditions of load device with input conditions of driver,both (a) and (b),neither (a) nor (b),,A, <p>Output of driver stage has to be matched with input of load.</p> 
<p>1274<sub>16</sub> - 3A7<sub>16</sub> = __________ .</p>,ACA<sub>16</sub>,ACB<sub>16</sub>,ECD<sub>16</sub>,AAA<sub>16</sub>,,C," <p>Convert to decimal, subtract and change the result to hexadecimal.</p> "
"<p>With four Boolean variables, how many Boolean expressions can be performed?</p>",16,256,1024 (1 K),64K (64 x 1024),,D, <p>2<sup>2<sup>4</sup></sup> = 2<sup>16</sup>.</p> 
<p>A + (B . C) =</p>,A . B + C,A . B + A . C,A,(A + B) . (A + C),,D, <p>This is distributive law.</p> 
"<p>To count 1000 bottles in a milk plant, the minimum number of flip flops requires is</p>",12,10,8,6,,B, <p>2<sup>0</sup> = 512 and 2<sup>10</sup> = 1024 Hence at least 10 flip-flops are required.</p> 
<p>Decimal 8 in excess-3 code =</p>,1000,1001,1011,1111,,C, <p>Decimal 8 in excess 3 code = decimal 11 = 1011 in binary.</p> 
<p>The inputs to a 3 bit binary adder are 111<sub>2</sub> and 110<sub>2</sub>. The output will be</p>,101,1101,1111,1110,,B," <p>Rules for binary addition.</p>
<p>0 + 0 = 0 </p>
<p>0 + 1 = 1 + 0 = 1 </p>
<p>1 + 1 = 10</p>
<p>i.e., 1 + 1 equals 0 with a carry of 1 to next higher column. 1 + 1 + 1 = 11</p>
<p>i.e., 1 + 1 + 1 equals 1 with a carry of 1 to next higher column.</p> "
<p>BCD number 1100111 = __________ <sub>10</sub></p>,66,67,68,69,,B, <p>0110 = 6 and 0111 = 7 Hence 67.</p> 
"<p>The K-map for a Boolean function is shown in figure. The number of essential prime implicants for this function is<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/45-668.png""/></p>",4,5,6,8,,A, <p>Essential Prime implicates = 4.</p> 
"<p>When microprocessor processes both positive and negative numbers, the representation used is</p>",l's complement,2's complement,signed binary,any of the above,,B, <p>2's complement representation requires simple electronic circuitry.</p> 
<p>An AND gate has four inputs. One of the inputs is low and other inputs are high. The output</p>,is low,is high,is alternately low and high,may be high or low depending on relative magnitudes of inputs,,A, <p>In AND gate all inputs must be high to give high output.</p> 
"<p>In the given figure, the flip flop is <br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/34-477.png""/></p>",negative edge triggered,positive edge triggered,level triggered,either (a) or (c),,A, <p>The small circle indicates negative and small triangle indicates edge triggering.</p> 
<p>The number of switching functions of 3 variables are</p>,3,8,16,32,,B, <p>2<sup>3</sup> = 8.</p> 
"<p>The applications of shift registers are <ol style=""list-style-type: decimal; padding-bottom:10px;""><li style=""padding-top:10px;"">Time delay</li><li style=""padding-top:10px;"">Ring counter</li><li style=""padding-top:10px;"">Serial to parallel data conversion</li><li style=""padding-top:10px;"">Serial to serial data conversion</li></ol> Which of the above are correct?</p>","1, 2, 3","2, 3, 4","1, 2, 3, 4","1, 2, 4",,C, <p>Shift registers are used for all these applications.</p> 
<p><p><b>Assertion (A):</b>  ECL is fast as compared to TTL.</p><p><b>Reason (R):</b> ECL dissipates less power than TTL.</p></p>,Both A and R are correct and R is correct explanation of A,Both A and R are correct but R is not correct explanation of A,"A is true, R is false","A is false, R is true",,C, <p>ECL dissipates more power than TTL.</p> 
<p><p><b>Assertion (A):</b>  Synchronous counter has higher speed of operation than ripple counter </p><p><b>Reason (R):</b> Synchronous counter uses high speed flip flops.</p></p>,Both A and R are correct and R is correct explanation of A,Both A and R are correct but R is not correct explanation of A,"A is true, R is false","A is false, R is true",,C, <p>Higher speed is due-to the reason that clock pulses in synchronous counter are applied simultaneously to all the flip-flops.</p> 
<p>What will be the maximum conversion time in 6 bit dual slope A/D converter uses a reference of -6v and a 1 MHz clock. It uses a fixed count of 40 (101000).</p>,108 sec,63 μ sec,40 sec,80 μ sec,,A," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/70-560.png""/> for <i>t<sub>2</sub></i> maximum all bits should be 111111 = (63)<sub>10</sub> </p>
<p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/70-560-1.png""/></p>
<p>Maximum conversion time = 63 + 40 = 103 μ sec and it takes 5 μ sec to transfer N<sub>2</sub> to the O/P register. </p>
<p><i>t<sub>cmax</sub></i> = 108 μ sec.</p> "
"<p>The modulus of counter in the given figure is<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/34-465.png""/></p>",1,2,3,4,,C, <p>Third clock pulse resets the counter to 00 state. Hence mod is 3.</p> 
<p>The input to a parity detector is 1001. The output is</p>,0,1,0 or 1,indeterminate,,A," <p>Since the number of 1 's is even, output is 0.</p> "
<p>A 4 bit modulo 16 ripple counter uses JK flip-flops. If the propagation delay of each FF is 50 ns. The max. clock frequency that can be used is equal to</p>,20 MHz,10 MHz,5 MHz,4 MHz,,C," <p>Propagation Delay for one FF is 50 nsec. For 4 FF = 50 x 4 = 200 nsec.<img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/70-523.png""/>.</p> "
"<p>As the number of flip flops are increased, the total propagation delay of</p>",ripple counter increases but that of synchronous counter remains the same,both ripple and synchronous counters increase,both ripple and synchronous counters remain the same,ripple counter remains the same but that of synchronous counter increases,,A," <p>In ripple counter the clock pulses are applied to one flip- flop only. </p>
<p>Hence as the number of flip-flops increases the delay increases. </p>
<p>In synchronous counter clock pulses to all flip-flops are applied simultaneously.</p> "
"<p>In a 4 input OR gate, the total number of High outputs for the 16 input states are</p>",16,15,14,13,,B, <p>OR gate gives high output when one or more inputs are high.</p> 
"<p>For the ring oscillator shown in the figure, the propagation delay of each inverter is 100 pico sec. What is the fundamental frequency of the oscillator output __________ <br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/39-572.png""/></p>",10 MHz,100 MHz,1 GHz,2 GHz,,D," <p>T = 500 x 10<sup>-12</sup> = 5 x 10<sup>-10</sup> </p>
<p>= <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/71-572.png""/>.</p> "
"<p>If A is 1011, A"" is</p>",1011,0100,1100,1010,,A, <p>Taking 2's complement twice gives the original number.</p> 
<p>Which of the following is not a characteristic of a flip flop?</p>,It is a bistable device,It has two outputs,It has two outputs are complement of each other,It has one input terminal,,D, <p>Flip-flop has more than 1 input.</p> 
<p>The number of flip flops needed for a Mod 7 counter are</p>,7,5,3,1,,C, <p>2<sup>3</sup> = 8 If 3 flip-flops are used the modulus can be a maximum of 8.</p> 
"<p>For AB + <span style=""text-decoration:overline;"">A</span> C + BC = AB + <span style=""text-decoration:overline;"">A</span> C the dual form is</p>","(A + B) (<span style=""text-decoration:overline;"">A</span> + C)(B + C) = (A + B)(<span style=""text-decoration:overline;"">A</span> + C)","(<span style=""text-decoration:overline;"">A</span> + B ) (A + <span style=""text-decoration:overline;"">C</span>)(<span style=""text-decoration:overline;"">B</span> + <span style=""text-decoration:overline;"">C</span>) = (<span style=""text-decoration:overline;"">A</span> + <span style=""text-decoration:overline;"">B</span>)(A + <span style=""text-decoration:overline;"">C</span>)","(A + B) (A + C) (B + C) = (<span style=""text-decoration:overline;"">A</span> + <span style=""text-decoration:overline;"">B</span>) (<span style=""text-decoration:overline;"">A</span> + C)",none of the above,,A, <p>Change OR to AND and vice versa.</p> 
<p>A DAC has full scale output of 5 V. If accuracy is ± 0.2% the maximum error for an output of 1 V is</p>,5 mV,10 mV,2 mV,20 mV,,B," <p>Maximum error = <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/69-400.png""/> = 10 mV.</p> "
<p>Binary number 1101101101 is equal to decimal number</p>,3289,2289,1289,289,,A, <p>2048 + 1024 + 128 + 64 + 16 + 8 + 1 = 3289 in decimal.</p> 
<p>A 16:1 multiplexer has 4 select input lines.</p>,True,False,,,,A, <p>2<sup>4</sup> = 16.</p> 
<p>Which one of the following can be used as parallel to series converter?</p>,Decoder,Digital counter,Multiplexer,Demultiplexer,,C, <p>It converts parallel data into serial data.</p> 
<p>What will be conversion time of a successive approximation A/D converter which uses 2 MHz clock and 5 bit binary ladder containing 8 V reference.?</p>,2.5 μ sec,25 μ sec,3 μ sec,4 μ sec,,A," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/71-568.png""/>.</p> "
<p>A 4 bit down counter can count from</p>,0000 to 1111,1111 to 0000,000 to 111,111 to 000,,B, <p>It can count from 15 to 0 or 1111 to 0000.</p> 
<p><p><b>Assertion (A):</b>  In computers the data is stored in hexadecimal form</p><p><b>Reason (R):</b> Hexadecimal representation is short as compared to binary representation.</p></p>,Both A and R are correct and R is correct explanation of A,Both A and R are correct but R is not correct explanation of A,"A is true, R is false","A is false, R is true",,D, <p>Data is stored in binary form only.</p> 
"<p>For the circuit of the given figure, the output equation is<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/16-80.png""/></p>",Y = ABCD,Y = AB + CD,Y = A + BCD,Y = ABC + D,,B, <p>The inputs A and B are ANDed. Inputs B and C' so ANDed. The outputs of two AND gates are ORed.</p> 
"<p>Using 2's complement, the largest positive and negative number which can be stored with 8 bits are</p>",+128 and -127,+128 and -128,+127 and -128,+127 and -127,,C, <p>Largest positive number is 0111 111 = + 127 and largest negative number is 1000 0000 = -128.</p> 
<p>Three Mod-16 counters are connected in cascade. The maximum counting range is</p>,16,256,4096,none of the above,,C, <p>16 x 16 x 16 = 4096.</p> 
<p>TTL is used in electronic calculators.</p>,True,False,,,,B, <p>Calculators use CMOS.</p> 
"<p>Inverter 74 LS04 has following specifications I<sub>0H</sub> max = - 0.4 mA, I<sub>0L max</sub> = 8 mA, I<sub>IH max</sub> = 20 μA, I<sub>IL max</sub> = 0.1 mA<br/>The fan out of this inverter is</p>",10,20,60,100,,B," <p>Fan out in low state = <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/69-456.png""/> = 80 Fan out in high state = <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/69-456-1.png""/> Hence fan out is smaller of two values <i>ie., </i> 20.</p> "
<p>A 4 bit ripple counter starts in 0000 state. When the counter reads 0010 the number of clock pulses which have occurred is</p>,2,18,2 or 18,2 or 18 or 34,,D," <p>At pulse 1 the state changes to 0001 and at pulse 2 it changes to 0010 Since it has a total of 16 states, the counter returns to 0000 after 16 and 32 pulses.</p> "
<p>The number FF in hexadecimal system is equivalent to number __________ in decimal system.</p>,256,255,240,239,,B, <p>FF = 15 x 16 + 15 = 255.</p> 
"<p>The inputs A, B, C of the given figure are applied to a 3 input NOR gate. The output is<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/23-276.png""/></p>",HIGH from 4 to 0,LOW from 0 to 4,HIGH from 0 to 1 and LOW from 1 to 4,LOW from 0 to 2 and HIGH from 2 to 4,,C," <p>NOR gate gives high output if all inputs are Low. For all other combinations of inputs, output is Low.</p> "
<p><p><b>Assertion (A):</b>  XOR gate is not universal gate.</p><p><b>Reason (R):</b> It is not possible to realize any Boolean function using XOR gates only.</p></p>,Both A and R are correct and R is correct explanation of A,Both A and R are correct but R is not correct explanation of A,"A is true, R is false","A is false, R is true",,A, <p>A universal gate is one which can be used to realize any Boolean function using that type of gates only. Only NOR and NAND are universal gates.</p> 
<p>The number of logic devices required in a Mod-16 synchronous counter are</p>,4,5,6,7,,C, <p>4 flip-flops and 2 AND gates.</p> 
"<p>A 2 bit BCD D/A converter is a weighted resistor type with E<sub>R</sub> = 1V, R = 1 MΩ and R<i><sub>f</sub></i> = 10KΩ then Resolution in percent and volt is __________ .</p>","1%, 1 mv","10%, 10 mv","10%, 1 mv","1%, 10 mv",,D," <p>Resolution % for BCD = <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/70-555.png""/> where d is Resolution in volts. </p>
<p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/70-555-1.png""/> </p>
<p>Resolution in volts = <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/70-555-2.png""/></p>
<p>volts per step = 0.01V 0r 10mV.</p> "
<p>The number of bits in EBCDIC is</p>,12,10,8,6,,C, <p>EBCDIC is an 8 bit code.</p> 
