<inh f='llvm/llvm/include/llvm/CodeGen/MachineFunctionPass.h' l='30' c='llvm::MachineFunctionPass'/>
<def f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelect.h' l='27' ll='49'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InstructionSelect.cpp' l='53' c='_ZL35initializeInstructionSelectPassOnceRN4llvm12PassRegistryE'/>
<size>104</size>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelect.h' l='20'>/// This pass is responsible for selecting generic machine instructions to
/// target-specific instructions.  It relies on the InstructionSelector provided
/// by the target.
/// Selection is done by examining blocks in post-order, and instructions in
/// reverse order.
///
/// \post for all inst in MF: not isPreISelGenericOpcode(inst.opcode)</doc>
<smbr r='llvm::InstructionSelect::ID' t='char'/>
<fun r='_ZNK4llvm17InstructionSelect11getPassNameEv'/>
<fun r='_ZNK4llvm17InstructionSelect16getAnalysisUsageERNS_13AnalysisUsageE'/>
<fun r='_ZNK4llvm17InstructionSelect21getRequiredPropertiesEv'/>
<fun r='_ZNK4llvm17InstructionSelect16getSetPropertiesEv'/>
<fun r='_ZN4llvm17InstructionSelectC1Ev'/>
<fun r='_ZN4llvm17InstructionSelect20runOnMachineFunctionERNS_15MachineFunctionE'/>
<smbr r='llvm::InstructionSelect::ID' t='char'/>
<fun r='_ZN4llvm17InstructionSelectC1Ev'/>
<fun r='_ZNK4llvm17InstructionSelect16getAnalysisUsageERNS_13AnalysisUsageE'/>
<fun r='_ZN4llvm17InstructionSelect20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='587' c='_ZN12_GLOBAL__N_117AArch64PassConfig26addGlobalInstructionSelectEv'/>
<size>104</size>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1113' c='_ZN12_GLOBAL__N_113GCNPassConfig26addGlobalInstructionSelectEv'/>
<size>104</size>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='490' c='_ZN12_GLOBAL__N_113ARMPassConfig26addGlobalInstructionSelectEv'/>
<size>104</size>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='338' c='_ZN12_GLOBAL__N_114MipsPassConfig26addGlobalInstructionSelectEv'/>
<size>104</size>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='571' c='_ZN12_GLOBAL__N_113PPCPassConfig26addGlobalInstructionSelectEv'/>
<size>104</size>
<use f='llvm/llvm/lib/Target/RISCV/RISCVTargetMachine.cpp' l='177' c='_ZN12_GLOBAL__N_115RISCVPassConfig26addGlobalInstructionSelectEv'/>
<size>104</size>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='467' c='_ZN12_GLOBAL__N_113X86PassConfig26addGlobalInstructionSelectEv'/>
<size>104</size>
