Warning: file 'mem64.hex' for memory 'mem_memory' has a gap at addresses 2192 to 8191.

K:ª
T:221
V:30
M:0
H:0
X:0
Y:0
K:128
T:244
V:64
M:4
H:4
X:4
Y:4
K:256
T:280
V:95
M:5
H:5
X:5
Y:5
K:384
T:301
V:131
M:1
H:1
X:1
Y:1
K:512
T:311
V:173
M:3
H:3
X:3
Y:3
K:640
T:319
V:215
M:5
H:5
X:5
Y:5
K:768
T:337
V:221
M:1
H:1
X:1
Y:1
K:896
T:345
V:239
M:9
H:9
X:9
Y:9
K:1024
T:367
V:257
M:7
H:7
X:7
Y:7
K:1152
T:375
V:275
M:5
H:5
X:5
Y:5
K:1280
T:397
V:293
M:3
H:3
X:3
Y:3
K:1408
T:406
V:311
M:1
H:1
X:1
Y:1
K:1536
T:427
V:329
M:9
H:9
X:9
Y:9
K:1664
T:428
V:347
M:7
H:7
X:7
Y:7
K:1792
T:448
V:365
M:5
H:5
X:5
Y:5
K:1920
T:472
V:383
M:3
H:3
X:3
Y:3
K:2048
T:480
V:401
M:1
H:1
X:1
Y:1
K:2176
T:493
V:419
M:9
H:9
X:9
Y:9
K:2304
T:501
V:437
M:7
H:7
X:7
Y:7
K:2432
T:532
V:455
M:5
H:5
X:5
Y:5
K:2560
T:541
V:473
M:3
H:3
X:3
Y:3
K:2688
T:553
V:491
M:1
H:1
X:1
Y:1
K:2816
T:563
V:509
M:9
H:9
X:9
Y:9
K:2944
T:592
V:527
M:7
H:7
X:7
Y:7
K:3072
T:607
V:545
M:5
H:5
X:5
Y:5
K:3200
T:606
V:563
M:3
H:3
X:3
Y:3
K:3328
T:628
V:581
M:1
H:1
X:1
Y:1
K:3456
T:645
V:599
M:9
H:9
X:9
Y:9
K:3584
T:667
V:617
M:7
H:7
X:7
Y:7
K:3712
T:658
V:635
M:5
H:5
X:5
Y:5
K:3840
T:673
V:653
M:3
H:3
X:3
Y:3
K:3968
T:697
V:671
M:1
H:1
X:1
Y:1Loaded module '../../cherilibs/trunk/peripherals/dram.so' (dram)
Loaded module '../../cherilibs/trunk/peripherals/ethercap.so' (ethercap)
Loaded module '../../cherilibs/trunk/peripherals/uart.so' (uart)
Loaded module '../../cherilibs/trunk/peripherals/fb.so' (framebuffer)
Loaded module '../../cherilibs/trunk/peripherals/sdcard.so' (sdcard)
Loaded module '../../cherilibs/trunk/peripherals/virtio_block.so' (virtio_block)
dram0: module dram
dram0: address 0x0
dram0: length 0x40000000
dtb: module dram
dtb: address 0x7f010000
dtb: length 0x10000
dtb: option path=./sim.dtb
dtb: option type=mmap
dtb: option cow=yes
uart0: module uart
uart0: address 0x7f000000
uart0: length 0x20
uart0: irq 0
uart0: option type=stdio
uart1: module uart
uart1: address 0x7f001000
uart1: length 0x20
uart1: option type=null
uart2: module uart
uart2: address 0x7f002000
uart2: length 0x20
uart2: option type=null
stream 0: /tmp/beri_debug_listen_socket_02807stream 1: /tmp/beri_debug_listen_socket_12807