

================================================================
== Vitis HLS Report for 'fft_Pipeline_Reverse'
================================================================
* Date:           Fri Oct 21 22:25:54 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_FFT_hardware
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.081 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      515|      515|  5.150 us|  5.150 us|  515|  515|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Reverse  |      513|      513|         3|          1|          1|   512|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%temp = alloca i32 1"   --->   Operation 6 'alloca' 'temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %temp"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%temp_2 = load i11 %temp" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 17 'load' 'temp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %temp_2, i32 10" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:107]   --->   Operation 19 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %tmp_6, void %for.inc.i.split, void %_Z11bit_reversePfS_S_S_.exit.exitStub" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:107]   --->   Operation 21 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%or_ln = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %temp_2, i32 9, i32 8" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 22 'partselect' 'or_ln' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%or_ln111_1 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %temp_2, i32 7, i32 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 23 'partselect' 'or_ln111_1' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i7 %or_ln111_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 24 'zext' 'zext_ln111' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%X_R_0_addr = getelementptr i32 %X_R_0, i64 0, i64 %zext_ln111" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 25 'getelementptr' 'X_R_0_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (3.25ns)   --->   "%X_R_0_load = load i8 %X_R_0_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 26 'load' 'X_R_0_load' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%X_R_1_addr = getelementptr i32 %X_R_1, i64 0, i64 %zext_ln111" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 27 'getelementptr' 'X_R_1_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%X_R_1_load = load i8 %X_R_1_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 28 'load' 'X_R_1_load' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%X_R_2_addr = getelementptr i32 %X_R_2, i64 0, i64 %zext_ln111" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 29 'getelementptr' 'X_R_2_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%X_R_2_load = load i8 %X_R_2_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 30 'load' 'X_R_2_load' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%X_R_3_addr = getelementptr i32 %X_R_3, i64 0, i64 %zext_ln111" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 31 'getelementptr' 'X_R_3_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%X_R_3_load = load i8 %X_R_3_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 32 'load' 'X_R_3_load' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %temp_2, i32 2, i32 9" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 33 'partselect' 'lshr_ln' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i11 %temp_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 34 'trunc' 'trunc_ln111' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.95ns)   --->   "%icmp_ln111 = icmp_eq  i2 %trunc_ln111, i2 0" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 35 'icmp' 'icmp_ln111' <Predicate = (!tmp_6)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%X_I_0_addr = getelementptr i32 %X_I_0, i64 0, i64 %zext_ln111" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 36 'getelementptr' 'X_I_0_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (3.25ns)   --->   "%X_I_0_load = load i8 %X_I_0_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 37 'load' 'X_I_0_load' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%X_I_1_addr = getelementptr i32 %X_I_1, i64 0, i64 %zext_ln111" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 38 'getelementptr' 'X_I_1_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%X_I_1_load = load i8 %X_I_1_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 39 'load' 'X_I_1_load' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%X_I_2_addr = getelementptr i32 %X_I_2, i64 0, i64 %zext_ln111" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 40 'getelementptr' 'X_I_2_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%X_I_2_load = load i8 %X_I_2_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 41 'load' 'X_I_2_load' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%X_I_3_addr = getelementptr i32 %X_I_3, i64 0, i64 %zext_ln111" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 42 'getelementptr' 'X_I_3_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%X_I_3_load = load i8 %X_I_3_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 43 'load' 'X_I_3_load' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %arrayidx7.i29.case.2, void %arrayidx7.i29.case.0" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 44 'br' 'br_ln111' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln111_1_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %or_ln111_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 45 'bitconcatenate' 'zext_ln111_1_cast' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln111_2 = zext i8 %zext_ln111_1_cast" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 46 'zext' 'zext_ln111_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%X_R_0_addr_2 = getelementptr i32 %X_R_0, i64 0, i64 %zext_ln111_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 47 'getelementptr' 'X_R_0_addr_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%X_R_0_load_2 = load i8 %X_R_0_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 48 'load' 'X_R_0_load_2' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%X_R_1_addr_2 = getelementptr i32 %X_R_1, i64 0, i64 %zext_ln111_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 49 'getelementptr' 'X_R_1_addr_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (3.25ns)   --->   "%X_R_1_load_2 = load i8 %X_R_1_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 50 'load' 'X_R_1_load_2' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%X_R_2_addr_2 = getelementptr i32 %X_R_2, i64 0, i64 %zext_ln111_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 51 'getelementptr' 'X_R_2_addr_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (3.25ns)   --->   "%X_R_2_load_2 = load i8 %X_R_2_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 52 'load' 'X_R_2_load_2' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%X_R_3_addr_2 = getelementptr i32 %X_R_3, i64 0, i64 %zext_ln111_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 53 'getelementptr' 'X_R_3_addr_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (3.25ns)   --->   "%X_R_3_load_2 = load i8 %X_R_3_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 54 'load' 'X_R_3_load_2' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%X_I_0_addr_2 = getelementptr i32 %X_I_0, i64 0, i64 %zext_ln111_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 55 'getelementptr' 'X_I_0_addr_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (3.25ns)   --->   "%X_I_0_load_2 = load i8 %X_I_0_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 56 'load' 'X_I_0_load_2' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%X_I_1_addr_2 = getelementptr i32 %X_I_1, i64 0, i64 %zext_ln111_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 57 'getelementptr' 'X_I_1_addr_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (3.25ns)   --->   "%X_I_1_load_2 = load i8 %X_I_1_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 58 'load' 'X_I_1_load_2' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%X_I_2_addr_2 = getelementptr i32 %X_I_2, i64 0, i64 %zext_ln111_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 59 'getelementptr' 'X_I_2_addr_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (3.25ns)   --->   "%X_I_2_load_2 = load i8 %X_I_2_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 60 'load' 'X_I_2_load_2' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%X_I_3_addr_2 = getelementptr i32 %X_I_3, i64 0, i64 %zext_ln111_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 61 'getelementptr' 'X_I_3_addr_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (3.25ns)   --->   "%X_I_3_load_2 = load i8 %X_I_3_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 62 'load' 'X_I_3_load_2' <Predicate = (!tmp_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %arrayidx7.1.i31.case.3, void %arrayidx7.1.i31.case.1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 63 'br' 'br_ln111' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.63ns)   --->   "%add_ln107 = add i11 %temp_2, i11 2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:107]   --->   Operation 64 'add' 'add_ln107' <Predicate = (!tmp_6)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln107 = store i11 %add_ln107, i11 %temp" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:107]   --->   Operation 65 'store' 'store_ln107' <Predicate = (!tmp_6)> <Delay = 1.58>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln107 = br void %for.inc.i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:107]   --->   Operation 66 'br' 'br_ln107' <Predicate = (!tmp_6)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 67 [1/2] (3.25ns)   --->   "%X_R_0_load = load i8 %X_R_0_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 67 'load' 'X_R_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln111 = bitcast i32 %X_R_0_load" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 68 'bitcast' 'bitcast_ln111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/2] (3.25ns)   --->   "%X_R_1_load = load i8 %X_R_1_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 69 'load' 'X_R_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%bitcast_ln111_1 = bitcast i32 %X_R_1_load" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 70 'bitcast' 'bitcast_ln111_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/2] (3.25ns)   --->   "%X_R_2_load = load i8 %X_R_2_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 71 'load' 'X_R_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln111_2 = bitcast i32 %X_R_2_load" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 72 'bitcast' 'bitcast_ln111_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/2] (3.25ns)   --->   "%X_R_3_load = load i8 %X_R_3_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 73 'load' 'X_R_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln111_3 = bitcast i32 %X_R_3_load" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 74 'bitcast' 'bitcast_ln111_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.82ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %bitcast_ln111, i32 %bitcast_ln111_1, i32 %bitcast_ln111_2, i32 %bitcast_ln111_3, i2 %or_ln" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 75 'mux' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/2] (3.25ns)   --->   "%X_I_0_load = load i8 %X_I_0_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 76 'load' 'X_I_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln112 = bitcast i32 %X_I_0_load" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 77 'bitcast' 'bitcast_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/2] (3.25ns)   --->   "%X_I_1_load = load i8 %X_I_1_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 78 'load' 'X_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln112_1 = bitcast i32 %X_I_1_load" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 79 'bitcast' 'bitcast_ln112_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/2] (3.25ns)   --->   "%X_I_2_load = load i8 %X_I_2_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 80 'load' 'X_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln112_2 = bitcast i32 %X_I_2_load" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 81 'bitcast' 'bitcast_ln112_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/2] (3.25ns)   --->   "%X_I_3_load = load i8 %X_I_3_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 82 'load' 'X_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln112_3 = bitcast i32 %X_I_3_load" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 83 'bitcast' 'bitcast_ln112_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.82ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %bitcast_ln112, i32 %bitcast_ln112_1, i32 %bitcast_ln112_2, i32 %bitcast_ln112_3, i2 %or_ln" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 84 'mux' 'tmp_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/2] (3.25ns)   --->   "%X_R_0_load_2 = load i8 %X_R_0_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 85 'load' 'X_R_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln111_4 = bitcast i32 %X_R_0_load_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 86 'bitcast' 'bitcast_ln111_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/2] (3.25ns)   --->   "%X_R_1_load_2 = load i8 %X_R_1_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 87 'load' 'X_R_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln111_5 = bitcast i32 %X_R_1_load_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 88 'bitcast' 'bitcast_ln111_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/2] (3.25ns)   --->   "%X_R_2_load_2 = load i8 %X_R_2_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 89 'load' 'X_R_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln111_6 = bitcast i32 %X_R_2_load_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 90 'bitcast' 'bitcast_ln111_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/2] (3.25ns)   --->   "%X_R_3_load_2 = load i8 %X_R_3_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 91 'load' 'X_R_3_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln111_7 = bitcast i32 %X_R_3_load_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 92 'bitcast' 'bitcast_ln111_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.82ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %bitcast_ln111_4, i32 %bitcast_ln111_5, i32 %bitcast_ln111_6, i32 %bitcast_ln111_7, i2 %or_ln" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 93 'mux' 'tmp_s' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/2] (3.25ns)   --->   "%X_I_0_load_2 = load i8 %X_I_0_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 94 'load' 'X_I_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%bitcast_ln112_4 = bitcast i32 %X_I_0_load_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 95 'bitcast' 'bitcast_ln112_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/2] (3.25ns)   --->   "%X_I_1_load_2 = load i8 %X_I_1_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 96 'load' 'X_I_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln112_5 = bitcast i32 %X_I_1_load_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 97 'bitcast' 'bitcast_ln112_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/2] (3.25ns)   --->   "%X_I_2_load_2 = load i8 %X_I_2_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 98 'load' 'X_I_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%bitcast_ln112_6 = bitcast i32 %X_I_2_load_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 99 'bitcast' 'bitcast_ln112_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/2] (3.25ns)   --->   "%X_I_3_load_2 = load i8 %X_I_3_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 100 'load' 'X_I_3_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%bitcast_ln112_7 = bitcast i32 %X_I_3_load_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 101 'bitcast' 'bitcast_ln112_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.82ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %bitcast_ln112_4, i32 %bitcast_ln112_5, i32 %bitcast_ln112_6, i32 %bitcast_ln112_7, i2 %or_ln" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 102 'mux' 'tmp_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 125 'ret' 'ret_ln0' <Predicate = (tmp_6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:108]   --->   Operation 103 'specloopname' 'specloopname_ln108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i8 %lshr_ln" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 104 'zext' 'zext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%Stage0_R_addr = getelementptr i32 %Stage0_R, i64 0, i64 %zext_ln111_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 105 'getelementptr' 'Stage0_R_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%Stage0_R_2_addr = getelementptr i32 %Stage0_R_2, i64 0, i64 %zext_ln111_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 106 'getelementptr' 'Stage0_R_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%Stage0_I_addr = getelementptr i32 %Stage0_I, i64 0, i64 %zext_ln111_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 107 'getelementptr' 'Stage0_I_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln111 = store i32 %tmp, i8 %Stage0_R_2_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 108 'store' 'store_ln111' <Predicate = (!icmp_ln111)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%Stage0_I_2_addr = getelementptr i32 %Stage0_I_2, i64 0, i64 %zext_ln111_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 109 'getelementptr' 'Stage0_I_2_addr' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln112 = store i32 %tmp_4, i8 %Stage0_I_2_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 110 'store' 'store_ln112' <Predicate = (!icmp_ln111)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln112 = br void %for.inc.i33.i.split.1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 111 'br' 'br_ln112' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln111 = store i32 %tmp, i8 %Stage0_R_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 112 'store' 'store_ln111' <Predicate = (icmp_ln111)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 113 [1/1] (3.25ns)   --->   "%store_ln112 = store i32 %tmp_4, i8 %Stage0_I_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 113 'store' 'store_ln112' <Predicate = (icmp_ln111)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln112 = br void %for.inc.i33.i.split.1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 114 'br' 'br_ln112' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%Stage0_R_1_addr = getelementptr i32 %Stage0_R_1, i64 0, i64 %zext_ln111_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 115 'getelementptr' 'Stage0_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%Stage0_R_3_addr = getelementptr i32 %Stage0_R_3, i64 0, i64 %zext_ln111_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 116 'getelementptr' 'Stage0_R_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%Stage0_I_1_addr = getelementptr i32 %Stage0_I_1, i64 0, i64 %zext_ln111_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 117 'getelementptr' 'Stage0_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln111 = store i32 %tmp_s, i8 %Stage0_R_3_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 118 'store' 'store_ln111' <Predicate = (!icmp_ln111)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%Stage0_I_3_addr = getelementptr i32 %Stage0_I_3, i64 0, i64 %zext_ln111_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 119 'getelementptr' 'Stage0_I_3_addr' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln112 = store i32 %tmp_1, i8 %Stage0_I_3_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 120 'store' 'store_ln112' <Predicate = (!icmp_ln111)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx7.1.i31.exit" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 121 'br' 'br_ln112' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln111 = store i32 %tmp_s, i8 %Stage0_R_1_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:111]   --->   Operation 122 'store' 'store_ln111' <Predicate = (icmp_ln111)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 123 [1/1] (3.25ns)   --->   "%store_ln112 = store i32 %tmp_1, i8 %Stage0_I_1_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 123 'store' 'store_ln112' <Predicate = (icmp_ln111)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx7.1.i31.exit" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:112]   --->   Operation 124 'br' 'br_ln112' <Predicate = (icmp_ln111)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage0_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Stage0_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Stage0_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ X_I_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage0_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Stage0_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Stage0_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Stage0_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Stage0_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
temp               (alloca           ) [ 0100]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
temp_2             (load             ) [ 0000]
specpipeline_ln0   (specpipeline     ) [ 0000]
tmp_6              (bitselect        ) [ 0110]
empty              (speclooptripcount) [ 0000]
br_ln107           (br               ) [ 0000]
or_ln              (partselect       ) [ 0110]
or_ln111_1         (partselect       ) [ 0000]
zext_ln111         (zext             ) [ 0000]
X_R_0_addr         (getelementptr    ) [ 0110]
X_R_1_addr         (getelementptr    ) [ 0110]
X_R_2_addr         (getelementptr    ) [ 0110]
X_R_3_addr         (getelementptr    ) [ 0110]
lshr_ln            (partselect       ) [ 0111]
trunc_ln111        (trunc            ) [ 0000]
icmp_ln111         (icmp             ) [ 0111]
X_I_0_addr         (getelementptr    ) [ 0110]
X_I_1_addr         (getelementptr    ) [ 0110]
X_I_2_addr         (getelementptr    ) [ 0110]
X_I_3_addr         (getelementptr    ) [ 0110]
br_ln111           (br               ) [ 0000]
zext_ln111_1_cast  (bitconcatenate   ) [ 0000]
zext_ln111_2       (zext             ) [ 0000]
X_R_0_addr_2       (getelementptr    ) [ 0110]
X_R_1_addr_2       (getelementptr    ) [ 0110]
X_R_2_addr_2       (getelementptr    ) [ 0110]
X_R_3_addr_2       (getelementptr    ) [ 0110]
X_I_0_addr_2       (getelementptr    ) [ 0110]
X_I_1_addr_2       (getelementptr    ) [ 0110]
X_I_2_addr_2       (getelementptr    ) [ 0110]
X_I_3_addr_2       (getelementptr    ) [ 0110]
br_ln111           (br               ) [ 0000]
add_ln107          (add              ) [ 0000]
store_ln107        (store            ) [ 0000]
br_ln107           (br               ) [ 0000]
X_R_0_load         (load             ) [ 0000]
bitcast_ln111      (bitcast          ) [ 0000]
X_R_1_load         (load             ) [ 0000]
bitcast_ln111_1    (bitcast          ) [ 0000]
X_R_2_load         (load             ) [ 0000]
bitcast_ln111_2    (bitcast          ) [ 0000]
X_R_3_load         (load             ) [ 0000]
bitcast_ln111_3    (bitcast          ) [ 0000]
tmp                (mux              ) [ 0101]
X_I_0_load         (load             ) [ 0000]
bitcast_ln112      (bitcast          ) [ 0000]
X_I_1_load         (load             ) [ 0000]
bitcast_ln112_1    (bitcast          ) [ 0000]
X_I_2_load         (load             ) [ 0000]
bitcast_ln112_2    (bitcast          ) [ 0000]
X_I_3_load         (load             ) [ 0000]
bitcast_ln112_3    (bitcast          ) [ 0000]
tmp_4              (mux              ) [ 0101]
X_R_0_load_2       (load             ) [ 0000]
bitcast_ln111_4    (bitcast          ) [ 0000]
X_R_1_load_2       (load             ) [ 0000]
bitcast_ln111_5    (bitcast          ) [ 0000]
X_R_2_load_2       (load             ) [ 0000]
bitcast_ln111_6    (bitcast          ) [ 0000]
X_R_3_load_2       (load             ) [ 0000]
bitcast_ln111_7    (bitcast          ) [ 0000]
tmp_s              (mux              ) [ 0101]
X_I_0_load_2       (load             ) [ 0000]
bitcast_ln112_4    (bitcast          ) [ 0000]
X_I_1_load_2       (load             ) [ 0000]
bitcast_ln112_5    (bitcast          ) [ 0000]
X_I_2_load_2       (load             ) [ 0000]
bitcast_ln112_6    (bitcast          ) [ 0000]
X_I_3_load_2       (load             ) [ 0000]
bitcast_ln112_7    (bitcast          ) [ 0000]
tmp_1              (mux              ) [ 0101]
specloopname_ln108 (specloopname     ) [ 0000]
zext_ln111_1       (zext             ) [ 0000]
Stage0_R_addr      (getelementptr    ) [ 0000]
Stage0_R_2_addr    (getelementptr    ) [ 0000]
Stage0_I_addr      (getelementptr    ) [ 0000]
store_ln111        (store            ) [ 0000]
Stage0_I_2_addr    (getelementptr    ) [ 0000]
store_ln112        (store            ) [ 0000]
br_ln112           (br               ) [ 0000]
store_ln111        (store            ) [ 0000]
store_ln112        (store            ) [ 0000]
br_ln112           (br               ) [ 0000]
Stage0_R_1_addr    (getelementptr    ) [ 0000]
Stage0_R_3_addr    (getelementptr    ) [ 0000]
Stage0_I_1_addr    (getelementptr    ) [ 0000]
store_ln111        (store            ) [ 0000]
Stage0_I_3_addr    (getelementptr    ) [ 0000]
store_ln112        (store            ) [ 0000]
br_ln112           (br               ) [ 0000]
store_ln111        (store            ) [ 0000]
store_ln112        (store            ) [ 0000]
br_ln112           (br               ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_R_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="X_R_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="X_R_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Stage0_R_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage0_R_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Stage0_R_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage0_R_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Stage0_I_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage0_I_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="X_I_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="X_I_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="X_I_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="X_I_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="Stage0_R">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage0_R"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="Stage0_R_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage0_R_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="Stage0_I">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage0_I"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="Stage0_I_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage0_I_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="Stage0_I_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage0_I_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="temp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="X_R_0_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="7" slack="0"/>
<pin id="96" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_0_addr/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="0"/>
<pin id="104" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="105" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="0"/>
<pin id="107" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_0_load/1 X_R_0_load_2/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="X_R_1_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="7" slack="0"/>
<pin id="113" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_1_addr/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="0"/>
<pin id="121" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="122" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="0"/>
<pin id="124" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_1_load/1 X_R_1_load_2/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="X_R_2_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="7" slack="0"/>
<pin id="130" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_2_addr/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="0"/>
<pin id="138" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="139" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="140" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="32" slack="0"/>
<pin id="141" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_2_load/1 X_R_2_load_2/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="X_R_3_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="7" slack="0"/>
<pin id="147" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_3_addr/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="0"/>
<pin id="155" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="156" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="157" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="0"/>
<pin id="158" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_3_load/1 X_R_3_load_2/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="X_I_0_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="7" slack="0"/>
<pin id="164" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_0_addr/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="0"/>
<pin id="172" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="173" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="32" slack="0"/>
<pin id="175" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_0_load/1 X_I_0_load_2/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="X_I_1_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="7" slack="0"/>
<pin id="181" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_1_addr/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="0"/>
<pin id="189" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="190" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="32" slack="0"/>
<pin id="192" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_1_load/1 X_I_1_load_2/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="X_I_2_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="7" slack="0"/>
<pin id="198" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_2_addr/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="0" slack="0"/>
<pin id="206" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="207" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="32" slack="0"/>
<pin id="209" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_2_load/1 X_I_2_load_2/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="X_I_3_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="7" slack="0"/>
<pin id="215" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_3_addr/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="0" slack="0"/>
<pin id="223" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="224" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="225" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="0"/>
<pin id="226" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_3_load/1 X_I_3_load_2/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="X_R_0_addr_2_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="8" slack="0"/>
<pin id="232" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_0_addr_2/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="X_R_1_addr_2_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="8" slack="0"/>
<pin id="240" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_1_addr_2/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="X_R_2_addr_2_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="8" slack="0"/>
<pin id="248" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_2_addr_2/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="X_R_3_addr_2_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="8" slack="0"/>
<pin id="256" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_3_addr_2/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="X_I_0_addr_2_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="8" slack="0"/>
<pin id="264" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_0_addr_2/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="X_I_1_addr_2_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="8" slack="0"/>
<pin id="272" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_1_addr_2/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="X_I_2_addr_2_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="8" slack="0"/>
<pin id="280" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_2_addr_2/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="X_I_3_addr_2_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="8" slack="0"/>
<pin id="288" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_3_addr_2/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="Stage0_R_addr_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="8" slack="0"/>
<pin id="296" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage0_R_addr/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="Stage0_R_2_addr_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="8" slack="0"/>
<pin id="303" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage0_R_2_addr/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="Stage0_I_addr_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="8" slack="0"/>
<pin id="310" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage0_I_addr/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln111_access_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="1"/>
<pin id="316" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="Stage0_I_2_addr_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="8" slack="0"/>
<pin id="323" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage0_I_2_addr/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln112_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="1"/>
<pin id="329" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln111_access_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="1"/>
<pin id="335" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln112_access_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="1"/>
<pin id="341" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="Stage0_R_1_addr_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="8" slack="0"/>
<pin id="348" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage0_R_1_addr/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="Stage0_R_3_addr_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="8" slack="0"/>
<pin id="355" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage0_R_3_addr/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="Stage0_I_1_addr_gep_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="8" slack="0"/>
<pin id="362" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage0_I_1_addr/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln111_access_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="1"/>
<pin id="368" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="Stage0_I_3_addr_gep_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="8" slack="0"/>
<pin id="375" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage0_I_3_addr/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln112_access_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="1"/>
<pin id="381" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln111_access_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="1"/>
<pin id="387" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="store_ln112_access_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="1"/>
<pin id="393" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln0_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="11" slack="0"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="temp_2_load_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="11" slack="0"/>
<pin id="403" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_2/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_6_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="11" slack="0"/>
<pin id="407" dir="0" index="2" bw="5" slack="0"/>
<pin id="408" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="or_ln_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="0"/>
<pin id="414" dir="0" index="1" bw="11" slack="0"/>
<pin id="415" dir="0" index="2" bw="5" slack="0"/>
<pin id="416" dir="0" index="3" bw="5" slack="0"/>
<pin id="417" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="or_ln111_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="7" slack="0"/>
<pin id="424" dir="0" index="1" bw="11" slack="0"/>
<pin id="425" dir="0" index="2" bw="4" slack="0"/>
<pin id="426" dir="0" index="3" bw="1" slack="0"/>
<pin id="427" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="or_ln111_1/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln111_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="7" slack="0"/>
<pin id="434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="lshr_ln_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="0" index="1" bw="11" slack="0"/>
<pin id="447" dir="0" index="2" bw="3" slack="0"/>
<pin id="448" dir="0" index="3" bw="5" slack="0"/>
<pin id="449" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="trunc_ln111_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="11" slack="0"/>
<pin id="456" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln111/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="icmp_ln111_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="2" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln111_1_cast_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="0" index="2" bw="7" slack="0"/>
<pin id="468" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln111_1_cast/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln111_2_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_2/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln107_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="11" slack="0"/>
<pin id="486" dir="0" index="1" bw="3" slack="0"/>
<pin id="487" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="store_ln107_store_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="11" slack="0"/>
<pin id="492" dir="0" index="1" bw="11" slack="0"/>
<pin id="493" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="bitcast_ln111_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln111/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="bitcast_ln111_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln111_1/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="bitcast_ln111_2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln111_2/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="bitcast_ln111_3_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln111_3/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="0"/>
<pin id="514" dir="0" index="2" bw="32" slack="0"/>
<pin id="515" dir="0" index="3" bw="32" slack="0"/>
<pin id="516" dir="0" index="4" bw="32" slack="0"/>
<pin id="517" dir="0" index="5" bw="2" slack="1"/>
<pin id="518" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="bitcast_ln112_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln112/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="bitcast_ln112_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln112_1/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="bitcast_ln112_2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln112_2/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="bitcast_ln112_3_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln112_3/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_4_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="0"/>
<pin id="543" dir="0" index="2" bw="32" slack="0"/>
<pin id="544" dir="0" index="3" bw="32" slack="0"/>
<pin id="545" dir="0" index="4" bw="32" slack="0"/>
<pin id="546" dir="0" index="5" bw="2" slack="1"/>
<pin id="547" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="bitcast_ln111_4_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln111_4/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="bitcast_ln111_5_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="0"/>
<pin id="559" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln111_5/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="bitcast_ln111_6_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln111_6/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="bitcast_ln111_7_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="0"/>
<pin id="567" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln111_7/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_s_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="0" index="1" bw="32" slack="0"/>
<pin id="572" dir="0" index="2" bw="32" slack="0"/>
<pin id="573" dir="0" index="3" bw="32" slack="0"/>
<pin id="574" dir="0" index="4" bw="32" slack="0"/>
<pin id="575" dir="0" index="5" bw="2" slack="1"/>
<pin id="576" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="bitcast_ln112_4_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln112_4/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="bitcast_ln112_5_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln112_5/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="bitcast_ln112_6_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln112_6/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="bitcast_ln112_7_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln112_7/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="0"/>
<pin id="601" dir="0" index="2" bw="32" slack="0"/>
<pin id="602" dir="0" index="3" bw="32" slack="0"/>
<pin id="603" dir="0" index="4" bw="32" slack="0"/>
<pin id="604" dir="0" index="5" bw="2" slack="1"/>
<pin id="605" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln111_1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="2"/>
<pin id="613" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_1/3 "/>
</bind>
</comp>

<comp id="622" class="1005" name="temp_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="11" slack="0"/>
<pin id="624" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="629" class="1005" name="tmp_6_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="1"/>
<pin id="631" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="633" class="1005" name="or_ln_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="2" slack="1"/>
<pin id="635" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="641" class="1005" name="X_R_0_addr_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="1"/>
<pin id="643" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_0_addr "/>
</bind>
</comp>

<comp id="646" class="1005" name="X_R_1_addr_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="1"/>
<pin id="648" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_1_addr "/>
</bind>
</comp>

<comp id="651" class="1005" name="X_R_2_addr_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="1"/>
<pin id="653" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_2_addr "/>
</bind>
</comp>

<comp id="656" class="1005" name="X_R_3_addr_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="1"/>
<pin id="658" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_3_addr "/>
</bind>
</comp>

<comp id="661" class="1005" name="lshr_ln_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="2"/>
<pin id="663" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="666" class="1005" name="icmp_ln111_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="2"/>
<pin id="668" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln111 "/>
</bind>
</comp>

<comp id="670" class="1005" name="X_I_0_addr_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="1"/>
<pin id="672" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_0_addr "/>
</bind>
</comp>

<comp id="675" class="1005" name="X_I_1_addr_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="1"/>
<pin id="677" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_1_addr "/>
</bind>
</comp>

<comp id="680" class="1005" name="X_I_2_addr_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="1"/>
<pin id="682" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_2_addr "/>
</bind>
</comp>

<comp id="685" class="1005" name="X_I_3_addr_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="1"/>
<pin id="687" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_3_addr "/>
</bind>
</comp>

<comp id="690" class="1005" name="X_R_0_addr_2_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="1"/>
<pin id="692" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_0_addr_2 "/>
</bind>
</comp>

<comp id="695" class="1005" name="X_R_1_addr_2_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="1"/>
<pin id="697" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_1_addr_2 "/>
</bind>
</comp>

<comp id="700" class="1005" name="X_R_2_addr_2_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="8" slack="1"/>
<pin id="702" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_2_addr_2 "/>
</bind>
</comp>

<comp id="705" class="1005" name="X_R_3_addr_2_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="1"/>
<pin id="707" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_3_addr_2 "/>
</bind>
</comp>

<comp id="710" class="1005" name="X_I_0_addr_2_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="1"/>
<pin id="712" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_0_addr_2 "/>
</bind>
</comp>

<comp id="715" class="1005" name="X_I_1_addr_2_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="8" slack="1"/>
<pin id="717" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_1_addr_2 "/>
</bind>
</comp>

<comp id="720" class="1005" name="X_I_2_addr_2_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="1"/>
<pin id="722" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_2_addr_2 "/>
</bind>
</comp>

<comp id="725" class="1005" name="X_I_3_addr_2_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="8" slack="1"/>
<pin id="727" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_3_addr_2 "/>
</bind>
</comp>

<comp id="730" class="1005" name="tmp_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="1"/>
<pin id="732" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="736" class="1005" name="tmp_4_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="1"/>
<pin id="738" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="742" class="1005" name="tmp_s_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="1"/>
<pin id="744" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="748" class="1005" name="tmp_1_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="1"/>
<pin id="750" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="68" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="108"><net_src comp="92" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="68" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="125"><net_src comp="109" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="68" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="142"><net_src comp="126" pin="3"/><net_sink comp="133" pin=2"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="68" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="159"><net_src comp="143" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="68" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="176"><net_src comp="160" pin="3"/><net_sink comp="167" pin=2"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="68" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="193"><net_src comp="177" pin="3"/><net_sink comp="184" pin=2"/></net>

<net id="199"><net_src comp="18" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="68" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="210"><net_src comp="194" pin="3"/><net_sink comp="201" pin=2"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="68" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="227"><net_src comp="211" pin="3"/><net_sink comp="218" pin=2"/></net>

<net id="233"><net_src comp="0" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="68" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="228" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="241"><net_src comp="2" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="68" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="236" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="249"><net_src comp="4" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="68" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="244" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="257"><net_src comp="6" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="68" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="252" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="265"><net_src comp="14" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="68" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="260" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="273"><net_src comp="16" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="68" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="268" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="281"><net_src comp="18" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="68" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="276" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="289"><net_src comp="20" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="68" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="284" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="297"><net_src comp="22" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="68" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="24" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="68" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="311"><net_src comp="26" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="68" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="318"><net_src comp="299" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="324"><net_src comp="28" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="68" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="319" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="337"><net_src comp="292" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="343"><net_src comp="306" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="349"><net_src comp="8" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="68" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="356"><net_src comp="10" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="68" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="363"><net_src comp="12" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="68" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="370"><net_src comp="351" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="376"><net_src comp="30" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="68" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="383"><net_src comp="371" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="389"><net_src comp="344" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="395"><net_src comp="358" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="400"><net_src comp="44" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="409"><net_src comp="50" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="401" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="52" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="418"><net_src comp="58" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="401" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="60" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="421"><net_src comp="62" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="428"><net_src comp="64" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="401" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="66" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="32" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="435"><net_src comp="422" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="438"><net_src comp="432" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="439"><net_src comp="432" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="440"><net_src comp="432" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="441"><net_src comp="432" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="442"><net_src comp="432" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="443"><net_src comp="432" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="450"><net_src comp="70" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="401" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="72" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="453"><net_src comp="60" pin="0"/><net_sink comp="444" pin=3"/></net>

<net id="457"><net_src comp="401" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="454" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="74" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="76" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="78" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="422" pin="4"/><net_sink comp="464" pin=2"/></net>

<net id="475"><net_src comp="464" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="478"><net_src comp="472" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="479"><net_src comp="472" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="480"><net_src comp="472" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="481"><net_src comp="472" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="482"><net_src comp="472" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="483"><net_src comp="472" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="488"><net_src comp="401" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="80" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="99" pin="7"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="116" pin="7"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="133" pin="7"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="150" pin="7"/><net_sink comp="507" pin=0"/></net>

<net id="519"><net_src comp="82" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="520"><net_src comp="495" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="499" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="522"><net_src comp="503" pin="1"/><net_sink comp="511" pin=3"/></net>

<net id="523"><net_src comp="507" pin="1"/><net_sink comp="511" pin=4"/></net>

<net id="527"><net_src comp="167" pin="7"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="184" pin="7"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="201" pin="7"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="218" pin="7"/><net_sink comp="536" pin=0"/></net>

<net id="548"><net_src comp="82" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="549"><net_src comp="524" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="528" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="551"><net_src comp="532" pin="1"/><net_sink comp="540" pin=3"/></net>

<net id="552"><net_src comp="536" pin="1"/><net_sink comp="540" pin=4"/></net>

<net id="556"><net_src comp="99" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="116" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="133" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="150" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="577"><net_src comp="82" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="578"><net_src comp="553" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="557" pin="1"/><net_sink comp="569" pin=2"/></net>

<net id="580"><net_src comp="561" pin="1"/><net_sink comp="569" pin=3"/></net>

<net id="581"><net_src comp="565" pin="1"/><net_sink comp="569" pin=4"/></net>

<net id="585"><net_src comp="167" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="184" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="201" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="218" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="606"><net_src comp="82" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="607"><net_src comp="582" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="586" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="609"><net_src comp="590" pin="1"/><net_sink comp="598" pin=3"/></net>

<net id="610"><net_src comp="594" pin="1"/><net_sink comp="598" pin=4"/></net>

<net id="614"><net_src comp="611" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="616"><net_src comp="611" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="617"><net_src comp="611" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="618"><net_src comp="611" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="619"><net_src comp="611" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="620"><net_src comp="611" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="621"><net_src comp="611" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="625"><net_src comp="88" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="628"><net_src comp="622" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="632"><net_src comp="404" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="412" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="511" pin=5"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="540" pin=5"/></net>

<net id="639"><net_src comp="633" pin="1"/><net_sink comp="569" pin=5"/></net>

<net id="640"><net_src comp="633" pin="1"/><net_sink comp="598" pin=5"/></net>

<net id="644"><net_src comp="92" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="649"><net_src comp="109" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="654"><net_src comp="126" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="659"><net_src comp="143" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="664"><net_src comp="444" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="669"><net_src comp="458" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="160" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="678"><net_src comp="177" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="683"><net_src comp="194" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="688"><net_src comp="211" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="693"><net_src comp="228" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="698"><net_src comp="236" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="703"><net_src comp="244" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="708"><net_src comp="252" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="713"><net_src comp="260" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="718"><net_src comp="268" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="723"><net_src comp="276" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="728"><net_src comp="284" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="733"><net_src comp="511" pin="6"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="739"><net_src comp="540" pin="6"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="745"><net_src comp="569" pin="6"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="751"><net_src comp="598" pin="6"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="390" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Stage0_R_1 | {3 }
	Port: Stage0_R_3 | {3 }
	Port: Stage0_I_1 | {3 }
	Port: Stage0_R | {3 }
	Port: Stage0_R_2 | {3 }
	Port: Stage0_I | {3 }
	Port: Stage0_I_2 | {3 }
	Port: Stage0_I_3 | {3 }
 - Input state : 
	Port: fft_Pipeline_Reverse : X_R_0 | {1 2 }
	Port: fft_Pipeline_Reverse : X_R_1 | {1 2 }
	Port: fft_Pipeline_Reverse : X_R_2 | {1 2 }
	Port: fft_Pipeline_Reverse : X_R_3 | {1 2 }
	Port: fft_Pipeline_Reverse : X_I_0 | {1 2 }
	Port: fft_Pipeline_Reverse : X_I_1 | {1 2 }
	Port: fft_Pipeline_Reverse : X_I_2 | {1 2 }
	Port: fft_Pipeline_Reverse : X_I_3 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		temp_2 : 1
		tmp_6 : 2
		br_ln107 : 3
		or_ln : 2
		or_ln111_1 : 2
		zext_ln111 : 3
		X_R_0_addr : 4
		X_R_0_load : 5
		X_R_1_addr : 4
		X_R_1_load : 5
		X_R_2_addr : 4
		X_R_2_load : 5
		X_R_3_addr : 4
		X_R_3_load : 5
		lshr_ln : 2
		trunc_ln111 : 2
		icmp_ln111 : 3
		X_I_0_addr : 4
		X_I_0_load : 5
		X_I_1_addr : 4
		X_I_1_load : 5
		X_I_2_addr : 4
		X_I_2_load : 5
		X_I_3_addr : 4
		X_I_3_load : 5
		br_ln111 : 4
		zext_ln111_1_cast : 3
		zext_ln111_2 : 4
		X_R_0_addr_2 : 5
		X_R_0_load_2 : 6
		X_R_1_addr_2 : 5
		X_R_1_load_2 : 6
		X_R_2_addr_2 : 5
		X_R_2_load_2 : 6
		X_R_3_addr_2 : 5
		X_R_3_load_2 : 6
		X_I_0_addr_2 : 5
		X_I_0_load_2 : 6
		X_I_1_addr_2 : 5
		X_I_1_load_2 : 6
		X_I_2_addr_2 : 5
		X_I_2_load_2 : 6
		X_I_3_addr_2 : 5
		X_I_3_load_2 : 6
		br_ln111 : 4
		add_ln107 : 2
		store_ln107 : 3
	State 2
		bitcast_ln111 : 1
		bitcast_ln111_1 : 1
		bitcast_ln111_2 : 1
		bitcast_ln111_3 : 1
		tmp : 2
		bitcast_ln112 : 1
		bitcast_ln112_1 : 1
		bitcast_ln112_2 : 1
		bitcast_ln112_3 : 1
		tmp_4 : 2
		bitcast_ln111_4 : 1
		bitcast_ln111_5 : 1
		bitcast_ln111_6 : 1
		bitcast_ln111_7 : 1
		tmp_s : 2
		bitcast_ln112_4 : 1
		bitcast_ln112_5 : 1
		bitcast_ln112_6 : 1
		bitcast_ln112_7 : 1
		tmp_1 : 2
	State 3
		Stage0_R_addr : 1
		Stage0_R_2_addr : 1
		Stage0_I_addr : 1
		store_ln111 : 2
		Stage0_I_2_addr : 1
		store_ln112 : 2
		store_ln111 : 2
		store_ln112 : 2
		Stage0_R_1_addr : 1
		Stage0_R_3_addr : 1
		Stage0_I_1_addr : 1
		store_ln111 : 2
		Stage0_I_3_addr : 1
		store_ln112 : 2
		store_ln111 : 2
		store_ln112 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |        tmp_fu_511        |    0    |    20   |
|    mux   |       tmp_4_fu_540       |    0    |    20   |
|          |       tmp_s_fu_569       |    0    |    20   |
|          |       tmp_1_fu_598       |    0    |    20   |
|----------|--------------------------|---------|---------|
|    add   |     add_ln107_fu_484     |    0    |    12   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln111_fu_458    |    0    |    8    |
|----------|--------------------------|---------|---------|
| bitselect|       tmp_6_fu_404       |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       or_ln_fu_412       |    0    |    0    |
|partselect|     or_ln111_1_fu_422    |    0    |    0    |
|          |      lshr_ln_fu_444      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln111_fu_432    |    0    |    0    |
|   zext   |    zext_ln111_2_fu_472   |    0    |    0    |
|          |    zext_ln111_1_fu_611   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |    trunc_ln111_fu_454    |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate| zext_ln111_1_cast_fu_464 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   100   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|X_I_0_addr_2_reg_710|    8   |
| X_I_0_addr_reg_670 |    8   |
|X_I_1_addr_2_reg_715|    8   |
| X_I_1_addr_reg_675 |    8   |
|X_I_2_addr_2_reg_720|    8   |
| X_I_2_addr_reg_680 |    8   |
|X_I_3_addr_2_reg_725|    8   |
| X_I_3_addr_reg_685 |    8   |
|X_R_0_addr_2_reg_690|    8   |
| X_R_0_addr_reg_641 |    8   |
|X_R_1_addr_2_reg_695|    8   |
| X_R_1_addr_reg_646 |    8   |
|X_R_2_addr_2_reg_700|    8   |
| X_R_2_addr_reg_651 |    8   |
|X_R_3_addr_2_reg_705|    8   |
| X_R_3_addr_reg_656 |    8   |
| icmp_ln111_reg_666 |    1   |
|   lshr_ln_reg_661  |    8   |
|    or_ln_reg_633   |    2   |
|    temp_reg_622    |   11   |
|    tmp_1_reg_748   |   32   |
|    tmp_4_reg_736   |   32   |
|    tmp_6_reg_629   |    1   |
|     tmp_reg_730    |   32   |
|    tmp_s_reg_742   |   32   |
+--------------------+--------+
|        Total       |   279  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_99 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_99 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_116 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_116 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_133 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_133 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_150 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_150 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_167 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_167 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_184 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_184 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_201 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_201 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_218 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_218 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  25.408 ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   100  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   25   |    -   |   144  |
|  Register |    -   |   279  |    -   |
+-----------+--------+--------+--------+
|   Total   |   25   |   279  |   244  |
+-----------+--------+--------+--------+
