

================================================================
== Vitis HLS Report for 'mm'
================================================================
* Date:           Mon Mar 11 09:00:26 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_gemm_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  26.256 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2097|     2097|  55.059 us|  55.059 us|  2098|  2098|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                        |                                             |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6_fu_198  |mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6  |     1030|     1030|  20.600 us|  20.600 us|  1030|  1030|       no|
        |grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266                  |mm_Pipeline_VITIS_LOOP_84_7                  |     1062|     1062|  27.884 us|  27.884 us|  1062|  1062|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       16|   201|   27248|   27030|    -|
|Memory           |       32|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|    1779|    -|
|Register         |        -|     -|       8|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       48|   201|   27256|   28809|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        3|    15|       3|       7|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+-----+-------+-------+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+-----+-------+-------+-----+
    |fmul_32ns_32ns_32_2_max_dsp_1_U169                      |fmul_32ns_32ns_32_2_max_dsp_1                |        0|    3|    128|    135|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U170                      |fmul_32ns_32ns_32_2_max_dsp_1                |        0|    3|    128|    135|    0|
    |grp_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6_fu_198  |mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6  |        0|    0|    237|    248|    0|
    |grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266                  |mm_Pipeline_VITIS_LOOP_84_7                  |       16|  195|  26755|  26512|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                   |                                             |       16|  201|  27248|  27030|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |D_U     |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_1_U   |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_2_U   |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_3_U   |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_4_U   |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_5_U   |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_6_U   |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_7_U   |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_8_U   |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_9_U   |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_10_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_11_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_12_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_13_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_14_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_15_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_16_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_17_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_18_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_19_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_20_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_21_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_22_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_23_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_24_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_25_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_26_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_27_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_28_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_29_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_30_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_31_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    +--------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                 |       32|  0|   0|    0|  1024| 1024|    32|        32768|
    +--------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |D_10_address0  |  13|          3|    5|         15|
    |D_10_ce0       |  13|          3|    1|          3|
    |D_10_d0        |  13|          3|   32|         96|
    |D_10_we0       |  13|          3|    1|          3|
    |D_11_address0  |  13|          3|    5|         15|
    |D_11_ce0       |  13|          3|    1|          3|
    |D_11_d0        |  13|          3|   32|         96|
    |D_11_we0       |  13|          3|    1|          3|
    |D_12_address0  |  13|          3|    5|         15|
    |D_12_ce0       |  13|          3|    1|          3|
    |D_12_d0        |  13|          3|   32|         96|
    |D_12_we0       |  13|          3|    1|          3|
    |D_13_address0  |  13|          3|    5|         15|
    |D_13_ce0       |  13|          3|    1|          3|
    |D_13_d0        |  13|          3|   32|         96|
    |D_13_we0       |  13|          3|    1|          3|
    |D_14_address0  |  13|          3|    5|         15|
    |D_14_ce0       |  13|          3|    1|          3|
    |D_14_d0        |  13|          3|   32|         96|
    |D_14_we0       |  13|          3|    1|          3|
    |D_15_address0  |  13|          3|    5|         15|
    |D_15_ce0       |  13|          3|    1|          3|
    |D_15_d0        |  13|          3|   32|         96|
    |D_15_we0       |  13|          3|    1|          3|
    |D_16_address0  |  13|          3|    5|         15|
    |D_16_ce0       |  13|          3|    1|          3|
    |D_16_d0        |  13|          3|   32|         96|
    |D_16_we0       |  13|          3|    1|          3|
    |D_17_address0  |  13|          3|    5|         15|
    |D_17_ce0       |  13|          3|    1|          3|
    |D_17_d0        |  13|          3|   32|         96|
    |D_17_we0       |  13|          3|    1|          3|
    |D_18_address0  |  13|          3|    5|         15|
    |D_18_ce0       |  13|          3|    1|          3|
    |D_18_d0        |  13|          3|   32|         96|
    |D_18_we0       |  13|          3|    1|          3|
    |D_19_address0  |  13|          3|    5|         15|
    |D_19_ce0       |  13|          3|    1|          3|
    |D_19_d0        |  13|          3|   32|         96|
    |D_19_we0       |  13|          3|    1|          3|
    |D_1_address0   |  13|          3|    5|         15|
    |D_1_ce0        |  13|          3|    1|          3|
    |D_1_d0         |  13|          3|   32|         96|
    |D_1_we0        |  13|          3|    1|          3|
    |D_20_address0  |  13|          3|    5|         15|
    |D_20_ce0       |  13|          3|    1|          3|
    |D_20_d0        |  13|          3|   32|         96|
    |D_20_we0       |  13|          3|    1|          3|
    |D_21_address0  |  13|          3|    5|         15|
    |D_21_ce0       |  13|          3|    1|          3|
    |D_21_d0        |  13|          3|   32|         96|
    |D_21_we0       |  13|          3|    1|          3|
    |D_22_address0  |  13|          3|    5|         15|
    |D_22_ce0       |  13|          3|    1|          3|
    |D_22_d0        |  13|          3|   32|         96|
    |D_22_we0       |  13|          3|    1|          3|
    |D_23_address0  |  13|          3|    5|         15|
    |D_23_ce0       |  13|          3|    1|          3|
    |D_23_d0        |  13|          3|   32|         96|
    |D_23_we0       |  13|          3|    1|          3|
    |D_24_address0  |  13|          3|    5|         15|
    |D_24_ce0       |  13|          3|    1|          3|
    |D_24_d0        |  13|          3|   32|         96|
    |D_24_we0       |  13|          3|    1|          3|
    |D_25_address0  |  13|          3|    5|         15|
    |D_25_ce0       |  13|          3|    1|          3|
    |D_25_d0        |  13|          3|   32|         96|
    |D_25_we0       |  13|          3|    1|          3|
    |D_26_address0  |  13|          3|    5|         15|
    |D_26_ce0       |  13|          3|    1|          3|
    |D_26_d0        |  13|          3|   32|         96|
    |D_26_we0       |  13|          3|    1|          3|
    |D_27_address0  |  13|          3|    5|         15|
    |D_27_ce0       |  13|          3|    1|          3|
    |D_27_d0        |  13|          3|   32|         96|
    |D_27_we0       |  13|          3|    1|          3|
    |D_28_address0  |  13|          3|    5|         15|
    |D_28_ce0       |  13|          3|    1|          3|
    |D_28_d0        |  13|          3|   32|         96|
    |D_28_we0       |  13|          3|    1|          3|
    |D_29_address0  |  13|          3|    5|         15|
    |D_29_ce0       |  13|          3|    1|          3|
    |D_29_d0        |  13|          3|   32|         96|
    |D_29_we0       |  13|          3|    1|          3|
    |D_2_address0   |  13|          3|    5|         15|
    |D_2_ce0        |  13|          3|    1|          3|
    |D_2_d0         |  13|          3|   32|         96|
    |D_2_we0        |  13|          3|    1|          3|
    |D_30_address0  |  13|          3|    5|         15|
    |D_30_ce0       |  13|          3|    1|          3|
    |D_30_d0        |  13|          3|   32|         96|
    |D_30_we0       |  13|          3|    1|          3|
    |D_31_address0  |  13|          3|    5|         15|
    |D_31_ce0       |  13|          3|    1|          3|
    |D_31_d0        |  13|          3|   32|         96|
    |D_31_we0       |  13|          3|    1|          3|
    |D_3_address0   |  13|          3|    5|         15|
    |D_3_ce0        |  13|          3|    1|          3|
    |D_3_d0         |  13|          3|   32|         96|
    |D_3_we0        |  13|          3|    1|          3|
    |D_4_address0   |  13|          3|    5|         15|
    |D_4_ce0        |  13|          3|    1|          3|
    |D_4_d0         |  13|          3|   32|         96|
    |D_4_we0        |  13|          3|    1|          3|
    |D_5_address0   |  13|          3|    5|         15|
    |D_5_ce0        |  13|          3|    1|          3|
    |D_5_d0         |  13|          3|   32|         96|
    |D_5_we0        |  13|          3|    1|          3|
    |D_6_address0   |  13|          3|    5|         15|
    |D_6_ce0        |  13|          3|    1|          3|
    |D_6_d0         |  13|          3|   32|         96|
    |D_6_we0        |  13|          3|    1|          3|
    |D_7_address0   |  13|          3|    5|         15|
    |D_7_ce0        |  13|          3|    1|          3|
    |D_7_d0         |  13|          3|   32|         96|
    |D_7_we0        |  13|          3|    1|          3|
    |D_8_address0   |  13|          3|    5|         15|
    |D_8_ce0        |  13|          3|    1|          3|
    |D_8_d0         |  13|          3|   32|         96|
    |D_8_we0        |  13|          3|    1|          3|
    |D_9_address0   |  13|          3|    5|         15|
    |D_9_ce0        |  13|          3|    1|          3|
    |D_9_d0         |  13|          3|   32|         96|
    |D_9_we0        |  13|          3|    1|          3|
    |D_address0     |  13|          3|    5|         15|
    |D_ce0          |  13|          3|    1|          3|
    |D_d0           |  13|          3|   32|         96|
    |D_we0          |  13|          3|    1|          3|
    |ap_NS_fsm      |  29|          7|    1|          7|
    |grp_fu_335_ce  |  13|          3|    1|          3|
    |grp_fu_335_p0  |  17|          4|   32|        128|
    |grp_fu_335_p1  |  17|          4|   32|        128|
    |grp_fu_358_ce  |  13|          3|    1|          3|
    |grp_fu_358_p0  |  13|          3|   32|         96|
    |grp_fu_358_p1  |  13|          3|   32|         96|
    +---------------+----+-----------+-----+-----------+
    |Total          |1779|        411| 1379|       4205|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                            |  6|   0|    6|          0|
    |grp_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6_fu_198_ap_start_reg  |  1|   0|    1|          0|
    |grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266_ap_start_reg                  |  1|   0|    1|          0|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                |  8|   0|    8|          0|
    +---------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|            mm|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|            mm|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|            mm|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|            mm|  return value|
|gamma      |   in|   32|     ap_none|         gamma|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 7 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (2.26ns)   --->   "%D = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 8 'alloca' 'D' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 9 [1/1] (2.26ns)   --->   "%D_1 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 9 'alloca' 'D_1' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 10 [1/1] (2.26ns)   --->   "%D_2 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 10 'alloca' 'D_2' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 11 [1/1] (2.26ns)   --->   "%D_3 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 11 'alloca' 'D_3' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 12 [1/1] (2.26ns)   --->   "%D_4 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 12 'alloca' 'D_4' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 13 [1/1] (2.26ns)   --->   "%D_5 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 13 'alloca' 'D_5' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 14 [1/1] (2.26ns)   --->   "%D_6 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 14 'alloca' 'D_6' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 15 [1/1] (2.26ns)   --->   "%D_7 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 15 'alloca' 'D_7' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 16 [1/1] (2.26ns)   --->   "%D_8 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 16 'alloca' 'D_8' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 17 [1/1] (2.26ns)   --->   "%D_9 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 17 'alloca' 'D_9' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 18 [1/1] (2.26ns)   --->   "%D_10 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 18 'alloca' 'D_10' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 19 [1/1] (2.26ns)   --->   "%D_11 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 19 'alloca' 'D_11' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 20 [1/1] (2.26ns)   --->   "%D_12 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 20 'alloca' 'D_12' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 21 [1/1] (2.26ns)   --->   "%D_13 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 21 'alloca' 'D_13' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 22 [1/1] (2.26ns)   --->   "%D_14 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 22 'alloca' 'D_14' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 23 [1/1] (2.26ns)   --->   "%D_15 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 23 'alloca' 'D_15' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 24 [1/1] (2.26ns)   --->   "%D_16 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 24 'alloca' 'D_16' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 25 [1/1] (2.26ns)   --->   "%D_17 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 25 'alloca' 'D_17' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 26 [1/1] (2.26ns)   --->   "%D_18 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 26 'alloca' 'D_18' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 27 [1/1] (2.26ns)   --->   "%D_19 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 27 'alloca' 'D_19' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 28 [1/1] (2.26ns)   --->   "%D_20 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 28 'alloca' 'D_20' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 29 [1/1] (2.26ns)   --->   "%D_21 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 29 'alloca' 'D_21' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 30 [1/1] (2.26ns)   --->   "%D_22 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 30 'alloca' 'D_22' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 31 [1/1] (2.26ns)   --->   "%D_23 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 31 'alloca' 'D_23' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 32 [1/1] (2.26ns)   --->   "%D_24 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 32 'alloca' 'D_24' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 33 [1/1] (2.26ns)   --->   "%D_25 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 33 'alloca' 'D_25' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 34 [1/1] (2.26ns)   --->   "%D_26 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 34 'alloca' 'D_26' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 35 [1/1] (2.26ns)   --->   "%D_27 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 35 'alloca' 'D_27' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 36 [1/1] (2.26ns)   --->   "%D_28 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 36 'alloca' 'D_28' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 37 [1/1] (2.26ns)   --->   "%D_29 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 37 'alloca' 'D_29' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 38 [1/1] (2.26ns)   --->   "%D_30 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 38 'alloca' 'D_30' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 39 [1/1] (2.26ns)   --->   "%D_31 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 39 'alloca' 'D_31' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6, i32 %D, i32 %D_1, i32 %D_2, i32 %D_3, i32 %D_4, i32 %D_5, i32 %D_6, i32 %D_7, i32 %D_8, i32 %D_9, i32 %D_10, i32 %D_11, i32 %D_12, i32 %D_13, i32 %D_14, i32 %D_15, i32 %D_16, i32 %D_17, i32 %D_18, i32 %D_19, i32 %D_20, i32 %D_21, i32 %D_22, i32 %D_23, i32 %D_24, i32 %D_25, i32 %D_26, i32 %D_27, i32 %D_28, i32 %D_29, i32 %D_30, i32 %D_31"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6, i32 %D, i32 %D_1, i32 %D_2, i32 %D_3, i32 %D_4, i32 %D_5, i32 %D_6, i32 %D_7, i32 %D_8, i32 %D_9, i32 %D_10, i32 %D_11, i32 %D_12, i32 %D_13, i32 %D_14, i32 %D_15, i32 %D_16, i32 %D_17, i32 %D_18, i32 %D_19, i32 %D_20, i32 %D_21, i32 %D_22, i32 %D_23, i32 %D_24, i32 %D_25, i32 %D_26, i32 %D_27, i32 %D_28, i32 %D_29, i32 %D_30, i32 %D_31"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_84_7, i32 %D_31, i32 %D_30, i32 %D_29, i32 %D_28, i32 %D_27, i32 %D_26, i32 %D_25, i32 %D_24, i32 %D_23, i32 %D_22, i32 %D_21, i32 %D_20, i32 %D_19, i32 %D_18, i32 %D_17, i32 %D_16, i32 %D_15, i32 %D_14, i32 %D_13, i32 %D_12, i32 %D_11, i32 %D_10, i32 %D_9, i32 %D_8, i32 %D_7, i32 %D_6, i32 %D_5, i32 %D_4, i32 %D_3, i32 %D_2, i32 %D_1, i32 %D, i32 %sum_loc, i32 %A_0, i32 %A_1, i32 %A_2, i32 %A_3, i32 %A_4, i32 %A_5, i32 %A_6, i32 %A_7, i32 %A_8, i32 %A_9, i32 %A_10, i32 %A_11, i32 %A_12, i32 %A_13, i32 %A_14, i32 %A_15"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_84_7, i32 %D_31, i32 %D_30, i32 %D_29, i32 %D_28, i32 %D_27, i32 %D_26, i32 %D_25, i32 %D_24, i32 %D_23, i32 %D_22, i32 %D_21, i32 %D_20, i32 %D_19, i32 %D_18, i32 %D_17, i32 %D_16, i32 %D_15, i32 %D_14, i32 %D_13, i32 %D_12, i32 %D_11, i32 %D_10, i32 %D_9, i32 %D_8, i32 %D_7, i32 %D_6, i32 %D_5, i32 %D_4, i32 %D_3, i32 %D_2, i32 %D_1, i32 %D, i32 %sum_loc, i32 %A_0, i32 %A_1, i32 %A_2, i32 %A_3, i32 %A_4, i32 %A_5, i32 %A_6, i32 %A_7, i32 %A_8, i32 %A_9, i32 %A_10, i32 %A_11, i32 %A_12, i32 %A_13, i32 %A_14, i32 %A_15"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 8.46>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%gamma_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %gamma"   --->   Operation 44 'read' 'gamma_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%sum_loc_load = load i32 %sum_loc"   --->   Operation 45 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (8.46ns)   --->   "%mul = fmul i32 %sum_loc_load, i32 %gamma_read" [gemm_no_taffoin2.c:104]   --->   Operation 46 'fmul' 'mul' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.46>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%spectopmodule_ln42 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [gemm_no_taffoin2.c:42]   --->   Operation 48 'spectopmodule' 'spectopmodule_ln42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gamma"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gamma, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/2] (8.46ns)   --->   "%mul = fmul i32 %sum_loc_load, i32 %gamma_read" [gemm_no_taffoin2.c:104]   --->   Operation 51 'fmul' 'mul' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln104 = ret i32 %mul" [gemm_no_taffoin2.c:104]   --->   Operation 52 'ret' 'ret_ln104' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gamma]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ A_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ A_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ A_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ A_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ A_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ A_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ A_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ A_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ A_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ A_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ A_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ A_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ A_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ A_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ A_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_loc            (alloca       ) [ 0011110]
D                  (alloca       ) [ 0011100]
D_1                (alloca       ) [ 0011100]
D_2                (alloca       ) [ 0011100]
D_3                (alloca       ) [ 0011100]
D_4                (alloca       ) [ 0011100]
D_5                (alloca       ) [ 0011100]
D_6                (alloca       ) [ 0011100]
D_7                (alloca       ) [ 0011100]
D_8                (alloca       ) [ 0011100]
D_9                (alloca       ) [ 0011100]
D_10               (alloca       ) [ 0011100]
D_11               (alloca       ) [ 0011100]
D_12               (alloca       ) [ 0011100]
D_13               (alloca       ) [ 0011100]
D_14               (alloca       ) [ 0011100]
D_15               (alloca       ) [ 0011100]
D_16               (alloca       ) [ 0011100]
D_17               (alloca       ) [ 0011100]
D_18               (alloca       ) [ 0011100]
D_19               (alloca       ) [ 0011100]
D_20               (alloca       ) [ 0011100]
D_21               (alloca       ) [ 0011100]
D_22               (alloca       ) [ 0011100]
D_23               (alloca       ) [ 0011100]
D_24               (alloca       ) [ 0011100]
D_25               (alloca       ) [ 0011100]
D_26               (alloca       ) [ 0011100]
D_27               (alloca       ) [ 0011100]
D_28               (alloca       ) [ 0011100]
D_29               (alloca       ) [ 0011100]
D_30               (alloca       ) [ 0011100]
D_31               (alloca       ) [ 0011100]
call_ln0           (call         ) [ 0000000]
call_ln0           (call         ) [ 0000000]
gamma_read         (read         ) [ 0000001]
sum_loc_load       (load         ) [ 0000001]
specbitsmap_ln0    (specbitsmap  ) [ 0000000]
spectopmodule_ln42 (spectopmodule) [ 0000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000]
specinterface_ln0  (specinterface) [ 0000000]
mul                (fmul         ) [ 0000000]
ret_ln104          (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gamma">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gamma"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="A_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="A_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="A_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="A_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="A_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="A_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="A_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="A_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="A_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm_Pipeline_VITIS_LOOP_84_7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="sum_loc_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_loc/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="D_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="D_1_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="D_2_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="D_3_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_3/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="D_4_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_4/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="D_5_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_5/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="D_6_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_6/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="D_7_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_7/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="D_8_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_8/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="D_9_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_9/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="D_10_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_10/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="D_11_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_11/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="D_12_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_12/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="D_13_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_13/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="D_14_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_14/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="D_15_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_15/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="D_16_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_16/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="D_17_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_17/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="D_18_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_18/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="D_19_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_19/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="D_20_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_20/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="D_21_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_21/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="D_22_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_22/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="D_23_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_23/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="D_24_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_24/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="D_25_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_25/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="D_26_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_26/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="D_27_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_27/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="D_28_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_28/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="D_29_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_29/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="D_30_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_30/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="D_31_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_31/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="gamma_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gamma_read/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="32" slack="0"/>
<pin id="202" dir="0" index="3" bw="32" slack="0"/>
<pin id="203" dir="0" index="4" bw="32" slack="0"/>
<pin id="204" dir="0" index="5" bw="32" slack="0"/>
<pin id="205" dir="0" index="6" bw="32" slack="0"/>
<pin id="206" dir="0" index="7" bw="32" slack="0"/>
<pin id="207" dir="0" index="8" bw="32" slack="0"/>
<pin id="208" dir="0" index="9" bw="32" slack="0"/>
<pin id="209" dir="0" index="10" bw="32" slack="0"/>
<pin id="210" dir="0" index="11" bw="32" slack="0"/>
<pin id="211" dir="0" index="12" bw="32" slack="0"/>
<pin id="212" dir="0" index="13" bw="32" slack="0"/>
<pin id="213" dir="0" index="14" bw="32" slack="0"/>
<pin id="214" dir="0" index="15" bw="32" slack="0"/>
<pin id="215" dir="0" index="16" bw="32" slack="0"/>
<pin id="216" dir="0" index="17" bw="32" slack="0"/>
<pin id="217" dir="0" index="18" bw="32" slack="0"/>
<pin id="218" dir="0" index="19" bw="32" slack="0"/>
<pin id="219" dir="0" index="20" bw="32" slack="0"/>
<pin id="220" dir="0" index="21" bw="32" slack="0"/>
<pin id="221" dir="0" index="22" bw="32" slack="0"/>
<pin id="222" dir="0" index="23" bw="32" slack="0"/>
<pin id="223" dir="0" index="24" bw="32" slack="0"/>
<pin id="224" dir="0" index="25" bw="32" slack="0"/>
<pin id="225" dir="0" index="26" bw="32" slack="0"/>
<pin id="226" dir="0" index="27" bw="32" slack="0"/>
<pin id="227" dir="0" index="28" bw="32" slack="0"/>
<pin id="228" dir="0" index="29" bw="32" slack="0"/>
<pin id="229" dir="0" index="30" bw="32" slack="0"/>
<pin id="230" dir="0" index="31" bw="32" slack="0"/>
<pin id="231" dir="0" index="32" bw="32" slack="0"/>
<pin id="232" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="272" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="274" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="278" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="282" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="283" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="284" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="285" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="288" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="289" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="290" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="291" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="292" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="295" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="296" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="300" dir="0" index="33" bw="32" slack="2"/>
<pin id="301" dir="0" index="34" bw="32" slack="0"/>
<pin id="302" dir="0" index="35" bw="32" slack="0"/>
<pin id="303" dir="0" index="36" bw="32" slack="0"/>
<pin id="304" dir="0" index="37" bw="32" slack="0"/>
<pin id="305" dir="0" index="38" bw="32" slack="0"/>
<pin id="306" dir="0" index="39" bw="32" slack="0"/>
<pin id="307" dir="0" index="40" bw="32" slack="0"/>
<pin id="308" dir="0" index="41" bw="32" slack="0"/>
<pin id="309" dir="0" index="42" bw="32" slack="0"/>
<pin id="310" dir="0" index="43" bw="32" slack="0"/>
<pin id="311" dir="0" index="44" bw="32" slack="0"/>
<pin id="312" dir="0" index="45" bw="32" slack="0"/>
<pin id="313" dir="0" index="46" bw="32" slack="0"/>
<pin id="314" dir="0" index="47" bw="32" slack="0"/>
<pin id="315" dir="0" index="48" bw="32" slack="0"/>
<pin id="316" dir="0" index="49" bw="32" slack="0"/>
<pin id="317" dir="1" index="50" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/5 mul4/3 mul1/2 z/3 z_9/4 z_11/5 z_14/6 z_15/7 z_17/8 z_19/9 z_20/10 z_22/11 z_23/12 z_24/13 z_25/14 z_27/15 z_28/16 z_29/17 z_30/18 z_31/19 z_62/20 z_92/21 z_122/22 mul96_4/23 mul96_5/24 z_234/25 z_282/26 z_306/27 z_354/28 z_402/29 z_458/30 z_490/31 z_538/32 z_618/33 "/>
</bind>
</comp>

<comp id="340" class="1004" name="sum_loc_load_load_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="4"/>
<pin id="342" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_loc_load/5 "/>
</bind>
</comp>

<comp id="344" class="1005" name="sum_loc_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="2"/>
<pin id="346" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sum_loc "/>
</bind>
</comp>

<comp id="350" class="1005" name="gamma_read_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gamma_read "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="360" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="361" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="div/5 mul78_s/2 z_1/3 z_10/4 z_12/5 mul78_14/6 z_16/7 z_18/8 mul78_19/9 z_21/10 mul78_22/11 mul78_23/12 mul78_25/13 z_26/14 mul78_27/15 mul78_28/16 mul78_29/17 mul78_30/18 mul3/19 mul96_1/20 mul96_2/21 mul96_3/22 z_178/23 z_206/24 mul96_7/25 mul96_9/26 mul96_s/27 mul96_11/28 z_425/29 mul96_16/30 z_506/31 z_554/32 z_633/33 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="34" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="34" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="34" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="34" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="34" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="34" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="34" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="34" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="34" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="40" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="233"><net_src comp="36" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="234"><net_src comp="64" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="235"><net_src comp="68" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="236"><net_src comp="72" pin="1"/><net_sink comp="198" pin=3"/></net>

<net id="237"><net_src comp="76" pin="1"/><net_sink comp="198" pin=4"/></net>

<net id="238"><net_src comp="80" pin="1"/><net_sink comp="198" pin=5"/></net>

<net id="239"><net_src comp="84" pin="1"/><net_sink comp="198" pin=6"/></net>

<net id="240"><net_src comp="88" pin="1"/><net_sink comp="198" pin=7"/></net>

<net id="241"><net_src comp="92" pin="1"/><net_sink comp="198" pin=8"/></net>

<net id="242"><net_src comp="96" pin="1"/><net_sink comp="198" pin=9"/></net>

<net id="243"><net_src comp="100" pin="1"/><net_sink comp="198" pin=10"/></net>

<net id="244"><net_src comp="104" pin="1"/><net_sink comp="198" pin=11"/></net>

<net id="245"><net_src comp="108" pin="1"/><net_sink comp="198" pin=12"/></net>

<net id="246"><net_src comp="112" pin="1"/><net_sink comp="198" pin=13"/></net>

<net id="247"><net_src comp="116" pin="1"/><net_sink comp="198" pin=14"/></net>

<net id="248"><net_src comp="120" pin="1"/><net_sink comp="198" pin=15"/></net>

<net id="249"><net_src comp="124" pin="1"/><net_sink comp="198" pin=16"/></net>

<net id="250"><net_src comp="128" pin="1"/><net_sink comp="198" pin=17"/></net>

<net id="251"><net_src comp="132" pin="1"/><net_sink comp="198" pin=18"/></net>

<net id="252"><net_src comp="136" pin="1"/><net_sink comp="198" pin=19"/></net>

<net id="253"><net_src comp="140" pin="1"/><net_sink comp="198" pin=20"/></net>

<net id="254"><net_src comp="144" pin="1"/><net_sink comp="198" pin=21"/></net>

<net id="255"><net_src comp="148" pin="1"/><net_sink comp="198" pin=22"/></net>

<net id="256"><net_src comp="152" pin="1"/><net_sink comp="198" pin=23"/></net>

<net id="257"><net_src comp="156" pin="1"/><net_sink comp="198" pin=24"/></net>

<net id="258"><net_src comp="160" pin="1"/><net_sink comp="198" pin=25"/></net>

<net id="259"><net_src comp="164" pin="1"/><net_sink comp="198" pin=26"/></net>

<net id="260"><net_src comp="168" pin="1"/><net_sink comp="198" pin=27"/></net>

<net id="261"><net_src comp="172" pin="1"/><net_sink comp="198" pin=28"/></net>

<net id="262"><net_src comp="176" pin="1"/><net_sink comp="198" pin=29"/></net>

<net id="263"><net_src comp="180" pin="1"/><net_sink comp="198" pin=30"/></net>

<net id="264"><net_src comp="184" pin="1"/><net_sink comp="198" pin=31"/></net>

<net id="265"><net_src comp="188" pin="1"/><net_sink comp="198" pin=32"/></net>

<net id="318"><net_src comp="38" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="319"><net_src comp="2" pin="0"/><net_sink comp="266" pin=34"/></net>

<net id="320"><net_src comp="4" pin="0"/><net_sink comp="266" pin=35"/></net>

<net id="321"><net_src comp="6" pin="0"/><net_sink comp="266" pin=36"/></net>

<net id="322"><net_src comp="8" pin="0"/><net_sink comp="266" pin=37"/></net>

<net id="323"><net_src comp="10" pin="0"/><net_sink comp="266" pin=38"/></net>

<net id="324"><net_src comp="12" pin="0"/><net_sink comp="266" pin=39"/></net>

<net id="325"><net_src comp="14" pin="0"/><net_sink comp="266" pin=40"/></net>

<net id="326"><net_src comp="16" pin="0"/><net_sink comp="266" pin=41"/></net>

<net id="327"><net_src comp="18" pin="0"/><net_sink comp="266" pin=42"/></net>

<net id="328"><net_src comp="20" pin="0"/><net_sink comp="266" pin=43"/></net>

<net id="329"><net_src comp="22" pin="0"/><net_sink comp="266" pin=44"/></net>

<net id="330"><net_src comp="24" pin="0"/><net_sink comp="266" pin=45"/></net>

<net id="331"><net_src comp="26" pin="0"/><net_sink comp="266" pin=46"/></net>

<net id="332"><net_src comp="28" pin="0"/><net_sink comp="266" pin=47"/></net>

<net id="333"><net_src comp="30" pin="0"/><net_sink comp="266" pin=48"/></net>

<net id="334"><net_src comp="32" pin="0"/><net_sink comp="266" pin=49"/></net>

<net id="339"><net_src comp="192" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="340" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="347"><net_src comp="60" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="266" pin=33"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="353"><net_src comp="192" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="335" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mm : gamma | {5 }
	Port: mm : A_0 | {3 4 }
	Port: mm : A_1 | {3 4 }
	Port: mm : A_2 | {3 4 }
	Port: mm : A_3 | {3 4 }
	Port: mm : A_4 | {3 4 }
	Port: mm : A_5 | {3 4 }
	Port: mm : A_6 | {3 4 }
	Port: mm : A_7 | {3 4 }
	Port: mm : A_8 | {3 4 }
	Port: mm : A_9 | {3 4 }
	Port: mm : A_10 | {3 4 }
	Port: mm : A_11 | {3 4 }
	Port: mm : A_12 | {3 4 }
	Port: mm : A_13 | {3 4 }
	Port: mm : A_14 | {3 4 }
	Port: mm : A_15 | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
		mul : 1
	State 6
		ret_ln104 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6_fu_198 |    6    |  0.844  |   387   |   388   |
|          |         grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266         |   201   | 246.364 |  28350  |  27105  |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                       grp_fu_335                       |    3    |    0    |   128   |   135   |
|          |                       grp_fu_358                       |    3    |    0    |   128   |   135   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   read   |                 gamma_read_read_fu_192                 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                        |   213   | 247.208 |  28993  |  27763  |
|----------|--------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| A_0|    1   |    0   |    0   |    -   |
| A_1|    1   |    0   |    0   |    -   |
|A_10|    1   |    0   |    0   |    -   |
|A_11|    1   |    0   |    0   |    -   |
|A_12|    1   |    0   |    0   |    -   |
|A_13|    1   |    0   |    0   |    -   |
|A_14|    1   |    0   |    0   |    -   |
|A_15|    1   |    0   |    0   |    -   |
| A_2|    1   |    0   |    0   |    -   |
| A_3|    1   |    0   |    0   |    -   |
| A_4|    1   |    0   |    0   |    -   |
| A_5|    1   |    0   |    0   |    -   |
| A_6|    1   |    0   |    0   |    -   |
| A_7|    1   |    0   |    0   |    -   |
| A_8|    1   |    0   |    0   |    -   |
| A_9|    1   |    0   |    0   |    -   |
|  D |    1   |    0   |    0   |    0   |
| D_1|    1   |    0   |    0   |    0   |
|D_10|    1   |    0   |    0   |    0   |
|D_11|    1   |    0   |    0   |    0   |
|D_12|    1   |    0   |    0   |    0   |
|D_13|    1   |    0   |    0   |    0   |
|D_14|    1   |    0   |    0   |    0   |
|D_15|    1   |    0   |    0   |    0   |
|D_16|    1   |    0   |    0   |    0   |
|D_17|    1   |    0   |    0   |    0   |
|D_18|    1   |    0   |    0   |    0   |
|D_19|    1   |    0   |    0   |    0   |
| D_2|    1   |    0   |    0   |    0   |
|D_20|    1   |    0   |    0   |    0   |
|D_21|    1   |    0   |    0   |    0   |
|D_22|    1   |    0   |    0   |    0   |
|D_23|    1   |    0   |    0   |    0   |
|D_24|    1   |    0   |    0   |    0   |
|D_25|    1   |    0   |    0   |    0   |
|D_26|    1   |    0   |    0   |    0   |
|D_27|    1   |    0   |    0   |    0   |
|D_28|    1   |    0   |    0   |    0   |
|D_29|    1   |    0   |    0   |    0   |
| D_3|    1   |    0   |    0   |    0   |
|D_30|    1   |    0   |    0   |    0   |
|D_31|    1   |    0   |    0   |    0   |
| D_4|    1   |    0   |    0   |    0   |
| D_5|    1   |    0   |    0   |    0   |
| D_6|    1   |    0   |    0   |    0   |
| D_7|    1   |    0   |    0   |    0   |
| D_8|    1   |    0   |    0   |    0   |
| D_9|    1   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|   48   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|gamma_read_reg_350|   32   |
|  sum_loc_reg_344 |   32   |
+------------------+--------+
|       Total      |   64   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_335 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  0.844  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   213  |   247  |  28993 |  27763 |    -   |
|   Memory  |   48   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   64   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   48   |   213  |   248  |  29057 |  27772 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
