// Seed: 3484014698
module module_0 (
    input wor id_0,
    input wire id_1,
    input tri0 id_2,
    input wand id_3,
    output tri0 id_4,
    output tri1 id_5,
    input tri id_6,
    output supply1 id_7,
    input wire id_8,
    output supply0 id_9,
    input tri id_10,
    input supply1 id_11,
    input tri0 id_12
);
  logic id_14, id_15;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    output supply1 id_2,
    input tri id_3,
    output uwire id_4,
    output tri1 id_5,
    output wor id_6,
    output logic id_7
);
  always @(posedge ~id_3) begin : LABEL_0
    $unsigned(10);
    ;
    id_7 <= -1 ** id_1;
  end
  module_0 modCall_1 (
      id_1,
      id_0,
      id_3,
      id_0,
      id_6,
      id_4,
      id_1,
      id_6,
      id_3,
      id_5,
      id_0,
      id_0,
      id_3
  );
  assign modCall_1.id_12 = 0;
endmodule
