{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624050312797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624050312802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 18 22:05:12 2021 " "Processing started: Fri Jun 18 22:05:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624050312802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624050312802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calendario1 -c Calendario1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calendario1 -c Calendario1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624050312802 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624050313233 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624050313233 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.vhd " "Entity \"Mux\" obtained from \"Mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "Mux.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/Mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1624050320378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-Behavioral " "Found design unit 1: Mux-Behavioral" {  } { { "Mux.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/Mux.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624050320378 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624050320378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624050320378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-Behavioral " "Found design unit 1: Reg-Behavioral" {  } { { "Reg.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/Reg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624050320380 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/Reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624050320380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624050320380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regpulsegenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regpulsegenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegPulseGenerator-Behavioral " "Found design unit 1: RegPulseGenerator-Behavioral" {  } { { "RegPulseGenerator.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/RegPulseGenerator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624050320383 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegPulseGenerator " "Found entity 1: RegPulseGenerator" {  } { { "RegPulseGenerator.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/RegPulseGenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624050320383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624050320383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter4Bits-RTL " "Found design unit 1: Counter4Bits-RTL" {  } { { "Counter4Bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/Counter4Bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624050320386 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter4Bits " "Found entity 1: Counter4Bits" {  } { { "Counter4Bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/Counter4Bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624050320386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624050320386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/Bin7SegDecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624050320389 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624050320389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624050320389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter5bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter5bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter5Bits-Behavioral " "Found design unit 1: Counter5Bits-Behavioral" {  } { { "Counter5Bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/Counter5Bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624050320392 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter5Bits " "Found entity 1: Counter5Bits" {  } { { "Counter5Bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/Counter5Bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624050320392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624050320392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diasdomes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file diasdomes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DiasDoMes-RTL " "Found design unit 1: DiasDoMes-RTL" {  } { { "DiasDoMes.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/DiasDoMes.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624050320395 ""} { "Info" "ISGN_ENTITY_NAME" "1 DiasDoMes " "Found entity 1: DiasDoMes" {  } { { "DiasDoMes.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/DiasDoMes.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624050320395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624050320395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meucalendario.vhd 2 1 " "Found 2 design units, including 1 entities, in source file meucalendario.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MeuCalendario-Structural " "Found design unit 1: MeuCalendario-Structural" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624050320398 ""} { "Info" "ISGN_ENTITY_NAME" "1 MeuCalendario " "Found entity 1: MeuCalendario" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624050320398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624050320398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD-BehaVioral " "Found design unit 1: BCD-BehaVioral" {  } { { "BCD.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/BCD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624050320401 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624050320401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624050320401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispcntrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dispcntrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DispCntrl-v9 " "Found design unit 1: DispCntrl-v9" {  } { { "DispCntrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/DispCntrl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624050320404 ""} { "Info" "ISGN_ENTITY_NAME" "1 DispCntrl " "Found entity 1: DispCntrl" {  } { { "DispCntrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/DispCntrl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624050320404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624050320404 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MeuCalendario " "Elaborating entity \"MeuCalendario\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624050320437 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG MeuCalendario.vhd(17) " "VHDL Signal Declaration warning at MeuCalendario.vhd(17): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624050320438 "|MeuCalendario"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR MeuCalendario.vhd(18) " "VHDL Signal Declaration warning at MeuCalendario.vhd(18): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624050320438 "|MeuCalendario"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegPulseGenerator RegPulseGenerator:RegPulseGenerator A:behavioral " "Elaborating entity \"RegPulseGenerator\" using architecture \"A:behavioral\" for hierarchy \"RegPulseGenerator:RegPulseGenerator\"" {  } { { "MeuCalendario.vhd" "RegPulseGenerator" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 55 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624050320463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DiasDoMes DiasDoMes:DiasDoMes A:rtl " "Elaborating entity \"DiasDoMes\" using architecture \"A:rtl\" for hierarchy \"DiasDoMes:DiasDoMes\"" {  } { { "MeuCalendario.vhd" "DiasDoMes" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 61 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624050320466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Counter5Bits Counter5Bits:CounterDosDias A:rtl " "Elaborating entity \"Counter5Bits\" using architecture \"A:rtl\" for hierarchy \"Counter5Bits:CounterDosDias\"" {  } { { "MeuCalendario.vhd" "CounterDosDias" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 67 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624050320474 ""}
{ "Error" "EVRFX_VHDL_UNKNOWN_ARCHITECTURE_FOR_ENTITY" "rtl Counter5Bits Counter5Bits.vhd(5) " "VHDL error at Counter5Bits.vhd(5): architecture \"rtl\" does not exist for entity \"Counter5Bits\"" {  } { { "Counter5Bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/Counter5Bits.vhd" 5 0 0 } }  } 0 10293 "VHDL error at %3!s!: architecture \"%1!s!\" does not exist for entity \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624050320474 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Counter5Bits:CounterDosDias " "Can't elaborate user hierarchy \"Counter5Bits:CounterDosDias\"" {  } { { "MeuCalendario.vhd" "CounterDosDias" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 67 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624050320474 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624050320566 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 18 22:05:20 2021 " "Processing ended: Fri Jun 18 22:05:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624050320566 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624050320566 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624050320566 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624050320566 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624050321146 ""}
