
### Add ethtool show version support from later driver source

--- a/igc_defines.h	2022-09-28 09:10:41.000000000 +0000
+++ b/igc_defines.h	2022-10-02 00:23:04.147325171 +0000
@@ -160,6 +160,7 @@
 #define IGC_NVM_RW_REG_START	1    /* Start operation */
 #define IGC_NVM_RW_ADDR_SHIFT	2    /* Shift to the address bits */
 #define IGC_NVM_POLL_READ	0    /* Flag for polling for read complete */
+#define IGC_NVM_DEV_STARTER	5    /* Dev_starter Version */
 
 /* NVM Word Offsets */
 #define NVM_CHECKSUM_REG		0x003F
--- a/igc.h	2022-09-28 09:10:41.000000000 +0000
+++ b/igc.h	2022-10-02 00:10:57.437665056 +0000
@@ -217,6 +217,7 @@
 	struct timecounter tc;
 	struct timespec64 prev_ptp_time; /* Pre-reset PTP clock */
 	ktime_t ptp_reset_start; /* Reset time in clock mono */
+	char fw_version[32];
 };
 
 void igc_up(struct igc_adapter *adapter);
--- a/igc_ethtool.c	2022-09-28 09:10:41.000000000 +0000
+++ b/igc_ethtool.c	2022-10-02 00:10:57.437665056 +0000
@@ -129,10 +129,27 @@
 				    struct ethtool_drvinfo *drvinfo)
 {
 	struct igc_adapter *adapter = netdev_priv(netdev);
+	struct igc_hw *hw = &adapter->hw;
+	u16 nvm_version = 0;
+	u16 gphy_version;
 
 	strlcpy(drvinfo->driver,  igc_driver_name, sizeof(drvinfo->driver));
 
-	/* add fw_version here */
+	/* NVM image version is reported as firmware version for i225 device */
+	hw->nvm.ops.read(hw, IGC_NVM_DEV_STARTER, 1, &nvm_version);
+
+	/* gPHY firmware version is reported as PHY FW version */
+	gphy_version = igc_read_phy_fw_version(hw);
+
+	scnprintf(adapter->fw_version,
+			sizeof(adapter->fw_version),
+			"%x:%x",
+			nvm_version,
+			gphy_version);
+
+	strscpy(drvinfo->fw_version, adapter->fw_version,
+		sizeof(drvinfo->fw_version));
+
 	strlcpy(drvinfo->bus_info, pci_name(adapter->pdev),
 		sizeof(drvinfo->bus_info));

--- igc-module-5.10.145/igc_phy.h	2022-09-28 09:10:41.000000000 +0000
+++ igc-module-5.10.146/igc_phy.h	2022-10-02 00:10:57.441665064 +0000
@@ -17,5 +17,6 @@
 void igc_power_down_phy_copper(struct igc_hw *hw);
 s32 igc_write_phy_reg_gpy(struct igc_hw *hw, u32 offset, u16 data);
 s32 igc_read_phy_reg_gpy(struct igc_hw *hw, u32 offset, u16 *data);
+u16 igc_read_phy_fw_version(struct igc_hw *hw);
 
 #endif
