Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Wed Nov 12 15:07:00 2025
| Host              : en4228283l running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file nn_classifier_wrapper_timing_summary_routed.rpt -pb nn_classifier_wrapper_timing_summary_routed.pb -rpx nn_classifier_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : nn_classifier_wrapper
| Device            : xczu49dr-ffvf1760
| Speed File        : -2  PRODUCTION 1.32 01-31-2021
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  52          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.588    -1758.770                   5227                 9756        0.008        0.000                      0                 9756       -0.290       -1.442                      19                  9707  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.588    -1758.770                   5227                 9756        0.008        0.000                      0                 9756       -0.290       -1.442                      19                  9707  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         5227  Failing Endpoints,  Worst Slack       -0.588ns,  Total Violation    -1758.770ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :           19  Failing Endpoints,  Worst Slack       -0.290ns,  Total Violation       -1.442ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.588ns  (required time - arrival time)
  Source:                 load_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            i_memory_reg[132][4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.219ns (16.178%)  route 1.135ns (83.822%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 2.941 - 1.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.385ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.351ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.353     2.660    ap_clk_IBUF_BUFG
    SLICE_X107Y308       FDCE                                         r  load_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y308       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.738 r  load_count_reg[2]/Q
                         net (fo=172, routed)         0.308     3.047    load_count[2]
    SLICE_X107Y304       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.090     3.137 r  i_memory[4][4]_i_2/O
                         net (fo=8, routed)           0.474     3.610    i_memory[4][4]_i_2_n_0
    SLICE_X109Y297       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     3.661 r  i_memory[132][4]_i_1/O
                         net (fo=10, routed)          0.353     4.014    i_memory[132][4]_i_1_n_0
    SLICE_X110Y293       FDRE                                         r  i_memory_reg[132][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    J16                                               0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     1.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.181     2.941    ap_clk_IBUF_BUFG
    SLICE_X110Y293       FDRE                                         r  i_memory_reg[132][4]/C
                         clock pessimism              0.581     3.522    
                         clock uncertainty           -0.035     3.486    
    SLICE_X110Y293       FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060     3.426    i_memory_reg[132][4]
  -------------------------------------------------------------------
                         required time                          3.426    
                         arrival time                          -4.014    
  -------------------------------------------------------------------
                         slack                                 -0.588    

Slack (VIOLATED) :        -0.588ns  (required time - arrival time)
  Source:                 load_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            q_memory_reg[132][0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.219ns (16.178%)  route 1.135ns (83.822%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 2.941 - 1.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.385ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.351ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.353     2.660    ap_clk_IBUF_BUFG
    SLICE_X107Y308       FDCE                                         r  load_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y308       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.738 r  load_count_reg[2]/Q
                         net (fo=172, routed)         0.308     3.047    load_count[2]
    SLICE_X107Y304       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.090     3.137 r  i_memory[4][4]_i_2/O
                         net (fo=8, routed)           0.474     3.610    i_memory[4][4]_i_2_n_0
    SLICE_X109Y297       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     3.661 r  i_memory[132][4]_i_1/O
                         net (fo=10, routed)          0.353     4.014    i_memory[132][4]_i_1_n_0
    SLICE_X110Y293       FDRE                                         r  q_memory_reg[132][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    J16                                               0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     1.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.181     2.941    ap_clk_IBUF_BUFG
    SLICE_X110Y293       FDRE                                         r  q_memory_reg[132][0]/C
                         clock pessimism              0.581     3.522    
                         clock uncertainty           -0.035     3.486    
    SLICE_X110Y293       FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060     3.426    q_memory_reg[132][0]
  -------------------------------------------------------------------
                         required time                          3.426    
                         arrival time                          -4.014    
  -------------------------------------------------------------------
                         slack                                 -0.588    

Slack (VIOLATED) :        -0.588ns  (required time - arrival time)
  Source:                 load_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            q_memory_reg[132][2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.219ns (16.178%)  route 1.135ns (83.822%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 2.941 - 1.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.385ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.351ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.353     2.660    ap_clk_IBUF_BUFG
    SLICE_X107Y308       FDCE                                         r  load_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y308       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.738 r  load_count_reg[2]/Q
                         net (fo=172, routed)         0.308     3.047    load_count[2]
    SLICE_X107Y304       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.090     3.137 r  i_memory[4][4]_i_2/O
                         net (fo=8, routed)           0.474     3.610    i_memory[4][4]_i_2_n_0
    SLICE_X109Y297       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     3.661 r  i_memory[132][4]_i_1/O
                         net (fo=10, routed)          0.353     4.014    i_memory[132][4]_i_1_n_0
    SLICE_X110Y293       FDRE                                         r  q_memory_reg[132][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    J16                                               0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     1.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.181     2.941    ap_clk_IBUF_BUFG
    SLICE_X110Y293       FDRE                                         r  q_memory_reg[132][2]/C
                         clock pessimism              0.581     3.522    
                         clock uncertainty           -0.035     3.486    
    SLICE_X110Y293       FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060     3.426    q_memory_reg[132][2]
  -------------------------------------------------------------------
                         required time                          3.426    
                         arrival time                          -4.014    
  -------------------------------------------------------------------
                         slack                                 -0.588    

Slack (VIOLATED) :        -0.588ns  (required time - arrival time)
  Source:                 load_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            q_memory_reg[132][4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.219ns (16.178%)  route 1.135ns (83.822%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 2.941 - 1.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.385ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.351ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.353     2.660    ap_clk_IBUF_BUFG
    SLICE_X107Y308       FDCE                                         r  load_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y308       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.738 r  load_count_reg[2]/Q
                         net (fo=172, routed)         0.308     3.047    load_count[2]
    SLICE_X107Y304       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.090     3.137 r  i_memory[4][4]_i_2/O
                         net (fo=8, routed)           0.474     3.610    i_memory[4][4]_i_2_n_0
    SLICE_X109Y297       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     3.661 r  i_memory[132][4]_i_1/O
                         net (fo=10, routed)          0.353     4.014    i_memory[132][4]_i_1_n_0
    SLICE_X110Y293       FDRE                                         r  q_memory_reg[132][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    J16                                               0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     1.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.181     2.941    ap_clk_IBUF_BUFG
    SLICE_X110Y293       FDRE                                         r  q_memory_reg[132][4]/C
                         clock pessimism              0.581     3.522    
                         clock uncertainty           -0.035     3.486    
    SLICE_X110Y293       FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     3.426    q_memory_reg[132][4]
  -------------------------------------------------------------------
                         required time                          3.426    
                         arrival time                          -4.014    
  -------------------------------------------------------------------
                         slack                                 -0.588    

Slack (VIOLATED) :        -0.586ns  (required time - arrival time)
  Source:                 load_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            i_memory_reg[373][4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.326ns (25.432%)  route 0.956ns (74.568%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 2.848 - 1.000 ) 
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.371ns (routing 0.385ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.351ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.371     2.678    ap_clk_IBUF_BUFG
    SLICE_X108Y312       FDCE                                         r  load_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y312       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.757 f  load_count_reg[7]/Q
                         net (fo=7, routed)           0.109     2.867    load_count[7]
    SLICE_X108Y313       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.098     2.965 r  i_memory[0][4]_i_3/O
                         net (fo=256, routed)         0.600     3.564    i_memory[0][4]_i_3_n_0
    SLICE_X98Y309        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     3.713 r  i_memory[373][4]_i_1/O
                         net (fo=10, routed)          0.247     3.960    i_memory[373][4]_i_1_n_0
    SLICE_X96Y309        FDRE                                         r  i_memory_reg[373][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    J16                                               0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     1.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.088     2.848    ap_clk_IBUF_BUFG
    SLICE_X96Y309        FDRE                                         r  i_memory_reg[373][4]/C
                         clock pessimism              0.623     3.471    
                         clock uncertainty           -0.035     3.435    
    SLICE_X96Y309        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     3.374    i_memory_reg[373][4]
  -------------------------------------------------------------------
                         required time                          3.374    
                         arrival time                          -3.960    
  -------------------------------------------------------------------
                         slack                                 -0.586    

Slack (VIOLATED) :        -0.586ns  (required time - arrival time)
  Source:                 load_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            q_memory_reg[373][4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.326ns (25.432%)  route 0.956ns (74.568%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 2.848 - 1.000 ) 
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.371ns (routing 0.385ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.351ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.371     2.678    ap_clk_IBUF_BUFG
    SLICE_X108Y312       FDCE                                         r  load_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y312       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.757 f  load_count_reg[7]/Q
                         net (fo=7, routed)           0.109     2.867    load_count[7]
    SLICE_X108Y313       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.098     2.965 r  i_memory[0][4]_i_3/O
                         net (fo=256, routed)         0.600     3.564    i_memory[0][4]_i_3_n_0
    SLICE_X98Y309        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     3.713 r  i_memory[373][4]_i_1/O
                         net (fo=10, routed)          0.247     3.960    i_memory[373][4]_i_1_n_0
    SLICE_X96Y309        FDRE                                         r  q_memory_reg[373][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    J16                                               0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     1.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.088     2.848    ap_clk_IBUF_BUFG
    SLICE_X96Y309        FDRE                                         r  q_memory_reg[373][4]/C
                         clock pessimism              0.623     3.471    
                         clock uncertainty           -0.035     3.435    
    SLICE_X96Y309        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     3.374    q_memory_reg[373][4]
  -------------------------------------------------------------------
                         required time                          3.374    
                         arrival time                          -3.960    
  -------------------------------------------------------------------
                         slack                                 -0.586    

Slack (VIOLATED) :        -0.584ns  (required time - arrival time)
  Source:                 load_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            q_memory_reg[132][1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.219ns (16.245%)  route 1.129ns (83.755%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 2.940 - 1.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.385ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.351ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.353     2.660    ap_clk_IBUF_BUFG
    SLICE_X107Y308       FDCE                                         r  load_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y308       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.738 r  load_count_reg[2]/Q
                         net (fo=172, routed)         0.308     3.047    load_count[2]
    SLICE_X107Y304       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.090     3.137 r  i_memory[4][4]_i_2/O
                         net (fo=8, routed)           0.474     3.610    i_memory[4][4]_i_2_n_0
    SLICE_X109Y297       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     3.661 r  i_memory[132][4]_i_1/O
                         net (fo=10, routed)          0.347     4.008    i_memory[132][4]_i_1_n_0
    SLICE_X110Y293       FDRE                                         r  q_memory_reg[132][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    J16                                               0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     1.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.180     2.940    ap_clk_IBUF_BUFG
    SLICE_X110Y293       FDRE                                         r  q_memory_reg[132][1]/C
                         clock pessimism              0.581     3.521    
                         clock uncertainty           -0.035     3.485    
    SLICE_X110Y293       FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061     3.424    q_memory_reg[132][1]
  -------------------------------------------------------------------
                         required time                          3.424    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                 -0.584    

Slack (VIOLATED) :        -0.584ns  (required time - arrival time)
  Source:                 load_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            q_memory_reg[132][3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.219ns (16.245%)  route 1.129ns (83.755%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 2.940 - 1.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.385ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.351ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.353     2.660    ap_clk_IBUF_BUFG
    SLICE_X107Y308       FDCE                                         r  load_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y308       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.738 r  load_count_reg[2]/Q
                         net (fo=172, routed)         0.308     3.047    load_count[2]
    SLICE_X107Y304       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.090     3.137 r  i_memory[4][4]_i_2/O
                         net (fo=8, routed)           0.474     3.610    i_memory[4][4]_i_2_n_0
    SLICE_X109Y297       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     3.661 r  i_memory[132][4]_i_1/O
                         net (fo=10, routed)          0.347     4.008    i_memory[132][4]_i_1_n_0
    SLICE_X110Y293       FDRE                                         r  q_memory_reg[132][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    J16                                               0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     1.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.180     2.940    ap_clk_IBUF_BUFG
    SLICE_X110Y293       FDRE                                         r  q_memory_reg[132][3]/C
                         clock pessimism              0.581     3.521    
                         clock uncertainty           -0.035     3.485    
    SLICE_X110Y293       FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061     3.424    q_memory_reg[132][3]
  -------------------------------------------------------------------
                         required time                          3.424    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                 -0.584    

Slack (VIOLATED) :        -0.580ns  (required time - arrival time)
  Source:                 load_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            i_memory_reg[261][2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.301ns (22.641%)  route 1.028ns (77.359%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 2.943 - 1.000 ) 
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.371ns (routing 0.385ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.351ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.371     2.678    ap_clk_IBUF_BUFG
    SLICE_X108Y312       FDCE                                         r  load_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y312       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.757 f  load_count_reg[7]/Q
                         net (fo=7, routed)           0.109     2.867    load_count[7]
    SLICE_X108Y313       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.098     2.965 r  i_memory[0][4]_i_3/O
                         net (fo=256, routed)         0.545     3.510    i_memory[0][4]_i_3_n_0
    SLICE_X107Y307       LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     3.634 r  i_memory[261][4]_i_1/O
                         net (fo=10, routed)          0.374     4.008    i_memory[261][4]_i_1_n_0
    SLICE_X107Y295       FDRE                                         r  i_memory_reg[261][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    J16                                               0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     1.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.183     2.943    ap_clk_IBUF_BUFG
    SLICE_X107Y295       FDRE                                         r  i_memory_reg[261][2]/C
                         clock pessimism              0.581     3.524    
                         clock uncertainty           -0.035     3.489    
    SLICE_X107Y295       FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     3.428    i_memory_reg[261][2]
  -------------------------------------------------------------------
                         required time                          3.428    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                 -0.580    

Slack (VIOLATED) :        -0.580ns  (required time - arrival time)
  Source:                 load_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            i_memory_reg[261][3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.301ns (22.641%)  route 1.028ns (77.359%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 2.943 - 1.000 ) 
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.371ns (routing 0.385ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.351ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.371     2.678    ap_clk_IBUF_BUFG
    SLICE_X108Y312       FDCE                                         r  load_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y312       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.757 f  load_count_reg[7]/Q
                         net (fo=7, routed)           0.109     2.867    load_count[7]
    SLICE_X108Y313       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.098     2.965 r  i_memory[0][4]_i_3/O
                         net (fo=256, routed)         0.545     3.510    i_memory[0][4]_i_3_n_0
    SLICE_X107Y307       LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     3.634 r  i_memory[261][4]_i_1/O
                         net (fo=10, routed)          0.374     4.008    i_memory[261][4]_i_1_n_0
    SLICE_X107Y295       FDRE                                         r  i_memory_reg[261][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    J16                                               0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     1.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.183     2.943    ap_clk_IBUF_BUFG
    SLICE_X107Y295       FDRE                                         r  i_memory_reg[261][3]/C
                         clock pessimism              0.581     3.524    
                         clock uncertainty           -0.035     3.489    
    SLICE_X107Y295       FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     3.428    i_memory_reg[261][3]
  -------------------------------------------------------------------
                         required time                          3.428    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                 -0.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 i_memory_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_i0/reduce_layer12_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.093ns (37.731%)  route 0.153ns (62.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Net Delay (Source):      1.182ns (routing 0.351ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.385ns, distribution 1.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.182     1.942    ap_clk_IBUF_BUFG
    SLICE_X110Y299       FDRE                                         r  i_memory_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y299       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.000 r  i_memory_reg[5][2]/Q
                         net (fo=2, routed)           0.124     2.125    u_nn_accelerator/u_sum_signed_i0/reduce_layer12_reg[4]_0[2]
    SLICE_X112Y300       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.035     2.160 r  u_nn_accelerator/u_sum_signed_i0/reduce_layer12[2]_i_1/O
                         net (fo=1, routed)           0.029     2.189    u_nn_accelerator/u_sum_signed_i0/w_reduce_layer12[2]
    SLICE_X112Y300       FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer12_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.394     2.701    u_nn_accelerator/u_sum_signed_i0/ap_clk_IBUF_BUFG
    SLICE_X112Y300       FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer12_reg[2]/C
                         clock pessimism             -0.581     2.121    
    SLICE_X112Y300       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     2.181    u_nn_accelerator/u_sum_signed_i0/reduce_layer12_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 i_memory_reg[94][2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_i0/reduce_layer147_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.081ns (47.825%)  route 0.088ns (52.175%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Net Delay (Source):      1.194ns (routing 0.351ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.385ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.194     1.954    ap_clk_IBUF_BUFG
    SLICE_X108Y325       FDRE                                         r  i_memory_reg[94][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y325       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.013 r  i_memory_reg[94][2]/Q
                         net (fo=2, routed)           0.059     2.073    u_nn_accelerator/u_sum_signed_i0/reduce_layer147_reg[4]_1[2]
    SLICE_X109Y325       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.022     2.095 r  u_nn_accelerator/u_sum_signed_i0/reduce_layer147[2]_i_1/O
                         net (fo=1, routed)           0.029     2.124    u_nn_accelerator/u_sum_signed_i0/w_reduce_layer147[2]
    SLICE_X109Y325       FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer147_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.372     2.679    u_nn_accelerator/u_sum_signed_i0/ap_clk_IBUF_BUFG
    SLICE_X109Y325       FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer147_reg[2]/C
                         clock pessimism             -0.626     2.054    
    SLICE_X109Y325       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     2.114    u_nn_accelerator/u_sum_signed_i0/reduce_layer147_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 q_memory_reg[43][3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_q0/reduce_layer121_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.082ns (47.460%)  route 0.091ns (52.540%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Net Delay (Source):      1.223ns (routing 0.351ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.385ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.223     1.984    ap_clk_IBUF_BUFG
    SLICE_X114Y318       FDRE                                         r  q_memory_reg[43][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y318       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     2.044 f  q_memory_reg[43][3]/Q
                         net (fo=3, routed)           0.068     2.112    u_nn_accelerator/u_sum_signed_q0/reduce_layer121_reg[4]_0[3]
    SLICE_X116Y318       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.022     2.134 r  u_nn_accelerator/u_sum_signed_q0/reduce_layer121[5]_i_1__0/O
                         net (fo=1, routed)           0.023     2.157    u_nn_accelerator/u_sum_signed_q0/reduce_layer121[5]_i_1__0_n_0
    SLICE_X116Y318       FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer121_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.401     2.708    u_nn_accelerator/u_sum_signed_q0/ap_clk_IBUF_BUFG
    SLICE_X116Y318       FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer121_reg[5]/C
                         clock pessimism             -0.625     2.083    
    SLICE_X116Y318       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     2.143    u_nn_accelerator/u_sum_signed_q0/reduce_layer121_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 i_memory_reg[360][2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_i0/reduce_layer1180_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.081ns (48.999%)  route 0.084ns (51.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Net Delay (Source):      1.160ns (routing 0.351ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.385ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.160     1.921    ap_clk_IBUF_BUFG
    SLICE_X101Y308       FDRE                                         r  i_memory_reg[360][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y308       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.979 r  i_memory_reg[360][2]/Q
                         net (fo=2, routed)           0.062     2.041    u_nn_accelerator/u_sum_signed_i0/reduce_layer1180_reg[4]_1[2]
    SLICE_X100Y308       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.023     2.064 r  u_nn_accelerator/u_sum_signed_i0/reduce_layer1180[2]_i_1/O
                         net (fo=1, routed)           0.022     2.086    u_nn_accelerator/u_sum_signed_i0/w_reduce_layer1180[2]
    SLICE_X100Y308       FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer1180_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.331     2.638    u_nn_accelerator/u_sum_signed_i0/ap_clk_IBUF_BUFG
    SLICE_X100Y308       FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer1180_reg[2]/C
                         clock pessimism             -0.626     2.012    
    SLICE_X100Y308       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     2.072    u_nn_accelerator/u_sum_signed_i0/reduce_layer1180_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 u_nn_accelerator/u_sum_signed_i0/reduce_layer1187_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_i0/reduce_layer293_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.178ns (67.939%)  route 0.084ns (32.061%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Net Delay (Source):      1.044ns (routing 0.351ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.385ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.044     1.805    u_nn_accelerator/u_sum_signed_i0/ap_clk_IBUF_BUFG
    SLICE_X95Y299        FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer1187_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y299        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.863 r  u_nn_accelerator/u_sum_signed_i0/reduce_layer1187_reg[4]/Q
                         net (fo=1, routed)           0.067     1.930    u_nn_accelerator/u_sum_signed_i0/reduce_layer1187[4]
    SLICE_X95Y300        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.094     2.024 r  u_nn_accelerator/u_sum_signed_i0/reduce_layer293[6]_i_4/O
                         net (fo=1, routed)           0.008     2.032    u_nn_accelerator/u_sum_signed_i0/reduce_layer293[6]_i_4_n_0
    SLICE_X95Y300        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.026     2.058 r  u_nn_accelerator/u_sum_signed_i0/reduce_layer293_reg[6]_i_1/O[4]
                         net (fo=1, routed)           0.009     2.067    u_nn_accelerator/u_sum_signed_i0/w_reduce_layer293[4]
    SLICE_X95Y300        FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer293_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.266     2.573    u_nn_accelerator/u_sum_signed_i0/ap_clk_IBUF_BUFG
    SLICE_X95Y300        FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer293_reg[4]/C
                         clock pessimism             -0.581     1.992    
    SLICE_X95Y300        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.052    u_nn_accelerator/u_sum_signed_i0/reduce_layer293_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 i_memory_reg[165][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_i0/reduce_layer182_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.081ns (45.160%)  route 0.098ns (54.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Net Delay (Source):      1.226ns (routing 0.351ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.385ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.226     1.987    ap_clk_IBUF_BUFG
    SLICE_X114Y314       FDRE                                         r  i_memory_reg[165][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y314       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.046 r  i_memory_reg[165][0]/Q
                         net (fo=4, routed)           0.076     2.122    u_nn_accelerator/u_sum_signed_i0/reduce_layer182_reg[4]_0[0]
    SLICE_X116Y315       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     2.144 r  u_nn_accelerator/u_sum_signed_i0/reduce_layer182[0]_i_1/O
                         net (fo=1, routed)           0.022     2.166    u_nn_accelerator/u_sum_signed_i0/w_reduce_layer182[0]
    SLICE_X116Y315       FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer182_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.404     2.711    u_nn_accelerator/u_sum_signed_i0/ap_clk_IBUF_BUFG
    SLICE_X116Y315       FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer182_reg[0]/C
                         clock pessimism             -0.625     2.086    
    SLICE_X116Y315       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.146    u_nn_accelerator/u_sum_signed_i0/reduce_layer182_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 i_memory_reg[165][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_i0/reduce_layer182_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.081ns (44.662%)  route 0.100ns (55.338%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Net Delay (Source):      1.226ns (routing 0.351ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.385ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.226     1.987    ap_clk_IBUF_BUFG
    SLICE_X114Y314       FDRE                                         r  i_memory_reg[165][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y314       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.046 r  i_memory_reg[165][0]/Q
                         net (fo=4, routed)           0.076     2.122    u_nn_accelerator/u_sum_signed_i0/reduce_layer182_reg[4]_0[0]
    SLICE_X116Y315       LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     2.144 r  u_nn_accelerator/u_sum_signed_i0/reduce_layer182[1]_i_1/O
                         net (fo=1, routed)           0.024     2.168    u_nn_accelerator/u_sum_signed_i0/w_reduce_layer182[1]
    SLICE_X116Y315       FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer182_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.404     2.711    u_nn_accelerator/u_sum_signed_i0/ap_clk_IBUF_BUFG
    SLICE_X116Y315       FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer182_reg[1]/C
                         clock pessimism             -0.625     2.086    
    SLICE_X116Y315       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.146    u_nn_accelerator/u_sum_signed_i0/reduce_layer182_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 u_nn_accelerator/u_sum_signed_q0/reduce_layer90_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_logicnet/layer0_reg/data_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.058ns (46.400%)  route 0.067ns (53.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.586ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Net Delay (Source):      1.108ns (routing 0.351ns, distribution 0.757ns)
  Clock Net Delay (Destination): 1.279ns (routing 0.385ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.108     1.868    u_nn_accelerator/u_sum_signed_q0/ap_clk_IBUF_BUFG
    SLICE_X102Y280       FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer90_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y280       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.926 r  u_nn_accelerator/u_sum_signed_q0/reduce_layer90_reg[13]/Q
                         net (fo=1, routed)           0.067     1.993    u_nn_accelerator/u_logicnet/layer0_reg/logicnet_input[21]
    SLICE_X101Y280       FDRE                                         r  u_nn_accelerator/u_logicnet/layer0_reg/data_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.279     2.586    u_nn_accelerator/u_logicnet/layer0_reg/ap_clk_IBUF_BUFG
    SLICE_X101Y280       FDRE                                         r  u_nn_accelerator/u_logicnet/layer0_reg/data_out_reg[27]/C
                         clock pessimism             -0.680     1.906    
    SLICE_X101Y280       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.968    u_nn_accelerator/u_logicnet/layer0_reg/data_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 u_nn_accelerator/u_sum_signed_q0/reduce_layer167_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_q0/reduce_layer233_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.106ns (56.989%)  route 0.080ns (43.011%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Net Delay (Source):      1.177ns (routing 0.351ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.385ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.177     1.937    u_nn_accelerator/u_sum_signed_q0/ap_clk_IBUF_BUFG
    SLICE_X114Y285       FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer167_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y285       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.995 r  u_nn_accelerator/u_sum_signed_q0/reduce_layer167_reg[3]/Q
                         net (fo=1, routed)           0.061     2.056    u_nn_accelerator/u_sum_signed_q0/reduce_layer167[3]
    SLICE_X116Y285       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     2.078 r  u_nn_accelerator/u_sum_signed_q0/reduce_layer233[6]_i_5/O
                         net (fo=1, routed)           0.009     2.087    u_nn_accelerator/u_sum_signed_q0/reduce_layer233[6]_i_5_n_0
    SLICE_X116Y285       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.026     2.113 r  u_nn_accelerator/u_sum_signed_q0/reduce_layer233_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.010     2.123    u_nn_accelerator/u_sum_signed_q0/w_reduce_layer233[3]
    SLICE_X116Y285       FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer233_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.352     2.659    u_nn_accelerator/u_sum_signed_q0/ap_clk_IBUF_BUFG
    SLICE_X116Y285       FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer233_reg[3]/C
                         clock pessimism             -0.621     2.038    
    SLICE_X116Y285       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.098    u_nn_accelerator/u_sum_signed_q0/reduce_layer233_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 q_memory_reg[27][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_q0/reduce_layer113_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.082ns (43.395%)  route 0.107ns (56.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Net Delay (Source):      1.228ns (routing 0.351ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.385ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.228     1.988    ap_clk_IBUF_BUFG
    SLICE_X115Y301       FDRE                                         r  q_memory_reg[27][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y301       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     2.048 r  q_memory_reg[27][0]/Q
                         net (fo=4, routed)           0.071     2.119    u_nn_accelerator/u_sum_signed_q0/reduce_layer113_reg[4]_0[0]
    SLICE_X115Y299       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     2.141 r  u_nn_accelerator/u_sum_signed_q0/reduce_layer113[2]_i_1/O
                         net (fo=1, routed)           0.036     2.177    u_nn_accelerator/u_sum_signed_q0/w_reduce_layer113[2]
    SLICE_X115Y299       FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer113_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.365     2.672    u_nn_accelerator/u_sum_signed_q0/ap_clk_IBUF_BUFG
    SLICE_X115Y299       FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer113_reg[2]/C
                         clock pessimism             -0.581     2.091    
    SLICE_X115Y299       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     2.151    u_nn_accelerator/u_sum_signed_q0/reduce_layer113_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         1.000       -0.290     BUFGCE_HDIO_X0Y4  ap_clk_IBUF_BUFG_inst/I
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X99Y280     u_nn_accelerator/u_sum_signed_i0/reduce_layer512_reg[0]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer512_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X99Y280     u_nn_accelerator/u_sum_signed_i0/reduce_layer512_reg[1]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer512_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X99Y280     u_nn_accelerator/u_sum_signed_i0/reduce_layer512_reg[2]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer512_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X99Y280     u_nn_accelerator/u_sum_signed_i0/reduce_layer512_reg[3]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer512_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X99Y280     u_nn_accelerator/u_sum_signed_i0/reduce_layer512_reg[4]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer512_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X99Y280     u_nn_accelerator/u_sum_signed_i0/reduce_layer512_reg[5]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer512_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X99Y280     u_nn_accelerator/u_sum_signed_i0/reduce_layer512_reg[6]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer512_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X99Y280     u_nn_accelerator/u_sum_signed_i0/reduce_layer512_reg[7]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer512_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X99Y280     u_nn_accelerator/u_sum_signed_i0/reduce_layer512_reg[8]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer512_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X99Y280     u_nn_accelerator/u_sum_signed_i0/reduce_layer512_reg[0]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer512_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X99Y280     u_nn_accelerator/u_sum_signed_i0/reduce_layer512_reg[0]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer512_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X99Y280     u_nn_accelerator/u_sum_signed_i0/reduce_layer512_reg[1]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer512_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X99Y280     u_nn_accelerator/u_sum_signed_i0/reduce_layer512_reg[1]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer512_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X99Y280     u_nn_accelerator/u_sum_signed_i0/reduce_layer512_reg[2]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer512_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X99Y280     u_nn_accelerator/u_sum_signed_i0/reduce_layer512_reg[2]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer512_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X99Y280     u_nn_accelerator/u_sum_signed_i0/reduce_layer512_reg[3]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer512_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X99Y280     u_nn_accelerator/u_sum_signed_i0/reduce_layer512_reg[3]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer512_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X99Y280     u_nn_accelerator/u_sum_signed_i0/reduce_layer512_reg[4]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer512_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X99Y280     u_nn_accelerator/u_sum_signed_i0/reduce_layer512_reg[4]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer512_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X99Y280     u_nn_accelerator/u_sum_signed_i0/reduce_layer512_reg[0]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer512_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X99Y280     u_nn_accelerator/u_sum_signed_i0/reduce_layer512_reg[0]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer512_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X99Y280     u_nn_accelerator/u_sum_signed_i0/reduce_layer512_reg[1]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer512_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X99Y280     u_nn_accelerator/u_sum_signed_i0/reduce_layer512_reg[1]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer512_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X99Y280     u_nn_accelerator/u_sum_signed_i0/reduce_layer512_reg[2]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer512_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X99Y280     u_nn_accelerator/u_sum_signed_i0/reduce_layer512_reg[2]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer512_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X99Y280     u_nn_accelerator/u_sum_signed_i0/reduce_layer512_reg[3]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer512_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X99Y280     u_nn_accelerator/u_sum_signed_i0/reduce_layer512_reg[3]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer512_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X99Y280     u_nn_accelerator/u_sum_signed_i0/reduce_layer512_reg[4]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer512_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X99Y280     u_nn_accelerator/u_sum_signed_i0/reduce_layer512_reg[4]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer512_reg_r/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_WE_reg/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_WE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.472ns  (logic 2.462ns (70.912%)  route 1.010ns (29.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.385ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.376     2.683    ap_clk_IBUF_BUFG
    SLICE_X109Y309       FDCE                                         r  out_WE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y309       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.760 r  out_WE_reg/Q
                         net (fo=1, routed)           1.010     3.770    out_WE_OBUF
    J14                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.385     6.155 r  out_WE_OBUF_inst/O
                         net (fo=0)                   0.000     6.155    out_WE
    J14                                                               r  out_WE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_DATA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.540ns  (logic 2.442ns (68.983%)  route 1.098ns (31.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.263ns (routing 0.385ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.263     2.570    ap_clk_IBUF_BUFG
    SLICE_X103Y281       FDCE                                         r  out_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y281       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.648 r  out_DATA_reg[0]/Q
                         net (fo=1, routed)           1.098     3.746    out_DATA_OBUF[0]
    H14                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.364     6.110 r  out_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.110    out_DATA[0]
    H14                                                               r  out_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.411ns  (logic 2.450ns (71.828%)  route 0.961ns (28.172%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.371ns (routing 0.385ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.371     2.678    ap_clk_IBUF_BUFG
    SLICE_X108Y312       FDCE                                         r  pred_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y312       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.758 r  pred_addr_reg_reg[0]/Q
                         net (fo=3, routed)           0.961     3.719    out_ADDR_OBUF[0]
    E10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.370     6.090 r  out_ADDR_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.090    out_ADDR[0]
    E10                                                               r  out_ADDR[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.387ns  (logic 2.456ns (72.504%)  route 0.931ns (27.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.374ns (routing 0.385ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.374     2.681    ap_clk_IBUF_BUFG
    SLICE_X108Y305       FDCE                                         r  pred_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y305       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.760 r  pred_addr_reg_reg[4]/Q
                         net (fo=2, routed)           0.931     3.692    out_ADDR_OBUF[4]
    G12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.377     6.068 r  out_ADDR_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.068    out_ADDR[4]
    G12                                                               r  out_ADDR[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.386ns  (logic 2.449ns (72.321%)  route 0.937ns (27.679%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.374ns (routing 0.385ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.374     2.681    ap_clk_IBUF_BUFG
    SLICE_X108Y305       FDCE                                         r  pred_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y305       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.760 r  pred_addr_reg_reg[1]/Q
                         net (fo=2, routed)           0.937     3.698    out_ADDR_OBUF[1]
    E9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.370     6.068 r  out_ADDR_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.068    out_ADDR[1]
    E9                                                                r  out_ADDR[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.353ns  (logic 2.432ns (72.551%)  route 0.920ns (27.449%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.374ns (routing 0.385ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.374     2.681    ap_clk_IBUF_BUFG
    SLICE_X108Y305       FDCE                                         r  pred_addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y305       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.760 r  pred_addr_reg_reg[2]/Q
                         net (fo=2, routed)           0.920     3.681    out_ADDR_OBUF[2]
    F10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.353     6.034 r  out_ADDR_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.034    out_ADDR[2]
    F10                                                               r  out_ADDR[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.334ns  (logic 2.445ns (73.355%)  route 0.888ns (26.645%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.379ns (routing 0.385ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.379     2.686    ap_clk_IBUF_BUFG
    SLICE_X108Y305       FDCE                                         r  pred_addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y305       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.765 r  pred_addr_reg_reg[6]/Q
                         net (fo=2, routed)           0.888     3.654    out_ADDR_OBUF[6]
    H11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.366     6.020 r  out_ADDR_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.020    out_ADDR[6]
    H11                                                               r  out_ADDR[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.291ns  (logic 2.442ns (74.195%)  route 0.849ns (25.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.379ns (routing 0.385ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.379     2.686    ap_clk_IBUF_BUFG
    SLICE_X108Y305       FDCE                                         r  pred_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y305       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.765 r  pred_addr_reg_reg[7]/Q
                         net (fo=2, routed)           0.849     3.615    out_ADDR_OBUF[7]
    G10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.363     5.977 r  out_ADDR_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.977    out_ADDR[7]
    G10                                                               r  out_ADDR[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.279ns  (logic 2.432ns (74.159%)  route 0.847ns (25.841%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.374ns (routing 0.385ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.374     2.681    ap_clk_IBUF_BUFG
    SLICE_X108Y305       FDCE                                         r  pred_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y305       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.760 r  pred_addr_reg_reg[3]/Q
                         net (fo=2, routed)           0.847     3.608    out_ADDR_OBUF[3]
    F9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.353     5.960 r  out_ADDR_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.960    out_ADDR[3]
    F9                                                                r  out_ADDR[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.261ns  (logic 2.455ns (75.303%)  route 0.805ns (24.697%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.379ns (routing 0.385ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.075     1.075 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.075 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.279    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.307 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.379     2.686    ap_clk_IBUF_BUFG
    SLICE_X108Y305       FDCE                                         r  pred_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y305       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.765 r  pred_addr_reg_reg[5]/Q
                         net (fo=2, routed)           0.805     3.571    out_ADDR_OBUF[5]
    G11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.376     5.947 r  out_ADDR_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.947    out_ADDR[5]
    G11                                                               r  out_ADDR[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pred_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.407ns  (logic 1.136ns (80.731%)  route 0.271ns (19.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.764ns (routing 0.215ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.408     0.408 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.408    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.408 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.499    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.516 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        0.764     1.280    ap_clk_IBUF_BUFG
    SLICE_X108Y306       FDCE                                         r  pred_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y306       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.319 r  pred_addr_reg_reg[11]/Q
                         net (fo=2, routed)           0.271     1.590    out_ADDR_OBUF[11]
    J11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.097     2.687 r  out_ADDR_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.687    out_ADDR[11]
    J11                                                               r  out_ADDR[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.474ns  (logic 1.141ns (77.463%)  route 0.332ns (22.537%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.767ns (routing 0.215ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.408     0.408 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.408    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.408 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.499    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.516 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        0.767     1.283    ap_clk_IBUF_BUFG
    SLICE_X108Y306       FDCE                                         r  pred_addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y306       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.322 r  pred_addr_reg_reg[13]/Q
                         net (fo=2, routed)           0.332     1.654    out_ADDR_OBUF[13]
    K11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.102     2.756 r  out_ADDR_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.756    out_ADDR[13]
    K11                                                               r  out_ADDR[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.517ns  (logic 1.146ns (75.542%)  route 0.371ns (24.458%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.764ns (routing 0.215ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.408     0.408 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.408    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.408 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.499    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.516 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        0.764     1.280    ap_clk_IBUF_BUFG
    SLICE_X108Y306       FDCE                                         r  pred_addr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y306       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.319 r  pred_addr_reg_reg[9]/Q
                         net (fo=2, routed)           0.371     1.690    out_ADDR_OBUF[9]
    H9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.107     2.797 r  out_ADDR_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.797    out_ADDR[9]
    H9                                                                r  out_ADDR[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.518ns  (logic 1.135ns (74.768%)  route 0.383ns (25.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.764ns (routing 0.215ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.408     0.408 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.408    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.408 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.499    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.516 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        0.764     1.280    ap_clk_IBUF_BUFG
    SLICE_X108Y306       FDCE                                         r  pred_addr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y306       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.319 r  pred_addr_reg_reg[10]/Q
                         net (fo=2, routed)           0.383     1.702    out_ADDR_OBUF[10]
    J12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.096     2.798 r  out_ADDR_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.798    out_ADDR[10]
    J12                                                               r  out_ADDR[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.530ns  (logic 1.158ns (75.677%)  route 0.372ns (24.323%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.767ns (routing 0.215ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.408     0.408 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.408    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.408 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.499    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.516 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        0.767     1.283    ap_clk_IBUF_BUFG
    SLICE_X108Y305       FDCE                                         r  pred_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y305       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.322 r  pred_addr_reg_reg[5]/Q
                         net (fo=2, routed)           0.372     1.694    out_ADDR_OBUF[5]
    G11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.119     2.813 r  out_ADDR_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.813    out_ADDR[5]
    G11                                                               r  out_ADDR[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.541ns  (logic 1.134ns (73.585%)  route 0.407ns (26.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.764ns (routing 0.215ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.408     0.408 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.408    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.408 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.499    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.516 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        0.764     1.280    ap_clk_IBUF_BUFG
    SLICE_X108Y305       FDCE                                         r  pred_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y305       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.319 r  pred_addr_reg_reg[3]/Q
                         net (fo=2, routed)           0.407     1.726    out_ADDR_OBUF[3]
    F9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.095     2.821 r  out_ADDR_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.821    out_ADDR[3]
    F9                                                                r  out_ADDR[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.546ns  (logic 1.155ns (74.698%)  route 0.391ns (25.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.767ns (routing 0.215ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.408     0.408 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.408    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.408 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.499    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.516 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        0.767     1.283    ap_clk_IBUF_BUFG
    SLICE_X108Y305       FDCE                                         r  pred_addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y305       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.322 r  pred_addr_reg_reg[8]/Q
                         net (fo=2, routed)           0.391     1.713    out_ADDR_OBUF[8]
    H10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.116     2.829 r  out_ADDR_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.829    out_ADDR[8]
    H10                                                               r  out_ADDR[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.550ns  (logic 1.144ns (73.807%)  route 0.406ns (26.193%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.767ns (routing 0.215ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.408     0.408 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.408    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.408 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.499    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.516 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        0.767     1.283    ap_clk_IBUF_BUFG
    SLICE_X108Y305       FDCE                                         r  pred_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y305       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.322 r  pred_addr_reg_reg[7]/Q
                         net (fo=2, routed)           0.406     1.728    out_ADDR_OBUF[7]
    G10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.105     2.833 r  out_ADDR_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.833    out_ADDR[7]
    G10                                                               r  out_ADDR[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.561ns  (logic 1.146ns (73.417%)  route 0.415ns (26.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.764ns (routing 0.215ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.408     0.408 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.408    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.408 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.499    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.516 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        0.764     1.280    ap_clk_IBUF_BUFG
    SLICE_X108Y306       FDCE                                         r  pred_addr_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y306       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.319 r  pred_addr_reg_reg[12]/Q
                         net (fo=2, routed)           0.415     1.734    out_ADDR_OBUF[12]
    K12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.107     2.841 r  out_ADDR_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.841    out_ADDR[12]
    K12                                                               r  out_ADDR[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.599ns  (logic 1.151ns (71.983%)  route 0.448ns (28.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.764ns (routing 0.215ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.408     0.408 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.408    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.408 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.499    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.516 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        0.764     1.280    ap_clk_IBUF_BUFG
    SLICE_X108Y305       FDCE                                         r  pred_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y305       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.319 r  pred_addr_reg_reg[1]/Q
                         net (fo=2, routed)           0.448     1.767    out_ADDR_OBUF[1]
    E9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.112     2.879 r  out_ADDR_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.879    out_ADDR[1]
    E9                                                                r  out_ADDR[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay         13716 Endpoints
Min Delay         13716 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_TDATA[15]
                            (input port)
  Destination:            q_memory_reg[31][2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.537ns  (logic 1.106ns (19.980%)  route 4.431ns (80.020%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.212ns (routing 0.351ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  in_TDATA[15] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[15]_inst/I
    C10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.106     1.106 r  in_TDATA_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.106    in_TDATA_IBUF[15]_inst/OUT
    C10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.106 r  in_TDATA_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         4.431     5.537    in_TDATA_IBUF[15]
    SLICE_X108Y302       FDRE                                         r  q_memory_reg[31][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.212     1.972    ap_clk_IBUF_BUFG
    SLICE_X108Y302       FDRE                                         r  q_memory_reg[31][2]/C

Slack:                    inf
  Source:                 in_TDATA[15]
                            (input port)
  Destination:            q_memory_reg[273][2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.490ns  (logic 1.106ns (20.151%)  route 4.384ns (79.849%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.210ns (routing 0.351ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  in_TDATA[15] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[15]_inst/I
    C10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.106     1.106 r  in_TDATA_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.106    in_TDATA_IBUF[15]_inst/OUT
    C10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.106 r  in_TDATA_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         4.384     5.490    in_TDATA_IBUF[15]
    SLICE_X108Y303       FDRE                                         r  q_memory_reg[273][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.210     1.970    ap_clk_IBUF_BUFG
    SLICE_X108Y303       FDRE                                         r  q_memory_reg[273][2]/C

Slack:                    inf
  Source:                 in_TDATA[15]
                            (input port)
  Destination:            q_memory_reg[337][2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.478ns  (logic 1.106ns (20.195%)  route 4.372ns (79.805%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.210ns (routing 0.351ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  in_TDATA[15] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[15]_inst/I
    C10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.106     1.106 r  in_TDATA_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.106    in_TDATA_IBUF[15]_inst/OUT
    C10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.106 r  in_TDATA_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         4.372     5.478    in_TDATA_IBUF[15]
    SLICE_X108Y303       FDRE                                         r  q_memory_reg[337][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.210     1.970    ap_clk_IBUF_BUFG
    SLICE_X108Y303       FDRE                                         r  q_memory_reg[337][2]/C

Slack:                    inf
  Source:                 in_TDATA[30]
                            (input port)
  Destination:            i_memory_reg[234][3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.349ns  (logic 1.081ns (20.213%)  route 4.268ns (79.787%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.158ns (routing 0.351ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E11                                               0.000     0.000 r  in_TDATA[30] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[30]_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  in_TDATA_IBUF[30]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    in_TDATA_IBUF[30]_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  in_TDATA_IBUF[30]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         4.268     5.349    in_TDATA_IBUF[30]
    SLICE_X97Y315        FDRE                                         r  i_memory_reg[234][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.158     1.919    ap_clk_IBUF_BUFG
    SLICE_X97Y315        FDRE                                         r  i_memory_reg[234][3]/C

Slack:                    inf
  Source:                 in_TDATA[15]
                            (input port)
  Destination:            q_memory_reg[280][2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.319ns  (logic 1.106ns (20.803%)  route 4.212ns (79.197%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.229ns (routing 0.351ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  in_TDATA[15] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[15]_inst/I
    C10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.106     1.106 r  in_TDATA_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.106    in_TDATA_IBUF[15]_inst/OUT
    C10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.106 r  in_TDATA_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         4.212     5.319    in_TDATA_IBUF[15]
    SLICE_X114Y301       FDRE                                         r  q_memory_reg[280][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.229     1.990    ap_clk_IBUF_BUFG
    SLICE_X114Y301       FDRE                                         r  q_memory_reg[280][2]/C

Slack:                    inf
  Source:                 in_TDATA[30]
                            (input port)
  Destination:            i_memory_reg[271][3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.209ns  (logic 1.081ns (20.757%)  route 4.128ns (79.243%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.172ns (routing 0.351ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E11                                               0.000     0.000 r  in_TDATA[30] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[30]_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  in_TDATA_IBUF[30]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    in_TDATA_IBUF[30]_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  in_TDATA_IBUF[30]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         4.128     5.209    in_TDATA_IBUF[30]
    SLICE_X105Y308       FDRE                                         r  i_memory_reg[271][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.172     1.933    ap_clk_IBUF_BUFG
    SLICE_X105Y308       FDRE                                         r  i_memory_reg[271][3]/C

Slack:                    inf
  Source:                 in_TDATA[30]
                            (input port)
  Destination:            i_memory_reg[75][3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.195ns  (logic 1.081ns (20.813%)  route 4.114ns (79.187%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.156ns (routing 0.351ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E11                                               0.000     0.000 r  in_TDATA[30] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[30]_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  in_TDATA_IBUF[30]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    in_TDATA_IBUF[30]_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  in_TDATA_IBUF[30]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         4.114     5.195    in_TDATA_IBUF[30]
    SLICE_X100Y315       FDRE                                         r  i_memory_reg[75][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.156     1.917    ap_clk_IBUF_BUFG
    SLICE_X100Y315       FDRE                                         r  i_memory_reg[75][3]/C

Slack:                    inf
  Source:                 in_TDATA[30]
                            (input port)
  Destination:            i_memory_reg[237][3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.175ns  (logic 1.081ns (20.893%)  route 4.094ns (79.107%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.160ns (routing 0.351ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E11                                               0.000     0.000 r  in_TDATA[30] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[30]_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  in_TDATA_IBUF[30]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    in_TDATA_IBUF[30]_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  in_TDATA_IBUF[30]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         4.094     5.175    in_TDATA_IBUF[30]
    SLICE_X101Y313       FDRE                                         r  i_memory_reg[237][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.160     1.921    ap_clk_IBUF_BUFG
    SLICE_X101Y313       FDRE                                         r  i_memory_reg[237][3]/C

Slack:                    inf
  Source:                 in_TDATA[30]
                            (input port)
  Destination:            i_memory_reg[371][3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.142ns  (logic 1.081ns (21.027%)  route 4.061ns (78.973%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.160ns (routing 0.351ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E11                                               0.000     0.000 r  in_TDATA[30] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[30]_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  in_TDATA_IBUF[30]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    in_TDATA_IBUF[30]_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  in_TDATA_IBUF[30]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         4.061     5.142    in_TDATA_IBUF[30]
    SLICE_X101Y309       FDRE                                         r  i_memory_reg[371][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.160     1.921    ap_clk_IBUF_BUFG
    SLICE_X101Y309       FDRE                                         r  i_memory_reg[371][3]/C

Slack:                    inf
  Source:                 in_TDATA[30]
                            (input port)
  Destination:            i_memory_reg[238][3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.136ns  (logic 1.081ns (21.052%)  route 4.055ns (78.948%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.156ns (routing 0.351ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E11                                               0.000     0.000 r  in_TDATA[30] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[30]_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  in_TDATA_IBUF[30]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    in_TDATA_IBUF[30]_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  in_TDATA_IBUF[30]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         4.055     5.136    in_TDATA_IBUF[30]
    SLICE_X100Y315       FDRE                                         r  i_memory_reg[238][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.567     0.567 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.567 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.736    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.760 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        1.156     1.917    ap_clk_IBUF_BUFG
    SLICE_X100Y315       FDRE                                         r  i_memory_reg[238][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            u_nn_accelerator/u_sum_signed_i0/reduce_layer1131_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.409ns (59.601%)  route 0.277ns (40.399%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.822ns (routing 0.237ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    G16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.409     0.409 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    ap_rst_n_IBUF_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.409 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5669, routed)        0.277     0.686    u_nn_accelerator/u_sum_signed_i0/SR[0]
    SLICE_X107Y297       FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer1131_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.697     0.697 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.697    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.697 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.810    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.829 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        0.822     1.651    u_nn_accelerator/u_sum_signed_i0/ap_clk_IBUF_BUFG
    SLICE_X107Y297       FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer1131_reg[2]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            u_nn_accelerator/u_sum_signed_q0/reduce_layer1137_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.409ns (59.601%)  route 0.277ns (40.399%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.822ns (routing 0.237ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    G16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.409     0.409 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    ap_rst_n_IBUF_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.409 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5669, routed)        0.277     0.686    u_nn_accelerator/u_sum_signed_q0/ap_rst_n_IBUF
    SLICE_X107Y297       FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer1137_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.697     0.697 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.697    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.697 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.810    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.829 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        0.822     1.651    u_nn_accelerator/u_sum_signed_q0/ap_clk_IBUF_BUFG
    SLICE_X107Y297       FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer1137_reg[3]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            u_nn_accelerator/u_sum_signed_q0/reduce_layer1137_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.409ns (59.601%)  route 0.277ns (40.399%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.822ns (routing 0.237ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    G16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.409     0.409 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    ap_rst_n_IBUF_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.409 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5669, routed)        0.277     0.686    u_nn_accelerator/u_sum_signed_q0/ap_rst_n_IBUF
    SLICE_X107Y297       FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer1137_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.697     0.697 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.697    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.697 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.810    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.829 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        0.822     1.651    u_nn_accelerator/u_sum_signed_q0/ap_clk_IBUF_BUFG
    SLICE_X107Y297       FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer1137_reg[4]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            u_nn_accelerator/u_sum_signed_q0/reduce_layer1137_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.409ns (59.601%)  route 0.277ns (40.399%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.822ns (routing 0.237ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    G16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.409     0.409 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    ap_rst_n_IBUF_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.409 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5669, routed)        0.277     0.686    u_nn_accelerator/u_sum_signed_q0/ap_rst_n_IBUF
    SLICE_X107Y297       FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer1137_reg[5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.697     0.697 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.697    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.697 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.810    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.829 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        0.822     1.651    u_nn_accelerator/u_sum_signed_q0/ap_clk_IBUF_BUFG
    SLICE_X107Y297       FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer1137_reg[5]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            u_nn_accelerator/u_sum_signed_q0/reduce_layer1136_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.409ns (57.471%)  route 0.303ns (42.529%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.822ns (routing 0.237ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    G16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.409     0.409 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    ap_rst_n_IBUF_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.409 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5669, routed)        0.303     0.712    u_nn_accelerator/u_sum_signed_q0/ap_rst_n_IBUF
    SLICE_X107Y298       FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer1136_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.697     0.697 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.697    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.697 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.810    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.829 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        0.822     1.651    u_nn_accelerator/u_sum_signed_q0/ap_clk_IBUF_BUFG
    SLICE_X107Y298       FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer1136_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            u_nn_accelerator/u_sum_signed_q0/reduce_layer1136_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.409ns (57.471%)  route 0.303ns (42.529%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.822ns (routing 0.237ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    G16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.409     0.409 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    ap_rst_n_IBUF_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.409 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5669, routed)        0.303     0.712    u_nn_accelerator/u_sum_signed_q0/ap_rst_n_IBUF
    SLICE_X107Y298       FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer1136_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.697     0.697 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.697    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.697 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.810    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.829 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        0.822     1.651    u_nn_accelerator/u_sum_signed_q0/ap_clk_IBUF_BUFG
    SLICE_X107Y298       FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer1136_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            u_nn_accelerator/u_sum_signed_q0/reduce_layer1136_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.409ns (57.471%)  route 0.303ns (42.529%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.822ns (routing 0.237ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    G16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.409     0.409 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    ap_rst_n_IBUF_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.409 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5669, routed)        0.303     0.712    u_nn_accelerator/u_sum_signed_q0/ap_rst_n_IBUF
    SLICE_X107Y298       FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer1136_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.697     0.697 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.697    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.697 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.810    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.829 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        0.822     1.651    u_nn_accelerator/u_sum_signed_q0/ap_clk_IBUF_BUFG
    SLICE_X107Y298       FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer1136_reg[2]/C

Slack:                    inf
  Source:                 in_TDATA[30]
                            (input port)
  Destination:            i_memory_reg[195][3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.415ns (56.713%)  route 0.316ns (43.287%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.831ns (routing 0.237ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E11                                               0.000     0.000 r  in_TDATA[30] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[30]_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.415     0.415 r  in_TDATA_IBUF[30]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    in_TDATA_IBUF[30]_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.415 r  in_TDATA_IBUF[30]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         0.316     0.731    in_TDATA_IBUF[30]
    SLICE_X106Y332       FDRE                                         r  i_memory_reg[195][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.697     0.697 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.697    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.697 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.810    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.829 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        0.831     1.660    ap_clk_IBUF_BUFG
    SLICE_X106Y332       FDRE                                         r  i_memory_reg[195][3]/C

Slack:                    inf
  Source:                 in_TDATA[30]
                            (input port)
  Destination:            i_memory_reg[192][3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.415ns (56.066%)  route 0.325ns (43.934%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.667ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.838ns (routing 0.237ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E11                                               0.000     0.000 r  in_TDATA[30] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[30]_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.415     0.415 r  in_TDATA_IBUF[30]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    in_TDATA_IBUF[30]_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.415 r  in_TDATA_IBUF[30]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         0.325     0.739    in_TDATA_IBUF[30]
    SLICE_X107Y331       FDRE                                         r  i_memory_reg[192][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.697     0.697 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.697    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.697 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.810    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.829 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        0.838     1.667    ap_clk_IBUF_BUFG
    SLICE_X107Y331       FDRE                                         r  i_memory_reg[192][3]/C

Slack:                    inf
  Source:                 in_TDATA[27]
                            (input port)
  Destination:            i_memory_reg[195][0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.415ns (55.387%)  route 0.334ns (44.613%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.835ns (routing 0.237ns, distribution 0.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 r  in_TDATA[27] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[27]_inst/I
    B11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.415     0.415 r  in_TDATA_IBUF[27]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    in_TDATA_IBUF[27]_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.415 r  in_TDATA_IBUF[27]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         0.334     0.749    in_TDATA_IBUF[27]
    SLICE_X106Y332       FDRE                                         r  i_memory_reg[195][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    J16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    J16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.697     0.697 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.697    ap_clk_IBUF_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.697 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.810    ap_clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.829 r  ap_clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=9706, routed)        0.835     1.664    ap_clk_IBUF_BUFG
    SLICE_X106Y332       FDRE                                         r  i_memory_reg[195][0]/C





