// Seed: 1345388162
module module_0 (
    input uwire id_0,
    input wire id_1,
    input tri id_2,
    output supply1 id_3,
    input tri id_4,
    output wire id_5,
    output supply0 id_6
    , id_11,
    output uwire id_7,
    output uwire id_8,
    output tri0 id_9
);
  assign id_5 = -1;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_13 = 32'd46,
    parameter id_21 = 32'd39,
    parameter id_22 = 32'd11,
    parameter id_25 = 32'd83,
    parameter id_29 = 32'd3
) (
    output wand id_0,
    input uwire id_1#(
        .id_18(1 - 1),
        .id_19(1),
        .id_20(-1)
    ),
    input tri id_2,
    output wand id_3,
    output wor id_4,
    input wand id_5,
    input tri id_6,
    input supply1 id_7,
    output logic id_8,
    input wor id_9,
    output tri id_10,
    input tri0 id_11,
    output tri id_12,
    input tri _id_13,
    output uwire id_14,
    output supply1 id_15,
    input tri id_16
);
  wire [-1 : 1] _id_21;
  wire [id_13 : 1] _id_22, id_23, id_24, _id_25, id_26, id_27, id_28, _id_29;
  wire [id_25  +  id_22  <->  -1 : ~  id_21  +  id_29] id_30;
  module_0 modCall_1 (
      id_2,
      id_9,
      id_2,
      id_12,
      id_11,
      id_12,
      id_0,
      id_0,
      id_4,
      id_3
  );
  always id_8 <= 1;
  wire id_31;
  localparam id_32 = -1'b0;
endmodule
