var juce__avx__SIMDNativeOps_8h =
[
    [ "juce::dsp::SIMDNativeOps&lt; float &gt;", "structjuce_1_1dsp_1_1SIMDNativeOps_3_01float_01_4.html", "structjuce_1_1dsp_1_1SIMDNativeOps_3_01float_01_4" ],
    [ "juce::dsp::SIMDNativeOps&lt; double &gt;", "structjuce_1_1dsp_1_1SIMDNativeOps_3_01double_01_4.html", "structjuce_1_1dsp_1_1SIMDNativeOps_3_01double_01_4" ],
    [ "juce::dsp::SIMDNativeOps&lt; int8_t &gt;", "structjuce_1_1dsp_1_1SIMDNativeOps_3_01int8__t_01_4.html", "structjuce_1_1dsp_1_1SIMDNativeOps_3_01int8__t_01_4" ],
    [ "juce::dsp::SIMDNativeOps&lt; uint8_t &gt;", "structjuce_1_1dsp_1_1SIMDNativeOps_3_01uint8__t_01_4.html", "structjuce_1_1dsp_1_1SIMDNativeOps_3_01uint8__t_01_4" ],
    [ "juce::dsp::SIMDNativeOps&lt; int16_t &gt;", "structjuce_1_1dsp_1_1SIMDNativeOps_3_01int16__t_01_4.html", "structjuce_1_1dsp_1_1SIMDNativeOps_3_01int16__t_01_4" ],
    [ "juce::dsp::SIMDNativeOps&lt; uint16_t &gt;", "structjuce_1_1dsp_1_1SIMDNativeOps_3_01uint16__t_01_4.html", "structjuce_1_1dsp_1_1SIMDNativeOps_3_01uint16__t_01_4" ],
    [ "juce::dsp::SIMDNativeOps&lt; int32_t &gt;", "structjuce_1_1dsp_1_1SIMDNativeOps_3_01int32__t_01_4.html", "structjuce_1_1dsp_1_1SIMDNativeOps_3_01int32__t_01_4" ],
    [ "juce::dsp::SIMDNativeOps&lt; uint32_t &gt;", "structjuce_1_1dsp_1_1SIMDNativeOps_3_01uint32__t_01_4.html", "structjuce_1_1dsp_1_1SIMDNativeOps_3_01uint32__t_01_4" ],
    [ "juce::dsp::SIMDNativeOps&lt; int64_t &gt;", "structjuce_1_1dsp_1_1SIMDNativeOps_3_01int64__t_01_4.html", "structjuce_1_1dsp_1_1SIMDNativeOps_3_01int64__t_01_4" ],
    [ "juce::dsp::SIMDNativeOps&lt; uint64_t &gt;", "structjuce_1_1dsp_1_1SIMDNativeOps_3_01uint64__t_01_4.html", "structjuce_1_1dsp_1_1SIMDNativeOps_3_01uint64__t_01_4" ],
    [ "DECLARE_AVX_SIMD_CONST", "juce__avx__SIMDNativeOps_8h.html#afd52943d39900d2657670ba6eeb0a0c1", null ],
    [ "DEFINE_AVX_SIMD_CONST", "juce__avx__SIMDNativeOps_8h.html#aa8e9e8693460842a17e5281afbbd69e1", null ]
];