--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 5 leon3mp.ncd
leon3mp.pcf

Design file:              leon3mp.ncd
Physical constraint file: leon3mp.pcf
Device,package,speed:     xc6slx75,csg484,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 5 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RsRx        |   -0.382(R)|      FAST  |    2.172(R)|      SLOW  |clkm_BUFG         |   0.000|
rxd1        |   -0.347(R)|      FAST  |    2.102(R)|      SLOW  |clkm_BUFG         |   0.000|
spi_miso    |   -0.359(R)|      FAST  |    2.114(R)|      SLOW  |clkm_BUFG         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
RsTx         |         8.475(R)|      SLOW  |         3.295(R)|      FAST  |clkm_BUFG         |   0.000|
alarmout     |        24.190(R)|      SLOW  |        10.511(R)|      FAST  |clkm_BUFG         |   0.000|
errorn       |        16.254(R)|      SLOW  |         7.673(R)|      FAST  |clkm_BUFG         |   0.000|
spi_csn      |         8.478(R)|      SLOW  |         3.298(R)|      FAST  |clkm_BUFG         |   0.000|
spi_mosi     |         8.485(R)|      SLOW  |         3.305(R)|      FAST  |clkm_BUFG         |   0.000|
spi_sck      |         8.485(R)|      SLOW  |         3.305(R)|      FAST  |clkm_BUFG         |   0.000|
triggerout(0)|        20.520(R)|      SLOW  |         9.329(R)|      FAST  |clkm_BUFG         |   0.000|
triggerout(1)|        20.513(R)|      SLOW  |         9.200(R)|      FAST  |clkm_BUFG         |   0.000|
triggerout(2)|        19.778(R)|      SLOW  |         8.665(R)|      FAST  |clkm_BUFG         |   0.000|
triggerout(3)|        20.455(R)|      SLOW  |         9.134(R)|      FAST  |clkm_BUFG         |   0.000|
txd1         |         8.473(R)|      SLOW  |         3.293(R)|      FAST  |clkm_BUFG         |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock clk48in to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk24out    |         7.994(R)|      SLOW  |         2.814(R)|      FAST  |clk48in_BUFGP     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |  208.227|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk48in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk48in        |    2.090|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |clkout         |    7.156|
---------------+---------------+---------+


Analysis completed Thu Sep 13 18:39:13 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 819 MB



