#ifndef BCM56780_A0_ENUM_H
#define BCM56780_A0_ENUM_H
/*******************************************************************************
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 * Tool: INTERNAL/regs/xgs/generate-chip.pl
 *
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * Enum definitions for the BCM56780_A0.
 */

#define AM_TABLEm 0
#define AVS_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr 1
#define AVS_CEN_ROSC_STATUSr 2
#define AVS_CLEAR_PMB_ERROR_STATUSr 3
#define AVS_HW_MNTR_AC_DCN_CEN_ROSC_0r 4
#define AVS_HW_MNTR_AC_PATGEN_HI_LO_DURr 5
#define AVS_HW_MNTR_ADC_SETTLING_TIMEr 6
#define AVS_HW_MNTR_AVS_INTR_FLAGSr 7
#define AVS_HW_MNTR_AVS_INTR_FLAGS_CLEARr 8
#define AVS_HW_MNTR_AVS_REGISTERS_LOCKSr 9
#define AVS_HW_MNTR_AVS_SPAREr 10
#define AVS_HW_MNTR_AVS_SPARE_0r 11
#define AVS_HW_MNTR_AVS_SPARE_1r 12
#define AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r 13
#define AVS_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr 14
#define AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r 15
#define AVS_HW_MNTR_INTR_POW_WDOG_ENr 16
#define AVS_HW_MNTR_INTR_POW_WDOG_EN_1r 17
#define AVS_HW_MNTR_INTR_POW_WDOG_EN_2r 18
#define AVS_HW_MNTR_INTR_SW_MEASUREMENT_DONE_ENr 19
#define AVS_HW_MNTR_LAST_MEASURED_SENSORr 20
#define AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r 21
#define AVS_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr 22
#define AVS_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr 23
#define AVS_HW_MNTR_ROSC_COUNTING_MODEr 24
#define AVS_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr 25
#define AVS_HW_MNTR_SEQUENCER_INITr 26
#define AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r 27
#define AVS_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr 28
#define AVS_HW_MNTR_SW_CONTROLSr 29
#define AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr 30
#define AVS_HW_MNTR_TEMPERATURE_RESET_ENABLEr 31
#define AVS_HW_MNTR_TEMPERATURE_THRESHOLDr 32
#define AVS_MISC_CONTROL_0r 33
#define AVS_MISC_CONTROL_1r 34
#define AVS_MISC_CONTROL_2r 35
#define AVS_MISC_CONTROL_3r 36
#define AVS_MISC_STATUSr 37
#define AVS_MISC_STATUS_0r 38
#define AVS_MISC_STATUS_1r 39
#define AVS_PMB_ERROR_STATUSr 40
#define AVS_PMB_SLAVE_AVS_PWD_ACC_CONTROLr 41
#define AVS_PMB_SLAVE_AVS_PWD_CONTROLr 42
#define AVS_PMB_SLAVE_AVS_ROSC_LVT11_THRESHOLDr 43
#define AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_CONTROLr 44
#define AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_COUNTr 45
#define AVS_PMB_SLAVE_AVS_ROSC_LVT8_THRESHOLDr 46
#define AVS_PMB_SLAVE_AVS_ROSC_MISC_CONTROLr 47
#define AVS_PMB_SLAVE_AVS_ROSC_SVT11_THRESHOLDr 48
#define AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_CONTROLr 49
#define AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_COUNTr 50
#define AVS_PMB_SLAVE_AVS_ROSC_SVT8_THRESHOLDr 51
#define AVS_PMB_SLAVE_AVS_ROSC_ULVT11_THRESHOLDr 52
#define AVS_PMB_SLAVE_AVS_ROSC_ULVT8_THRESHOLDr 53
#define AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_CONTROLr 54
#define AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_COUNTr 55
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROLr 56
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_0r 57
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_1r 58
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_2r 59
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_3r 60
#define AVS_PMB_TIMEOUTr 61
#define AVS_PVT_LOCAL_DIODE_SENSOR_STATUSr 62
#define AVS_PVT_MAIN_THERMAL_SENSOR_STATUSr 63
#define AVS_PVT_MNTR_CONFIG_DAC_CODEr 64
#define AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr 65
#define AVS_PVT_MNTR_CONFIG_MAX_DAC_CODEr 66
#define AVS_PVT_MNTR_CONFIG_MIN_DAC_CODEr 67
#define AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr 68
#define AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr 69
#define AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr 70
#define AVS_PVT_PAD_ADC_STATUSr 71
#define AVS_PVT_PAD_DAC_STATUSr 72
#define AVS_PVT_REMOTE_0_SENSOR_STATUSr 73
#define AVS_PVT_REMOTE_1_SENSOR_STATUSr 74
#define AVS_PVT_REMOTE_2_SENSOR_STATUSr 75
#define AVS_PVT_REMOTE_3_SENSOR_STATUSr 76
#define AVS_PVT_REMOTE_4_SENSOR_STATUSr 77
#define AVS_PVT_REMOTE_5_SENSOR_STATUSr 78
#define AVS_PVT_REMOTE_6_SENSOR_STATUSr 79
#define AVS_PVT_REMOTE_7_SENSOR_STATUSr 80
#define AVS_PVT_REMOTE_SENSOR_STATUSr 81
#define AVS_PVT_VMON_1P8V_STATUSr 82
#define AVS_PVT_VMON_1V_0_STATUSr 83
#define AVS_PVT_VMON_1V_1_STATUSr 84
#define AVS_PVT_VMON_1V_2_STATUSr 85
#define AVS_PVT_VMON_1V_3_STATUSr 86
#define AVS_PVT_VMON_1V_4_STATUSr 87
#define AVS_PVT_VMON_1V_5_STATUSr 88
#define AVS_PVT_VMON_1V_STATUSr 89
#define AVS_PVT_VMON_3P3V_STATUSr 90
#define AVS_ROSC_CEN_ROSC_THRESHOLD1_EN_0r 91
#define AVS_ROSC_CEN_ROSC_THRESHOLD2_EN_0r 92
#define AVS_ROSC_INTR_STATUS_THRESHOLD1_FAULTY_SENSORr 93
#define AVS_ROSC_INTR_STATUS_THRESHOLD2_FAULTY_SENSORr 94
#define AVS_ROSC_THRESHOLD1_CEN_ROSCr 95
#define AVS_ROSC_THRESHOLD1_DIRECTIONr 96
#define AVS_ROSC_THRESHOLD2_CEN_ROSCr 97
#define AVS_ROSC_THRESHOLD2_DIRECTIONr 98
#define AVS_TMON_ENABLE_OVER_TEMPERATURE_RESETr 99
#define AVS_TMON_ENABLE_TEMPERATURE_INTR_SOURCESr 100
#define AVS_TMON_SPARE_0r 101
#define AVS_TMON_TEMPERATURE_INTR_IDLE_TIMEr 102
#define AVS_TMON_TEMPERATURE_INTR_TEMPERATUREr 103
#define AVS_TMON_TEMPERATURE_INTR_THRESHOLDSr 104
#define AVS_TMON_TEMPERATURE_MEASUREMENT_STATUSr 105
#define AVS_TMON_TEMPERATURE_RESET_THRESHOLDr 106
#define AVS_TMON_TP_TMON_TEST_ENABLEr 107
#define AVS_TOP_CTRL_AVS_CONVERGENCE_STATUSr 108
#define AVS_TOP_CTRL_AVS_STATUS_INr 109
#define AVS_TOP_CTRL_AVS_STATUS_OUTr 110
#define AVS_TOP_CTRL_MEMORY_ASSISTr 111
#define AVS_TOP_CTRL_MEMORY_ASSIST_STATUSr 112
#define AVS_TOP_CTRL_MEMORY_STANDBY_DIAG_DECr 113
#define AVS_TOP_CTRL_OTP_AVS_INFOr 114
#define AVS_TOP_CTRL_OTP_STATUSr 115
#define AVS_TOP_CTRL_PVT_MNTR1_DAC_CODEr 116
#define AVS_TOP_CTRL_PVT_MNTR2_DAC_CODEr 117
#define AVS_TOP_CTRL_PVT_MNTR3_DAC_CODEr 118
#define AVS_TOP_CTRL_PVT_MNTR4_DAC_CODEr 119
#define AVS_TOP_CTRL_PVT_MNTR5_DAC_CODEr 120
#define AVS_TOP_CTRL_PVT_MNTR_DAC_CODEr 121
#define AVS_TOP_CTRL_REVIDr 122
#define AVS_TOP_CTRL_RMON_HZr 123
#define AVS_TOP_CTRL_RMON_RAWR_EXTr 124
#define AVS_TOP_CTRL_RMON_RAWR_INT_HZr 125
#define AVS_TOP_CTRL_RMON_RAWR_INT_VTr 126
#define AVS_TOP_CTRL_RMON_VTr 127
#define AVS_TOP_CTRL_S2_STANDBY_STATUSr 128
#define AVS_TOP_CTRL_SPARE_HIGHr 129
#define AVS_TOP_CTRL_SPARE_LOWr 130
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DIAG_DECr 131
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DIAG_DECr 132
#define AVS_TOP_CTRL_START_AVS_CPUr 133
#define AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr 134
#define AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr 135
#define AVS_TOP_CTRL_VTRAP_STATUSr 136
#define AVS_TOP_CTRL_VTRAP_STATUS_CLEARr 137
#define CDMAC_CLOCK_CTRLr 138
#define CDMAC_CTRLr 139
#define CDMAC_ECC_CTRLr 140
#define CDMAC_ECC_STATUSr 141
#define CDMAC_FIFO_STATUSr 142
#define CDMAC_INTR_ENABLEr 143
#define CDMAC_INTR_STATUSr 144
#define CDMAC_LAG_FAILOVER_STATUSr 145
#define CDMAC_LINK_INTR_CTRLr 146
#define CDMAC_LINK_INTR_STATUSr 147
#define CDMAC_MEM_CTRLr 148
#define CDMAC_MIB_COUNTER_CTRLr 149
#define CDMAC_MIB_COUNTER_MODEr 150
#define CDMAC_MIB_COUNTER_PROG_RANGE_CNTR0r 151
#define CDMAC_MIB_COUNTER_PROG_RANGE_CNTR1r 152
#define CDMAC_MIB_COUNTER_PROG_RANGE_CNTR2r 153
#define CDMAC_MIB_COUNTER_PROG_RANGE_CNTR3r 154
#define CDMAC_MODEr 155
#define CDMAC_PAUSE_CTRLr 156
#define CDMAC_PFC_CTRLr 157
#define CDMAC_PFC_DAr 158
#define CDMAC_PFC_OPCODEr 159
#define CDMAC_PFC_TYPEr 160
#define CDMAC_RSV_MASKr 161
#define CDMAC_RX_CTRLr 162
#define CDMAC_RX_LSS_CTRLr 163
#define CDMAC_RX_LSS_STATUSr 164
#define CDMAC_RX_MAC_SAr 165
#define CDMAC_RX_MAX_SIZEr 166
#define CDMAC_RX_VLAN_TAGr 167
#define CDMAC_SPAREr 168
#define CDMAC_TXFIFO_STATUSr 169
#define CDMAC_TX_CTRLr 170
#define CDMAC_TX_MAC_SAr 171
#define CDMAC_VERSION_IDr 172
#define CDMIB_MEMm 173
#define CDPORT_FAULT_LINK_STATUSr 174
#define CDPORT_FLOW_CONTROL_CONFIGr 175
#define CDPORT_GENERAL_SPARE0_REGr 176
#define CDPORT_GENERAL_SPARE1_REGr 177
#define CDPORT_GENERAL_SPARE2_REGr 178
#define CDPORT_GENERAL_SPARE3_REGr 179
#define CDPORT_INTR_ENABLEr 180
#define CDPORT_INTR_STATUSr 181
#define CDPORT_LAG_FAILOVER_CONFIGr 182
#define CDPORT_LED_CONTROLr 183
#define CDPORT_LINKSTATUS_DOWNr 184
#define CDPORT_MAC_CONTROLr 185
#define CDPORT_MODE_REGr 186
#define CDPORT_PM_VERSION_IDr 187
#define CDPORT_SBUS_CONTROLr 188
#define CDPORT_SPARE0_REGr 189
#define CDPORT_SPARE1_REGr 190
#define CDPORT_SPARE2_REGr 191
#define CDPORT_SPARE3_REGr 192
#define CDPORT_SW_FLOW_CONTROLr 193
#define CDPORT_TSC_INTR_STATUSr 194
#define CDPORT_TSC_MEM_CTRLr 195
#define CDPORT_TSC_PLL_LOCK_STATUSr 196
#define CDPORT_TSC_UCMEM_DATAm 197
#define CDPORT_XGXS0_CTRL_REGr 198
#define CDPORT_XGXS0_LN0_STATUS_REGr 199
#define CDPORT_XGXS0_LN1_STATUS_REGr 200
#define CDPORT_XGXS0_LN2_STATUS_REGr 201
#define CDPORT_XGXS0_LN3_STATUS_REGr 202
#define CDPORT_XGXS0_LN4_STATUS_REGr 203
#define CDPORT_XGXS0_LN5_STATUS_REGr 204
#define CDPORT_XGXS0_LN6_STATUS_REGr 205
#define CDPORT_XGXS0_LN7_STATUS_REGr 206
#define CDPORT_XGXS0_STATUS_REGr 207
#define CENTRAL_CTR_EVICTION_CONTROLr 208
#define CENTRAL_CTR_EVICTION_COUNTER_FLAGr 209
#define CENTRAL_CTR_EVICTION_FIFOm 210
#define CENTRAL_CTR_EVICTION_FIFO_PARITY_CONTROLr 211
#define CENTRAL_CTR_EVICTION_FIFO_PARITY_ERRORr 212
#define CENTRAL_CTR_EVICTION_FIFO_RAM_CONTROLr 213
#define CENTRAL_CTR_EVICTION_FIFO_STATUSr 214
#define CENTRAL_CTR_EVICTION_INTR_ENABLEr 215
#define CENTRAL_CTR_EVICTION_INTR_STATUSr 216
#define DLB_ECMP_AUX_BOTP_PROFILEm 217
#define DLB_ECMP_BITP_PROFILEm 218
#define DLB_ECMP_BOTP_PROFILEm 219
#define DLB_ECMP_CTRL_PRE_SELm 220
#define DLB_ECMP_CURRENT_TIMEr 221
#define DLB_ECMP_DLB_ID_0_TO_63_ENABLEr 222
#define DLB_ECMP_DLB_ID_64_TO_127_ENABLEr 223
#define DLB_ECMP_DLB_ID_OFFSETr 224
#define DLB_ECMP_FINAL_MEMBERS_QUALITY_MEASUREm 225
#define DLB_ECMP_FLOWSETm 226
#define DLB_ECMP_FLOWSET_MEMBERm 227
#define DLB_ECMP_FLOWSET_TIMESTAMP_PAGEm 228
#define DLB_ECMP_GLB_QUANTIZE_THRESHOLDm 229
#define DLB_ECMP_GROUP_ALT_PORT_MEMBERS_0_TO_15m 230
#define DLB_ECMP_GROUP_ALT_PORT_MEMBERS_16_TO_31m 231
#define DLB_ECMP_GROUP_ALT_PORT_MEMBERS_32_TO_47m 232
#define DLB_ECMP_GROUP_ALT_PORT_MEMBERS_48_TO_63m 233
#define DLB_ECMP_GROUP_CONTROLm 234
#define DLB_ECMP_GROUP_MEMBERSHIPm 235
#define DLB_ECMP_GROUP_MONITOR_CONTROLm 236
#define DLB_ECMP_GROUP_PORT_MEMBERS_0_TO_15m 237
#define DLB_ECMP_GROUP_PORT_MEMBERS_16_TO_31m 238
#define DLB_ECMP_GROUP_PORT_MEMBERS_32_TO_47m 239
#define DLB_ECMP_GROUP_PORT_MEMBERS_48_TO_63m 240
#define DLB_ECMP_GROUP_STATSm 241
#define DLB_ECMP_HW_RESET_CONTROLr 242
#define DLB_ECMP_INTR_ENABLEr 243
#define DLB_ECMP_INTR_STATUSr 244
#define DLB_ECMP_LINK_CONTROLm 245
#define DLB_ECMP_MONITOR_CONTROLr 246
#define DLB_ECMP_MONITOR_IFP_CONTROLr 247
#define DLB_ECMP_OPTIMAL_CANDIDATEm 248
#define DLB_ECMP_PORT_AVG_QUALITY_MEASUREm 249
#define DLB_ECMP_PORT_INST_QUALITY_MEASUREm 250
#define DLB_ECMP_PORT_QUALITY_MAPPINGm 251
#define DLB_ECMP_PORT_QUALITY_UPDATE_MEASURE_CONTROLm 252
#define DLB_ECMP_PORT_STATEm 253
#define DLB_ECMP_QUALITY_MEASURE_CONTROLr 254
#define DLB_ECMP_QUANTIZED_AVG_QUALITY_MEASUREm 255
#define DLB_ECMP_QUANTIZE_CONTROLm 256
#define DLB_ECMP_RAM_CONTROL_0r 257
#define DLB_ECMP_RAM_CONTROL_1r 258
#define DLB_ECMP_RANDOM_SELECTION_CONTROLr 259
#define DLB_ECMP_REFRESH_DISABLEr 260
#define DLB_ECMP_REFRESH_INDEXr 261
#define DLB_ECMP_SER_CONTROLr 262
#define DLB_ECMP_SER_CONTROL_2r 263
#define DLB_ECMP_SER_FIFOm 264
#define DLB_ECMP_SER_FIFO_CTRLr 265
#define DLB_ECMP_SER_FIFO_STATUSr 266
#define DLB_LAG_AUX_BOTP_PROFILEm 267
#define DLB_LAG_BITP_PROFILEm 268
#define DLB_LAG_BOTP_PROFILEm 269
#define DLB_LAG_CTRL_PRE_SELm 270
#define DLB_LAG_CURRENT_TIMEr 271
#define DLB_LAG_DLB_ID_0_TO_63_ENABLEr 272
#define DLB_LAG_DLB_ID_64_TO_127_ENABLEr 273
#define DLB_LAG_DLB_ID_OFFSETr 274
#define DLB_LAG_FLOWSETm 275
#define DLB_LAG_FLOWSET_MEMBERm 276
#define DLB_LAG_FLOWSET_TIMESTAMP_PAGEm 277
#define DLB_LAG_GROUP_ALT_PORT_MEMBERS_0_TO_15m 278
#define DLB_LAG_GROUP_ALT_PORT_MEMBERS_16_TO_31m 279
#define DLB_LAG_GROUP_ALT_PORT_MEMBERS_32_TO_47m 280
#define DLB_LAG_GROUP_ALT_PORT_MEMBERS_48_TO_63m 281
#define DLB_LAG_GROUP_CONTROLm 282
#define DLB_LAG_GROUP_MEMBERSHIPm 283
#define DLB_LAG_GROUP_MONITOR_CONTROLm 284
#define DLB_LAG_GROUP_PORT_MEMBERS_0_TO_15m 285
#define DLB_LAG_GROUP_PORT_MEMBERS_16_TO_31m 286
#define DLB_LAG_GROUP_PORT_MEMBERS_32_TO_47m 287
#define DLB_LAG_GROUP_PORT_MEMBERS_48_TO_63m 288
#define DLB_LAG_GROUP_STATSm 289
#define DLB_LAG_LINK_CONTROLm 290
#define DLB_LAG_MONITOR_CONTROLr 291
#define DLB_LAG_MONITOR_IFP_CONTROLr 292
#define DLB_LAG_OPTIMAL_CANDIDATEm 293
#define DLB_LAG_PORT_STATEm 294
#define DLB_LAG_RAM_CONTROL_0r 295
#define DLB_LAG_RANDOM_SELECTION_CONTROLr 296
#define DLB_LAG_REFRESH_DISABLEr 297
#define DLB_LAG_REFRESH_INDEXr 298
#define DLB_LAG_SER_CONTROLr 299
#define EBTOQ_DEBUGr 300
#define EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_DEBUGr 301
#define EBTOQ_STATUSr 302
#define ECMP_GROUP_LEVEL0_BITP_PROFILEm 303
#define ECMP_GROUP_LEVEL0_BOTP_PROFILEm 304
#define ECMP_GROUP_LEVEL0_CONFIG_PROFILEm 305
#define ECMP_GROUP_LEVEL0_CTRL_PRE_SELm 306
#define ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_0m 307
#define ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_0_SER_CONTROLr 308
#define ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_1m 309
#define ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_1_SER_CONTROLr 310
#define ECMP_GROUP_LEVEL0_ECMP_DEBUGr 311
#define ECMP_GROUP_LEVEL0_GROUP_TABLEm 312
#define ECMP_GROUP_LEVEL0_GROUP_TABLE_SER_CONTROLr 313
#define ECMP_GROUP_LEVEL0_RAM_TM_CONTROLr 314
#define ECMP_GROUP_LEVEL0_RANDOM_SEEDr 315
#define ECMP_GROUP_LEVEL0_SHUFFLE_DEBUGr 316
#define ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_0m 317
#define ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_0_SER_CONTROLr 318
#define ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_1m 319
#define ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_1_SER_CONTROLr 320
#define ECMP_GROUP_LEVEL0_STRENGTH_PROFILEm 321
#define ECMP_GROUP_LEVEL1_BITP_PROFILEm 322
#define ECMP_GROUP_LEVEL1_BOTP_PROFILEm 323
#define ECMP_GROUP_LEVEL1_CONFIG_PROFILEm 324
#define ECMP_GROUP_LEVEL1_CTRL_PRE_SELm 325
#define ECMP_GROUP_LEVEL1_ECMP_DEBUGr 326
#define ECMP_GROUP_LEVEL1_GROUP_TABLEm 327
#define ECMP_GROUP_LEVEL1_GROUP_TABLE_SER_CONTROLr 328
#define ECMP_GROUP_LEVEL1_RAM_TM_CONTROLr 329
#define ECMP_GROUP_LEVEL1_RANDOM_SEEDr 330
#define ECMP_GROUP_LEVEL1_SHUFFLE_DEBUGr 331
#define ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_0m 332
#define ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_0_SER_CONTROLr 333
#define ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_1m 334
#define ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_1_SER_CONTROLr 335
#define ECMP_GROUP_LEVEL1_STRENGTH_PROFILEm 336
#define ECMP_SRC_BITP_PROFILEm 337
#define ECMP_SRC_BOTP_PROFILEm 338
#define ECMP_SRC_CTRL_PRE_SELm 339
#define ECMP_SRC_L3_SRC_ECMP_GRP_0m 340
#define ECMP_SRC_L3_SRC_ECMP_GRP_0_SER_CONTROLr 341
#define ECMP_SRC_L3_SRC_ECMP_GRP_1m 342
#define ECMP_SRC_L3_SRC_ECMP_GRP_1_SER_CONTROLr 343
#define ECMP_SRC_RAM_TM_CONTROLr 344
#define ECMP_SRC_STRENGTH_PROFILE_0m 345
#define ECMP_SRC_STRENGTH_PROFILE_1m 346
#define EDB_BUF_CFG_OVERRIDEr 347
#define EDB_CM_CPU_DMA_FIELDS_OFFSET_0r 348
#define EDB_CM_CPU_DMA_FIELDS_OFFSET_1r 349
#define EDB_CONTROL_BUFFER_ECC_ENr 350
#define EDB_CONTROL_BUFFER_EN_COR_ERR_RPTr 351
#define EDB_DATA_BUFFER_ECC_ENr 352
#define EDB_DATA_BUFFER_EN_COR_ERR_RPTr 353
#define EDB_DBG_Ar 354
#define EDB_DBG_Br 355
#define EDB_DBG_Cr 356
#define EDB_DEVICE_TO_PHYSICAL_PORT_NUMBER_MAPPINGm 357
#define EDB_INTR_ENABLEr 358
#define EDB_INTR_STATUSr 359
#define EDB_IP_CUT_THRU_CLASSm 360
#define EDB_LPBK_RESERVED_CREDIT_COUNTr 361
#define EDB_MISC_CTRLr 362
#define EDB_PM0_BUF_START_END_ADDRr 363
#define EDB_PM0_BUF_START_END_ADDR_0_1r 364
#define EDB_PM0_BUF_START_END_ADDR_2_3r 365
#define EDB_PM0_BUF_START_END_ADDR_4_5r 366
#define EDB_PM0_BUF_START_END_ADDR_6_7r 367
#define EDB_PM1_BUF_START_END_ADDRr 368
#define EDB_PM1_BUF_START_END_ADDR_0_1r 369
#define EDB_PM1_BUF_START_END_ADDR_2_3r 370
#define EDB_PM1_BUF_START_END_ADDR_4_5r 371
#define EDB_PM1_BUF_START_END_ADDR_6_7r 372
#define EDB_PM2_BUF_START_END_ADDRr 373
#define EDB_PM2_BUF_START_END_ADDR_0_1r 374
#define EDB_PM2_BUF_START_END_ADDR_2_3r 375
#define EDB_PM2_BUF_START_END_ADDR_4_5r 376
#define EDB_PM2_BUF_START_END_ADDR_6_7r 377
#define EDB_PM3_BUF_START_END_ADDRr 378
#define EDB_PM3_BUF_START_END_ADDR_0_1r 379
#define EDB_PM3_BUF_START_END_ADDR_2_3r 380
#define EDB_PM3_BUF_START_END_ADDR_4_5r 381
#define EDB_PM3_BUF_START_END_ADDR_6_7r 382
#define EDB_PM4_BUF_START_END_ADDRr 383
#define EDB_PM4_BUF_START_END_ADDR_0_1r 384
#define EDB_PM4_BUF_START_END_ADDR_2_3r 385
#define EDB_PM4_BUF_START_END_ADDR_4_5r 386
#define EDB_PM4_BUF_START_END_ADDR_6_7r 387
#define EDB_PM_CREDIT_MODEr 388
#define EDB_PORT_MODE_OVERRIDEr 389
#define EDB_RAM_TM_CONTROLr 390
#define EDB_RAM_TM_CONTROL_0r 391
#define EDB_RAM_TM_CONTROL_1r 392
#define EDB_SER_FIFOm 393
#define EDB_SER_FIFO_CTRLr 394
#define EDB_SER_FIFO_STATUSr 395
#define EDB_SPECIAL_DROP_DEBUGr 396
#define EDB_XMIT_START_COUNTm 397
#define EDIT_CTRL_BITP_PROFILE_0m 398
#define EDIT_CTRL_BITP_PROFILE_1m 399
#define EDIT_CTRL_BITP_PROFILE_2m 400
#define EDIT_CTRL_BITP_PROFILE_3m 401
#define EDIT_CTRL_BITP_PROFILE_4m 402
#define EDIT_CTRL_BOTP_PROFILEm 403
#define EDIT_CTRL_PKT_LEN_DISABLE_CONFIGr 404
#define EDIT_CTRL_RAM_TM_CONTROLr 405
#define EDIT_CTRL_TCAM_0_Am 406
#define EDIT_CTRL_TCAM_0_A_CAM_TM_CONTROLr 407
#define EDIT_CTRL_TCAM_0_A_SER_CONTROLr 408
#define EDIT_CTRL_TCAM_0_Bm 409
#define EDIT_CTRL_TCAM_0_B_CAM_TM_CONTROLr 410
#define EDIT_CTRL_TCAM_0_B_SER_CONTROLr 411
#define EDIT_CTRL_TCAM_0_Cm 412
#define EDIT_CTRL_TCAM_0_C_CAM_TM_CONTROLr 413
#define EDIT_CTRL_TCAM_0_C_SER_CONTROLr 414
#define EDIT_CTRL_TCAM_1_Am 415
#define EDIT_CTRL_TCAM_1_A_CAM_TM_CONTROLr 416
#define EDIT_CTRL_TCAM_1_A_SER_CONTROLr 417
#define EDIT_CTRL_TCAM_1_Bm 418
#define EDIT_CTRL_TCAM_1_B_CAM_TM_CONTROLr 419
#define EDIT_CTRL_TCAM_1_B_SER_CONTROLr 420
#define EDIT_CTRL_TCAM_1_Cm 421
#define EDIT_CTRL_TCAM_1_C_CAM_TM_CONTROLr 422
#define EDIT_CTRL_TCAM_1_C_SER_CONTROLr 423
#define EDIT_CTRL_TCAM_2_Am 424
#define EDIT_CTRL_TCAM_2_A_CAM_TM_CONTROLr 425
#define EDIT_CTRL_TCAM_2_A_SER_CONTROLr 426
#define EDIT_CTRL_TCAM_2_Bm 427
#define EDIT_CTRL_TCAM_2_B_CAM_TM_CONTROLr 428
#define EDIT_CTRL_TCAM_2_B_SER_CONTROLr 429
#define EDIT_CTRL_TCAM_2_Cm 430
#define EDIT_CTRL_TCAM_2_C_CAM_TM_CONTROLr 431
#define EDIT_CTRL_TCAM_2_C_SER_CONTROLr 432
#define EDIT_CTRL_TCAM_3_Am 433
#define EDIT_CTRL_TCAM_3_A_CAM_TM_CONTROLr 434
#define EDIT_CTRL_TCAM_3_A_SER_CONTROLr 435
#define EDIT_CTRL_TCAM_3_Bm 436
#define EDIT_CTRL_TCAM_3_B_CAM_TM_CONTROLr 437
#define EDIT_CTRL_TCAM_3_B_SER_CONTROLr 438
#define EDIT_CTRL_TCAM_3_Cm 439
#define EDIT_CTRL_TCAM_3_C_CAM_TM_CONTROLr 440
#define EDIT_CTRL_TCAM_3_C_SER_CONTROLr 441
#define EDIT_CTRL_TCAM_4_Am 442
#define EDIT_CTRL_TCAM_4_A_CAM_TM_CONTROLr 443
#define EDIT_CTRL_TCAM_4_A_SER_CONTROLr 444
#define EDIT_CTRL_TCAM_4_Bm 445
#define EDIT_CTRL_TCAM_4_B_CAM_TM_CONTROLr 446
#define EDIT_CTRL_TCAM_4_B_SER_CONTROLr 447
#define EDIT_CTRL_TCAM_4_Cm 448
#define EDIT_CTRL_TCAM_4_C_CAM_TM_CONTROLr 449
#define EDIT_CTRL_TCAM_4_C_SER_CONTROLr 450
#define EDIT_CTRL_TCAM_64X80X256_DTOP_CONTROLLER_0_BIST_CONFIGr 451
#define EDIT_CTRL_TCAM_64X80X256_DTOP_CONTROLLER_0_BIST_DEBUGr 452
#define EDIT_CTRL_TCAM_64X80X256_DTOP_CONTROLLER_0_BIST_STATUSr 453
#define EFP_METER_BITP_PROFILEm 454
#define EFP_METER_BOTP_PROFILEm 455
#define EFP_METER_COLOR_TABLE_0m 456
#define EFP_METER_COLOR_TABLE_0_SER_CONTROLr 457
#define EFP_METER_COUNT_ON_SER_ERRORr 458
#define EFP_METER_CTRL_PRE_SELm 459
#define EFP_METER_METER_TABLEm 460
#define EFP_METER_PDD_PROFILE_TABLEm 461
#define EFP_METER_RAM_TM_CONTROLr 462
#define EFP_METER_SBR_INDEX_COLOR_OFFSETr 463
#define EFP_METER_SBR_PROFILE_TABLE_0m 464
#define EFSL20_CAPU8_LUT_0_0_0m 465
#define EFSL20_CAPU8_LUT_0_0_1m 466
#define EFSL20_CAPU8_LUT_1_0_0m 467
#define EFSL20_CAPU8_LUT_1_0_1m 468
#define EFSL20_CAPU8_LUT_2_0_0m 469
#define EFSL20_CAPU8_LUT_2_0_1m 470
#define EFSL20_CAPU8_LUT_3_0_0m 471
#define EFSL20_CAPU8_LUT_3_0_1m 472
#define EFSL20_CAPU8_LUT_4_0_0m 473
#define EFSL20_CAPU8_LUT_4_0_1m 474
#define EFSL20_CAPU8_LUT_5_0_0m 475
#define EFSL20_CAPU8_LUT_5_0_1m 476
#define EFSL20_CAPU8_LUT_6_0_0m 477
#define EFSL20_CAPU8_LUT_6_0_1m 478
#define EFSL20_CAPU8_LUT_7_0_0m 479
#define EFSL20_CAPU8_LUT_7_0_1m 480
#define EFSL20_DATA_CONSTANTm 481
#define EFSL20_DROP_CODE_0r 482
#define EFSL20_DROP_CODE_10r 483
#define EFSL20_DROP_CODE_11r 484
#define EFSL20_DROP_CODE_12r 485
#define EFSL20_DROP_CODE_13r 486
#define EFSL20_DROP_CODE_14r 487
#define EFSL20_DROP_CODE_15r 488
#define EFSL20_DROP_CODE_1r 489
#define EFSL20_DROP_CODE_2r 490
#define EFSL20_DROP_CODE_3r 491
#define EFSL20_DROP_CODE_4r 492
#define EFSL20_DROP_CODE_5r 493
#define EFSL20_DROP_CODE_6r 494
#define EFSL20_DROP_CODE_7r 495
#define EFSL20_DROP_CODE_8r 496
#define EFSL20_DROP_CODE_9r 497
#define EFSL20_FSL_FLOOR_0_PROFILEm 498
#define EFSL20_FSL_FLOOR_1_PROFILEm 499
#define EFSL20_FSL_FLOOR_2_PROFILEm 500
#define EFSL20_FSL_FLOOR_3_PROFILEm 501
#define EFSL20_FSL_FLOOR_4_PROFILEm 502
#define EFSL20_FSL_FLOOR_5_PROFILEm 503
#define EFSL20_FSL_FLOOR_6_PROFILEm 504
#define EFSL20_FSL_FLOOR_7_PROFILEm 505
#define EFSL20_INPUT_FLOOR_0_PROFILEm 506
#define EFSL20_INPUT_FLOOR_1_PROFILEm 507
#define EFSL20_LTS_POLICYm 508
#define EFSL20_LTS_PRE_SELm 509
#define EFSL20_LTS_TCAMm 510
#define EFSL20_OUTPUT_FLOOR_PROFILEm 511
#define EFSL30_CAPU8_LUT_0_0_0m 512
#define EFSL30_CAPU8_LUT_0_0_1m 513
#define EFSL30_CAPU8_LUT_1_0_0m 514
#define EFSL30_CAPU8_LUT_1_0_1m 515
#define EFSL30_CAPU8_LUT_2_0_0m 516
#define EFSL30_CAPU8_LUT_2_0_1m 517
#define EFSL30_CAPU8_LUT_3_0_0m 518
#define EFSL30_CAPU8_LUT_3_0_1m 519
#define EFSL30_CAPU8_LUT_4_0_0m 520
#define EFSL30_CAPU8_LUT_4_0_1m 521
#define EFSL30_CAPU8_LUT_5_0_0m 522
#define EFSL30_CAPU8_LUT_5_0_1m 523
#define EFSL30_CAPU8_LUT_6_0_0m 524
#define EFSL30_CAPU8_LUT_6_0_1m 525
#define EFSL30_CAPU8_LUT_7_0_0m 526
#define EFSL30_CAPU8_LUT_7_0_1m 527
#define EFSL30_DATA_CONSTANTm 528
#define EFSL30_DROP_CODE_0r 529
#define EFSL30_DROP_CODE_10r 530
#define EFSL30_DROP_CODE_11r 531
#define EFSL30_DROP_CODE_12r 532
#define EFSL30_DROP_CODE_13r 533
#define EFSL30_DROP_CODE_14r 534
#define EFSL30_DROP_CODE_15r 535
#define EFSL30_DROP_CODE_1r 536
#define EFSL30_DROP_CODE_2r 537
#define EFSL30_DROP_CODE_3r 538
#define EFSL30_DROP_CODE_4r 539
#define EFSL30_DROP_CODE_5r 540
#define EFSL30_DROP_CODE_6r 541
#define EFSL30_DROP_CODE_7r 542
#define EFSL30_DROP_CODE_8r 543
#define EFSL30_DROP_CODE_9r 544
#define EFSL30_FSL_FLOOR_0_PROFILEm 545
#define EFSL30_FSL_FLOOR_1_PROFILEm 546
#define EFSL30_FSL_FLOOR_2_PROFILEm 547
#define EFSL30_FSL_FLOOR_3_PROFILEm 548
#define EFSL30_FSL_FLOOR_4_PROFILEm 549
#define EFSL30_FSL_FLOOR_5_PROFILEm 550
#define EFSL30_FSL_FLOOR_6_PROFILEm 551
#define EFSL30_FSL_FLOOR_7_PROFILEm 552
#define EFSL30_INPUT_FLOOR_0_PROFILEm 553
#define EFSL30_INPUT_FLOOR_1_PROFILEm 554
#define EFSL30_LTS_POLICYm 555
#define EFSL30_LTS_PRE_SELm 556
#define EFSL30_LTS_TCAMm 557
#define EFSL30_OUTPUT_FLOOR_PROFILEm 558
#define EFTA10_I1T_00_HIT_INDEX_PROFILE_0m 559
#define EFTA10_I1T_00_LTS_PRE_SELm 560
#define EFTA10_I1T_00_LTS_TCAM_0m 561
#define EFTA10_I1T_00_PDD_PROFILE_TABLE_0m 562
#define EFTA10_I1T_00_PDD_PROFILE_TABLE_EXT_0m 563
#define EFTA10_I1T_01_HIT_INDEX_PROFILE_0m 564
#define EFTA10_I1T_01_LTS_PRE_SELm 565
#define EFTA10_I1T_01_LTS_TCAM_0m 566
#define EFTA10_I1T_01_PDD_PROFILE_TABLE_0m 567
#define EFTA10_I1T_01_PDD_PROFILE_TABLE_EXT_0m 568
#define EFTA10_I1T_02_HIT_INDEX_PROFILE_0m 569
#define EFTA10_I1T_02_LTS_PRE_SELm 570
#define EFTA10_I1T_02_LTS_TCAM_0m 571
#define EFTA10_I1T_02_PDD_PROFILE_TABLE_0m 572
#define EFTA10_I1T_02_PDD_PROFILE_TABLE_EXT_0m 573
#define EFTA10_I1T_03_HIT_INDEX_PROFILE_0m 574
#define EFTA10_I1T_03_LTS_PRE_SELm 575
#define EFTA10_I1T_03_LTS_TCAM_0m 576
#define EFTA10_I1T_03_PDD_PROFILE_TABLE_0m 577
#define EFTA10_SBR_BSTR_SELm 578
#define EFTA10_SBR_BUS_STR_ENBr 579
#define EFTA10_SBR_PROFILE_TABLE_0m 580
#define EFTA10_SBR_PROFILE_TABLE_0_EXTm 581
#define EFTA10_SBR_PROFILE_TABLE_0_EXT_SER_CONTROLr 582
#define EFTA10_SBR_PROFILE_TABLE_0_SER_CONTROLr 583
#define EFTA10_SBR_RAM_TM_CONTROLr 584
#define EFTA20_I1T_00_HIT_INDEX_PROFILE_0m 585
#define EFTA20_I1T_00_LTS_PRE_SELm 586
#define EFTA20_I1T_00_LTS_TCAM_0m 587
#define EFTA20_I1T_00_PDD_PROFILE_TABLE_0m 588
#define EFTA20_I1T_00_PDD_PROFILE_TABLE_EXT_0m 589
#define EFTA20_I1T_01_HIT_INDEX_PROFILE_0m 590
#define EFTA20_I1T_01_LTS_PRE_SELm 591
#define EFTA20_I1T_01_LTS_TCAM_0m 592
#define EFTA20_I1T_01_PDD_PROFILE_TABLE_0m 593
#define EFTA20_I1T_01_PDD_PROFILE_TABLE_EXT_0m 594
#define EFTA20_I1T_02_HIT_INDEX_PROFILE_0m 595
#define EFTA20_I1T_02_LTS_PRE_SELm 596
#define EFTA20_I1T_02_LTS_TCAM_0m 597
#define EFTA20_I1T_02_PDD_PROFILE_TABLE_0m 598
#define EFTA20_I1T_02_PDD_PROFILE_TABLE_EXT_0m 599
#define EFTA20_I1T_03_HIT_INDEX_PROFILE_0m 600
#define EFTA20_I1T_03_LTS_PRE_SELm 601
#define EFTA20_I1T_03_LTS_TCAM_0m 602
#define EFTA20_I1T_03_PDD_PROFILE_TABLE_0m 603
#define EFTA20_I1T_03_PDD_PROFILE_TABLE_EXT_0m 604
#define EFTA20_I1T_04_HIT_INDEX_PROFILE_0m 605
#define EFTA20_I1T_04_LTS_PRE_SELm 606
#define EFTA20_I1T_04_LTS_TCAM_0m 607
#define EFTA20_I1T_04_PDD_PROFILE_TABLE_0m 608
#define EFTA20_I1T_04_PDD_PROFILE_TABLE_EXT_0m 609
#define EFTA20_I1T_05_HIT_INDEX_PROFILE_0m 610
#define EFTA20_I1T_05_LTS_PRE_SELm 611
#define EFTA20_I1T_05_LTS_TCAM_0m 612
#define EFTA20_I1T_05_PDD_PROFILE_TABLE_0m 613
#define EFTA20_I1T_05_PDD_PROFILE_TABLE_EXT_0m 614
#define EFTA20_I1T_06_HIT_INDEX_PROFILE_0m 615
#define EFTA20_I1T_06_LTS_PRE_SELm 616
#define EFTA20_I1T_06_LTS_TCAM_0m 617
#define EFTA20_I1T_06_PDD_PROFILE_TABLE_0m 618
#define EFTA20_SBR_BSTR_SELm 619
#define EFTA20_SBR_BUS_STR_ENBr 620
#define EFTA20_SBR_PROFILE_TABLE_0m 621
#define EFTA20_SBR_PROFILE_TABLE_0_EXTm 622
#define EFTA20_SBR_PROFILE_TABLE_0_EXT_SER_CONTROLr 623
#define EFTA20_SBR_PROFILE_TABLE_0_SER_CONTROLr 624
#define EFTA20_SBR_PROFILE_TABLE_1m 625
#define EFTA20_SBR_PROFILE_TABLE_1_EXTm 626
#define EFTA20_SBR_PROFILE_TABLE_1_EXT_SER_CONTROLr 627
#define EFTA20_SBR_PROFILE_TABLE_1_SER_CONTROLr 628
#define EFTA20_SBR_RAM_TM_CONTROLr 629
#define EFTA30_E2T_00_ACTION_TABLE_Am 630
#define EFTA30_E2T_00_ACTION_TABLE_Bm 631
#define EFTA30_E2T_00_ARRAY_MISS_POLICYm 632
#define EFTA30_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLr 633
#define EFTA30_E2T_00_B0_DOUBLEm 634
#define EFTA30_E2T_00_B0_ECCm 635
#define EFTA30_E2T_00_B0_LPm 636
#define EFTA30_E2T_00_B0_QUADm 637
#define EFTA30_E2T_00_B0_SINGLEm 638
#define EFTA30_E2T_00_B1_DOUBLEm 639
#define EFTA30_E2T_00_B1_ECCm 640
#define EFTA30_E2T_00_B1_LPm 641
#define EFTA30_E2T_00_B1_QUADm 642
#define EFTA30_E2T_00_B1_SINGLEm 643
#define EFTA30_E2T_00_HASH_CONTROLm 644
#define EFTA30_E2T_00_HIT_INDEX_PROFILEm 645
#define EFTA30_E2T_00_HT_DEBUG_CMDm 646
#define EFTA30_E2T_00_HT_DEBUG_KEYm 647
#define EFTA30_E2T_00_HT_DEBUG_RESULTm 648
#define EFTA30_E2T_00_KEY_ATTRIBUTESm 649
#define EFTA30_E2T_00_KEY_MASK_TABLEm 650
#define EFTA30_E2T_00_KEY_MASK_TABLE_SER_CONTROLr 651
#define EFTA30_E2T_00_LTS_PRE_SELm 652
#define EFTA30_E2T_00_LTS_TCAM_0m 653
#define EFTA30_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLr 654
#define EFTA30_E2T_00_LTS_TCAM_0_SER_CONTROLr 655
#define EFTA30_E2T_00_LTS_TCAM_1m 656
#define EFTA30_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLr 657
#define EFTA30_E2T_00_LTS_TCAM_1_SER_CONTROLr 658
#define EFTA30_E2T_00_MISS_LTPR_PROFILE_TABLEm 659
#define EFTA30_E2T_00_PDD_PROFILE_TABLE_0m 660
#define EFTA30_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr 661
#define EFTA30_E2T_00_PDD_PROFILE_TABLE_1m 662
#define EFTA30_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr 663
#define EFTA30_E2T_00_RAM_CONTROLm 664
#define EFTA30_E2T_00_RAM_TM_CONTROLr 665
#define EFTA30_E2T_00_REMAP_TABLE_Am 666
#define EFTA30_E2T_00_REMAP_TABLE_Bm 667
#define EFTA30_E2T_00_SHARED_BANKS_CONTROLm 668
#define EFTA30_E2T_00_TCAM_64X80X640_DTOP_CONTROLLER_0_BIST_CONFIGr 669
#define EFTA30_E2T_00_TCAM_64X80X640_DTOP_CONTROLLER_0_BIST_DEBUGr 670
#define EFTA30_E2T_00_TCAM_64X80X640_DTOP_CONTROLLER_0_BIST_STATUSr 671
#define EFTA30_E2T_00_TILE_CONFIGr 672
#define EFTA30_SBR_BSTR_SELm 673
#define EFTA30_SBR_BUS_STR_ENBr 674
#define EFTA30_SBR_PROFILE_TABLE_0m 675
#define EFTA30_SBR_PROFILE_TABLE_0_EXTm 676
#define EFTA30_SBR_PROFILE_TABLE_0_EXT_SER_CONTROLr 677
#define EFTA30_SBR_PROFILE_TABLE_0_SER_CONTROLr 678
#define EFTA30_SBR_PROFILE_TABLE_1m 679
#define EFTA30_SBR_PROFILE_TABLE_1_EXTm 680
#define EFTA30_SBR_PROFILE_TABLE_1_EXT_SER_CONTROLr 681
#define EFTA30_SBR_PROFILE_TABLE_1_SER_CONTROLr 682
#define EFTA30_SBR_RAM_TM_CONTROLr 683
#define EFTA30_T4T_00_HIT_INDEX_PROFILE_0m 684
#define EFTA30_T4T_00_HIT_INDEX_PROFILE_1m 685
#define EFTA30_T4T_00_HIT_INDEX_PROFILE_2m 686
#define EFTA30_T4T_00_HIT_INDEX_PROFILE_3m 687
#define EFTA30_T4T_00_LTPR_PROFILE_TABLE_0m 688
#define EFTA30_T4T_00_LTPR_PROFILE_TABLE_1m 689
#define EFTA30_T4T_00_LTPR_PROFILE_TABLE_2m 690
#define EFTA30_T4T_00_LTPR_PROFILE_TABLE_3m 691
#define EFTA30_T4T_00_LTS_PRE_SELm 692
#define EFTA30_T4T_00_LTS_TCAM_0m 693
#define EFTA30_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLr 694
#define EFTA30_T4T_00_LTS_TCAM_0_SER_CONTROLr 695
#define EFTA30_T4T_00_LTS_TCAM_1m 696
#define EFTA30_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLr 697
#define EFTA30_T4T_00_LTS_TCAM_1_SER_CONTROLr 698
#define EFTA30_T4T_00_LTS_TCAM_2m 699
#define EFTA30_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLr 700
#define EFTA30_T4T_00_LTS_TCAM_2_SER_CONTROLr 701
#define EFTA30_T4T_00_LTS_TCAM_3m 702
#define EFTA30_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLr 703
#define EFTA30_T4T_00_LTS_TCAM_3_SER_CONTROLr 704
#define EFTA30_T4T_00_PDD_PROFILE_TABLE_0m 705
#define EFTA30_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr 706
#define EFTA30_T4T_00_PDD_PROFILE_TABLE_1m 707
#define EFTA30_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr 708
#define EFTA30_T4T_00_PDD_PROFILE_TABLE_2m 709
#define EFTA30_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLr 710
#define EFTA30_T4T_00_PDD_PROFILE_TABLE_3m 711
#define EFTA30_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLr 712
#define EFTA30_T4T_00_RAM_TM_CONTROLr 713
#define EFTA30_T4T_00_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_CONFIGr 714
#define EFTA30_T4T_00_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_DEBUGr 715
#define EFTA30_T4T_00_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_STATUSr 716
#define EFTA30_T4T_00_TILE_CONFIGr 717
#define EGR_COMPOSITES_EGR_COMPOSITES_BUFFERm 718
#define EGR_DII_AUX_ARB_CONTROLr 719
#define EGR_DII_DEBUG_CONFIGr 720
#define EGR_DII_DPP_CTRLr 721
#define EGR_DII_ECC_CONTROLr 722
#define EGR_DII_EVENT_FIFO_STATUSr 723
#define EGR_DII_HW_RESET_CONTROL_0r 724
#define EGR_DII_HW_STATUSr 725
#define EGR_DII_INTR_ENABLEr 726
#define EGR_DII_INTR_STATUSr 727
#define EGR_DII_Q_BEGINr 728
#define EGR_DII_RAM_CONTROLr 729
#define EGR_DII_SER_CONTROLr 730
#define EGR_DII_SER_SCAN_CONFIGr 731
#define EGR_DII_SER_SCAN_STATUSr 732
#define EGR_DOI_EVENT_FIFO_STATUSr 733
#define EGR_DOI_INTR_ENABLEr 734
#define EGR_DOI_INTR_STATUSr 735
#define EGR_DOI_RAM_CONTROLr 736
#define EGR_DOI_SER_CONTROL_0r 737
#define EGR_DOI_SER_CONTROL_1r 738
#define EGR_DOI_SER_FIFOm 739
#define EGR_DOI_SER_FIFO_CTRLr 740
#define EGR_DOI_SER_FIFO_STATUSr 741
#define EGR_DOP_CTRL_0_64r 742
#define EGR_DOP_CTRL_1_64r 743
#define EGR_DOP_CTRL_2_64r 744
#define EGR_ENABLEm 745
#define EGR_MAX_USED_ENTRIESm 746
#define EGR_MEMBERSHIP_BITP_PROFILEm 747
#define EGR_MEMBERSHIP_BOTP_PROFILEm 748
#define EGR_MEMBERSHIP_CTRL_PRE_SELm 749
#define EGR_MEMBERSHIP_FIELD_BITMAPm 750
#define EGR_MEMBERSHIP_FIELD_BITMAP_SER_CONTROLr 751
#define EGR_MEMBERSHIP_MEMBERSHIP_PROFILEm 752
#define EGR_MEMBERSHIP_MEMBERSHIP_PROFILE_SER_CONTROLr 753
#define EGR_MEMBERSHIP_RAM_TM_CONTROLr 754
#define EGR_MEMBERSHIP_STATE_PROFILE_LOWERm 755
#define EGR_MEMBERSHIP_STATE_PROFILE_LOWER_SER_CONTROLr 756
#define EGR_MEMBERSHIP_STATE_PROFILE_UPPERm 757
#define EGR_MEMBERSHIP_STATE_PROFILE_UPPER_SER_CONTROLr 758
#define EGR_MEMBERSHIP_UNTAG_BITMAPm 759
#define EGR_MEMBERSHIP_UNTAG_BITMAP_SER_CONTROLr 760
#define EGR_METADATA_BITP_PROFILEm 761
#define EGR_METADATA_BITP_PROFILE_SER_CONTROLr 762
#define EGR_METADATA_CONFIGr 763
#define EGR_METADATA_CTRL_PRE_SELm 764
#define EGR_METADATA_EXTRACTION_FIFO_CTRLr 765
#define EGR_METADATA_EXTRACTION_FIFO_DOUBLEm 766
#define EGR_METADATA_EXTRACTION_FIFO_QUADm 767
#define EGR_METADATA_EXTRACTION_FIFO_SER_CONTROLr 768
#define EGR_METADATA_EXTRACTION_FIFO_SINGLEm 769
#define EGR_METADATA_EXTRACTION_FIFO_STATUSr 770
#define EGR_METADATA_RAM_TM_CONTROLr 771
#define EGR_MIRROR_BITP_PROFILEm 772
#define EGR_MIRROR_BOTP_PROFILEm 773
#define EGR_MIRROR_CTRL_PRE_SELm 774
#define EGR_MIRROR_ENCAP_TABLEm 775
#define EGR_MIRROR_ENCAP_TABLE_SER_CONTROLr 776
#define EGR_MIRROR_RAM_TM_CONTROLr 777
#define EGR_MMU_CELL_CREDITm 778
#define EGR_MMU_REQUESTSm 779
#define EGR_PER_PORT_BUFFER_SFT_RESETm 780
#define EGR_PORT_CREDIT_RESETm 781
#define EGR_PORT_REQUESTSm 782
#define EGR_SBS_CONTROLr 783
#define EGR_SEQUENCE_BITP_PROFILEm 784
#define EGR_SEQUENCE_BOTP_PROFILEm 785
#define EGR_SEQUENCE_CTRL_PRE_SELm 786
#define EGR_SEQUENCE_INCREMENT_ON_SER_ERRORr 787
#define EGR_SEQUENCE_MIRROR_SEQUENCE_NUMBER_PROFILEm 788
#define EGR_SEQUENCE_NUMBER_TABLEm 789
#define EGR_SEQUENCE_NUMBER_TABLE_SER_CONTROLr 790
#define EGR_SEQUENCE_PROFILEm 791
#define EGR_SEQUENCE_RAM_TM_CONTROLr 792
#define EGR_TIMESTAMP_AUX_BOTP_PROFILEm 793
#define EGR_TIMESTAMP_BITP_PROFILEm 794
#define EGR_TIMESTAMP_BOTP_PROFILEm 795
#define EGR_TIMESTAMP_CTRL_PRE_SELm 796
#define EGR_TIMESTAMP_EGR_1588_EGRESS_CTRLm 797
#define EGR_TIMESTAMP_EGR_1588_INGRESS_CTRLm 798
#define EGR_TIMESTAMP_EGR_1588_LINK_DELAY_64m 799
#define EGR_TIMESTAMP_EGR_1588_LINK_DELAY_64_SER_CONTROLr 800
#define EGR_TIMESTAMP_EGR_1588_PARSING_CONTROLr 801
#define EGR_TIMESTAMP_EGR_1588_SAm 802
#define EGR_TIMESTAMP_EGR_1588_SA_SER_CONTROLr 803
#define EGR_TIMESTAMP_EGR_INT_EGRESS_TIME_DELTAr 804
#define EGR_TIMESTAMP_EGR_RESIDENCE_TIME_DELTAr 805
#define EGR_TIMESTAMP_EGR_RESIDENCE_TIME_SHIFTr 806
#define EGR_TIMESTAMP_EGR_TS_PROFILEm 807
#define EGR_TIMESTAMP_EGR_TS_TOD_CONVERSIONm 808
#define EGR_TIMESTAMP_EGR_TS_TOD_HW_UPDATEr 809
#define EGR_TIMESTAMP_EGR_TS_TOD_HW_UPDATE_STATUSr 810
#define EGR_TIMESTAMP_RAM_TM_CONTROLr 811
#define EPARSER0_HFE_POLICY_TABLE_0m 812
#define EPARSER0_HFE_POLICY_TABLE_0_SER_CONTROLr 813
#define EPARSER0_HFE_RAM_TM_CONTROLr 814
#define EPARSER1_HFE_POLICY_TABLE_0m 815
#define EPARSER1_HFE_POLICY_TABLE_0_SER_CONTROLr 816
#define EPARSER1_HFE_POLICY_TABLE_1m 817
#define EPARSER1_HFE_POLICY_TABLE_1_SER_CONTROLr 818
#define EPARSER1_HFE_POLICY_TABLE_2m 819
#define EPARSER1_HFE_POLICY_TABLE_2_SER_CONTROLr 820
#define EPARSER1_HFE_POLICY_TABLE_3m 821
#define EPARSER1_HFE_POLICY_TABLE_3_SER_CONTROLr 822
#define EPARSER1_HFE_RAM_TM_CONTROLr 823
#define EPOST_AUX_BOTP_PROFILEm 824
#define EPOST_BITP_PROFILEm 825
#define EPOST_CTRL_PRE_SELm 826
#define EPOST_EGR_COUNTER_CONTROLm 827
#define EPOST_EGR_DBGm 828
#define EPOST_EGR_DOP_STATUS_0r 829
#define EPOST_EGR_DOP_STATUS_1r 830
#define EPOST_EGR_DOP_STORAGE_MEMm 831
#define EPOST_EGR_DOP_STORAGE_MEM_SER_CONTROLr 832
#define EPOST_EGR_DROP_MASK_PROFILEm 833
#define EPOST_EGR_DROP_RECIRC_CTRLr 834
#define EPOST_EGR_FIRST_DROP_STATUSm 835
#define EPOST_EGR_INTR_ENABLEr 836
#define EPOST_EGR_INTR_STATUSr 837
#define EPOST_EGR_MTUm 838
#define EPOST_EGR_PERQ_CNTR_UPDATE_CONTROLr 839
#define EPOST_EGR_PERQ_EVICTION_CMD_A_THRESHOLDr 840
#define EPOST_EGR_PERQ_EVICTION_CMD_B_THRESHOLDr 841
#define EPOST_EGR_PERQ_EVICTION_CONTROLr 842
#define EPOST_EGR_PERQ_EVICTION_FAILr 843
#define EPOST_EGR_PERQ_EVICTION_SEEDr 844
#define EPOST_EGR_PERQ_XMT_COUNTERS_0m 845
#define EPOST_EGR_PERQ_XMT_COUNTERS_0_SER_CONTROLr 846
#define EPOST_EGR_PKT_LENGTH_ADJUST_PROFILEm 847
#define EPOST_EGR_PORT_MIN_PKT_SIZEm 848
#define EPOST_EGR_RECIRC_PROFILEm 849
#define EPOST_EGR_SER_FIFOm 850
#define EPOST_EGR_SER_FIFO_CTRLr 851
#define EPOST_EGR_SER_FIFO_STATUSr 852
#define EPOST_EGR_SER_PKT_DROP_COUNTm 853
#define EPOST_EGR_SHAPING_CONTROLm 854
#define EPOST_EGR_SOBMH_PKT_COUNTm 855
#define EPOST_EGR_TRACE_BITMAP_RECIRC_CTRLr 856
#define EPOST_EGR_TS_CONTROLm 857
#define EPOST_EGR_TS_CONTROL_SER_CONTROLr 858
#define EPOST_EGR_TS_ING_PORT_MAPm 859
#define EPOST_EGR_TS_TOD_CONVERSION_2m 860
#define EPOST_EGR_TS_TOD_HW_UPDATE_2r 861
#define EPOST_EGR_TS_TOD_HW_UPDATE_STATUS_2r 862
#define EPOST_RAM_TM_CONTROLr 863
#define EPOST_TRACE_DROP_EVENT_EGR_DROP_BUS_STATUSm 864
#define EPOST_TRACE_DROP_EVENT_EGR_HIGHEST_DROP_COUNTERm 865
#define EPOST_TRACE_DROP_EVENT_EGR_HIGHEST_DROP_COUNTER_SER_CONTROLr 866
#define EPOST_TRACE_DROP_EVENT_EGR_RAM_TM_CONTROLr 867
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_0r 868
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_10r 869
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_11r 870
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_12r 871
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_13r 872
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_14r 873
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_15r 874
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_16r 875
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_17r 876
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_18r 877
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_19r 878
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_1r 879
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_20r 880
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_21r 881
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_22r 882
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_23r 883
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_24r 884
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_25r 885
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_26r 886
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_27r 887
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_28r 888
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_29r 889
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_2r 890
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_30r 891
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_31r 892
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_32r 893
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_33r 894
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_34r 895
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_35r 896
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_36r 897
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_37r 898
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_38r 899
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_39r 900
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_3r 901
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_40r 902
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_41r 903
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_42r 904
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_43r 905
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_44r 906
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_45r 907
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_46r 908
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_47r 909
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_4r 910
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_5r 911
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_6r 912
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_7r 913
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_8r 914
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_9r 915
#define EPRE_EDEV_CONFIG_BITP_PROFILEm 916
#define EPRE_EDEV_CONFIG_BOTP_PROFILEm 917
#define EPRE_EDEV_CONFIG_CCBE_MPB_FIXED_DEBUG_CAPTUREm 918
#define EPRE_EDEV_CONFIG_CCBE_NEXT_HOP_REMAPm 919
#define EPRE_EDEV_CONFIG_CCBE_NEXT_HOP_REMAP_CTRLr 920
#define EPRE_EDEV_CONFIG_CCBE_NEXT_HOP_REMAP_SER_CONTROLr 921
#define EPRE_EDEV_CONFIG_CONFIGr 922
#define EPRE_EDEV_CONFIG_CPU_DMA_FLEX_WORD_MUX_PROFILEm 923
#define EPRE_EDEV_CONFIG_DBG_0r 924
#define EPRE_EDEV_CONFIG_DBG_10r 925
#define EPRE_EDEV_CONFIG_DBG_11r 926
#define EPRE_EDEV_CONFIG_DBG_12r 927
#define EPRE_EDEV_CONFIG_DBG_13r 928
#define EPRE_EDEV_CONFIG_DBG_14r 929
#define EPRE_EDEV_CONFIG_DBG_15r 930
#define EPRE_EDEV_CONFIG_DBG_16r 931
#define EPRE_EDEV_CONFIG_DBG_17r 932
#define EPRE_EDEV_CONFIG_DBG_18r 933
#define EPRE_EDEV_CONFIG_DBG_19r 934
#define EPRE_EDEV_CONFIG_DBG_1r 935
#define EPRE_EDEV_CONFIG_DBG_20r 936
#define EPRE_EDEV_CONFIG_DBG_21r 937
#define EPRE_EDEV_CONFIG_DBG_22r 938
#define EPRE_EDEV_CONFIG_DBG_23r 939
#define EPRE_EDEV_CONFIG_DBG_24r 940
#define EPRE_EDEV_CONFIG_DBG_25r 941
#define EPRE_EDEV_CONFIG_DBG_26r 942
#define EPRE_EDEV_CONFIG_DBG_27r 943
#define EPRE_EDEV_CONFIG_DBG_28r 944
#define EPRE_EDEV_CONFIG_DBG_29r 945
#define EPRE_EDEV_CONFIG_DBG_2r 946
#define EPRE_EDEV_CONFIG_DBG_30r 947
#define EPRE_EDEV_CONFIG_DBG_31r 948
#define EPRE_EDEV_CONFIG_DBG_32r 949
#define EPRE_EDEV_CONFIG_DBG_33r 950
#define EPRE_EDEV_CONFIG_DBG_34r 951
#define EPRE_EDEV_CONFIG_DBG_35r 952
#define EPRE_EDEV_CONFIG_DBG_36r 953
#define EPRE_EDEV_CONFIG_DBG_37r 954
#define EPRE_EDEV_CONFIG_DBG_38r 955
#define EPRE_EDEV_CONFIG_DBG_39r 956
#define EPRE_EDEV_CONFIG_DBG_3r 957
#define EPRE_EDEV_CONFIG_DBG_4r 958
#define EPRE_EDEV_CONFIG_DBG_5r 959
#define EPRE_EDEV_CONFIG_DBG_6r 960
#define EPRE_EDEV_CONFIG_DBG_7r 961
#define EPRE_EDEV_CONFIG_DBG_8r 962
#define EPRE_EDEV_CONFIG_DBG_9r 963
#define EPRE_EDEV_CONFIG_DEVICE_PORT_TABLEm 964
#define EPRE_EDEV_CONFIG_EGR_INT_CN_UPDATEm 965
#define EPRE_EDEV_CONFIG_EGR_RESIDENCE_TIME_DELTAr 966
#define EPRE_EDEV_CONFIG_EGR_RESIDENCE_TIME_SHIFTr 967
#define EPRE_EDEV_CONFIG_EGR_TABLE_INDEX_UPDATE_PROFILEm 968
#define EPRE_EDEV_CONFIG_FORWARDING_TYPE_TABLEm 969
#define EPRE_EDEV_CONFIG_FORWARDING_TYPE_TABLE_SER_CONTROLr 970
#define EPRE_EDEV_CONFIG_ING_DEVICE_PORT_TABLEm 971
#define EPRE_EDEV_CONFIG_MIRROR_ATTRIBUTES_TABLEm 972
#define EPRE_EDEV_CONFIG_MIRROR_TYPEr 973
#define EPRE_EDEV_CONFIG_RAM_TM_CONTROLr 974
#define EPRE_EDEV_CONFIG_TPCE_0r 975
#define EPRE_EDEV_CONFIG_TPCE_10r 976
#define EPRE_EDEV_CONFIG_TPCE_11r 977
#define EPRE_EDEV_CONFIG_TPCE_12r 978
#define EPRE_EDEV_CONFIG_TPCE_13r 979
#define EPRE_EDEV_CONFIG_TPCE_14r 980
#define EPRE_EDEV_CONFIG_TPCE_15r 981
#define EPRE_EDEV_CONFIG_TPCE_16r 982
#define EPRE_EDEV_CONFIG_TPCE_17r 983
#define EPRE_EDEV_CONFIG_TPCE_18r 984
#define EPRE_EDEV_CONFIG_TPCE_19r 985
#define EPRE_EDEV_CONFIG_TPCE_1r 986
#define EPRE_EDEV_CONFIG_TPCE_20r 987
#define EPRE_EDEV_CONFIG_TPCE_21r 988
#define EPRE_EDEV_CONFIG_TPCE_22r 989
#define EPRE_EDEV_CONFIG_TPCE_23r 990
#define EPRE_EDEV_CONFIG_TPCE_24r 991
#define EPRE_EDEV_CONFIG_TPCE_25r 992
#define EPRE_EDEV_CONFIG_TPCE_26r 993
#define EPRE_EDEV_CONFIG_TPCE_27r 994
#define EPRE_EDEV_CONFIG_TPCE_28r 995
#define EPRE_EDEV_CONFIG_TPCE_29r 996
#define EPRE_EDEV_CONFIG_TPCE_2r 997
#define EPRE_EDEV_CONFIG_TPCE_30r 998
#define EPRE_EDEV_CONFIG_TPCE_31r 999
#define EPRE_EDEV_CONFIG_TPCE_32r 1000
#define EPRE_EDEV_CONFIG_TPCE_33r 1001
#define EPRE_EDEV_CONFIG_TPCE_34r 1002
#define EPRE_EDEV_CONFIG_TPCE_35r 1003
#define EPRE_EDEV_CONFIG_TPCE_36r 1004
#define EPRE_EDEV_CONFIG_TPCE_37r 1005
#define EPRE_EDEV_CONFIG_TPCE_38r 1006
#define EPRE_EDEV_CONFIG_TPCE_39r 1007
#define EPRE_EDEV_CONFIG_TPCE_3r 1008
#define EPRE_EDEV_CONFIG_TPCE_4r 1009
#define EPRE_EDEV_CONFIG_TPCE_5r 1010
#define EPRE_EDEV_CONFIG_TPCE_6r 1011
#define EPRE_EDEV_CONFIG_TPCE_7r 1012
#define EPRE_EDEV_CONFIG_TPCE_8r 1013
#define EPRE_EDEV_CONFIG_TPCE_9r 1014
#define EPRE_MPB_DECODE_MPB_FLEX_DEBUG_CAPTUREm 1015
#define EPRE_MPB_DECODE_PDD_PROFILE_TABLEm 1016
#define EPRE_MPB_DECODE_PDD_PROFILE_TABLE_SER_CONTROLr 1017
#define EPRE_MPB_DECODE_RAM_TM_CONTROLr 1018
#define EPRE_PARSER_ZONE_REMAP_FIELD_EXTRACTION_PROFILE_CONTROLm 1019
#define EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_A_TABLEm 1020
#define EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_A_TABLE_SER_CONTROLr 1021
#define EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_B_TABLEm 1022
#define EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_B_TABLE_SER_CONTROLr 1023
#define EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_INDEX_SELr 1024
#define EPRE_PARSER_ZONE_REMAP_RAM_TM_CONTROLr 1025
#define EPRE_PARSER_ZONE_REMAP_ZONE_0_MATCH_ID_ATTRIBUTES_TABLEm 1026
#define EPRE_PARSER_ZONE_REMAP_ZONE_0_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLr 1027
#define EPRE_PARSER_ZONE_REMAP_ZONE_1_MATCH_ID_ATTRIBUTES_TABLEm 1028
#define EPRE_PARSER_ZONE_REMAP_ZONE_1_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLr 1029
#define EPRE_PARSER_ZONE_REMAP_ZONE_2_MATCH_ID_ATTRIBUTES_TABLEm 1030
#define EPRE_PARSER_ZONE_REMAP_ZONE_2_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLr 1031
#define EPRE_PARSER_ZONE_REMAP_ZONE_3_MATCH_ID_ATTRIBUTES_TABLEm 1032
#define EPRE_PARSER_ZONE_REMAP_ZONE_3_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLr 1033
#define EPRE_PARSER_ZONE_REMAP_ZONE_4_MATCH_ID_ATTRIBUTES_TABLEm 1034
#define EPRE_PARSER_ZONE_REMAP_ZONE_4_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLr 1035
#define EPRE_PARSER_ZONE_REMAP_ZONE_EPARSE_EXTRACT_OFFSET_CTRLr 1036
#define EPRE_PARSER_ZONE_REMAP_ZONE_MATCH_ID_ATTRIBUTES_INDEX_SELr 1037
#define EPRE_PARSER_ZONE_REMAP_ZONE_MATCH_ID_CONFIGr 1038
#define EP_DPR_LATENCY_CONFIGr 1039
#define EP_TO_CMIC_INTR_ENABLEr 1040
#define EP_TO_CMIC_INTR_STATUSr 1041
#define ESEC_CONFIGr 1042
#define ESEC_CTRLr 1043
#define ESEC_CW_FIFO_INTRr 1044
#define ESEC_CW_FIFO_STATUSr 1045
#define ESEC_EGRESS_MTU_FOR_MGMT_PKTr 1046
#define ESEC_ERROR_INTR_ENABLEr 1047
#define ESEC_ERROR_INTR_STATUSr 1048
#define ESEC_FIPS_DATA_REG0r 1049
#define ESEC_FIPS_DATA_REG1r 1050
#define ESEC_FIPS_DATA_REGr 1051
#define ESEC_FIPS_ENC_DATA_REG0r 1052
#define ESEC_FIPS_ENC_DATA_REG1r 1053
#define ESEC_FIPS_ENC_DATA_REGr 1054
#define ESEC_FIPS_ICV_REG0r 1055
#define ESEC_FIPS_ICV_REG1r 1056
#define ESEC_FIPS_ICV_REGr 1057
#define ESEC_FIPS_OVR_CONTROLr 1058
#define ESEC_FIPS_OVR_IV_REG0r 1059
#define ESEC_FIPS_OVR_IV_REG1r 1060
#define ESEC_FIPS_OVR_KEY_REG0r 1061
#define ESEC_FIPS_OVR_KEY_REG1r 1062
#define ESEC_FIPS_OVR_KEY_REG2r 1063
#define ESEC_FIPS_OVR_KEY_REG3r 1064
#define ESEC_FIPS_OVR_KEY_REGr 1065
#define ESEC_FIPS_STATUSr 1066
#define ESEC_HASH_TABLE_ECC_STATUSr 1067
#define ESEC_ICF_INTRr 1068
#define ESEC_ICF_STATUSr 1069
#define ESEC_IDF_INTRr 1070
#define ESEC_IDF_STATUSr 1071
#define ESEC_INTR_ENABLEr 1072
#define ESEC_MIB_MISCm 1073
#define ESEC_MIB_MISC_ECC_STATUSr 1074
#define ESEC_MIB_ROLLOVER_FIFOm 1075
#define ESEC_MIB_SAm 1076
#define ESEC_MIB_SA_ECC_STATUSr 1077
#define ESEC_MIB_SCm 1078
#define ESEC_MIB_SC_CTRLm 1079
#define ESEC_MIB_SC_CTRL_ECC_STATUSr 1080
#define ESEC_MIB_SC_ECC_STATUSr 1081
#define ESEC_MIB_SC_UNCTRLm 1082
#define ESEC_MIB_SC_UNCTRL_ECC_STATUSr 1083
#define ESEC_NEW_DEST_PORT_CONFIGr 1084
#define ESEC_ODF_INTRr 1085
#define ESEC_ODF_STATUSr 1086
#define ESEC_PN_THDr 1087
#define ESEC_PN_XPN_THD_MASKr 1088
#define ESEC_PORT_MODE_CREDITr 1089
#define ESEC_SA_EXPIRE_STATUSm 1090
#define ESEC_SA_HASH_TABLEm 1091
#define ESEC_SA_TABLEm 1092
#define ESEC_SA_TABLE_ECC_STATUSr 1093
#define ESEC_SC_TABLEm 1094
#define ESEC_SC_TABLE_ECC_STATUSr 1095
#define ESEC_SPAREr 1096
#define ESEC_STATUSr 1097
#define ESEC_SVTAG_ETYPEr 1098
#define ESEC_TAG_FIFO_INTRr 1099
#define ESEC_TAG_FIFO_STATUSr 1100
#define ESEC_XPN_THDr 1101
#define ETRAP_BITP_PROFILEm 1102
#define ETRAP_BOTP_PROFILEm 1103
#define ETRAP_CTRL_PRE_SELm 1104
#define ETRAP_DEBUG_CTRLr 1105
#define ETRAP_EN_COR_ERR_RPTr 1106
#define ETRAP_EVENT_FIFOm 1107
#define ETRAP_EVENT_FIFO_CTRLr 1108
#define ETRAP_EVENT_FIFO_STATUSr 1109
#define ETRAP_FILTER_0_TABLEm 1110
#define ETRAP_FILTER_1_TABLEm 1111
#define ETRAP_FILTER_2_TABLEm 1112
#define ETRAP_FILTER_3_TABLEm 1113
#define ETRAP_FILT_CFGr 1114
#define ETRAP_FILT_EXCEED_CTRr 1115
#define ETRAP_FILT_THRESHr 1116
#define ETRAP_FLOW_CFGr 1117
#define ETRAP_FLOW_COUNT_LEFT_TABLEm 1118
#define ETRAP_FLOW_COUNT_RIGHT_TABLEm 1119
#define ETRAP_FLOW_CTRL_LEFT_TABLEm 1120
#define ETRAP_FLOW_CTRL_RIGHT_TABLEm 1121
#define ETRAP_FLOW_DETECT_CTRr 1122
#define ETRAP_FLOW_ELEPH_THRESHOLDr 1123
#define ETRAP_FLOW_ELEPH_THR_REDr 1124
#define ETRAP_FLOW_ELEPH_THR_YELr 1125
#define ETRAP_FLOW_HASH_L0_TABLEm 1126
#define ETRAP_FLOW_HASH_L1_TABLEm 1127
#define ETRAP_FLOW_HASH_L2_TABLEm 1128
#define ETRAP_FLOW_HASH_L3_TABLEm 1129
#define ETRAP_FLOW_HASH_L4_TABLEm 1130
#define ETRAP_FLOW_HASH_R0_TABLEm 1131
#define ETRAP_FLOW_HASH_R1_TABLEm 1132
#define ETRAP_FLOW_HASH_R2_TABLEm 1133
#define ETRAP_FLOW_HASH_R3_TABLEm 1134
#define ETRAP_FLOW_HASH_R4_TABLEm 1135
#define ETRAP_FLOW_INS_FAIL_CTRr 1136
#define ETRAP_FLOW_INS_SUCCESS_CTRr 1137
#define ETRAP_FLOW_RESET_THRESHOLDr 1138
#define ETRAP_HW_CONFIGr 1139
#define ETRAP_INTR_ENABLEr 1140
#define ETRAP_INTR_STATUSr 1141
#define ETRAP_MSECr 1142
#define ETRAP_PROC_ENr 1143
#define ETRAP_RAM_TM_CONTROLr 1144
#define ETRAP_SAMPLE_ADDRr 1145
#define ETRAP_SAMPLE_FLOW_COUNT_LEFTm 1146
#define ETRAP_SAMPLE_FLOW_COUNT_RIGHTm 1147
#define ETRAP_SAMPLE_FLOW_CTRL_LEFTm 1148
#define ETRAP_SAMPLE_FLOW_CTRL_RIGHTm 1149
#define ETRAP_SAMPLE_FLOW_HASH_L0m 1150
#define ETRAP_SAMPLE_FLOW_HASH_L1m 1151
#define ETRAP_SAMPLE_FLOW_HASH_L2m 1152
#define ETRAP_SAMPLE_FLOW_HASH_L3m 1153
#define ETRAP_SAMPLE_FLOW_HASH_L4m 1154
#define ETRAP_SAMPLE_FLOW_HASH_R0m 1155
#define ETRAP_SAMPLE_FLOW_HASH_R1m 1156
#define ETRAP_SAMPLE_FLOW_HASH_R2m 1157
#define ETRAP_SAMPLE_FLOW_HASH_R3m 1158
#define ETRAP_SAMPLE_FLOW_HASH_R4m 1159
#define ETRAP_SER_CONTROLr 1160
#define ETRAP_TIMEBASEr 1161
#define ETRAP_USECr 1162
#define FBINIT_EFTA30_CONFIGm 1163
#define FBINIT_IFTA100_CONFIGm 1164
#define FBINIT_IFTA150_CONFIGm 1165
#define FBINIT_IFTA40_CONFIGm 1166
#define FBINIT_IFTA60_CONFIGm 1167
#define FBINIT_IFTA80_CONFIGm 1168
#define FIELD_COMPRESSION_ENGINE_ASSOCIATIVE_MATCH_0m 1169
#define FIELD_COMPRESSION_ENGINE_ASSOCIATIVE_MATCH_1m 1170
#define FIELD_COMPRESSION_ENGINE_BITP_PROFILEm 1171
#define FIELD_COMPRESSION_ENGINE_BOTP_PROFILEm 1172
#define FIELD_COMPRESSION_ENGINE_CTRL_PRE_SELm 1173
#define FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_0m 1174
#define FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_0_SER_CONTROLr 1175
#define FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_1m 1176
#define FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_1_SER_CONTROLr 1177
#define FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_2m 1178
#define FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_2_SER_CONTROLr 1179
#define FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_3m 1180
#define FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_3_SER_CONTROLr 1181
#define FIELD_COMPRESSION_ENGINE_ING_PKT_LENGTH_ADJUST_PROFILEm 1182
#define FIELD_COMPRESSION_ENGINE_RAM_TM_CONTROLr 1183
#define FIELD_COMPRESSION_ENGINE_RANGE_CHECKm 1184
#define FIELD_COMPRESSION_ENGINE_RANGE_CHECK_MASKm 1185
#define FIELD_COMPRESSION_ENGINE_REMAP_OBJECT_TABLE_0m 1186
#define FIELD_COMPRESSION_ENGINE_REMAP_OBJECT_TABLE_0_SER_CONTROLr 1187
#define FIELD_COMPRESSION_ENGINE_REMAP_OBJECT_TABLE_1m 1188
#define FIELD_COMPRESSION_ENGINE_REMAP_OBJECT_TABLE_1_SER_CONTROLr 1189
#define FIELD_MUX2_BITP_PROFILEm 1190
#define FIELD_MUX_CTRL_PRE_SELm 1191
#define FIELD_MUX_PROFILEm 1192
#define FIXED_HVE_IPARSER1_BOTP_PROFILEm 1193
#define FIXED_HVE_IPARSER1_IPV4_DIP_TABLEm 1194
#define FIXED_HVE_IPARSER1_IPV4_SIP_TABLEm 1195
#define FIXED_HVE_IPARSER1_IPV6_DIP_TABLEm 1196
#define FIXED_HVE_IPARSER1_IPV6_SIP_TABLEm 1197
#define FIXED_HVE_IPARSER1_IP_SMALL_BIG_PKT_CHECKr 1198
#define FIXED_HVE_IPARSER1_MACDA_TABLEm 1199
#define FIXED_HVE_IPARSER1_MACSA_TABLEm 1200
#define FIXED_HVE_IPARSER2_BOTP_PROFILEm 1201
#define FIXED_HVE_IPARSER2_IPV4_DIP_TABLEm 1202
#define FIXED_HVE_IPARSER2_IPV4_SIP_TABLEm 1203
#define FIXED_HVE_IPARSER2_IPV6_DIP_TABLEm 1204
#define FIXED_HVE_IPARSER2_IPV6_SIP_TABLEm 1205
#define FIXED_HVE_IPARSER2_IP_SMALL_BIG_PKT_CHECKr 1206
#define FIXED_HVE_IPARSER2_MACDA_TABLEm 1207
#define FIXED_HVE_IPARSER2_MACSA_TABLEm 1208
#define FLEX_CTR_EGR_BITP_PROFILEm 1209
#define FLEX_CTR_EGR_COUNTER_ACTION_ENABLEr 1210
#define FLEX_CTR_EGR_COUNTER_ACTION_TABLE_0m 1211
#define FLEX_CTR_EGR_COUNTER_ACTION_TABLE_1m 1212
#define FLEX_CTR_EGR_COUNTER_ARG_PROFILE_TABLEm 1213
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_0m 1214
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_1m 1215
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_2m 1216
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_3m 1217
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_4m 1218
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_5m 1219
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_6m 1220
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_7m 1221
#define FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLEr 1222
#define FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLEm 1223
#define FLEX_CTR_EGR_COUNTER_SHIFT_MASK_PROFILE_TABLEm 1224
#define FLEX_CTR_EGR_COUNTER_TABLE_0m 1225
#define FLEX_CTR_EGR_COUNTER_TABLE_0_SER_CONTROLr 1226
#define FLEX_CTR_EGR_COUNTER_TABLE_1m 1227
#define FLEX_CTR_EGR_COUNTER_TABLE_1_SER_CONTROLr 1228
#define FLEX_CTR_EGR_COUNTER_TABLE_2m 1229
#define FLEX_CTR_EGR_COUNTER_TABLE_2_SER_CONTROLr 1230
#define FLEX_CTR_EGR_COUNTER_TABLE_3m 1231
#define FLEX_CTR_EGR_COUNTER_TABLE_3_SER_CONTROLr 1232
#define FLEX_CTR_EGR_COUNTER_TABLE_4m 1233
#define FLEX_CTR_EGR_COUNTER_TABLE_4_SER_CONTROLr 1234
#define FLEX_CTR_EGR_COUNTER_TABLE_5m 1235
#define FLEX_CTR_EGR_COUNTER_TABLE_5_SER_CONTROLr 1236
#define FLEX_CTR_EGR_COUNTER_TABLE_6m 1237
#define FLEX_CTR_EGR_COUNTER_TABLE_6_SER_CONTROLr 1238
#define FLEX_CTR_EGR_COUNTER_TABLE_7m 1239
#define FLEX_CTR_EGR_COUNTER_TABLE_7_SER_CONTROLr 1240
#define FLEX_CTR_EGR_COUNTER_TRIGGER_ACTIVEr 1241
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_0r 1242
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_10r 1243
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_11r 1244
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_12r 1245
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_13r 1246
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_14r 1247
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_15r 1248
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_16r 1249
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_17r 1250
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_18r 1251
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_19r 1252
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_1r 1253
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_20r 1254
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_21r 1255
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_22r 1256
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_23r 1257
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_24r 1258
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_25r 1259
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_26r 1260
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_27r 1261
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_28r 1262
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_29r 1263
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_2r 1264
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_30r 1265
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_31r 1266
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_32r 1267
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_33r 1268
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_34r 1269
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_35r 1270
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_36r 1271
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_37r 1272
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_38r 1273
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_39r 1274
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_3r 1275
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_40r 1276
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_41r 1277
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_42r 1278
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_43r 1279
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_44r 1280
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_45r 1281
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_46r 1282
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_47r 1283
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_48r 1284
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_49r 1285
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_4r 1286
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_50r 1287
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_51r 1288
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_52r 1289
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_53r 1290
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_54r 1291
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_55r 1292
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_56r 1293
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_57r 1294
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_58r 1295
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_59r 1296
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_5r 1297
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_60r 1298
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_61r 1299
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_62r 1300
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_63r 1301
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_6r 1302
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_7r 1303
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_8r 1304
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_9r 1305
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_0r 1306
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_1r 1307
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_2r 1308
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_3r 1309
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_4r 1310
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_5r 1311
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_6r 1312
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_7r 1313
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_0r 1314
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_1r 1315
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_2r 1316
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_3r 1317
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_4r 1318
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_5r 1319
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_6r 1320
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_7r 1321
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_0r 1322
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_1r 1323
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_2r 1324
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_3r 1325
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_4r 1326
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_5r 1327
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_6r 1328
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_7r 1329
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_0r 1330
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_1r 1331
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_2r 1332
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_3r 1333
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_4r 1334
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_5r 1335
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_6r 1336
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_7r 1337
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_0r 1338
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_1r 1339
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_2r 1340
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_3r 1341
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_4r 1342
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_5r 1343
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_6r 1344
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_7r 1345
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_0r 1346
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_1r 1347
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_2r 1348
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_3r 1349
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_4r 1350
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_5r 1351
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_6r 1352
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_7r 1353
#define FLEX_CTR_EGR_FC_ACTION_MISCONFIG_COUNTERr 1354
#define FLEX_CTR_EGR_FC_TOO_MANY_ACTIONS_COUNTERr 1355
#define FLEX_CTR_EGR_GROUP_ACTION_0r 1356
#define FLEX_CTR_EGR_GROUP_ACTION_1r 1357
#define FLEX_CTR_EGR_GROUP_ACTION_2r 1358
#define FLEX_CTR_EGR_GROUP_ACTION_3r 1359
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_0r 1360
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_1r 1361
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_2r 1362
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_3r 1363
#define FLEX_CTR_EGR_OBJECT_QUANTIZATION_CTRLr 1364
#define FLEX_CTR_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGm 1365
#define FLEX_CTR_EGR_RAM_TM_CONTROLr 1366
#define FLEX_CTR_ING_BITP_PROFILEm 1367
#define FLEX_CTR_ING_COUNTER_ACTION_ENABLEr 1368
#define FLEX_CTR_ING_COUNTER_ACTION_TABLE_0m 1369
#define FLEX_CTR_ING_COUNTER_ACTION_TABLE_1m 1370
#define FLEX_CTR_ING_COUNTER_ARG_PROFILE_TABLEm 1371
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_0m 1372
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_10m 1373
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_11m 1374
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_1m 1375
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_2m 1376
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_3m 1377
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_4m 1378
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_5m 1379
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_6m 1380
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_7m 1381
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_8m 1382
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_9m 1383
#define FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_ENABLEr 1384
#define FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_TABLEm 1385
#define FLEX_CTR_ING_COUNTER_SHIFT_MASK_PROFILE_TABLEm 1386
#define FLEX_CTR_ING_COUNTER_TABLE_0m 1387
#define FLEX_CTR_ING_COUNTER_TABLE_0_SER_CONTROLr 1388
#define FLEX_CTR_ING_COUNTER_TABLE_10m 1389
#define FLEX_CTR_ING_COUNTER_TABLE_10_SER_CONTROLr 1390
#define FLEX_CTR_ING_COUNTER_TABLE_11m 1391
#define FLEX_CTR_ING_COUNTER_TABLE_11_SER_CONTROLr 1392
#define FLEX_CTR_ING_COUNTER_TABLE_12m 1393
#define FLEX_CTR_ING_COUNTER_TABLE_12_SER_CONTROLr 1394
#define FLEX_CTR_ING_COUNTER_TABLE_13m 1395
#define FLEX_CTR_ING_COUNTER_TABLE_13_SER_CONTROLr 1396
#define FLEX_CTR_ING_COUNTER_TABLE_14m 1397
#define FLEX_CTR_ING_COUNTER_TABLE_14_SER_CONTROLr 1398
#define FLEX_CTR_ING_COUNTER_TABLE_15m 1399
#define FLEX_CTR_ING_COUNTER_TABLE_15_SER_CONTROLr 1400
#define FLEX_CTR_ING_COUNTER_TABLE_16m 1401
#define FLEX_CTR_ING_COUNTER_TABLE_16_SER_CONTROLr 1402
#define FLEX_CTR_ING_COUNTER_TABLE_17m 1403
#define FLEX_CTR_ING_COUNTER_TABLE_17_SER_CONTROLr 1404
#define FLEX_CTR_ING_COUNTER_TABLE_18m 1405
#define FLEX_CTR_ING_COUNTER_TABLE_18_SER_CONTROLr 1406
#define FLEX_CTR_ING_COUNTER_TABLE_19m 1407
#define FLEX_CTR_ING_COUNTER_TABLE_19_SER_CONTROLr 1408
#define FLEX_CTR_ING_COUNTER_TABLE_1m 1409
#define FLEX_CTR_ING_COUNTER_TABLE_1_SER_CONTROLr 1410
#define FLEX_CTR_ING_COUNTER_TABLE_2m 1411
#define FLEX_CTR_ING_COUNTER_TABLE_2_SER_CONTROLr 1412
#define FLEX_CTR_ING_COUNTER_TABLE_3m 1413
#define FLEX_CTR_ING_COUNTER_TABLE_3_SER_CONTROLr 1414
#define FLEX_CTR_ING_COUNTER_TABLE_4m 1415
#define FLEX_CTR_ING_COUNTER_TABLE_4_SER_CONTROLr 1416
#define FLEX_CTR_ING_COUNTER_TABLE_5m 1417
#define FLEX_CTR_ING_COUNTER_TABLE_5_SER_CONTROLr 1418
#define FLEX_CTR_ING_COUNTER_TABLE_6m 1419
#define FLEX_CTR_ING_COUNTER_TABLE_6_SER_CONTROLr 1420
#define FLEX_CTR_ING_COUNTER_TABLE_7m 1421
#define FLEX_CTR_ING_COUNTER_TABLE_7_SER_CONTROLr 1422
#define FLEX_CTR_ING_COUNTER_TABLE_8m 1423
#define FLEX_CTR_ING_COUNTER_TABLE_8_SER_CONTROLr 1424
#define FLEX_CTR_ING_COUNTER_TABLE_9m 1425
#define FLEX_CTR_ING_COUNTER_TABLE_9_SER_CONTROLr 1426
#define FLEX_CTR_ING_COUNTER_TRIGGER_ACTIVEr 1427
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_0r 1428
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_10r 1429
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_11r 1430
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_12r 1431
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_13r 1432
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_14r 1433
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_15r 1434
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_16r 1435
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_17r 1436
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_18r 1437
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_19r 1438
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_1r 1439
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_20r 1440
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_21r 1441
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_22r 1442
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_23r 1443
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_24r 1444
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_25r 1445
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_26r 1446
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_27r 1447
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_28r 1448
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_29r 1449
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_2r 1450
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_30r 1451
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_31r 1452
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_32r 1453
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_33r 1454
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_34r 1455
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_35r 1456
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_36r 1457
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_37r 1458
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_38r 1459
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_39r 1460
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_3r 1461
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_40r 1462
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_41r 1463
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_42r 1464
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_43r 1465
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_44r 1466
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_45r 1467
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_46r 1468
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_47r 1469
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_48r 1470
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_49r 1471
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_4r 1472
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_50r 1473
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_51r 1474
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_52r 1475
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_53r 1476
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_54r 1477
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_55r 1478
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_56r 1479
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_57r 1480
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_58r 1481
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_59r 1482
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_5r 1483
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_60r 1484
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_61r 1485
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_62r 1486
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_63r 1487
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_6r 1488
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_7r 1489
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_8r 1490
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_9r 1491
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_0r 1492
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_10r 1493
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_11r 1494
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_12r 1495
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_13r 1496
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_14r 1497
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_15r 1498
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_16r 1499
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_17r 1500
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_18r 1501
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_19r 1502
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_1r 1503
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_2r 1504
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_3r 1505
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_4r 1506
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_5r 1507
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_6r 1508
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_7r 1509
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_8r 1510
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_9r 1511
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_0r 1512
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_10r 1513
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_11r 1514
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_12r 1515
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_13r 1516
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_14r 1517
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_15r 1518
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_16r 1519
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_17r 1520
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_18r 1521
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_19r 1522
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_1r 1523
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_2r 1524
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_3r 1525
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_4r 1526
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_5r 1527
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_6r 1528
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_7r 1529
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_8r 1530
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_9r 1531
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_0r 1532
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_10r 1533
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_11r 1534
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_12r 1535
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_13r 1536
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_14r 1537
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_15r 1538
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_16r 1539
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_17r 1540
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_18r 1541
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_19r 1542
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_1r 1543
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_2r 1544
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_3r 1545
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_4r 1546
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_5r 1547
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_6r 1548
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_7r 1549
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_8r 1550
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_9r 1551
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_0r 1552
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_10r 1553
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_11r 1554
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_12r 1555
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_13r 1556
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_14r 1557
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_15r 1558
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_16r 1559
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_17r 1560
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_18r 1561
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_19r 1562
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_1r 1563
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_2r 1564
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_3r 1565
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_4r 1566
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_5r 1567
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_6r 1568
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_7r 1569
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_8r 1570
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_9r 1571
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_0r 1572
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_10r 1573
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_11r 1574
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_12r 1575
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_13r 1576
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_14r 1577
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_15r 1578
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_16r 1579
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_17r 1580
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_18r 1581
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_19r 1582
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_1r 1583
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_2r 1584
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_3r 1585
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_4r 1586
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_5r 1587
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_6r 1588
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_7r 1589
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_8r 1590
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_9r 1591
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_0r 1592
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_10r 1593
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_11r 1594
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_12r 1595
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_13r 1596
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_14r 1597
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_15r 1598
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_16r 1599
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_17r 1600
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_18r 1601
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_19r 1602
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_1r 1603
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_2r 1604
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_3r 1605
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_4r 1606
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_5r 1607
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_6r 1608
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_7r 1609
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_8r 1610
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_9r 1611
#define FLEX_CTR_ING_FC_ACTION_MISCONFIG_COUNTERr 1612
#define FLEX_CTR_ING_FC_TOO_MANY_ACTIONS_COUNTERr 1613
#define FLEX_CTR_ING_GROUP_ACTION_0r 1614
#define FLEX_CTR_ING_GROUP_ACTION_1r 1615
#define FLEX_CTR_ING_GROUP_ACTION_2r 1616
#define FLEX_CTR_ING_GROUP_ACTION_3r 1617
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_0r 1618
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_1r 1619
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_2r 1620
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_3r 1621
#define FLEX_CTR_ING_OBJECT_QUANTIZATION_CTRLr 1622
#define FLEX_CTR_ING_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGm 1623
#define FLEX_CTR_ING_RAM_TM_CONTROLr 1624
#define FLEX_CTR_ST_EGR0_BITP_PROFILEm 1625
#define FLEX_CTR_ST_EGR0_BOTP_PROFILEm 1626
#define FLEX_CTR_ST_EGR0_COUNTER_ACTION_ENABLEr 1627
#define FLEX_CTR_ST_EGR0_COUNTER_ACTION_TABLE_0m 1628
#define FLEX_CTR_ST_EGR0_COUNTER_ACTION_TABLE_1m 1629
#define FLEX_CTR_ST_EGR0_COUNTER_ARG_PROFILE_TABLEm 1630
#define FLEX_CTR_ST_EGR0_COUNTER_POOL_SHADOW_POOL_MAP_ENABLEr 1631
#define FLEX_CTR_ST_EGR0_COUNTER_POOL_SHADOW_POOL_MAP_TABLEm 1632
#define FLEX_CTR_ST_EGR0_COUNTER_SHIFT_MASK_PROFILE_TABLEm 1633
#define FLEX_CTR_ST_EGR0_COUNTER_TABLE_0m 1634
#define FLEX_CTR_ST_EGR0_COUNTER_TABLE_0_SER_CONTROLr 1635
#define FLEX_CTR_ST_EGR0_COUNTER_TABLE_1m 1636
#define FLEX_CTR_ST_EGR0_COUNTER_TABLE_1_SER_CONTROLr 1637
#define FLEX_CTR_ST_EGR0_COUNTER_TABLE_2m 1638
#define FLEX_CTR_ST_EGR0_COUNTER_TABLE_2_SER_CONTROLr 1639
#define FLEX_CTR_ST_EGR0_COUNTER_TABLE_3m 1640
#define FLEX_CTR_ST_EGR0_COUNTER_TABLE_3_SER_CONTROLr 1641
#define FLEX_CTR_ST_EGR0_COUNTER_TRIGGER_ACTIVEr 1642
#define FLEX_CTR_ST_EGR0_COUNTER_TRIGGER_STATE_0r 1643
#define FLEX_CTR_ST_EGR0_COUNTER_TRIGGER_STATE_10r 1644
#define FLEX_CTR_ST_EGR0_COUNTER_TRIGGER_STATE_11r 1645
#define FLEX_CTR_ST_EGR0_COUNTER_TRIGGER_STATE_12r 1646
#define FLEX_CTR_ST_EGR0_COUNTER_TRIGGER_STATE_13r 1647
#define FLEX_CTR_ST_EGR0_COUNTER_TRIGGER_STATE_14r 1648
#define FLEX_CTR_ST_EGR0_COUNTER_TRIGGER_STATE_15r 1649
#define FLEX_CTR_ST_EGR0_COUNTER_TRIGGER_STATE_1r 1650
#define FLEX_CTR_ST_EGR0_COUNTER_TRIGGER_STATE_2r 1651
#define FLEX_CTR_ST_EGR0_COUNTER_TRIGGER_STATE_3r 1652
#define FLEX_CTR_ST_EGR0_COUNTER_TRIGGER_STATE_4r 1653
#define FLEX_CTR_ST_EGR0_COUNTER_TRIGGER_STATE_5r 1654
#define FLEX_CTR_ST_EGR0_COUNTER_TRIGGER_STATE_6r 1655
#define FLEX_CTR_ST_EGR0_COUNTER_TRIGGER_STATE_7r 1656
#define FLEX_CTR_ST_EGR0_COUNTER_TRIGGER_STATE_8r 1657
#define FLEX_CTR_ST_EGR0_COUNTER_TRIGGER_STATE_9r 1658
#define FLEX_CTR_ST_EGR0_COUNTER_UPDATE_CONTROL_POOL_0r 1659
#define FLEX_CTR_ST_EGR0_COUNTER_UPDATE_CONTROL_POOL_1r 1660
#define FLEX_CTR_ST_EGR0_COUNTER_UPDATE_CONTROL_POOL_2r 1661
#define FLEX_CTR_ST_EGR0_COUNTER_UPDATE_CONTROL_POOL_3r 1662
#define FLEX_CTR_ST_EGR0_FC_ACTION_MISCONFIG_COUNTERr 1663
#define FLEX_CTR_ST_EGR0_FC_TOO_MANY_ACTIONS_COUNTERr 1664
#define FLEX_CTR_ST_EGR0_GROUP_ACTION_0r 1665
#define FLEX_CTR_ST_EGR0_GROUP_ACTION_1r 1666
#define FLEX_CTR_ST_EGR0_GROUP_ACTION_2r 1667
#define FLEX_CTR_ST_EGR0_GROUP_ACTION_3r 1668
#define FLEX_CTR_ST_EGR0_GROUP_ACTION_BITMAP_0r 1669
#define FLEX_CTR_ST_EGR0_GROUP_ACTION_BITMAP_1r 1670
#define FLEX_CTR_ST_EGR0_GROUP_ACTION_BITMAP_2r 1671
#define FLEX_CTR_ST_EGR0_GROUP_ACTION_BITMAP_3r 1672
#define FLEX_CTR_ST_EGR0_OBJECT_QUANTIZATION_CTRLr 1673
#define FLEX_CTR_ST_EGR0_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGm 1674
#define FLEX_CTR_ST_EGR0_RAM_TM_CONTROLr 1675
#define FLEX_CTR_ST_EGR0_TRUTH_TABLE_0_POOL_0m 1676
#define FLEX_CTR_ST_EGR0_TRUTH_TABLE_0_POOL_1m 1677
#define FLEX_CTR_ST_EGR0_TRUTH_TABLE_0_POOL_2m 1678
#define FLEX_CTR_ST_EGR0_TRUTH_TABLE_0_POOL_3m 1679
#define FLEX_CTR_ST_EGR0_TRUTH_TABLE_1_POOL_0m 1680
#define FLEX_CTR_ST_EGR0_TRUTH_TABLE_1_POOL_1m 1681
#define FLEX_CTR_ST_EGR0_TRUTH_TABLE_1_POOL_2m 1682
#define FLEX_CTR_ST_EGR0_TRUTH_TABLE_1_POOL_3m 1683
#define FLEX_CTR_ST_EGR0_TRUTH_TABLE_2_POOL_0m 1684
#define FLEX_CTR_ST_EGR0_TRUTH_TABLE_2_POOL_1m 1685
#define FLEX_CTR_ST_EGR0_TRUTH_TABLE_2_POOL_2m 1686
#define FLEX_CTR_ST_EGR0_TRUTH_TABLE_2_POOL_3m 1687
#define FLEX_CTR_ST_EGR0_TRUTH_TABLE_3_POOL_0m 1688
#define FLEX_CTR_ST_EGR0_TRUTH_TABLE_3_POOL_1m 1689
#define FLEX_CTR_ST_EGR0_TRUTH_TABLE_3_POOL_2m 1690
#define FLEX_CTR_ST_EGR0_TRUTH_TABLE_3_POOL_3m 1691
#define FLEX_CTR_ST_EGR1_BITP_PROFILEm 1692
#define FLEX_CTR_ST_EGR1_BOTP_PROFILEm 1693
#define FLEX_CTR_ST_EGR1_COUNTER_ACTION_ENABLEr 1694
#define FLEX_CTR_ST_EGR1_COUNTER_ACTION_TABLE_0m 1695
#define FLEX_CTR_ST_EGR1_COUNTER_ACTION_TABLE_1m 1696
#define FLEX_CTR_ST_EGR1_COUNTER_ARG_PROFILE_TABLEm 1697
#define FLEX_CTR_ST_EGR1_COUNTER_POOL_SHADOW_POOL_MAP_ENABLEr 1698
#define FLEX_CTR_ST_EGR1_COUNTER_POOL_SHADOW_POOL_MAP_TABLEm 1699
#define FLEX_CTR_ST_EGR1_COUNTER_SHIFT_MASK_PROFILE_TABLEm 1700
#define FLEX_CTR_ST_EGR1_COUNTER_TABLE_0m 1701
#define FLEX_CTR_ST_EGR1_COUNTER_TABLE_0_SER_CONTROLr 1702
#define FLEX_CTR_ST_EGR1_COUNTER_TABLE_1m 1703
#define FLEX_CTR_ST_EGR1_COUNTER_TABLE_1_SER_CONTROLr 1704
#define FLEX_CTR_ST_EGR1_COUNTER_TABLE_2m 1705
#define FLEX_CTR_ST_EGR1_COUNTER_TABLE_2_SER_CONTROLr 1706
#define FLEX_CTR_ST_EGR1_COUNTER_TABLE_3m 1707
#define FLEX_CTR_ST_EGR1_COUNTER_TABLE_3_SER_CONTROLr 1708
#define FLEX_CTR_ST_EGR1_COUNTER_TRIGGER_ACTIVEr 1709
#define FLEX_CTR_ST_EGR1_COUNTER_TRIGGER_STATE_0r 1710
#define FLEX_CTR_ST_EGR1_COUNTER_TRIGGER_STATE_10r 1711
#define FLEX_CTR_ST_EGR1_COUNTER_TRIGGER_STATE_11r 1712
#define FLEX_CTR_ST_EGR1_COUNTER_TRIGGER_STATE_12r 1713
#define FLEX_CTR_ST_EGR1_COUNTER_TRIGGER_STATE_13r 1714
#define FLEX_CTR_ST_EGR1_COUNTER_TRIGGER_STATE_14r 1715
#define FLEX_CTR_ST_EGR1_COUNTER_TRIGGER_STATE_15r 1716
#define FLEX_CTR_ST_EGR1_COUNTER_TRIGGER_STATE_1r 1717
#define FLEX_CTR_ST_EGR1_COUNTER_TRIGGER_STATE_2r 1718
#define FLEX_CTR_ST_EGR1_COUNTER_TRIGGER_STATE_3r 1719
#define FLEX_CTR_ST_EGR1_COUNTER_TRIGGER_STATE_4r 1720
#define FLEX_CTR_ST_EGR1_COUNTER_TRIGGER_STATE_5r 1721
#define FLEX_CTR_ST_EGR1_COUNTER_TRIGGER_STATE_6r 1722
#define FLEX_CTR_ST_EGR1_COUNTER_TRIGGER_STATE_7r 1723
#define FLEX_CTR_ST_EGR1_COUNTER_TRIGGER_STATE_8r 1724
#define FLEX_CTR_ST_EGR1_COUNTER_TRIGGER_STATE_9r 1725
#define FLEX_CTR_ST_EGR1_COUNTER_UPDATE_CONTROL_POOL_0r 1726
#define FLEX_CTR_ST_EGR1_COUNTER_UPDATE_CONTROL_POOL_1r 1727
#define FLEX_CTR_ST_EGR1_COUNTER_UPDATE_CONTROL_POOL_2r 1728
#define FLEX_CTR_ST_EGR1_COUNTER_UPDATE_CONTROL_POOL_3r 1729
#define FLEX_CTR_ST_EGR1_FC_ACTION_MISCONFIG_COUNTERr 1730
#define FLEX_CTR_ST_EGR1_FC_TOO_MANY_ACTIONS_COUNTERr 1731
#define FLEX_CTR_ST_EGR1_GROUP_ACTION_0r 1732
#define FLEX_CTR_ST_EGR1_GROUP_ACTION_1r 1733
#define FLEX_CTR_ST_EGR1_GROUP_ACTION_2r 1734
#define FLEX_CTR_ST_EGR1_GROUP_ACTION_3r 1735
#define FLEX_CTR_ST_EGR1_GROUP_ACTION_BITMAP_0r 1736
#define FLEX_CTR_ST_EGR1_GROUP_ACTION_BITMAP_1r 1737
#define FLEX_CTR_ST_EGR1_GROUP_ACTION_BITMAP_2r 1738
#define FLEX_CTR_ST_EGR1_GROUP_ACTION_BITMAP_3r 1739
#define FLEX_CTR_ST_EGR1_OBJECT_QUANTIZATION_CTRLr 1740
#define FLEX_CTR_ST_EGR1_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGm 1741
#define FLEX_CTR_ST_EGR1_RAM_TM_CONTROLr 1742
#define FLEX_CTR_ST_EGR1_TRUTH_TABLE_0_POOL_0m 1743
#define FLEX_CTR_ST_EGR1_TRUTH_TABLE_0_POOL_1m 1744
#define FLEX_CTR_ST_EGR1_TRUTH_TABLE_0_POOL_2m 1745
#define FLEX_CTR_ST_EGR1_TRUTH_TABLE_0_POOL_3m 1746
#define FLEX_CTR_ST_EGR1_TRUTH_TABLE_1_POOL_0m 1747
#define FLEX_CTR_ST_EGR1_TRUTH_TABLE_1_POOL_1m 1748
#define FLEX_CTR_ST_EGR1_TRUTH_TABLE_1_POOL_2m 1749
#define FLEX_CTR_ST_EGR1_TRUTH_TABLE_1_POOL_3m 1750
#define FLEX_CTR_ST_EGR1_TRUTH_TABLE_2_POOL_0m 1751
#define FLEX_CTR_ST_EGR1_TRUTH_TABLE_2_POOL_1m 1752
#define FLEX_CTR_ST_EGR1_TRUTH_TABLE_2_POOL_2m 1753
#define FLEX_CTR_ST_EGR1_TRUTH_TABLE_2_POOL_3m 1754
#define FLEX_CTR_ST_EGR1_TRUTH_TABLE_3_POOL_0m 1755
#define FLEX_CTR_ST_EGR1_TRUTH_TABLE_3_POOL_1m 1756
#define FLEX_CTR_ST_EGR1_TRUTH_TABLE_3_POOL_2m 1757
#define FLEX_CTR_ST_EGR1_TRUTH_TABLE_3_POOL_3m 1758
#define FLEX_CTR_ST_ING0_BITP_PROFILEm 1759
#define FLEX_CTR_ST_ING0_BOTP_PROFILEm 1760
#define FLEX_CTR_ST_ING0_COUNTER_ACTION_ENABLEr 1761
#define FLEX_CTR_ST_ING0_COUNTER_ACTION_TABLE_0m 1762
#define FLEX_CTR_ST_ING0_COUNTER_ACTION_TABLE_1m 1763
#define FLEX_CTR_ST_ING0_COUNTER_ARG_PROFILE_TABLEm 1764
#define FLEX_CTR_ST_ING0_COUNTER_POOL_SHADOW_POOL_MAP_ENABLEr 1765
#define FLEX_CTR_ST_ING0_COUNTER_POOL_SHADOW_POOL_MAP_TABLEm 1766
#define FLEX_CTR_ST_ING0_COUNTER_SHIFT_MASK_PROFILE_TABLEm 1767
#define FLEX_CTR_ST_ING0_COUNTER_TABLE_0m 1768
#define FLEX_CTR_ST_ING0_COUNTER_TABLE_0_SER_CONTROLr 1769
#define FLEX_CTR_ST_ING0_COUNTER_TABLE_1m 1770
#define FLEX_CTR_ST_ING0_COUNTER_TABLE_1_SER_CONTROLr 1771
#define FLEX_CTR_ST_ING0_COUNTER_TABLE_2m 1772
#define FLEX_CTR_ST_ING0_COUNTER_TABLE_2_SER_CONTROLr 1773
#define FLEX_CTR_ST_ING0_COUNTER_TABLE_3m 1774
#define FLEX_CTR_ST_ING0_COUNTER_TABLE_3_SER_CONTROLr 1775
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_ACTIVEr 1776
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_0r 1777
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_10r 1778
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_11r 1779
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_12r 1780
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_13r 1781
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_14r 1782
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_15r 1783
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_1r 1784
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_2r 1785
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_3r 1786
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_4r 1787
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_5r 1788
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_6r 1789
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_7r 1790
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_8r 1791
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_9r 1792
#define FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_0r 1793
#define FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_1r 1794
#define FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_2r 1795
#define FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_3r 1796
#define FLEX_CTR_ST_ING0_FC_ACTION_MISCONFIG_COUNTERr 1797
#define FLEX_CTR_ST_ING0_FC_TOO_MANY_ACTIONS_COUNTERr 1798
#define FLEX_CTR_ST_ING0_GROUP_ACTION_0r 1799
#define FLEX_CTR_ST_ING0_GROUP_ACTION_1r 1800
#define FLEX_CTR_ST_ING0_GROUP_ACTION_2r 1801
#define FLEX_CTR_ST_ING0_GROUP_ACTION_3r 1802
#define FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_0r 1803
#define FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_1r 1804
#define FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_2r 1805
#define FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_3r 1806
#define FLEX_CTR_ST_ING0_OBJECT_QUANTIZATION_CTRLr 1807
#define FLEX_CTR_ST_ING0_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGm 1808
#define FLEX_CTR_ST_ING0_RAM_TM_CONTROLr 1809
#define FLEX_CTR_ST_ING0_TRUTH_TABLE_0_POOL_0m 1810
#define FLEX_CTR_ST_ING0_TRUTH_TABLE_0_POOL_1m 1811
#define FLEX_CTR_ST_ING0_TRUTH_TABLE_0_POOL_2m 1812
#define FLEX_CTR_ST_ING0_TRUTH_TABLE_0_POOL_3m 1813
#define FLEX_CTR_ST_ING0_TRUTH_TABLE_1_POOL_0m 1814
#define FLEX_CTR_ST_ING0_TRUTH_TABLE_1_POOL_1m 1815
#define FLEX_CTR_ST_ING0_TRUTH_TABLE_1_POOL_2m 1816
#define FLEX_CTR_ST_ING0_TRUTH_TABLE_1_POOL_3m 1817
#define FLEX_CTR_ST_ING0_TRUTH_TABLE_2_POOL_0m 1818
#define FLEX_CTR_ST_ING0_TRUTH_TABLE_2_POOL_1m 1819
#define FLEX_CTR_ST_ING0_TRUTH_TABLE_2_POOL_2m 1820
#define FLEX_CTR_ST_ING0_TRUTH_TABLE_2_POOL_3m 1821
#define FLEX_CTR_ST_ING0_TRUTH_TABLE_3_POOL_0m 1822
#define FLEX_CTR_ST_ING0_TRUTH_TABLE_3_POOL_1m 1823
#define FLEX_CTR_ST_ING0_TRUTH_TABLE_3_POOL_2m 1824
#define FLEX_CTR_ST_ING0_TRUTH_TABLE_3_POOL_3m 1825
#define FLEX_CTR_ST_ING1_BITP_PROFILEm 1826
#define FLEX_CTR_ST_ING1_BOTP_PROFILEm 1827
#define FLEX_CTR_ST_ING1_COUNTER_ACTION_ENABLEr 1828
#define FLEX_CTR_ST_ING1_COUNTER_ACTION_TABLE_0m 1829
#define FLEX_CTR_ST_ING1_COUNTER_ACTION_TABLE_1m 1830
#define FLEX_CTR_ST_ING1_COUNTER_ARG_PROFILE_TABLEm 1831
#define FLEX_CTR_ST_ING1_COUNTER_POOL_SHADOW_POOL_MAP_ENABLEr 1832
#define FLEX_CTR_ST_ING1_COUNTER_POOL_SHADOW_POOL_MAP_TABLEm 1833
#define FLEX_CTR_ST_ING1_COUNTER_SHIFT_MASK_PROFILE_TABLEm 1834
#define FLEX_CTR_ST_ING1_COUNTER_TABLE_0m 1835
#define FLEX_CTR_ST_ING1_COUNTER_TABLE_0_SER_CONTROLr 1836
#define FLEX_CTR_ST_ING1_COUNTER_TABLE_1m 1837
#define FLEX_CTR_ST_ING1_COUNTER_TABLE_1_SER_CONTROLr 1838
#define FLEX_CTR_ST_ING1_COUNTER_TABLE_2m 1839
#define FLEX_CTR_ST_ING1_COUNTER_TABLE_2_SER_CONTROLr 1840
#define FLEX_CTR_ST_ING1_COUNTER_TABLE_3m 1841
#define FLEX_CTR_ST_ING1_COUNTER_TABLE_3_SER_CONTROLr 1842
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_ACTIVEr 1843
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_0r 1844
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_10r 1845
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_11r 1846
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_12r 1847
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_13r 1848
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_14r 1849
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_15r 1850
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_1r 1851
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_2r 1852
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_3r 1853
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_4r 1854
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_5r 1855
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_6r 1856
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_7r 1857
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_8r 1858
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_9r 1859
#define FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_0r 1860
#define FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_1r 1861
#define FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_2r 1862
#define FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_3r 1863
#define FLEX_CTR_ST_ING1_FC_ACTION_MISCONFIG_COUNTERr 1864
#define FLEX_CTR_ST_ING1_FC_TOO_MANY_ACTIONS_COUNTERr 1865
#define FLEX_CTR_ST_ING1_GROUP_ACTION_0r 1866
#define FLEX_CTR_ST_ING1_GROUP_ACTION_1r 1867
#define FLEX_CTR_ST_ING1_GROUP_ACTION_2r 1868
#define FLEX_CTR_ST_ING1_GROUP_ACTION_3r 1869
#define FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_0r 1870
#define FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_1r 1871
#define FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_2r 1872
#define FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_3r 1873
#define FLEX_CTR_ST_ING1_OBJECT_QUANTIZATION_CTRLr 1874
#define FLEX_CTR_ST_ING1_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGm 1875
#define FLEX_CTR_ST_ING1_RAM_TM_CONTROLr 1876
#define FLEX_CTR_ST_ING1_TRUTH_TABLE_0_POOL_0m 1877
#define FLEX_CTR_ST_ING1_TRUTH_TABLE_0_POOL_1m 1878
#define FLEX_CTR_ST_ING1_TRUTH_TABLE_0_POOL_2m 1879
#define FLEX_CTR_ST_ING1_TRUTH_TABLE_0_POOL_3m 1880
#define FLEX_CTR_ST_ING1_TRUTH_TABLE_1_POOL_0m 1881
#define FLEX_CTR_ST_ING1_TRUTH_TABLE_1_POOL_1m 1882
#define FLEX_CTR_ST_ING1_TRUTH_TABLE_1_POOL_2m 1883
#define FLEX_CTR_ST_ING1_TRUTH_TABLE_1_POOL_3m 1884
#define FLEX_CTR_ST_ING1_TRUTH_TABLE_2_POOL_0m 1885
#define FLEX_CTR_ST_ING1_TRUTH_TABLE_2_POOL_1m 1886
#define FLEX_CTR_ST_ING1_TRUTH_TABLE_2_POOL_2m 1887
#define FLEX_CTR_ST_ING1_TRUTH_TABLE_2_POOL_3m 1888
#define FLEX_CTR_ST_ING1_TRUTH_TABLE_3_POOL_0m 1889
#define FLEX_CTR_ST_ING1_TRUTH_TABLE_3_POOL_1m 1890
#define FLEX_CTR_ST_ING1_TRUTH_TABLE_3_POOL_2m 1891
#define FLEX_CTR_ST_ING1_TRUTH_TABLE_3_POOL_3m 1892
#define FLEX_DIGEST_HASH_BITP_PROFILEm 1893
#define FLEX_DIGEST_HASH_BOTP_PROFILEm 1894
#define FLEX_DIGEST_HASH_HASH_CONFIGm 1895
#define FLEX_DIGEST_HASH_VH_INIT_Ar 1896
#define FLEX_DIGEST_HASH_VH_INIT_Br 1897
#define FLEX_DIGEST_HASH_VH_INIT_Cr 1898
#define FLEX_DIGEST_HASH_XOR_SALTS_A_0r 1899
#define FLEX_DIGEST_HASH_XOR_SALTS_A_10r 1900
#define FLEX_DIGEST_HASH_XOR_SALTS_A_11r 1901
#define FLEX_DIGEST_HASH_XOR_SALTS_A_12r 1902
#define FLEX_DIGEST_HASH_XOR_SALTS_A_13r 1903
#define FLEX_DIGEST_HASH_XOR_SALTS_A_14r 1904
#define FLEX_DIGEST_HASH_XOR_SALTS_A_15r 1905
#define FLEX_DIGEST_HASH_XOR_SALTS_A_1r 1906
#define FLEX_DIGEST_HASH_XOR_SALTS_A_2r 1907
#define FLEX_DIGEST_HASH_XOR_SALTS_A_3r 1908
#define FLEX_DIGEST_HASH_XOR_SALTS_A_4r 1909
#define FLEX_DIGEST_HASH_XOR_SALTS_A_5r 1910
#define FLEX_DIGEST_HASH_XOR_SALTS_A_6r 1911
#define FLEX_DIGEST_HASH_XOR_SALTS_A_7r 1912
#define FLEX_DIGEST_HASH_XOR_SALTS_A_8r 1913
#define FLEX_DIGEST_HASH_XOR_SALTS_A_9r 1914
#define FLEX_DIGEST_HASH_XOR_SALTS_B_0r 1915
#define FLEX_DIGEST_HASH_XOR_SALTS_B_10r 1916
#define FLEX_DIGEST_HASH_XOR_SALTS_B_11r 1917
#define FLEX_DIGEST_HASH_XOR_SALTS_B_12r 1918
#define FLEX_DIGEST_HASH_XOR_SALTS_B_13r 1919
#define FLEX_DIGEST_HASH_XOR_SALTS_B_14r 1920
#define FLEX_DIGEST_HASH_XOR_SALTS_B_15r 1921
#define FLEX_DIGEST_HASH_XOR_SALTS_B_1r 1922
#define FLEX_DIGEST_HASH_XOR_SALTS_B_2r 1923
#define FLEX_DIGEST_HASH_XOR_SALTS_B_3r 1924
#define FLEX_DIGEST_HASH_XOR_SALTS_B_4r 1925
#define FLEX_DIGEST_HASH_XOR_SALTS_B_5r 1926
#define FLEX_DIGEST_HASH_XOR_SALTS_B_6r 1927
#define FLEX_DIGEST_HASH_XOR_SALTS_B_7r 1928
#define FLEX_DIGEST_HASH_XOR_SALTS_B_8r 1929
#define FLEX_DIGEST_HASH_XOR_SALTS_B_9r 1930
#define FLEX_DIGEST_HASH_XOR_SALTS_C_0r 1931
#define FLEX_DIGEST_HASH_XOR_SALTS_C_10r 1932
#define FLEX_DIGEST_HASH_XOR_SALTS_C_11r 1933
#define FLEX_DIGEST_HASH_XOR_SALTS_C_12r 1934
#define FLEX_DIGEST_HASH_XOR_SALTS_C_13r 1935
#define FLEX_DIGEST_HASH_XOR_SALTS_C_14r 1936
#define FLEX_DIGEST_HASH_XOR_SALTS_C_15r 1937
#define FLEX_DIGEST_HASH_XOR_SALTS_C_1r 1938
#define FLEX_DIGEST_HASH_XOR_SALTS_C_2r 1939
#define FLEX_DIGEST_HASH_XOR_SALTS_C_3r 1940
#define FLEX_DIGEST_HASH_XOR_SALTS_C_4r 1941
#define FLEX_DIGEST_HASH_XOR_SALTS_C_5r 1942
#define FLEX_DIGEST_HASH_XOR_SALTS_C_6r 1943
#define FLEX_DIGEST_HASH_XOR_SALTS_C_7r 1944
#define FLEX_DIGEST_HASH_XOR_SALTS_C_8r 1945
#define FLEX_DIGEST_HASH_XOR_SALTS_C_9r 1946
#define FLEX_DIGEST_LKUP_CTRL_PRE_SELm 1947
#define FLEX_DIGEST_LKUP_MASK_PROFILEm 1948
#define FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_0m 1949
#define FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_0_SER_CONTROLr 1950
#define FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_1m 1951
#define FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_1_SER_CONTROLr 1952
#define FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_2m 1953
#define FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_2_SER_CONTROLr 1954
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_CAM_TM_CONTROLr 1955
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_DATA_ONLYm 1956
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_DATA_ONLY_SER_CONTROLr 1957
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_ONLYm 1958
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_ONLY_SER_CONTROLr 1959
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_CAM_TM_CONTROLr 1960
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_DATA_ONLYm 1961
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_DATA_ONLY_SER_CONTROLr 1962
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_ONLYm 1963
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_ONLY_SER_CONTROLr 1964
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_CAM_TM_CONTROLr 1965
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_DATA_ONLYm 1966
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_DATA_ONLY_SER_CONTROLr 1967
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_ONLYm 1968
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_ONLY_SER_CONTROLr 1969
#define FLEX_DIGEST_LKUP_RAM_TM_CONTROLr 1970
#define FLEX_DIGEST_LKUP_TCAM_128X120_DTOP_CONTROLLER_0_BIST_CONFIGr 1971
#define FLEX_DIGEST_LKUP_TCAM_128X120_DTOP_CONTROLLER_0_BIST_DEBUGr 1972
#define FLEX_DIGEST_LKUP_TCAM_128X120_DTOP_CONTROLLER_0_BIST_STATUSr 1973
#define FLEX_DIGEST_NORM_BITP_PROFILEm 1974
#define FLEX_DIGEST_NORM_CTRL_PRE_SELm 1975
#define FLEX_DIGEST_NORM_SEED_0r 1976
#define FLEX_DIGEST_NORM_SEED_1r 1977
#define FLEX_DIGEST_NORM_SEED_2r 1978
#define FLEX_DIGEST_NORM_SEED_3r 1979
#define FLEX_DIGEST_NORM_SEED_4r 1980
#define FLEX_DIGEST_NORM_SEED_5r 1981
#define FLEX_EDITOR_AUX_BOTP_PROFILEm 1982
#define FLEX_EDITOR_CMD_CONT_SELm 1983
#define FLEX_EDITOR_ECC_PARITY_CONTROL_1r 1984
#define FLEX_EDITOR_ECC_PARITY_CONTROL_2r 1985
#define FLEX_EDITOR_EGR_COMPOSITES_RAM_CONTROL_64r 1986
#define FLEX_EDITOR_EINITBUF_RAM_CONTROL_64r 1987
#define FLEX_EDITOR_EN_COR_ERR_RPT_1r 1988
#define FLEX_EDITOR_EN_COR_ERR_RPT_2r 1989
#define FLEX_EDITOR_EN_COR_ERR_RPT_3r 1990
#define FLEX_EDITOR_ERROR_VECTORr 1991
#define FLEX_EDITOR_ERROR_VECTOR_MASKr 1992
#define FLEX_EDITOR_HEADER_SUM_0_PROFILE_TABLEm 1993
#define FLEX_EDITOR_HEADER_SUM_1_PROFILE_TABLEm 1994
#define FLEX_EDITOR_HEADER_SUM_2_PROFILE_TABLEm 1995
#define FLEX_EDITOR_HEADER_SUM_3_PROFILE_TABLEm 1996
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_16BIT_FS_PROFILE_TABLEm 1997
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_32BIT_FS_PROFILE_TABLEm 1998
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_HC_PROFILE_TABLEm 1999
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_0r 2000
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_1r 2001
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_2r 2002
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_3r 2003
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_4r 2004
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_5r 2005
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_6r 2006
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_7r 2007
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_16BIT_FS_PROFILE_TABLEm 2008
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_32BIT_FS_PROFILE_TABLEm 2009
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_HC_PROFILE_TABLEm 2010
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_0r 2011
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_1r 2012
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_2r 2013
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_3r 2014
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_4r 2015
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_5r 2016
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_6r 2017
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_7r 2018
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_16BIT_FS_PROFILE_TABLEm 2019
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_32BIT_FS_PROFILE_TABLEm 2020
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_HC_PROFILE_TABLEm 2021
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_0r 2022
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_1r 2023
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_2r 2024
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_3r 2025
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_4r 2026
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_5r 2027
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_6r 2028
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_7r 2029
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_16BIT_FS_PROFILE_TABLEm 2030
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_32BIT_FS_PROFILE_TABLEm 2031
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_HC_PROFILE_TABLEm 2032
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_0r 2033
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_1r 2034
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_2r 2035
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_3r 2036
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_4r 2037
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_5r 2038
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_6r 2039
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_7r 2040
#define FLEX_EDITOR_MATCH_ID_INDEX_SELr 2041
#define FLEX_EDITOR_MHC_CHECKSUM_0_PROFILE_TABLEm 2042
#define FLEX_EDITOR_MHC_CHECKSUM_1_PROFILE_TABLEm 2043
#define FLEX_EDITOR_MHC_CHECKSUM_2_PROFILE_TABLEm 2044
#define FLEX_EDITOR_MHC_CHECKSUM_MASK_BITMAPm 2045
#define FLEX_EDITOR_MHC_CHECKSUM_SWAP_BITMAPm 2046
#define FLEX_EDITOR_MIRROR_0_USER_FIELD_0r 2047
#define FLEX_EDITOR_MIRROR_0_USER_FIELD_1r 2048
#define FLEX_EDITOR_MIRROR_0_USER_FIELD_2r 2049
#define FLEX_EDITOR_MIRROR_0_USER_FIELD_3r 2050
#define FLEX_EDITOR_MIRROR_0_USER_FIELD_4r 2051
#define FLEX_EDITOR_MIRROR_0_USER_FIELD_5r 2052
#define FLEX_EDITOR_MIRROR_0_USER_FIELD_6r 2053
#define FLEX_EDITOR_MIRROR_0_USER_FIELD_7r 2054
#define FLEX_EDITOR_MIRROR_ENCAP_0_PROFILE_1_TABLEm 2055
#define FLEX_EDITOR_MIRROR_ENCAP_0_PROFILE_2_TABLEm 2056
#define FLEX_EDITOR_MIRROR_ENCAP_0_PROFILE_3_TABLEm 2057
#define FLEX_EDITOR_MIRROR_ENCAP_FIELD_0_PROFILE_TABLEm 2058
#define FLEX_EDITOR_MIRROR_MMU_PKT_LENGTH_CONFIGr 2059
#define FLEX_EDITOR_MMU_PKT_LENGTH_ADJUSTm 2060
#define FLEX_EDITOR_OFFSET_EXTRACT_HDR_IDr 2061
#define FLEX_EDITOR_RAM_CONTROL_64r 2062
#define FLEX_EDITOR_RW_0_FS_PROFILE_TABLEm 2063
#define FLEX_EDITOR_RW_0_HC_PROFILE_TABLEm 2064
#define FLEX_EDITOR_RW_0_USER_FIELD_0r 2065
#define FLEX_EDITOR_RW_0_USER_FIELD_1r 2066
#define FLEX_EDITOR_RW_0_USER_FIELD_2r 2067
#define FLEX_EDITOR_RW_0_USER_FIELD_3r 2068
#define FLEX_EDITOR_RW_0_USER_FIELD_4r 2069
#define FLEX_EDITOR_RW_0_USER_FIELD_5r 2070
#define FLEX_EDITOR_RW_0_USER_FIELD_6r 2071
#define FLEX_EDITOR_RW_0_USER_FIELD_7r 2072
#define FLEX_EDITOR_RW_1_FS_PROFILE_TABLEm 2073
#define FLEX_EDITOR_RW_1_HC_PROFILE_TABLEm 2074
#define FLEX_EDITOR_RW_1_USER_FIELD_0r 2075
#define FLEX_EDITOR_RW_1_USER_FIELD_1r 2076
#define FLEX_EDITOR_RW_1_USER_FIELD_2r 2077
#define FLEX_EDITOR_RW_1_USER_FIELD_3r 2078
#define FLEX_EDITOR_RW_1_USER_FIELD_4r 2079
#define FLEX_EDITOR_RW_1_USER_FIELD_5r 2080
#define FLEX_EDITOR_RW_1_USER_FIELD_6r 2081
#define FLEX_EDITOR_RW_1_USER_FIELD_7r 2082
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_16BIT_FS_PROFILE_TABLEm 2083
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_32BIT_FS_PROFILE_TABLEm 2084
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_HC_PROFILE_TABLEm 2085
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_0r 2086
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_1r 2087
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_2r 2088
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_3r 2089
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_4r 2090
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_5r 2091
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_6r 2092
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_7r 2093
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_16BIT_FS_PROFILE_TABLEm 2094
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_32BIT_FS_PROFILE_TABLEm 2095
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_HC_PROFILE_TABLEm 2096
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_0r 2097
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_1r 2098
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_2r 2099
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_3r 2100
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_4r 2101
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_5r 2102
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_6r 2103
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_7r 2104
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_16BIT_FS_PROFILE_TABLEm 2105
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_32BIT_FS_PROFILE_TABLEm 2106
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_HC_PROFILE_TABLEm 2107
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_0r 2108
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_1r 2109
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_2r 2110
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_3r 2111
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_4r 2112
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_5r 2113
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_6r 2114
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_7r 2115
#define FLEX_EDITOR_TRUNCATE_PROFILEm 2116
#define FLEX_EDITOR_ZONE_0_EDIT_ID_DEL_TABLEm 2117
#define FLEX_EDITOR_ZONE_0_EDIT_ID_INS_1_TABLEm 2118
#define FLEX_EDITOR_ZONE_0_EDIT_ID_INS_2_TABLEm 2119
#define FLEX_EDITOR_ZONE_0_EDIT_ID_RW_TABLEm 2120
#define FLEX_EDITOR_ZONE_0_MATCH_ID_TABLEm 2121
#define FLEX_EDITOR_ZONE_1_EDIT_ID_DEL_TABLEm 2122
#define FLEX_EDITOR_ZONE_1_EDIT_ID_INS_1_TABLEm 2123
#define FLEX_EDITOR_ZONE_1_EDIT_ID_INS_2_TABLEm 2124
#define FLEX_EDITOR_ZONE_1_EDIT_ID_RW_TABLEm 2125
#define FLEX_EDITOR_ZONE_1_MATCH_ID_TABLEm 2126
#define FLEX_EDITOR_ZONE_2_EDIT_ID_DEL_TABLEm 2127
#define FLEX_EDITOR_ZONE_2_EDIT_ID_INS_1_TABLEm 2128
#define FLEX_EDITOR_ZONE_2_EDIT_ID_INS_2_TABLEm 2129
#define FLEX_EDITOR_ZONE_2_EDIT_ID_RW_TABLEm 2130
#define FLEX_EDITOR_ZONE_2_MATCH_ID_TABLEm 2131
#define FLEX_EDITOR_ZONE_3_EDIT_ID_DEL_TABLEm 2132
#define FLEX_EDITOR_ZONE_3_EDIT_ID_INS_1_TABLEm 2133
#define FLEX_EDITOR_ZONE_3_EDIT_ID_INS_2_TABLEm 2134
#define FLEX_EDITOR_ZONE_3_EDIT_ID_RW_TABLEm 2135
#define FLEX_EDITOR_ZONE_3_MATCH_ID_TABLEm 2136
#define FLEX_EDITOR_ZONE_4_EDIT_ID_DEL_TABLEm 2137
#define FLEX_EDITOR_ZONE_4_EDIT_ID_INS_1_TABLEm 2138
#define FLEX_EDITOR_ZONE_4_EDIT_ID_INS_2_TABLEm 2139
#define FLEX_EDITOR_ZONE_4_EDIT_ID_RW_TABLEm 2140
#define FLEX_EDITOR_ZONE_4_MATCH_ID_TABLEm 2141
#define FLEX_HVE_IPARSER1_BOTP_PROFILEm 2142
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_0m 2143
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_10m 2144
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_11m 2145
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_12m 2146
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_13m 2147
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_14m 2148
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_15m 2149
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_1m 2150
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_2m 2151
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_3m 2152
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_4m 2153
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_5m 2154
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_6m 2155
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_7m 2156
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_8m 2157
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_9m 2158
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_0m 2159
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_10m 2160
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_11m 2161
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_12m 2162
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_13m 2163
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_14m 2164
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_15m 2165
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_1m 2166
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_2m 2167
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_3m 2168
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_4m 2169
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_5m 2170
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_6m 2171
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_7m 2172
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_8m 2173
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_9m 2174
#define FLEX_HVE_IPARSER1_SCF_PROFILE1_0m 2175
#define FLEX_HVE_IPARSER1_SCF_PROFILE1_1m 2176
#define FLEX_HVE_IPARSER1_SCF_PROFILE1_2m 2177
#define FLEX_HVE_IPARSER1_SCF_PROFILE1_3m 2178
#define FLEX_HVE_IPARSER1_SCF_PROFILE1_4m 2179
#define FLEX_HVE_IPARSER1_SCF_PROFILE1_5m 2180
#define FLEX_HVE_IPARSER1_SCF_PROFILE1_6m 2181
#define FLEX_HVE_IPARSER1_SCF_PROFILE1_7m 2182
#define FLEX_HVE_IPARSER1_SCF_PROFILE2_0m 2183
#define FLEX_HVE_IPARSER1_SCF_PROFILE2_1m 2184
#define FLEX_HVE_IPARSER1_SCF_PROFILE2_2m 2185
#define FLEX_HVE_IPARSER1_SCF_PROFILE2_3m 2186
#define FLEX_HVE_IPARSER1_SCF_PROFILE2_4m 2187
#define FLEX_HVE_IPARSER1_SCF_PROFILE2_5m 2188
#define FLEX_HVE_IPARSER1_SCF_PROFILE2_6m 2189
#define FLEX_HVE_IPARSER1_SCF_PROFILE2_7m 2190
#define FLEX_HVE_IPARSER2_BOTP_PROFILEm 2191
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_0m 2192
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_10m 2193
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_11m 2194
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_12m 2195
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_13m 2196
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_14m 2197
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_15m 2198
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_1m 2199
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_2m 2200
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_3m 2201
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_4m 2202
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_5m 2203
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_6m 2204
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_7m 2205
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_8m 2206
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_9m 2207
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_0m 2208
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_10m 2209
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_11m 2210
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_12m 2211
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_13m 2212
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_14m 2213
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_15m 2214
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_1m 2215
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_2m 2216
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_3m 2217
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_4m 2218
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_5m 2219
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_6m 2220
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_7m 2221
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_8m 2222
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_9m 2223
#define FLEX_HVE_IPARSER2_SCF_PROFILE1_0m 2224
#define FLEX_HVE_IPARSER2_SCF_PROFILE1_1m 2225
#define FLEX_HVE_IPARSER2_SCF_PROFILE1_2m 2226
#define FLEX_HVE_IPARSER2_SCF_PROFILE1_3m 2227
#define FLEX_HVE_IPARSER2_SCF_PROFILE1_4m 2228
#define FLEX_HVE_IPARSER2_SCF_PROFILE1_5m 2229
#define FLEX_HVE_IPARSER2_SCF_PROFILE1_6m 2230
#define FLEX_HVE_IPARSER2_SCF_PROFILE1_7m 2231
#define FLEX_HVE_IPARSER2_SCF_PROFILE2_0m 2232
#define FLEX_HVE_IPARSER2_SCF_PROFILE2_1m 2233
#define FLEX_HVE_IPARSER2_SCF_PROFILE2_2m 2234
#define FLEX_HVE_IPARSER2_SCF_PROFILE2_3m 2235
#define FLEX_HVE_IPARSER2_SCF_PROFILE2_4m 2236
#define FLEX_HVE_IPARSER2_SCF_PROFILE2_5m 2237
#define FLEX_HVE_IPARSER2_SCF_PROFILE2_6m 2238
#define FLEX_HVE_IPARSER2_SCF_PROFILE2_7m 2239
#define FLEX_QOS_PHB2_CTRL_PRE_SELm 2240
#define FLEX_QOS_PHB2_LTS_TCAMm 2241
#define FLEX_QOS_PHB2_LTS_TCAM_CAM_TM_CONTROLr 2242
#define FLEX_QOS_PHB2_LTS_TCAM_SER_CONTROLr 2243
#define FLEX_QOS_PHB2_MAP_TABLEm 2244
#define FLEX_QOS_PHB2_MAP_TABLE_SER_CONTROLr 2245
#define FLEX_QOS_PHB2_RAM_TM_CONTROLr 2246
#define FLEX_QOS_PHB2_TCAM_64X80X256_DTOP_CONTROLLER_0_BIST_CONFIGr 2247
#define FLEX_QOS_PHB2_TCAM_64X80X256_DTOP_CONTROLLER_0_BIST_DEBUGr 2248
#define FLEX_QOS_PHB2_TCAM_64X80X256_DTOP_CONTROLLER_0_BIST_STATUSr 2249
#define FLEX_QOS_PHB_CNG_STRm 2250
#define FLEX_QOS_PHB_CTRL_PRE_SELm 2251
#define FLEX_QOS_PHB_INT_CNm 2252
#define FLEX_QOS_PHB_INT_PRI_STRm 2253
#define FLEX_QOS_PHB_LTS_TCAMm 2254
#define FLEX_QOS_PHB_LTS_TCAM_CAM_TM_CONTROLr 2255
#define FLEX_QOS_PHB_LTS_TCAM_SER_CONTROLr 2256
#define FLEX_QOS_PHB_MAP_TABLEm 2257
#define FLEX_QOS_PHB_MAP_TABLE_SER_CONTROLr 2258
#define FLEX_QOS_PHB_RAM_TM_CONTROLr 2259
#define FLEX_QOS_PHB_TCAM_64X80X256_DTOP_CONTROLLER_0_BIST_CONFIGr 2260
#define FLEX_QOS_PHB_TCAM_64X80X256_DTOP_CONTROLLER_0_BIST_DEBUGr 2261
#define FLEX_QOS_PHB_TCAM_64X80X256_DTOP_CONTROLLER_0_BIST_STATUSr 2262
#define FT_COMMANDm 2263
#define FT_COMMAND_DATAm 2264
#define FT_GLOBAL_TABLE_CNTm 2265
#define FT_GLOBAL_TABLE_CONFIGm 2266
#define FT_GROUP_ID_MUX_MTOP_BITP_PROFILEm 2267
#define FT_GROUP_ID_MUX_UFT0_BITP_PROFILEm 2268
#define FT_GROUP_TABLE_CNTm 2269
#define FT_GROUP_TABLE_CONFIGm 2270
#define FT_LEARN_CTRLr 2271
#define FT_LEARN_FAIL_COUNTERr 2272
#define FT_LEARN_INTR_ENABLEr 2273
#define FT_LEARN_INTR_STATUSr 2274
#define FT_LEARN_NOTIFY_FIFOm 2275
#define FT_LEARN_NOTIFY_FIFO_PTRSr 2276
#define FT_LEARN_NOTIFY_FIFO_PTRS_DEBUGr 2277
#define HVE_CMD_MERGE_BITP_PROFILEm 2278
#define HVE_CMD_MERGE_BOTP_PROFILEm 2279
#define HVE_CMD_MERGE_CTRL_PRE_SELm 2280
#define IDB_CA0_BUFFER_CONFIGr 2281
#define IDB_CA0_CONTROLr 2282
#define IDB_CA0_CT_CONTROLr 2283
#define IDB_CA0_DBG_Ar 2284
#define IDB_CA0_DBG_Br 2285
#define IDB_CA0_HW_STATUSr 2286
#define IDB_CA0_HW_STATUS_1r 2287
#define IDB_CA0_HW_STATUS_2r 2288
#define IDB_CA0_SER_CONTROLr 2289
#define IDB_CA1_BUFFER_CONFIGr 2290
#define IDB_CA1_CONTROLr 2291
#define IDB_CA1_CT_CONTROLr 2292
#define IDB_CA1_DBG_Ar 2293
#define IDB_CA1_DBG_Br 2294
#define IDB_CA1_HW_STATUSr 2295
#define IDB_CA1_HW_STATUS_1r 2296
#define IDB_CA1_HW_STATUS_2r 2297
#define IDB_CA1_SER_CONTROLr 2298
#define IDB_CA2_BUFFER_CONFIGr 2299
#define IDB_CA2_CONTROLr 2300
#define IDB_CA2_CT_CONTROLr 2301
#define IDB_CA2_DBG_Ar 2302
#define IDB_CA2_DBG_Br 2303
#define IDB_CA2_HW_STATUSr 2304
#define IDB_CA2_HW_STATUS_1r 2305
#define IDB_CA2_HW_STATUS_2r 2306
#define IDB_CA2_SER_CONTROLr 2307
#define IDB_CA3_BUFFER_CONFIGr 2308
#define IDB_CA3_CONTROLr 2309
#define IDB_CA3_CT_CONTROLr 2310
#define IDB_CA3_DBG_Ar 2311
#define IDB_CA3_DBG_Br 2312
#define IDB_CA3_HW_STATUSr 2313
#define IDB_CA3_HW_STATUS_1r 2314
#define IDB_CA3_HW_STATUS_2r 2315
#define IDB_CA3_SER_CONTROLr 2316
#define IDB_CA4_BUFFER_CONFIGr 2317
#define IDB_CA4_CONTROLr 2318
#define IDB_CA4_CT_CONTROLr 2319
#define IDB_CA4_DBG_Ar 2320
#define IDB_CA4_DBG_Br 2321
#define IDB_CA4_HW_STATUSr 2322
#define IDB_CA4_HW_STATUS_1r 2323
#define IDB_CA4_HW_STATUS_2r 2324
#define IDB_CA4_SER_CONTROLr 2325
#define IDB_CA_CONTROL_1r 2326
#define IDB_CA_CONTROL_2r 2327
#define IDB_CA_CPU_CONTROLr 2328
#define IDB_CA_CPU_ECC_STATUSr 2329
#define IDB_CA_CPU_HW_STATUSr 2330
#define IDB_CA_CPU_SER_CONTROLr 2331
#define IDB_CA_ECC_STATUSr 2332
#define IDB_CA_LPBK_CONTROLr 2333
#define IDB_CA_LPBK_ECC_STATUSr 2334
#define IDB_CA_LPBK_HW_STATUSr 2335
#define IDB_CA_LPBK_SER_CONTROLr 2336
#define IDB_CA_RAM_CONTROLr 2337
#define IDB_DBG_Br 2338
#define IDB_HW_RESET_CONTROLr 2339
#define IDB_INTR_ENABLEr 2340
#define IDB_INTR_STATUSr 2341
#define IDB_NULL_SLOT_PORT_NUMr 2342
#define IDB_OBM0_BUFFER_CONFIGr 2343
#define IDB_OBM0_CONTROL1r 2344
#define IDB_OBM0_CONTROLr 2345
#define IDB_OBM0_CTRL_ECC_STATUSr 2346
#define IDB_OBM0_CT_THRESHOLDr 2347
#define IDB_OBM0_DATA_ECC_STATUSr 2348
#define IDB_OBM0_DBG_Ar 2349
#define IDB_OBM0_DBG_Br 2350
#define IDB_OBM0_DSCP_MAP_PORT0m 2351
#define IDB_OBM0_DSCP_MAP_PORT1m 2352
#define IDB_OBM0_DSCP_MAP_PORT2m 2353
#define IDB_OBM0_DSCP_MAP_PORT3m 2354
#define IDB_OBM0_DSCP_MAP_PORT4m 2355
#define IDB_OBM0_DSCP_MAP_PORT5m 2356
#define IDB_OBM0_DSCP_MAP_PORT6m 2357
#define IDB_OBM0_DSCP_MAP_PORT7m 2358
#define IDB_OBM0_ETAG_MAP_PORT0m 2359
#define IDB_OBM0_ETAG_MAP_PORT1m 2360
#define IDB_OBM0_ETAG_MAP_PORT2m 2361
#define IDB_OBM0_ETAG_MAP_PORT3m 2362
#define IDB_OBM0_ETAG_MAP_PORT4m 2363
#define IDB_OBM0_ETAG_MAP_PORT5m 2364
#define IDB_OBM0_ETAG_MAP_PORT6m 2365
#define IDB_OBM0_ETAG_MAP_PORT7m 2366
#define IDB_OBM0_FC_THRESHOLDr 2367
#define IDB_OBM0_FC_THRESHOLD_1r 2368
#define IDB_OBM0_FLOW_CONTROL_CONFIGr 2369
#define IDB_OBM0_FLOW_CONTROL_EVENT_COUNTr 2370
#define IDB_OBM0_GSH_ETHERTYPEr 2371
#define IDB_OBM0_HW_STATUSr 2372
#define IDB_OBM0_INNER_TPIDr 2373
#define IDB_OBM0_IOM_STATS_WINDOW_RESULTSm 2374
#define IDB_OBM0_LOSSLESS0_BYTE_DROP_COUNTr 2375
#define IDB_OBM0_LOSSLESS0_PKT_DROP_COUNTr 2376
#define IDB_OBM0_LOSSLESS1_BYTE_DROP_COUNTr 2377
#define IDB_OBM0_LOSSLESS1_PKT_DROP_COUNTr 2378
#define IDB_OBM0_LOSSY_HI_BYTE_DROP_COUNTr 2379
#define IDB_OBM0_LOSSY_HI_PKT_DROP_COUNTr 2380
#define IDB_OBM0_LOSSY_LO_BYTE_DROP_COUNTr 2381
#define IDB_OBM0_LOSSY_LO_PKT_DROP_COUNTr 2382
#define IDB_OBM0_MAX_USAGEr 2383
#define IDB_OBM0_MAX_USAGE_1r 2384
#define IDB_OBM0_MAX_USAGE_2r 2385
#define IDB_OBM0_MAX_USAGE_SELECTr 2386
#define IDB_OBM0_MONITOR_STATS_CONFIGr 2387
#define IDB_OBM0_NIV_ETHERTYPEr 2388
#define IDB_OBM0_OPAQUE_TAG_CONFIGr 2389
#define IDB_OBM0_OPAQUE_TAG_CONFIG_0r 2390
#define IDB_OBM0_OPAQUE_TAG_CONFIG_1r 2391
#define IDB_OBM0_OUTER_TPIDr 2392
#define IDB_OBM0_OUTER_TPID_0r 2393
#define IDB_OBM0_OUTER_TPID_1r 2394
#define IDB_OBM0_OUTER_TPID_2r 2395
#define IDB_OBM0_OUTER_TPID_3r 2396
#define IDB_OBM0_OVERSUB_MON_ECC_STATUSr 2397
#define IDB_OBM0_PE_ETHERTYPEr 2398
#define IDB_OBM0_PORT_CONFIGr 2399
#define IDB_OBM0_PRI_MAP_PORT0m 2400
#define IDB_OBM0_PRI_MAP_PORT1m 2401
#define IDB_OBM0_PRI_MAP_PORT2m 2402
#define IDB_OBM0_PRI_MAP_PORT3m 2403
#define IDB_OBM0_PRI_MAP_PORT4m 2404
#define IDB_OBM0_PRI_MAP_PORT5m 2405
#define IDB_OBM0_PRI_MAP_PORT6m 2406
#define IDB_OBM0_PRI_MAP_PORT7m 2407
#define IDB_OBM0_PROTOCOL_CONTROL_0r 2408
#define IDB_OBM0_PROTOCOL_CONTROL_1r 2409
#define IDB_OBM0_PROTOCOL_CONTROL_2r 2410
#define IDB_OBM0_RAM_CONTROLr 2411
#define IDB_OBM0_SER_CONTROLr 2412
#define IDB_OBM0_SHARED_CONFIGr 2413
#define IDB_OBM0_TC_MAP_PORT0m 2414
#define IDB_OBM0_TC_MAP_PORT1m 2415
#define IDB_OBM0_TC_MAP_PORT2m 2416
#define IDB_OBM0_TC_MAP_PORT3m 2417
#define IDB_OBM0_TC_MAP_PORT4m 2418
#define IDB_OBM0_TC_MAP_PORT5m 2419
#define IDB_OBM0_TC_MAP_PORT6m 2420
#define IDB_OBM0_TC_MAP_PORT7m 2421
#define IDB_OBM0_TDMr 2422
#define IDB_OBM0_THRESHOLDr 2423
#define IDB_OBM0_THRESHOLD_1r 2424
#define IDB_OBM0_USAGEr 2425
#define IDB_OBM0_USAGE_1r 2426
#define IDB_OBM1_BUFFER_CONFIGr 2427
#define IDB_OBM1_CONTROL1r 2428
#define IDB_OBM1_CONTROLr 2429
#define IDB_OBM1_CTRL_ECC_STATUSr 2430
#define IDB_OBM1_CT_THRESHOLDr 2431
#define IDB_OBM1_DATA_ECC_STATUSr 2432
#define IDB_OBM1_DBG_Ar 2433
#define IDB_OBM1_DBG_Br 2434
#define IDB_OBM1_DSCP_MAP_PORT0m 2435
#define IDB_OBM1_DSCP_MAP_PORT1m 2436
#define IDB_OBM1_DSCP_MAP_PORT2m 2437
#define IDB_OBM1_DSCP_MAP_PORT3m 2438
#define IDB_OBM1_DSCP_MAP_PORT4m 2439
#define IDB_OBM1_DSCP_MAP_PORT5m 2440
#define IDB_OBM1_DSCP_MAP_PORT6m 2441
#define IDB_OBM1_DSCP_MAP_PORT7m 2442
#define IDB_OBM1_ETAG_MAP_PORT0m 2443
#define IDB_OBM1_ETAG_MAP_PORT1m 2444
#define IDB_OBM1_ETAG_MAP_PORT2m 2445
#define IDB_OBM1_ETAG_MAP_PORT3m 2446
#define IDB_OBM1_ETAG_MAP_PORT4m 2447
#define IDB_OBM1_ETAG_MAP_PORT5m 2448
#define IDB_OBM1_ETAG_MAP_PORT6m 2449
#define IDB_OBM1_ETAG_MAP_PORT7m 2450
#define IDB_OBM1_FC_THRESHOLDr 2451
#define IDB_OBM1_FC_THRESHOLD_1r 2452
#define IDB_OBM1_FLOW_CONTROL_CONFIGr 2453
#define IDB_OBM1_FLOW_CONTROL_EVENT_COUNTr 2454
#define IDB_OBM1_GSH_ETHERTYPEr 2455
#define IDB_OBM1_HW_STATUSr 2456
#define IDB_OBM1_INNER_TPIDr 2457
#define IDB_OBM1_IOM_STATS_WINDOW_RESULTSm 2458
#define IDB_OBM1_LOSSLESS0_BYTE_DROP_COUNTr 2459
#define IDB_OBM1_LOSSLESS0_PKT_DROP_COUNTr 2460
#define IDB_OBM1_LOSSLESS1_BYTE_DROP_COUNTr 2461
#define IDB_OBM1_LOSSLESS1_PKT_DROP_COUNTr 2462
#define IDB_OBM1_LOSSY_HI_BYTE_DROP_COUNTr 2463
#define IDB_OBM1_LOSSY_HI_PKT_DROP_COUNTr 2464
#define IDB_OBM1_LOSSY_LO_BYTE_DROP_COUNTr 2465
#define IDB_OBM1_LOSSY_LO_PKT_DROP_COUNTr 2466
#define IDB_OBM1_MAX_USAGEr 2467
#define IDB_OBM1_MAX_USAGE_1r 2468
#define IDB_OBM1_MAX_USAGE_2r 2469
#define IDB_OBM1_MAX_USAGE_SELECTr 2470
#define IDB_OBM1_MONITOR_STATS_CONFIGr 2471
#define IDB_OBM1_NIV_ETHERTYPEr 2472
#define IDB_OBM1_OPAQUE_TAG_CONFIGr 2473
#define IDB_OBM1_OPAQUE_TAG_CONFIG_0r 2474
#define IDB_OBM1_OPAQUE_TAG_CONFIG_1r 2475
#define IDB_OBM1_OUTER_TPIDr 2476
#define IDB_OBM1_OUTER_TPID_0r 2477
#define IDB_OBM1_OUTER_TPID_1r 2478
#define IDB_OBM1_OUTER_TPID_2r 2479
#define IDB_OBM1_OUTER_TPID_3r 2480
#define IDB_OBM1_OVERSUB_MON_ECC_STATUSr 2481
#define IDB_OBM1_PE_ETHERTYPEr 2482
#define IDB_OBM1_PORT_CONFIGr 2483
#define IDB_OBM1_PRI_MAP_PORT0m 2484
#define IDB_OBM1_PRI_MAP_PORT1m 2485
#define IDB_OBM1_PRI_MAP_PORT2m 2486
#define IDB_OBM1_PRI_MAP_PORT3m 2487
#define IDB_OBM1_PRI_MAP_PORT4m 2488
#define IDB_OBM1_PRI_MAP_PORT5m 2489
#define IDB_OBM1_PRI_MAP_PORT6m 2490
#define IDB_OBM1_PRI_MAP_PORT7m 2491
#define IDB_OBM1_PROTOCOL_CONTROL_0r 2492
#define IDB_OBM1_PROTOCOL_CONTROL_1r 2493
#define IDB_OBM1_PROTOCOL_CONTROL_2r 2494
#define IDB_OBM1_RAM_CONTROLr 2495
#define IDB_OBM1_SER_CONTROLr 2496
#define IDB_OBM1_SHARED_CONFIGr 2497
#define IDB_OBM1_TC_MAP_PORT0m 2498
#define IDB_OBM1_TC_MAP_PORT1m 2499
#define IDB_OBM1_TC_MAP_PORT2m 2500
#define IDB_OBM1_TC_MAP_PORT3m 2501
#define IDB_OBM1_TC_MAP_PORT4m 2502
#define IDB_OBM1_TC_MAP_PORT5m 2503
#define IDB_OBM1_TC_MAP_PORT6m 2504
#define IDB_OBM1_TC_MAP_PORT7m 2505
#define IDB_OBM1_TDMr 2506
#define IDB_OBM1_THRESHOLDr 2507
#define IDB_OBM1_THRESHOLD_1r 2508
#define IDB_OBM1_USAGEr 2509
#define IDB_OBM1_USAGE_1r 2510
#define IDB_OBM2_BUFFER_CONFIGr 2511
#define IDB_OBM2_CONTROL1r 2512
#define IDB_OBM2_CONTROLr 2513
#define IDB_OBM2_CTRL_ECC_STATUSr 2514
#define IDB_OBM2_CT_THRESHOLDr 2515
#define IDB_OBM2_DATA_ECC_STATUSr 2516
#define IDB_OBM2_DBG_Ar 2517
#define IDB_OBM2_DBG_Br 2518
#define IDB_OBM2_DSCP_MAP_PORT0m 2519
#define IDB_OBM2_DSCP_MAP_PORT1m 2520
#define IDB_OBM2_DSCP_MAP_PORT2m 2521
#define IDB_OBM2_DSCP_MAP_PORT3m 2522
#define IDB_OBM2_DSCP_MAP_PORT4m 2523
#define IDB_OBM2_DSCP_MAP_PORT5m 2524
#define IDB_OBM2_DSCP_MAP_PORT6m 2525
#define IDB_OBM2_DSCP_MAP_PORT7m 2526
#define IDB_OBM2_ETAG_MAP_PORT0m 2527
#define IDB_OBM2_ETAG_MAP_PORT1m 2528
#define IDB_OBM2_ETAG_MAP_PORT2m 2529
#define IDB_OBM2_ETAG_MAP_PORT3m 2530
#define IDB_OBM2_ETAG_MAP_PORT4m 2531
#define IDB_OBM2_ETAG_MAP_PORT5m 2532
#define IDB_OBM2_ETAG_MAP_PORT6m 2533
#define IDB_OBM2_ETAG_MAP_PORT7m 2534
#define IDB_OBM2_FC_THRESHOLDr 2535
#define IDB_OBM2_FC_THRESHOLD_1r 2536
#define IDB_OBM2_FLOW_CONTROL_CONFIGr 2537
#define IDB_OBM2_FLOW_CONTROL_EVENT_COUNTr 2538
#define IDB_OBM2_GSH_ETHERTYPEr 2539
#define IDB_OBM2_HW_STATUSr 2540
#define IDB_OBM2_INNER_TPIDr 2541
#define IDB_OBM2_IOM_STATS_WINDOW_RESULTSm 2542
#define IDB_OBM2_LOSSLESS0_BYTE_DROP_COUNTr 2543
#define IDB_OBM2_LOSSLESS0_PKT_DROP_COUNTr 2544
#define IDB_OBM2_LOSSLESS1_BYTE_DROP_COUNTr 2545
#define IDB_OBM2_LOSSLESS1_PKT_DROP_COUNTr 2546
#define IDB_OBM2_LOSSY_HI_BYTE_DROP_COUNTr 2547
#define IDB_OBM2_LOSSY_HI_PKT_DROP_COUNTr 2548
#define IDB_OBM2_LOSSY_LO_BYTE_DROP_COUNTr 2549
#define IDB_OBM2_LOSSY_LO_PKT_DROP_COUNTr 2550
#define IDB_OBM2_MAX_USAGEr 2551
#define IDB_OBM2_MAX_USAGE_1r 2552
#define IDB_OBM2_MAX_USAGE_2r 2553
#define IDB_OBM2_MAX_USAGE_SELECTr 2554
#define IDB_OBM2_MONITOR_STATS_CONFIGr 2555
#define IDB_OBM2_NIV_ETHERTYPEr 2556
#define IDB_OBM2_OPAQUE_TAG_CONFIGr 2557
#define IDB_OBM2_OPAQUE_TAG_CONFIG_0r 2558
#define IDB_OBM2_OPAQUE_TAG_CONFIG_1r 2559
#define IDB_OBM2_OUTER_TPIDr 2560
#define IDB_OBM2_OUTER_TPID_0r 2561
#define IDB_OBM2_OUTER_TPID_1r 2562
#define IDB_OBM2_OUTER_TPID_2r 2563
#define IDB_OBM2_OUTER_TPID_3r 2564
#define IDB_OBM2_OVERSUB_MON_ECC_STATUSr 2565
#define IDB_OBM2_PE_ETHERTYPEr 2566
#define IDB_OBM2_PORT_CONFIGr 2567
#define IDB_OBM2_PRI_MAP_PORT0m 2568
#define IDB_OBM2_PRI_MAP_PORT1m 2569
#define IDB_OBM2_PRI_MAP_PORT2m 2570
#define IDB_OBM2_PRI_MAP_PORT3m 2571
#define IDB_OBM2_PRI_MAP_PORT4m 2572
#define IDB_OBM2_PRI_MAP_PORT5m 2573
#define IDB_OBM2_PRI_MAP_PORT6m 2574
#define IDB_OBM2_PRI_MAP_PORT7m 2575
#define IDB_OBM2_PROTOCOL_CONTROL_0r 2576
#define IDB_OBM2_PROTOCOL_CONTROL_1r 2577
#define IDB_OBM2_PROTOCOL_CONTROL_2r 2578
#define IDB_OBM2_RAM_CONTROLr 2579
#define IDB_OBM2_SER_CONTROLr 2580
#define IDB_OBM2_SHARED_CONFIGr 2581
#define IDB_OBM2_TC_MAP_PORT0m 2582
#define IDB_OBM2_TC_MAP_PORT1m 2583
#define IDB_OBM2_TC_MAP_PORT2m 2584
#define IDB_OBM2_TC_MAP_PORT3m 2585
#define IDB_OBM2_TC_MAP_PORT4m 2586
#define IDB_OBM2_TC_MAP_PORT5m 2587
#define IDB_OBM2_TC_MAP_PORT6m 2588
#define IDB_OBM2_TC_MAP_PORT7m 2589
#define IDB_OBM2_TDMr 2590
#define IDB_OBM2_THRESHOLDr 2591
#define IDB_OBM2_THRESHOLD_1r 2592
#define IDB_OBM2_USAGEr 2593
#define IDB_OBM2_USAGE_1r 2594
#define IDB_OBM3_BUFFER_CONFIGr 2595
#define IDB_OBM3_CONTROL1r 2596
#define IDB_OBM3_CONTROLr 2597
#define IDB_OBM3_CTRL_ECC_STATUSr 2598
#define IDB_OBM3_CT_THRESHOLDr 2599
#define IDB_OBM3_DATA_ECC_STATUSr 2600
#define IDB_OBM3_DBG_Ar 2601
#define IDB_OBM3_DBG_Br 2602
#define IDB_OBM3_DSCP_MAP_PORT0m 2603
#define IDB_OBM3_DSCP_MAP_PORT1m 2604
#define IDB_OBM3_DSCP_MAP_PORT2m 2605
#define IDB_OBM3_DSCP_MAP_PORT3m 2606
#define IDB_OBM3_DSCP_MAP_PORT4m 2607
#define IDB_OBM3_DSCP_MAP_PORT5m 2608
#define IDB_OBM3_DSCP_MAP_PORT6m 2609
#define IDB_OBM3_DSCP_MAP_PORT7m 2610
#define IDB_OBM3_ETAG_MAP_PORT0m 2611
#define IDB_OBM3_ETAG_MAP_PORT1m 2612
#define IDB_OBM3_ETAG_MAP_PORT2m 2613
#define IDB_OBM3_ETAG_MAP_PORT3m 2614
#define IDB_OBM3_ETAG_MAP_PORT4m 2615
#define IDB_OBM3_ETAG_MAP_PORT5m 2616
#define IDB_OBM3_ETAG_MAP_PORT6m 2617
#define IDB_OBM3_ETAG_MAP_PORT7m 2618
#define IDB_OBM3_FC_THRESHOLDr 2619
#define IDB_OBM3_FC_THRESHOLD_1r 2620
#define IDB_OBM3_FLOW_CONTROL_CONFIGr 2621
#define IDB_OBM3_FLOW_CONTROL_EVENT_COUNTr 2622
#define IDB_OBM3_GSH_ETHERTYPEr 2623
#define IDB_OBM3_HW_STATUSr 2624
#define IDB_OBM3_INNER_TPIDr 2625
#define IDB_OBM3_IOM_STATS_WINDOW_RESULTSm 2626
#define IDB_OBM3_LOSSLESS0_BYTE_DROP_COUNTr 2627
#define IDB_OBM3_LOSSLESS0_PKT_DROP_COUNTr 2628
#define IDB_OBM3_LOSSLESS1_BYTE_DROP_COUNTr 2629
#define IDB_OBM3_LOSSLESS1_PKT_DROP_COUNTr 2630
#define IDB_OBM3_LOSSY_HI_BYTE_DROP_COUNTr 2631
#define IDB_OBM3_LOSSY_HI_PKT_DROP_COUNTr 2632
#define IDB_OBM3_LOSSY_LO_BYTE_DROP_COUNTr 2633
#define IDB_OBM3_LOSSY_LO_PKT_DROP_COUNTr 2634
#define IDB_OBM3_MAX_USAGEr 2635
#define IDB_OBM3_MAX_USAGE_1r 2636
#define IDB_OBM3_MAX_USAGE_2r 2637
#define IDB_OBM3_MAX_USAGE_SELECTr 2638
#define IDB_OBM3_MONITOR_STATS_CONFIGr 2639
#define IDB_OBM3_NIV_ETHERTYPEr 2640
#define IDB_OBM3_OPAQUE_TAG_CONFIGr 2641
#define IDB_OBM3_OPAQUE_TAG_CONFIG_0r 2642
#define IDB_OBM3_OPAQUE_TAG_CONFIG_1r 2643
#define IDB_OBM3_OUTER_TPIDr 2644
#define IDB_OBM3_OUTER_TPID_0r 2645
#define IDB_OBM3_OUTER_TPID_1r 2646
#define IDB_OBM3_OUTER_TPID_2r 2647
#define IDB_OBM3_OUTER_TPID_3r 2648
#define IDB_OBM3_OVERSUB_MON_ECC_STATUSr 2649
#define IDB_OBM3_PE_ETHERTYPEr 2650
#define IDB_OBM3_PORT_CONFIGr 2651
#define IDB_OBM3_PRI_MAP_PORT0m 2652
#define IDB_OBM3_PRI_MAP_PORT1m 2653
#define IDB_OBM3_PRI_MAP_PORT2m 2654
#define IDB_OBM3_PRI_MAP_PORT3m 2655
#define IDB_OBM3_PRI_MAP_PORT4m 2656
#define IDB_OBM3_PRI_MAP_PORT5m 2657
#define IDB_OBM3_PRI_MAP_PORT6m 2658
#define IDB_OBM3_PRI_MAP_PORT7m 2659
#define IDB_OBM3_PROTOCOL_CONTROL_0r 2660
#define IDB_OBM3_PROTOCOL_CONTROL_1r 2661
#define IDB_OBM3_PROTOCOL_CONTROL_2r 2662
#define IDB_OBM3_RAM_CONTROLr 2663
#define IDB_OBM3_SER_CONTROLr 2664
#define IDB_OBM3_SHARED_CONFIGr 2665
#define IDB_OBM3_TC_MAP_PORT0m 2666
#define IDB_OBM3_TC_MAP_PORT1m 2667
#define IDB_OBM3_TC_MAP_PORT2m 2668
#define IDB_OBM3_TC_MAP_PORT3m 2669
#define IDB_OBM3_TC_MAP_PORT4m 2670
#define IDB_OBM3_TC_MAP_PORT5m 2671
#define IDB_OBM3_TC_MAP_PORT6m 2672
#define IDB_OBM3_TC_MAP_PORT7m 2673
#define IDB_OBM3_TDMr 2674
#define IDB_OBM3_THRESHOLDr 2675
#define IDB_OBM3_THRESHOLD_1r 2676
#define IDB_OBM3_USAGEr 2677
#define IDB_OBM3_USAGE_1r 2678
#define IDB_OBM4_BUFFER_CONFIGr 2679
#define IDB_OBM4_CONTROL1r 2680
#define IDB_OBM4_CONTROLr 2681
#define IDB_OBM4_CTRL_ECC_STATUSr 2682
#define IDB_OBM4_CT_THRESHOLDr 2683
#define IDB_OBM4_DATA_ECC_STATUSr 2684
#define IDB_OBM4_DBG_Ar 2685
#define IDB_OBM4_DBG_Br 2686
#define IDB_OBM4_DSCP_MAP_PORT0m 2687
#define IDB_OBM4_DSCP_MAP_PORT1m 2688
#define IDB_OBM4_DSCP_MAP_PORT2m 2689
#define IDB_OBM4_DSCP_MAP_PORT3m 2690
#define IDB_OBM4_DSCP_MAP_PORT4m 2691
#define IDB_OBM4_DSCP_MAP_PORT5m 2692
#define IDB_OBM4_DSCP_MAP_PORT6m 2693
#define IDB_OBM4_DSCP_MAP_PORT7m 2694
#define IDB_OBM4_ETAG_MAP_PORT0m 2695
#define IDB_OBM4_ETAG_MAP_PORT1m 2696
#define IDB_OBM4_ETAG_MAP_PORT2m 2697
#define IDB_OBM4_ETAG_MAP_PORT3m 2698
#define IDB_OBM4_ETAG_MAP_PORT4m 2699
#define IDB_OBM4_ETAG_MAP_PORT5m 2700
#define IDB_OBM4_ETAG_MAP_PORT6m 2701
#define IDB_OBM4_ETAG_MAP_PORT7m 2702
#define IDB_OBM4_FC_THRESHOLDr 2703
#define IDB_OBM4_FC_THRESHOLD_1r 2704
#define IDB_OBM4_FLOW_CONTROL_CONFIGr 2705
#define IDB_OBM4_FLOW_CONTROL_EVENT_COUNTr 2706
#define IDB_OBM4_GSH_ETHERTYPEr 2707
#define IDB_OBM4_HW_STATUSr 2708
#define IDB_OBM4_INNER_TPIDr 2709
#define IDB_OBM4_IOM_STATS_WINDOW_RESULTSm 2710
#define IDB_OBM4_LOSSLESS0_BYTE_DROP_COUNTr 2711
#define IDB_OBM4_LOSSLESS0_PKT_DROP_COUNTr 2712
#define IDB_OBM4_LOSSLESS1_BYTE_DROP_COUNTr 2713
#define IDB_OBM4_LOSSLESS1_PKT_DROP_COUNTr 2714
#define IDB_OBM4_LOSSY_HI_BYTE_DROP_COUNTr 2715
#define IDB_OBM4_LOSSY_HI_PKT_DROP_COUNTr 2716
#define IDB_OBM4_LOSSY_LO_BYTE_DROP_COUNTr 2717
#define IDB_OBM4_LOSSY_LO_PKT_DROP_COUNTr 2718
#define IDB_OBM4_MAX_USAGEr 2719
#define IDB_OBM4_MAX_USAGE_1r 2720
#define IDB_OBM4_MAX_USAGE_2r 2721
#define IDB_OBM4_MAX_USAGE_SELECTr 2722
#define IDB_OBM4_MONITOR_STATS_CONFIGr 2723
#define IDB_OBM4_NIV_ETHERTYPEr 2724
#define IDB_OBM4_OPAQUE_TAG_CONFIGr 2725
#define IDB_OBM4_OPAQUE_TAG_CONFIG_0r 2726
#define IDB_OBM4_OPAQUE_TAG_CONFIG_1r 2727
#define IDB_OBM4_OUTER_TPIDr 2728
#define IDB_OBM4_OUTER_TPID_0r 2729
#define IDB_OBM4_OUTER_TPID_1r 2730
#define IDB_OBM4_OUTER_TPID_2r 2731
#define IDB_OBM4_OUTER_TPID_3r 2732
#define IDB_OBM4_OVERSUB_MON_ECC_STATUSr 2733
#define IDB_OBM4_PE_ETHERTYPEr 2734
#define IDB_OBM4_PORT_CONFIGr 2735
#define IDB_OBM4_PRI_MAP_PORT0m 2736
#define IDB_OBM4_PRI_MAP_PORT1m 2737
#define IDB_OBM4_PRI_MAP_PORT2m 2738
#define IDB_OBM4_PRI_MAP_PORT3m 2739
#define IDB_OBM4_PRI_MAP_PORT4m 2740
#define IDB_OBM4_PRI_MAP_PORT5m 2741
#define IDB_OBM4_PRI_MAP_PORT6m 2742
#define IDB_OBM4_PRI_MAP_PORT7m 2743
#define IDB_OBM4_PROTOCOL_CONTROL_0r 2744
#define IDB_OBM4_PROTOCOL_CONTROL_1r 2745
#define IDB_OBM4_PROTOCOL_CONTROL_2r 2746
#define IDB_OBM4_RAM_CONTROLr 2747
#define IDB_OBM4_SER_CONTROLr 2748
#define IDB_OBM4_SHARED_CONFIGr 2749
#define IDB_OBM4_TC_MAP_PORT0m 2750
#define IDB_OBM4_TC_MAP_PORT1m 2751
#define IDB_OBM4_TC_MAP_PORT2m 2752
#define IDB_OBM4_TC_MAP_PORT3m 2753
#define IDB_OBM4_TC_MAP_PORT4m 2754
#define IDB_OBM4_TC_MAP_PORT5m 2755
#define IDB_OBM4_TC_MAP_PORT6m 2756
#define IDB_OBM4_TC_MAP_PORT7m 2757
#define IDB_OBM4_TDMr 2758
#define IDB_OBM4_THRESHOLDr 2759
#define IDB_OBM4_THRESHOLD_1r 2760
#define IDB_OBM4_USAGEr 2761
#define IDB_OBM4_USAGE_1r 2762
#define IDB_OBM_MONITOR_CONFIGr 2763
#define IDB_PA_RESET_CONTROLr 2764
#define IDB_PFC_MON_CONFIG_0r 2765
#define IDB_PFC_MON_CONFIG_1r 2766
#define IDB_PFC_MON_CONFIG_2r 2767
#define IDB_PFC_MON_CONFIG_3r 2768
#define IDB_PFC_MON_ECC_STATUSr 2769
#define IDB_PFC_MON_INITr 2770
#define IDB_PFC_MON_SER_CONTROLr 2771
#define IDEV_CONFIG_BOTP_PROFILEm 2772
#define IDEV_CONFIG_CPU_NIH_ENTRYm 2773
#define IDEV_CONFIG_DOP_TRIGGER_DETECT_MASKr 2774
#define IDEV_CONFIG_TABLEm 2775
#define IFP_METER_AUX_BOTP_PROFILEm 2776
#define IFP_METER_BITP_PROFILEm 2777
#define IFP_METER_BOTP_PROFILEm 2778
#define IFP_METER_COLOR_TABLE_0m 2779
#define IFP_METER_COLOR_TABLE_0_SER_CONTROLr 2780
#define IFP_METER_COLOR_TABLE_1m 2781
#define IFP_METER_COLOR_TABLE_1_SER_CONTROLr 2782
#define IFP_METER_COLOR_TABLE_2m 2783
#define IFP_METER_COLOR_TABLE_2_SER_CONTROLr 2784
#define IFP_METER_COLOR_TABLE_3m 2785
#define IFP_METER_COLOR_TABLE_3_SER_CONTROLr 2786
#define IFP_METER_COUNT_ON_SER_ERRORr 2787
#define IFP_METER_CTRL_PRE_SELm 2788
#define IFP_METER_METER_CONFIGm 2789
#define IFP_METER_METER_TABLEm 2790
#define IFP_METER_METER_TABLE_SER_CONTROLr 2791
#define IFP_METER_PDD_PROFILE_TABLEm 2792
#define IFP_METER_RAM_TM_CONTROLr 2793
#define IFP_METER_SBR_BSTR_SELm 2794
#define IFP_METER_SBR_BUS_STR_ENBr 2795
#define IFP_METER_SBR_INDEX_COLOR_OFFSETr 2796
#define IFP_METER_SBR_PROFILE_TABLE_0m 2797
#define IFP_METER_SBR_PROFILE_TABLE_0_SER_CONTROLr 2798
#define IFP_METER_SBR_RAM_TM_CONTROLr 2799
#define IFP_METER_STORM_CONTROL_METER_CONFIGm 2800
#define IFP_METER_STORM_CONTROL_METER_TABLEm 2801
#define IFP_METER_STORM_CONTROL_METER_TABLE_SER_CONTROLr 2802
#define IFSL100_CAPU8_LUT_0_0_0m 2803
#define IFSL100_CAPU8_LUT_0_0_1m 2804
#define IFSL100_CAPU8_LUT_1_0_0m 2805
#define IFSL100_CAPU8_LUT_1_0_1m 2806
#define IFSL100_CAPU8_LUT_2_0_0m 2807
#define IFSL100_CAPU8_LUT_2_0_1m 2808
#define IFSL100_CAPU8_LUT_3_0_0m 2809
#define IFSL100_CAPU8_LUT_3_0_1m 2810
#define IFSL100_CAPU8_LUT_4_0_0m 2811
#define IFSL100_CAPU8_LUT_4_0_1m 2812
#define IFSL100_CAPU8_LUT_5_0_0m 2813
#define IFSL100_CAPU8_LUT_5_0_1m 2814
#define IFSL100_CAPU8_LUT_6_0_0m 2815
#define IFSL100_CAPU8_LUT_6_0_1m 2816
#define IFSL100_CAPU8_LUT_7_0_0m 2817
#define IFSL100_CAPU8_LUT_7_0_1m 2818
#define IFSL100_DATA_CONSTANTm 2819
#define IFSL100_DROP_CODE_0r 2820
#define IFSL100_DROP_CODE_10r 2821
#define IFSL100_DROP_CODE_11r 2822
#define IFSL100_DROP_CODE_12r 2823
#define IFSL100_DROP_CODE_13r 2824
#define IFSL100_DROP_CODE_14r 2825
#define IFSL100_DROP_CODE_15r 2826
#define IFSL100_DROP_CODE_1r 2827
#define IFSL100_DROP_CODE_2r 2828
#define IFSL100_DROP_CODE_3r 2829
#define IFSL100_DROP_CODE_4r 2830
#define IFSL100_DROP_CODE_5r 2831
#define IFSL100_DROP_CODE_6r 2832
#define IFSL100_DROP_CODE_7r 2833
#define IFSL100_DROP_CODE_8r 2834
#define IFSL100_DROP_CODE_9r 2835
#define IFSL100_FSL_FLOOR_0_PROFILEm 2836
#define IFSL100_FSL_FLOOR_1_PROFILEm 2837
#define IFSL100_FSL_FLOOR_2_PROFILEm 2838
#define IFSL100_FSL_FLOOR_3_PROFILEm 2839
#define IFSL100_FSL_FLOOR_4_PROFILEm 2840
#define IFSL100_FSL_FLOOR_5_PROFILEm 2841
#define IFSL100_FSL_FLOOR_6_PROFILEm 2842
#define IFSL100_FSL_FLOOR_7_PROFILEm 2843
#define IFSL100_INPUT_FLOOR_0_PROFILEm 2844
#define IFSL100_INPUT_FLOOR_1_PROFILEm 2845
#define IFSL100_LTS_POLICYm 2846
#define IFSL100_LTS_PRE_SELm 2847
#define IFSL100_LTS_TCAMm 2848
#define IFSL100_OUTPUT_FLOOR_PROFILEm 2849
#define IFSL140_CAPU8_LUT_0_0_0m 2850
#define IFSL140_CAPU8_LUT_0_0_1m 2851
#define IFSL140_CAPU8_LUT_1_0_0m 2852
#define IFSL140_CAPU8_LUT_1_0_1m 2853
#define IFSL140_CAPU8_LUT_2_0_0m 2854
#define IFSL140_CAPU8_LUT_2_0_1m 2855
#define IFSL140_CAPU8_LUT_3_0_0m 2856
#define IFSL140_CAPU8_LUT_3_0_1m 2857
#define IFSL140_CAPU8_LUT_4_0_0m 2858
#define IFSL140_CAPU8_LUT_4_0_1m 2859
#define IFSL140_CAPU8_LUT_5_0_0m 2860
#define IFSL140_CAPU8_LUT_5_0_1m 2861
#define IFSL140_CAPU8_LUT_6_0_0m 2862
#define IFSL140_CAPU8_LUT_6_0_1m 2863
#define IFSL140_CAPU8_LUT_7_0_0m 2864
#define IFSL140_CAPU8_LUT_7_0_1m 2865
#define IFSL140_DATA_CONSTANTm 2866
#define IFSL140_DROP_CODE_0r 2867
#define IFSL140_DROP_CODE_10r 2868
#define IFSL140_DROP_CODE_11r 2869
#define IFSL140_DROP_CODE_12r 2870
#define IFSL140_DROP_CODE_13r 2871
#define IFSL140_DROP_CODE_14r 2872
#define IFSL140_DROP_CODE_15r 2873
#define IFSL140_DROP_CODE_1r 2874
#define IFSL140_DROP_CODE_2r 2875
#define IFSL140_DROP_CODE_3r 2876
#define IFSL140_DROP_CODE_4r 2877
#define IFSL140_DROP_CODE_5r 2878
#define IFSL140_DROP_CODE_6r 2879
#define IFSL140_DROP_CODE_7r 2880
#define IFSL140_DROP_CODE_8r 2881
#define IFSL140_DROP_CODE_9r 2882
#define IFSL140_FSL_FLOOR_0_PROFILEm 2883
#define IFSL140_FSL_FLOOR_1_PROFILEm 2884
#define IFSL140_FSL_FLOOR_2_PROFILEm 2885
#define IFSL140_FSL_FLOOR_3_PROFILEm 2886
#define IFSL140_FSL_FLOOR_4_PROFILEm 2887
#define IFSL140_FSL_FLOOR_5_PROFILEm 2888
#define IFSL140_FSL_FLOOR_6_PROFILEm 2889
#define IFSL140_FSL_FLOOR_7_PROFILEm 2890
#define IFSL140_INPUT_FLOOR_0_PROFILEm 2891
#define IFSL140_INPUT_FLOOR_1_PROFILEm 2892
#define IFSL140_LTS_POLICYm 2893
#define IFSL140_LTS_PRE_SELm 2894
#define IFSL140_LTS_TCAMm 2895
#define IFSL140_OUTPUT_FLOOR_PROFILEm 2896
#define IFSL40_CAPU8_LUT_0_0_0m 2897
#define IFSL40_CAPU8_LUT_0_0_1m 2898
#define IFSL40_CAPU8_LUT_1_0_0m 2899
#define IFSL40_CAPU8_LUT_1_0_1m 2900
#define IFSL40_CAPU8_LUT_2_0_0m 2901
#define IFSL40_CAPU8_LUT_2_0_1m 2902
#define IFSL40_CAPU8_LUT_3_0_0m 2903
#define IFSL40_CAPU8_LUT_3_0_1m 2904
#define IFSL40_CAPU8_LUT_4_0_0m 2905
#define IFSL40_CAPU8_LUT_4_0_1m 2906
#define IFSL40_CAPU8_LUT_5_0_0m 2907
#define IFSL40_CAPU8_LUT_5_0_1m 2908
#define IFSL40_CAPU8_LUT_6_0_0m 2909
#define IFSL40_CAPU8_LUT_6_0_1m 2910
#define IFSL40_CAPU8_LUT_7_0_0m 2911
#define IFSL40_CAPU8_LUT_7_0_1m 2912
#define IFSL40_DATA_CONSTANTm 2913
#define IFSL40_DROP_CODE_0r 2914
#define IFSL40_DROP_CODE_10r 2915
#define IFSL40_DROP_CODE_11r 2916
#define IFSL40_DROP_CODE_12r 2917
#define IFSL40_DROP_CODE_13r 2918
#define IFSL40_DROP_CODE_14r 2919
#define IFSL40_DROP_CODE_15r 2920
#define IFSL40_DROP_CODE_1r 2921
#define IFSL40_DROP_CODE_2r 2922
#define IFSL40_DROP_CODE_3r 2923
#define IFSL40_DROP_CODE_4r 2924
#define IFSL40_DROP_CODE_5r 2925
#define IFSL40_DROP_CODE_6r 2926
#define IFSL40_DROP_CODE_7r 2927
#define IFSL40_DROP_CODE_8r 2928
#define IFSL40_DROP_CODE_9r 2929
#define IFSL40_FSL_FLOOR_0_PROFILEm 2930
#define IFSL40_FSL_FLOOR_1_PROFILEm 2931
#define IFSL40_FSL_FLOOR_2_PROFILEm 2932
#define IFSL40_FSL_FLOOR_3_PROFILEm 2933
#define IFSL40_FSL_FLOOR_4_PROFILEm 2934
#define IFSL40_FSL_FLOOR_5_PROFILEm 2935
#define IFSL40_FSL_FLOOR_6_PROFILEm 2936
#define IFSL40_FSL_FLOOR_7_PROFILEm 2937
#define IFSL40_INPUT_FLOOR_0_PROFILEm 2938
#define IFSL40_INPUT_FLOOR_1_PROFILEm 2939
#define IFSL40_LTS_POLICYm 2940
#define IFSL40_LTS_PRE_SELm 2941
#define IFSL40_LTS_TCAMm 2942
#define IFSL40_OUTPUT_FLOOR_PROFILEm 2943
#define IFSL41_CAPU8_LUT_0_0_0m 2944
#define IFSL41_CAPU8_LUT_0_0_1m 2945
#define IFSL41_CAPU8_LUT_1_0_0m 2946
#define IFSL41_CAPU8_LUT_1_0_1m 2947
#define IFSL41_CAPU8_LUT_2_0_0m 2948
#define IFSL41_CAPU8_LUT_2_0_1m 2949
#define IFSL41_CAPU8_LUT_3_0_0m 2950
#define IFSL41_CAPU8_LUT_3_0_1m 2951
#define IFSL41_DATA_CONSTANTm 2952
#define IFSL41_DROP_CODE_0r 2953
#define IFSL41_DROP_CODE_10r 2954
#define IFSL41_DROP_CODE_11r 2955
#define IFSL41_DROP_CODE_12r 2956
#define IFSL41_DROP_CODE_13r 2957
#define IFSL41_DROP_CODE_14r 2958
#define IFSL41_DROP_CODE_15r 2959
#define IFSL41_DROP_CODE_1r 2960
#define IFSL41_DROP_CODE_2r 2961
#define IFSL41_DROP_CODE_3r 2962
#define IFSL41_DROP_CODE_4r 2963
#define IFSL41_DROP_CODE_5r 2964
#define IFSL41_DROP_CODE_6r 2965
#define IFSL41_DROP_CODE_7r 2966
#define IFSL41_DROP_CODE_8r 2967
#define IFSL41_DROP_CODE_9r 2968
#define IFSL41_FSL_FLOOR_0_PROFILEm 2969
#define IFSL41_FSL_FLOOR_1_PROFILEm 2970
#define IFSL41_FSL_FLOOR_2_PROFILEm 2971
#define IFSL41_FSL_FLOOR_3_PROFILEm 2972
#define IFSL41_INPUT_FLOOR_0_PROFILEm 2973
#define IFSL41_INPUT_FLOOR_1_PROFILEm 2974
#define IFSL41_LTS_POLICYm 2975
#define IFSL41_LTS_PRE_SELm 2976
#define IFSL41_LTS_TCAMm 2977
#define IFSL41_OUTPUT_FLOOR_PROFILEm 2978
#define IFSL70_CAPU8_LUT_0_0_0m 2979
#define IFSL70_CAPU8_LUT_0_0_1m 2980
#define IFSL70_CAPU8_LUT_1_0_0m 2981
#define IFSL70_CAPU8_LUT_1_0_1m 2982
#define IFSL70_CAPU8_LUT_2_0_0m 2983
#define IFSL70_CAPU8_LUT_2_0_1m 2984
#define IFSL70_CAPU8_LUT_3_0_0m 2985
#define IFSL70_CAPU8_LUT_3_0_1m 2986
#define IFSL70_CAPU8_LUT_4_0_0m 2987
#define IFSL70_CAPU8_LUT_4_0_1m 2988
#define IFSL70_CAPU8_LUT_5_0_0m 2989
#define IFSL70_CAPU8_LUT_5_0_1m 2990
#define IFSL70_CAPU8_LUT_6_0_0m 2991
#define IFSL70_CAPU8_LUT_6_0_1m 2992
#define IFSL70_CAPU8_LUT_7_0_0m 2993
#define IFSL70_CAPU8_LUT_7_0_1m 2994
#define IFSL70_DATA_CONSTANTm 2995
#define IFSL70_DROP_CODE_0r 2996
#define IFSL70_DROP_CODE_10r 2997
#define IFSL70_DROP_CODE_11r 2998
#define IFSL70_DROP_CODE_12r 2999
#define IFSL70_DROP_CODE_13r 3000
#define IFSL70_DROP_CODE_14r 3001
#define IFSL70_DROP_CODE_15r 3002
#define IFSL70_DROP_CODE_1r 3003
#define IFSL70_DROP_CODE_2r 3004
#define IFSL70_DROP_CODE_3r 3005
#define IFSL70_DROP_CODE_4r 3006
#define IFSL70_DROP_CODE_5r 3007
#define IFSL70_DROP_CODE_6r 3008
#define IFSL70_DROP_CODE_7r 3009
#define IFSL70_DROP_CODE_8r 3010
#define IFSL70_DROP_CODE_9r 3011
#define IFSL70_FSL_FLOOR_0_PROFILEm 3012
#define IFSL70_FSL_FLOOR_1_PROFILEm 3013
#define IFSL70_FSL_FLOOR_2_PROFILEm 3014
#define IFSL70_FSL_FLOOR_3_PROFILEm 3015
#define IFSL70_FSL_FLOOR_4_PROFILEm 3016
#define IFSL70_FSL_FLOOR_5_PROFILEm 3017
#define IFSL70_FSL_FLOOR_6_PROFILEm 3018
#define IFSL70_FSL_FLOOR_7_PROFILEm 3019
#define IFSL70_INPUT_FLOOR_0_PROFILEm 3020
#define IFSL70_INPUT_FLOOR_1_PROFILEm 3021
#define IFSL70_LTS_POLICYm 3022
#define IFSL70_LTS_PRE_SELm 3023
#define IFSL70_LTS_TCAMm 3024
#define IFSL70_OUTPUT_FLOOR_PROFILEm 3025
#define IFSL90_CAPU8_LUT_0_0_0m 3026
#define IFSL90_CAPU8_LUT_0_0_1m 3027
#define IFSL90_CAPU8_LUT_1_0_0m 3028
#define IFSL90_CAPU8_LUT_1_0_1m 3029
#define IFSL90_CAPU8_LUT_2_0_0m 3030
#define IFSL90_CAPU8_LUT_2_0_1m 3031
#define IFSL90_CAPU8_LUT_3_0_0m 3032
#define IFSL90_CAPU8_LUT_3_0_1m 3033
#define IFSL90_CAPU8_LUT_4_0_0m 3034
#define IFSL90_CAPU8_LUT_4_0_1m 3035
#define IFSL90_CAPU8_LUT_5_0_0m 3036
#define IFSL90_CAPU8_LUT_5_0_1m 3037
#define IFSL90_CAPU8_LUT_6_0_0m 3038
#define IFSL90_CAPU8_LUT_6_0_1m 3039
#define IFSL90_CAPU8_LUT_7_0_0m 3040
#define IFSL90_CAPU8_LUT_7_0_1m 3041
#define IFSL90_DATA_CONSTANTm 3042
#define IFSL90_DROP_CODE_0r 3043
#define IFSL90_DROP_CODE_10r 3044
#define IFSL90_DROP_CODE_11r 3045
#define IFSL90_DROP_CODE_12r 3046
#define IFSL90_DROP_CODE_13r 3047
#define IFSL90_DROP_CODE_14r 3048
#define IFSL90_DROP_CODE_15r 3049
#define IFSL90_DROP_CODE_1r 3050
#define IFSL90_DROP_CODE_2r 3051
#define IFSL90_DROP_CODE_3r 3052
#define IFSL90_DROP_CODE_4r 3053
#define IFSL90_DROP_CODE_5r 3054
#define IFSL90_DROP_CODE_6r 3055
#define IFSL90_DROP_CODE_7r 3056
#define IFSL90_DROP_CODE_8r 3057
#define IFSL90_DROP_CODE_9r 3058
#define IFSL90_FSL_FLOOR_0_PROFILEm 3059
#define IFSL90_FSL_FLOOR_1_PROFILEm 3060
#define IFSL90_FSL_FLOOR_2_PROFILEm 3061
#define IFSL90_FSL_FLOOR_3_PROFILEm 3062
#define IFSL90_FSL_FLOOR_4_PROFILEm 3063
#define IFSL90_FSL_FLOOR_5_PROFILEm 3064
#define IFSL90_FSL_FLOOR_6_PROFILEm 3065
#define IFSL90_FSL_FLOOR_7_PROFILEm 3066
#define IFSL90_INPUT_FLOOR_0_PROFILEm 3067
#define IFSL90_INPUT_FLOOR_1_PROFILEm 3068
#define IFSL90_LTS_POLICYm 3069
#define IFSL90_LTS_PRE_SELm 3070
#define IFSL90_LTS_TCAMm 3071
#define IFSL90_OUTPUT_FLOOR_PROFILEm 3072
#define IFSL91_CAPU8_LUT_0_0_0m 3073
#define IFSL91_CAPU8_LUT_0_0_1m 3074
#define IFSL91_CAPU8_LUT_1_0_0m 3075
#define IFSL91_CAPU8_LUT_1_0_1m 3076
#define IFSL91_CAPU8_LUT_2_0_0m 3077
#define IFSL91_CAPU8_LUT_2_0_1m 3078
#define IFSL91_CAPU8_LUT_3_0_0m 3079
#define IFSL91_CAPU8_LUT_3_0_1m 3080
#define IFSL91_DATA_CONSTANTm 3081
#define IFSL91_DROP_CODE_0r 3082
#define IFSL91_DROP_CODE_10r 3083
#define IFSL91_DROP_CODE_11r 3084
#define IFSL91_DROP_CODE_12r 3085
#define IFSL91_DROP_CODE_13r 3086
#define IFSL91_DROP_CODE_14r 3087
#define IFSL91_DROP_CODE_15r 3088
#define IFSL91_DROP_CODE_1r 3089
#define IFSL91_DROP_CODE_2r 3090
#define IFSL91_DROP_CODE_3r 3091
#define IFSL91_DROP_CODE_4r 3092
#define IFSL91_DROP_CODE_5r 3093
#define IFSL91_DROP_CODE_6r 3094
#define IFSL91_DROP_CODE_7r 3095
#define IFSL91_DROP_CODE_8r 3096
#define IFSL91_DROP_CODE_9r 3097
#define IFSL91_FSL_FLOOR_0_PROFILEm 3098
#define IFSL91_FSL_FLOOR_1_PROFILEm 3099
#define IFSL91_FSL_FLOOR_2_PROFILEm 3100
#define IFSL91_FSL_FLOOR_3_PROFILEm 3101
#define IFSL91_INPUT_FLOOR_0_PROFILEm 3102
#define IFSL91_INPUT_FLOOR_1_PROFILEm 3103
#define IFSL91_LTS_POLICYm 3104
#define IFSL91_LTS_PRE_SELm 3105
#define IFSL91_LTS_TCAMm 3106
#define IFSL91_OUTPUT_FLOOR_PROFILEm 3107
#define IFTA100_SBR_BSTR_SELm 3108
#define IFTA100_SBR_BUS_STR_ENBr 3109
#define IFTA100_SBR_PROFILE_TABLE_0m 3110
#define IFTA100_SBR_PROFILE_TABLE_0_SER_CONTROLr 3111
#define IFTA100_SBR_PROFILE_TABLE_1m 3112
#define IFTA100_SBR_PROFILE_TABLE_1_SER_CONTROLr 3113
#define IFTA100_SBR_PROFILE_TABLE_2m 3114
#define IFTA100_SBR_PROFILE_TABLE_2_SER_CONTROLr 3115
#define IFTA100_SBR_RAM_TM_CONTROLr 3116
#define IFTA100_T4T_00_HIT_INDEX_PROFILE_0m 3117
#define IFTA100_T4T_00_HIT_INDEX_PROFILE_1m 3118
#define IFTA100_T4T_00_HIT_INDEX_PROFILE_2m 3119
#define IFTA100_T4T_00_HIT_INDEX_PROFILE_3m 3120
#define IFTA100_T4T_00_LTPR_PROFILE_TABLE_0m 3121
#define IFTA100_T4T_00_LTPR_PROFILE_TABLE_1m 3122
#define IFTA100_T4T_00_LTPR_PROFILE_TABLE_2m 3123
#define IFTA100_T4T_00_LTPR_PROFILE_TABLE_3m 3124
#define IFTA100_T4T_00_LTS_PRE_SELm 3125
#define IFTA100_T4T_00_LTS_TCAM_0m 3126
#define IFTA100_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLr 3127
#define IFTA100_T4T_00_LTS_TCAM_0_SER_CONTROLr 3128
#define IFTA100_T4T_00_LTS_TCAM_1m 3129
#define IFTA100_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLr 3130
#define IFTA100_T4T_00_LTS_TCAM_1_SER_CONTROLr 3131
#define IFTA100_T4T_00_LTS_TCAM_2m 3132
#define IFTA100_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLr 3133
#define IFTA100_T4T_00_LTS_TCAM_2_SER_CONTROLr 3134
#define IFTA100_T4T_00_LTS_TCAM_3m 3135
#define IFTA100_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLr 3136
#define IFTA100_T4T_00_LTS_TCAM_3_SER_CONTROLr 3137
#define IFTA100_T4T_00_PDD_PROFILE_TABLE_0m 3138
#define IFTA100_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr 3139
#define IFTA100_T4T_00_PDD_PROFILE_TABLE_1m 3140
#define IFTA100_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr 3141
#define IFTA100_T4T_00_PDD_PROFILE_TABLE_2m 3142
#define IFTA100_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLr 3143
#define IFTA100_T4T_00_PDD_PROFILE_TABLE_3m 3144
#define IFTA100_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLr 3145
#define IFTA100_T4T_00_RAM_TM_CONTROLr 3146
#define IFTA100_T4T_00_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_CONFIGr 3147
#define IFTA100_T4T_00_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_DEBUGr 3148
#define IFTA100_T4T_00_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_STATUSr 3149
#define IFTA100_T4T_00_TILE_CONFIGr 3150
#define IFTA100_T4T_01_HIT_INDEX_PROFILE_0m 3151
#define IFTA100_T4T_01_HIT_INDEX_PROFILE_1m 3152
#define IFTA100_T4T_01_HIT_INDEX_PROFILE_2m 3153
#define IFTA100_T4T_01_HIT_INDEX_PROFILE_3m 3154
#define IFTA100_T4T_01_LTPR_PROFILE_TABLE_0m 3155
#define IFTA100_T4T_01_LTPR_PROFILE_TABLE_1m 3156
#define IFTA100_T4T_01_LTPR_PROFILE_TABLE_2m 3157
#define IFTA100_T4T_01_LTPR_PROFILE_TABLE_3m 3158
#define IFTA100_T4T_01_LTS_PRE_SELm 3159
#define IFTA100_T4T_01_LTS_TCAM_0m 3160
#define IFTA100_T4T_01_LTS_TCAM_0_CAM_TM_CONTROLr 3161
#define IFTA100_T4T_01_LTS_TCAM_0_SER_CONTROLr 3162
#define IFTA100_T4T_01_LTS_TCAM_1m 3163
#define IFTA100_T4T_01_LTS_TCAM_1_CAM_TM_CONTROLr 3164
#define IFTA100_T4T_01_LTS_TCAM_1_SER_CONTROLr 3165
#define IFTA100_T4T_01_LTS_TCAM_2m 3166
#define IFTA100_T4T_01_LTS_TCAM_2_CAM_TM_CONTROLr 3167
#define IFTA100_T4T_01_LTS_TCAM_2_SER_CONTROLr 3168
#define IFTA100_T4T_01_LTS_TCAM_3m 3169
#define IFTA100_T4T_01_LTS_TCAM_3_CAM_TM_CONTROLr 3170
#define IFTA100_T4T_01_LTS_TCAM_3_SER_CONTROLr 3171
#define IFTA100_T4T_01_PDD_PROFILE_TABLE_0m 3172
#define IFTA100_T4T_01_PDD_PROFILE_TABLE_0_SER_CONTROLr 3173
#define IFTA100_T4T_01_PDD_PROFILE_TABLE_1m 3174
#define IFTA100_T4T_01_PDD_PROFILE_TABLE_1_SER_CONTROLr 3175
#define IFTA100_T4T_01_PDD_PROFILE_TABLE_2m 3176
#define IFTA100_T4T_01_PDD_PROFILE_TABLE_2_SER_CONTROLr 3177
#define IFTA100_T4T_01_PDD_PROFILE_TABLE_3m 3178
#define IFTA100_T4T_01_PDD_PROFILE_TABLE_3_SER_CONTROLr 3179
#define IFTA100_T4T_01_RAM_TM_CONTROLr 3180
#define IFTA100_T4T_01_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_CONFIGr 3181
#define IFTA100_T4T_01_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_DEBUGr 3182
#define IFTA100_T4T_01_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_STATUSr 3183
#define IFTA100_T4T_01_TILE_CONFIGr 3184
#define IFTA100_T4T_02_HIT_INDEX_PROFILE_0m 3185
#define IFTA100_T4T_02_HIT_INDEX_PROFILE_1m 3186
#define IFTA100_T4T_02_HIT_INDEX_PROFILE_2m 3187
#define IFTA100_T4T_02_HIT_INDEX_PROFILE_3m 3188
#define IFTA100_T4T_02_LTPR_PROFILE_TABLE_0m 3189
#define IFTA100_T4T_02_LTPR_PROFILE_TABLE_1m 3190
#define IFTA100_T4T_02_LTPR_PROFILE_TABLE_2m 3191
#define IFTA100_T4T_02_LTPR_PROFILE_TABLE_3m 3192
#define IFTA100_T4T_02_LTS_PRE_SELm 3193
#define IFTA100_T4T_02_LTS_TCAM_0m 3194
#define IFTA100_T4T_02_LTS_TCAM_0_CAM_TM_CONTROLr 3195
#define IFTA100_T4T_02_LTS_TCAM_0_SER_CONTROLr 3196
#define IFTA100_T4T_02_LTS_TCAM_1m 3197
#define IFTA100_T4T_02_LTS_TCAM_1_CAM_TM_CONTROLr 3198
#define IFTA100_T4T_02_LTS_TCAM_1_SER_CONTROLr 3199
#define IFTA100_T4T_02_LTS_TCAM_2m 3200
#define IFTA100_T4T_02_LTS_TCAM_2_CAM_TM_CONTROLr 3201
#define IFTA100_T4T_02_LTS_TCAM_2_SER_CONTROLr 3202
#define IFTA100_T4T_02_LTS_TCAM_3m 3203
#define IFTA100_T4T_02_LTS_TCAM_3_CAM_TM_CONTROLr 3204
#define IFTA100_T4T_02_LTS_TCAM_3_SER_CONTROLr 3205
#define IFTA100_T4T_02_PDD_PROFILE_TABLE_0m 3206
#define IFTA100_T4T_02_PDD_PROFILE_TABLE_0_SER_CONTROLr 3207
#define IFTA100_T4T_02_PDD_PROFILE_TABLE_1m 3208
#define IFTA100_T4T_02_PDD_PROFILE_TABLE_1_SER_CONTROLr 3209
#define IFTA100_T4T_02_PDD_PROFILE_TABLE_2m 3210
#define IFTA100_T4T_02_PDD_PROFILE_TABLE_2_SER_CONTROLr 3211
#define IFTA100_T4T_02_PDD_PROFILE_TABLE_3m 3212
#define IFTA100_T4T_02_PDD_PROFILE_TABLE_3_SER_CONTROLr 3213
#define IFTA100_T4T_02_RAM_TM_CONTROLr 3214
#define IFTA100_T4T_02_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_CONFIGr 3215
#define IFTA100_T4T_02_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_DEBUGr 3216
#define IFTA100_T4T_02_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_STATUSr 3217
#define IFTA100_T4T_02_TILE_CONFIGr 3218
#define IFTA10_I1T_00_HIT_INDEX_PROFILE_0m 3219
#define IFTA10_I1T_00_LTS_PRE_SELm 3220
#define IFTA10_I1T_00_LTS_TCAM_0m 3221
#define IFTA10_I1T_00_PDD_PROFILE_TABLE_0m 3222
#define IFTA10_SBR_PROFILE_TABLE_0m 3223
#define IFTA130_I1T_00_HIT_INDEX_PROFILE_0m 3224
#define IFTA130_I1T_00_LTS_PRE_SELm 3225
#define IFTA130_I1T_00_LTS_TCAM_0m 3226
#define IFTA130_I1T_00_PDD_PROFILE_TABLE_0m 3227
#define IFTA130_I1T_01_HIT_INDEX_PROFILE_0m 3228
#define IFTA130_I1T_01_LTS_PRE_SELm 3229
#define IFTA130_I1T_01_LTS_TCAM_0m 3230
#define IFTA130_I1T_01_PDD_PROFILE_TABLE_0m 3231
#define IFTA130_I1T_02_HIT_INDEX_PROFILE_0m 3232
#define IFTA130_I1T_02_LTS_PRE_SELm 3233
#define IFTA130_I1T_02_LTS_TCAM_0m 3234
#define IFTA130_I1T_02_PDD_PROFILE_TABLE_0m 3235
#define IFTA130_I1T_03_HIT_INDEX_PROFILE_0m 3236
#define IFTA130_I1T_03_LTS_PRE_SELm 3237
#define IFTA130_I1T_03_LTS_TCAM_0m 3238
#define IFTA130_I1T_03_PDD_PROFILE_TABLE_0m 3239
#define IFTA130_SBR_BSTR_SELm 3240
#define IFTA130_SBR_BUS_STR_ENBr 3241
#define IFTA130_SBR_PROFILE_TABLE_0m 3242
#define IFTA130_SBR_PROFILE_TABLE_0_SER_CONTROLr 3243
#define IFTA130_SBR_RAM_TM_CONTROLr 3244
#define IFTA140_I1T_00_HIT_INDEX_PROFILE_0m 3245
#define IFTA140_I1T_00_LTS_PRE_SELm 3246
#define IFTA140_I1T_00_LTS_TCAM_0m 3247
#define IFTA140_I1T_00_PDD_PROFILE_TABLE_0m 3248
#define IFTA140_SBR_BSTR_SELm 3249
#define IFTA140_SBR_BUS_STR_ENBr 3250
#define IFTA140_SBR_PROFILE_TABLE_0m 3251
#define IFTA150_SBR_BSTR_SELm 3252
#define IFTA150_SBR_BUS_STR_ENBr 3253
#define IFTA150_SBR_PROFILE_TABLE_0m 3254
#define IFTA150_SBR_PROFILE_TABLE_0_SER_CONTROLr 3255
#define IFTA150_SBR_RAM_TM_CONTROLr 3256
#define IFTA150_T4T_00_HIT_INDEX_PROFILE_0m 3257
#define IFTA150_T4T_00_HIT_INDEX_PROFILE_1m 3258
#define IFTA150_T4T_00_HIT_INDEX_PROFILE_2m 3259
#define IFTA150_T4T_00_HIT_INDEX_PROFILE_3m 3260
#define IFTA150_T4T_00_LTPR_PROFILE_TABLE_0m 3261
#define IFTA150_T4T_00_LTPR_PROFILE_TABLE_1m 3262
#define IFTA150_T4T_00_LTPR_PROFILE_TABLE_2m 3263
#define IFTA150_T4T_00_LTPR_PROFILE_TABLE_3m 3264
#define IFTA150_T4T_00_LTS_PRE_SELm 3265
#define IFTA150_T4T_00_LTS_TCAM_0m 3266
#define IFTA150_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLr 3267
#define IFTA150_T4T_00_LTS_TCAM_0_SER_CONTROLr 3268
#define IFTA150_T4T_00_LTS_TCAM_1m 3269
#define IFTA150_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLr 3270
#define IFTA150_T4T_00_LTS_TCAM_1_SER_CONTROLr 3271
#define IFTA150_T4T_00_LTS_TCAM_2m 3272
#define IFTA150_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLr 3273
#define IFTA150_T4T_00_LTS_TCAM_2_SER_CONTROLr 3274
#define IFTA150_T4T_00_LTS_TCAM_3m 3275
#define IFTA150_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLr 3276
#define IFTA150_T4T_00_LTS_TCAM_3_SER_CONTROLr 3277
#define IFTA150_T4T_00_PDD_PROFILE_TABLE_0m 3278
#define IFTA150_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr 3279
#define IFTA150_T4T_00_PDD_PROFILE_TABLE_1m 3280
#define IFTA150_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr 3281
#define IFTA150_T4T_00_PDD_PROFILE_TABLE_2m 3282
#define IFTA150_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLr 3283
#define IFTA150_T4T_00_PDD_PROFILE_TABLE_3m 3284
#define IFTA150_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLr 3285
#define IFTA150_T4T_00_RAM_TM_CONTROLr 3286
#define IFTA150_T4T_00_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_CONFIGr 3287
#define IFTA150_T4T_00_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_DEBUGr 3288
#define IFTA150_T4T_00_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_STATUSr 3289
#define IFTA150_T4T_00_TILE_CONFIGr 3290
#define IFTA20_I1T_00_HIT_INDEX_PROFILE_0m 3291
#define IFTA20_I1T_00_LTS_PRE_SELm 3292
#define IFTA20_I1T_00_LTS_TCAM_0m 3293
#define IFTA20_I1T_00_PDD_PROFILE_TABLE_0m 3294
#define IFTA20_SBR_BSTR_SELm 3295
#define IFTA20_SBR_BUS_STR_ENBr 3296
#define IFTA20_SBR_PROFILE_TABLE_0m 3297
#define IFTA30_E2T_00_ACTION_TABLE_Am 3298
#define IFTA30_E2T_00_ACTION_TABLE_Bm 3299
#define IFTA30_E2T_00_ARRAY_MISS_POLICYm 3300
#define IFTA30_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLr 3301
#define IFTA30_E2T_00_B0_DOUBLEm 3302
#define IFTA30_E2T_00_B0_ECCm 3303
#define IFTA30_E2T_00_B0_LPm 3304
#define IFTA30_E2T_00_B0_QUADm 3305
#define IFTA30_E2T_00_B0_SINGLEm 3306
#define IFTA30_E2T_00_B1_DOUBLEm 3307
#define IFTA30_E2T_00_B1_ECCm 3308
#define IFTA30_E2T_00_B1_LPm 3309
#define IFTA30_E2T_00_B1_QUADm 3310
#define IFTA30_E2T_00_B1_SINGLEm 3311
#define IFTA30_E2T_00_HASH_CONTROLm 3312
#define IFTA30_E2T_00_HIT_INDEX_PROFILEm 3313
#define IFTA30_E2T_00_HT_DEBUG_CMDm 3314
#define IFTA30_E2T_00_HT_DEBUG_KEYm 3315
#define IFTA30_E2T_00_HT_DEBUG_RESULTm 3316
#define IFTA30_E2T_00_KEY_ATTRIBUTESm 3317
#define IFTA30_E2T_00_KEY_MASK_TABLEm 3318
#define IFTA30_E2T_00_KEY_MASK_TABLE_SER_CONTROLr 3319
#define IFTA30_E2T_00_LTS_PRE_SELm 3320
#define IFTA30_E2T_00_LTS_TCAM_0m 3321
#define IFTA30_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLr 3322
#define IFTA30_E2T_00_LTS_TCAM_0_SER_CONTROLr 3323
#define IFTA30_E2T_00_LTS_TCAM_1m 3324
#define IFTA30_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLr 3325
#define IFTA30_E2T_00_LTS_TCAM_1_SER_CONTROLr 3326
#define IFTA30_E2T_00_MISS_LTPR_PROFILE_TABLEm 3327
#define IFTA30_E2T_00_PDD_PROFILE_TABLE_0m 3328
#define IFTA30_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr 3329
#define IFTA30_E2T_00_PDD_PROFILE_TABLE_1m 3330
#define IFTA30_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr 3331
#define IFTA30_E2T_00_RAM_CONTROLm 3332
#define IFTA30_E2T_00_RAM_TM_CONTROLr 3333
#define IFTA30_E2T_00_REMAP_TABLE_Am 3334
#define IFTA30_E2T_00_REMAP_TABLE_Bm 3335
#define IFTA30_E2T_00_SHARED_BANKS_CONTROLm 3336
#define IFTA30_E2T_00_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_CONFIGr 3337
#define IFTA30_E2T_00_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_DEBUGr 3338
#define IFTA30_E2T_00_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_STATUSr 3339
#define IFTA30_E2T_00_TILE_CONFIGr 3340
#define IFTA30_SBR_BSTR_SELm 3341
#define IFTA30_SBR_BUS_STR_ENBr 3342
#define IFTA30_SBR_PROFILE_TABLE_0m 3343
#define IFTA30_SBR_PROFILE_TABLE_0_SER_CONTROLr 3344
#define IFTA30_SBR_RAM_TM_CONTROLr 3345
#define IFTA40_E2T_00_ACTION_TABLE_Am 3346
#define IFTA40_E2T_00_ACTION_TABLE_Bm 3347
#define IFTA40_E2T_00_ARRAY_MISS_POLICYm 3348
#define IFTA40_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLr 3349
#define IFTA40_E2T_00_B0_DOUBLEm 3350
#define IFTA40_E2T_00_B0_ECCm 3351
#define IFTA40_E2T_00_B0_LPm 3352
#define IFTA40_E2T_00_B0_QUADm 3353
#define IFTA40_E2T_00_B0_SINGLEm 3354
#define IFTA40_E2T_00_B1_DOUBLEm 3355
#define IFTA40_E2T_00_B1_ECCm 3356
#define IFTA40_E2T_00_B1_LPm 3357
#define IFTA40_E2T_00_B1_QUADm 3358
#define IFTA40_E2T_00_B1_SINGLEm 3359
#define IFTA40_E2T_00_HASH_CONTROLm 3360
#define IFTA40_E2T_00_HIT_INDEX_PROFILEm 3361
#define IFTA40_E2T_00_HT_DEBUG_CMDm 3362
#define IFTA40_E2T_00_HT_DEBUG_KEYm 3363
#define IFTA40_E2T_00_HT_DEBUG_RESULTm 3364
#define IFTA40_E2T_00_KEY_ATTRIBUTESm 3365
#define IFTA40_E2T_00_KEY_MASK_TABLEm 3366
#define IFTA40_E2T_00_KEY_MASK_TABLE_SER_CONTROLr 3367
#define IFTA40_E2T_00_LTS_PRE_SELm 3368
#define IFTA40_E2T_00_LTS_TCAM_0m 3369
#define IFTA40_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLr 3370
#define IFTA40_E2T_00_LTS_TCAM_0_SER_CONTROLr 3371
#define IFTA40_E2T_00_LTS_TCAM_1m 3372
#define IFTA40_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLr 3373
#define IFTA40_E2T_00_LTS_TCAM_1_SER_CONTROLr 3374
#define IFTA40_E2T_00_MISS_LTPR_PROFILE_TABLEm 3375
#define IFTA40_E2T_00_PDD_PROFILE_TABLE_0m 3376
#define IFTA40_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr 3377
#define IFTA40_E2T_00_PDD_PROFILE_TABLE_1m 3378
#define IFTA40_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr 3379
#define IFTA40_E2T_00_RAM_CONTROLm 3380
#define IFTA40_E2T_00_RAM_TM_CONTROLr 3381
#define IFTA40_E2T_00_REMAP_TABLE_Am 3382
#define IFTA40_E2T_00_REMAP_TABLE_Bm 3383
#define IFTA40_E2T_00_SHARED_BANKS_CONTROLm 3384
#define IFTA40_E2T_00_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_CONFIGr 3385
#define IFTA40_E2T_00_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_DEBUGr 3386
#define IFTA40_E2T_00_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_STATUSr 3387
#define IFTA40_E2T_00_TILE_CONFIGr 3388
#define IFTA40_E2T_01_ACTION_TABLE_Am 3389
#define IFTA40_E2T_01_ACTION_TABLE_Bm 3390
#define IFTA40_E2T_01_ARRAY_MISS_POLICYm 3391
#define IFTA40_E2T_01_ARRAY_MISS_POLICY_SER_CONTROLr 3392
#define IFTA40_E2T_01_B0_DOUBLEm 3393
#define IFTA40_E2T_01_B0_ECCm 3394
#define IFTA40_E2T_01_B0_LPm 3395
#define IFTA40_E2T_01_B0_QUADm 3396
#define IFTA40_E2T_01_B0_SINGLEm 3397
#define IFTA40_E2T_01_B1_DOUBLEm 3398
#define IFTA40_E2T_01_B1_ECCm 3399
#define IFTA40_E2T_01_B1_LPm 3400
#define IFTA40_E2T_01_B1_QUADm 3401
#define IFTA40_E2T_01_B1_SINGLEm 3402
#define IFTA40_E2T_01_HASH_CONTROLm 3403
#define IFTA40_E2T_01_HIT_INDEX_PROFILEm 3404
#define IFTA40_E2T_01_HT_DEBUG_CMDm 3405
#define IFTA40_E2T_01_HT_DEBUG_KEYm 3406
#define IFTA40_E2T_01_HT_DEBUG_RESULTm 3407
#define IFTA40_E2T_01_KEY_ATTRIBUTESm 3408
#define IFTA40_E2T_01_KEY_MASK_TABLEm 3409
#define IFTA40_E2T_01_KEY_MASK_TABLE_SER_CONTROLr 3410
#define IFTA40_E2T_01_LTS_PRE_SELm 3411
#define IFTA40_E2T_01_LTS_TCAM_0m 3412
#define IFTA40_E2T_01_LTS_TCAM_0_CAM_TM_CONTROLr 3413
#define IFTA40_E2T_01_LTS_TCAM_0_SER_CONTROLr 3414
#define IFTA40_E2T_01_LTS_TCAM_1m 3415
#define IFTA40_E2T_01_LTS_TCAM_1_CAM_TM_CONTROLr 3416
#define IFTA40_E2T_01_LTS_TCAM_1_SER_CONTROLr 3417
#define IFTA40_E2T_01_MISS_LTPR_PROFILE_TABLEm 3418
#define IFTA40_E2T_01_PDD_PROFILE_TABLE_0m 3419
#define IFTA40_E2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLr 3420
#define IFTA40_E2T_01_PDD_PROFILE_TABLE_1m 3421
#define IFTA40_E2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLr 3422
#define IFTA40_E2T_01_RAM_CONTROLm 3423
#define IFTA40_E2T_01_RAM_TM_CONTROLr 3424
#define IFTA40_E2T_01_REMAP_TABLE_Am 3425
#define IFTA40_E2T_01_REMAP_TABLE_Bm 3426
#define IFTA40_E2T_01_SHARED_BANKS_CONTROLm 3427
#define IFTA40_E2T_01_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_CONFIGr 3428
#define IFTA40_E2T_01_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_DEBUGr 3429
#define IFTA40_E2T_01_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_STATUSr 3430
#define IFTA40_E2T_01_TILE_CONFIGr 3431
#define IFTA40_E2T_02_ARRAY_MISS_POLICYm 3432
#define IFTA40_E2T_02_ARRAY_MISS_POLICY_SER_CONTROLr 3433
#define IFTA40_E2T_02_HIT_INDEX_PROFILEm 3434
#define IFTA40_E2T_02_KEY_MASK_TABLEm 3435
#define IFTA40_E2T_02_KEY_MASK_TABLE_SER_CONTROLr 3436
#define IFTA40_E2T_02_LTS_PRE_SELm 3437
#define IFTA40_E2T_02_LTS_TCAM_0m 3438
#define IFTA40_E2T_02_LTS_TCAM_0_CAM_TM_CONTROLr 3439
#define IFTA40_E2T_02_LTS_TCAM_0_SER_CONTROLr 3440
#define IFTA40_E2T_02_LTS_TCAM_1m 3441
#define IFTA40_E2T_02_LTS_TCAM_1_CAM_TM_CONTROLr 3442
#define IFTA40_E2T_02_LTS_TCAM_1_SER_CONTROLr 3443
#define IFTA40_E2T_02_MISS_LTPR_PROFILE_TABLEm 3444
#define IFTA40_E2T_02_PDD_PROFILE_TABLE_0m 3445
#define IFTA40_E2T_02_PDD_PROFILE_TABLE_0_SER_CONTROLr 3446
#define IFTA40_E2T_02_PDD_PROFILE_TABLE_1m 3447
#define IFTA40_E2T_02_PDD_PROFILE_TABLE_1_SER_CONTROLr 3448
#define IFTA40_E2T_02_RAM_TM_CONTROLr 3449
#define IFTA40_E2T_02_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_CONFIGr 3450
#define IFTA40_E2T_02_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_DEBUGr 3451
#define IFTA40_E2T_02_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_STATUSr 3452
#define IFTA40_E2T_02_TILE_CONFIGr 3453
#define IFTA40_SBR_BSTR_SELm 3454
#define IFTA40_SBR_BUS_STR_ENBr 3455
#define IFTA40_SBR_PROFILE_TABLE_0m 3456
#define IFTA40_SBR_PROFILE_TABLE_0_SER_CONTROLr 3457
#define IFTA40_SBR_PROFILE_TABLE_1m 3458
#define IFTA40_SBR_PROFILE_TABLE_1_SER_CONTROLr 3459
#define IFTA40_SBR_PROFILE_TABLE_2m 3460
#define IFTA40_SBR_PROFILE_TABLE_2_SER_CONTROLr 3461
#define IFTA40_SBR_PROFILE_TABLE_3m 3462
#define IFTA40_SBR_PROFILE_TABLE_3_SER_CONTROLr 3463
#define IFTA40_SBR_RAM_TM_CONTROLr 3464
#define IFTA40_T4T_00_HIT_INDEX_PROFILE_0m 3465
#define IFTA40_T4T_00_HIT_INDEX_PROFILE_1m 3466
#define IFTA40_T4T_00_HIT_INDEX_PROFILE_2m 3467
#define IFTA40_T4T_00_HIT_INDEX_PROFILE_3m 3468
#define IFTA40_T4T_00_LTPR_PROFILE_TABLE_0m 3469
#define IFTA40_T4T_00_LTPR_PROFILE_TABLE_1m 3470
#define IFTA40_T4T_00_LTPR_PROFILE_TABLE_2m 3471
#define IFTA40_T4T_00_LTPR_PROFILE_TABLE_3m 3472
#define IFTA40_T4T_00_LTS_PRE_SELm 3473
#define IFTA40_T4T_00_LTS_TCAM_0m 3474
#define IFTA40_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLr 3475
#define IFTA40_T4T_00_LTS_TCAM_0_SER_CONTROLr 3476
#define IFTA40_T4T_00_LTS_TCAM_1m 3477
#define IFTA40_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLr 3478
#define IFTA40_T4T_00_LTS_TCAM_1_SER_CONTROLr 3479
#define IFTA40_T4T_00_LTS_TCAM_2m 3480
#define IFTA40_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLr 3481
#define IFTA40_T4T_00_LTS_TCAM_2_SER_CONTROLr 3482
#define IFTA40_T4T_00_LTS_TCAM_3m 3483
#define IFTA40_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLr 3484
#define IFTA40_T4T_00_LTS_TCAM_3_SER_CONTROLr 3485
#define IFTA40_T4T_00_PDD_PROFILE_TABLE_0m 3486
#define IFTA40_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr 3487
#define IFTA40_T4T_00_PDD_PROFILE_TABLE_1m 3488
#define IFTA40_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr 3489
#define IFTA40_T4T_00_PDD_PROFILE_TABLE_2m 3490
#define IFTA40_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLr 3491
#define IFTA40_T4T_00_PDD_PROFILE_TABLE_3m 3492
#define IFTA40_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLr 3493
#define IFTA40_T4T_00_RAM_TM_CONTROLr 3494
#define IFTA40_T4T_00_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_CONFIGr 3495
#define IFTA40_T4T_00_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_DEBUGr 3496
#define IFTA40_T4T_00_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_STATUSr 3497
#define IFTA40_T4T_00_TILE_CONFIGr 3498
#define IFTA40_T4T_01_HIT_INDEX_PROFILE_0m 3499
#define IFTA40_T4T_01_HIT_INDEX_PROFILE_1m 3500
#define IFTA40_T4T_01_HIT_INDEX_PROFILE_2m 3501
#define IFTA40_T4T_01_HIT_INDEX_PROFILE_3m 3502
#define IFTA40_T4T_01_LTPR_PROFILE_TABLE_0m 3503
#define IFTA40_T4T_01_LTPR_PROFILE_TABLE_1m 3504
#define IFTA40_T4T_01_LTPR_PROFILE_TABLE_2m 3505
#define IFTA40_T4T_01_LTPR_PROFILE_TABLE_3m 3506
#define IFTA40_T4T_01_LTS_PRE_SELm 3507
#define IFTA40_T4T_01_LTS_TCAM_0m 3508
#define IFTA40_T4T_01_LTS_TCAM_0_CAM_TM_CONTROLr 3509
#define IFTA40_T4T_01_LTS_TCAM_0_SER_CONTROLr 3510
#define IFTA40_T4T_01_LTS_TCAM_1m 3511
#define IFTA40_T4T_01_LTS_TCAM_1_CAM_TM_CONTROLr 3512
#define IFTA40_T4T_01_LTS_TCAM_1_SER_CONTROLr 3513
#define IFTA40_T4T_01_LTS_TCAM_2m 3514
#define IFTA40_T4T_01_LTS_TCAM_2_CAM_TM_CONTROLr 3515
#define IFTA40_T4T_01_LTS_TCAM_2_SER_CONTROLr 3516
#define IFTA40_T4T_01_LTS_TCAM_3m 3517
#define IFTA40_T4T_01_LTS_TCAM_3_CAM_TM_CONTROLr 3518
#define IFTA40_T4T_01_LTS_TCAM_3_SER_CONTROLr 3519
#define IFTA40_T4T_01_PDD_PROFILE_TABLE_0m 3520
#define IFTA40_T4T_01_PDD_PROFILE_TABLE_0_SER_CONTROLr 3521
#define IFTA40_T4T_01_PDD_PROFILE_TABLE_1m 3522
#define IFTA40_T4T_01_PDD_PROFILE_TABLE_1_SER_CONTROLr 3523
#define IFTA40_T4T_01_PDD_PROFILE_TABLE_2m 3524
#define IFTA40_T4T_01_PDD_PROFILE_TABLE_2_SER_CONTROLr 3525
#define IFTA40_T4T_01_PDD_PROFILE_TABLE_3m 3526
#define IFTA40_T4T_01_PDD_PROFILE_TABLE_3_SER_CONTROLr 3527
#define IFTA40_T4T_01_RAM_TM_CONTROLr 3528
#define IFTA40_T4T_01_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_CONFIGr 3529
#define IFTA40_T4T_01_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_DEBUGr 3530
#define IFTA40_T4T_01_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_STATUSr 3531
#define IFTA40_T4T_01_TILE_CONFIGr 3532
#define IFTA50_I1T_00_HIT_INDEX_PROFILE_0m 3533
#define IFTA50_I1T_00_LTS_PRE_SELm 3534
#define IFTA50_I1T_00_LTS_TCAM_0m 3535
#define IFTA50_I1T_00_PDD_PROFILE_TABLE_0m 3536
#define IFTA50_I1T_01_HIT_INDEX_PROFILE_0m 3537
#define IFTA50_I1T_01_LTS_PRE_SELm 3538
#define IFTA50_I1T_01_LTS_TCAM_0m 3539
#define IFTA50_I1T_01_PDD_PROFILE_TABLE_0m 3540
#define IFTA50_SBR_BSTR_SELm 3541
#define IFTA50_SBR_BUS_STR_ENBr 3542
#define IFTA50_SBR_PROFILE_TABLE_0m 3543
#define IFTA50_SBR_PROFILE_TABLE_0_SER_CONTROLr 3544
#define IFTA50_SBR_RAM_TM_CONTROLr 3545
#define IFTA60_I1T_00_HIT_INDEX_PROFILE_0m 3546
#define IFTA60_I1T_00_LTS_PRE_SELm 3547
#define IFTA60_I1T_00_LTS_TCAM_0m 3548
#define IFTA60_I1T_00_PDD_PROFILE_TABLE_0m 3549
#define IFTA60_I1T_01_HIT_INDEX_PROFILE_0m 3550
#define IFTA60_I1T_01_LTS_PRE_SELm 3551
#define IFTA60_I1T_01_LTS_TCAM_0m 3552
#define IFTA60_I1T_01_PDD_PROFILE_TABLE_0m 3553
#define IFTA60_I1T_02_HIT_INDEX_PROFILE_0m 3554
#define IFTA60_I1T_02_LTS_PRE_SELm 3555
#define IFTA60_I1T_02_LTS_TCAM_0m 3556
#define IFTA60_I1T_02_PDD_PROFILE_TABLE_0m 3557
#define IFTA60_SBR_BSTR_SELm 3558
#define IFTA60_SBR_BUS_STR_ENBr 3559
#define IFTA60_SBR_PROFILE_TABLE_0m 3560
#define IFTA60_SBR_PROFILE_TABLE_0_SER_CONTROLr 3561
#define IFTA60_SBR_PROFILE_TABLE_1m 3562
#define IFTA60_SBR_PROFILE_TABLE_1_SER_CONTROLr 3563
#define IFTA60_SBR_RAM_TM_CONTROLr 3564
#define IFTA60_T4T_00_HIT_INDEX_PROFILE_0m 3565
#define IFTA60_T4T_00_HIT_INDEX_PROFILE_1m 3566
#define IFTA60_T4T_00_HIT_INDEX_PROFILE_2m 3567
#define IFTA60_T4T_00_HIT_INDEX_PROFILE_3m 3568
#define IFTA60_T4T_00_LTPR_PROFILE_TABLE_0m 3569
#define IFTA60_T4T_00_LTPR_PROFILE_TABLE_1m 3570
#define IFTA60_T4T_00_LTPR_PROFILE_TABLE_2m 3571
#define IFTA60_T4T_00_LTPR_PROFILE_TABLE_3m 3572
#define IFTA60_T4T_00_LTS_PRE_SELm 3573
#define IFTA60_T4T_00_LTS_TCAM_0m 3574
#define IFTA60_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLr 3575
#define IFTA60_T4T_00_LTS_TCAM_0_SER_CONTROLr 3576
#define IFTA60_T4T_00_LTS_TCAM_1m 3577
#define IFTA60_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLr 3578
#define IFTA60_T4T_00_LTS_TCAM_1_SER_CONTROLr 3579
#define IFTA60_T4T_00_LTS_TCAM_2m 3580
#define IFTA60_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLr 3581
#define IFTA60_T4T_00_LTS_TCAM_2_SER_CONTROLr 3582
#define IFTA60_T4T_00_LTS_TCAM_3m 3583
#define IFTA60_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLr 3584
#define IFTA60_T4T_00_LTS_TCAM_3_SER_CONTROLr 3585
#define IFTA60_T4T_00_PDD_PROFILE_TABLE_0m 3586
#define IFTA60_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr 3587
#define IFTA60_T4T_00_PDD_PROFILE_TABLE_1m 3588
#define IFTA60_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr 3589
#define IFTA60_T4T_00_PDD_PROFILE_TABLE_2m 3590
#define IFTA60_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLr 3591
#define IFTA60_T4T_00_PDD_PROFILE_TABLE_3m 3592
#define IFTA60_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLr 3593
#define IFTA60_T4T_00_RAM_TM_CONTROLr 3594
#define IFTA60_T4T_00_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_CONFIGr 3595
#define IFTA60_T4T_00_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_DEBUGr 3596
#define IFTA60_T4T_00_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_STATUSr 3597
#define IFTA60_T4T_00_TILE_CONFIGr 3598
#define IFTA70_I1T_00_HIT_INDEX_PROFILE_0m 3599
#define IFTA70_I1T_00_LTS_PRE_SELm 3600
#define IFTA70_I1T_00_LTS_TCAM_0m 3601
#define IFTA70_I1T_00_PDD_PROFILE_TABLE_0m 3602
#define IFTA70_I1T_01_HIT_INDEX_PROFILE_0m 3603
#define IFTA70_I1T_01_LTS_PRE_SELm 3604
#define IFTA70_I1T_01_LTS_TCAM_0m 3605
#define IFTA70_I1T_01_PDD_PROFILE_TABLE_0m 3606
#define IFTA70_SBR_BSTR_SELm 3607
#define IFTA70_SBR_BUS_STR_ENBr 3608
#define IFTA70_SBR_PROFILE_TABLE_0m 3609
#define IFTA70_SBR_PROFILE_TABLE_0_SER_CONTROLr 3610
#define IFTA70_SBR_RAM_TM_CONTROLr 3611
#define IFTA80_E2T_00_ACTION_TABLE_Am 3612
#define IFTA80_E2T_00_ACTION_TABLE_Bm 3613
#define IFTA80_E2T_00_ARRAY_MISS_POLICYm 3614
#define IFTA80_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLr 3615
#define IFTA80_E2T_00_B0_DOUBLEm 3616
#define IFTA80_E2T_00_B0_ECCm 3617
#define IFTA80_E2T_00_B0_LPm 3618
#define IFTA80_E2T_00_B0_QUADm 3619
#define IFTA80_E2T_00_B0_SINGLEm 3620
#define IFTA80_E2T_00_B1_DOUBLEm 3621
#define IFTA80_E2T_00_B1_ECCm 3622
#define IFTA80_E2T_00_B1_LPm 3623
#define IFTA80_E2T_00_B1_QUADm 3624
#define IFTA80_E2T_00_B1_SINGLEm 3625
#define IFTA80_E2T_00_HASH_CONTROLm 3626
#define IFTA80_E2T_00_HIT_INDEX_PROFILEm 3627
#define IFTA80_E2T_00_HT_DEBUG_CMDm 3628
#define IFTA80_E2T_00_HT_DEBUG_KEYm 3629
#define IFTA80_E2T_00_HT_DEBUG_RESULTm 3630
#define IFTA80_E2T_00_KEY_ATTRIBUTESm 3631
#define IFTA80_E2T_00_KEY_MASK_TABLEm 3632
#define IFTA80_E2T_00_KEY_MASK_TABLE_SER_CONTROLr 3633
#define IFTA80_E2T_00_LTS_PRE_SELm 3634
#define IFTA80_E2T_00_LTS_TCAM_0m 3635
#define IFTA80_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLr 3636
#define IFTA80_E2T_00_LTS_TCAM_0_SER_CONTROLr 3637
#define IFTA80_E2T_00_LTS_TCAM_1m 3638
#define IFTA80_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLr 3639
#define IFTA80_E2T_00_LTS_TCAM_1_SER_CONTROLr 3640
#define IFTA80_E2T_00_MISS_LTPR_PROFILE_TABLEm 3641
#define IFTA80_E2T_00_PDD_PROFILE_TABLE_0m 3642
#define IFTA80_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr 3643
#define IFTA80_E2T_00_PDD_PROFILE_TABLE_1m 3644
#define IFTA80_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr 3645
#define IFTA80_E2T_00_RAM_CONTROLm 3646
#define IFTA80_E2T_00_RAM_TM_CONTROLr 3647
#define IFTA80_E2T_00_REMAP_TABLE_Am 3648
#define IFTA80_E2T_00_REMAP_TABLE_Bm 3649
#define IFTA80_E2T_00_SHARED_BANKS_CONTROLm 3650
#define IFTA80_E2T_00_TCAM_64X80X640_DTOP_CONTROLLER_0_BIST_CONFIGr 3651
#define IFTA80_E2T_00_TCAM_64X80X640_DTOP_CONTROLLER_0_BIST_DEBUGr 3652
#define IFTA80_E2T_00_TCAM_64X80X640_DTOP_CONTROLLER_0_BIST_STATUSr 3653
#define IFTA80_E2T_00_TILE_CONFIGr 3654
#define IFTA80_E2T_01_ACTION_TABLE_Am 3655
#define IFTA80_E2T_01_ACTION_TABLE_Bm 3656
#define IFTA80_E2T_01_ARRAY_MISS_POLICYm 3657
#define IFTA80_E2T_01_ARRAY_MISS_POLICY_SER_CONTROLr 3658
#define IFTA80_E2T_01_B0_DOUBLEm 3659
#define IFTA80_E2T_01_B0_ECCm 3660
#define IFTA80_E2T_01_B0_LPm 3661
#define IFTA80_E2T_01_B0_QUADm 3662
#define IFTA80_E2T_01_B0_SINGLEm 3663
#define IFTA80_E2T_01_B1_DOUBLEm 3664
#define IFTA80_E2T_01_B1_ECCm 3665
#define IFTA80_E2T_01_B1_LPm 3666
#define IFTA80_E2T_01_B1_QUADm 3667
#define IFTA80_E2T_01_B1_SINGLEm 3668
#define IFTA80_E2T_01_HASH_CONTROLm 3669
#define IFTA80_E2T_01_HIT_INDEX_PROFILEm 3670
#define IFTA80_E2T_01_HT_DEBUG_CMDm 3671
#define IFTA80_E2T_01_HT_DEBUG_KEYm 3672
#define IFTA80_E2T_01_HT_DEBUG_RESULTm 3673
#define IFTA80_E2T_01_KEY_ATTRIBUTESm 3674
#define IFTA80_E2T_01_KEY_MASK_TABLEm 3675
#define IFTA80_E2T_01_KEY_MASK_TABLE_SER_CONTROLr 3676
#define IFTA80_E2T_01_LTS_PRE_SELm 3677
#define IFTA80_E2T_01_LTS_TCAM_0m 3678
#define IFTA80_E2T_01_LTS_TCAM_0_CAM_TM_CONTROLr 3679
#define IFTA80_E2T_01_LTS_TCAM_0_SER_CONTROLr 3680
#define IFTA80_E2T_01_LTS_TCAM_1m 3681
#define IFTA80_E2T_01_LTS_TCAM_1_CAM_TM_CONTROLr 3682
#define IFTA80_E2T_01_LTS_TCAM_1_SER_CONTROLr 3683
#define IFTA80_E2T_01_MISS_LTPR_PROFILE_TABLEm 3684
#define IFTA80_E2T_01_PDD_PROFILE_TABLE_0m 3685
#define IFTA80_E2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLr 3686
#define IFTA80_E2T_01_PDD_PROFILE_TABLE_1m 3687
#define IFTA80_E2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLr 3688
#define IFTA80_E2T_01_RAM_CONTROLm 3689
#define IFTA80_E2T_01_RAM_TM_CONTROLr 3690
#define IFTA80_E2T_01_REMAP_TABLE_Am 3691
#define IFTA80_E2T_01_REMAP_TABLE_Bm 3692
#define IFTA80_E2T_01_SHARED_BANKS_CONTROLm 3693
#define IFTA80_E2T_01_TCAM_64X80X640_DTOP_CONTROLLER_0_BIST_CONFIGr 3694
#define IFTA80_E2T_01_TCAM_64X80X640_DTOP_CONTROLLER_0_BIST_DEBUGr 3695
#define IFTA80_E2T_01_TCAM_64X80X640_DTOP_CONTROLLER_0_BIST_STATUSr 3696
#define IFTA80_E2T_01_TILE_CONFIGr 3697
#define IFTA80_E2T_02_ACTION_TABLE_Am 3698
#define IFTA80_E2T_02_ACTION_TABLE_Bm 3699
#define IFTA80_E2T_02_ARRAY_MISS_POLICYm 3700
#define IFTA80_E2T_02_ARRAY_MISS_POLICY_SER_CONTROLr 3701
#define IFTA80_E2T_02_B0_DOUBLEm 3702
#define IFTA80_E2T_02_B0_ECCm 3703
#define IFTA80_E2T_02_B0_LPm 3704
#define IFTA80_E2T_02_B0_QUADm 3705
#define IFTA80_E2T_02_B0_SINGLEm 3706
#define IFTA80_E2T_02_B1_DOUBLEm 3707
#define IFTA80_E2T_02_B1_ECCm 3708
#define IFTA80_E2T_02_B1_LPm 3709
#define IFTA80_E2T_02_B1_QUADm 3710
#define IFTA80_E2T_02_B1_SINGLEm 3711
#define IFTA80_E2T_02_HASH_CONTROLm 3712
#define IFTA80_E2T_02_HIT_INDEX_PROFILEm 3713
#define IFTA80_E2T_02_HT_DEBUG_CMDm 3714
#define IFTA80_E2T_02_HT_DEBUG_KEYm 3715
#define IFTA80_E2T_02_HT_DEBUG_RESULTm 3716
#define IFTA80_E2T_02_KEY_ATTRIBUTESm 3717
#define IFTA80_E2T_02_KEY_MASK_TABLEm 3718
#define IFTA80_E2T_02_KEY_MASK_TABLE_SER_CONTROLr 3719
#define IFTA80_E2T_02_LTS_PRE_SELm 3720
#define IFTA80_E2T_02_LTS_TCAM_0m 3721
#define IFTA80_E2T_02_LTS_TCAM_0_CAM_TM_CONTROLr 3722
#define IFTA80_E2T_02_LTS_TCAM_0_SER_CONTROLr 3723
#define IFTA80_E2T_02_LTS_TCAM_1m 3724
#define IFTA80_E2T_02_LTS_TCAM_1_CAM_TM_CONTROLr 3725
#define IFTA80_E2T_02_LTS_TCAM_1_SER_CONTROLr 3726
#define IFTA80_E2T_02_MISS_LTPR_PROFILE_TABLEm 3727
#define IFTA80_E2T_02_PDD_PROFILE_TABLE_0m 3728
#define IFTA80_E2T_02_PDD_PROFILE_TABLE_0_SER_CONTROLr 3729
#define IFTA80_E2T_02_PDD_PROFILE_TABLE_1m 3730
#define IFTA80_E2T_02_PDD_PROFILE_TABLE_1_SER_CONTROLr 3731
#define IFTA80_E2T_02_RAM_CONTROLm 3732
#define IFTA80_E2T_02_RAM_TM_CONTROLr 3733
#define IFTA80_E2T_02_REMAP_TABLE_Am 3734
#define IFTA80_E2T_02_REMAP_TABLE_Bm 3735
#define IFTA80_E2T_02_SHARED_BANKS_CONTROLm 3736
#define IFTA80_E2T_02_TCAM_64X80X640_DTOP_CONTROLLER_0_BIST_CONFIGr 3737
#define IFTA80_E2T_02_TCAM_64X80X640_DTOP_CONTROLLER_0_BIST_DEBUGr 3738
#define IFTA80_E2T_02_TCAM_64X80X640_DTOP_CONTROLLER_0_BIST_STATUSr 3739
#define IFTA80_E2T_02_TILE_CONFIGr 3740
#define IFTA80_E2T_03_ACTION_TABLE_Am 3741
#define IFTA80_E2T_03_ACTION_TABLE_Bm 3742
#define IFTA80_E2T_03_ARRAY_MISS_POLICYm 3743
#define IFTA80_E2T_03_ARRAY_MISS_POLICY_SER_CONTROLr 3744
#define IFTA80_E2T_03_B0_DOUBLEm 3745
#define IFTA80_E2T_03_B0_ECCm 3746
#define IFTA80_E2T_03_B0_LPm 3747
#define IFTA80_E2T_03_B0_QUADm 3748
#define IFTA80_E2T_03_B0_SINGLEm 3749
#define IFTA80_E2T_03_B1_DOUBLEm 3750
#define IFTA80_E2T_03_B1_ECCm 3751
#define IFTA80_E2T_03_B1_LPm 3752
#define IFTA80_E2T_03_B1_QUADm 3753
#define IFTA80_E2T_03_B1_SINGLEm 3754
#define IFTA80_E2T_03_HASH_CONTROLm 3755
#define IFTA80_E2T_03_HIT_INDEX_PROFILEm 3756
#define IFTA80_E2T_03_HT_DEBUG_CMDm 3757
#define IFTA80_E2T_03_HT_DEBUG_KEYm 3758
#define IFTA80_E2T_03_HT_DEBUG_RESULTm 3759
#define IFTA80_E2T_03_KEY_ATTRIBUTESm 3760
#define IFTA80_E2T_03_KEY_MASK_TABLEm 3761
#define IFTA80_E2T_03_KEY_MASK_TABLE_SER_CONTROLr 3762
#define IFTA80_E2T_03_LTS_PRE_SELm 3763
#define IFTA80_E2T_03_LTS_TCAM_0m 3764
#define IFTA80_E2T_03_LTS_TCAM_0_CAM_TM_CONTROLr 3765
#define IFTA80_E2T_03_LTS_TCAM_0_SER_CONTROLr 3766
#define IFTA80_E2T_03_LTS_TCAM_1m 3767
#define IFTA80_E2T_03_LTS_TCAM_1_CAM_TM_CONTROLr 3768
#define IFTA80_E2T_03_LTS_TCAM_1_SER_CONTROLr 3769
#define IFTA80_E2T_03_MISS_LTPR_PROFILE_TABLEm 3770
#define IFTA80_E2T_03_PDD_PROFILE_TABLE_0m 3771
#define IFTA80_E2T_03_PDD_PROFILE_TABLE_0_SER_CONTROLr 3772
#define IFTA80_E2T_03_PDD_PROFILE_TABLE_1m 3773
#define IFTA80_E2T_03_PDD_PROFILE_TABLE_1_SER_CONTROLr 3774
#define IFTA80_E2T_03_RAM_CONTROLm 3775
#define IFTA80_E2T_03_RAM_TM_CONTROLr 3776
#define IFTA80_E2T_03_REMAP_TABLE_Am 3777
#define IFTA80_E2T_03_REMAP_TABLE_Bm 3778
#define IFTA80_E2T_03_SHARED_BANKS_CONTROLm 3779
#define IFTA80_E2T_03_TCAM_64X80X640_DTOP_CONTROLLER_0_BIST_CONFIGr 3780
#define IFTA80_E2T_03_TCAM_64X80X640_DTOP_CONTROLLER_0_BIST_DEBUGr 3781
#define IFTA80_E2T_03_TCAM_64X80X640_DTOP_CONTROLLER_0_BIST_STATUSr 3782
#define IFTA80_E2T_03_TILE_CONFIGr 3783
#define IFTA80_SBR_BSTR_SELm 3784
#define IFTA80_SBR_BUS_STR_ENBr 3785
#define IFTA80_SBR_PROFILE_TABLE_0m 3786
#define IFTA80_SBR_PROFILE_TABLE_0_SER_CONTROLr 3787
#define IFTA80_SBR_PROFILE_TABLE_1m 3788
#define IFTA80_SBR_PROFILE_TABLE_1_SER_CONTROLr 3789
#define IFTA80_SBR_PROFILE_TABLE_2m 3790
#define IFTA80_SBR_PROFILE_TABLE_2_SER_CONTROLr 3791
#define IFTA80_SBR_RAM_TM_CONTROLr 3792
#define IFTA80_T2T_00_HIT_INDEX_PROFILE_0m 3793
#define IFTA80_T2T_00_HIT_INDEX_PROFILE_1m 3794
#define IFTA80_T2T_00_LTPR_PROFILE_TABLE_0m 3795
#define IFTA80_T2T_00_LTPR_PROFILE_TABLE_1m 3796
#define IFTA80_T2T_00_LTS_PRE_SELm 3797
#define IFTA80_T2T_00_LTS_TCAM_0m 3798
#define IFTA80_T2T_00_LTS_TCAM_0_CAM_TM_CONTROLr 3799
#define IFTA80_T2T_00_LTS_TCAM_0_SER_CONTROLr 3800
#define IFTA80_T2T_00_LTS_TCAM_1m 3801
#define IFTA80_T2T_00_LTS_TCAM_1_CAM_TM_CONTROLr 3802
#define IFTA80_T2T_00_LTS_TCAM_1_SER_CONTROLr 3803
#define IFTA80_T2T_00_PDD_PROFILE_TABLE_0m 3804
#define IFTA80_T2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr 3805
#define IFTA80_T2T_00_PDD_PROFILE_TABLE_1m 3806
#define IFTA80_T2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr 3807
#define IFTA80_T2T_00_RAM_TM_CONTROLr 3808
#define IFTA80_T2T_00_TCAM_64X80X640_DTOP_CONTROLLER_0_BIST_CONFIGr 3809
#define IFTA80_T2T_00_TCAM_64X80X640_DTOP_CONTROLLER_0_BIST_DEBUGr 3810
#define IFTA80_T2T_00_TCAM_64X80X640_DTOP_CONTROLLER_0_BIST_STATUSr 3811
#define IFTA80_T2T_00_TILE_CONFIGr 3812
#define IFTA80_T2T_01_HIT_INDEX_PROFILE_0m 3813
#define IFTA80_T2T_01_HIT_INDEX_PROFILE_1m 3814
#define IFTA80_T2T_01_LTPR_PROFILE_TABLE_0m 3815
#define IFTA80_T2T_01_LTPR_PROFILE_TABLE_1m 3816
#define IFTA80_T2T_01_LTS_PRE_SELm 3817
#define IFTA80_T2T_01_LTS_TCAM_0m 3818
#define IFTA80_T2T_01_LTS_TCAM_0_CAM_TM_CONTROLr 3819
#define IFTA80_T2T_01_LTS_TCAM_0_SER_CONTROLr 3820
#define IFTA80_T2T_01_LTS_TCAM_1m 3821
#define IFTA80_T2T_01_LTS_TCAM_1_CAM_TM_CONTROLr 3822
#define IFTA80_T2T_01_LTS_TCAM_1_SER_CONTROLr 3823
#define IFTA80_T2T_01_PDD_PROFILE_TABLE_0m 3824
#define IFTA80_T2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLr 3825
#define IFTA80_T2T_01_PDD_PROFILE_TABLE_1m 3826
#define IFTA80_T2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLr 3827
#define IFTA80_T2T_01_RAM_TM_CONTROLr 3828
#define IFTA80_T2T_01_TCAM_64X80X640_DTOP_CONTROLLER_0_BIST_CONFIGr 3829
#define IFTA80_T2T_01_TCAM_64X80X640_DTOP_CONTROLLER_0_BIST_DEBUGr 3830
#define IFTA80_T2T_01_TCAM_64X80X640_DTOP_CONTROLLER_0_BIST_STATUSr 3831
#define IFTA80_T2T_01_TILE_CONFIGr 3832
#define IFTA90_E2T_00_ACTION_TABLE_Am 3833
#define IFTA90_E2T_00_ACTION_TABLE_Bm 3834
#define IFTA90_E2T_00_ARRAY_MISS_POLICYm 3835
#define IFTA90_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLr 3836
#define IFTA90_E2T_00_B0_DOUBLEm 3837
#define IFTA90_E2T_00_B0_ECCm 3838
#define IFTA90_E2T_00_B0_LPm 3839
#define IFTA90_E2T_00_B0_QUADm 3840
#define IFTA90_E2T_00_B0_SINGLEm 3841
#define IFTA90_E2T_00_B1_DOUBLEm 3842
#define IFTA90_E2T_00_B1_ECCm 3843
#define IFTA90_E2T_00_B1_LPm 3844
#define IFTA90_E2T_00_B1_QUADm 3845
#define IFTA90_E2T_00_B1_SINGLEm 3846
#define IFTA90_E2T_00_B2_DOUBLEm 3847
#define IFTA90_E2T_00_B2_ECCm 3848
#define IFTA90_E2T_00_B2_LPm 3849
#define IFTA90_E2T_00_B2_QUADm 3850
#define IFTA90_E2T_00_B2_SINGLEm 3851
#define IFTA90_E2T_00_B3_DOUBLEm 3852
#define IFTA90_E2T_00_B3_ECCm 3853
#define IFTA90_E2T_00_B3_LPm 3854
#define IFTA90_E2T_00_B3_QUADm 3855
#define IFTA90_E2T_00_B3_SINGLEm 3856
#define IFTA90_E2T_00_HASH_CONTROLm 3857
#define IFTA90_E2T_00_HIT_INDEX_PROFILEm 3858
#define IFTA90_E2T_00_HT_DEBUG_CMDm 3859
#define IFTA90_E2T_00_HT_DEBUG_KEYm 3860
#define IFTA90_E2T_00_HT_DEBUG_RESULTm 3861
#define IFTA90_E2T_00_KEY_ATTRIBUTESm 3862
#define IFTA90_E2T_00_KEY_MASK_TABLEm 3863
#define IFTA90_E2T_00_KEY_MASK_TABLE_SER_CONTROLr 3864
#define IFTA90_E2T_00_LTS_PRE_SELm 3865
#define IFTA90_E2T_00_LTS_TCAM_0m 3866
#define IFTA90_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLr 3867
#define IFTA90_E2T_00_LTS_TCAM_0_SER_CONTROLr 3868
#define IFTA90_E2T_00_LTS_TCAM_1m 3869
#define IFTA90_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLr 3870
#define IFTA90_E2T_00_LTS_TCAM_1_SER_CONTROLr 3871
#define IFTA90_E2T_00_MISS_LTPR_PROFILE_TABLEm 3872
#define IFTA90_E2T_00_PDD_PROFILE_TABLE_0m 3873
#define IFTA90_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr 3874
#define IFTA90_E2T_00_PDD_PROFILE_TABLE_1m 3875
#define IFTA90_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr 3876
#define IFTA90_E2T_00_RAM_CONTROLm 3877
#define IFTA90_E2T_00_RAM_TM_CONTROLr 3878
#define IFTA90_E2T_00_REMAP_TABLE_Am 3879
#define IFTA90_E2T_00_REMAP_TABLE_Bm 3880
#define IFTA90_E2T_00_SHARED_BANKS_CONTROLm 3881
#define IFTA90_E2T_00_TCAM_64X80X640_DTOP_CONTROLLER_0_BIST_CONFIGr 3882
#define IFTA90_E2T_00_TCAM_64X80X640_DTOP_CONTROLLER_0_BIST_DEBUGr 3883
#define IFTA90_E2T_00_TCAM_64X80X640_DTOP_CONTROLLER_0_BIST_STATUSr 3884
#define IFTA90_E2T_00_TILE_CONFIGr 3885
#define IFTA90_E2T_01_ACTION_TABLE_Am 3886
#define IFTA90_E2T_01_ACTION_TABLE_Bm 3887
#define IFTA90_E2T_01_ARRAY_MISS_POLICYm 3888
#define IFTA90_E2T_01_ARRAY_MISS_POLICY_SER_CONTROLr 3889
#define IFTA90_E2T_01_B0_DOUBLEm 3890
#define IFTA90_E2T_01_B0_ECCm 3891
#define IFTA90_E2T_01_B0_LPm 3892
#define IFTA90_E2T_01_B0_QUADm 3893
#define IFTA90_E2T_01_B0_SINGLEm 3894
#define IFTA90_E2T_01_B1_DOUBLEm 3895
#define IFTA90_E2T_01_B1_ECCm 3896
#define IFTA90_E2T_01_B1_LPm 3897
#define IFTA90_E2T_01_B1_QUADm 3898
#define IFTA90_E2T_01_B1_SINGLEm 3899
#define IFTA90_E2T_01_B2_DOUBLEm 3900
#define IFTA90_E2T_01_B2_ECCm 3901
#define IFTA90_E2T_01_B2_LPm 3902
#define IFTA90_E2T_01_B2_QUADm 3903
#define IFTA90_E2T_01_B2_SINGLEm 3904
#define IFTA90_E2T_01_B3_DOUBLEm 3905
#define IFTA90_E2T_01_B3_ECCm 3906
#define IFTA90_E2T_01_B3_LPm 3907
#define IFTA90_E2T_01_B3_QUADm 3908
#define IFTA90_E2T_01_B3_SINGLEm 3909
#define IFTA90_E2T_01_HASH_CONTROLm 3910
#define IFTA90_E2T_01_HIT_INDEX_PROFILEm 3911
#define IFTA90_E2T_01_HT_DEBUG_CMDm 3912
#define IFTA90_E2T_01_HT_DEBUG_KEYm 3913
#define IFTA90_E2T_01_HT_DEBUG_RESULTm 3914
#define IFTA90_E2T_01_KEY_ATTRIBUTESm 3915
#define IFTA90_E2T_01_KEY_MASK_TABLEm 3916
#define IFTA90_E2T_01_KEY_MASK_TABLE_SER_CONTROLr 3917
#define IFTA90_E2T_01_LTS_PRE_SELm 3918
#define IFTA90_E2T_01_LTS_TCAM_0m 3919
#define IFTA90_E2T_01_LTS_TCAM_0_CAM_TM_CONTROLr 3920
#define IFTA90_E2T_01_LTS_TCAM_0_SER_CONTROLr 3921
#define IFTA90_E2T_01_LTS_TCAM_1m 3922
#define IFTA90_E2T_01_LTS_TCAM_1_CAM_TM_CONTROLr 3923
#define IFTA90_E2T_01_LTS_TCAM_1_SER_CONTROLr 3924
#define IFTA90_E2T_01_MISS_LTPR_PROFILE_TABLEm 3925
#define IFTA90_E2T_01_PDD_PROFILE_TABLE_0m 3926
#define IFTA90_E2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLr 3927
#define IFTA90_E2T_01_PDD_PROFILE_TABLE_1m 3928
#define IFTA90_E2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLr 3929
#define IFTA90_E2T_01_RAM_CONTROLm 3930
#define IFTA90_E2T_01_RAM_TM_CONTROLr 3931
#define IFTA90_E2T_01_REMAP_TABLE_Am 3932
#define IFTA90_E2T_01_REMAP_TABLE_Bm 3933
#define IFTA90_E2T_01_SHARED_BANKS_CONTROLm 3934
#define IFTA90_E2T_01_TCAM_64X80X640_DTOP_CONTROLLER_0_BIST_CONFIGr 3935
#define IFTA90_E2T_01_TCAM_64X80X640_DTOP_CONTROLLER_0_BIST_DEBUGr 3936
#define IFTA90_E2T_01_TCAM_64X80X640_DTOP_CONTROLLER_0_BIST_STATUSr 3937
#define IFTA90_E2T_01_TILE_CONFIGr 3938
#define IFTA90_E2T_02_ARRAY_MISS_POLICYm 3939
#define IFTA90_E2T_02_ARRAY_MISS_POLICY_SER_CONTROLr 3940
#define IFTA90_E2T_02_HIT_INDEX_PROFILEm 3941
#define IFTA90_E2T_02_KEY_MASK_TABLEm 3942
#define IFTA90_E2T_02_KEY_MASK_TABLE_SER_CONTROLr 3943
#define IFTA90_E2T_02_LTS_PRE_SELm 3944
#define IFTA90_E2T_02_LTS_TCAM_0m 3945
#define IFTA90_E2T_02_LTS_TCAM_0_CAM_TM_CONTROLr 3946
#define IFTA90_E2T_02_LTS_TCAM_0_SER_CONTROLr 3947
#define IFTA90_E2T_02_LTS_TCAM_1m 3948
#define IFTA90_E2T_02_LTS_TCAM_1_CAM_TM_CONTROLr 3949
#define IFTA90_E2T_02_LTS_TCAM_1_SER_CONTROLr 3950
#define IFTA90_E2T_02_MISS_LTPR_PROFILE_TABLEm 3951
#define IFTA90_E2T_02_PDD_PROFILE_TABLE_0m 3952
#define IFTA90_E2T_02_PDD_PROFILE_TABLE_0_SER_CONTROLr 3953
#define IFTA90_E2T_02_PDD_PROFILE_TABLE_1m 3954
#define IFTA90_E2T_02_PDD_PROFILE_TABLE_1_SER_CONTROLr 3955
#define IFTA90_E2T_02_RAM_TM_CONTROLr 3956
#define IFTA90_E2T_02_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_CONFIGr 3957
#define IFTA90_E2T_02_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_DEBUGr 3958
#define IFTA90_E2T_02_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_STATUSr 3959
#define IFTA90_E2T_02_TILE_CONFIGr 3960
#define IFTA90_E2T_03_ARRAY_MISS_POLICYm 3961
#define IFTA90_E2T_03_ARRAY_MISS_POLICY_SER_CONTROLr 3962
#define IFTA90_E2T_03_HIT_INDEX_PROFILEm 3963
#define IFTA90_E2T_03_KEY_MASK_TABLEm 3964
#define IFTA90_E2T_03_KEY_MASK_TABLE_SER_CONTROLr 3965
#define IFTA90_E2T_03_LTS_PRE_SELm 3966
#define IFTA90_E2T_03_LTS_TCAM_0m 3967
#define IFTA90_E2T_03_LTS_TCAM_0_CAM_TM_CONTROLr 3968
#define IFTA90_E2T_03_LTS_TCAM_0_SER_CONTROLr 3969
#define IFTA90_E2T_03_LTS_TCAM_1m 3970
#define IFTA90_E2T_03_LTS_TCAM_1_CAM_TM_CONTROLr 3971
#define IFTA90_E2T_03_LTS_TCAM_1_SER_CONTROLr 3972
#define IFTA90_E2T_03_MISS_LTPR_PROFILE_TABLEm 3973
#define IFTA90_E2T_03_PDD_PROFILE_TABLE_0m 3974
#define IFTA90_E2T_03_PDD_PROFILE_TABLE_0_SER_CONTROLr 3975
#define IFTA90_E2T_03_PDD_PROFILE_TABLE_1m 3976
#define IFTA90_E2T_03_PDD_PROFILE_TABLE_1_SER_CONTROLr 3977
#define IFTA90_E2T_03_RAM_TM_CONTROLr 3978
#define IFTA90_E2T_03_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_CONFIGr 3979
#define IFTA90_E2T_03_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_DEBUGr 3980
#define IFTA90_E2T_03_TCAM_64X80X512_DTOP_CONTROLLER_0_BIST_STATUSr 3981
#define IFTA90_E2T_03_TILE_CONFIGr 3982
#define IFTA90_SBR_BSTR_SELm 3983
#define IFTA90_SBR_BUS_STR_ENBr 3984
#define IFTA90_SBR_PROFILE_TABLE_0m 3985
#define IFTA90_SBR_PROFILE_TABLE_0_SER_CONTROLr 3986
#define IFTA90_SBR_PROFILE_TABLE_1m 3987
#define IFTA90_SBR_PROFILE_TABLE_1_SER_CONTROLr 3988
#define IFTA90_SBR_RAM_TM_CONTROLr 3989
#define ING_DII_AUX_ARB_CONTROLr 3990
#define ING_DII_DEBUG_CONFIGr 3991
#define ING_DII_DPP_CTRLr 3992
#define ING_DII_ECC_CONTROLr 3993
#define ING_DII_EVENT_FIFO_STATUSr 3994
#define ING_DII_HW_RESET_CONTROL_0r 3995
#define ING_DII_HW_STATUSr 3996
#define ING_DII_INTR_ENABLEr 3997
#define ING_DII_INTR_STATUSr 3998
#define ING_DII_Q_BEGINr 3999
#define ING_DII_RAM_CONTROLr 4000
#define ING_DII_SER_CONTROLr 4001
#define ING_DII_SER_SCAN_CONFIGr 4002
#define ING_DII_SER_SCAN_STATUSr 4003
#define ING_DOI_EVENT_FIFO_STATUSr 4004
#define ING_DOI_INTR_ENABLEr 4005
#define ING_DOI_INTR_STATUSr 4006
#define ING_DOI_RAM_CONTROLr 4007
#define ING_DOI_SER_CONTROL_0r 4008
#define ING_DOI_SER_CONTROL_1r 4009
#define ING_DOI_SER_FIFOm 4010
#define ING_DOI_SER_FIFO_CTRLr 4011
#define ING_DOI_SER_FIFO_STATUSr 4012
#define ING_DOP_CTRL_0_64r 4013
#define ING_DOP_CTRL_1_64r 4014
#define ING_DOP_CTRL_2_64r 4015
#define ING_IDB_TO_DEVICE_PORT_MAPm 4016
#define ING_PHY_TO_IDB_PORT_MAPm 4017
#define IPARSER0_HFE_FLEX_PKT_FLAGS_PROFILEm 4018
#define IPARSER0_HFE_POLICY_TABLE_0m 4019
#define IPARSER0_HFE_POLICY_TABLE_0_SER_CONTROLr 4020
#define IPARSER0_HFE_RAM_TM_CONTROLr 4021
#define IPARSER0_HME_INIT_CONTROLr 4022
#define IPARSER0_HME_INIT_PROFILEm 4023
#define IPARSER0_HME_RAM_TM_CONTROLr 4024
#define IPARSER0_HME_STAGE0_TCAMm 4025
#define IPARSER0_HME_STAGE0_TCAM_CAM_TM_CONTROLr 4026
#define IPARSER0_HME_STAGE0_TCAM_SER_CONTROLr 4027
#define IPARSER0_HME_TCAM_64X192X160_DTOP_CONTROLLER_0_BIST_CONFIGr 4028
#define IPARSER0_HME_TCAM_64X192X160_DTOP_CONTROLLER_0_BIST_DEBUGr 4029
#define IPARSER0_HME_TCAM_64X192X160_DTOP_CONTROLLER_0_BIST_STATUSr 4030
#define IPARSER1_HFE_FLEX_PKT_FLAGS_PROFILEm 4031
#define IPARSER1_HFE_POLICY_TABLE_0m 4032
#define IPARSER1_HFE_POLICY_TABLE_0_SER_CONTROLr 4033
#define IPARSER1_HFE_POLICY_TABLE_1m 4034
#define IPARSER1_HFE_POLICY_TABLE_1_SER_CONTROLr 4035
#define IPARSER1_HFE_POLICY_TABLE_2m 4036
#define IPARSER1_HFE_POLICY_TABLE_2_SER_CONTROLr 4037
#define IPARSER1_HFE_POLICY_TABLE_3m 4038
#define IPARSER1_HFE_POLICY_TABLE_3_SER_CONTROLr 4039
#define IPARSER1_HFE_POLICY_TABLE_4m 4040
#define IPARSER1_HFE_POLICY_TABLE_4_SER_CONTROLr 4041
#define IPARSER1_HFE_POLICY_TABLE_5m 4042
#define IPARSER1_HFE_POLICY_TABLE_5_SER_CONTROLr 4043
#define IPARSER1_HFE_RAM_TM_CONTROLr 4044
#define IPARSER1_HME_INIT_CONTROLr 4045
#define IPARSER1_HME_INIT_PROFILEm 4046
#define IPARSER1_HME_RAM_TM_CONTROLr 4047
#define IPARSER1_HME_STAGE0_KEY_VALID_BYTES_CHECKm 4048
#define IPARSER1_HME_STAGE0_TCAMm 4049
#define IPARSER1_HME_STAGE0_TCAM_CAM_TM_CONTROLr 4050
#define IPARSER1_HME_STAGE0_TCAM_SER_CONTROLr 4051
#define IPARSER1_HME_STAGE1_KEY_VALID_BYTES_CHECKm 4052
#define IPARSER1_HME_STAGE1_TCAMm 4053
#define IPARSER1_HME_STAGE1_TCAM_CAM_TM_CONTROLr 4054
#define IPARSER1_HME_STAGE1_TCAM_SER_CONTROLr 4055
#define IPARSER1_HME_STAGE2_KEY_VALID_BYTES_CHECKm 4056
#define IPARSER1_HME_STAGE2_TCAMm 4057
#define IPARSER1_HME_STAGE2_TCAM_CAM_TM_CONTROLr 4058
#define IPARSER1_HME_STAGE2_TCAM_SER_CONTROLr 4059
#define IPARSER1_HME_STAGE3_KEY_VALID_BYTES_CHECKm 4060
#define IPARSER1_HME_STAGE3_TCAMm 4061
#define IPARSER1_HME_STAGE3_TCAM_CAM_TM_CONTROLr 4062
#define IPARSER1_HME_STAGE3_TCAM_SER_CONTROLr 4063
#define IPARSER1_HME_STAGE4_KEY_VALID_BYTES_CHECKm 4064
#define IPARSER1_HME_STAGE4_TCAMm 4065
#define IPARSER1_HME_STAGE4_TCAM_CAM_TM_CONTROLr 4066
#define IPARSER1_HME_STAGE4_TCAM_SER_CONTROLr 4067
#define IPARSER1_HME_STAGE5_KEY_VALID_BYTES_CHECKm 4068
#define IPARSER1_HME_STAGE5_TCAMm 4069
#define IPARSER1_HME_STAGE5_TCAM_CAM_TM_CONTROLr 4070
#define IPARSER1_HME_STAGE5_TCAM_SER_CONTROLr 4071
#define IPARSER1_HME_TCAM_64X192X160_DTOP_CONTROLLER_0_BIST_CONFIGr 4072
#define IPARSER1_HME_TCAM_64X192X160_DTOP_CONTROLLER_0_BIST_DEBUGr 4073
#define IPARSER1_HME_TCAM_64X192X160_DTOP_CONTROLLER_0_BIST_STATUSr 4074
#define IPARSER2_HFE_FLEX_PKT_FLAGS_PROFILEm 4075
#define IPARSER2_HFE_POLICY_TABLE_0m 4076
#define IPARSER2_HFE_POLICY_TABLE_0_SER_CONTROLr 4077
#define IPARSER2_HFE_POLICY_TABLE_1m 4078
#define IPARSER2_HFE_POLICY_TABLE_1_SER_CONTROLr 4079
#define IPARSER2_HFE_POLICY_TABLE_2m 4080
#define IPARSER2_HFE_POLICY_TABLE_2_SER_CONTROLr 4081
#define IPARSER2_HFE_POLICY_TABLE_3m 4082
#define IPARSER2_HFE_POLICY_TABLE_3_SER_CONTROLr 4083
#define IPARSER2_HFE_POLICY_TABLE_4m 4084
#define IPARSER2_HFE_POLICY_TABLE_4_SER_CONTROLr 4085
#define IPARSER2_HFE_RAM_TM_CONTROLr 4086
#define IPARSER2_HME_INIT_CONTROLr 4087
#define IPARSER2_HME_INIT_PROFILEm 4088
#define IPARSER2_HME_RAM_TM_CONTROLr 4089
#define IPARSER2_HME_STAGE0_KEY_VALID_BYTES_CHECKm 4090
#define IPARSER2_HME_STAGE0_TCAMm 4091
#define IPARSER2_HME_STAGE0_TCAM_CAM_TM_CONTROLr 4092
#define IPARSER2_HME_STAGE0_TCAM_SER_CONTROLr 4093
#define IPARSER2_HME_STAGE1_KEY_VALID_BYTES_CHECKm 4094
#define IPARSER2_HME_STAGE1_TCAMm 4095
#define IPARSER2_HME_STAGE1_TCAM_CAM_TM_CONTROLr 4096
#define IPARSER2_HME_STAGE1_TCAM_SER_CONTROLr 4097
#define IPARSER2_HME_STAGE2_KEY_VALID_BYTES_CHECKm 4098
#define IPARSER2_HME_STAGE2_TCAMm 4099
#define IPARSER2_HME_STAGE2_TCAM_CAM_TM_CONTROLr 4100
#define IPARSER2_HME_STAGE2_TCAM_SER_CONTROLr 4101
#define IPARSER2_HME_STAGE3_KEY_VALID_BYTES_CHECKm 4102
#define IPARSER2_HME_STAGE3_TCAMm 4103
#define IPARSER2_HME_STAGE3_TCAM_CAM_TM_CONTROLr 4104
#define IPARSER2_HME_STAGE3_TCAM_SER_CONTROLr 4105
#define IPARSER2_HME_STAGE4_KEY_VALID_BYTES_CHECKm 4106
#define IPARSER2_HME_STAGE4_TCAMm 4107
#define IPARSER2_HME_STAGE4_TCAM_CAM_TM_CONTROLr 4108
#define IPARSER2_HME_STAGE4_TCAM_SER_CONTROLr 4109
#define IPARSER2_HME_TCAM_64X192X160_DTOP_CONTROLLER_0_BIST_CONFIGr 4110
#define IPARSER2_HME_TCAM_64X192X160_DTOP_CONTROLLER_0_BIST_DEBUGr 4111
#define IPARSER2_HME_TCAM_64X192X160_DTOP_CONTROLLER_0_BIST_STATUSr 4112
#define IPARSER2_HME_TCAM_64X192X160_DTOP_CONTROLLER_1_BIST_CONFIGr 4113
#define IPARSER2_HME_TCAM_64X192X160_DTOP_CONTROLLER_1_BIST_DEBUGr 4114
#define IPARSER2_HME_TCAM_64X192X160_DTOP_CONTROLLER_1_BIST_STATUSr 4115
#define IPOST_CPU_COS_BITP_PROFILEm 4116
#define IPOST_CPU_COS_BOTP_PROFILEm 4117
#define IPOST_CPU_COS_CPU_COS_MAP_TCAM_CAM_TM_CONTROLr 4118
#define IPOST_CPU_COS_CPU_COS_MAP_TCAM_DATA_ONLYm 4119
#define IPOST_CPU_COS_CPU_COS_MAP_TCAM_DATA_ONLY_SER_CONTROLr 4120
#define IPOST_CPU_COS_CPU_COS_MAP_TCAM_ONLYm 4121
#define IPOST_CPU_COS_CPU_COS_MAP_TCAM_ONLY_SER_CONTROLr 4122
#define IPOST_CPU_COS_CTRL_PRE_SELm 4123
#define IPOST_CPU_COS_RAM_TM_CONTROLr 4124
#define IPOST_CPU_COS_TCAM_128X120_DTOP_CONTROLLER_0_BIST_CONFIGr 4125
#define IPOST_CPU_COS_TCAM_128X120_DTOP_CONTROLLER_0_BIST_DEBUGr 4126
#define IPOST_CPU_COS_TCAM_128X120_DTOP_CONTROLLER_0_BIST_STATUSr 4127
#define IPOST_LAG_AUX_BOTP_PROFILEm 4128
#define IPOST_LAG_BITP_PROFILEm 4129
#define IPOST_LAG_BOTP_PROFILEm 4130
#define IPOST_LAG_CONFIG_PROFILEm 4131
#define IPOST_LAG_CTRL_PRE_SELm 4132
#define IPOST_LAG_DLB_SHUFFLE_DEBUG_0r 4133
#define IPOST_LAG_DLB_SHUFFLE_TABLE_0m 4134
#define IPOST_LAG_DLB_SHUFFLE_TABLE_0_SER_CONTROLr 4135
#define IPOST_LAG_DLB_SHUFFLE_TABLE_1m 4136
#define IPOST_LAG_DLB_SHUFFLE_TABLE_1_SER_CONTROLr 4137
#define IPOST_LAG_ENTROPY_LABEL_SHUFFLE_DEBUG_0r 4138
#define IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_0m 4139
#define IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_0_SER_CONTROLr 4140
#define IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_1m 4141
#define IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_1_SER_CONTROLr 4142
#define IPOST_LAG_FAILOVER_SHUFFLE_DEBUG_0r 4143
#define IPOST_LAG_FAILOVER_SHUFFLE_TABLE_0m 4144
#define IPOST_LAG_FAILOVER_SHUFFLE_TABLE_0_SER_CONTROLr 4145
#define IPOST_LAG_FAILOVER_SHUFFLE_TABLE_1m 4146
#define IPOST_LAG_FAILOVER_SHUFFLE_TABLE_1_SER_CONTROLr 4147
#define IPOST_LAG_L2OIFm 4148
#define IPOST_LAG_L2OIF_SER_CONTROLr 4149
#define IPOST_LAG_LAG_BITMAPm 4150
#define IPOST_LAG_LAG_BITMAP_SER_CONTROLr 4151
#define IPOST_LAG_LAG_GROUPm 4152
#define IPOST_LAG_LAG_GROUP_SER_CONTROLr 4153
#define IPOST_LAG_LAG_MEMBERm 4154
#define IPOST_LAG_LAG_MEMBER_SER_CONTROLr 4155
#define IPOST_LAG_LAG_SHUFFLE_DEBUG_0r 4156
#define IPOST_LAG_LAG_SHUFFLE_TABLE_0m 4157
#define IPOST_LAG_LAG_SHUFFLE_TABLE_0_SER_CONTROLr 4158
#define IPOST_LAG_LAG_SHUFFLE_TABLE_1m 4159
#define IPOST_LAG_LAG_SHUFFLE_TABLE_1_SER_CONTROLr 4160
#define IPOST_LAG_LINK_STATUSm 4161
#define IPOST_LAG_LINK_STATUS_HW_CTRLr 4162
#define IPOST_LAG_LOOPBACK_PORT_BMP_0m 4163
#define IPOST_LAG_NONUCAST_LAG_BLOCK_MASKm 4164
#define IPOST_LAG_NONUCAST_LAG_BLOCK_MASK_SER_CONTROLr 4165
#define IPOST_LAG_NONUCAST_LAG_SHUFFLE_DEBUG_0r 4166
#define IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_0m 4167
#define IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_0_SER_CONTROLr 4168
#define IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_1m 4169
#define IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_1_SER_CONTROLr 4170
#define IPOST_LAG_PORT_AND_LAG_FAILOVERm 4171
#define IPOST_LAG_PORT_AND_LAG_FAILOVER_SER_CONTROLr 4172
#define IPOST_LAG_RAM_TM_CONTROLr 4173
#define IPOST_LAG_RAND_NUM_CTRL_0r 4174
#define IPOST_LAG_RAND_NUM_CTRL_1r 4175
#define IPOST_LAG_RAND_NUM_CTRL_2r 4176
#define IPOST_LAG_SYSTEM_LAG_BITMAP_0m 4177
#define IPOST_LAG_SYSTEM_LAG_CONFIG_0r 4178
#define IPOST_LAG_SYSTEM_LAG_CONFIG_10r 4179
#define IPOST_LAG_SYSTEM_LAG_CONFIG_11r 4180
#define IPOST_LAG_SYSTEM_LAG_CONFIG_12r 4181
#define IPOST_LAG_SYSTEM_LAG_CONFIG_13r 4182
#define IPOST_LAG_SYSTEM_LAG_CONFIG_14r 4183
#define IPOST_LAG_SYSTEM_LAG_CONFIG_15r 4184
#define IPOST_LAG_SYSTEM_LAG_CONFIG_16r 4185
#define IPOST_LAG_SYSTEM_LAG_CONFIG_17r 4186
#define IPOST_LAG_SYSTEM_LAG_CONFIG_18r 4187
#define IPOST_LAG_SYSTEM_LAG_CONFIG_19r 4188
#define IPOST_LAG_SYSTEM_LAG_CONFIG_1r 4189
#define IPOST_LAG_SYSTEM_LAG_CONFIG_20r 4190
#define IPOST_LAG_SYSTEM_LAG_CONFIG_21r 4191
#define IPOST_LAG_SYSTEM_LAG_CONFIG_22r 4192
#define IPOST_LAG_SYSTEM_LAG_CONFIG_23r 4193
#define IPOST_LAG_SYSTEM_LAG_CONFIG_24r 4194
#define IPOST_LAG_SYSTEM_LAG_CONFIG_25r 4195
#define IPOST_LAG_SYSTEM_LAG_CONFIG_26r 4196
#define IPOST_LAG_SYSTEM_LAG_CONFIG_27r 4197
#define IPOST_LAG_SYSTEM_LAG_CONFIG_28r 4198
#define IPOST_LAG_SYSTEM_LAG_CONFIG_29r 4199
#define IPOST_LAG_SYSTEM_LAG_CONFIG_2r 4200
#define IPOST_LAG_SYSTEM_LAG_CONFIG_30r 4201
#define IPOST_LAG_SYSTEM_LAG_CONFIG_31r 4202
#define IPOST_LAG_SYSTEM_LAG_CONFIG_32r 4203
#define IPOST_LAG_SYSTEM_LAG_CONFIG_33r 4204
#define IPOST_LAG_SYSTEM_LAG_CONFIG_34r 4205
#define IPOST_LAG_SYSTEM_LAG_CONFIG_35r 4206
#define IPOST_LAG_SYSTEM_LAG_CONFIG_36r 4207
#define IPOST_LAG_SYSTEM_LAG_CONFIG_37r 4208
#define IPOST_LAG_SYSTEM_LAG_CONFIG_38r 4209
#define IPOST_LAG_SYSTEM_LAG_CONFIG_39r 4210
#define IPOST_LAG_SYSTEM_LAG_CONFIG_3r 4211
#define IPOST_LAG_SYSTEM_LAG_CONFIG_40r 4212
#define IPOST_LAG_SYSTEM_LAG_CONFIG_41r 4213
#define IPOST_LAG_SYSTEM_LAG_CONFIG_42r 4214
#define IPOST_LAG_SYSTEM_LAG_CONFIG_43r 4215
#define IPOST_LAG_SYSTEM_LAG_CONFIG_44r 4216
#define IPOST_LAG_SYSTEM_LAG_CONFIG_45r 4217
#define IPOST_LAG_SYSTEM_LAG_CONFIG_46r 4218
#define IPOST_LAG_SYSTEM_LAG_CONFIG_47r 4219
#define IPOST_LAG_SYSTEM_LAG_CONFIG_48r 4220
#define IPOST_LAG_SYSTEM_LAG_CONFIG_49r 4221
#define IPOST_LAG_SYSTEM_LAG_CONFIG_4r 4222
#define IPOST_LAG_SYSTEM_LAG_CONFIG_50r 4223
#define IPOST_LAG_SYSTEM_LAG_CONFIG_51r 4224
#define IPOST_LAG_SYSTEM_LAG_CONFIG_52r 4225
#define IPOST_LAG_SYSTEM_LAG_CONFIG_53r 4226
#define IPOST_LAG_SYSTEM_LAG_CONFIG_54r 4227
#define IPOST_LAG_SYSTEM_LAG_CONFIG_55r 4228
#define IPOST_LAG_SYSTEM_LAG_CONFIG_56r 4229
#define IPOST_LAG_SYSTEM_LAG_CONFIG_57r 4230
#define IPOST_LAG_SYSTEM_LAG_CONFIG_58r 4231
#define IPOST_LAG_SYSTEM_LAG_CONFIG_59r 4232
#define IPOST_LAG_SYSTEM_LAG_CONFIG_5r 4233
#define IPOST_LAG_SYSTEM_LAG_CONFIG_60r 4234
#define IPOST_LAG_SYSTEM_LAG_CONFIG_61r 4235
#define IPOST_LAG_SYSTEM_LAG_CONFIG_62r 4236
#define IPOST_LAG_SYSTEM_LAG_CONFIG_63r 4237
#define IPOST_LAG_SYSTEM_LAG_CONFIG_6r 4238
#define IPOST_LAG_SYSTEM_LAG_CONFIG_7r 4239
#define IPOST_LAG_SYSTEM_LAG_CONFIG_8r 4240
#define IPOST_LAG_SYSTEM_LAG_CONFIG_9r 4241
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_0m 4242
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_10m 4243
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_11m 4244
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_12m 4245
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_13m 4246
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_14m 4247
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_15m 4248
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_16m 4249
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_17m 4250
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_18m 4251
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_19m 4252
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_1m 4253
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_20m 4254
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_21m 4255
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_22m 4256
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_23m 4257
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_24m 4258
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_25m 4259
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_26m 4260
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_27m 4261
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_28m 4262
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_29m 4263
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_2m 4264
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_30m 4265
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_31m 4266
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_32m 4267
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_33m 4268
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_34m 4269
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_35m 4270
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_36m 4271
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_37m 4272
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_38m 4273
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_39m 4274
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_3m 4275
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_40m 4276
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_41m 4277
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_42m 4278
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_43m 4279
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_44m 4280
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_45m 4281
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_46m 4282
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_47m 4283
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_48m 4284
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_49m 4285
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_4m 4286
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_50m 4287
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_51m 4288
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_52m 4289
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_53m 4290
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_54m 4291
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_55m 4292
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_56m 4293
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_57m 4294
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_58m 4295
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_59m 4296
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_5m 4297
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_60m 4298
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_61m 4299
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_62m 4300
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_63m 4301
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_6m 4302
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_7m 4303
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_8m 4304
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_9m 4305
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_BACKUP_PORT_0m 4306
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_ENABLEm 4307
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_DEBUG_0r 4308
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_0m 4309
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_0_SER_CONTROLr 4310
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_1m 4311
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_1_SER_CONTROLr 4312
#define IPOST_LAG_SYSTEM_LAG_GROUP_0m 4313
#define IPOST_LAG_SYSTEM_LAG_MEMBER_0m 4314
#define IPOST_LAG_SYSTEM_LAG_SHUFFLE_DEBUG_0r 4315
#define IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_0m 4316
#define IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_0_SER_CONTROLr 4317
#define IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_1m 4318
#define IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_1_SER_CONTROLr 4319
#define IPOST_LAG_SYSTEM_PORTm 4320
#define IPOST_LAG_SYSTEM_PORT_INDEX_SELECT_0r 4321
#define IPOST_LAG_SYSTEM_PORT_SER_CONTROLr 4322
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_AUX_BOTP_PROFILEm 4323
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_0m 4324
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_0_SER_CONTROLr 4325
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_1m 4326
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_1_SER_CONTROLr 4327
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_2m 4328
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_2_SER_CONTROLr 4329
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_3m 4330
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_3_SER_CONTROLr 4331
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITP_PROFILEm 4332
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_CONFIG_PROFILEm 4333
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_CPU_BMPm 4334
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_CTRL_PRE_SELm 4335
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LINK_STATUSm 4336
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LINK_STATUS_HW_CTRLr 4337
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LOOPBACK_PORT_BMPm 4338
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LOOPBACK_PORT_DROP_MASKm 4339
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_CHECK_BITMAPm 4340
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_CHECK_BITMAP_SER_CONTROLr 4341
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_LOWERm 4342
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_LOWER_SER_CONTROLr 4343
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_UPPERm 4344
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_UPPER_SER_CONTROLr 4345
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_RAM_TM_CONTROLr 4346
#define IPOST_MIRROR_SAMPLER_AUX_BOTP_PROFILEm 4347
#define IPOST_MIRROR_SAMPLER_BITP_PROFILEm 4348
#define IPOST_MIRROR_SAMPLER_BOTP_PROFILEm 4349
#define IPOST_MIRROR_SAMPLER_CPU_BMPm 4350
#define IPOST_MIRROR_SAMPLER_CTRL_PRE_SELm 4351
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_0m 4352
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_10m 4353
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_11m 4354
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_12m 4355
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_13m 4356
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_14m 4357
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_15m 4358
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_16m 4359
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_17m 4360
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_18m 4361
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_19m 4362
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_1m 4363
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_20m 4364
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_21m 4365
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_22m 4366
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_23m 4367
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_24m 4368
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_25m 4369
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_26m 4370
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_27m 4371
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_28m 4372
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_29m 4373
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_2m 4374
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_30m 4375
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_31m 4376
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_32m 4377
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_33m 4378
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_34m 4379
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_35m 4380
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_36m 4381
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_37m 4382
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_38m 4383
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_39m 4384
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_3m 4385
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_40m 4386
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_41m 4387
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_42m 4388
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_43m 4389
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_44m 4390
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_45m 4391
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_46m 4392
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_47m 4393
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_48m 4394
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_49m 4395
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_4m 4396
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_50m 4397
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_51m 4398
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_52m 4399
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_53m 4400
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_54m 4401
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_55m 4402
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_56m 4403
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_57m 4404
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_58m 4405
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_59m 4406
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_5m 4407
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_60m 4408
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_61m 4409
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_62m 4410
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_63m 4411
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_64m 4412
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_65m 4413
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_66m 4414
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_67m 4415
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_68m 4416
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_69m 4417
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_6m 4418
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_70m 4419
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_71m 4420
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_72m 4421
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_73m 4422
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_74m 4423
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_75m 4424
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_76m 4425
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_77m 4426
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_78m 4427
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_79m 4428
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_7m 4429
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_8m 4430
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_9m 4431
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_POOL_CTRL_0m 4432
#define IPOST_MIRROR_SAMPLER_EMIRROR_CONTROL_0m 4433
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_0m 4434
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_0_SER_CONTROLr 4435
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_1m 4436
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_1_SER_CONTROLr 4437
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_2m 4438
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_2_SER_CONTROLr 4439
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_3m 4440
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_3_SER_CONTROLr 4441
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_4m 4442
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_4_SER_CONTROLr 4443
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_5m 4444
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_5_SER_CONTROLr 4445
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_6m 4446
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_6_SER_CONTROLr 4447
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_7m 4448
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_7_SER_CONTROLr 4449
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_0m 4450
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_1m 4451
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_2m 4452
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_3m 4453
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_4m 4454
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_5m 4455
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_6m 4456
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_7m 4457
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_CONTROLr 4458
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_0m 4459
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_1m 4460
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_2m 4461
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_3m 4462
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_4m 4463
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_5m 4464
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_6m 4465
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_7m 4466
#define IPOST_MIRROR_SAMPLER_RAM_TM_CONTROLr 4467
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_0m 4468
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_0_SER_CONTROLr 4469
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_1m 4470
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_1_SER_CONTROLr 4471
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_2m 4472
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_2_SER_CONTROLr 4473
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_3m 4474
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_3_SER_CONTROLr 4475
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_0m 4476
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_1m 4477
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_2m 4478
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_3m 4479
#define IPOST_MPB_CCBI_FIXED_BITP_PROFILEm 4480
#define IPOST_MPB_CCBI_FIXED_CPU_PORTm 4481
#define IPOST_MPB_CCBI_FIXED_DEBUG_CAPTUREm 4482
#define IPOST_MPB_CCBI_FIXED_ING_DEST_PORT_ENABLEm 4483
#define IPOST_MPB_CCBI_FIXED_ING_SOBMH_PKT_COUNTm 4484
#define IPOST_MPB_CCBI_FIXED_INT_CN_TO_MMUIF_MAPPINGm 4485
#define IPOST_MPB_CCBI_FIXED_UNICAST_DROP_CONFIGr 4486
#define IPOST_MPB_ENCODE_CTRL_PRE_SELm 4487
#define IPOST_MPB_ENCODE_DEBUG_CAPTUREm 4488
#define IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_BIST_CONFIGr 4489
#define IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_BIST_DEBUGr 4490
#define IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_BIST_STATUSr 4491
#define IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_CAM_TM_CONTROLr 4492
#define IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_DATA_ONLYm 4493
#define IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_DATA_ONLY_SER_CONTROLr 4494
#define IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_ONLYm 4495
#define IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_ONLY_SER_CONTROLr 4496
#define IPOST_MPB_ENCODE_RAM_TM_CONTROLr 4497
#define IPOST_QUEUE_ASSIGNMENT_COS_MAP_0m 4498
#define IPOST_QUEUE_ASSIGNMENT_COS_MAP_0_SER_CONTROLr 4499
#define IPOST_QUEUE_ASSIGNMENT_COS_MAP_1m 4500
#define IPOST_QUEUE_ASSIGNMENT_COS_MAP_1_SER_CONTROLr 4501
#define IPOST_QUEUE_ASSIGNMENT_COS_MAP_2m 4502
#define IPOST_QUEUE_ASSIGNMENT_COS_MAP_2_SER_CONTROLr 4503
#define IPOST_QUEUE_ASSIGNMENT_COS_MAP_INDEX_OFFSET_MASK_0r 4504
#define IPOST_QUEUE_ASSIGNMENT_CPU_COS_MAP_STRENGTH_PROFILE_0m 4505
#define IPOST_QUEUE_ASSIGNMENT_CTRL_PRE_SELm 4506
#define IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_CAM_TM_CONTROLr 4507
#define IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_DATA_ONLYm 4508
#define IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_DATA_ONLY_SER_CONTROLr 4509
#define IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_ONLYm 4510
#define IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_ONLY_SER_CONTROLr 4511
#define IPOST_QUEUE_ASSIGNMENT_QUEUE_ASSIGNMENT_STRENGTH_PROFILE_0m 4512
#define IPOST_QUEUE_ASSIGNMENT_QUEUE_ASSIGNMENT_STRENGTH_PROFILE_1m 4513
#define IPOST_QUEUE_ASSIGNMENT_QUEUE_ASSIGNMENT_STRENGTH_PROFILE_2m 4514
#define IPOST_QUEUE_ASSIGNMENT_RAM_TM_CONTROLr 4515
#define IPOST_QUEUE_ASSIGNMENT_TCAM_128X120_DTOP_CONTROLLER_0_BIST_CONFIGr 4516
#define IPOST_QUEUE_ASSIGNMENT_TCAM_128X120_DTOP_CONTROLLER_0_BIST_DEBUGr 4517
#define IPOST_QUEUE_ASSIGNMENT_TCAM_128X120_DTOP_CONTROLLER_0_BIST_STATUSr 4518
#define IPOST_REPLICATION_BITP_PROFILEm 4519
#define IPOST_REPLICATION_BOTP_PROFILEm 4520
#define IPOST_REPLICATION_CTRL_PRE_SELm 4521
#define IPOST_REPLICATION_L2_BITMAP_PROFILEm 4522
#define IPOST_REPLICATION_L2_BITMAP_PROFILE_SER_CONTROLr 4523
#define IPOST_REPLICATION_L3_BITMAP_PROFILE_LOWERm 4524
#define IPOST_REPLICATION_L3_BITMAP_PROFILE_LOWER_SER_CONTROLr 4525
#define IPOST_REPLICATION_L3_BITMAP_PROFILE_UPPERm 4526
#define IPOST_REPLICATION_L3_BITMAP_PROFILE_UPPER_SER_CONTROLr 4527
#define IPOST_REPLICATION_RAM_TM_CONTROLr 4528
#define IPOST_SEQ_NUM_MTU_CHECK_AUX_BOTP_PROFILEm 4529
#define IPOST_SEQ_NUM_MTU_CHECK_BITP_PROFILEm 4530
#define IPOST_SEQ_NUM_MTU_CHECK_CTRL_PRE_SELm 4531
#define IPOST_SEQ_NUM_MTU_CHECK_ING_PW_TERM_SEQ_NUMm 4532
#define IPOST_SEQ_NUM_MTU_CHECK_ING_PW_TERM_SEQ_NUM_RANGEr 4533
#define IPOST_SEQ_NUM_MTU_CHECK_ING_PW_TERM_SEQ_NUM_SER_CONTROLr 4534
#define IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_LEN_ADJUST_PROFILEm 4535
#define IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_LEN_ADJUST_PROFILE_SER_CONTROLr 4536
#define IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_PROFILEm 4537
#define IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_PROFILE_SER_CONTROLr 4538
#define IPOST_SEQ_NUM_MTU_CHECK_RAM_TM_CONTROLr 4539
#define IPOST_SER_STATUS_BLK_ING_DOP_STATUS_0r 4540
#define IPOST_SER_STATUS_BLK_ING_DOP_STATUS_1r 4541
#define IPOST_SER_STATUS_BLK_ING_DOP_STORAGE_MEMm 4542
#define IPOST_SER_STATUS_BLK_ING_DOP_STORAGE_MEM_SER_CONTROLr 4543
#define IPOST_SER_STATUS_BLK_ING_INTR_ENABLEr 4544
#define IPOST_SER_STATUS_BLK_ING_INTR_STATUSr 4545
#define IPOST_SER_STATUS_BLK_ING_SER_FIFOm 4546
#define IPOST_SER_STATUS_BLK_ING_SER_FIFO_CTRLr 4547
#define IPOST_SER_STATUS_BLK_ING_SER_FIFO_STATUSr 4548
#define IPOST_SER_STATUS_BLK_ING_SER_PKT_DROP_COUNTr 4549
#define IPOST_SER_STATUS_BLK_RAM_TM_CONTROLr 4550
#define IPOST_TRACE_DROP_EVENT_BITP_PROFILEm 4551
#define IPOST_TRACE_DROP_EVENT_BOTP_PROFILEm 4552
#define IPOST_TRACE_DROP_EVENT_CTRL_PRE_SELm 4553
#define IPOST_TRACE_DROP_EVENT_DROP_BUS_STATUSm 4554
#define IPOST_TRACE_DROP_EVENT_DROP_EVENT_COPYTOCPU_MASKm 4555
#define IPOST_TRACE_DROP_EVENT_DROP_EVENT_MIRROR_CONTAINER_MASK_0m 4556
#define IPOST_TRACE_DROP_EVENT_FIRST_DROP_STATUSm 4557
#define IPOST_TRACE_DROP_EVENT_HIGHEST_DROP_COUNTERm 4558
#define IPOST_TRACE_DROP_EVENT_HIGHEST_DROP_COUNTER_SER_CONTROLr 4559
#define IPOST_TRACE_DROP_EVENT_INDEX_COMPACTIONm 4560
#define IPOST_TRACE_DROP_EVENT_RAM_TM_CONTROLr 4561
#define IPOST_TRACE_DROP_EVENT_TRACE_BUS_STATUSm 4562
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COPYTOCPU_MASKm 4563
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_0r 4564
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_10r 4565
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_11r 4566
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_12r 4567
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_13r 4568
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_14r 4569
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_15r 4570
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_16r 4571
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_17r 4572
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_18r 4573
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_19r 4574
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_1r 4575
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_20r 4576
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_21r 4577
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_22r 4578
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_23r 4579
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_24r 4580
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_25r 4581
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_26r 4582
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_27r 4583
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_28r 4584
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_29r 4585
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_2r 4586
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_30r 4587
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_31r 4588
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_32r 4589
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_33r 4590
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_34r 4591
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_35r 4592
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_36r 4593
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_37r 4594
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_38r 4595
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_39r 4596
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_3r 4597
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_40r 4598
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_41r 4599
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_42r 4600
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_43r 4601
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_44r 4602
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_45r 4603
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_46r 4604
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_47r 4605
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_4r 4606
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_5r 4607
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_6r 4608
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_7r 4609
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_8r 4610
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_9r 4611
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_0m 4612
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_1m 4613
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_2m 4614
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_3m 4615
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_4m 4616
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_5m 4617
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_6m 4618
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_7m 4619
#define IP_DPR_LATENCY_CONFIGr 4620
#define IP_TO_CMIC_INTR_ENABLEr 4621
#define IP_TO_CMIC_INTR_STATUSr 4622
#define ISEC_AES_CALC_ICV_REG0r 4623
#define ISEC_AES_CALC_ICV_REG1r 4624
#define ISEC_AES_CALC_ICV_REGr 4625
#define ISEC_AES_ICV_FAIL_CNTr 4626
#define ISEC_AES_ICV_FAIL_STATUSr 4627
#define ISEC_AES_RCV_ICV_REG0r 4628
#define ISEC_AES_RCV_ICV_REG1r 4629
#define ISEC_AES_RCV_ICV_REGr 4630
#define ISEC_CB_STR_FIFO_INTRr 4631
#define ISEC_CB_STR_FIFO_STATUSr 4632
#define ISEC_CTRLr 4633
#define ISEC_CW_FIFO_INTRr 4634
#define ISEC_CW_FIFO_STATUSr 4635
#define ISEC_ERROR_INTR_ENABLEr 4636
#define ISEC_ERROR_INTR_STATUSr 4637
#define ISEC_ESP_PROTOCOLr 4638
#define ISEC_ETYPE_MAX_LENr 4639
#define ISEC_FIPS_DATA_REG0r 4640
#define ISEC_FIPS_DATA_REG1r 4641
#define ISEC_FIPS_DATA_REGr 4642
#define ISEC_FIPS_ENC_DATA_REG0r 4643
#define ISEC_FIPS_ENC_DATA_REG1r 4644
#define ISEC_FIPS_ENC_DATA_REGr 4645
#define ISEC_FIPS_ICV_REG0r 4646
#define ISEC_FIPS_ICV_REG1r 4647
#define ISEC_FIPS_ICV_REGr 4648
#define ISEC_FIPS_OVR_CONTROLr 4649
#define ISEC_FIPS_OVR_IV_REG0r 4650
#define ISEC_FIPS_OVR_IV_REG1r 4651
#define ISEC_FIPS_OVR_KEY_REG0r 4652
#define ISEC_FIPS_OVR_KEY_REG1r 4653
#define ISEC_FIPS_OVR_KEY_REG2r 4654
#define ISEC_FIPS_OVR_KEY_REG3r 4655
#define ISEC_FIPS_OVR_KEY_REGr 4656
#define ISEC_FIPS_STATUSr 4657
#define ISEC_HASH_TABLE_ECC_STATUSr 4658
#define ISEC_ICF_INTRr 4659
#define ISEC_ICF_STATUSr 4660
#define ISEC_IDF_INTRr 4661
#define ISEC_IDF_STATUSr 4662
#define ISEC_INTR_ENABLEr 4663
#define ISEC_IPSEC_UDP_DESTPORT_NOr 4664
#define ISEC_IPSEC_UDP_SRCPORT_NOr 4665
#define ISEC_IPV4_ETYPEr 4666
#define ISEC_IPV6_ETYPEr 4667
#define ISEC_IP_INTF_ERR_CTRLr 4668
#define ISEC_MGMTRULE_CFG_DAr 4669
#define ISEC_MGMTRULE_CFG_DA_0r 4670
#define ISEC_MGMTRULE_CFG_DA_1r 4671
#define ISEC_MGMTRULE_CFG_DA_2r 4672
#define ISEC_MGMTRULE_CFG_DA_3r 4673
#define ISEC_MGMTRULE_CFG_DA_4r 4674
#define ISEC_MGMTRULE_CFG_DA_5r 4675
#define ISEC_MGMTRULE_CFG_DA_6r 4676
#define ISEC_MGMTRULE_CFG_DA_7r 4677
#define ISEC_MGMTRULE_CFG_ETYPEr 4678
#define ISEC_MGMTRULE_CFG_ETYPE_0r 4679
#define ISEC_MGMTRULE_CFG_ETYPE_1r 4680
#define ISEC_MGMTRULE_DA_ETYPE_1STr 4681
#define ISEC_MGMTRULE_DA_ETYPE_2NDr 4682
#define ISEC_MGMTRULE_DA_RANGE_HIGHr 4683
#define ISEC_MGMTRULE_DA_RANGE_LOWr 4684
#define ISEC_MIB_ROLLOVER_FIFOm 4685
#define ISEC_MIB_SAm 4686
#define ISEC_MIB_SA_ECC_STATUSr 4687
#define ISEC_MIB_SCm 4688
#define ISEC_MIB_SC_ECC_STATUSr 4689
#define ISEC_MIB_SP_CTRL_1m 4690
#define ISEC_MIB_SP_CTRL_1_ECC_STATUSr 4691
#define ISEC_MIB_SP_CTRL_2m 4692
#define ISEC_MIB_SP_CTRL_2_ECC_STATUSr 4693
#define ISEC_MIB_SP_UNCTRLm 4694
#define ISEC_MIB_SP_UNCTRL_ECC_STATUSr 4695
#define ISEC_MISC_CTRLr 4696
#define ISEC_MPLS_ETYPEr 4697
#define ISEC_MTU_FAIL_CNTr 4698
#define ISEC_NEW_DEST_PORT_CONFIGr 4699
#define ISEC_NIV_ETYPEr 4700
#define ISEC_ODF_INTRr 4701
#define ISEC_ODF_STATUSr 4702
#define ISEC_PAD_CTRLr 4703
#define ISEC_PBB_TPIDr 4704
#define ISEC_PCF_BANK0_INTRr 4705
#define ISEC_PCF_BANK0_STATUSr 4706
#define ISEC_PCF_BANK1_INTRr 4707
#define ISEC_PCF_BANK1_STATUSr 4708
#define ISEC_PCF_BANK_INTRr 4709
#define ISEC_PCF_BANK_STATUSr 4710
#define ISEC_PDF_INTRr 4711
#define ISEC_PDF_STATUSr 4712
#define ISEC_PE_ETYPEr 4713
#define ISEC_PN_EXPIRE_THDr 4714
#define ISEC_PORT_COUNTERSm 4715
#define ISEC_PORT_COUNTERS_ECC_STATUSr 4716
#define ISEC_PP_CTRLr 4717
#define ISEC_PTP_DEST_PORT_NOr 4718
#define ISEC_PTP_ETYPEr 4719
#define ISEC_REPLAY_DUPREJ_ECC_STATUSr 4720
#define ISEC_RUD_MGMT_RULE_CTRLr 4721
#define ISEC_SA_EXPIRE_STATUSm 4722
#define ISEC_SA_HASH_TABLEm 4723
#define ISEC_SA_TABLEm 4724
#define ISEC_SA_TABLE_ECC_STATUSr 4725
#define ISEC_SCTCAM_HIT_COUNTm 4726
#define ISEC_SCTCAM_HIT_COUNT_ECC_STATUSr 4727
#define ISEC_SCTCAM_SER_STATUSr 4728
#define ISEC_SC_MAP_ECC_STATUSr 4729
#define ISEC_SC_TABLEm 4730
#define ISEC_SC_TABLE_ECC_STATUSr 4731
#define ISEC_SC_TCAMm 4732
#define ISEC_SER_CONTROLr 4733
#define ISEC_SER_SCAN_CONFIGr 4734
#define ISEC_SER_SCAN_STATUSr 4735
#define ISEC_SPAREr 4736
#define ISEC_SPTCAM_HIT_COUNTm 4737
#define ISEC_SPTCAM_HIT_COUNT_ECC_STATUSr 4738
#define ISEC_SPTCAM_SER_STATUSr 4739
#define ISEC_SP_MAP_ECC_STATUSr 4740
#define ISEC_SP_POLICY_ECC_STATUSr 4741
#define ISEC_SP_TCAMm 4742
#define ISEC_SVTAG_CPU_FLEX_MAPm 4743
#define ISEC_TAG_FIFO_INTRr 4744
#define ISEC_TAG_FIFO_STATUSr 4745
#define ISEC_TCP_PROTOCOLr 4746
#define ISEC_TPID_0r 4747
#define ISEC_TPID_1r 4748
#define ISEC_UDP_PROTOCOLr 4749
#define ISEC_VXLANSEC_DEST_PORT_NOr 4750
#define ISEC_XPN_EXPIRE_THDr 4751
#define IS_CAL_CONFIGr 4752
#define IS_CBMG_VALUEr 4753
#define IS_CMIC_RESERVEDr 4754
#define IS_CPU_MGMT_LB_RATIOSr 4755
#define IS_FEATURE_CTRLr 4756
#define IS_MAX_SPACINGr 4757
#define IS_MIN_CELL_SPACINGr 4758
#define IS_MIN_CELL_SPACING_EOP_TO_SOPr 4759
#define IS_MIN_PORT_PICK_SPACING_WITHIN_PKTr 4760
#define IS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYr 4761
#define IS_PKSCH_CAL_CONFIGr 4762
#define IS_PKSCH_CPU_MGMT_LB_RATIOSr 4763
#define IS_PKSCH_CREDIT_STSr 4764
#define IS_PKSCH_PKT_CREDITS_PER_PIPEr 4765
#define IS_PKSCH_PKT_CREDITS_PER_PORTr 4766
#define IS_URG_CELL_SPACINGr 4767
#define L3_DEFIP_ALPM_LEVEL2_B0m 4768
#define L3_DEFIP_ALPM_LEVEL2_B0_ECCm 4769
#define L3_DEFIP_ALPM_LEVEL2_B0_SINGLEm 4770
#define L3_DEFIP_ALPM_LEVEL2_B1m 4771
#define L3_DEFIP_ALPM_LEVEL2_B1_ECCm 4772
#define L3_DEFIP_ALPM_LEVEL2_B1_SINGLEm 4773
#define L3_DEFIP_ALPM_LEVEL2_B2m 4774
#define L3_DEFIP_ALPM_LEVEL2_B2_ECCm 4775
#define L3_DEFIP_ALPM_LEVEL2_B2_SINGLEm 4776
#define L3_DEFIP_ALPM_LEVEL2_B3m 4777
#define L3_DEFIP_ALPM_LEVEL2_B3_ECCm 4778
#define L3_DEFIP_ALPM_LEVEL2_B3_SINGLEm 4779
#define L3_DEFIP_ALPM_LEVEL2_B4m 4780
#define L3_DEFIP_ALPM_LEVEL2_B4_ECCm 4781
#define L3_DEFIP_ALPM_LEVEL2_B4_SINGLEm 4782
#define L3_DEFIP_ALPM_LEVEL2_B5m 4783
#define L3_DEFIP_ALPM_LEVEL2_B5_ECCm 4784
#define L3_DEFIP_ALPM_LEVEL2_B5_SINGLEm 4785
#define L3_DEFIP_ALPM_LEVEL2_RAM_CONTROLm 4786
#define L3_DEFIP_ALPM_LEVEL2_SHARED_BANKS_CONTROLm 4787
#define L3_DEFIP_ALPM_LEVEL3_B0m 4788
#define L3_DEFIP_ALPM_LEVEL3_B0_ECCm 4789
#define L3_DEFIP_ALPM_LEVEL3_B0_SINGLEm 4790
#define L3_DEFIP_ALPM_LEVEL3_B1m 4791
#define L3_DEFIP_ALPM_LEVEL3_B1_ECCm 4792
#define L3_DEFIP_ALPM_LEVEL3_B1_SINGLEm 4793
#define L3_DEFIP_ALPM_LEVEL3_B2m 4794
#define L3_DEFIP_ALPM_LEVEL3_B2_ECCm 4795
#define L3_DEFIP_ALPM_LEVEL3_B2_SINGLEm 4796
#define L3_DEFIP_ALPM_LEVEL3_B3m 4797
#define L3_DEFIP_ALPM_LEVEL3_B3_ECCm 4798
#define L3_DEFIP_ALPM_LEVEL3_B3_SINGLEm 4799
#define L3_DEFIP_ALPM_LEVEL3_B4m 4800
#define L3_DEFIP_ALPM_LEVEL3_B4_ECCm 4801
#define L3_DEFIP_ALPM_LEVEL3_B4_SINGLEm 4802
#define L3_DEFIP_ALPM_LEVEL3_B5m 4803
#define L3_DEFIP_ALPM_LEVEL3_B5_ECCm 4804
#define L3_DEFIP_ALPM_LEVEL3_B5_SINGLEm 4805
#define L3_DEFIP_ALPM_LEVEL3_B6m 4806
#define L3_DEFIP_ALPM_LEVEL3_B6_ECCm 4807
#define L3_DEFIP_ALPM_LEVEL3_B6_SINGLEm 4808
#define L3_DEFIP_ALPM_LEVEL3_B7m 4809
#define L3_DEFIP_ALPM_LEVEL3_B7_ECCm 4810
#define L3_DEFIP_ALPM_LEVEL3_B7_SINGLEm 4811
#define L3_DEFIP_ALPM_LEVEL3_RAM_CONTROLm 4812
#define LEARN_CACHE_BITP_PROFILEm 4813
#define LEARN_CACHE_BOTP_PROFILEm 4814
#define LEARN_CACHE_CACHEm 4815
#define LEARN_CACHE_CTRLr 4816
#define LEARN_CACHE_CTRL_PRE_SELm 4817
#define LEARN_CACHE_DROP_CODE_MASK_LEARN_EN_BITMAPm 4818
#define LEARN_CACHE_INTR_ENABLEr 4819
#define LEARN_CACHE_INTR_STATUSr 4820
#define LPM_IP_CONTROLm 4821
#define MACSEC_CTRLr 4822
#define MACSEC_CURRENT_TIMERr 4823
#define MACSEC_ECC_CTRLr 4824
#define MACSEC_ESEC_ISEC_STATUSr 4825
#define MACSEC_GEN_CTRLr 4826
#define MACSEC_HW_RESET_CONTROLr 4827
#define MACSEC_INTR_ENABLEr 4828
#define MACSEC_INTR_FIFO_COUNTr 4829
#define MACSEC_INTR_STATUSr 4830
#define MACSEC_MEM_CTRL_1r 4831
#define MACSEC_MEM_CTRL_2r 4832
#define MACSEC_MIB_INTR_ENABLEr 4833
#define MACSEC_MIB_INTR_STATUSr 4834
#define MACSEC_MIB_MODEr 4835
#define MACSEC_SECTAG_ETYPEr 4836
#define MACSEC_SPAREr 4837
#define MACSEC_TDM_2_CALENDARm 4838
#define MACSEC_TDM_CALENDARm 4839
#define MACSEC_TDM_WRAP_PTRr 4840
#define MACSEC_TIME_TICKr 4841
#define MACSEC_TIME_TICK_CTRLr 4842
#define MACSEC_VERSION_IDr 4843
#define MEMBERSHIP_CHECK_ING0_BITMAPm 4844
#define MEMBERSHIP_CHECK_ING0_BITMAP_SER_CONTROLr 4845
#define MEMBERSHIP_CHECK_ING0_BITP_PROFILEm 4846
#define MEMBERSHIP_CHECK_ING0_BOTP_PROFILEm 4847
#define MEMBERSHIP_CHECK_ING0_CTRL_PRE_SELm 4848
#define MEMBERSHIP_CHECK_ING0_RAM_TM_CONTROLr 4849
#define MEMBERSHIP_CHECK_ING0_STATE_PROFILE_LOWERm 4850
#define MEMBERSHIP_CHECK_ING0_STATE_PROFILE_LOWER_SER_CONTROLr 4851
#define MEMBERSHIP_CHECK_ING0_STATE_PROFILE_UPPERm 4852
#define MEMBERSHIP_CHECK_ING0_STATE_PROFILE_UPPER_SER_CONTROLr 4853
#define MEMDB_ECMP_LEVEL0_MEM0m 4854
#define MEMDB_ECMP_LEVEL0_MEM0_SER_CONTROLr 4855
#define MEMDB_ECMP_LEVEL0_RAM_TM_CONTROLr 4856
#define MEMDB_ECMP_LEVEL1_MEM0m 4857
#define MEMDB_ECMP_LEVEL1_MEM0_SER_CONTROLr 4858
#define MEMDB_ECMP_LEVEL1_RAM_TM_CONTROLr 4859
#define MEMDB_EFTA10_ACC_MODESr 4860
#define MEMDB_EFTA10_MEM0m 4861
#define MEMDB_EFTA10_MEM0_SER_CONTROLr 4862
#define MEMDB_EFTA10_MEM1m 4863
#define MEMDB_EFTA10_MEM1_SER_CONTROLr 4864
#define MEMDB_EFTA10_MEM2m 4865
#define MEMDB_EFTA10_MEM2_SER_CONTROLr 4866
#define MEMDB_EFTA10_MEM3m 4867
#define MEMDB_EFTA10_MEM3_SER_CONTROLr 4868
#define MEMDB_EFTA10_MEM4m 4869
#define MEMDB_EFTA10_MEM4_SER_CONTROLr 4870
#define MEMDB_EFTA10_RAM_TM_CONTROLr 4871
#define MEMDB_EFTA20_2P_MEM0m 4872
#define MEMDB_EFTA20_2P_MEM0_SER_CONTROLr 4873
#define MEMDB_EFTA20_2P_MEM1m 4874
#define MEMDB_EFTA20_2P_MEM1_SER_CONTROLr 4875
#define MEMDB_EFTA20_2P_MEM2m 4876
#define MEMDB_EFTA20_2P_MEM2_SER_CONTROLr 4877
#define MEMDB_EFTA20_2P_RAM_TM_CONTROLr 4878
#define MEMDB_EFTA20_MEM0m 4879
#define MEMDB_EFTA20_MEM0_SER_CONTROLr 4880
#define MEMDB_EFTA20_MEM1m 4881
#define MEMDB_EFTA20_MEM1_SER_CONTROLr 4882
#define MEMDB_EFTA20_MEM2m 4883
#define MEMDB_EFTA20_MEM2_SER_CONTROLr 4884
#define MEMDB_EFTA20_RAM_TM_CONTROLr 4885
#define MEMDB_EMTOP_MEM0m 4886
#define MEMDB_EMTOP_MEM0_SER_CONTROLr 4887
#define MEMDB_EMTOP_MEM1m 4888
#define MEMDB_EMTOP_MEM1_SER_CONTROLr 4889
#define MEMDB_EMTOP_MEM2m 4890
#define MEMDB_EMTOP_MEM2_SER_CONTROLr 4891
#define MEMDB_EMTOP_MEM3m 4892
#define MEMDB_EMTOP_MEM3_SER_CONTROLr 4893
#define MEMDB_EMTOP_MEM4m 4894
#define MEMDB_EMTOP_MEM4_SER_CONTROLr 4895
#define MEMDB_EMTOP_MEM5m 4896
#define MEMDB_EMTOP_MEM5_SER_CONTROLr 4897
#define MEMDB_EMTOP_MEM6m 4898
#define MEMDB_EMTOP_MEM6_SER_CONTROLr 4899
#define MEMDB_EMTOP_MEM7m 4900
#define MEMDB_EMTOP_MEM7_SER_CONTROLr 4901
#define MEMDB_EMTOP_RAM_TM_CONTROLr 4902
#define MEMDB_IFTA100_ACC_MODESr 4903
#define MEMDB_IFTA100_MEM0_0_CAM_TM_CONTROLr 4904
#define MEMDB_IFTA100_MEM0_0_DATA_ONLYm 4905
#define MEMDB_IFTA100_MEM0_0_DATA_ONLY_SER_CONTROLr 4906
#define MEMDB_IFTA100_MEM0_0_ONLYm 4907
#define MEMDB_IFTA100_MEM0_0_ONLY_SER_CONTROLr 4908
#define MEMDB_IFTA100_MEM0_1_CAM_TM_CONTROLr 4909
#define MEMDB_IFTA100_MEM0_1_DATA_ONLYm 4910
#define MEMDB_IFTA100_MEM0_1_DATA_ONLY_SER_CONTROLr 4911
#define MEMDB_IFTA100_MEM0_1_ONLYm 4912
#define MEMDB_IFTA100_MEM0_1_ONLY_SER_CONTROLr 4913
#define MEMDB_IFTA100_MEM0_2_CAM_TM_CONTROLr 4914
#define MEMDB_IFTA100_MEM0_2_DATA_ONLYm 4915
#define MEMDB_IFTA100_MEM0_2_DATA_ONLY_SER_CONTROLr 4916
#define MEMDB_IFTA100_MEM0_2_ONLYm 4917
#define MEMDB_IFTA100_MEM0_2_ONLY_SER_CONTROLr 4918
#define MEMDB_IFTA100_MEM0_3_CAM_TM_CONTROLr 4919
#define MEMDB_IFTA100_MEM0_3_DATA_ONLYm 4920
#define MEMDB_IFTA100_MEM0_3_DATA_ONLY_SER_CONTROLr 4921
#define MEMDB_IFTA100_MEM0_3_ONLYm 4922
#define MEMDB_IFTA100_MEM0_3_ONLY_SER_CONTROLr 4923
#define MEMDB_IFTA100_MEM0_BIST_CONFIGr 4924
#define MEMDB_IFTA100_MEM0_BIST_DEBUGr 4925
#define MEMDB_IFTA100_MEM0_BIST_STATUSr 4926
#define MEMDB_IFTA100_MEM1_0_CAM_TM_CONTROLr 4927
#define MEMDB_IFTA100_MEM1_0_DATA_ONLYm 4928
#define MEMDB_IFTA100_MEM1_0_DATA_ONLY_SER_CONTROLr 4929
#define MEMDB_IFTA100_MEM1_0_ONLYm 4930
#define MEMDB_IFTA100_MEM1_0_ONLY_SER_CONTROLr 4931
#define MEMDB_IFTA100_MEM1_1_CAM_TM_CONTROLr 4932
#define MEMDB_IFTA100_MEM1_1_DATA_ONLYm 4933
#define MEMDB_IFTA100_MEM1_1_DATA_ONLY_SER_CONTROLr 4934
#define MEMDB_IFTA100_MEM1_1_ONLYm 4935
#define MEMDB_IFTA100_MEM1_1_ONLY_SER_CONTROLr 4936
#define MEMDB_IFTA100_MEM1_2_CAM_TM_CONTROLr 4937
#define MEMDB_IFTA100_MEM1_2_DATA_ONLYm 4938
#define MEMDB_IFTA100_MEM1_2_DATA_ONLY_SER_CONTROLr 4939
#define MEMDB_IFTA100_MEM1_2_ONLYm 4940
#define MEMDB_IFTA100_MEM1_2_ONLY_SER_CONTROLr 4941
#define MEMDB_IFTA100_MEM1_3_CAM_TM_CONTROLr 4942
#define MEMDB_IFTA100_MEM1_3_DATA_ONLYm 4943
#define MEMDB_IFTA100_MEM1_3_DATA_ONLY_SER_CONTROLr 4944
#define MEMDB_IFTA100_MEM1_3_ONLYm 4945
#define MEMDB_IFTA100_MEM1_3_ONLY_SER_CONTROLr 4946
#define MEMDB_IFTA100_MEM1_BIST_CONFIGr 4947
#define MEMDB_IFTA100_MEM1_BIST_DEBUGr 4948
#define MEMDB_IFTA100_MEM1_BIST_STATUSr 4949
#define MEMDB_IFTA100_MEM2_0_CAM_TM_CONTROLr 4950
#define MEMDB_IFTA100_MEM2_0_DATA_ONLYm 4951
#define MEMDB_IFTA100_MEM2_0_DATA_ONLY_SER_CONTROLr 4952
#define MEMDB_IFTA100_MEM2_0_ONLYm 4953
#define MEMDB_IFTA100_MEM2_0_ONLY_SER_CONTROLr 4954
#define MEMDB_IFTA100_MEM2_1_CAM_TM_CONTROLr 4955
#define MEMDB_IFTA100_MEM2_1_DATA_ONLYm 4956
#define MEMDB_IFTA100_MEM2_1_DATA_ONLY_SER_CONTROLr 4957
#define MEMDB_IFTA100_MEM2_1_ONLYm 4958
#define MEMDB_IFTA100_MEM2_1_ONLY_SER_CONTROLr 4959
#define MEMDB_IFTA100_MEM2_2_CAM_TM_CONTROLr 4960
#define MEMDB_IFTA100_MEM2_2_DATA_ONLYm 4961
#define MEMDB_IFTA100_MEM2_2_DATA_ONLY_SER_CONTROLr 4962
#define MEMDB_IFTA100_MEM2_2_ONLYm 4963
#define MEMDB_IFTA100_MEM2_2_ONLY_SER_CONTROLr 4964
#define MEMDB_IFTA100_MEM2_3_CAM_TM_CONTROLr 4965
#define MEMDB_IFTA100_MEM2_3_DATA_ONLYm 4966
#define MEMDB_IFTA100_MEM2_3_DATA_ONLY_SER_CONTROLr 4967
#define MEMDB_IFTA100_MEM2_3_ONLYm 4968
#define MEMDB_IFTA100_MEM2_3_ONLY_SER_CONTROLr 4969
#define MEMDB_IFTA100_MEM2_BIST_CONFIGr 4970
#define MEMDB_IFTA100_MEM2_BIST_DEBUGr 4971
#define MEMDB_IFTA100_MEM2_BIST_STATUSr 4972
#define MEMDB_IFTA100_MEM3_0_CAM_TM_CONTROLr 4973
#define MEMDB_IFTA100_MEM3_0_DATA_ONLYm 4974
#define MEMDB_IFTA100_MEM3_0_DATA_ONLY_SER_CONTROLr 4975
#define MEMDB_IFTA100_MEM3_0_ONLYm 4976
#define MEMDB_IFTA100_MEM3_0_ONLY_SER_CONTROLr 4977
#define MEMDB_IFTA100_MEM3_1_CAM_TM_CONTROLr 4978
#define MEMDB_IFTA100_MEM3_1_DATA_ONLYm 4979
#define MEMDB_IFTA100_MEM3_1_DATA_ONLY_SER_CONTROLr 4980
#define MEMDB_IFTA100_MEM3_1_ONLYm 4981
#define MEMDB_IFTA100_MEM3_1_ONLY_SER_CONTROLr 4982
#define MEMDB_IFTA100_MEM3_2_CAM_TM_CONTROLr 4983
#define MEMDB_IFTA100_MEM3_2_DATA_ONLYm 4984
#define MEMDB_IFTA100_MEM3_2_DATA_ONLY_SER_CONTROLr 4985
#define MEMDB_IFTA100_MEM3_2_ONLYm 4986
#define MEMDB_IFTA100_MEM3_2_ONLY_SER_CONTROLr 4987
#define MEMDB_IFTA100_MEM3_3_CAM_TM_CONTROLr 4988
#define MEMDB_IFTA100_MEM3_3_DATA_ONLYm 4989
#define MEMDB_IFTA100_MEM3_3_DATA_ONLY_SER_CONTROLr 4990
#define MEMDB_IFTA100_MEM3_3_ONLYm 4991
#define MEMDB_IFTA100_MEM3_3_ONLY_SER_CONTROLr 4992
#define MEMDB_IFTA100_MEM3_BIST_CONFIGr 4993
#define MEMDB_IFTA100_MEM3_BIST_DEBUGr 4994
#define MEMDB_IFTA100_MEM3_BIST_STATUSr 4995
#define MEMDB_IFTA100_RAM_TM_CONTROLr 4996
#define MEMDB_IFTA10_MEM0m 4997
#define MEMDB_IFTA10_MEM0_SER_CONTROLr 4998
#define MEMDB_IFTA10_RAM_TM_CONTROLr 4999
#define MEMDB_IFTA130_ACC_MODESr 5000
#define MEMDB_IFTA130_MEM0m 5001
#define MEMDB_IFTA130_MEM0_SER_CONTROLr 5002
#define MEMDB_IFTA130_MEM1m 5003
#define MEMDB_IFTA130_MEM1_SER_CONTROLr 5004
#define MEMDB_IFTA130_MEM2m 5005
#define MEMDB_IFTA130_MEM2_SER_CONTROLr 5006
#define MEMDB_IFTA130_MEM3m 5007
#define MEMDB_IFTA130_MEM3_SER_CONTROLr 5008
#define MEMDB_IFTA130_MEM4m 5009
#define MEMDB_IFTA130_MEM4_SER_CONTROLr 5010
#define MEMDB_IFTA130_RAM_TM_CONTROLr 5011
#define MEMDB_IFTA140_MEM0m 5012
#define MEMDB_IFTA140_MEM0_SER_CONTROLr 5013
#define MEMDB_IFTA140_RAM_TM_CONTROLr 5014
#define MEMDB_IFTA150_MEM0_0_CAM_TM_CONTROLr 5015
#define MEMDB_IFTA150_MEM0_0_DATA_ONLYm 5016
#define MEMDB_IFTA150_MEM0_0_DATA_ONLY_SER_CONTROLr 5017
#define MEMDB_IFTA150_MEM0_0_ONLYm 5018
#define MEMDB_IFTA150_MEM0_0_ONLY_SER_CONTROLr 5019
#define MEMDB_IFTA150_MEM0_1_CAM_TM_CONTROLr 5020
#define MEMDB_IFTA150_MEM0_1_DATA_ONLYm 5021
#define MEMDB_IFTA150_MEM0_1_DATA_ONLY_SER_CONTROLr 5022
#define MEMDB_IFTA150_MEM0_1_ONLYm 5023
#define MEMDB_IFTA150_MEM0_1_ONLY_SER_CONTROLr 5024
#define MEMDB_IFTA150_MEM0_2_CAM_TM_CONTROLr 5025
#define MEMDB_IFTA150_MEM0_2_DATA_ONLYm 5026
#define MEMDB_IFTA150_MEM0_2_DATA_ONLY_SER_CONTROLr 5027
#define MEMDB_IFTA150_MEM0_2_ONLYm 5028
#define MEMDB_IFTA150_MEM0_2_ONLY_SER_CONTROLr 5029
#define MEMDB_IFTA150_MEM0_3_CAM_TM_CONTROLr 5030
#define MEMDB_IFTA150_MEM0_3_DATA_ONLYm 5031
#define MEMDB_IFTA150_MEM0_3_DATA_ONLY_SER_CONTROLr 5032
#define MEMDB_IFTA150_MEM0_3_ONLYm 5033
#define MEMDB_IFTA150_MEM0_3_ONLY_SER_CONTROLr 5034
#define MEMDB_IFTA150_MEM0_BIST_CONFIGr 5035
#define MEMDB_IFTA150_MEM0_BIST_DEBUGr 5036
#define MEMDB_IFTA150_MEM0_BIST_STATUSr 5037
#define MEMDB_IFTA150_RAM_TM_CONTROLr 5038
#define MEMDB_IFTA20_MEM0m 5039
#define MEMDB_IFTA20_MEM0_SER_CONTROLr 5040
#define MEMDB_IFTA20_RAM_TM_CONTROLr 5041
#define MEMDB_IFTA50_MEM0m 5042
#define MEMDB_IFTA50_MEM0_SER_CONTROLr 5043
#define MEMDB_IFTA50_MEM1m 5044
#define MEMDB_IFTA50_MEM1_SER_CONTROLr 5045
#define MEMDB_IFTA50_RAM_TM_CONTROLr 5046
#define MEMDB_IFTA60_MEM0m 5047
#define MEMDB_IFTA60_MEM0_SER_CONTROLr 5048
#define MEMDB_IFTA60_MEM1m 5049
#define MEMDB_IFTA60_MEM1_SER_CONTROLr 5050
#define MEMDB_IFTA60_MEM2m 5051
#define MEMDB_IFTA60_MEM2_SER_CONTROLr 5052
#define MEMDB_IFTA60_RAM_TM_CONTROLr 5053
#define MEMDB_IFTA70_MEM0m 5054
#define MEMDB_IFTA70_MEM0_SER_CONTROLr 5055
#define MEMDB_IFTA70_MEM1m 5056
#define MEMDB_IFTA70_MEM1_SER_CONTROLr 5057
#define MEMDB_IFTA70_RAM_TM_CONTROLr 5058
#define MEMDB_TCAM_EFTA30_MEM0_0_CAM_TM_CONTROLr 5059
#define MEMDB_TCAM_EFTA30_MEM0_0_DATA_ONLYm 5060
#define MEMDB_TCAM_EFTA30_MEM0_0_DATA_ONLY_SER_CONTROLr 5061
#define MEMDB_TCAM_EFTA30_MEM0_0_ONLYm 5062
#define MEMDB_TCAM_EFTA30_MEM0_0_ONLY_SER_CONTROLr 5063
#define MEMDB_TCAM_EFTA30_MEM0_1_CAM_TM_CONTROLr 5064
#define MEMDB_TCAM_EFTA30_MEM0_1_DATA_ONLYm 5065
#define MEMDB_TCAM_EFTA30_MEM0_1_DATA_ONLY_SER_CONTROLr 5066
#define MEMDB_TCAM_EFTA30_MEM0_1_ONLYm 5067
#define MEMDB_TCAM_EFTA30_MEM0_1_ONLY_SER_CONTROLr 5068
#define MEMDB_TCAM_EFTA30_MEM0_2_CAM_TM_CONTROLr 5069
#define MEMDB_TCAM_EFTA30_MEM0_2_DATA_ONLYm 5070
#define MEMDB_TCAM_EFTA30_MEM0_2_DATA_ONLY_SER_CONTROLr 5071
#define MEMDB_TCAM_EFTA30_MEM0_2_ONLYm 5072
#define MEMDB_TCAM_EFTA30_MEM0_2_ONLY_SER_CONTROLr 5073
#define MEMDB_TCAM_EFTA30_MEM0_3_CAM_TM_CONTROLr 5074
#define MEMDB_TCAM_EFTA30_MEM0_3_DATA_ONLYm 5075
#define MEMDB_TCAM_EFTA30_MEM0_3_DATA_ONLY_SER_CONTROLr 5076
#define MEMDB_TCAM_EFTA30_MEM0_3_ONLYm 5077
#define MEMDB_TCAM_EFTA30_MEM0_3_ONLY_SER_CONTROLr 5078
#define MEMDB_TCAM_EFTA30_MEM0_BIST_CONFIGr 5079
#define MEMDB_TCAM_EFTA30_MEM0_BIST_DEBUGr 5080
#define MEMDB_TCAM_EFTA30_MEM0_BIST_STATUSr 5081
#define MEMDB_TCAM_EFTA30_RAM_TM_CONTROLr 5082
#define MEMDB_TCAM_IFTA40_MEM0_0_CAM_TM_CONTROLr 5083
#define MEMDB_TCAM_IFTA40_MEM0_0_DATA_ONLYm 5084
#define MEMDB_TCAM_IFTA40_MEM0_0_DATA_ONLY_SER_CONTROLr 5085
#define MEMDB_TCAM_IFTA40_MEM0_0_ONLYm 5086
#define MEMDB_TCAM_IFTA40_MEM0_0_ONLY_SER_CONTROLr 5087
#define MEMDB_TCAM_IFTA40_MEM0_1_CAM_TM_CONTROLr 5088
#define MEMDB_TCAM_IFTA40_MEM0_1_DATA_ONLYm 5089
#define MEMDB_TCAM_IFTA40_MEM0_1_DATA_ONLY_SER_CONTROLr 5090
#define MEMDB_TCAM_IFTA40_MEM0_1_ONLYm 5091
#define MEMDB_TCAM_IFTA40_MEM0_1_ONLY_SER_CONTROLr 5092
#define MEMDB_TCAM_IFTA40_MEM0_2_CAM_TM_CONTROLr 5093
#define MEMDB_TCAM_IFTA40_MEM0_2_DATA_ONLYm 5094
#define MEMDB_TCAM_IFTA40_MEM0_2_DATA_ONLY_SER_CONTROLr 5095
#define MEMDB_TCAM_IFTA40_MEM0_2_ONLYm 5096
#define MEMDB_TCAM_IFTA40_MEM0_2_ONLY_SER_CONTROLr 5097
#define MEMDB_TCAM_IFTA40_MEM0_3_CAM_TM_CONTROLr 5098
#define MEMDB_TCAM_IFTA40_MEM0_3_DATA_ONLYm 5099
#define MEMDB_TCAM_IFTA40_MEM0_3_DATA_ONLY_SER_CONTROLr 5100
#define MEMDB_TCAM_IFTA40_MEM0_3_ONLYm 5101
#define MEMDB_TCAM_IFTA40_MEM0_3_ONLY_SER_CONTROLr 5102
#define MEMDB_TCAM_IFTA40_MEM0_BIST_CONFIGr 5103
#define MEMDB_TCAM_IFTA40_MEM0_BIST_DEBUGr 5104
#define MEMDB_TCAM_IFTA40_MEM0_BIST_STATUSr 5105
#define MEMDB_TCAM_IFTA40_MEM1_0_CAM_TM_CONTROLr 5106
#define MEMDB_TCAM_IFTA40_MEM1_0_DATA_ONLYm 5107
#define MEMDB_TCAM_IFTA40_MEM1_0_DATA_ONLY_SER_CONTROLr 5108
#define MEMDB_TCAM_IFTA40_MEM1_0_ONLYm 5109
#define MEMDB_TCAM_IFTA40_MEM1_0_ONLY_SER_CONTROLr 5110
#define MEMDB_TCAM_IFTA40_MEM1_1_CAM_TM_CONTROLr 5111
#define MEMDB_TCAM_IFTA40_MEM1_1_DATA_ONLYm 5112
#define MEMDB_TCAM_IFTA40_MEM1_1_DATA_ONLY_SER_CONTROLr 5113
#define MEMDB_TCAM_IFTA40_MEM1_1_ONLYm 5114
#define MEMDB_TCAM_IFTA40_MEM1_1_ONLY_SER_CONTROLr 5115
#define MEMDB_TCAM_IFTA40_MEM1_2_CAM_TM_CONTROLr 5116
#define MEMDB_TCAM_IFTA40_MEM1_2_DATA_ONLYm 5117
#define MEMDB_TCAM_IFTA40_MEM1_2_DATA_ONLY_SER_CONTROLr 5118
#define MEMDB_TCAM_IFTA40_MEM1_2_ONLYm 5119
#define MEMDB_TCAM_IFTA40_MEM1_2_ONLY_SER_CONTROLr 5120
#define MEMDB_TCAM_IFTA40_MEM1_3_CAM_TM_CONTROLr 5121
#define MEMDB_TCAM_IFTA40_MEM1_3_DATA_ONLYm 5122
#define MEMDB_TCAM_IFTA40_MEM1_3_DATA_ONLY_SER_CONTROLr 5123
#define MEMDB_TCAM_IFTA40_MEM1_3_ONLYm 5124
#define MEMDB_TCAM_IFTA40_MEM1_3_ONLY_SER_CONTROLr 5125
#define MEMDB_TCAM_IFTA40_MEM1_BIST_CONFIGr 5126
#define MEMDB_TCAM_IFTA40_MEM1_BIST_DEBUGr 5127
#define MEMDB_TCAM_IFTA40_MEM1_BIST_STATUSr 5128
#define MEMDB_TCAM_IFTA40_RAM_TM_CONTROLr 5129
#define MEMDB_TCAM_IFTA60_MEM0_0_CAM_TM_CONTROLr 5130
#define MEMDB_TCAM_IFTA60_MEM0_0_DATA_ONLYm 5131
#define MEMDB_TCAM_IFTA60_MEM0_0_DATA_ONLY_SER_CONTROLr 5132
#define MEMDB_TCAM_IFTA60_MEM0_0_ONLYm 5133
#define MEMDB_TCAM_IFTA60_MEM0_0_ONLY_SER_CONTROLr 5134
#define MEMDB_TCAM_IFTA60_MEM0_1_CAM_TM_CONTROLr 5135
#define MEMDB_TCAM_IFTA60_MEM0_1_DATA_ONLYm 5136
#define MEMDB_TCAM_IFTA60_MEM0_1_DATA_ONLY_SER_CONTROLr 5137
#define MEMDB_TCAM_IFTA60_MEM0_1_ONLYm 5138
#define MEMDB_TCAM_IFTA60_MEM0_1_ONLY_SER_CONTROLr 5139
#define MEMDB_TCAM_IFTA60_MEM0_2_CAM_TM_CONTROLr 5140
#define MEMDB_TCAM_IFTA60_MEM0_2_DATA_ONLYm 5141
#define MEMDB_TCAM_IFTA60_MEM0_2_DATA_ONLY_SER_CONTROLr 5142
#define MEMDB_TCAM_IFTA60_MEM0_2_ONLYm 5143
#define MEMDB_TCAM_IFTA60_MEM0_2_ONLY_SER_CONTROLr 5144
#define MEMDB_TCAM_IFTA60_MEM0_3_CAM_TM_CONTROLr 5145
#define MEMDB_TCAM_IFTA60_MEM0_3_DATA_ONLYm 5146
#define MEMDB_TCAM_IFTA60_MEM0_3_DATA_ONLY_SER_CONTROLr 5147
#define MEMDB_TCAM_IFTA60_MEM0_3_ONLYm 5148
#define MEMDB_TCAM_IFTA60_MEM0_3_ONLY_SER_CONTROLr 5149
#define MEMDB_TCAM_IFTA60_MEM0_BIST_CONFIGr 5150
#define MEMDB_TCAM_IFTA60_MEM0_BIST_DEBUGr 5151
#define MEMDB_TCAM_IFTA60_MEM0_BIST_STATUSr 5152
#define MEMDB_TCAM_IFTA60_RAM_TM_CONTROLr 5153
#define MEMDB_TCAM_IFTA80_ACC_MODESr 5154
#define MEMDB_TCAM_IFTA80_MEM0_0m 5155
#define MEMDB_TCAM_IFTA80_MEM0_0_CAM_TM_CONTROLr 5156
#define MEMDB_TCAM_IFTA80_MEM0_0_DATA_ONLYm 5157
#define MEMDB_TCAM_IFTA80_MEM0_0_DATA_ONLY_SER_CONTROLr 5158
#define MEMDB_TCAM_IFTA80_MEM0_0_MEM0_1m 5159
#define MEMDB_TCAM_IFTA80_MEM0_0_ONLYm 5160
#define MEMDB_TCAM_IFTA80_MEM0_0_ONLY_SER_CONTROLr 5161
#define MEMDB_TCAM_IFTA80_MEM0_1m 5162
#define MEMDB_TCAM_IFTA80_MEM0_1_CAM_TM_CONTROLr 5163
#define MEMDB_TCAM_IFTA80_MEM0_1_DATA_ONLYm 5164
#define MEMDB_TCAM_IFTA80_MEM0_1_DATA_ONLY_SER_CONTROLr 5165
#define MEMDB_TCAM_IFTA80_MEM0_1_ONLYm 5166
#define MEMDB_TCAM_IFTA80_MEM0_1_ONLY_SER_CONTROLr 5167
#define MEMDB_TCAM_IFTA80_MEM0_BIST_CONFIGr 5168
#define MEMDB_TCAM_IFTA80_MEM0_BIST_DEBUGr 5169
#define MEMDB_TCAM_IFTA80_MEM0_BIST_STATUSr 5170
#define MEMDB_TCAM_IFTA80_MEM1_0m 5171
#define MEMDB_TCAM_IFTA80_MEM1_0_CAM_TM_CONTROLr 5172
#define MEMDB_TCAM_IFTA80_MEM1_0_DATA_ONLYm 5173
#define MEMDB_TCAM_IFTA80_MEM1_0_DATA_ONLY_SER_CONTROLr 5174
#define MEMDB_TCAM_IFTA80_MEM1_0_MEM1_1m 5175
#define MEMDB_TCAM_IFTA80_MEM1_0_ONLYm 5176
#define MEMDB_TCAM_IFTA80_MEM1_0_ONLY_SER_CONTROLr 5177
#define MEMDB_TCAM_IFTA80_MEM1_1m 5178
#define MEMDB_TCAM_IFTA80_MEM1_1_CAM_TM_CONTROLr 5179
#define MEMDB_TCAM_IFTA80_MEM1_1_DATA_ONLYm 5180
#define MEMDB_TCAM_IFTA80_MEM1_1_DATA_ONLY_SER_CONTROLr 5181
#define MEMDB_TCAM_IFTA80_MEM1_1_ONLYm 5182
#define MEMDB_TCAM_IFTA80_MEM1_1_ONLY_SER_CONTROLr 5183
#define MEMDB_TCAM_IFTA80_MEM1_BIST_CONFIGr 5184
#define MEMDB_TCAM_IFTA80_MEM1_BIST_DEBUGr 5185
#define MEMDB_TCAM_IFTA80_MEM1_BIST_STATUSr 5186
#define MEMDB_TCAM_IFTA80_MEM2_0m 5187
#define MEMDB_TCAM_IFTA80_MEM2_0_CAM_TM_CONTROLr 5188
#define MEMDB_TCAM_IFTA80_MEM2_0_DATA_ONLYm 5189
#define MEMDB_TCAM_IFTA80_MEM2_0_DATA_ONLY_SER_CONTROLr 5190
#define MEMDB_TCAM_IFTA80_MEM2_0_MEM2_1m 5191
#define MEMDB_TCAM_IFTA80_MEM2_0_ONLYm 5192
#define MEMDB_TCAM_IFTA80_MEM2_0_ONLY_SER_CONTROLr 5193
#define MEMDB_TCAM_IFTA80_MEM2_1m 5194
#define MEMDB_TCAM_IFTA80_MEM2_1_CAM_TM_CONTROLr 5195
#define MEMDB_TCAM_IFTA80_MEM2_1_DATA_ONLYm 5196
#define MEMDB_TCAM_IFTA80_MEM2_1_DATA_ONLY_SER_CONTROLr 5197
#define MEMDB_TCAM_IFTA80_MEM2_1_ONLYm 5198
#define MEMDB_TCAM_IFTA80_MEM2_1_ONLY_SER_CONTROLr 5199
#define MEMDB_TCAM_IFTA80_MEM2_BIST_CONFIGr 5200
#define MEMDB_TCAM_IFTA80_MEM2_BIST_DEBUGr 5201
#define MEMDB_TCAM_IFTA80_MEM2_BIST_STATUSr 5202
#define MEMDB_TCAM_IFTA80_MEM3_0m 5203
#define MEMDB_TCAM_IFTA80_MEM3_0_CAM_TM_CONTROLr 5204
#define MEMDB_TCAM_IFTA80_MEM3_0_DATA_ONLYm 5205
#define MEMDB_TCAM_IFTA80_MEM3_0_DATA_ONLY_SER_CONTROLr 5206
#define MEMDB_TCAM_IFTA80_MEM3_0_MEM3_1m 5207
#define MEMDB_TCAM_IFTA80_MEM3_0_ONLYm 5208
#define MEMDB_TCAM_IFTA80_MEM3_0_ONLY_SER_CONTROLr 5209
#define MEMDB_TCAM_IFTA80_MEM3_1m 5210
#define MEMDB_TCAM_IFTA80_MEM3_1_CAM_TM_CONTROLr 5211
#define MEMDB_TCAM_IFTA80_MEM3_1_DATA_ONLYm 5212
#define MEMDB_TCAM_IFTA80_MEM3_1_DATA_ONLY_SER_CONTROLr 5213
#define MEMDB_TCAM_IFTA80_MEM3_1_ONLYm 5214
#define MEMDB_TCAM_IFTA80_MEM3_1_ONLY_SER_CONTROLr 5215
#define MEMDB_TCAM_IFTA80_MEM3_BIST_CONFIGr 5216
#define MEMDB_TCAM_IFTA80_MEM3_BIST_DEBUGr 5217
#define MEMDB_TCAM_IFTA80_MEM3_BIST_STATUSr 5218
#define MEMDB_TCAM_IFTA80_MEM4_0m 5219
#define MEMDB_TCAM_IFTA80_MEM4_0_CAM_TM_CONTROLr 5220
#define MEMDB_TCAM_IFTA80_MEM4_0_DATA_ONLYm 5221
#define MEMDB_TCAM_IFTA80_MEM4_0_DATA_ONLY_SER_CONTROLr 5222
#define MEMDB_TCAM_IFTA80_MEM4_0_MEM4_1m 5223
#define MEMDB_TCAM_IFTA80_MEM4_0_ONLYm 5224
#define MEMDB_TCAM_IFTA80_MEM4_0_ONLY_SER_CONTROLr 5225
#define MEMDB_TCAM_IFTA80_MEM4_1m 5226
#define MEMDB_TCAM_IFTA80_MEM4_1_CAM_TM_CONTROLr 5227
#define MEMDB_TCAM_IFTA80_MEM4_1_DATA_ONLYm 5228
#define MEMDB_TCAM_IFTA80_MEM4_1_DATA_ONLY_SER_CONTROLr 5229
#define MEMDB_TCAM_IFTA80_MEM4_1_ONLYm 5230
#define MEMDB_TCAM_IFTA80_MEM4_1_ONLY_SER_CONTROLr 5231
#define MEMDB_TCAM_IFTA80_MEM4_BIST_CONFIGr 5232
#define MEMDB_TCAM_IFTA80_MEM4_BIST_DEBUGr 5233
#define MEMDB_TCAM_IFTA80_MEM4_BIST_STATUSr 5234
#define MEMDB_TCAM_IFTA80_MEM5_0m 5235
#define MEMDB_TCAM_IFTA80_MEM5_0_CAM_TM_CONTROLr 5236
#define MEMDB_TCAM_IFTA80_MEM5_0_DATA_ONLYm 5237
#define MEMDB_TCAM_IFTA80_MEM5_0_DATA_ONLY_SER_CONTROLr 5238
#define MEMDB_TCAM_IFTA80_MEM5_0_MEM5_1m 5239
#define MEMDB_TCAM_IFTA80_MEM5_0_ONLYm 5240
#define MEMDB_TCAM_IFTA80_MEM5_0_ONLY_SER_CONTROLr 5241
#define MEMDB_TCAM_IFTA80_MEM5_1m 5242
#define MEMDB_TCAM_IFTA80_MEM5_1_CAM_TM_CONTROLr 5243
#define MEMDB_TCAM_IFTA80_MEM5_1_DATA_ONLYm 5244
#define MEMDB_TCAM_IFTA80_MEM5_1_DATA_ONLY_SER_CONTROLr 5245
#define MEMDB_TCAM_IFTA80_MEM5_1_ONLYm 5246
#define MEMDB_TCAM_IFTA80_MEM5_1_ONLY_SER_CONTROLr 5247
#define MEMDB_TCAM_IFTA80_MEM5_BIST_CONFIGr 5248
#define MEMDB_TCAM_IFTA80_MEM5_BIST_DEBUGr 5249
#define MEMDB_TCAM_IFTA80_MEM5_BIST_STATUSr 5250
#define MEMDB_TCAM_IFTA80_MEM6_0m 5251
#define MEMDB_TCAM_IFTA80_MEM6_0_CAM_TM_CONTROLr 5252
#define MEMDB_TCAM_IFTA80_MEM6_0_DATA_ONLYm 5253
#define MEMDB_TCAM_IFTA80_MEM6_0_DATA_ONLY_SER_CONTROLr 5254
#define MEMDB_TCAM_IFTA80_MEM6_0_MEM6_1m 5255
#define MEMDB_TCAM_IFTA80_MEM6_0_ONLYm 5256
#define MEMDB_TCAM_IFTA80_MEM6_0_ONLY_SER_CONTROLr 5257
#define MEMDB_TCAM_IFTA80_MEM6_1m 5258
#define MEMDB_TCAM_IFTA80_MEM6_1_CAM_TM_CONTROLr 5259
#define MEMDB_TCAM_IFTA80_MEM6_1_DATA_ONLYm 5260
#define MEMDB_TCAM_IFTA80_MEM6_1_DATA_ONLY_SER_CONTROLr 5261
#define MEMDB_TCAM_IFTA80_MEM6_1_ONLYm 5262
#define MEMDB_TCAM_IFTA80_MEM6_1_ONLY_SER_CONTROLr 5263
#define MEMDB_TCAM_IFTA80_MEM6_BIST_CONFIGr 5264
#define MEMDB_TCAM_IFTA80_MEM6_BIST_DEBUGr 5265
#define MEMDB_TCAM_IFTA80_MEM6_BIST_STATUSr 5266
#define MEMDB_TCAM_IFTA80_MEM7_0m 5267
#define MEMDB_TCAM_IFTA80_MEM7_0_CAM_TM_CONTROLr 5268
#define MEMDB_TCAM_IFTA80_MEM7_0_DATA_ONLYm 5269
#define MEMDB_TCAM_IFTA80_MEM7_0_DATA_ONLY_SER_CONTROLr 5270
#define MEMDB_TCAM_IFTA80_MEM7_0_MEM7_1m 5271
#define MEMDB_TCAM_IFTA80_MEM7_0_ONLYm 5272
#define MEMDB_TCAM_IFTA80_MEM7_0_ONLY_SER_CONTROLr 5273
#define MEMDB_TCAM_IFTA80_MEM7_1m 5274
#define MEMDB_TCAM_IFTA80_MEM7_1_CAM_TM_CONTROLr 5275
#define MEMDB_TCAM_IFTA80_MEM7_1_DATA_ONLYm 5276
#define MEMDB_TCAM_IFTA80_MEM7_1_DATA_ONLY_SER_CONTROLr 5277
#define MEMDB_TCAM_IFTA80_MEM7_1_ONLYm 5278
#define MEMDB_TCAM_IFTA80_MEM7_1_ONLY_SER_CONTROLr 5279
#define MEMDB_TCAM_IFTA80_MEM7_BIST_CONFIGr 5280
#define MEMDB_TCAM_IFTA80_MEM7_BIST_DEBUGr 5281
#define MEMDB_TCAM_IFTA80_MEM7_BIST_STATUSr 5282
#define MEMDB_TCAM_IFTA80_RAM_TM_CONTROLr 5283
#define MEMDB_TCAM_M_CTL_MEM0_0m 5284
#define MEMDB_TCAM_M_CTL_MEM0_0_CAM_TM_CONTROLr 5285
#define MEMDB_TCAM_M_CTL_MEM0_0_DATA_ONLYm 5286
#define MEMDB_TCAM_M_CTL_MEM0_0_DATA_ONLY_SER_CONTROLr 5287
#define MEMDB_TCAM_M_CTL_MEM0_0_MEM0_1m 5288
#define MEMDB_TCAM_M_CTL_MEM0_0_ONLYm 5289
#define MEMDB_TCAM_M_CTL_MEM0_0_ONLY_SER_CONTROLr 5290
#define MEMDB_TCAM_M_CTL_MEM0_1m 5291
#define MEMDB_TCAM_M_CTL_MEM0_1_CAM_TM_CONTROLr 5292
#define MEMDB_TCAM_M_CTL_MEM0_1_DATA_ONLYm 5293
#define MEMDB_TCAM_M_CTL_MEM0_1_DATA_ONLY_SER_CONTROLr 5294
#define MEMDB_TCAM_M_CTL_MEM0_1_ONLYm 5295
#define MEMDB_TCAM_M_CTL_MEM0_1_ONLY_SER_CONTROLr 5296
#define MEMDB_TCAM_M_CTL_MEM0_BIST_CONFIGr 5297
#define MEMDB_TCAM_M_CTL_MEM0_BIST_DEBUGr 5298
#define MEMDB_TCAM_M_CTL_MEM0_BIST_STATUSr 5299
#define MEMDB_TCAM_M_CTL_MEM1_0m 5300
#define MEMDB_TCAM_M_CTL_MEM1_0_CAM_TM_CONTROLr 5301
#define MEMDB_TCAM_M_CTL_MEM1_0_DATA_ONLYm 5302
#define MEMDB_TCAM_M_CTL_MEM1_0_DATA_ONLY_SER_CONTROLr 5303
#define MEMDB_TCAM_M_CTL_MEM1_0_MEM1_1m 5304
#define MEMDB_TCAM_M_CTL_MEM1_0_ONLYm 5305
#define MEMDB_TCAM_M_CTL_MEM1_0_ONLY_SER_CONTROLr 5306
#define MEMDB_TCAM_M_CTL_MEM1_1m 5307
#define MEMDB_TCAM_M_CTL_MEM1_1_CAM_TM_CONTROLr 5308
#define MEMDB_TCAM_M_CTL_MEM1_1_DATA_ONLYm 5309
#define MEMDB_TCAM_M_CTL_MEM1_1_DATA_ONLY_SER_CONTROLr 5310
#define MEMDB_TCAM_M_CTL_MEM1_1_ONLYm 5311
#define MEMDB_TCAM_M_CTL_MEM1_1_ONLY_SER_CONTROLr 5312
#define MEMDB_TCAM_M_CTL_MEM1_BIST_CONFIGr 5313
#define MEMDB_TCAM_M_CTL_MEM1_BIST_DEBUGr 5314
#define MEMDB_TCAM_M_CTL_MEM1_BIST_STATUSr 5315
#define MEMDB_TCAM_M_CTL_MEM2_0m 5316
#define MEMDB_TCAM_M_CTL_MEM2_0_CAM_TM_CONTROLr 5317
#define MEMDB_TCAM_M_CTL_MEM2_0_DATA_ONLYm 5318
#define MEMDB_TCAM_M_CTL_MEM2_0_DATA_ONLY_SER_CONTROLr 5319
#define MEMDB_TCAM_M_CTL_MEM2_0_MEM2_1m 5320
#define MEMDB_TCAM_M_CTL_MEM2_0_ONLYm 5321
#define MEMDB_TCAM_M_CTL_MEM2_0_ONLY_SER_CONTROLr 5322
#define MEMDB_TCAM_M_CTL_MEM2_1m 5323
#define MEMDB_TCAM_M_CTL_MEM2_1_CAM_TM_CONTROLr 5324
#define MEMDB_TCAM_M_CTL_MEM2_1_DATA_ONLYm 5325
#define MEMDB_TCAM_M_CTL_MEM2_1_DATA_ONLY_SER_CONTROLr 5326
#define MEMDB_TCAM_M_CTL_MEM2_1_ONLYm 5327
#define MEMDB_TCAM_M_CTL_MEM2_1_ONLY_SER_CONTROLr 5328
#define MEMDB_TCAM_M_CTL_MEM2_BIST_CONFIGr 5329
#define MEMDB_TCAM_M_CTL_MEM2_BIST_DEBUGr 5330
#define MEMDB_TCAM_M_CTL_MEM2_BIST_STATUSr 5331
#define MEMDB_TCAM_M_CTL_MEM3_0m 5332
#define MEMDB_TCAM_M_CTL_MEM3_0_CAM_TM_CONTROLr 5333
#define MEMDB_TCAM_M_CTL_MEM3_0_DATA_ONLYm 5334
#define MEMDB_TCAM_M_CTL_MEM3_0_DATA_ONLY_SER_CONTROLr 5335
#define MEMDB_TCAM_M_CTL_MEM3_0_MEM3_1m 5336
#define MEMDB_TCAM_M_CTL_MEM3_0_ONLYm 5337
#define MEMDB_TCAM_M_CTL_MEM3_0_ONLY_SER_CONTROLr 5338
#define MEMDB_TCAM_M_CTL_MEM3_1m 5339
#define MEMDB_TCAM_M_CTL_MEM3_1_CAM_TM_CONTROLr 5340
#define MEMDB_TCAM_M_CTL_MEM3_1_DATA_ONLYm 5341
#define MEMDB_TCAM_M_CTL_MEM3_1_DATA_ONLY_SER_CONTROLr 5342
#define MEMDB_TCAM_M_CTL_MEM3_1_ONLYm 5343
#define MEMDB_TCAM_M_CTL_MEM3_1_ONLY_SER_CONTROLr 5344
#define MEMDB_TCAM_M_CTL_MEM3_BIST_CONFIGr 5345
#define MEMDB_TCAM_M_CTL_MEM3_BIST_DEBUGr 5346
#define MEMDB_TCAM_M_CTL_MEM3_BIST_STATUSr 5347
#define MEMDB_TCAM_M_CTL_MEM4_0m 5348
#define MEMDB_TCAM_M_CTL_MEM4_0_CAM_TM_CONTROLr 5349
#define MEMDB_TCAM_M_CTL_MEM4_0_DATA_ONLYm 5350
#define MEMDB_TCAM_M_CTL_MEM4_0_DATA_ONLY_SER_CONTROLr 5351
#define MEMDB_TCAM_M_CTL_MEM4_0_MEM4_1m 5352
#define MEMDB_TCAM_M_CTL_MEM4_0_ONLYm 5353
#define MEMDB_TCAM_M_CTL_MEM4_0_ONLY_SER_CONTROLr 5354
#define MEMDB_TCAM_M_CTL_MEM4_1m 5355
#define MEMDB_TCAM_M_CTL_MEM4_1_CAM_TM_CONTROLr 5356
#define MEMDB_TCAM_M_CTL_MEM4_1_DATA_ONLYm 5357
#define MEMDB_TCAM_M_CTL_MEM4_1_DATA_ONLY_SER_CONTROLr 5358
#define MEMDB_TCAM_M_CTL_MEM4_1_ONLYm 5359
#define MEMDB_TCAM_M_CTL_MEM4_1_ONLY_SER_CONTROLr 5360
#define MEMDB_TCAM_M_CTL_MEM4_BIST_CONFIGr 5361
#define MEMDB_TCAM_M_CTL_MEM4_BIST_DEBUGr 5362
#define MEMDB_TCAM_M_CTL_MEM4_BIST_STATUSr 5363
#define MEMDB_TCAM_M_CTL_MEM5_0m 5364
#define MEMDB_TCAM_M_CTL_MEM5_0_CAM_TM_CONTROLr 5365
#define MEMDB_TCAM_M_CTL_MEM5_0_DATA_ONLYm 5366
#define MEMDB_TCAM_M_CTL_MEM5_0_DATA_ONLY_SER_CONTROLr 5367
#define MEMDB_TCAM_M_CTL_MEM5_0_MEM5_1m 5368
#define MEMDB_TCAM_M_CTL_MEM5_0_ONLYm 5369
#define MEMDB_TCAM_M_CTL_MEM5_0_ONLY_SER_CONTROLr 5370
#define MEMDB_TCAM_M_CTL_MEM5_1m 5371
#define MEMDB_TCAM_M_CTL_MEM5_1_CAM_TM_CONTROLr 5372
#define MEMDB_TCAM_M_CTL_MEM5_1_DATA_ONLYm 5373
#define MEMDB_TCAM_M_CTL_MEM5_1_DATA_ONLY_SER_CONTROLr 5374
#define MEMDB_TCAM_M_CTL_MEM5_1_ONLYm 5375
#define MEMDB_TCAM_M_CTL_MEM5_1_ONLY_SER_CONTROLr 5376
#define MEMDB_TCAM_M_CTL_MEM5_BIST_CONFIGr 5377
#define MEMDB_TCAM_M_CTL_MEM5_BIST_DEBUGr 5378
#define MEMDB_TCAM_M_CTL_MEM5_BIST_STATUSr 5379
#define MEMDB_TCAM_M_CTL_MEM6_0m 5380
#define MEMDB_TCAM_M_CTL_MEM6_0_CAM_TM_CONTROLr 5381
#define MEMDB_TCAM_M_CTL_MEM6_0_DATA_ONLYm 5382
#define MEMDB_TCAM_M_CTL_MEM6_0_DATA_ONLY_SER_CONTROLr 5383
#define MEMDB_TCAM_M_CTL_MEM6_0_MEM6_1m 5384
#define MEMDB_TCAM_M_CTL_MEM6_0_ONLYm 5385
#define MEMDB_TCAM_M_CTL_MEM6_0_ONLY_SER_CONTROLr 5386
#define MEMDB_TCAM_M_CTL_MEM6_1m 5387
#define MEMDB_TCAM_M_CTL_MEM6_1_CAM_TM_CONTROLr 5388
#define MEMDB_TCAM_M_CTL_MEM6_1_DATA_ONLYm 5389
#define MEMDB_TCAM_M_CTL_MEM6_1_DATA_ONLY_SER_CONTROLr 5390
#define MEMDB_TCAM_M_CTL_MEM6_1_ONLYm 5391
#define MEMDB_TCAM_M_CTL_MEM6_1_ONLY_SER_CONTROLr 5392
#define MEMDB_TCAM_M_CTL_MEM6_BIST_CONFIGr 5393
#define MEMDB_TCAM_M_CTL_MEM6_BIST_DEBUGr 5394
#define MEMDB_TCAM_M_CTL_MEM6_BIST_STATUSr 5395
#define MEMDB_TCAM_M_CTL_MEM7_0m 5396
#define MEMDB_TCAM_M_CTL_MEM7_0_CAM_TM_CONTROLr 5397
#define MEMDB_TCAM_M_CTL_MEM7_0_DATA_ONLYm 5398
#define MEMDB_TCAM_M_CTL_MEM7_0_DATA_ONLY_SER_CONTROLr 5399
#define MEMDB_TCAM_M_CTL_MEM7_0_MEM7_1m 5400
#define MEMDB_TCAM_M_CTL_MEM7_0_ONLYm 5401
#define MEMDB_TCAM_M_CTL_MEM7_0_ONLY_SER_CONTROLr 5402
#define MEMDB_TCAM_M_CTL_MEM7_1m 5403
#define MEMDB_TCAM_M_CTL_MEM7_1_CAM_TM_CONTROLr 5404
#define MEMDB_TCAM_M_CTL_MEM7_1_DATA_ONLYm 5405
#define MEMDB_TCAM_M_CTL_MEM7_1_DATA_ONLY_SER_CONTROLr 5406
#define MEMDB_TCAM_M_CTL_MEM7_1_ONLYm 5407
#define MEMDB_TCAM_M_CTL_MEM7_1_ONLY_SER_CONTROLr 5408
#define MEMDB_TCAM_M_CTL_MEM7_BIST_CONFIGr 5409
#define MEMDB_TCAM_M_CTL_MEM7_BIST_DEBUGr 5410
#define MEMDB_TCAM_M_CTL_MEM7_BIST_STATUSr 5411
#define MEMDB_TCAM_M_CTL_RAM_TM_CONTROLr 5412
#define MGMT_OBM_BUFFER_CONFIGr 5413
#define MGMT_OBM_CONTROLr 5414
#define MGMT_OBM_CTRL_ECC_STATUSr 5415
#define MGMT_OBM_DATA_ECC_STATUSr 5416
#define MGMT_OBM_DSCP_MAP_PORT0m 5417
#define MGMT_OBM_DSCP_MAP_PORT1m 5418
#define MGMT_OBM_ETAG_MAP_PORT0m 5419
#define MGMT_OBM_ETAG_MAP_PORT1m 5420
#define MGMT_OBM_FC_THRESHOLDr 5421
#define MGMT_OBM_FC_THRESHOLD_1r 5422
#define MGMT_OBM_FLOW_CONTROL_CONFIGr 5423
#define MGMT_OBM_FLOW_CONTROL_EVENT_COUNTr 5424
#define MGMT_OBM_GSH_ETHERTYPEr 5425
#define MGMT_OBM_INNER_TPIDr 5426
#define MGMT_OBM_INTR_ENABLEr 5427
#define MGMT_OBM_INTR_STATUSr 5428
#define MGMT_OBM_IOM_STATS_WINDOW_RESULTSm 5429
#define MGMT_OBM_LOSSLESS0_BYTE_DROP_COUNTr 5430
#define MGMT_OBM_LOSSLESS0_PKT_DROP_COUNTr 5431
#define MGMT_OBM_LOSSLESS1_BYTE_DROP_COUNTr 5432
#define MGMT_OBM_LOSSLESS1_PKT_DROP_COUNTr 5433
#define MGMT_OBM_LOSSY_HI_BYTE_DROP_COUNTr 5434
#define MGMT_OBM_LOSSY_HI_PKT_DROP_COUNTr 5435
#define MGMT_OBM_LOSSY_LO_BYTE_DROP_COUNTr 5436
#define MGMT_OBM_LOSSY_LO_PKT_DROP_COUNTr 5437
#define MGMT_OBM_MAX_USAGEr 5438
#define MGMT_OBM_MAX_USAGE_SELECTr 5439
#define MGMT_OBM_MONITOR_CONFIGr 5440
#define MGMT_OBM_MONITOR_STATS_CONFIGr 5441
#define MGMT_OBM_NIV_ETHERTYPEr 5442
#define MGMT_OBM_OPAQUE_TAG_CONFIGr 5443
#define MGMT_OBM_OPAQUE_TAG_CONFIG_0r 5444
#define MGMT_OBM_OPAQUE_TAG_CONFIG_1r 5445
#define MGMT_OBM_OUTER_TPIDr 5446
#define MGMT_OBM_OUTER_TPID_0r 5447
#define MGMT_OBM_OUTER_TPID_1r 5448
#define MGMT_OBM_OUTER_TPID_2r 5449
#define MGMT_OBM_OUTER_TPID_3r 5450
#define MGMT_OBM_OVERSUB_MON_ECC_STATUSr 5451
#define MGMT_OBM_PE_ETHERTYPEr 5452
#define MGMT_OBM_PORT_CONFIGr 5453
#define MGMT_OBM_PRI_MAP_PORT0m 5454
#define MGMT_OBM_PRI_MAP_PORT1m 5455
#define MGMT_OBM_PROTOCOL_CONTROL_0r 5456
#define MGMT_OBM_PROTOCOL_CONTROL_1r 5457
#define MGMT_OBM_PROTOCOL_CONTROL_2r 5458
#define MGMT_OBM_RAM_CONTROLr 5459
#define MGMT_OBM_SER_CONTROLr 5460
#define MGMT_OBM_SHARED_CONFIGr 5461
#define MGMT_OBM_TC_MAP_PORT0m 5462
#define MGMT_OBM_TC_MAP_PORT1m 5463
#define MGMT_OBM_TDMr 5464
#define MGMT_OBM_THRESHOLDr 5465
#define MGMT_OBM_USAGEr 5466
#define MMU_CCP_CMIC_RESERVEDr 5467
#define MMU_CCP_COPY_COUNT_INFO_SPLIT0m 5468
#define MMU_CCP_COPY_COUNT_INFO_SPLIT1m 5469
#define MMU_CCP_ENABLE_ECCP_MEMr 5470
#define MMU_CCP_EN_COR_ERR_RPTr 5471
#define MMU_CCP_TMBUSr 5472
#define MMU_CFAP_ARBITER_BNK0_RANKERr 5473
#define MMU_CFAP_ARBITER_BNK10_RANKERr 5474
#define MMU_CFAP_ARBITER_BNK11_RANKERr 5475
#define MMU_CFAP_ARBITER_BNK12_RANKERr 5476
#define MMU_CFAP_ARBITER_BNK13_RANKERr 5477
#define MMU_CFAP_ARBITER_BNK14_RANKERr 5478
#define MMU_CFAP_ARBITER_BNK15_RANKERr 5479
#define MMU_CFAP_ARBITER_BNK16_RANKERr 5480
#define MMU_CFAP_ARBITER_BNK17_RANKERr 5481
#define MMU_CFAP_ARBITER_BNK18_RANKERr 5482
#define MMU_CFAP_ARBITER_BNK19_RANKERr 5483
#define MMU_CFAP_ARBITER_BNK1_RANKERr 5484
#define MMU_CFAP_ARBITER_BNK20_RANKERr 5485
#define MMU_CFAP_ARBITER_BNK21_RANKERr 5486
#define MMU_CFAP_ARBITER_BNK22_RANKERr 5487
#define MMU_CFAP_ARBITER_BNK23_RANKERr 5488
#define MMU_CFAP_ARBITER_BNK24_RANKERr 5489
#define MMU_CFAP_ARBITER_BNK25_RANKERr 5490
#define MMU_CFAP_ARBITER_BNK26_RANKERr 5491
#define MMU_CFAP_ARBITER_BNK27_RANKERr 5492
#define MMU_CFAP_ARBITER_BNK28_RANKERr 5493
#define MMU_CFAP_ARBITER_BNK29_RANKERr 5494
#define MMU_CFAP_ARBITER_BNK2_RANKERr 5495
#define MMU_CFAP_ARBITER_BNK30_RANKERr 5496
#define MMU_CFAP_ARBITER_BNK31_RANKERr 5497
#define MMU_CFAP_ARBITER_BNK32_RANKERr 5498
#define MMU_CFAP_ARBITER_BNK33_RANKERr 5499
#define MMU_CFAP_ARBITER_BNK3_RANKERr 5500
#define MMU_CFAP_ARBITER_BNK4_RANKERr 5501
#define MMU_CFAP_ARBITER_BNK5_RANKERr 5502
#define MMU_CFAP_ARBITER_BNK6_RANKERr 5503
#define MMU_CFAP_ARBITER_BNK7_RANKERr 5504
#define MMU_CFAP_ARBITER_BNK8_RANKERr 5505
#define MMU_CFAP_ARBITER_BNK9_RANKERr 5506
#define MMU_CFAP_ARBITER_CONTROLr 5507
#define MMU_CFAP_ARBITER_MASKr 5508
#define MMU_CFAP_ARBITER_RANDOM_SEEDr 5509
#define MMU_CFAP_BANK0m 5510
#define MMU_CFAP_BANK10m 5511
#define MMU_CFAP_BANK11m 5512
#define MMU_CFAP_BANK12m 5513
#define MMU_CFAP_BANK13m 5514
#define MMU_CFAP_BANK14m 5515
#define MMU_CFAP_BANK15m 5516
#define MMU_CFAP_BANK16m 5517
#define MMU_CFAP_BANK17m 5518
#define MMU_CFAP_BANK18m 5519
#define MMU_CFAP_BANK19m 5520
#define MMU_CFAP_BANK1m 5521
#define MMU_CFAP_BANK20m 5522
#define MMU_CFAP_BANK21m 5523
#define MMU_CFAP_BANK22m 5524
#define MMU_CFAP_BANK23m 5525
#define MMU_CFAP_BANK24m 5526
#define MMU_CFAP_BANK25m 5527
#define MMU_CFAP_BANK26m 5528
#define MMU_CFAP_BANK27m 5529
#define MMU_CFAP_BANK28m 5530
#define MMU_CFAP_BANK29m 5531
#define MMU_CFAP_BANK2m 5532
#define MMU_CFAP_BANK30m 5533
#define MMU_CFAP_BANK31m 5534
#define MMU_CFAP_BANK32m 5535
#define MMU_CFAP_BANK33m 5536
#define MMU_CFAP_BANK3m 5537
#define MMU_CFAP_BANK4m 5538
#define MMU_CFAP_BANK5m 5539
#define MMU_CFAP_BANK6m 5540
#define MMU_CFAP_BANK7m 5541
#define MMU_CFAP_BANK8m 5542
#define MMU_CFAP_BANK9m 5543
#define MMU_CFAP_BANKDISABLE_64r 5544
#define MMU_CFAP_BANKFULLr 5545
#define MMU_CFAP_BANKSTATUSr 5546
#define MMU_CFAP_BANK_PREFETCH_FIFO_LHr 5547
#define MMU_CFAP_BANK_PREFETCH_FIFO_UHr 5548
#define MMU_CFAP_BANK_SCRATCHPADr 5549
#define MMU_CFAP_BSTCONFIGr 5550
#define MMU_CFAP_BSTSTATr 5551
#define MMU_CFAP_BSTTHRSr 5552
#define MMU_CFAP_CMIC_RESERVEDr 5553
#define MMU_CFAP_CONFIGr 5554
#define MMU_CFAP_DROP_CBPr 5555
#define MMU_CFAP_DROP_COLLISIONr 5556
#define MMU_CFAP_DROP_FULLr 5557
#define MMU_CFAP_ENABLE_ECCP_MEMr 5558
#define MMU_CFAP_EN_COR_ERR_RPTr 5559
#define MMU_CFAP_FULLCOL_CONTROLr 5560
#define MMU_CFAP_FULLTHRESHOLDSETr 5561
#define MMU_CFAP_FULL_RESUME_OFFSETr 5562
#define MMU_CFAP_INIT_64r 5563
#define MMU_CFAP_INT_ENr 5564
#define MMU_CFAP_INT_SETr 5565
#define MMU_CFAP_INT_STATr 5566
#define MMU_CFAP_RESERVED_KNOBSr 5567
#define MMU_CFAP_STATUSr 5568
#define MMU_CFAP_TMBUSr 5569
#define MMU_CRB_CELL_CREDITr 5570
#define MMU_CRB_CMIC_RESERVEDr 5571
#define MMU_CRB_CONFIGr 5572
#define MMU_CRB_CPU_INT_ENr 5573
#define MMU_CRB_CPU_INT_SETr 5574
#define MMU_CRB_CPU_INT_STATr 5575
#define MMU_CRB_CPU_INT_STAT_LOGr 5576
#define MMU_CRB_CREDIT_DROP_CONFIGr 5577
#define MMU_CRB_CREDIT_DROP_PKT_COUNTr 5578
#define MMU_CRB_CT_DELAY_LINE_IP_MEMm 5579
#define MMU_CRB_CT_DELAY_LINE_RQE_MEMm 5580
#define MMU_CRB_DEVICE_PORT_TO_MMU_PORT_MAPPINGr 5581
#define MMU_CRB_ENABLE_ECCP_MEMr 5582
#define MMU_CRB_EN_COR_ERR_RPTr 5583
#define MMU_CRB_INVALID_DESTINATION_PKT_COUNTr 5584
#define MMU_CRB_INVALID_DESTINATION_PKT_IDr 5585
#define MMU_CRB_PKT_DROP_CNTR_STATr 5586
#define MMU_CRB_SRC_PORT_CFGr 5587
#define MMU_CRB_TMBUSr 5588
#define MMU_EBCFG_CMIC_RESERVEDr 5589
#define MMU_EBCFG_CPU_INT_ENr 5590
#define MMU_EBCFG_CPU_INT_SETr 5591
#define MMU_EBCFG_CPU_INT_STATr 5592
#define MMU_EBCFG_ECC_SINGLE_BIT_ERRORSr 5593
#define MMU_EBCFG_MEM_FAIL_ADDR_64m 5594
#define MMU_EBCFG_MEM_FAIL_INT_CTRr 5595
#define MMU_EBCFG_MEM_SER_FIFO_STSr 5596
#define MMU_EBCFP_CMIC_RESERVEDr 5597
#define MMU_EBCFP_CPU_INT_ENr 5598
#define MMU_EBCFP_CPU_INT_SETr 5599
#define MMU_EBCFP_CPU_INT_STATr 5600
#define MMU_EBCFP_DD_PURGE_STATUSr 5601
#define MMU_EBCFP_EGR_PORT_CFGr 5602
#define MMU_EBCFP_ENABLE_ECCP_MEMr 5603
#define MMU_EBCFP_EN_COR_ERR_RPTr 5604
#define MMU_EBCFP_FAP_BITMAP_MEMm 5605
#define MMU_EBCFP_FAP_FULL_THRESHOLD_RESETr 5606
#define MMU_EBCFP_FAP_FULL_THRESHOLD_SETr 5607
#define MMU_EBCFP_FORCE_CPU_INIT_TO_FAPr 5608
#define MMU_EBCFP_INIT_DONEr 5609
#define MMU_EBCFP_INT_UNAVAILABLE_RESP_CONFIG0r 5610
#define MMU_EBCFP_INT_UNAVAILABLE_RESP_CONFIG1r 5611
#define MMU_EBCFP_LAT_ABS_FIFOm 5612
#define MMU_EBCFP_MMUQ_EBGRP_PROFILEr 5613
#define MMU_EBCFP_MMU_PORT_TO_DEVICE_PORT_MAPPINGr 5614
#define MMU_EBCFP_MTRO_PORT_PROFILE_STATUSr 5615
#define MMU_EBCFP_MTU_VIOLATION_STATUSr 5616
#define MMU_EBCFP_MXM_TAG_MEMm 5617
#define MMU_EBCFP_OPT_EBGRP_MTU_PROFILEr 5618
#define MMU_EBCFP_OPT_EBGRP_REDUCED_MTUr 5619
#define MMU_EBCFP_POOL_COUNTERr 5620
#define MMU_EBCFP_TMBUSr 5621
#define MMU_EBCR_CELL_INFO_TILE0m 5622
#define MMU_EBCR_CMIC_RESERVEDr 5623
#define MMU_EBCR_ENABLE_ECCP_MEMr 5624
#define MMU_EBCR_EN_COR_ERR_RPTr 5625
#define MMU_EBCR_TILE0_STATE_VECTORr 5626
#define MMU_EBCR_TMBUSr 5627
#define MMU_EBCTM_BURST_CTRL_STSr 5628
#define MMU_EBCTM_CMIC_RESERVEDr 5629
#define MMU_EBCTM_CNTR_0_STSr 5630
#define MMU_EBCTM_CNTR_1_STSr 5631
#define MMU_EBCTM_CNTR_2_STSr 5632
#define MMU_EBCTM_CNTR_3_STSr 5633
#define MMU_EBCTM_CPU_INT_ENr 5634
#define MMU_EBCTM_CPU_INT_SETr 5635
#define MMU_EBCTM_CPU_INT_STATr 5636
#define MMU_EBCTM_CPU_INT_STAT_LOGr 5637
#define MMU_EBCTM_CT_BUDGET_CFGr 5638
#define MMU_EBCTM_CT_BUDGET_SAF_COMMITMENT_CFGr 5639
#define MMU_EBCTM_CT_FSM_STSr 5640
#define MMU_EBCTM_CT_SPEED_0_CFGr 5641
#define MMU_EBCTM_CT_SPEED_1_CFGr 5642
#define MMU_EBCTM_CT_SPEED_2_CFGr 5643
#define MMU_EBCTM_CT_SPEED_3_CFGr 5644
#define MMU_EBCTM_CT_SPEED_4_CFGr 5645
#define MMU_EBCTM_CT_SPEED_5_CFGr 5646
#define MMU_EBCTM_CT_SPEED_6_CFGr 5647
#define MMU_EBCTM_CT_SPEED_CFGr 5648
#define MMU_EBCTM_EB_TCT_CFGr 5649
#define MMU_EBCTM_EPIPE_CT_CFGr 5650
#define MMU_EBCTM_EPORT_CT_CFGr 5651
#define MMU_EBCTM_EPORT_TCT_CFGr 5652
#define MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_0_CFGr 5653
#define MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_1_CFGr 5654
#define MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_2_CFGr 5655
#define MMU_EBCTM_PORT_EMPTY_STSr 5656
#define MMU_EBCTM_SRC_SPEED_0_TO_SPEED_BUCKET_MAP_CFGr 5657
#define MMU_EBCTM_SRC_SPEED_1_TO_SPEED_BUCKET_MAP_CFGr 5658
#define MMU_EBCTM_SRC_SPEED_2_TO_SPEED_BUCKET_MAP_CFGr 5659
#define MMU_EBCTM_SRC_SPEED_3_TO_SPEED_BUCKET_MAP_CFGr 5660
#define MMU_EBCTM_SRC_SPEED_4_TO_SPEED_BUCKET_MAP_CFGr 5661
#define MMU_EBCTM_SRC_SPEED_5_TO_SPEED_BUCKET_MAP_CFGr 5662
#define MMU_EBCTM_SRC_SPEED_6_TO_SPEED_BUCKET_MAP_CFGr 5663
#define MMU_EBCTM_TCT_ENTER_SPEED_CFGr 5664
#define MMU_EBCTM_TCT_EXIT_SPEED_CFGr 5665
#define MMU_EBMB_CCBE_SLICEm 5666
#define MMU_EBMB_CCBE_SLICE_CPUm 5667
#define MMU_EBMB_CMIC_RESERVEDr 5668
#define MMU_EBMB_DEBUGr 5669
#define MMU_EBMB_ENABLE_ECCP_MEMr 5670
#define MMU_EBMB_EN_COR_ERR_RPTr 5671
#define MMU_EBMB_PAYLOAD_ITM0_CH0H_SERm 5672
#define MMU_EBMB_PAYLOAD_ITM0_CH0L_SERm 5673
#define MMU_EBMB_PAYLOAD_ITM0_CH1H_SERm 5674
#define MMU_EBMB_PAYLOAD_ITM0_CH1L_SERm 5675
#define MMU_EBMB_PAYLOAD_ITM1_CH0H_SERm 5676
#define MMU_EBMB_PAYLOAD_ITM1_CH0L_SERm 5677
#define MMU_EBMB_PAYLOAD_ITM1_CH1H_SERm 5678
#define MMU_EBMB_PAYLOAD_ITM1_CH1L_SERm 5679
#define MMU_EBMB_PAYLOAD_SLICE0_CPUm 5680
#define MMU_EBMB_PAYLOAD_SLICE1_CPUm 5681
#define MMU_EBMB_PAYLOAD_SLICE2_CPUm 5682
#define MMU_EBMB_PAYLOAD_SLICE3_CPUm 5683
#define MMU_EBMB_PAYLOAD_SLICE4_CPUm 5684
#define MMU_EBMB_PAYLOAD_SLICE5_CPUm 5685
#define MMU_EBMB_PAYLOAD_SLICE6_CPUm 5686
#define MMU_EBMB_PAYLOAD_SLICE7_CPUm 5687
#define MMU_EBMB_PAYLOAD_SLICEm 5688
#define MMU_EBMB_TMBUSr 5689
#define MMU_EBPCC_COUNTER_OVERFLOWr 5690
#define MMU_EBPCC_COUNTER_UNDERFLOWr 5691
#define MMU_EBPCC_CPU_INT_ENr 5692
#define MMU_EBPCC_CPU_INT_SETr 5693
#define MMU_EBPCC_CPU_INT_STATr 5694
#define MMU_EBPCC_EBQUEUE_CELL_CNT_STSr 5695
#define MMU_EBPCC_EPORT_CFGr 5696
#define MMU_EBPCC_MAX_CELL_THDr 5697
#define MMU_EBPCC_MMUQ_SCHQ_CFGr 5698
#define MMU_EBPCC_MMUQ_SCHQ_PROFILEr 5699
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_0_CFGr 5700
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_1_CFGr 5701
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_2_CFGr 5702
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_3_CFGr 5703
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_4_CFGr 5704
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_5_CFGr 5705
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_6_CFGr 5706
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_0_CFGr 5707
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_1_CFGr 5708
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_2_CFGr 5709
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_3_CFGr 5710
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_4_CFGr 5711
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_5_CFGr 5712
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_6_CFGr 5713
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_0_CFGr 5714
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_1_CFGr 5715
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_2_CFGr 5716
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_3_CFGr 5717
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_4_CFGr 5718
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_5_CFGr 5719
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_6_CFGr 5720
#define MMU_EBPCC_RSVD_REGr 5721
#define MMU_EBPCC_TCT_SPEED_0_CFGr 5722
#define MMU_EBPCC_TCT_SPEED_1_CFGr 5723
#define MMU_EBPCC_TCT_SPEED_2_CFGr 5724
#define MMU_EBPCC_TCT_SPEED_3_CFGr 5725
#define MMU_EBPCC_TCT_SPEED_4_CFGr 5726
#define MMU_EBPCC_TCT_SPEED_5_CFGr 5727
#define MMU_EBPCC_TCT_SPEED_6_CFGr 5728
#define MMU_EBPTS_CAL_CONFIGr 5729
#define MMU_EBPTS_CBMG_VALUEr 5730
#define MMU_EBPTS_CMIC_RESERVEDr 5731
#define MMU_EBPTS_CPU_MGMT_LB_RATIOSr 5732
#define MMU_EBPTS_EBSHP_DEBUGr 5733
#define MMU_EBPTS_EBSHP_GLB_CONFIGr 5734
#define MMU_EBPTS_EBSHP_PORT_CFGr 5735
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_0r 5736
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_1r 5737
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_2r 5738
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_3r 5739
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_4r 5740
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_5r 5741
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_6r 5742
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_0r 5743
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_1r 5744
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_2r 5745
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_3r 5746
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_4r 5747
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_5r 5748
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_6r 5749
#define MMU_EBPTS_EBSHP_SHAPE_BUS_LATENCY_FIFOm 5750
#define MMU_EBPTS_EDB_CREDIT_COUNTERr 5751
#define MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_0r 5752
#define MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_1r 5753
#define MMU_EBPTS_ENABLE_ECCP_MEMr 5754
#define MMU_EBPTS_EN_COR_ERR_RPTr 5755
#define MMU_EBPTS_FEATURE_CTRLr 5756
#define MMU_EBPTS_MAX_SPACINGr 5757
#define MMU_EBPTS_MIN_CELL_SPACINGr 5758
#define MMU_EBPTS_MIN_CELL_SPACING_EOP_TO_SOPr 5759
#define MMU_EBPTS_MIN_PORT_PICK_SPACING_WITHIN_PKTr 5760
#define MMU_EBPTS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYr 5761
#define MMU_EBPTS_MMU_PORT_TO_PHY_PORT_MAPPINGr 5762
#define MMU_EBPTS_MOP_CELL_SPACINGr 5763
#define MMU_EBPTS_PKSCH_CAL_CONFIGr 5764
#define MMU_EBPTS_PKSCH_CPU_MGMT_LB_RATIOSr 5765
#define MMU_EBPTS_PKSCH_CREDIT_STSr 5766
#define MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PIPEr 5767
#define MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PORTr 5768
#define MMU_EBPTS_TMBUSr 5769
#define MMU_EBPTS_URG_CELL_SPACINGr 5770
#define MMU_EBQS_CMIC_RESERVEDr 5771
#define MMU_EBQS_CPU_INT_ENr 5772
#define MMU_EBQS_CPU_INT_SETr 5773
#define MMU_EBQS_CPU_INT_STATr 5774
#define MMU_EBQS_CPU_INT_STAT_LOGr 5775
#define MMU_EBQS_DEBUGr 5776
#define MMU_EBQS_EBPTS_PREFETCH_CNTLr 5777
#define MMU_EBQS_EBQ_PROFILEr 5778
#define MMU_EBQS_PFC_XOFF_CNTLr 5779
#define MMU_EBQS_PORT_CFGr 5780
#define MMU_EBQS_PORT_FLUSHr 5781
#define MMU_EBTOQ_CBm 5782
#define MMU_EBTOQ_CBNm 5783
#define MMU_EBTOQ_CFPm 5784
#define MMU_EBTOQ_CMIC_RESERVEDr 5785
#define MMU_EBTOQ_CPU_INT_ENr 5786
#define MMU_EBTOQ_CPU_INT_SETr 5787
#define MMU_EBTOQ_CPU_INT_STATr 5788
#define MMU_EBTOQ_ENABLE_ECCP_MEMr 5789
#define MMU_EBTOQ_EN_COR_ERR_RPTr 5790
#define MMU_EBTOQ_FORCE_CPU_INITr 5791
#define MMU_EBTOQ_QDBm 5792
#define MMU_EBTOQ_TMBUSr 5793
#define MMU_GLBCFG_BST_SNAPSHOT_ACTION_ENr 5794
#define MMU_GLBCFG_BST_TRACKING_ENABLEr 5795
#define MMU_GLBCFG_CMIC_RESERVEDr 5796
#define MMU_GLBCFG_CPU_INT_ENr 5797
#define MMU_GLBCFG_CPU_INT_SETr 5798
#define MMU_GLBCFG_CPU_INT_STATr 5799
#define MMU_GLBCFG_ECC_SINGLE_BIT_ERRORSr 5800
#define MMU_GLBCFG_MEM_FAIL_ADDR_64m 5801
#define MMU_GLBCFG_MEM_FAIL_INT_CTRr 5802
#define MMU_GLBCFG_MEM_SER_FIFO_STSr 5803
#define MMU_GLBCFG_MISCCONFIGr 5804
#define MMU_GLBCFG_PKTSTATr 5805
#define MMU_GLBCFG_SPLITTERr 5806
#define MMU_GLBCFG_SPLITTER_RESP_STATUSr 5807
#define MMU_GLBCFG_SPLITTER_SBUS_ERR_CAPTUREr 5808
#define MMU_GLBCFG_TIMESTAMPr 5809
#define MMU_GLBCFG_TMBUSr 5810
#define MMU_GLBCFG_TOD_TIMESTAMPm 5811
#define MMU_GLBCFG_UTC_TIMESTAMPr 5812
#define MMU_INTFI_CMIC_RESERVEDr 5813
#define MMU_INTFI_CPU_INT_ENr 5814
#define MMU_INTFI_CPU_INT_SETr 5815
#define MMU_INTFI_CPU_INT_STATr 5816
#define MMU_INTFI_DD_TIMERr 5817
#define MMU_INTFI_DD_TIMER_CFGr 5818
#define MMU_INTFI_DD_TIMER_ENABLEr 5819
#define MMU_INTFI_DD_TIMER_INT_MASKr 5820
#define MMU_INTFI_DD_TIMER_INT_SETr 5821
#define MMU_INTFI_DD_TIMER_INT_STATUSr 5822
#define MMU_INTFI_EGR_PORT_CFGr 5823
#define MMU_INTFI_ENABLEr 5824
#define MMU_INTFI_IGNORE_PFC_XOFF_PKT_DISCARDr 5825
#define MMU_INTFI_IGNORE_PORT_PFC_XOFFr 5826
#define MMU_INTFI_MMU_PORT_TO_EBGRP_FC_BKPr 5827
#define MMU_INTFI_MMU_PORT_TO_MMU_QUEUES_FC_BKPr 5828
#define MMU_INTFI_MMU_PORT_TO_PHY_PORT_MAPPINGr 5829
#define MMU_INTFI_PFCPRI_PROFILEr 5830
#define MMU_INTFI_PORT_BKP_CFGr 5831
#define MMU_INTFI_PORT_FC_BKPr 5832
#define MMU_INTFI_PORT_PFC_STATEr 5833
#define MMU_INTFO_CMIC_RESERVEDr 5834
#define MMU_INTFO_CONFIG0r 5835
#define MMU_INTFO_ENABLE_ECCP_MEMr 5836
#define MMU_INTFO_ENG_CONGST_STm 5837
#define MMU_INTFO_EN_COR_ERR_RPTr 5838
#define MMU_INTFO_FC_TX_CONFIG_1r 5839
#define MMU_INTFO_FC_TX_CONFIG_2r 5840
#define MMU_INTFO_HW_UPDATE_DISr 5841
#define MMU_INTFO_ING_CONGST_STm 5842
#define MMU_INTFO_MMU_PORT_TO_OOB_PORT_MAPPING_THDIm 5843
#define MMU_INTFO_MMU_PORT_TO_OOB_PORT_MAPPING_THDO0m 5844
#define MMU_INTFO_MMU_PORT_TO_OOB_PORT_MAPPING_THDO1m 5845
#define MMU_INTFO_MMU_PORT_TO_PHY_PORT_MAPPINGr 5846
#define MMU_INTFO_OOBFC_CHANNEL_BASE_64r 5847
#define MMU_INTFO_OOBFC_CONGST_ST_EN0_64r 5848
#define MMU_INTFO_OOBFC_CONGST_ST_EN1_64r 5849
#define MMU_INTFO_OOBFC_CONGST_ST_EN2r 5850
#define MMU_INTFO_OOBFC_ENG_PORT_EN0_64r 5851
#define MMU_INTFO_OOBFC_ENG_PORT_EN1_64r 5852
#define MMU_INTFO_OOBFC_ENG_PORT_EN2r 5853
#define MMU_INTFO_OOBFC_ENG_PORT_PSELm 5854
#define MMU_INTFO_OOBFC_ENG_Q_MAP0r 5855
#define MMU_INTFO_OOBFC_ENG_Q_MAP1r 5856
#define MMU_INTFO_OOBFC_ENG_Q_MAP2r 5857
#define MMU_INTFO_OOBFC_ENG_Q_MAP3r 5858
#define MMU_INTFO_OOBFC_ENG_Q_MAPr 5859
#define MMU_INTFO_OOBFC_GCSr 5860
#define MMU_INTFO_OOBFC_ING_PORT_EN0_64r 5861
#define MMU_INTFO_OOBFC_ING_PORT_EN1_64r 5862
#define MMU_INTFO_OOBFC_ING_PORT_EN2r 5863
#define MMU_INTFO_OOBFC_MSG_TX_CNTr 5864
#define MMU_INTFO_OOBFC_STSr 5865
#define MMU_INTFO_OOBFC_TX_IDLEr 5866
#define MMU_INTFO_OOBIF_TX_TESTr 5867
#define MMU_INTFO_THDI_TO_OOBFC_SP_STr 5868
#define MMU_INTFO_THDO_TO_OOBFC_SP_MC_STr 5869
#define MMU_INTFO_THDO_TO_OOBFC_SP_MERGED_STr 5870
#define MMU_INTFO_THDO_TO_OOBFC_SP_STr 5871
#define MMU_INTFO_THDR_TO_OOBFC_SP_STr 5872
#define MMU_INTFO_TMBUSr 5873
#define MMU_INTFO_TO_XPORT_BKPr 5874
#define MMU_INTFO_XPORT_BKP_HW_UPDATE_DISr 5875
#define MMU_ITMCFG_CMIC_RESERVEDr 5876
#define MMU_ITMCFG_CPU_INT_ENr 5877
#define MMU_ITMCFG_CPU_INT_SETr 5878
#define MMU_ITMCFG_CPU_INT_STATr 5879
#define MMU_ITMCFG_ECC_SINGLE_BIT_ERRORSr 5880
#define MMU_ITMCFG_MEM_FAIL_ADDR_64m 5881
#define MMU_ITMCFG_MEM_FAIL_INT_CTRr 5882
#define MMU_ITMCFG_MEM_SER_FIFO_STSr 5883
#define MMU_MB_CMIC_RESERVEDr 5884
#define MMU_MB_DEBUGr 5885
#define MMU_MB_ENABLE_ECCP_MEMr 5886
#define MMU_MB_EN_COR_ERR_RPTr 5887
#define MMU_MB_PAYLOAD_SER_CH0m 5888
#define MMU_MB_PAYLOAD_SER_CH1m 5889
#define MMU_MB_PAYLOAD_SER_CH2m 5890
#define MMU_MB_PAYLOAD_SER_CH3m 5891
#define MMU_MB_PAYLOAD_SLICE0H_CPUm 5892
#define MMU_MB_PAYLOAD_SLICE0L_CPUm 5893
#define MMU_MB_PAYLOAD_SLICE1H_CPUm 5894
#define MMU_MB_PAYLOAD_SLICE1L_CPUm 5895
#define MMU_MB_PAYLOAD_SLICE2H_CPUm 5896
#define MMU_MB_PAYLOAD_SLICE2L_CPUm 5897
#define MMU_MB_PAYLOAD_SLICE3H_CPUm 5898
#define MMU_MB_PAYLOAD_SLICE3L_CPUm 5899
#define MMU_MB_PAYLOAD_SLICE4H_CPUm 5900
#define MMU_MB_PAYLOAD_SLICE4L_CPUm 5901
#define MMU_MB_PAYLOAD_SLICE5H_CPUm 5902
#define MMU_MB_PAYLOAD_SLICE5L_CPUm 5903
#define MMU_MB_PAYLOAD_SLICE6H_CPUm 5904
#define MMU_MB_PAYLOAD_SLICE6L_CPUm 5905
#define MMU_MB_PAYLOAD_SLICE7H_CPUm 5906
#define MMU_MB_PAYLOAD_SLICE7L_CPUm 5907
#define MMU_MB_TMBUSr 5908
#define MMU_MTP_COSr 5909
#define MMU_MTP_CPU_COSr 5910
#define MMU_MTRO_BUCKET_CPU_L1m 5911
#define MMU_MTRO_BUCKET_L0m 5912
#define MMU_MTRO_CONFIGr 5913
#define MMU_MTRO_COUNTER_OVERFLOWr 5914
#define MMU_MTRO_CPU_INT_ENr 5915
#define MMU_MTRO_CPU_INT_SETr 5916
#define MMU_MTRO_CPU_INT_STATr 5917
#define MMU_MTRO_CPU_L1_Am 5918
#define MMU_MTRO_CPU_L1_Bm 5919
#define MMU_MTRO_CPU_L1_Cm 5920
#define MMU_MTRO_CPU_L1_TO_L0_MAPPINGr 5921
#define MMU_MTRO_EGRMETERINGBUCKETm 5922
#define MMU_MTRO_EGRMETERINGCONFIGm 5923
#define MMU_MTRO_ENABLE_ECCP_MEMr 5924
#define MMU_MTRO_EN_COR_ERR_RPTr 5925
#define MMU_MTRO_HULL_MODE_ENABLEr 5926
#define MMU_MTRO_L0_Am 5927
#define MMU_MTRO_L0_Bm 5928
#define MMU_MTRO_L0_Cm 5929
#define MMU_MTRO_MMUQ_SCHQ_CFGr 5930
#define MMU_MTRO_MMUQ_SCHQ_PROFILEr 5931
#define MMU_MTRO_PORT_ENTITY_DISABLEr 5932
#define MMU_MTRO_RSVD_REGr 5933
#define MMU_MTRO_TMBUSr 5934
#define MMU_OQS_AGED_STATUS0r 5935
#define MMU_OQS_AGED_STATUS1r 5936
#define MMU_OQS_AGED_STATUS2r 5937
#define MMU_OQS_AGER_DST_PORT_MAPr 5938
#define MMU_OQS_AGER_LIMITr 5939
#define MMU_OQS_AGER_Q_PROFILE_HP_MMUQr 5940
#define MMU_OQS_ARBITER_CONFIGr 5941
#define MMU_OQS_CMIC_RESERVEDr 5942
#define MMU_OQS_CPU_INT_ENr 5943
#define MMU_OQS_CPU_INT_SETr 5944
#define MMU_OQS_CPU_INT_STATr 5945
#define MMU_OQS_DEBUGr 5946
#define MMU_OQS_EMERGENCY_TIMEOUTr 5947
#define MMU_OQS_ENABLE_ECCP_MEMr 5948
#define MMU_OQS_ENQ_CONFIGr 5949
#define MMU_OQS_EN_COR_ERR_RPTr 5950
#define MMU_OQS_RECEPTION_FIFOm 5951
#define MMU_OQS_RECEPTION_FIFO_CONTROLr 5952
#define MMU_OQS_SEG0_BANK0_FIFO_MEMm 5953
#define MMU_OQS_SEG0_BANK1_FIFO_MEMm 5954
#define MMU_OQS_SEG0_BANK2_FIFO_MEMm 5955
#define MMU_OQS_SEG0_BANK3_FIFO_MEMm 5956
#define MMU_OQS_SEG0_BANK4_FIFO_MEMm 5957
#define MMU_OQS_SEG0_BANK5_FIFO_MEMm 5958
#define MMU_OQS_SEG1_BANK0_FIFO_MEMm 5959
#define MMU_OQS_SEG1_BANK1_FIFO_MEMm 5960
#define MMU_OQS_SEG1_BANK2_FIFO_MEMm 5961
#define MMU_OQS_SEG1_BANK3_FIFO_MEMm 5962
#define MMU_OQS_SEG1_BANK4_FIFO_MEMm 5963
#define MMU_OQS_SEG1_BANK5_FIFO_MEMm 5964
#define MMU_OQS_TMBUSr 5965
#define MMU_OQS_TOQ_CELL_TX_CREDITr 5966
#define MMU_OQS_WATERMARKr 5967
#define MMU_OQS_WATERMARK_CONTROLr 5968
#define MMU_PORT_MMUQ_SCHQ_CFGr 5969
#define MMU_PPSCH_CMIC_RESERVEDr 5970
#define MMU_PPSCH_ITM_BUBBLE_INSERTION_CYCLEr 5971
#define MMU_PPSCH_RL_CREDITr 5972
#define MMU_PPSCH_SATISFIED_EB_INTERVALr 5973
#define MMU_PPSCH_SCHQ_MMUQ_PROFILEr 5974
#define MMU_PTSCH_CAL_CONFIGr 5975
#define MMU_PTSCH_CMIC_RESERVEDr 5976
#define MMU_PTSCH_CPU_MGMT_LB_RATIOSr 5977
#define MMU_PTSCH_EB_CREDIT_CONFIGr 5978
#define MMU_PTSCH_EB_SATISFIED_THRESHOLDr 5979
#define MMU_PTSCH_FEATURE_CTRLr 5980
#define MMU_PTSCH_MIN_SPACING_FOUR_CELLr 5981
#define MMU_PTSCH_MIN_SPACING_ONE_CELLr 5982
#define MMU_PTSCH_MIN_SPACING_THREE_CELLr 5983
#define MMU_PTSCH_MIN_SPACING_TWO_CELLr 5984
#define MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_CPU_MIN_SPACINGr 5985
#define MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_PICK_MIN_SPACINGr 5986
#define MMU_QSCH_CPU_L1_QUEUE_MASKr 5987
#define MMU_QSCH_CPU_L1_TO_L0_MAPPINGr 5988
#define MMU_QSCH_CPU_PORT_CONFIGr 5989
#define MMU_QSCH_DEBUG_FORCE_CPU_COSMASKr 5990
#define MMU_QSCH_ENABLE_ECCP_MEMr 5991
#define MMU_QSCH_EN_COR_ERR_RPTr 5992
#define MMU_QSCH_L0_ACCUM_COMP_MEMm 5993
#define MMU_QSCH_L0_CREDIT_MEMm 5994
#define MMU_QSCH_L0_FIRST_MEMm 5995
#define MMU_QSCH_L0_WEIGHT_MEMm 5996
#define MMU_QSCH_L1_ACCUM_COMP_MEMm 5997
#define MMU_QSCH_L1_CREDIT_MEMm 5998
#define MMU_QSCH_L1_FIRST_MEMm 5999
#define MMU_QSCH_L1_WEIGHT_MEMm 6000
#define MMU_QSCH_L2_ACCUM_COMP_MEMm 6001
#define MMU_QSCH_L2_CREDIT_MEMm 6002
#define MMU_QSCH_L2_WEIGHT_MEMm 6003
#define MMU_QSCH_MIRROR_ON_DROP_DESTINATION_CONFIGr 6004
#define MMU_QSCH_MMUQ_TO_SCHQ_MAPr 6005
#define MMU_QSCH_PORT_CONFIGr 6006
#define MMU_QSCH_PORT_EMPTY_STATUSr 6007
#define MMU_QSCH_PORT_FLUSHr 6008
#define MMU_QSCH_RESERVEDr 6009
#define MMU_QSCH_SPECIAL_CONFIGr 6010
#define MMU_QSCH_STRONG_BIAS_THRESHOLDr 6011
#define MMU_QSCH_TMBUSr 6012
#define MMU_QSCH_VOQ_FAIRNESS_CONFIGr 6013
#define MMU_REPL_GROUP_INFO_TBLm 6014
#define MMU_REPL_HEAD_TBLm 6015
#define MMU_REPL_LIST_TBLm 6016
#define MMU_REPL_MEMBER_ICCm 6017
#define MMU_REPL_MEMBER_ICC_SC0m 6018
#define MMU_REPL_STATE_TBLm 6019
#define MMU_RL_BQ_DEBUGr 6020
#define MMU_RL_CMIC_RESERVEDr 6021
#define MMU_RL_CONFIGr 6022
#define MMU_RL_CPU_INT_ENr 6023
#define MMU_RL_CPU_INT_SETr 6024
#define MMU_RL_CPU_INT_STATr 6025
#define MMU_RL_CT_TILE_ACTIVITY2r 6026
#define MMU_RL_CT_TILE_ACTIVITYr 6027
#define MMU_RL_DEBUGr 6028
#define MMU_RL_DEBUG_CNT_CONFIGr 6029
#define MMU_RL_DEBUG_PKT_CNTr 6030
#define MMU_RL_EBP_OVRDr 6031
#define MMU_RL_EBQ_CONFIGr 6032
#define MMU_RL_EBQ_DEBUGr 6033
#define MMU_RL_ENABLE_ECCP_MEMr 6034
#define MMU_RL_EN_COR_ERR_RPTr 6035
#define MMU_RL_FBANK0m 6036
#define MMU_RL_FBANK1m 6037
#define MMU_RL_FBANK2m 6038
#define MMU_RL_FBANK3m 6039
#define MMU_RL_FBANK4m 6040
#define MMU_RL_FBANK5m 6041
#define MMU_RL_FBANK6m 6042
#define MMU_RL_FBANK7m 6043
#define MMU_RL_RQE_FIFO_DEBUGr 6044
#define MMU_RL_RQE_FIFO_MEMm 6045
#define MMU_RL_TMBUSr 6046
#define MMU_RQE_CELL_FREE_LISTm 6047
#define MMU_RQE_CELL_LINK_LISTm 6048
#define MMU_RQE_CELL_QUEUEm 6049
#define MMU_RQE_CELL_QUEUE_HEADAr 6050
#define MMU_RQE_CELL_QUEUE_HEADBr 6051
#define MMU_RQE_CELL_QUEUE_HEAD_STATr 6052
#define MMU_RQE_CELL_QUEUE_LEVELr 6053
#define MMU_RQE_CELL_QUEUE_TAILAr 6054
#define MMU_RQE_CELL_QUEUE_TAILBr 6055
#define MMU_RQE_CELL_QUEUE_TAIL_STATr 6056
#define MMU_RQE_CMIC_RESERVEDr 6057
#define MMU_RQE_DEVICE_TO_MMU_PORT_MAPPINGm 6058
#define MMU_RQE_DYNAMIC_PROGRAMMING_CONTROLr 6059
#define MMU_RQE_ENABLE_ECCP_MEMr 6060
#define MMU_RQE_EN_COR_ERR_RPTr 6061
#define MMU_RQE_FREELIST_CONTROLr 6062
#define MMU_RQE_ICC_COMP_FIFO_Am 6063
#define MMU_RQE_ICC_COMP_FIFO_Bm 6064
#define MMU_RQE_ICC_COMP_FIFO_Cm 6065
#define MMU_RQE_INFOTBL_FL_PTRr 6066
#define MMU_RQE_INFOTBL_FP_INITr 6067
#define MMU_RQE_INFOTBL_FREE_LISTm 6068
#define MMU_RQE_INFO_TABLEm 6069
#define MMU_RQE_INT_ENr 6070
#define MMU_RQE_INT_SETr 6071
#define MMU_RQE_INT_STATr 6072
#define MMU_RQE_INVALID_DSTr 6073
#define MMU_RQE_L3_PURGE_STATr 6074
#define MMU_RQE_LAST_ACCEPTm 6075
#define MMU_RQE_MAX_SHAPER_ENr 6076
#define MMU_RQE_MAX_SHAPER_EN_ICCFIFOr 6077
#define MMU_RQE_MAX_SHAPER_EN_Qr 6078
#define MMU_RQE_MAX_SHAPER_LIMIT_COUNTr 6079
#define MMU_RQE_MAX_SHAPER_LIMIT_COUNT_ICCFIFOr 6080
#define MMU_RQE_MAX_SHAPER_LIMIT_COUNT_Qr 6081
#define MMU_RQE_MAX_SHAPER_RATEr 6082
#define MMU_RQE_MAX_SHAPER_RATE_ICCFIFOr 6083
#define MMU_RQE_MAX_SHAPER_RATE_Qr 6084
#define MMU_RQE_MAX_SHAPER_THRESHOLDr 6085
#define MMU_RQE_MAX_SHAPER_THRESHOLD_CLEARr 6086
#define MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_ICCFIFOr 6087
#define MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_Qr 6088
#define MMU_RQE_MAX_SHAPER_THRESHOLD_ICCFIFOr 6089
#define MMU_RQE_MAX_SHAPER_THRESHOLD_Qr 6090
#define MMU_RQE_PIPELINE_FCFIFOm 6091
#define MMU_RQE_PKTQ_FREE_LISTm 6092
#define MMU_RQE_PKTQ_LINK_LISTm 6093
#define MMU_RQE_PKT_QUEUEm 6094
#define MMU_RQE_PKT_QUEUE_HEADr 6095
#define MMU_RQE_PKT_QUEUE_LEVELr 6096
#define MMU_RQE_PKT_QUEUE_TAILr 6097
#define MMU_RQE_PKT_STATEm 6098
#define MMU_RQE_PRIORITY_SCHEDULING_TYPEr 6099
#define MMU_RQE_PRIORITY_SCHEDULING_TYPE_ICCFIFOr 6100
#define MMU_RQE_PRIORITY_SCHEDULING_TYPE_Qr 6101
#define MMU_RQE_PRIORITY_WERR_WEIGHTr 6102
#define MMU_RQE_PRIORITY_WERR_WEIGHT_ICCFIFOr 6103
#define MMU_RQE_PRIORITY_WERR_WEIGHT_Qr 6104
#define MMU_RQE_PTAIL_PHEAD_CNT_CELLQr 6105
#define MMU_RQE_PTAIL_PREFETCH_CNT_PKTQr 6106
#define MMU_RQE_QUEUE_SNAPSHOT_ENr 6107
#define MMU_RQE_REPL_CONFIGr 6108
#define MMU_RQE_REPL_PORT_AGG_MAPr 6109
#define MMU_RQE_SCH_INACTIVE_CONTROLr 6110
#define MMU_RQE_TMBUSr 6111
#define MMU_RQE_TX_CREDIT_TO_RLr 6112
#define MMU_RQE_TX_CREDIT_TO_SCBr 6113
#define MMU_RQE_WERR_MAXSC_CLEARr 6114
#define MMU_RQE_WERR_MAXSC_CLEAR_ICCFIFOr 6115
#define MMU_RQE_WERR_MAXSC_CLEAR_Qr 6116
#define MMU_RQE_WERR_MAXSC_RESETr 6117
#define MMU_RQE_WERR_MAXSC_RESET_ICCFIFOr 6118
#define MMU_RQE_WERR_MAXSC_RESET_Qr 6119
#define MMU_RQE_WERR_WORKING_COUNTSr 6120
#define MMU_RQE_WERR_WORKING_COUNTS_CLEARr 6121
#define MMU_RQE_WERR_WORKING_COUNTS_CLEAR_ICCFIFOr 6122
#define MMU_RQE_WERR_WORKING_COUNTS_CLEAR_Qr 6123
#define MMU_RQE_WERR_WORKING_COUNTS_ICCFIFOr 6124
#define MMU_RQE_WERR_WORKING_COUNTS_Qr 6125
#define MMU_SCB_ARBITER_AGER_CFGr 6126
#define MMU_SCB_ARBITER_CFGr 6127
#define MMU_SCB_CMIC_RESERVEDr 6128
#define MMU_SCB_CPU_INT_ENr 6129
#define MMU_SCB_CPU_INT_SETr 6130
#define MMU_SCB_CPU_INT_STATr 6131
#define MMU_SCB_DEBUGr 6132
#define MMU_SCB_ENABLE_ECCP_MEMr 6133
#define MMU_SCB_EN_COR_ERR_RPTr 6134
#define MMU_SCB_MSCFIFO_BANK0m 6135
#define MMU_SCB_MSCFIFO_BANK1m 6136
#define MMU_SCB_MSCFIFO_BANK2m 6137
#define MMU_SCB_MSCFIFO_BANK3m 6138
#define MMU_SCB_MSCFIFO_BANK4m 6139
#define MMU_SCB_MSCFIFO_BANK5m 6140
#define MMU_SCB_OQS_CREDITSr 6141
#define MMU_SCB_OQS_IDLE_CYCLES_CNTr 6142
#define MMU_SCB_PDBm 6143
#define MMU_SCB_SCFIFO_BANK0m 6144
#define MMU_SCB_SCFIFO_BANK1m 6145
#define MMU_SCB_SCFIFO_BANK2m 6146
#define MMU_SCB_SCFIFO_BANK3m 6147
#define MMU_SCB_SCFIFO_BANK4m 6148
#define MMU_SCB_SCFIFO_BANK5m 6149
#define MMU_SCB_SCLLm 6150
#define MMU_SCB_SCQENTRYm 6151
#define MMU_SCB_SCQE_CNT_OVERFLOWr 6152
#define MMU_SCB_SCQE_CNT_UNDERFLOWr 6153
#define MMU_SCB_SCQE_FLm 6154
#define MMU_SCB_SCQ_CELL_CNT_STATUSr 6155
#define MMU_SCB_SCQ_FAP_HWM_COUNTr 6156
#define MMU_SCB_SCQ_FIFO_STATUSr 6157
#define MMU_SCB_SCQ_FLm 6158
#define MMU_SCB_SCQ_FL_STATUSr 6159
#define MMU_SCB_SCQ_HP_FIFO_OVERFLOWr 6160
#define MMU_SCB_SCQ_HP_FIFO_UNDERFLOWr 6161
#define MMU_SCB_SCQ_PKT_CELL_CNT_STATUSr 6162
#define MMU_SCB_SOPSS_BANK0m 6163
#define MMU_SCB_SOPSS_BANK1m 6164
#define MMU_SCB_SOPSS_BANK2m 6165
#define MMU_SCB_SOPSS_BANK3m 6166
#define MMU_SCB_SOPSS_BANK4m 6167
#define MMU_SCB_SOPSS_BANK5m 6168
#define MMU_SCB_SOURCE_PORT_CFGr 6169
#define MMU_SCB_SRAF_BANK0m 6170
#define MMU_SCB_SRAF_BANK1m 6171
#define MMU_SCB_SRAF_BANK2m 6172
#define MMU_SCB_SRAF_BANK3m 6173
#define MMU_SCB_SRAF_BANK4m 6174
#define MMU_SCB_SRAF_BANK5m 6175
#define MMU_SCB_SRAF_FIFO_THRESHr 6176
#define MMU_SCB_SRAF_HWM_COUNTr 6177
#define MMU_SCB_TMBUSr 6178
#define MMU_THDI_BSTCONFIGr 6179
#define MMU_THDI_BST_HDRM_POOLr 6180
#define MMU_THDI_BST_HDRM_POOL_CNTr 6181
#define MMU_THDI_BST_PG_HDRM_PROFILEr 6182
#define MMU_THDI_BST_PG_SHARED_PROFILEr 6183
#define MMU_THDI_BST_PORTSP_SHARED_PROFILEr 6184
#define MMU_THDI_BST_SP_SHAREDr 6185
#define MMU_THDI_BST_SP_SHARED_CNTr 6186
#define MMU_THDI_BST_TRIGGER_STATUS_TYPEr 6187
#define MMU_THDI_BUFFER_CELL_LIMIT_SPr 6188
#define MMU_THDI_BYPASSr 6189
#define MMU_THDI_CELL_RESET_LIMIT_OFFSET_SPr 6190
#define MMU_THDI_CELL_SPAP_RED_OFFSET_SPr 6191
#define MMU_THDI_CELL_SPAP_YELLOW_OFFSET_SPr 6192
#define MMU_THDI_CMIC_RESERVEDr 6193
#define MMU_THDI_CPU_INT_ENr 6194
#define MMU_THDI_CPU_INT_SETr 6195
#define MMU_THDI_CPU_INT_STATr 6196
#define MMU_THDI_CPU_SPID_OVERRIDE_CTRLr 6197
#define MMU_THDI_ENABLEr 6198
#define MMU_THDI_ENABLE_ECCP_MEMr 6199
#define MMU_THDI_EN_COR_ERR_RPTr 6200
#define MMU_THDI_FLOW_CONTROL_XOFF_STATEr 6201
#define MMU_THDI_HDRM_BUFFER_CELL_LIMIT_HPr 6202
#define MMU_THDI_HDRM_POOL_COUNT_HPr 6203
#define MMU_THDI_HDRM_POOL_STATUSr 6204
#define MMU_THDI_ING_PORT_CONFIGr 6205
#define MMU_THDI_LOSSLESS_PG_DROPr 6206
#define MMU_THDI_MC_SPID_OVERRIDE_CTRLr 6207
#define MMU_THDI_MEM_INIT_STATUSr 6208
#define MMU_THDI_MIRROR_SPID_OVERRIDE_CTRLr 6209
#define MMU_THDI_NONUC_INPPRI_PG_PROFILEr 6210
#define MMU_THDI_PFCPRI_PG_PROFILEr 6211
#define MMU_THDI_PG_PROFILEr 6212
#define MMU_THDI_PIPE_COUNTER_OVERFLOW_IDr 6213
#define MMU_THDI_PIPE_COUNTER_UNDERFLOW_IDr 6214
#define MMU_THDI_POOL_CONFIGr 6215
#define MMU_THDI_POOL_COUNTER_OVERFLOW_IDr 6216
#define MMU_THDI_POOL_COUNTER_UNDERFLOW_IDr 6217
#define MMU_THDI_POOL_DROP_COUNT_HPr 6218
#define MMU_THDI_POOL_DROP_STATEr 6219
#define MMU_THDI_POOL_SHARED_COUNT_SPr 6220
#define MMU_THDI_PORTSP_BSTm 6221
#define MMU_THDI_PORTSP_CONFIG1m 6222
#define MMU_THDI_PORTSP_CONFIGm 6223
#define MMU_THDI_PORTSP_COUNTERm 6224
#define MMU_THDI_PORT_BST_CONFIGm 6225
#define MMU_THDI_PORT_LIMIT_STATESr 6226
#define MMU_THDI_PORT_PG_HDRM_BSTm 6227
#define MMU_THDI_PORT_PG_HDRM_CONFIGm 6228
#define MMU_THDI_PORT_PG_HDRM_COUNTERm 6229
#define MMU_THDI_PORT_PG_MIN_CONFIG1m 6230
#define MMU_THDI_PORT_PG_MIN_CONFIGm 6231
#define MMU_THDI_PORT_PG_MIN_COUNTERm 6232
#define MMU_THDI_PORT_PG_RESUME_CONFIG1m 6233
#define MMU_THDI_PORT_PG_RESUME_CONFIGm 6234
#define MMU_THDI_PORT_PG_SHARED_BSTm 6235
#define MMU_THDI_PORT_PG_SHARED_CONFIG1m 6236
#define MMU_THDI_PORT_PG_SHARED_CONFIGm 6237
#define MMU_THDI_PORT_PG_SHARED_COUNTERm 6238
#define MMU_THDI_SCR_CNT_STATUSr 6239
#define MMU_THDI_TMBUSr 6240
#define MMU_THDI_UC_INPPRI_PG_PROFILEr 6241
#define MMU_THDO_BST_CONFIGr 6242
#define MMU_THDO_BST_CPU_INT_ENr 6243
#define MMU_THDO_BST_CPU_INT_SETr 6244
#define MMU_THDO_BST_CPU_INT_STATr 6245
#define MMU_THDO_BST_ENABLE_ECCP_MEMr 6246
#define MMU_THDO_BST_EN_COR_ERR_RPTr 6247
#define MMU_THDO_BST_SHARED_PORTm 6248
#define MMU_THDO_BST_SHARED_PORTSP_MCm 6249
#define MMU_THDO_BST_SHARED_PORTSP_MC_PKTSTATm 6250
#define MMU_THDO_BST_STAT1r 6251
#define MMU_THDO_BST_STATr 6252
#define MMU_THDO_BST_TMBUSr 6253
#define MMU_THDO_BST_TOTAL_QUEUEm 6254
#define MMU_THDO_BST_TOTAL_QUEUE_PKTSTATm 6255
#define MMU_THDO_BYPASSr 6256
#define MMU_THDO_CMIC_RESERVEDr 6257
#define MMU_THDO_CONFIGr 6258
#define MMU_THDO_CONFIG_MC_QGROUPm 6259
#define MMU_THDO_CONFIG_PORTr 6260
#define MMU_THDO_CONFIG_PORTSP_MCm 6261
#define MMU_THDO_CONFIG_PORT_UC0m 6262
#define MMU_THDO_CONFIG_PORT_UC1m 6263
#define MMU_THDO_CONFIG_PORT_UC2m 6264
#define MMU_THDO_CONFIG_UC_QGROUP0m 6265
#define MMU_THDO_CONFIG_UC_QGROUP1m 6266
#define MMU_THDO_CONFIG_UC_QGROUP2m 6267
#define MMU_THDO_COUNTER_MC_OVERFLOW_SIZEr 6268
#define MMU_THDO_COUNTER_MC_QGROUPm 6269
#define MMU_THDO_COUNTER_OVERFLOW_IDr 6270
#define MMU_THDO_COUNTER_PORTSP_MCm 6271
#define MMU_THDO_COUNTER_PORT_UCm 6272
#define MMU_THDO_COUNTER_QUEUEm 6273
#define MMU_THDO_COUNTER_UC_OVERFLOW_SIZEr 6274
#define MMU_THDO_COUNTER_UC_QGROUPm 6275
#define MMU_THDO_COUNTER_UNDERFLOW_IDr 6276
#define MMU_THDO_CPU_INT_ENr 6277
#define MMU_THDO_CPU_INT_SETr 6278
#define MMU_THDO_CPU_INT_STATr 6279
#define MMU_THDO_CPU_QUEUE_DROP_STATESr 6280
#define MMU_THDO_CPU_QUEUE_DROP_STATES_11_00r 6281
#define MMU_THDO_CPU_QUEUE_DROP_STATES_23_12r 6282
#define MMU_THDO_CPU_QUEUE_DROP_STATES_35_24r 6283
#define MMU_THDO_CPU_QUEUE_DROP_STATES_47_36r 6284
#define MMU_THDO_DEVICE_PORT_MAPm 6285
#define MMU_THDO_EBST_FIFOm 6286
#define MMU_THDO_EBST_FIFO_POINTERSr 6287
#define MMU_THDO_EBST_POPm 6288
#define MMU_THDO_EBST_PORT_CONFIGm 6289
#define MMU_THDO_EBST_PROFILE_CONFIGr 6290
#define MMU_THDO_EBST_SCAN_CONFIGr 6291
#define MMU_THDO_ENABLE_ECCP_MEMr 6292
#define MMU_THDO_ENGINE_ENABLES_CFGr 6293
#define MMU_THDO_EN_COR_ERR_RPTr 6294
#define MMU_THDO_INTFO_INTERFACE_CONFIGr 6295
#define MMU_THDO_INT_CONFIGr 6296
#define MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_BUFFER_AVAIL_IN_POOLr 6297
#define MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_MIN_BUFFER_AVAIL_IN_POOLr 6298
#define MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_BUFFER_USAGEr 6299
#define MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_WATERMARKr 6300
#define MMU_THDO_IPG_SIZEr 6301
#define MMU_THDO_MC_CPU_QUEUE_TOT_BST_THRESHOLDr 6302
#define MMU_THDO_MC_CQE_PRT_SP_BST_THRESHOLDr 6303
#define MMU_THDO_MC_CQE_SP_BST_THRESHOLDr 6304
#define MMU_THDO_MC_POOL_BST_COUNTr 6305
#define MMU_THDO_MC_QUEUE_TOT_BST_THRESHOLDr 6306
#define MMU_THDO_MC_SHARED_CQE_DYNAMIC_THRESH_CAPr 6307
#define MMU_THDO_MC_SHARED_CQE_POOL_CONFIGr 6308
#define MMU_THDO_MC_SHARED_CQE_POOL_DROP_STATESr 6309
#define MMU_THDO_MC_SHARED_CQE_POOL_RED_RESUME_LIMITr 6310
#define MMU_THDO_MC_SHARED_CQE_POOL_RED_SHARED_LIMITr 6311
#define MMU_THDO_MC_SHARED_CQE_POOL_RESUME_LIMITr 6312
#define MMU_THDO_MC_SHARED_CQE_POOL_SHARED_COUNTr 6313
#define MMU_THDO_MC_SHARED_CQE_POOL_SHARED_LIMITr 6314
#define MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_RESUME_LIMITr 6315
#define MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_SHARED_LIMITr 6316
#define MMU_THDO_MIRROR_ON_DROP_BSTr 6317
#define MMU_THDO_MIRROR_ON_DROP_BST_THRESHOLDr 6318
#define MMU_THDO_MIRROR_ON_DROP_DESTINATION_CONFIGr 6319
#define MMU_THDO_MIRROR_ON_DROP_EBST_START_STOP_THRESHOLDr 6320
#define MMU_THDO_MIRROR_ON_DROP_FILL_LEVELr 6321
#define MMU_THDO_MIRROR_ON_DROP_LIMIT_CONFIGr 6322
#define MMU_THDO_MIRROR_ON_DROP_PROB_PROFILE_CONFIGr 6323
#define MMU_THDO_MIRROR_ON_DROP_SAMPLE_DROP_COUNTr 6324
#define MMU_THDO_MIRROR_ON_DROP_SAMPLE_ENQ_COUNTr 6325
#define MMU_THDO_PORT_DROP_COUNT_MCm 6326
#define MMU_THDO_PORT_DROP_COUNT_UCm 6327
#define MMU_THDO_PORT_QUEUE_SERVICE_POOLm 6328
#define MMU_THDO_PORT_Q_DROP_STATEm 6329
#define MMU_THDO_PORT_Q_DROP_STATE_MCm 6330
#define MMU_THDO_PORT_Q_DROP_STATE_MC_SHm 6331
#define MMU_THDO_PORT_Q_DROP_STATE_SHm 6332
#define MMU_THDO_PORT_SP_DROP_STATE_MCm 6333
#define MMU_THDO_PORT_SP_DROP_STATE_MC_SHm 6334
#define MMU_THDO_PORT_SP_DROP_STATE_UCm 6335
#define MMU_THDO_PRT_SP_SHR_BST_THRESHOLDr 6336
#define MMU_THDO_QUEUE_AVG_ARRIVAL_COUNTm 6337
#define MMU_THDO_QUEUE_CONFIG1m 6338
#define MMU_THDO_QUEUE_CONFIGm 6339
#define MMU_THDO_QUEUE_DROP_COUNTm 6340
#define MMU_THDO_QUEUE_INST_ARRIVAL_COUNTm 6341
#define MMU_THDO_QUEUE_RESUME_OFFSET1m 6342
#define MMU_THDO_QUEUE_RESUME_OFFSETm 6343
#define MMU_THDO_QUE_TOT_BST_THRESHOLDr 6344
#define MMU_THDO_Q_TO_QGRP_MAPD0m 6345
#define MMU_THDO_Q_TO_QGRP_MAPD1m 6346
#define MMU_THDO_Q_TO_QGRP_MAPD2m 6347
#define MMU_THDO_RESUME_PORT_MC0m 6348
#define MMU_THDO_RESUME_PORT_MC1m 6349
#define MMU_THDO_RESUME_PORT_MC2m 6350
#define MMU_THDO_RESUME_PORT_UC0m 6351
#define MMU_THDO_RESUME_PORT_UC1m 6352
#define MMU_THDO_RESUME_PORT_UC2m 6353
#define MMU_THDO_RESUME_QUEUEm 6354
#define MMU_THDO_SHARED_DB_DYNAMIC_THRESH_CAPr 6355
#define MMU_THDO_SHARED_DB_POOL_CONFIGr 6356
#define MMU_THDO_SHARED_DB_POOL_DROP_STATESr 6357
#define MMU_THDO_SHARED_DB_POOL_RED_RESUME_LIMITr 6358
#define MMU_THDO_SHARED_DB_POOL_RED_SHARED_LIMITr 6359
#define MMU_THDO_SHARED_DB_POOL_RESUME_LIMITr 6360
#define MMU_THDO_SHARED_DB_POOL_SHARED_COUNTr 6361
#define MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_LOSSLESSr 6362
#define MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_MCr 6363
#define MMU_THDO_SHARED_DB_POOL_SHARED_LIMITr 6364
#define MMU_THDO_SHARED_DB_POOL_YELLOW_RESUME_LIMITr 6365
#define MMU_THDO_SHARED_DB_POOL_YELLOW_SHARED_LIMITr 6366
#define MMU_THDO_SP_SHR_BST_THRESHOLDr 6367
#define MMU_THDO_SRC_PORT_DROP_COUNTm 6368
#define MMU_THDO_TMBUSr 6369
#define MMU_THDO_TOTAL_COUNTER_QUEUE_SHm 6370
#define MMU_THDO_TOTAL_PORT_COUNTERm 6371
#define MMU_THDO_TOTAL_PORT_COUNTER_MCm 6372
#define MMU_THDO_TOTAL_PORT_COUNTER_MC_SHm 6373
#define MMU_THDO_TOTAL_PORT_COUNTER_SHm 6374
#define MMU_THDO_UC_POOL_BST_COUNTr 6375
#define MMU_THDO_VOQ_FAIRNESS_CFGr 6376
#define MMU_THDO_WRED_SH_COUNTER_PORT_UCm 6377
#define MMU_THDR_QE_BST_CONFIGr 6378
#define MMU_THDR_QE_BST_COUNT_PRIQr 6379
#define MMU_THDR_QE_BST_COUNT_SPr 6380
#define MMU_THDR_QE_BST_STATr 6381
#define MMU_THDR_QE_BST_THRESHOLD_PRIQr 6382
#define MMU_THDR_QE_BST_THRESHOLD_SPr 6383
#define MMU_THDR_QE_BYPASSr 6384
#define MMU_THDR_QE_CONFIG1_PRIQr 6385
#define MMU_THDR_QE_CONFIGr 6386
#define MMU_THDR_QE_CONFIG_PRIQr 6387
#define MMU_THDR_QE_CONFIG_SPr 6388
#define MMU_THDR_QE_COUNTER_OVERFLOWr 6389
#define MMU_THDR_QE_COUNTER_OVERFLOW_SIZEr 6390
#define MMU_THDR_QE_COUNTER_UNDERFLOWr 6391
#define MMU_THDR_QE_CPU_INT_ENr 6392
#define MMU_THDR_QE_CPU_INT_SETr 6393
#define MMU_THDR_QE_CPU_INT_STATr 6394
#define MMU_THDR_QE_DROP_COUNT_BYTE_PRIQr 6395
#define MMU_THDR_QE_DROP_COUNT_PKT_PRIQr 6396
#define MMU_THDR_QE_DROP_COUNT_RED_PKT_PRIQr 6397
#define MMU_THDR_QE_DROP_COUNT_YELLOW_PKT_PRIQr 6398
#define MMU_THDR_QE_LIMIT_MIN_PRIQr 6399
#define MMU_THDR_QE_MIN_COUNT_PRIQr 6400
#define MMU_THDR_QE_RESET_OFFSET_COLOR_PRIQr 6401
#define MMU_THDR_QE_RESUME_COLOR_LIMIT_PRIQr 6402
#define MMU_THDR_QE_RESUME_COLOR_LIMIT_SPr 6403
#define MMU_THDR_QE_RESUME_LIMIT_PRIQr 6404
#define MMU_THDR_QE_RSVD_REGr 6405
#define MMU_THDR_QE_SHARED_COLOR_LIMIT_PRIQr 6406
#define MMU_THDR_QE_SHARED_COLOR_LIMIT_SPr 6407
#define MMU_THDR_QE_SHARED_COUNT_PRIQr 6408
#define MMU_THDR_QE_SHARED_COUNT_SPr 6409
#define MMU_THDR_QE_STATUS_PRIQr 6410
#define MMU_THDR_QE_STATUS_SPr 6411
#define MMU_THDR_QE_TOTAL_COUNT_PRIQr 6412
#define MMU_TOQ_CMIC_RESERVEDr 6413
#define MMU_TOQ_CONFIGr 6414
#define MMU_TOQ_CPU_INT_ENr 6415
#define MMU_TOQ_CPU_INT_SETr 6416
#define MMU_TOQ_CPU_INT_STATr 6417
#define MMU_TOQ_CQEB0m 6418
#define MMU_TOQ_CQEB1m 6419
#define MMU_TOQ_CQEBN_LOWERm 6420
#define MMU_TOQ_CQEBN_UPPERm 6421
#define MMU_TOQ_CQEB_CMIC_RESERVEDr 6422
#define MMU_TOQ_CQEB_CONFIGr 6423
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM0m 6424
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM1m 6425
#define MMU_TOQ_CQEB_ENABLE_ECCP_MEMr 6426
#define MMU_TOQ_CQEB_EN_COR_ERR_RPTr 6427
#define MMU_TOQ_CQEB_FAPm 6428
#define MMU_TOQ_CQEB_MIRROR_ON_DROP_DESTINATION_CONFIGr 6429
#define MMU_TOQ_CQEB_MIRROR_ON_DROP_MIRR_ENCAP_INDEX_CONFIGr 6430
#define MMU_TOQ_CQEB_STATUSr 6431
#define MMU_TOQ_CQEB_TMBUSr 6432
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIALm 6433
#define MMU_TOQ_DEBUGr 6434
#define MMU_TOQ_ENABLE_ECCP_MEMr 6435
#define MMU_TOQ_EN_COR_ERR_RPTr 6436
#define MMU_TOQ_MIRROR_ON_DROP_DESTINATION_CONFIGr 6437
#define MMU_TOQ_OQS_RECEPTION_FIFOm 6438
#define MMU_TOQ_OQS_STAGING_MEMm 6439
#define MMU_TOQ_Q_TMBUSr 6440
#define MMU_TOQ_STATUSr 6441
#define MMU_TOQ_VOQDBm 6442
#define MMU_TOQ_VOQDB_TAIL_PARTIALm 6443
#define MMU_TOQ_VOQ_HEAD_DBm 6444
#define MMU_WRED_AVG_PORTSP_SIZEm 6445
#define MMU_WRED_AVG_QSIZEm 6446
#define MMU_WRED_CMIC_RESERVEDr 6447
#define MMU_WRED_CONFIGr 6448
#define MMU_WRED_CONFIG_READYr 6449
#define MMU_WRED_CONG_NOTIFICATION_RESOLUTION_TABLEr 6450
#define MMU_WRED_DROP_CURVE_PROFILE_0_0m 6451
#define MMU_WRED_DROP_CURVE_PROFILE_0_1m 6452
#define MMU_WRED_DROP_CURVE_PROFILE_0_2m 6453
#define MMU_WRED_DROP_CURVE_PROFILE_0_3m 6454
#define MMU_WRED_DROP_CURVE_PROFILE_0_4m 6455
#define MMU_WRED_DROP_CURVE_PROFILE_0_5m 6456
#define MMU_WRED_DROP_CURVE_PROFILE_10_0m 6457
#define MMU_WRED_DROP_CURVE_PROFILE_10_1m 6458
#define MMU_WRED_DROP_CURVE_PROFILE_11_0m 6459
#define MMU_WRED_DROP_CURVE_PROFILE_11_1m 6460
#define MMU_WRED_DROP_CURVE_PROFILE_1_0m 6461
#define MMU_WRED_DROP_CURVE_PROFILE_1_1m 6462
#define MMU_WRED_DROP_CURVE_PROFILE_1_2m 6463
#define MMU_WRED_DROP_CURVE_PROFILE_1_3m 6464
#define MMU_WRED_DROP_CURVE_PROFILE_1_4m 6465
#define MMU_WRED_DROP_CURVE_PROFILE_1_5m 6466
#define MMU_WRED_DROP_CURVE_PROFILE_2_0m 6467
#define MMU_WRED_DROP_CURVE_PROFILE_2_1m 6468
#define MMU_WRED_DROP_CURVE_PROFILE_2_2m 6469
#define MMU_WRED_DROP_CURVE_PROFILE_2_3m 6470
#define MMU_WRED_DROP_CURVE_PROFILE_2_4m 6471
#define MMU_WRED_DROP_CURVE_PROFILE_2_5m 6472
#define MMU_WRED_DROP_CURVE_PROFILE_3_0m 6473
#define MMU_WRED_DROP_CURVE_PROFILE_3_1m 6474
#define MMU_WRED_DROP_CURVE_PROFILE_3_2m 6475
#define MMU_WRED_DROP_CURVE_PROFILE_3_3m 6476
#define MMU_WRED_DROP_CURVE_PROFILE_3_4m 6477
#define MMU_WRED_DROP_CURVE_PROFILE_3_5m 6478
#define MMU_WRED_DROP_CURVE_PROFILE_4_0m 6479
#define MMU_WRED_DROP_CURVE_PROFILE_4_1m 6480
#define MMU_WRED_DROP_CURVE_PROFILE_4_2m 6481
#define MMU_WRED_DROP_CURVE_PROFILE_4_3m 6482
#define MMU_WRED_DROP_CURVE_PROFILE_4_4m 6483
#define MMU_WRED_DROP_CURVE_PROFILE_4_5m 6484
#define MMU_WRED_DROP_CURVE_PROFILE_5_0m 6485
#define MMU_WRED_DROP_CURVE_PROFILE_5_1m 6486
#define MMU_WRED_DROP_CURVE_PROFILE_5_2m 6487
#define MMU_WRED_DROP_CURVE_PROFILE_5_3m 6488
#define MMU_WRED_DROP_CURVE_PROFILE_5_4m 6489
#define MMU_WRED_DROP_CURVE_PROFILE_5_5m 6490
#define MMU_WRED_DROP_CURVE_PROFILE_6_0m 6491
#define MMU_WRED_DROP_CURVE_PROFILE_6_1m 6492
#define MMU_WRED_DROP_CURVE_PROFILE_6_2m 6493
#define MMU_WRED_DROP_CURVE_PROFILE_6_3m 6494
#define MMU_WRED_DROP_CURVE_PROFILE_6_4m 6495
#define MMU_WRED_DROP_CURVE_PROFILE_6_5m 6496
#define MMU_WRED_DROP_CURVE_PROFILE_7_0m 6497
#define MMU_WRED_DROP_CURVE_PROFILE_7_1m 6498
#define MMU_WRED_DROP_CURVE_PROFILE_7_2m 6499
#define MMU_WRED_DROP_CURVE_PROFILE_7_3m 6500
#define MMU_WRED_DROP_CURVE_PROFILE_7_4m 6501
#define MMU_WRED_DROP_CURVE_PROFILE_7_5m 6502
#define MMU_WRED_DROP_CURVE_PROFILE_8_0m 6503
#define MMU_WRED_DROP_CURVE_PROFILE_8_1m 6504
#define MMU_WRED_DROP_CURVE_PROFILE_8_2m 6505
#define MMU_WRED_DROP_CURVE_PROFILE_8_3m 6506
#define MMU_WRED_DROP_CURVE_PROFILE_8_4m 6507
#define MMU_WRED_DROP_CURVE_PROFILE_8_5m 6508
#define MMU_WRED_DROP_CURVE_PROFILE_9_0m 6509
#define MMU_WRED_DROP_CURVE_PROFILE_9_1m 6510
#define MMU_WRED_ECN_MARK_CONFIG_0_0m 6511
#define MMU_WRED_ECN_MARK_CONFIG_0_1m 6512
#define MMU_WRED_ENABLE_ECCP_MEMr 6513
#define MMU_WRED_EN_COR_ERR_RPTr 6514
#define MMU_WRED_MEM_INIT_STATUSr 6515
#define MMU_WRED_POOL_CONFIGr 6516
#define MMU_WRED_POOL_INST_CONG_LIMITr 6517
#define MMU_WRED_POOL_INST_CONG_LIMIT_0r 6518
#define MMU_WRED_POOL_INST_CONG_LIMIT_1r 6519
#define MMU_WRED_POOL_INST_CONG_LIMIT_2r 6520
#define MMU_WRED_POOL_INST_CONG_LIMIT_3r 6521
#define MMU_WRED_PORTSP_CONFIGm 6522
#define MMU_WRED_PORT_SP_DROP_THD_0m 6523
#define MMU_WRED_PORT_SP_DROP_THD_1m 6524
#define MMU_WRED_PORT_SP_DROP_THD_2m 6525
#define MMU_WRED_PORT_SP_DROP_THD_3m 6526
#define MMU_WRED_PORT_SP_SHARED_COUNTm 6527
#define MMU_WRED_QUEUE_CONFIGm 6528
#define MMU_WRED_REFRESH_CONTROLr 6529
#define MMU_WRED_TIME_DOMAINr 6530
#define MMU_WRED_TMBUSr 6531
#define MMU_WRED_UC_QUEUE_DROP_THDm 6532
#define MMU_WRED_UC_QUEUE_DROP_THD_MARK_0m 6533
#define MMU_WRED_UC_QUEUE_DROP_THD_MARK_1m 6534
#define MMU_WRED_UC_QUEUE_TOTAL_COUNTm 6535
#define MPLS_CTRL_PKT_PROC_AUX_BOTP_PROFILEm 6536
#define MPLS_CTRL_PKT_PROC_BITP_PROFILEm 6537
#define MPLS_CTRL_PKT_PROC_BOTP_PROFILEm 6538
#define MPLS_CTRL_PKT_PROC_CTRL_PRE_SELm 6539
#define MPLS_CTRL_PKT_PROC_IP_PROTOCOL_TABLEm 6540
#define MPLS_CTRL_PKT_PROC_MPLS_CONFIGr 6541
#define MPLS_CTRL_PKT_PROC_TCAM_ONLYm 6542
#define MPLS_CTRL_PKT_PROC_TCAM_POLICYm 6543
#define MPLS_HVE_BOTP_PROFILEm 6544
#define MPLS_HVE_LABEL_CONTROLm 6545
#define MPLS_HVE_LABEL_GLOBAL_RANGE_0r 6546
#define MPLS_HVE_LABEL_GLOBAL_RANGE_1r 6547
#define MPLS_PRE_PROC_BITP_PROFILEm 6548
#define MPLS_PRE_PROC_BOTP_PROFILEm 6549
#define MPLS_PRE_PROC_CMD_ENCODEr 6550
#define MPLS_PRE_PROC_DEFAULT_SELECTm 6551
#define MPLS_PRE_PROC_EFFECTIVE_EXP_QOSm 6552
#define MPLS_PRE_PROC_EFFECTIVE_EXP_REMARKINGm 6553
#define MPLS_PRE_PROC_EXP_TO_ECN_DROPm 6554
#define MPLS_PRE_PROC_EXP_TO_ECN_MAPPINGm 6555
#define MPLS_PRE_PROC_SPECIAL_LABEL_CONTROLr 6556
#define MPLS_PRE_PROC_TERM_CONTROLm 6557
#define MTOP_MUX_P0_CONTROLr 6558
#define M_ALPM_LEVEL2_RAM_CONTROLm 6559
#define M_ALPM_LEVEL3_RAM_CONTROLm 6560
#define M_DEFIP_ALPM_LEVEL2_B0m 6561
#define M_DEFIP_ALPM_LEVEL2_B0_ECCm 6562
#define M_DEFIP_ALPM_LEVEL2_B0_SINGLEm 6563
#define M_DEFIP_ALPM_LEVEL2_B1m 6564
#define M_DEFIP_ALPM_LEVEL2_B1_ECCm 6565
#define M_DEFIP_ALPM_LEVEL2_B1_SINGLEm 6566
#define M_DEFIP_ALPM_LEVEL2_B2m 6567
#define M_DEFIP_ALPM_LEVEL2_B2_ECCm 6568
#define M_DEFIP_ALPM_LEVEL2_B2_SINGLEm 6569
#define M_DEFIP_ALPM_LEVEL2_B3m 6570
#define M_DEFIP_ALPM_LEVEL2_B3_ECCm 6571
#define M_DEFIP_ALPM_LEVEL2_B3_SINGLEm 6572
#define M_DEFIP_ALPM_LEVEL2_B4m 6573
#define M_DEFIP_ALPM_LEVEL2_B4_ECCm 6574
#define M_DEFIP_ALPM_LEVEL2_B4_SINGLEm 6575
#define M_DEFIP_ALPM_LEVEL2_B5m 6576
#define M_DEFIP_ALPM_LEVEL2_B5_ECCm 6577
#define M_DEFIP_ALPM_LEVEL2_B5_SINGLEm 6578
#define M_DEFIP_ALPM_LEVEL2_SHARED_BANKS_CONTROLm 6579
#define M_DEFIP_ALPM_LEVEL3_B0m 6580
#define M_DEFIP_ALPM_LEVEL3_B0_ECCm 6581
#define M_DEFIP_ALPM_LEVEL3_B0_ECC_2m 6582
#define M_DEFIP_ALPM_LEVEL3_B0_SINGLEm 6583
#define M_DEFIP_ALPM_LEVEL3_B0_SINGLE_2m 6584
#define M_DEFIP_ALPM_LEVEL3_B1m 6585
#define M_DEFIP_ALPM_LEVEL3_B1_ECCm 6586
#define M_DEFIP_ALPM_LEVEL3_B1_ECC_2m 6587
#define M_DEFIP_ALPM_LEVEL3_B1_SINGLEm 6588
#define M_DEFIP_ALPM_LEVEL3_B1_SINGLE_2m 6589
#define M_DEFIP_ALPM_LEVEL3_B2m 6590
#define M_DEFIP_ALPM_LEVEL3_B2_ECCm 6591
#define M_DEFIP_ALPM_LEVEL3_B2_ECC_2m 6592
#define M_DEFIP_ALPM_LEVEL3_B2_SINGLEm 6593
#define M_DEFIP_ALPM_LEVEL3_B2_SINGLE_2m 6594
#define M_DEFIP_ALPM_LEVEL3_B3m 6595
#define M_DEFIP_ALPM_LEVEL3_B3_ECCm 6596
#define M_DEFIP_ALPM_LEVEL3_B3_ECC_2m 6597
#define M_DEFIP_ALPM_LEVEL3_B3_SINGLEm 6598
#define M_DEFIP_ALPM_LEVEL3_B3_SINGLE_2m 6599
#define M_DEFIP_ALPM_LEVEL3_B4m 6600
#define M_DEFIP_ALPM_LEVEL3_B4_ECCm 6601
#define M_DEFIP_ALPM_LEVEL3_B4_ECC_2m 6602
#define M_DEFIP_ALPM_LEVEL3_B4_SINGLEm 6603
#define M_DEFIP_ALPM_LEVEL3_B4_SINGLE_2m 6604
#define M_DEFIP_ALPM_LEVEL3_B5m 6605
#define M_DEFIP_ALPM_LEVEL3_B5_ECCm 6606
#define M_DEFIP_ALPM_LEVEL3_B5_ECC_2m 6607
#define M_DEFIP_ALPM_LEVEL3_B5_SINGLEm 6608
#define M_DEFIP_ALPM_LEVEL3_B5_SINGLE_2m 6609
#define M_DEFIP_ALPM_LEVEL3_B6m 6610
#define M_DEFIP_ALPM_LEVEL3_B6_ECCm 6611
#define M_DEFIP_ALPM_LEVEL3_B6_ECC_2m 6612
#define M_DEFIP_ALPM_LEVEL3_B6_SINGLEm 6613
#define M_DEFIP_ALPM_LEVEL3_B6_SINGLE_2m 6614
#define M_DEFIP_ALPM_LEVEL3_B7m 6615
#define M_DEFIP_ALPM_LEVEL3_B7_ECCm 6616
#define M_DEFIP_ALPM_LEVEL3_B7_ECC_2m 6617
#define M_DEFIP_ALPM_LEVEL3_B7_SINGLEm 6618
#define M_DEFIP_ALPM_LEVEL3_B7_SINGLE_2m 6619
#define M_E2T_00_ACTION_TABLE_Am 6620
#define M_E2T_00_ACTION_TABLE_Bm 6621
#define M_E2T_00_HASH_CONTROLm 6622
#define M_E2T_00_HT_DEBUG_CMDm 6623
#define M_E2T_00_HT_DEBUG_KEYm 6624
#define M_E2T_00_HT_DEBUG_RESULTm 6625
#define M_E2T_00_KEY_ATTRIBUTESm 6626
#define M_E2T_00_RAM_CONTROLm 6627
#define M_E2T_00_REMAP_TABLE_Am 6628
#define M_E2T_00_REMAP_TABLE_Bm 6629
#define M_E2T_00_SHARED_BANKS_CONTROLm 6630
#define M_E2T_01_ACTION_TABLE_Am 6631
#define M_E2T_01_ACTION_TABLE_Bm 6632
#define M_E2T_01_HASH_CONTROLm 6633
#define M_E2T_01_HT_DEBUG_CMDm 6634
#define M_E2T_01_HT_DEBUG_KEYm 6635
#define M_E2T_01_HT_DEBUG_RESULTm 6636
#define M_E2T_01_KEY_ATTRIBUTESm 6637
#define M_E2T_01_RAM_CONTROLm 6638
#define M_E2T_01_REMAP_TABLE_Am 6639
#define M_E2T_01_REMAP_TABLE_Bm 6640
#define M_E2T_B0_DOUBLEm 6641
#define M_E2T_B0_ECCm 6642
#define M_E2T_B0_ECC_2m 6643
#define M_E2T_B0_LPm 6644
#define M_E2T_B0_QUADm 6645
#define M_E2T_B0_SINGLEm 6646
#define M_E2T_B0_SINGLE_2m 6647
#define M_E2T_B1_DOUBLEm 6648
#define M_E2T_B1_ECCm 6649
#define M_E2T_B1_ECC_2m 6650
#define M_E2T_B1_LPm 6651
#define M_E2T_B1_QUADm 6652
#define M_E2T_B1_SINGLEm 6653
#define M_E2T_B1_SINGLE_2m 6654
#define M_E2T_B2_DOUBLEm 6655
#define M_E2T_B2_ECCm 6656
#define M_E2T_B2_ECC_2m 6657
#define M_E2T_B2_LPm 6658
#define M_E2T_B2_QUADm 6659
#define M_E2T_B2_SINGLEm 6660
#define M_E2T_B2_SINGLE_2m 6661
#define M_E2T_B3_DOUBLEm 6662
#define M_E2T_B3_ECCm 6663
#define M_E2T_B3_ECC_2m 6664
#define M_E2T_B3_LPm 6665
#define M_E2T_B3_QUADm 6666
#define M_E2T_B3_SINGLEm 6667
#define M_E2T_B3_SINGLE_2m 6668
#define M_E2T_B4_DOUBLEm 6669
#define M_E2T_B4_ECCm 6670
#define M_E2T_B4_ECC_2m 6671
#define M_E2T_B4_LPm 6672
#define M_E2T_B4_QUADm 6673
#define M_E2T_B4_SINGLEm 6674
#define M_E2T_B4_SINGLE_2m 6675
#define M_E2T_B5_DOUBLEm 6676
#define M_E2T_B5_ECCm 6677
#define M_E2T_B5_ECC_2m 6678
#define M_E2T_B5_LPm 6679
#define M_E2T_B5_QUADm 6680
#define M_E2T_B5_SINGLEm 6681
#define M_E2T_B5_SINGLE_2m 6682
#define M_E2T_B6_DOUBLEm 6683
#define M_E2T_B6_ECCm 6684
#define M_E2T_B6_ECC_2m 6685
#define M_E2T_B6_LPm 6686
#define M_E2T_B6_QUADm 6687
#define M_E2T_B6_SINGLEm 6688
#define M_E2T_B6_SINGLE_2m 6689
#define M_E2T_B7_DOUBLEm 6690
#define M_E2T_B7_ECCm 6691
#define M_E2T_B7_ECC_2m 6692
#define M_E2T_B7_LPm 6693
#define M_E2T_B7_QUADm 6694
#define M_E2T_B7_SINGLEm 6695
#define M_E2T_B7_SINGLE_2m 6696
#define M_FT_COMMANDm 6697
#define M_FT_COMMAND_DATAm 6698
#define M_FT_GLOBAL_TABLE_CNTm 6699
#define M_FT_GLOBAL_TABLE_CONFIGm 6700
#define M_FT_GROUP_TABLE_CNTm 6701
#define M_FT_GROUP_TABLE_CONFIGm 6702
#define M_FT_LEARN_CTRLr 6703
#define M_FT_LEARN_FAIL_COUNTERr 6704
#define M_FT_LEARN_INTR_ENABLEr 6705
#define M_FT_LEARN_INTR_STATUSr 6706
#define M_FT_LEARN_NOTIFY_FIFOm 6707
#define M_FT_LEARN_NOTIFY_FIFO_PTRSr 6708
#define M_FT_LEARN_NOTIFY_FIFO_PTRS_DEBUGr 6709
#define M_LPM_IP_CONTROLm 6710
#define M_TOP_MEM0_TCAM_SRAM_DEBUG_DATAm 6711
#define M_TOP_MEM1_TCAM_SRAM_DEBUG_DATAm 6712
#define M_TOP_MEM2_TCAM_SRAM_DEBUG_DATAm 6713
#define M_TOP_MEM3_TCAM_SRAM_DEBUG_DATAm 6714
#define M_TOP_MEM4_TCAM_SRAM_DEBUG_DATAm 6715
#define M_TOP_MEM5_TCAM_SRAM_DEBUG_DATAm 6716
#define M_TOP_MEM6_TCAM_SRAM_DEBUG_DATAm 6717
#define M_TOP_MEM7_TCAM_SRAM_DEBUG_DATAm 6718
#define PBLOCK_MISC_EP0_BUS_SCG0r 6719
#define PBLOCK_MISC_EP0_BUS_SCG1r 6720
#define PBLOCK_MISC_EP0_BUS_SCG2r 6721
#define PBLOCK_MISC_EP0_BYPASS_CONTROLr 6722
#define PBLOCK_MISC_EP0_RAM_TMr 6723
#define PBLOCK_MISC_EP0_SER_CONTROL_PTHRU0r 6724
#define PBLOCK_MISC_EP0_SER_CONTROL_PTHRU1r 6725
#define PBLOCK_MISC_EP1_0_BUS_SCG0r 6726
#define PBLOCK_MISC_EP1_0_BUS_SCG1r 6727
#define PBLOCK_MISC_EP1_0_BUS_SCG2r 6728
#define PBLOCK_MISC_EP1_0_BUS_SCG3r 6729
#define PBLOCK_MISC_EP1_0_BUS_SCG4r 6730
#define PBLOCK_MISC_EP1_0_BUS_SCG5r 6731
#define PBLOCK_MISC_EP1_0_BUS_SCG6r 6732
#define PBLOCK_MISC_EP1_1_BUS_SCG0r 6733
#define PBLOCK_MISC_EP1_1_BUS_SCG10r 6734
#define PBLOCK_MISC_EP1_1_BUS_SCG11r 6735
#define PBLOCK_MISC_EP1_1_BUS_SCG12r 6736
#define PBLOCK_MISC_EP1_1_BUS_SCG1r 6737
#define PBLOCK_MISC_EP1_1_BUS_SCG2r 6738
#define PBLOCK_MISC_EP1_1_BUS_SCG3r 6739
#define PBLOCK_MISC_EP1_1_BUS_SCG4r 6740
#define PBLOCK_MISC_EP1_1_BUS_SCG5r 6741
#define PBLOCK_MISC_EP1_1_BUS_SCG6r 6742
#define PBLOCK_MISC_EP1_1_BUS_SCG7r 6743
#define PBLOCK_MISC_EP1_1_BUS_SCG8r 6744
#define PBLOCK_MISC_EP1_1_BUS_SCG9r 6745
#define PBLOCK_MISC_EP1_1_BYPASS_CONTROLr 6746
#define PBLOCK_MISC_EP1_1_RAM_TMr 6747
#define PBLOCK_MISC_EP1_1_SER_CONTROL_PTHRU0r 6748
#define PBLOCK_MISC_EP2_0_BUS_SCG0r 6749
#define PBLOCK_MISC_EP2_0_BUS_SCG1r 6750
#define PBLOCK_MISC_EP2_0_BUS_SCG2r 6751
#define PBLOCK_MISC_EP2_0_BUS_SCG3r 6752
#define PBLOCK_MISC_EP2_0_BUS_SCG4r 6753
#define PBLOCK_MISC_EP2_0_BUS_SCG5r 6754
#define PBLOCK_MISC_EP2_0_BYPASS_CONTROLr 6755
#define PBLOCK_MISC_EP2_1_BUS_SCG0r 6756
#define PBLOCK_MISC_EP2_1_BUS_SCG1r 6757
#define PBLOCK_MISC_EP2_1_BUS_SCG2r 6758
#define PBLOCK_MISC_EP2_1_BUS_SCG3r 6759
#define PBLOCK_MISC_EP2_1_BUS_SCG4r 6760
#define PBLOCK_MISC_EP2_1_BUS_SCG5r 6761
#define PBLOCK_MISC_EP2_1_BUS_SCG6r 6762
#define PBLOCK_MISC_EP2_1_BUS_SCG7r 6763
#define PBLOCK_MISC_EP2_1_BUS_SCG8r 6764
#define PBLOCK_MISC_EP2_1_BUS_SCG9r 6765
#define PBLOCK_MISC_EP3_BUS_SCG0r 6766
#define PBLOCK_MISC_IP0_BUS_SCG0r 6767
#define PBLOCK_MISC_IP0_BUS_SCG1r 6768
#define PBLOCK_MISC_IP0_BUS_SCG2r 6769
#define PBLOCK_MISC_IP0_BUS_SCG3r 6770
#define PBLOCK_MISC_IP0_BUS_SCG4r 6771
#define PBLOCK_MISC_IP0_BUS_SCG5r 6772
#define PBLOCK_MISC_IP0_BYPASS_CONTROLr 6773
#define PBLOCK_MISC_IP1_BUS_SCG0r 6774
#define PBLOCK_MISC_IP1_BUS_SCG10r 6775
#define PBLOCK_MISC_IP1_BUS_SCG11r 6776
#define PBLOCK_MISC_IP1_BUS_SCG12r 6777
#define PBLOCK_MISC_IP1_BUS_SCG13r 6778
#define PBLOCK_MISC_IP1_BUS_SCG1r 6779
#define PBLOCK_MISC_IP1_BUS_SCG2r 6780
#define PBLOCK_MISC_IP1_BUS_SCG3r 6781
#define PBLOCK_MISC_IP1_BUS_SCG4r 6782
#define PBLOCK_MISC_IP1_BUS_SCG5r 6783
#define PBLOCK_MISC_IP1_BUS_SCG6r 6784
#define PBLOCK_MISC_IP1_BUS_SCG7r 6785
#define PBLOCK_MISC_IP1_BUS_SCG8r 6786
#define PBLOCK_MISC_IP1_BUS_SCG9r 6787
#define PBLOCK_MISC_IP1_BYPASS_CONTROLr 6788
#define PBLOCK_MISC_IP1_RAM_TMr 6789
#define PBLOCK_MISC_IP1_SER_CONTROL_PTHRU0r 6790
#define PBLOCK_MISC_IP1_SER_CONTROL_PTHRU1r 6791
#define PBLOCK_MISC_IP1_SER_CONTROL_PTHRU2r 6792
#define PBLOCK_MISC_IP1_SER_CONTROL_PTHRU3r 6793
#define PBLOCK_MISC_IP2_0_BUS_SCG0r 6794
#define PBLOCK_MISC_IP2_0_BUS_SCG1r 6795
#define PBLOCK_MISC_IP2_0_BUS_SCG2r 6796
#define PBLOCK_MISC_IP2_0_BUS_SCG3r 6797
#define PBLOCK_MISC_IP2_0_BUS_SCG4r 6798
#define PBLOCK_MISC_IP2_0_BUS_SCG5r 6799
#define PBLOCK_MISC_IP2_0_BUS_SCG6r 6800
#define PBLOCK_MISC_IP2_0_BUS_SCG7r 6801
#define PBLOCK_MISC_IP2_0_BUS_SCG8r 6802
#define PBLOCK_MISC_IP2_1_BUS_SCG0r 6803
#define PBLOCK_MISC_IP2_1_BUS_SCG1r 6804
#define PBLOCK_MISC_IP2_1_BUS_SCG2r 6805
#define PBLOCK_MISC_IP2_1_BUS_SCG3r 6806
#define PBLOCK_MISC_IP2_1_BUS_SCG4r 6807
#define PBLOCK_MISC_IP2_1_BUS_SCG5r 6808
#define PBLOCK_MISC_IP3_0_BUS_SCG0r 6809
#define PBLOCK_MISC_IP3_0_BUS_SCG10r 6810
#define PBLOCK_MISC_IP3_0_BUS_SCG11r 6811
#define PBLOCK_MISC_IP3_0_BUS_SCG12r 6812
#define PBLOCK_MISC_IP3_0_BUS_SCG13r 6813
#define PBLOCK_MISC_IP3_0_BUS_SCG14r 6814
#define PBLOCK_MISC_IP3_0_BUS_SCG15r 6815
#define PBLOCK_MISC_IP3_0_BUS_SCG16r 6816
#define PBLOCK_MISC_IP3_0_BUS_SCG17r 6817
#define PBLOCK_MISC_IP3_0_BUS_SCG18r 6818
#define PBLOCK_MISC_IP3_0_BUS_SCG19r 6819
#define PBLOCK_MISC_IP3_0_BUS_SCG1r 6820
#define PBLOCK_MISC_IP3_0_BUS_SCG20r 6821
#define PBLOCK_MISC_IP3_0_BUS_SCG21r 6822
#define PBLOCK_MISC_IP3_0_BUS_SCG2r 6823
#define PBLOCK_MISC_IP3_0_BUS_SCG3r 6824
#define PBLOCK_MISC_IP3_0_BUS_SCG4r 6825
#define PBLOCK_MISC_IP3_0_BUS_SCG5r 6826
#define PBLOCK_MISC_IP3_0_BUS_SCG6r 6827
#define PBLOCK_MISC_IP3_0_BUS_SCG7r 6828
#define PBLOCK_MISC_IP3_0_BUS_SCG8r 6829
#define PBLOCK_MISC_IP3_0_BUS_SCG9r 6830
#define PBLOCK_MISC_IP3_0_BYPASS_CONTROLr 6831
#define PBLOCK_MISC_IP3_1_BUS_SCG0r 6832
#define PBLOCK_MISC_IP3_1_BUS_SCG1r 6833
#define PBLOCK_MISC_IP3_1_BUS_SCG2r 6834
#define PBLOCK_MISC_IP3_1_BUS_SCG3r 6835
#define PBLOCK_MISC_IP3_1_BUS_SCG4r 6836
#define PBLOCK_MISC_IP3_1_BUS_SCG5r 6837
#define PBLOCK_MISC_IP3_1_BUS_SCG6r 6838
#define PBLOCK_MISC_IP3_1_BUS_SCG7r 6839
#define PBLOCK_MISC_IP3_1_BYPASS_CONTROLr 6840
#define PBLOCK_MISC_IP5_BUS_SCG0r 6841
#define PBLOCK_MISC_IP5_BUS_SCG10r 6842
#define PBLOCK_MISC_IP5_BUS_SCG11r 6843
#define PBLOCK_MISC_IP5_BUS_SCG12r 6844
#define PBLOCK_MISC_IP5_BUS_SCG13r 6845
#define PBLOCK_MISC_IP5_BUS_SCG14r 6846
#define PBLOCK_MISC_IP5_BUS_SCG15r 6847
#define PBLOCK_MISC_IP5_BUS_SCG16r 6848
#define PBLOCK_MISC_IP5_BUS_SCG17r 6849
#define PBLOCK_MISC_IP5_BUS_SCG18r 6850
#define PBLOCK_MISC_IP5_BUS_SCG19r 6851
#define PBLOCK_MISC_IP5_BUS_SCG1r 6852
#define PBLOCK_MISC_IP5_BUS_SCG20r 6853
#define PBLOCK_MISC_IP5_BUS_SCG21r 6854
#define PBLOCK_MISC_IP5_BUS_SCG22r 6855
#define PBLOCK_MISC_IP5_BUS_SCG23r 6856
#define PBLOCK_MISC_IP5_BUS_SCG24r 6857
#define PBLOCK_MISC_IP5_BUS_SCG25r 6858
#define PBLOCK_MISC_IP5_BUS_SCG26r 6859
#define PBLOCK_MISC_IP5_BUS_SCG27r 6860
#define PBLOCK_MISC_IP5_BUS_SCG28r 6861
#define PBLOCK_MISC_IP5_BUS_SCG29r 6862
#define PBLOCK_MISC_IP5_BUS_SCG2r 6863
#define PBLOCK_MISC_IP5_BUS_SCG30r 6864
#define PBLOCK_MISC_IP5_BUS_SCG31r 6865
#define PBLOCK_MISC_IP5_BUS_SCG32r 6866
#define PBLOCK_MISC_IP5_BUS_SCG33r 6867
#define PBLOCK_MISC_IP5_BUS_SCG3r 6868
#define PBLOCK_MISC_IP5_BUS_SCG4r 6869
#define PBLOCK_MISC_IP5_BUS_SCG5r 6870
#define PBLOCK_MISC_IP5_BUS_SCG6r 6871
#define PBLOCK_MISC_IP5_BUS_SCG7r 6872
#define PBLOCK_MISC_IP5_BUS_SCG8r 6873
#define PBLOCK_MISC_IP5_BUS_SCG9r 6874
#define PBLOCK_MISC_IP5_RAM_TMr 6875
#define PBLOCK_MISC_IP5_SER_CONTROL_PTHRU0r 6876
#define PBLOCK_MISC_IP5_SER_CONTROL_PTHRU1r 6877
#define PBLOCK_MISC_IP5_SER_CONTROL_PTHRU2r 6878
#define PBLOCK_MISC_IP6_0_BUS_SCG0r 6879
#define PBLOCK_MISC_IP6_0_BUS_SCG1r 6880
#define PBLOCK_MISC_IP6_0_BUS_SCG2r 6881
#define PBLOCK_MISC_IP6_0_BUS_SCG3r 6882
#define PBLOCK_MISC_IP6_0_BUS_SCG4r 6883
#define PBLOCK_MISC_IP6_0_BUS_SCG5r 6884
#define PBLOCK_MISC_IP6_0_BUS_SCG6r 6885
#define PBLOCK_MISC_IP6_0_BUS_SCG7r 6886
#define PBLOCK_MISC_IP6_1_BUS_SCG0r 6887
#define PBLOCK_MISC_IP6_1_BUS_SCG1r 6888
#define PBLOCK_MISC_IP6_1_BUS_SCG2r 6889
#define PBLOCK_MISC_IP6_1_BUS_SCG3r 6890
#define PBLOCK_MISC_IP6_1_BUS_SCG4r 6891
#define PBLOCK_MISC_IP7_BUS_SCG0r 6892
#define PBLOCK_MISC_IP7_BUS_SCG1r 6893
#define PBLOCK_MISC_IP7_BUS_SCG2r 6894
#define PBLOCK_MISC_IP7_BUS_SCG3r 6895
#define PBLOCK_MISC_IP7_BUS_SCG4r 6896
#define PBLOCK_MISC_IP7_BUS_SCG5r 6897
#define PBLOCK_MISC_IP7_BUS_SCG6r 6898
#define PBLOCK_MISC_IP7_BUS_SCG7r 6899
#define PBLOCK_MISC_IP7_BYPASS_CONTROLr 6900
#define PBLOCK_MISC_IP8_0_BUS_SCG0r 6901
#define PBLOCK_MISC_IP8_0_BUS_SCG1r 6902
#define PBLOCK_MISC_IP8_0_BUS_SCG2r 6903
#define PBLOCK_MISC_IP8_0_BUS_SCG3r 6904
#define PBLOCK_MISC_IP8_0_BYPASS_CONTROLr 6905
#define PBLOCK_MISC_IP8_1_BUS_SCG0r 6906
#define PBLOCK_MISC_IP8_1_BUS_SCG1r 6907
#define PBLOCK_MISC_IP8_1_BUS_SCG2r 6908
#define PBLOCK_MISC_IP8_1_BUS_SCG3r 6909
#define PBLOCK_MISC_IP8_1_BUS_SCG4r 6910
#define PBLOCK_MISC_IP8_1_BUS_SCG5r 6911
#define PBLOCK_MISC_IP8_1_BUS_SCG6r 6912
#define PBLOCK_MISC_IP8_1_BUS_SCG7r 6913
#define PBLOCK_MISC_IP8_1_BUS_SCG8r 6914
#define PBLOCK_MISC_IP8_1_BUS_SCG9r 6915
#define PBLOCK_MISC_IP8_1_RAM_TMr 6916
#define PBLOCK_MISC_IP8_1_SER_CONTROL_PTHRU0r 6917
#define PBLOCK_MISC_IP8_1_SER_CONTROL_PTHRU1r 6918
#define PBLOCK_MISC_IP9_0_BUS_SCG0r 6919
#define PBLOCK_MISC_IP9_0_BUS_SCG1r 6920
#define PBLOCK_MISC_IP9_0_BUS_SCG2r 6921
#define PBLOCK_MISC_IP9_0_BUS_SCG3r 6922
#define PBLOCK_MISC_IP9_0_BYPASS_CONTROLr 6923
#define PBLOCK_MISC_IP9_1_BUS_SCG0r 6924
#define PBLOCK_MISC_IP9_1_BUS_SCG1r 6925
#define PBLOCK_MISC_IP9_1_BUS_SCG2r 6926
#define PBLOCK_MISC_IP9_1_BYPASS_CONTROLr 6927
#define PBLOCK_MISC_IP9_2_BUS_SCG0r 6928
#define PBLOCK_MISC_IP9_2_BUS_SCG1r 6929
#define PBLOCK_MISC_IP9_2_BUS_SCG2r 6930
#define PBLOCK_MISC_IP9_2_BUS_SCG3r 6931
#define PBLOCK_MISC_IP9_2_BUS_SCG4r 6932
#define PBLOCK_MISC_IP9_2_BUS_SCG5r 6933
#define PBLOCK_MISC_IP9_2_BUS_SCG6r 6934
#define PBLOCK_MISC_IP9_2_BUS_SCG7r 6935
#define PBLOCK_MISC_IP9_2_RAM_TMr 6936
#define PBLOCK_MISC_IP9_2_SER_CONTROL_PTHRU0r 6937
#define PBLOCK_MISC_IP9_2_SER_CONTROL_PTHRU1r 6938
#define PFC_COLLECTOR_DS_FIFOm 6939
#define PFC_COLLECTOR_DS_FIFO_SER_CONTROLr 6940
#define PFC_COLLECTOR_DS_FIFO_STATUSr 6941
#define PFC_COLLECTOR_ECC_STATUSr 6942
#define PFC_COLLECTOR_IDB_ENr 6943
#define PFC_COLLECTOR_INTR_ENABLEr 6944
#define PFC_COLLECTOR_INTR_STATUSr 6945
#define PFC_COLLECTOR_RAM_CONTROLr 6946
#define PFC_COLLECTOR_REF_TIME_CONTROLr 6947
#define PFC_COLLECTOR_RESETr 6948
#define PFC_COLLECTOR_SAMPLE_WINDOW_CONTROLr 6949
#define PORT_IF_SBS_CONTROLr 6950
#define PROT_SWT_BITP_PROFILEm 6951
#define PROT_SWT_BOTP_PROFILEm 6952
#define PROT_SWT_CTRL_PRE_SELm 6953
#define PROT_SWT_PROT_NHI_CONFIGr 6954
#define PROT_SWT_PROT_NHI_TABLEm 6955
#define PROT_SWT_PROT_NHI_TABLE_SER_CONTROLr 6956
#define PROT_SWT_RAM_TM_CONTROLr 6957
#define QOS_REMARKING_AUX_BOTP_PROFILEm 6958
#define QOS_REMARKING_CTRL_PRE_SELm 6959
#define QOS_REMARKING_ECN_MAP_TABLE_0m 6960
#define QOS_REMARKING_ECN_MAP_TABLE_0_SER_CONTROLr 6961
#define QOS_REMARKING_ECN_MAP_TABLE_1m 6962
#define QOS_REMARKING_ECN_MAP_TABLE_1_SER_CONTROLr 6963
#define QOS_REMARKING_ECN_MAP_TABLE_2m 6964
#define QOS_REMARKING_ECN_MAP_TABLE_2_SER_CONTROLr 6965
#define QOS_REMARKING_ECN_MAP_TABLE_3m 6966
#define QOS_REMARKING_ECN_MAP_TABLE_3_SER_CONTROLr 6967
#define QOS_REMARKING_ECN_MAP_TABLE_4m 6968
#define QOS_REMARKING_ECN_MAP_TABLE_4_SER_CONTROLr 6969
#define QOS_REMARKING_LTS_TCAMm 6970
#define QOS_REMARKING_LTS_TCAM_CAM_TM_CONTROLr 6971
#define QOS_REMARKING_LTS_TCAM_SER_CONTROLr 6972
#define QOS_REMARKING_MPLS_QOS_MAP_TABLE_0m 6973
#define QOS_REMARKING_MPLS_QOS_MAP_TABLE_0_SER_CONTROLr 6974
#define QOS_REMARKING_MPLS_QOS_MAP_TABLE_1m 6975
#define QOS_REMARKING_MPLS_QOS_MAP_TABLE_1_SER_CONTROLr 6976
#define QOS_REMARKING_QOS_MAP_TABLE_0m 6977
#define QOS_REMARKING_QOS_MAP_TABLE_0_SER_CONTROLr 6978
#define QOS_REMARKING_QOS_MAP_TABLE_1m 6979
#define QOS_REMARKING_QOS_MAP_TABLE_1_SER_CONTROLr 6980
#define QOS_REMARKING_QOS_MAP_TABLE_2m 6981
#define QOS_REMARKING_QOS_MAP_TABLE_2_SER_CONTROLr 6982
#define QOS_REMARKING_QOS_MAP_TABLE_3m 6983
#define QOS_REMARKING_QOS_MAP_TABLE_3_SER_CONTROLr 6984
#define QOS_REMARKING_QOS_MAP_TABLE_4m 6985
#define QOS_REMARKING_QOS_MAP_TABLE_4_SER_CONTROLr 6986
#define QOS_REMARKING_RAM_TM_CONTROLr 6987
#define QOS_REMARKING_TCAM_64X80X640_DTOP_CONTROLLER_0_BIST_CONFIGr 6988
#define QOS_REMARKING_TCAM_64X80X640_DTOP_CONTROLLER_0_BIST_DEBUGr 6989
#define QOS_REMARKING_TCAM_64X80X640_DTOP_CONTROLLER_0_BIST_STATUSr 6990
#define RANGE_MAP_BITP_PROFILEm 6991
#define RANGE_MAP_BOTP_PROFILEm 6992
#define RANGE_MAP_CTRL_PRE_SELm 6993
#define RANGE_MAP_PROFILE_0m 6994
#define RANGE_MAP_PROFILE_0_SER_CONTROLr 6995
#define RANGE_MAP_PROFILE_1m 6996
#define RANGE_MAP_PROFILE_1_SER_CONTROLr 6997
#define RANGE_MAP_RAM_TM_CONTROLr 6998
#define RDB0_BANK_0_0m 6999
#define RDB0_BANK_0_1m 7000
#define RDB0_BANK_0_2m 7001
#define RDB0_BANK_1_0m 7002
#define RDB0_BANK_1_1m 7003
#define RDB0_BANK_1_2m 7004
#define RDB0_BANK_2_0m 7005
#define RDB0_BANK_2_1m 7006
#define RDB0_BANK_2_2m 7007
#define RDB0_BANK_3_0m 7008
#define RDB0_BANK_3_1m 7009
#define RDB0_BANK_3_2m 7010
#define RDB0_CELLS_IN_USE_BANK_0r 7011
#define RDB0_CELLS_IN_USE_BANK_0_MAXr 7012
#define RDB0_CELLS_IN_USE_BANK_0_TRIGGERr 7013
#define RDB0_CELLS_IN_USE_BANK_1r 7014
#define RDB0_CELLS_IN_USE_BANK_1_MAXr 7015
#define RDB0_CELLS_IN_USE_BANK_1_TRIGGERr 7016
#define RDB0_CELLS_IN_USE_BANK_2r 7017
#define RDB0_CELLS_IN_USE_BANK_2_MAXr 7018
#define RDB0_CELLS_IN_USE_BANK_2_TRIGGERr 7019
#define RDB0_CELLS_IN_USE_BANK_3r 7020
#define RDB0_CELLS_IN_USE_BANK_3_MAXr 7021
#define RDB0_CELLS_IN_USE_BANK_3_TRIGGERr 7022
#define RDB0_CELLS_IN_USE_SKEWr 7023
#define RDB0_CELLS_IN_USE_SKEW_MAXr 7024
#define RDB0_CELLS_IN_USE_TOTALr 7025
#define RDB0_CELLS_IN_USE_TOTAL_MAXr 7026
#define RDB0_CELLS_IN_USE_TOTAL_TRIGGERr 7027
#define RDB0_CELLS_IN_USE_TRIGGER_CTRLr 7028
#define RDB0_CELm 7029
#define RDB0_CNTR_ENQ_ADMIT_CT_EP_CELr 7030
#define RDB0_CNTR_ENQ_ADMIT_CT_PKTr 7031
#define RDB0_CNTR_ENQ_ADMIT_CT_RDB_CELr 7032
#define RDB0_CNTR_ENQ_ADMIT_HI_EP_CELr 7033
#define RDB0_CNTR_ENQ_ADMIT_HI_PKTr 7034
#define RDB0_CNTR_ENQ_ADMIT_HI_RDB_CELr 7035
#define RDB0_CNTR_ENQ_ADMIT_LO_EP_CELr 7036
#define RDB0_CNTR_ENQ_ADMIT_LO_PKTr 7037
#define RDB0_CNTR_ENQ_ADMIT_LO_RDB_CELr 7038
#define RDB0_CNTR_ENQ_ADMIT_MID_EP_CELr 7039
#define RDB0_CNTR_ENQ_ADMIT_MID_PKTr 7040
#define RDB0_CNTR_ENQ_ADMIT_MID_RDB_CELr 7041
#define RDB0_CNTR_ENQ_DROP_CT_EP_CELr 7042
#define RDB0_CNTR_ENQ_DROP_CT_PKTr 7043
#define RDB0_CNTR_ENQ_DROP_CT_RDB_CELr 7044
#define RDB0_CNTR_ENQ_DROP_HI_EP_CELr 7045
#define RDB0_CNTR_ENQ_DROP_HI_PKTr 7046
#define RDB0_CNTR_ENQ_DROP_HI_RDB_CELr 7047
#define RDB0_CNTR_ENQ_DROP_LO_EP_CELr 7048
#define RDB0_CNTR_ENQ_DROP_LO_PKTr 7049
#define RDB0_CNTR_ENQ_DROP_LO_RDB_CELr 7050
#define RDB0_CNTR_ENQ_DROP_MID_EP_CELr 7051
#define RDB0_CNTR_ENQ_DROP_MID_PKTr 7052
#define RDB0_CNTR_ENQ_DROP_MID_RDB_CELr 7053
#define RDB0_CONTEXTm 7054
#define RDB0_CUT_THRU_CELL_COUNTr 7055
#define RDB0_CXT_ABm 7056
#define RDB0_CXT_CDm 7057
#define RDB0_DEQUEUE_CTRLr 7058
#define RDB0_DROP_STATEr 7059
#define RDB0_ECC_STATUS_BANK_0r 7060
#define RDB0_ECC_STATUS_BANK_1r 7061
#define RDB0_ECC_STATUS_BANK_2r 7062
#define RDB0_ECC_STATUS_BANK_3r 7063
#define RDB0_ECC_STATUS_CELr 7064
#define RDB0_ECC_STATUS_CXT_ABr 7065
#define RDB0_ECC_STATUS_CXT_CDr 7066
#define RDB0_ECC_STATUS_FCP_0r 7067
#define RDB0_ECC_STATUS_FCP_1r 7068
#define RDB0_ECC_STATUS_FCP_2r 7069
#define RDB0_ECC_STATUS_FCP_3r 7070
#define RDB0_ECC_STATUS_PKTr 7071
#define RDB0_FCP_0m 7072
#define RDB0_FCP_1m 7073
#define RDB0_FCP_2m 7074
#define RDB0_FCP_3m 7075
#define RDB0_FCP_BUF_0r 7076
#define RDB0_FCP_BUF_1r 7077
#define RDB0_FCP_BUF_2r 7078
#define RDB0_FCP_BUF_3r 7079
#define RDB0_FCP_PTRS_0r 7080
#define RDB0_FCP_PTRS_1r 7081
#define RDB0_FCP_PTRS_2r 7082
#define RDB0_FCP_PTRS_3r 7083
#define RDB0_FCP_SDW_0r 7084
#define RDB0_FCP_SDW_1r 7085
#define RDB0_FCP_SDW_2r 7086
#define RDB0_FCP_SDW_3r 7087
#define RDB0_FIRST_PASSr 7088
#define RDB0_FORCE_EOP_AND_STOP_ENABLEr 7089
#define RDB0_INTR_ENABLEr 7090
#define RDB0_INTR_STATUSr 7091
#define RDB0_IP_STATUSr 7092
#define RDB0_OUTPUT_QUEUEr 7093
#define RDB0_PKTm 7094
#define RDB0_PKT_STATEr 7095
#define RDB0_PURGE_QUEUEr 7096
#define RDB0_QUEUEm 7097
#define RDB0_RESERVED_CELLSr 7098
#define RDB0_RX_ENABLE_0r 7099
#define RDB0_RX_ENABLE_10r 7100
#define RDB0_RX_ENABLE_11r 7101
#define RDB0_RX_ENABLE_12r 7102
#define RDB0_RX_ENABLE_13r 7103
#define RDB0_RX_ENABLE_14r 7104
#define RDB0_RX_ENABLE_15r 7105
#define RDB0_RX_ENABLE_16r 7106
#define RDB0_RX_ENABLE_17r 7107
#define RDB0_RX_ENABLE_18r 7108
#define RDB0_RX_ENABLE_19r 7109
#define RDB0_RX_ENABLE_1r 7110
#define RDB0_RX_ENABLE_2r 7111
#define RDB0_RX_ENABLE_3r 7112
#define RDB0_RX_ENABLE_4r 7113
#define RDB0_RX_ENABLE_5r 7114
#define RDB0_RX_ENABLE_6r 7115
#define RDB0_RX_ENABLE_7r 7116
#define RDB0_RX_ENABLE_8r 7117
#define RDB0_RX_ENABLE_9r 7118
#define RDB0_SER_CONTROLr 7119
#define RDB0_SER_SEC_INTRr 7120
#define RDB0_THRESHOLD_HIr 7121
#define RDB0_THRESHOLD_LOr 7122
#define RDB0_THRESHOLD_MIDr 7123
#define RDB1_BANK_0_0m 7124
#define RDB1_BANK_0_1m 7125
#define RDB1_BANK_0_2m 7126
#define RDB1_BANK_1_0m 7127
#define RDB1_BANK_1_1m 7128
#define RDB1_BANK_1_2m 7129
#define RDB1_BANK_2_0m 7130
#define RDB1_BANK_2_1m 7131
#define RDB1_BANK_2_2m 7132
#define RDB1_BANK_3_0m 7133
#define RDB1_BANK_3_1m 7134
#define RDB1_BANK_3_2m 7135
#define RDB1_CELLS_IN_USE_BANK_0r 7136
#define RDB1_CELLS_IN_USE_BANK_0_MAXr 7137
#define RDB1_CELLS_IN_USE_BANK_0_TRIGGERr 7138
#define RDB1_CELLS_IN_USE_BANK_1r 7139
#define RDB1_CELLS_IN_USE_BANK_1_MAXr 7140
#define RDB1_CELLS_IN_USE_BANK_1_TRIGGERr 7141
#define RDB1_CELLS_IN_USE_BANK_2r 7142
#define RDB1_CELLS_IN_USE_BANK_2_MAXr 7143
#define RDB1_CELLS_IN_USE_BANK_2_TRIGGERr 7144
#define RDB1_CELLS_IN_USE_BANK_3r 7145
#define RDB1_CELLS_IN_USE_BANK_3_MAXr 7146
#define RDB1_CELLS_IN_USE_BANK_3_TRIGGERr 7147
#define RDB1_CELLS_IN_USE_SKEWr 7148
#define RDB1_CELLS_IN_USE_SKEW_MAXr 7149
#define RDB1_CELLS_IN_USE_TOTALr 7150
#define RDB1_CELLS_IN_USE_TOTAL_MAXr 7151
#define RDB1_CELLS_IN_USE_TOTAL_TRIGGERr 7152
#define RDB1_CELLS_IN_USE_TRIGGER_CTRLr 7153
#define RDB1_CELm 7154
#define RDB1_CNTR_ENQ_ADMIT_CT_EP_CELr 7155
#define RDB1_CNTR_ENQ_ADMIT_CT_PKTr 7156
#define RDB1_CNTR_ENQ_ADMIT_CT_RDB_CELr 7157
#define RDB1_CNTR_ENQ_ADMIT_HI_EP_CELr 7158
#define RDB1_CNTR_ENQ_ADMIT_HI_PKTr 7159
#define RDB1_CNTR_ENQ_ADMIT_HI_RDB_CELr 7160
#define RDB1_CNTR_ENQ_ADMIT_LO_EP_CELr 7161
#define RDB1_CNTR_ENQ_ADMIT_LO_PKTr 7162
#define RDB1_CNTR_ENQ_ADMIT_LO_RDB_CELr 7163
#define RDB1_CNTR_ENQ_ADMIT_MID_EP_CELr 7164
#define RDB1_CNTR_ENQ_ADMIT_MID_PKTr 7165
#define RDB1_CNTR_ENQ_ADMIT_MID_RDB_CELr 7166
#define RDB1_CNTR_ENQ_DROP_CT_EP_CELr 7167
#define RDB1_CNTR_ENQ_DROP_CT_PKTr 7168
#define RDB1_CNTR_ENQ_DROP_CT_RDB_CELr 7169
#define RDB1_CNTR_ENQ_DROP_HI_EP_CELr 7170
#define RDB1_CNTR_ENQ_DROP_HI_PKTr 7171
#define RDB1_CNTR_ENQ_DROP_HI_RDB_CELr 7172
#define RDB1_CNTR_ENQ_DROP_LO_EP_CELr 7173
#define RDB1_CNTR_ENQ_DROP_LO_PKTr 7174
#define RDB1_CNTR_ENQ_DROP_LO_RDB_CELr 7175
#define RDB1_CNTR_ENQ_DROP_MID_EP_CELr 7176
#define RDB1_CNTR_ENQ_DROP_MID_PKTr 7177
#define RDB1_CNTR_ENQ_DROP_MID_RDB_CELr 7178
#define RDB1_CONTEXTm 7179
#define RDB1_CUT_THRU_CELL_COUNTr 7180
#define RDB1_CXT_ABm 7181
#define RDB1_CXT_CDm 7182
#define RDB1_DEQUEUE_CTRLr 7183
#define RDB1_DROP_STATEr 7184
#define RDB1_ECC_STATUS_BANK_0r 7185
#define RDB1_ECC_STATUS_BANK_1r 7186
#define RDB1_ECC_STATUS_BANK_2r 7187
#define RDB1_ECC_STATUS_BANK_3r 7188
#define RDB1_ECC_STATUS_CELr 7189
#define RDB1_ECC_STATUS_CXT_ABr 7190
#define RDB1_ECC_STATUS_CXT_CDr 7191
#define RDB1_ECC_STATUS_FCP_0r 7192
#define RDB1_ECC_STATUS_FCP_1r 7193
#define RDB1_ECC_STATUS_FCP_2r 7194
#define RDB1_ECC_STATUS_FCP_3r 7195
#define RDB1_ECC_STATUS_PKTr 7196
#define RDB1_FCP_0m 7197
#define RDB1_FCP_1m 7198
#define RDB1_FCP_2m 7199
#define RDB1_FCP_3m 7200
#define RDB1_FCP_BUF_0r 7201
#define RDB1_FCP_BUF_1r 7202
#define RDB1_FCP_BUF_2r 7203
#define RDB1_FCP_BUF_3r 7204
#define RDB1_FCP_PTRS_0r 7205
#define RDB1_FCP_PTRS_1r 7206
#define RDB1_FCP_PTRS_2r 7207
#define RDB1_FCP_PTRS_3r 7208
#define RDB1_FCP_SDW_0r 7209
#define RDB1_FCP_SDW_1r 7210
#define RDB1_FCP_SDW_2r 7211
#define RDB1_FCP_SDW_3r 7212
#define RDB1_FIRST_PASSr 7213
#define RDB1_FORCE_EOP_AND_STOP_ENABLEr 7214
#define RDB1_INTR_ENABLEr 7215
#define RDB1_INTR_STATUSr 7216
#define RDB1_IP_STATUSr 7217
#define RDB1_OUTPUT_QUEUEr 7218
#define RDB1_PKTm 7219
#define RDB1_PKT_STATEr 7220
#define RDB1_PURGE_QUEUEr 7221
#define RDB1_QUEUEm 7222
#define RDB1_RESERVED_CELLSr 7223
#define RDB1_RX_ENABLE_0r 7224
#define RDB1_RX_ENABLE_10r 7225
#define RDB1_RX_ENABLE_11r 7226
#define RDB1_RX_ENABLE_12r 7227
#define RDB1_RX_ENABLE_13r 7228
#define RDB1_RX_ENABLE_14r 7229
#define RDB1_RX_ENABLE_15r 7230
#define RDB1_RX_ENABLE_16r 7231
#define RDB1_RX_ENABLE_17r 7232
#define RDB1_RX_ENABLE_18r 7233
#define RDB1_RX_ENABLE_19r 7234
#define RDB1_RX_ENABLE_1r 7235
#define RDB1_RX_ENABLE_2r 7236
#define RDB1_RX_ENABLE_3r 7237
#define RDB1_RX_ENABLE_4r 7238
#define RDB1_RX_ENABLE_5r 7239
#define RDB1_RX_ENABLE_6r 7240
#define RDB1_RX_ENABLE_7r 7241
#define RDB1_RX_ENABLE_8r 7242
#define RDB1_RX_ENABLE_9r 7243
#define RDB1_SER_CONTROLr 7244
#define RDB1_SER_SEC_INTRr 7245
#define RDB1_THRESHOLD_HIr 7246
#define RDB1_THRESHOLD_LOr 7247
#define RDB1_THRESHOLD_MIDr 7248
#define RDB_ALIGNER_STATUSr 7249
#define RDB_CNTR_DEQ_ADMIT_CTC_IP_CELr 7250
#define RDB_CNTR_DEQ_ADMIT_CTC_IP_PKTr 7251
#define RDB_CNTR_DEQ_ADMIT_IP_CELr 7252
#define RDB_CNTR_DEQ_ADMIT_IP_PKTr 7253
#define RDB_CNTR_DEQ_ADMIT_RDB_CELr 7254
#define RDB_CNTR_DEQ_ADMIT_REDIR_IP_CELr 7255
#define RDB_CNTR_DEQ_ADMIT_REDIR_IP_PKTr 7256
#define RDB_CNTR_DEQ_DROP_IP_CELr 7257
#define RDB_CNTR_DEQ_DROP_IP_PKTr 7258
#define RDB_DMA_NIH_0r 7259
#define RDB_DMA_NIH_1r 7260
#define RDB_DMA_NIH_MASK_0r 7261
#define RDB_DMA_NIH_MASK_1r 7262
#define RDB_ENABLEr 7263
#define RDB_FORCE_EOP_AND_STOPr 7264
#define RDB_IP_CREDIT_COUNTERr 7265
#define RDB_IP_STATUSr 7266
#define RDB_PTR_STATUSr 7267
#define RDB_SBS_CONTROLr 7268
#define RDB_STATUSr 7269
#define RDB_TM_BANKr 7270
#define RDB_TM_CELr 7271
#define RDB_TM_CXT_ABr 7272
#define RDB_TM_CXT_CDr 7273
#define RDB_TM_FCPr 7274
#define RDB_TM_PKTr 7275
#define RNG_EFSL20_BOTP_PROFILEm 7276
#define RNG_EFSL20_LFSRr 7277
#define RNG_EFSL20_PROFILEm 7278
#define RNG_EFSL30_BOTP_PROFILEm 7279
#define RNG_EFSL30_LFSRr 7280
#define RNG_EFSL30_PROFILEm 7281
#define RNG_IDEV_CONFIG_BOTP_PROFILEm 7282
#define RNG_IDEV_CONFIG_LFSRr 7283
#define RNG_IDEV_CONFIG_PROFILEm 7284
#define RNG_IFSL100_BOTP_PROFILEm 7285
#define RNG_IFSL100_LFSRr 7286
#define RNG_IFSL100_PROFILEm 7287
#define RNG_IFSL140_BOTP_PROFILEm 7288
#define RNG_IFSL140_LFSRr 7289
#define RNG_IFSL140_PROFILEm 7290
#define RNG_IFSL40_BOTP_PROFILEm 7291
#define RNG_IFSL40_LFSRr 7292
#define RNG_IFSL40_PROFILEm 7293
#define RNG_IFSL70_BOTP_PROFILEm 7294
#define RNG_IFSL70_LFSRr 7295
#define RNG_IFSL70_PROFILEm 7296
#define RNG_IFSL90_BOTP_PROFILEm 7297
#define RNG_IFSL90_LFSRr 7298
#define RNG_IFSL90_PROFILEm 7299
#define RX_LKUP_1588_MEM_MPP0m 7300
#define RX_LKUP_1588_MEM_MPP1m 7301
#define SBS_CONTROLr 7302
#define SC_CAM_BIST_CONFIGr 7303
#define SC_CAM_BIST_DEBUGr 7304
#define SC_CAM_BIST_STATUSr 7305
#define SC_MAP_TABLEm 7306
#define SPEED_ID_TABLEm 7307
#define SPEED_PRIORITY_MAP_TBLm 7308
#define SP_CAM_BIST_CONFIGr 7309
#define SP_CAM_BIST_DEBUGr 7310
#define SP_CAM_BIST_STATUSr 7311
#define SUB_PORT_MAP_TABLEm 7312
#define SUB_PORT_POLICY_TABLEm 7313
#define THDI_BST_TRIGGER_STATUS_32r 7314
#define THD_MISC_CONTROL1r 7315
#define THD_MISC_CONTROLr 7316
#define TOP_AVS_CTRLr 7317
#define TOP_AVS_INTR_STATUSr 7318
#define TOP_BS_PLL0_CTRL_0r 7319
#define TOP_BS_PLL0_CTRL_1r 7320
#define TOP_BS_PLL0_CTRL_2r 7321
#define TOP_BS_PLL0_CTRL_3r 7322
#define TOP_BS_PLL0_CTRL_4r 7323
#define TOP_BS_PLL0_STATUSr 7324
#define TOP_BS_PLL1_CTRL_0r 7325
#define TOP_BS_PLL1_CTRL_1r 7326
#define TOP_BS_PLL1_CTRL_2r 7327
#define TOP_BS_PLL1_CTRL_3r 7328
#define TOP_BS_PLL1_CTRL_4r 7329
#define TOP_BS_PLL1_STATUSr 7330
#define TOP_BS_PLL_CTRL_0r 7331
#define TOP_BS_PLL_CTRL_1r 7332
#define TOP_BS_PLL_CTRL_2r 7333
#define TOP_BS_PLL_CTRL_3r 7334
#define TOP_BS_PLL_CTRL_4r 7335
#define TOP_BS_PLL_STATUSr 7336
#define TOP_CLOCKING_ENFORCE_REGr 7337
#define TOP_CORE_PLL_CTRL_0r 7338
#define TOP_CORE_PLL_CTRL_1r 7339
#define TOP_CORE_PLL_CTRL_2r 7340
#define TOP_CORE_PLL_CTRL_3r 7341
#define TOP_CORE_PLL_CTRL_4r 7342
#define TOP_CORE_PLL_STATUSr 7343
#define TOP_CPU2TAP_DMA_CMD_MEMm 7344
#define TOP_CPU2TAP_DMA_CMD_MEM_CONTROLr 7345
#define TOP_CPU2TAP_DMA_CMD_MEM_STATUSr 7346
#define TOP_CPU2TAP_DMA_MEMORY_DEBUG_STATUSr 7347
#define TOP_CPU2TAP_DMA_MEM_DEBUG_CONTROLr 7348
#define TOP_CPU2TAP_DMA_RESULT_ERROR_MEMm 7349
#define TOP_CPU2TAP_MEM_TMr 7350
#define TOP_DEV_REV_IDr 7351
#define TOP_FUNC_DEBUG_STATUS_0r 7352
#define TOP_FUNC_DEBUG_STATUS_1r 7353
#define TOP_FUNC_DEBUG_STATUS_SELr 7354
#define TOP_HW_TAP_CONTROLr 7355
#define TOP_HW_TAP_MEM_DEBUGr 7356
#define TOP_HW_TAP_MEM_ECC_CTRL_0r 7357
#define TOP_HW_TAP_MEM_ECC_CTRL_1r 7358
#define TOP_HW_TAP_MEM_ECC_STATUSr 7359
#define TOP_HW_TAP_READ_VALID_DEBUG_STATUSr 7360
#define TOP_INT_REV_ID_REGr 7361
#define TOP_IPROC_PLL_CTRL_0r 7362
#define TOP_IPROC_PLL_CTRL_1r 7363
#define TOP_IPROC_PLL_CTRL_2r 7364
#define TOP_IPROC_PLL_CTRL_3r 7365
#define TOP_IPROC_PLL_CTRL_4r 7366
#define TOP_IPROC_PLL_CTRL_5r 7367
#define TOP_IPROC_PLL_STATUSr 7368
#define TOP_L1_RCVD_CLK_VALID_STATUS_0r 7369
#define TOP_L1_RCVD_CLK_VALID_STATUS_1r 7370
#define TOP_L1_RCVD_CLK_VALID_STATUS_2r 7371
#define TOP_L1_RCVD_CLK_VALID_STATUS_3r 7372
#define TOP_MACSEC_CTRL0r 7373
#define TOP_MISC_CONTROLr 7374
#define TOP_MISC_CONTROL_1r 7375
#define TOP_MISC_CONTROL_2r 7376
#define TOP_MISC_STATUSr 7377
#define TOP_MS_PLL_CTRL_0r 7378
#define TOP_MS_PLL_CTRL_1r 7379
#define TOP_MS_PLL_CTRL_2r 7380
#define TOP_MS_PLL_CTRL_3r 7381
#define TOP_MS_PLL_CTRL_4r 7382
#define TOP_MS_PLL_STATUSr 7383
#define TOP_OSC_COUNT_STATr 7384
#define TOP_PLLS_CMN_CTRL_0r 7385
#define TOP_PLLS_CMN_CTRL_1r 7386
#define TOP_PP_PLL_CTRL_0r 7387
#define TOP_PP_PLL_CTRL_1r 7388
#define TOP_PP_PLL_CTRL_2r 7389
#define TOP_PP_PLL_CTRL_3r 7390
#define TOP_PP_PLL_CTRL_4r 7391
#define TOP_PP_PLL_STATUSr 7392
#define TOP_PVTMON_0_CTRL_0r 7393
#define TOP_PVTMON_0_CTRL_1r 7394
#define TOP_PVTMON_0_HW_RST_THRESHOLDr 7395
#define TOP_PVTMON_0_INTR_THRESHOLDr 7396
#define TOP_PVTMON_0_RESULT_0r 7397
#define TOP_PVTMON_0_RESULT_1r 7398
#define TOP_PVTMON_1_CTRL_0r 7399
#define TOP_PVTMON_1_CTRL_1r 7400
#define TOP_PVTMON_1_HW_RST_THRESHOLDr 7401
#define TOP_PVTMON_1_INTR_THRESHOLDr 7402
#define TOP_PVTMON_1_RESULT_0r 7403
#define TOP_PVTMON_1_RESULT_1r 7404
#define TOP_PVTMON_2_CTRL_0r 7405
#define TOP_PVTMON_2_CTRL_1r 7406
#define TOP_PVTMON_2_HW_RST_THRESHOLDr 7407
#define TOP_PVTMON_2_INTR_THRESHOLDr 7408
#define TOP_PVTMON_2_RESULT_0r 7409
#define TOP_PVTMON_2_RESULT_1r 7410
#define TOP_PVTMON_3_CTRL_0r 7411
#define TOP_PVTMON_3_CTRL_1r 7412
#define TOP_PVTMON_3_HW_RST_THRESHOLDr 7413
#define TOP_PVTMON_3_INTR_THRESHOLDr 7414
#define TOP_PVTMON_3_RESULT_0r 7415
#define TOP_PVTMON_3_RESULT_1r 7416
#define TOP_PVTMON_4_CTRL_0r 7417
#define TOP_PVTMON_4_CTRL_1r 7418
#define TOP_PVTMON_4_HW_RST_THRESHOLDr 7419
#define TOP_PVTMON_4_INTR_THRESHOLDr 7420
#define TOP_PVTMON_4_RESULT_0r 7421
#define TOP_PVTMON_4_RESULT_1r 7422
#define TOP_PVTMON_5_CTRL_0r 7423
#define TOP_PVTMON_5_CTRL_1r 7424
#define TOP_PVTMON_5_HW_RST_THRESHOLDr 7425
#define TOP_PVTMON_5_INTR_THRESHOLDr 7426
#define TOP_PVTMON_5_RESULT_0r 7427
#define TOP_PVTMON_5_RESULT_1r 7428
#define TOP_PVTMON_6_CTRL_0r 7429
#define TOP_PVTMON_6_CTRL_1r 7430
#define TOP_PVTMON_6_HW_RST_THRESHOLDr 7431
#define TOP_PVTMON_6_INTR_THRESHOLDr 7432
#define TOP_PVTMON_6_RESULT_0r 7433
#define TOP_PVTMON_6_RESULT_1r 7434
#define TOP_PVTMON_7_CTRL_0r 7435
#define TOP_PVTMON_7_CTRL_1r 7436
#define TOP_PVTMON_7_HW_RST_THRESHOLDr 7437
#define TOP_PVTMON_7_INTR_THRESHOLDr 7438
#define TOP_PVTMON_7_RESULT_0r 7439
#define TOP_PVTMON_7_RESULT_1r 7440
#define TOP_PVTMON_8_CTRL_0r 7441
#define TOP_PVTMON_8_CTRL_1r 7442
#define TOP_PVTMON_8_HW_RST_THRESHOLDr 7443
#define TOP_PVTMON_8_INTR_THRESHOLDr 7444
#define TOP_PVTMON_8_RESULT_0r 7445
#define TOP_PVTMON_8_RESULT_1r 7446
#define TOP_PVTMON_9_HW_RST_THRESHOLDr 7447
#define TOP_PVTMON_9_INTR_THRESHOLDr 7448
#define TOP_PVTMON_9_RESULT_0r 7449
#define TOP_PVTMON_9_RESULT_1r 7450
#define TOP_PVTMON_CTRL_0r 7451
#define TOP_PVTMON_CTRL_1r 7452
#define TOP_PVTMON_HW_RST_STATUSr 7453
#define TOP_PVTMON_HW_RST_THRESHOLDr 7454
#define TOP_PVTMON_INTR_MASK_0r 7455
#define TOP_PVTMON_INTR_STATUS_0r 7456
#define TOP_PVTMON_INTR_THRESHOLDr 7457
#define TOP_PVTMON_RESULT_0r 7458
#define TOP_PVTMON_RESULT_1r 7459
#define TOP_RESCAL_0_CONTROLr 7460
#define TOP_RESCAL_0_STATUS_0r 7461
#define TOP_RESCAL_0_STATUS_1r 7462
#define TOP_RESCAL_1_CONTROLr 7463
#define TOP_RESCAL_1_STATUS_0r 7464
#define TOP_RESCAL_1_STATUS_1r 7465
#define TOP_RESCAL_2_CONTROLr 7466
#define TOP_RESCAL_2_STATUS_0r 7467
#define TOP_RESCAL_2_STATUS_1r 7468
#define TOP_RESCAL_3_CONTROLr 7469
#define TOP_RESCAL_3_STATUS_0r 7470
#define TOP_RESCAL_3_STATUS_1r 7471
#define TOP_RESCAL_4_CONTROLr 7472
#define TOP_RESCAL_4_STATUS_0r 7473
#define TOP_RESCAL_4_STATUS_1r 7474
#define TOP_RESCAL_CONTROLr 7475
#define TOP_RING_OSC_CTRLr 7476
#define TOP_SOFT_RESET_REGr 7477
#define TOP_SOFT_RESET_REG_2r 7478
#define TOP_SOFT_RESET_REG_3r 7479
#define TOP_SWITCH_FEATURE_ENABLEr 7480
#define TOP_SYNCE_CTRLr 7481
#define TOP_TAP_CONTROLr 7482
#define TOP_TLB_CONTROLr 7483
#define TOP_TLB_CONTROL_1r 7484
#define TOP_TLB_CONTROL_2r 7485
#define TOP_TLB_CONTROL_3r 7486
#define TOP_TLB_CONTROL_STATUSr 7487
#define TOP_TMON_CHANNELS_CTRL_0r 7488
#define TOP_TMON_CHANNELS_CTRL_1r 7489
#define TOP_TSC_DISABLE_STATUSr 7490
#define TOP_TSC_ENABLEr 7491
#define TOP_TSC_ENABLE_1r 7492
#define TOP_TS_PLL_CTRL_0r 7493
#define TOP_TS_PLL_CTRL_1r 7494
#define TOP_TS_PLL_CTRL_2r 7495
#define TOP_TS_PLL_CTRL_3r 7496
#define TOP_TS_PLL_CTRL_4r 7497
#define TOP_TS_PLL_CTRL_5r 7498
#define TOP_TS_PLL_STATUSr 7499
#define TOP_UC_TAP_CONTROLr 7500
#define TOP_UC_TAP_READ_DATAr 7501
#define TOP_UC_TAP_WRITE_DATAr 7502
#define TOP_UPI_CTRL_0r 7503
#define TOP_UPI_CTRL_1r 7504
#define TOP_UPI_STATUS_0r 7505
#define TOP_UPI_STATUS_10r 7506
#define TOP_UPI_STATUS_11r 7507
#define TOP_UPI_STATUS_12r 7508
#define TOP_UPI_STATUS_13r 7509
#define TOP_UPI_STATUS_14r 7510
#define TOP_UPI_STATUS_15r 7511
#define TOP_UPI_STATUS_16r 7512
#define TOP_UPI_STATUS_17r 7513
#define TOP_UPI_STATUS_18r 7514
#define TOP_UPI_STATUS_19r 7515
#define TOP_UPI_STATUS_1r 7516
#define TOP_UPI_STATUS_20r 7517
#define TOP_UPI_STATUS_21r 7518
#define TOP_UPI_STATUS_22r 7519
#define TOP_UPI_STATUS_2r 7520
#define TOP_UPI_STATUS_3r 7521
#define TOP_UPI_STATUS_4r 7522
#define TOP_UPI_STATUS_5r 7523
#define TOP_UPI_STATUS_6r 7524
#define TOP_UPI_STATUS_7r 7525
#define TOP_UPI_STATUS_8r 7526
#define TOP_UPI_STATUS_9r 7527
#define TX_LKUP_1588_MEM_MPP0m 7528
#define TX_LKUP_1588_MEM_MPP1m 7529
#define TX_TWOSTEP_1588_TSm 7530
#define UFT_PDD_LANE_MUX_CONTROLr 7531
#define UM_TABLEm 7532
#define URPF_AUX_BOTP_PROFILEm 7533
#define URPF_BITP_PROFILEm 7534
#define URPF_BOTP_PROFILEm 7535
#define XLMAC_CLEAR_ECC_STATUSr 7536
#define XLMAC_CLEAR_FIFO_STATUSr 7537
#define XLMAC_CLEAR_RX_LSS_STATUSr 7538
#define XLMAC_CTRLr 7539
#define XLMAC_E2ECC_DATA_HDR_0r 7540
#define XLMAC_E2ECC_DATA_HDR_1r 7541
#define XLMAC_E2ECC_MODULE_HDR_0r 7542
#define XLMAC_E2ECC_MODULE_HDR_1r 7543
#define XLMAC_E2EFC_DATA_HDR_0r 7544
#define XLMAC_E2EFC_DATA_HDR_1r 7545
#define XLMAC_E2EFC_MODULE_HDR_0r 7546
#define XLMAC_E2EFC_MODULE_HDR_1r 7547
#define XLMAC_E2E_CTRLr 7548
#define XLMAC_ECC_CTRLr 7549
#define XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr 7550
#define XLMAC_ECC_FORCE_SINGLE_BIT_ERRr 7551
#define XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr 7552
#define XLMAC_EEE_CTRLr 7553
#define XLMAC_EEE_TIMERSr 7554
#define XLMAC_FIFO_STATUSr 7555
#define XLMAC_GMII_EEE_CTRLr 7556
#define XLMAC_HIGIG_HDR_0r 7557
#define XLMAC_HIGIG_HDR_1r 7558
#define XLMAC_INTR_ENABLEr 7559
#define XLMAC_INTR_STATUSr 7560
#define XLMAC_LAG_FAILOVER_STATUSr 7561
#define XLMAC_LLFC_CTRLr 7562
#define XLMAC_MEM_CTRLr 7563
#define XLMAC_MODEr 7564
#define XLMAC_PAUSE_CTRLr 7565
#define XLMAC_PFC_CTRLr 7566
#define XLMAC_PFC_DAr 7567
#define XLMAC_PFC_OPCODEr 7568
#define XLMAC_PFC_TYPEr 7569
#define XLMAC_RX_CDC_ECC_STATUSr 7570
#define XLMAC_RX_CTRLr 7571
#define XLMAC_RX_LLFC_MSG_FIELDSr 7572
#define XLMAC_RX_LSS_CTRLr 7573
#define XLMAC_RX_LSS_STATUSr 7574
#define XLMAC_RX_MAC_SAr 7575
#define XLMAC_RX_MAX_SIZEr 7576
#define XLMAC_RX_VLAN_TAGr 7577
#define XLMAC_SPARE0r 7578
#define XLMAC_SPARE1r 7579
#define XLMAC_TIMESTAMP_ADJUSTr 7580
#define XLMAC_TIMESTAMP_BYTE_ADJUSTr 7581
#define XLMAC_TXFIFO_CELL_CNTr 7582
#define XLMAC_TXFIFO_CELL_REQ_CNTr 7583
#define XLMAC_TX_CDC_ECC_STATUSr 7584
#define XLMAC_TX_CRC_CORRUPT_CTRLr 7585
#define XLMAC_TX_CTRLr 7586
#define XLMAC_TX_LLFC_MSG_FIELDSr 7587
#define XLMAC_TX_MAC_SAr 7588
#define XLMAC_TX_TIMESTAMP_FIFO_DATAr 7589
#define XLMAC_TX_TIMESTAMP_FIFO_STATUSr 7590
#define XLMAC_VERSION_IDr 7591
#define XLMIB_R1023r 7592
#define XLMIB_R127r 7593
#define XLMIB_R1518r 7594
#define XLMIB_R16383r 7595
#define XLMIB_R2047r 7596
#define XLMIB_R255r 7597
#define XLMIB_R4095r 7598
#define XLMIB_R511r 7599
#define XLMIB_R64r 7600
#define XLMIB_R9216r 7601
#define XLMIB_RALNr 7602
#define XLMIB_RBCAr 7603
#define XLMIB_RBYTr 7604
#define XLMIB_RDVLNr 7605
#define XLMIB_RERPKTr 7606
#define XLMIB_RFCRr 7607
#define XLMIB_RFCSr 7608
#define XLMIB_RFLRr 7609
#define XLMIB_RFRGr 7610
#define XLMIB_RJBRr 7611
#define XLMIB_RMCAr 7612
#define XLMIB_RMCRCr 7613
#define XLMIB_RMGVr 7614
#define XLMIB_RMTUEr 7615
#define XLMIB_ROVRr 7616
#define XLMIB_RPFC0r 7617
#define XLMIB_RPFC1r 7618
#define XLMIB_RPFC2r 7619
#define XLMIB_RPFC3r 7620
#define XLMIB_RPFC4r 7621
#define XLMIB_RPFC5r 7622
#define XLMIB_RPFC6r 7623
#define XLMIB_RPFC7r 7624
#define XLMIB_RPFCOFF0r 7625
#define XLMIB_RPFCOFF1r 7626
#define XLMIB_RPFCOFF2r 7627
#define XLMIB_RPFCOFF3r 7628
#define XLMIB_RPFCOFF4r 7629
#define XLMIB_RPFCOFF5r 7630
#define XLMIB_RPFCOFF6r 7631
#define XLMIB_RPFCOFF7r 7632
#define XLMIB_RPKTr 7633
#define XLMIB_RPOKr 7634
#define XLMIB_RPRMr 7635
#define XLMIB_RPROG0r 7636
#define XLMIB_RPROG1r 7637
#define XLMIB_RPROG2r 7638
#define XLMIB_RPROG3r 7639
#define XLMIB_RRBYTr 7640
#define XLMIB_RRPKTr 7641
#define XLMIB_RSCHCRCr 7642
#define XLMIB_RTRFUr 7643
#define XLMIB_RUCAr 7644
#define XLMIB_RUNDr 7645
#define XLMIB_RVLNr 7646
#define XLMIB_RXCFr 7647
#define XLMIB_RXPFr 7648
#define XLMIB_RXPPr 7649
#define XLMIB_RXUDAr 7650
#define XLMIB_RXUOr 7651
#define XLMIB_RXWSAr 7652
#define XLMIB_RX_EEE_LPI_DURATION_COUNTERr 7653
#define XLMIB_RX_EEE_LPI_EVENT_COUNTERr 7654
#define XLMIB_RX_HCFC_COUNTERr 7655
#define XLMIB_RX_HCFC_CRC_COUNTERr 7656
#define XLMIB_RX_LLFC_CRC_COUNTERr 7657
#define XLMIB_RX_LLFC_LOG_COUNTERr 7658
#define XLMIB_RX_LLFC_PHY_COUNTERr 7659
#define XLMIB_T1023r 7660
#define XLMIB_T127r 7661
#define XLMIB_T1518r 7662
#define XLMIB_T16383r 7663
#define XLMIB_T2047r 7664
#define XLMIB_T255r 7665
#define XLMIB_T4095r 7666
#define XLMIB_T511r 7667
#define XLMIB_T64r 7668
#define XLMIB_T9216r 7669
#define XLMIB_TBCAr 7670
#define XLMIB_TBYTr 7671
#define XLMIB_TDFRr 7672
#define XLMIB_TDVLNr 7673
#define XLMIB_TEDFr 7674
#define XLMIB_TERRr 7675
#define XLMIB_TFCSr 7676
#define XLMIB_TFRGr 7677
#define XLMIB_TJBRr 7678
#define XLMIB_TLCLr 7679
#define XLMIB_TMCAr 7680
#define XLMIB_TMCLr 7681
#define XLMIB_TMGVr 7682
#define XLMIB_TNCLr 7683
#define XLMIB_TOVRr 7684
#define XLMIB_TPFC0r 7685
#define XLMIB_TPFC1r 7686
#define XLMIB_TPFC2r 7687
#define XLMIB_TPFC3r 7688
#define XLMIB_TPFC4r 7689
#define XLMIB_TPFC5r 7690
#define XLMIB_TPFC6r 7691
#define XLMIB_TPFC7r 7692
#define XLMIB_TPFCOFF0r 7693
#define XLMIB_TPFCOFF1r 7694
#define XLMIB_TPFCOFF2r 7695
#define XLMIB_TPFCOFF3r 7696
#define XLMIB_TPFCOFF4r 7697
#define XLMIB_TPFCOFF5r 7698
#define XLMIB_TPFCOFF6r 7699
#define XLMIB_TPFCOFF7r 7700
#define XLMIB_TPKTr 7701
#define XLMIB_TPOKr 7702
#define XLMIB_TRPKTr 7703
#define XLMIB_TSCLr 7704
#define XLMIB_TSPARE0r 7705
#define XLMIB_TSPARE1r 7706
#define XLMIB_TSPARE2r 7707
#define XLMIB_TSPARE3r 7708
#define XLMIB_TUCAr 7709
#define XLMIB_TUFLr 7710
#define XLMIB_TVLNr 7711
#define XLMIB_TXCFr 7712
#define XLMIB_TXCLr 7713
#define XLMIB_TXPFr 7714
#define XLMIB_TXPPr 7715
#define XLMIB_TX_EEE_LPI_DURATION_COUNTERr 7716
#define XLMIB_TX_EEE_LPI_EVENT_COUNTERr 7717
#define XLMIB_TX_HCFC_COUNTERr 7718
#define XLMIB_TX_LLFC_LOG_COUNTERr 7719
#define XLMIB_XTHOLr 7720
#define XLPORT_CNTMAXSIZEr 7721
#define XLPORT_CONFIGr 7722
#define XLPORT_ECC_CONTROLr 7723
#define XLPORT_EEE_CLOCK_GATEr 7724
#define XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr 7725
#define XLPORT_EEE_COUNTER_MODEr 7726
#define XLPORT_EEE_DURATION_TIMER_PULSEr 7727
#define XLPORT_ENABLE_REGr 7728
#define XLPORT_FAULT_LINK_STATUSr 7729
#define XLPORT_FLOW_CONTROL_CONFIGr 7730
#define XLPORT_FORCE_DOUBLE_BIT_ERRORr 7731
#define XLPORT_FORCE_SINGLE_BIT_ERRORr 7732
#define XLPORT_GENERAL_SPARE1_REGr 7733
#define XLPORT_GENERAL_SPARE2_REGr 7734
#define XLPORT_GENERAL_SPARE3_REGr 7735
#define XLPORT_INTR_ENABLEr 7736
#define XLPORT_INTR_STATUSr 7737
#define XLPORT_LAG_FAILOVER_CONFIGr 7738
#define XLPORT_LED_CHAIN_CONFIGr 7739
#define XLPORT_LINKSTATUS_DOWNr 7740
#define XLPORT_LINKSTATUS_DOWN_CLEARr 7741
#define XLPORT_MAC_CONTROLr 7742
#define XLPORT_MAC_RSV_MASKr 7743
#define XLPORT_MIB_PROG_RANGE_CNTR0_CONFIGr 7744
#define XLPORT_MIB_PROG_RANGE_CNTR1_CONFIGr 7745
#define XLPORT_MIB_PROG_RANGE_CNTR2_CONFIGr 7746
#define XLPORT_MIB_PROG_RANGE_CNTR3_CONFIGr 7747
#define XLPORT_MIB_RESETr 7748
#define XLPORT_MIB_RSC0_ECC_STATUSr 7749
#define XLPORT_MIB_RSC1_ECC_STATUSr 7750
#define XLPORT_MIB_RSC_ECC_STATUSr 7751
#define XLPORT_MIB_RSC_RAM_CONTROLr 7752
#define XLPORT_MIB_TSC0_ECC_STATUSr 7753
#define XLPORT_MIB_TSC1_ECC_STATUSr 7754
#define XLPORT_MIB_TSC_ECC_STATUSr 7755
#define XLPORT_MIB_TSC_RAM_CONTROLr 7756
#define XLPORT_MODE_REGr 7757
#define XLPORT_PMD_PLL_CTRL_CONFIGr 7758
#define XLPORT_PM_VERSION_IDr 7759
#define XLPORT_POWER_SAVEr 7760
#define XLPORT_SBUS_CONTROLr 7761
#define XLPORT_SGNDET_EARLYCRSr 7762
#define XLPORT_SOFT_RESETr 7763
#define XLPORT_SPARE0_REGr 7764
#define XLPORT_SW_FLOW_CONTROLr 7765
#define XLPORT_TSC_PLL_LOCK_STATUSr 7766
#define XLPORT_TS_TIMER_31_0_REGr 7767
#define XLPORT_TS_TIMER_47_32_REGr 7768
#define XLPORT_WC_UCMEM_CTRLr 7769
#define XLPORT_WC_UCMEM_DATAm 7770
#define XLPORT_XGXS0_CTRL_REGr 7771
#define XLPORT_XGXS0_LN0_STATUS0_REGr 7772
#define XLPORT_XGXS0_LN1_STATUS0_REGr 7773
#define XLPORT_XGXS0_LN2_STATUS0_REGr 7774
#define XLPORT_XGXS0_LN3_STATUS0_REGr 7775
#define XLPORT_XGXS0_STATUS0_REGr 7776
#define XLPORT_XGXS_COUNTER_MODEr 7777
#define ALPM1_DATA 7778
#define ALPM2_DATA 7779
#define ASSOC_DATA_100 7780
#define ASSOC_DATA_16 7781
#define ASSOC_DATA_49 7782
#define ASSOC_DATA_72 7783
#define AXI_PCIE_S0_IDM_IDM_RESET_STATUSr 7784
#define CMICX_M0_IDM_IDM_RESET_STATUSr 7785
#define CMIC_CMC0_CCMDMA_CH0_CFGr 7786
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HIr 7787
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LOr 7788
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HIr 7789
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LOr 7790
#define CMIC_CMC0_CCMDMA_CH0_ECC_CONTROLr 7791
#define CMIC_CMC0_CCMDMA_CH0_ECC_STATUSr 7792
#define CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLRr 7793
#define CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNTr 7794
#define CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr 7795
#define CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr 7796
#define CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr 7797
#define CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr 7798
#define CMIC_CMC0_CCMDMA_CH0_STATr 7799
#define CMIC_CMC0_CCMDMA_CH0_TM_CONTROLr 7800
#define CMIC_CMC0_CCMDMA_CH1_CFGr 7801
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HIr 7802
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LOr 7803
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HIr 7804
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LOr 7805
#define CMIC_CMC0_CCMDMA_CH1_ECC_CONTROLr 7806
#define CMIC_CMC0_CCMDMA_CH1_ECC_STATUSr 7807
#define CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLRr 7808
#define CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNTr 7809
#define CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr 7810
#define CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr 7811
#define CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr 7812
#define CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr 7813
#define CMIC_CMC0_CCMDMA_CH1_STATr 7814
#define CMIC_CMC0_CCMDMA_CH1_TM_CONTROLr 7815
#define CMIC_CMC0_CCMDMA_CH2_CFGr 7816
#define CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_HIr 7817
#define CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_LOr 7818
#define CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_HIr 7819
#define CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_LOr 7820
#define CMIC_CMC0_CCMDMA_CH2_ECC_CONTROLr 7821
#define CMIC_CMC0_CCMDMA_CH2_ECC_STATUSr 7822
#define CMIC_CMC0_CCMDMA_CH2_ECC_STATUS_CLRr 7823
#define CMIC_CMC0_CCMDMA_CH2_ENTRY_COUNTr 7824
#define CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr 7825
#define CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr 7826
#define CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr 7827
#define CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr 7828
#define CMIC_CMC0_CCMDMA_CH2_STATr 7829
#define CMIC_CMC0_CCMDMA_CH2_TM_CONTROLr 7830
#define CMIC_CMC0_CCMDMA_CH3_CFGr 7831
#define CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_HIr 7832
#define CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_LOr 7833
#define CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_HIr 7834
#define CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_LOr 7835
#define CMIC_CMC0_CCMDMA_CH3_ECC_CONTROLr 7836
#define CMIC_CMC0_CCMDMA_CH3_ECC_STATUSr 7837
#define CMIC_CMC0_CCMDMA_CH3_ECC_STATUS_CLRr 7838
#define CMIC_CMC0_CCMDMA_CH3_ENTRY_COUNTr 7839
#define CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr 7840
#define CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr 7841
#define CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr 7842
#define CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr 7843
#define CMIC_CMC0_CCMDMA_CH3_STATr 7844
#define CMIC_CMC0_CCMDMA_CH3_TM_CONTROLr 7845
#define CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0r 7846
#define CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1r 7847
#define CMIC_CMC0_PKTDMA_CH0_CTRLr 7848
#define CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HIr 7849
#define CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LOr 7850
#define CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROLr 7851
#define CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUSr 7852
#define CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUSr 7853
#define CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HIr 7854
#define CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LOr 7855
#define CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQr 7856
#define CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RXr 7857
#define CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WRr 7858
#define CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HIr 7859
#define CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LOr 7860
#define CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr 7861
#define CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUSr 7862
#define CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROLr 7863
#define CMIC_CMC0_PKTDMA_CH0_INTR_COALr 7864
#define CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKTr 7865
#define CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr 7866
#define CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKTr 7867
#define CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr 7868
#define CMIC_CMC0_PKTDMA_CH0_STATr 7869
#define CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0r 7870
#define CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1r 7871
#define CMIC_CMC0_PKTDMA_CH1_CTRLr 7872
#define CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HIr 7873
#define CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LOr 7874
#define CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROLr 7875
#define CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUSr 7876
#define CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUSr 7877
#define CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HIr 7878
#define CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LOr 7879
#define CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQr 7880
#define CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RXr 7881
#define CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WRr 7882
#define CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HIr 7883
#define CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LOr 7884
#define CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr 7885
#define CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUSr 7886
#define CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROLr 7887
#define CMIC_CMC0_PKTDMA_CH1_INTR_COALr 7888
#define CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKTr 7889
#define CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr 7890
#define CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKTr 7891
#define CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr 7892
#define CMIC_CMC0_PKTDMA_CH1_STATr 7893
#define CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0r 7894
#define CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1r 7895
#define CMIC_CMC0_PKTDMA_CH2_CTRLr 7896
#define CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HIr 7897
#define CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LOr 7898
#define CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROLr 7899
#define CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUSr 7900
#define CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUSr 7901
#define CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HIr 7902
#define CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LOr 7903
#define CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQr 7904
#define CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RXr 7905
#define CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WRr 7906
#define CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HIr 7907
#define CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LOr 7908
#define CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr 7909
#define CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUSr 7910
#define CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROLr 7911
#define CMIC_CMC0_PKTDMA_CH2_INTR_COALr 7912
#define CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKTr 7913
#define CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr 7914
#define CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKTr 7915
#define CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr 7916
#define CMIC_CMC0_PKTDMA_CH2_STATr 7917
#define CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0r 7918
#define CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1r 7919
#define CMIC_CMC0_PKTDMA_CH3_CTRLr 7920
#define CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HIr 7921
#define CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LOr 7922
#define CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROLr 7923
#define CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUSr 7924
#define CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUSr 7925
#define CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HIr 7926
#define CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LOr 7927
#define CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQr 7928
#define CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RXr 7929
#define CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WRr 7930
#define CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HIr 7931
#define CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LOr 7932
#define CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr 7933
#define CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUSr 7934
#define CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROLr 7935
#define CMIC_CMC0_PKTDMA_CH3_INTR_COALr 7936
#define CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKTr 7937
#define CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr 7938
#define CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKTr 7939
#define CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr 7940
#define CMIC_CMC0_PKTDMA_CH3_STATr 7941
#define CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0r 7942
#define CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1r 7943
#define CMIC_CMC0_PKTDMA_CH4_CTRLr 7944
#define CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HIr 7945
#define CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LOr 7946
#define CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROLr 7947
#define CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUSr 7948
#define CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUSr 7949
#define CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HIr 7950
#define CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LOr 7951
#define CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQr 7952
#define CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RXr 7953
#define CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WRr 7954
#define CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HIr 7955
#define CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LOr 7956
#define CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr 7957
#define CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUSr 7958
#define CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROLr 7959
#define CMIC_CMC0_PKTDMA_CH4_INTR_COALr 7960
#define CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKTr 7961
#define CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr 7962
#define CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKTr 7963
#define CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr 7964
#define CMIC_CMC0_PKTDMA_CH4_STATr 7965
#define CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0r 7966
#define CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1r 7967
#define CMIC_CMC0_PKTDMA_CH5_CTRLr 7968
#define CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HIr 7969
#define CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LOr 7970
#define CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROLr 7971
#define CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUSr 7972
#define CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUSr 7973
#define CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HIr 7974
#define CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LOr 7975
#define CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQr 7976
#define CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RXr 7977
#define CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WRr 7978
#define CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HIr 7979
#define CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LOr 7980
#define CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr 7981
#define CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUSr 7982
#define CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROLr 7983
#define CMIC_CMC0_PKTDMA_CH5_INTR_COALr 7984
#define CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKTr 7985
#define CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr 7986
#define CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKTr 7987
#define CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr 7988
#define CMIC_CMC0_PKTDMA_CH5_STATr 7989
#define CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0r 7990
#define CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1r 7991
#define CMIC_CMC0_PKTDMA_CH6_CTRLr 7992
#define CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HIr 7993
#define CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LOr 7994
#define CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROLr 7995
#define CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUSr 7996
#define CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUSr 7997
#define CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HIr 7998
#define CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LOr 7999
#define CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQr 8000
#define CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RXr 8001
#define CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WRr 8002
#define CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HIr 8003
#define CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LOr 8004
#define CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr 8005
#define CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUSr 8006
#define CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROLr 8007
#define CMIC_CMC0_PKTDMA_CH6_INTR_COALr 8008
#define CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKTr 8009
#define CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr 8010
#define CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKTr 8011
#define CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr 8012
#define CMIC_CMC0_PKTDMA_CH6_STATr 8013
#define CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0r 8014
#define CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1r 8015
#define CMIC_CMC0_PKTDMA_CH7_CTRLr 8016
#define CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HIr 8017
#define CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LOr 8018
#define CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROLr 8019
#define CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUSr 8020
#define CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUSr 8021
#define CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HIr 8022
#define CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LOr 8023
#define CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQr 8024
#define CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RXr 8025
#define CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WRr 8026
#define CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HIr 8027
#define CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LOr 8028
#define CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr 8029
#define CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUSr 8030
#define CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROLr 8031
#define CMIC_CMC0_PKTDMA_CH7_INTR_COALr 8032
#define CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKTr 8033
#define CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr 8034
#define CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKTr 8035
#define CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr 8036
#define CMIC_CMC0_PKTDMA_CH7_STATr 8037
#define CMIC_CMC0_SBUSDMA_CH0_CONTROLr 8038
#define CMIC_CMC0_SBUSDMA_CH0_COUNTr 8039
#define CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr 8040
#define CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr 8041
#define CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr 8042
#define CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr 8043
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr 8044
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8045
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8046
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr 8047
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr 8048
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8049
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr 8050
#define CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HIr 8051
#define CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LOr 8052
#define CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROLr 8053
#define CMIC_CMC0_SBUSDMA_CH0_ECC_STATUSr 8054
#define CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLRr 8055
#define CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr 8056
#define CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr 8057
#define CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr 8058
#define CMIC_CMC0_SBUSDMA_CH0_OPCODEr 8059
#define CMIC_CMC0_SBUSDMA_CH0_REQUESTr 8060
#define CMIC_CMC0_SBUSDMA_CH0_REQUEST_1r 8061
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr 8062
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr 8063
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr 8064
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr 8065
#define CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr 8066
#define CMIC_CMC0_SBUSDMA_CH0_STATUSr 8067
#define CMIC_CMC0_SBUSDMA_CH0_TIMERr 8068
#define CMIC_CMC0_SBUSDMA_CH0_TM_CONTROLr 8069
#define CMIC_CMC0_SBUSDMA_CH1_CONTROLr 8070
#define CMIC_CMC0_SBUSDMA_CH1_COUNTr 8071
#define CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr 8072
#define CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr 8073
#define CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr 8074
#define CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr 8075
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr 8076
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8077
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8078
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr 8079
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr 8080
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8081
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr 8082
#define CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HIr 8083
#define CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LOr 8084
#define CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROLr 8085
#define CMIC_CMC0_SBUSDMA_CH1_ECC_STATUSr 8086
#define CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLRr 8087
#define CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr 8088
#define CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr 8089
#define CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr 8090
#define CMIC_CMC0_SBUSDMA_CH1_OPCODEr 8091
#define CMIC_CMC0_SBUSDMA_CH1_REQUESTr 8092
#define CMIC_CMC0_SBUSDMA_CH1_REQUEST_1r 8093
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr 8094
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr 8095
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr 8096
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr 8097
#define CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr 8098
#define CMIC_CMC0_SBUSDMA_CH1_STATUSr 8099
#define CMIC_CMC0_SBUSDMA_CH1_TIMERr 8100
#define CMIC_CMC0_SBUSDMA_CH1_TM_CONTROLr 8101
#define CMIC_CMC0_SBUSDMA_CH2_CONTROLr 8102
#define CMIC_CMC0_SBUSDMA_CH2_COUNTr 8103
#define CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr 8104
#define CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr 8105
#define CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr 8106
#define CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr 8107
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr 8108
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8109
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8110
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr 8111
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr 8112
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8113
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr 8114
#define CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HIr 8115
#define CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LOr 8116
#define CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROLr 8117
#define CMIC_CMC0_SBUSDMA_CH2_ECC_STATUSr 8118
#define CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLRr 8119
#define CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr 8120
#define CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr 8121
#define CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr 8122
#define CMIC_CMC0_SBUSDMA_CH2_OPCODEr 8123
#define CMIC_CMC0_SBUSDMA_CH2_REQUESTr 8124
#define CMIC_CMC0_SBUSDMA_CH2_REQUEST_1r 8125
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr 8126
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr 8127
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr 8128
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr 8129
#define CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr 8130
#define CMIC_CMC0_SBUSDMA_CH2_STATUSr 8131
#define CMIC_CMC0_SBUSDMA_CH2_TIMERr 8132
#define CMIC_CMC0_SBUSDMA_CH2_TM_CONTROLr 8133
#define CMIC_CMC0_SBUSDMA_CH3_CONTROLr 8134
#define CMIC_CMC0_SBUSDMA_CH3_COUNTr 8135
#define CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr 8136
#define CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr 8137
#define CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr 8138
#define CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr 8139
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr 8140
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8141
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8142
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr 8143
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr 8144
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8145
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESSr 8146
#define CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HIr 8147
#define CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LOr 8148
#define CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROLr 8149
#define CMIC_CMC0_SBUSDMA_CH3_ECC_STATUSr 8150
#define CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLRr 8151
#define CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr 8152
#define CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr 8153
#define CMIC_CMC0_SBUSDMA_CH3_ITER_COUNTr 8154
#define CMIC_CMC0_SBUSDMA_CH3_OPCODEr 8155
#define CMIC_CMC0_SBUSDMA_CH3_REQUESTr 8156
#define CMIC_CMC0_SBUSDMA_CH3_REQUEST_1r 8157
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUGr 8158
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr 8159
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr 8160
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr 8161
#define CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESSr 8162
#define CMIC_CMC0_SBUSDMA_CH3_STATUSr 8163
#define CMIC_CMC0_SBUSDMA_CH3_TIMERr 8164
#define CMIC_CMC0_SBUSDMA_CH3_TM_CONTROLr 8165
#define CMIC_CMC0_SBUSDMA_CH4_CONTROLr 8166
#define CMIC_CMC0_SBUSDMA_CH4_COUNTr 8167
#define CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr 8168
#define CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr 8169
#define CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr 8170
#define CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr 8171
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr 8172
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8173
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8174
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr 8175
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr 8176
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8177
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUS_ADDRESSr 8178
#define CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_HIr 8179
#define CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_LOr 8180
#define CMIC_CMC0_SBUSDMA_CH4_ECC_CONTROLr 8181
#define CMIC_CMC0_SBUSDMA_CH4_ECC_STATUSr 8182
#define CMIC_CMC0_SBUSDMA_CH4_ECC_STATUS_CLRr 8183
#define CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr 8184
#define CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr 8185
#define CMIC_CMC0_SBUSDMA_CH4_ITER_COUNTr 8186
#define CMIC_CMC0_SBUSDMA_CH4_OPCODEr 8187
#define CMIC_CMC0_SBUSDMA_CH4_REQUESTr 8188
#define CMIC_CMC0_SBUSDMA_CH4_REQUEST_1r 8189
#define CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUGr 8190
#define CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr 8191
#define CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr 8192
#define CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr 8193
#define CMIC_CMC0_SBUSDMA_CH4_SBUS_START_ADDRESSr 8194
#define CMIC_CMC0_SBUSDMA_CH4_STATUSr 8195
#define CMIC_CMC0_SBUSDMA_CH4_TIMERr 8196
#define CMIC_CMC0_SBUSDMA_CH4_TM_CONTROLr 8197
#define CMIC_CMC0_SBUSDMA_CH5_CONTROLr 8198
#define CMIC_CMC0_SBUSDMA_CH5_COUNTr 8199
#define CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr 8200
#define CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr 8201
#define CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr 8202
#define CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr 8203
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr 8204
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8205
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8206
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr 8207
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr 8208
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8209
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUS_ADDRESSr 8210
#define CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_HIr 8211
#define CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_LOr 8212
#define CMIC_CMC0_SBUSDMA_CH5_ECC_CONTROLr 8213
#define CMIC_CMC0_SBUSDMA_CH5_ECC_STATUSr 8214
#define CMIC_CMC0_SBUSDMA_CH5_ECC_STATUS_CLRr 8215
#define CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr 8216
#define CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr 8217
#define CMIC_CMC0_SBUSDMA_CH5_ITER_COUNTr 8218
#define CMIC_CMC0_SBUSDMA_CH5_OPCODEr 8219
#define CMIC_CMC0_SBUSDMA_CH5_REQUESTr 8220
#define CMIC_CMC0_SBUSDMA_CH5_REQUEST_1r 8221
#define CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUGr 8222
#define CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr 8223
#define CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr 8224
#define CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr 8225
#define CMIC_CMC0_SBUSDMA_CH5_SBUS_START_ADDRESSr 8226
#define CMIC_CMC0_SBUSDMA_CH5_STATUSr 8227
#define CMIC_CMC0_SBUSDMA_CH5_TIMERr 8228
#define CMIC_CMC0_SBUSDMA_CH5_TM_CONTROLr 8229
#define CMIC_CMC0_SBUSDMA_CH6_CONTROLr 8230
#define CMIC_CMC0_SBUSDMA_CH6_COUNTr 8231
#define CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr 8232
#define CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr 8233
#define CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr 8234
#define CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr 8235
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr 8236
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8237
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8238
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr 8239
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr 8240
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8241
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUS_ADDRESSr 8242
#define CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_HIr 8243
#define CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_LOr 8244
#define CMIC_CMC0_SBUSDMA_CH6_ECC_CONTROLr 8245
#define CMIC_CMC0_SBUSDMA_CH6_ECC_STATUSr 8246
#define CMIC_CMC0_SBUSDMA_CH6_ECC_STATUS_CLRr 8247
#define CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr 8248
#define CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr 8249
#define CMIC_CMC0_SBUSDMA_CH6_ITER_COUNTr 8250
#define CMIC_CMC0_SBUSDMA_CH6_OPCODEr 8251
#define CMIC_CMC0_SBUSDMA_CH6_REQUESTr 8252
#define CMIC_CMC0_SBUSDMA_CH6_REQUEST_1r 8253
#define CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUGr 8254
#define CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr 8255
#define CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr 8256
#define CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr 8257
#define CMIC_CMC0_SBUSDMA_CH6_SBUS_START_ADDRESSr 8258
#define CMIC_CMC0_SBUSDMA_CH6_STATUSr 8259
#define CMIC_CMC0_SBUSDMA_CH6_TIMERr 8260
#define CMIC_CMC0_SBUSDMA_CH6_TM_CONTROLr 8261
#define CMIC_CMC0_SBUSDMA_CH7_CONTROLr 8262
#define CMIC_CMC0_SBUSDMA_CH7_COUNTr 8263
#define CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr 8264
#define CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr 8265
#define CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr 8266
#define CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr 8267
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr 8268
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8269
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8270
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr 8271
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr 8272
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8273
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUS_ADDRESSr 8274
#define CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_HIr 8275
#define CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_LOr 8276
#define CMIC_CMC0_SBUSDMA_CH7_ECC_CONTROLr 8277
#define CMIC_CMC0_SBUSDMA_CH7_ECC_STATUSr 8278
#define CMIC_CMC0_SBUSDMA_CH7_ECC_STATUS_CLRr 8279
#define CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr 8280
#define CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr 8281
#define CMIC_CMC0_SBUSDMA_CH7_ITER_COUNTr 8282
#define CMIC_CMC0_SBUSDMA_CH7_OPCODEr 8283
#define CMIC_CMC0_SBUSDMA_CH7_REQUESTr 8284
#define CMIC_CMC0_SBUSDMA_CH7_REQUEST_1r 8285
#define CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUGr 8286
#define CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr 8287
#define CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr 8288
#define CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr 8289
#define CMIC_CMC0_SBUSDMA_CH7_SBUS_START_ADDRESSr 8290
#define CMIC_CMC0_SBUSDMA_CH7_STATUSr 8291
#define CMIC_CMC0_SBUSDMA_CH7_TIMERr 8292
#define CMIC_CMC0_SBUSDMA_CH7_TM_CONTROLr 8293
#define CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUSr 8294
#define CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr 8295
#define CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUSr 8296
#define CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr 8297
#define CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TXr 8298
#define CMIC_CMC0_SHARED_AXI_AR_COUNT_TXr 8299
#define CMIC_CMC0_SHARED_AXI_PER_ID_STATr 8300
#define CMIC_CMC0_SHARED_AXI_STATr 8301
#define CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRLr 8302
#define CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRLr 8303
#define CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRLr 8304
#define CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr 8305
#define CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROLr 8306
#define CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUSr 8307
#define CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr 8308
#define CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr 8309
#define CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROLr 8310
#define CMIC_CMC0_SHARED_CONFIGr 8311
#define CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr 8312
#define CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr 8313
#define CMIC_CMC0_SHARED_IRQ_STAT0r 8314
#define CMIC_CMC0_SHARED_IRQ_STAT1r 8315
#define CMIC_CMC0_SHARED_IRQ_STAT_CLR0r 8316
#define CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRLr 8317
#define CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr 8318
#define CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRLr 8319
#define CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r 8320
#define CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r 8321
#define CMIC_CMC0_SHARED_PKT_COUNT_RXPKTr 8322
#define CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERRr 8323
#define CMIC_CMC0_SHARED_PKT_COUNT_TXPKTr 8324
#define CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERRr 8325
#define CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0r 8326
#define CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1r 8327
#define CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr 8328
#define CMIC_CMC0_SHARED_RXBUF_CONFIGr 8329
#define CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr 8330
#define CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr 8331
#define CMIC_CMC0_SHARED_RXBUF_ECC_CONTROLr 8332
#define CMIC_CMC0_SHARED_RXBUF_ECC_STATUSr 8333
#define CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLRr 8334
#define CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIGr 8335
#define CMIC_CMC0_SHARED_RXBUF_TM_CONTROLr 8336
#define CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRLr 8337
#define CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr 8338
#define CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRLr 8339
#define CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr 8340
#define CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr 8341
#define CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr 8342
#define CMIC_CMC0_SHARED_TXBUF_DEBUGr 8343
#define CMIC_CMC0_SHARED_TXBUF_ECC_CONTROLr 8344
#define CMIC_CMC0_SHARED_TXBUF_ECC_STATUSr 8345
#define CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLRr 8346
#define CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITSr 8347
#define CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITSr 8348
#define CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIGr 8349
#define CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRLr 8350
#define CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNTr 8351
#define CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNTr 8352
#define CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNTr 8353
#define CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNTr 8354
#define CMIC_CMC0_SHARED_TXBUF_TM_CONTROLr 8355
#define CMIC_CMC1_CCMDMA_CH0_CFGr 8356
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HIr 8357
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LOr 8358
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HIr 8359
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LOr 8360
#define CMIC_CMC1_CCMDMA_CH0_ECC_CONTROLr 8361
#define CMIC_CMC1_CCMDMA_CH0_ECC_STATUSr 8362
#define CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLRr 8363
#define CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNTr 8364
#define CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr 8365
#define CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr 8366
#define CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr 8367
#define CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr 8368
#define CMIC_CMC1_CCMDMA_CH0_STATr 8369
#define CMIC_CMC1_CCMDMA_CH0_TM_CONTROLr 8370
#define CMIC_CMC1_CCMDMA_CH1_CFGr 8371
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HIr 8372
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LOr 8373
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HIr 8374
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LOr 8375
#define CMIC_CMC1_CCMDMA_CH1_ECC_CONTROLr 8376
#define CMIC_CMC1_CCMDMA_CH1_ECC_STATUSr 8377
#define CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLRr 8378
#define CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNTr 8379
#define CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr 8380
#define CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr 8381
#define CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr 8382
#define CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr 8383
#define CMIC_CMC1_CCMDMA_CH1_STATr 8384
#define CMIC_CMC1_CCMDMA_CH1_TM_CONTROLr 8385
#define CMIC_CMC1_CCMDMA_CH2_CFGr 8386
#define CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_HIr 8387
#define CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_LOr 8388
#define CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_HIr 8389
#define CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_LOr 8390
#define CMIC_CMC1_CCMDMA_CH2_ECC_CONTROLr 8391
#define CMIC_CMC1_CCMDMA_CH2_ECC_STATUSr 8392
#define CMIC_CMC1_CCMDMA_CH2_ECC_STATUS_CLRr 8393
#define CMIC_CMC1_CCMDMA_CH2_ENTRY_COUNTr 8394
#define CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr 8395
#define CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr 8396
#define CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr 8397
#define CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr 8398
#define CMIC_CMC1_CCMDMA_CH2_STATr 8399
#define CMIC_CMC1_CCMDMA_CH2_TM_CONTROLr 8400
#define CMIC_CMC1_CCMDMA_CH3_CFGr 8401
#define CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_HIr 8402
#define CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_LOr 8403
#define CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_HIr 8404
#define CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_LOr 8405
#define CMIC_CMC1_CCMDMA_CH3_ECC_CONTROLr 8406
#define CMIC_CMC1_CCMDMA_CH3_ECC_STATUSr 8407
#define CMIC_CMC1_CCMDMA_CH3_ECC_STATUS_CLRr 8408
#define CMIC_CMC1_CCMDMA_CH3_ENTRY_COUNTr 8409
#define CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr 8410
#define CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr 8411
#define CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr 8412
#define CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr 8413
#define CMIC_CMC1_CCMDMA_CH3_STATr 8414
#define CMIC_CMC1_CCMDMA_CH3_TM_CONTROLr 8415
#define CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0r 8416
#define CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1r 8417
#define CMIC_CMC1_PKTDMA_CH0_CTRLr 8418
#define CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HIr 8419
#define CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LOr 8420
#define CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROLr 8421
#define CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUSr 8422
#define CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUSr 8423
#define CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HIr 8424
#define CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LOr 8425
#define CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQr 8426
#define CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RXr 8427
#define CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WRr 8428
#define CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HIr 8429
#define CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LOr 8430
#define CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr 8431
#define CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUSr 8432
#define CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROLr 8433
#define CMIC_CMC1_PKTDMA_CH0_INTR_COALr 8434
#define CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKTr 8435
#define CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr 8436
#define CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKTr 8437
#define CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr 8438
#define CMIC_CMC1_PKTDMA_CH0_STATr 8439
#define CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0r 8440
#define CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1r 8441
#define CMIC_CMC1_PKTDMA_CH1_CTRLr 8442
#define CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HIr 8443
#define CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LOr 8444
#define CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROLr 8445
#define CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUSr 8446
#define CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUSr 8447
#define CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HIr 8448
#define CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LOr 8449
#define CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQr 8450
#define CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RXr 8451
#define CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WRr 8452
#define CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HIr 8453
#define CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LOr 8454
#define CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr 8455
#define CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUSr 8456
#define CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROLr 8457
#define CMIC_CMC1_PKTDMA_CH1_INTR_COALr 8458
#define CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKTr 8459
#define CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr 8460
#define CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKTr 8461
#define CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr 8462
#define CMIC_CMC1_PKTDMA_CH1_STATr 8463
#define CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0r 8464
#define CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1r 8465
#define CMIC_CMC1_PKTDMA_CH2_CTRLr 8466
#define CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HIr 8467
#define CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LOr 8468
#define CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROLr 8469
#define CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUSr 8470
#define CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUSr 8471
#define CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HIr 8472
#define CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LOr 8473
#define CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQr 8474
#define CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RXr 8475
#define CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WRr 8476
#define CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HIr 8477
#define CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LOr 8478
#define CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr 8479
#define CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUSr 8480
#define CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROLr 8481
#define CMIC_CMC1_PKTDMA_CH2_INTR_COALr 8482
#define CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKTr 8483
#define CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr 8484
#define CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKTr 8485
#define CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr 8486
#define CMIC_CMC1_PKTDMA_CH2_STATr 8487
#define CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0r 8488
#define CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1r 8489
#define CMIC_CMC1_PKTDMA_CH3_CTRLr 8490
#define CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HIr 8491
#define CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LOr 8492
#define CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROLr 8493
#define CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUSr 8494
#define CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUSr 8495
#define CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HIr 8496
#define CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LOr 8497
#define CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQr 8498
#define CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RXr 8499
#define CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WRr 8500
#define CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HIr 8501
#define CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LOr 8502
#define CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr 8503
#define CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUSr 8504
#define CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROLr 8505
#define CMIC_CMC1_PKTDMA_CH3_INTR_COALr 8506
#define CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKTr 8507
#define CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr 8508
#define CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKTr 8509
#define CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr 8510
#define CMIC_CMC1_PKTDMA_CH3_STATr 8511
#define CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0r 8512
#define CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1r 8513
#define CMIC_CMC1_PKTDMA_CH4_CTRLr 8514
#define CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HIr 8515
#define CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LOr 8516
#define CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROLr 8517
#define CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUSr 8518
#define CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUSr 8519
#define CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HIr 8520
#define CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LOr 8521
#define CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQr 8522
#define CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RXr 8523
#define CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WRr 8524
#define CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HIr 8525
#define CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LOr 8526
#define CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr 8527
#define CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUSr 8528
#define CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROLr 8529
#define CMIC_CMC1_PKTDMA_CH4_INTR_COALr 8530
#define CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKTr 8531
#define CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr 8532
#define CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKTr 8533
#define CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr 8534
#define CMIC_CMC1_PKTDMA_CH4_STATr 8535
#define CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0r 8536
#define CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1r 8537
#define CMIC_CMC1_PKTDMA_CH5_CTRLr 8538
#define CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HIr 8539
#define CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LOr 8540
#define CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROLr 8541
#define CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUSr 8542
#define CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUSr 8543
#define CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HIr 8544
#define CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LOr 8545
#define CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQr 8546
#define CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RXr 8547
#define CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WRr 8548
#define CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HIr 8549
#define CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LOr 8550
#define CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr 8551
#define CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUSr 8552
#define CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROLr 8553
#define CMIC_CMC1_PKTDMA_CH5_INTR_COALr 8554
#define CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKTr 8555
#define CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr 8556
#define CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKTr 8557
#define CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr 8558
#define CMIC_CMC1_PKTDMA_CH5_STATr 8559
#define CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0r 8560
#define CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1r 8561
#define CMIC_CMC1_PKTDMA_CH6_CTRLr 8562
#define CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HIr 8563
#define CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LOr 8564
#define CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROLr 8565
#define CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUSr 8566
#define CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUSr 8567
#define CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HIr 8568
#define CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LOr 8569
#define CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQr 8570
#define CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RXr 8571
#define CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WRr 8572
#define CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HIr 8573
#define CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LOr 8574
#define CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr 8575
#define CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUSr 8576
#define CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROLr 8577
#define CMIC_CMC1_PKTDMA_CH6_INTR_COALr 8578
#define CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKTr 8579
#define CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr 8580
#define CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKTr 8581
#define CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr 8582
#define CMIC_CMC1_PKTDMA_CH6_STATr 8583
#define CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0r 8584
#define CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1r 8585
#define CMIC_CMC1_PKTDMA_CH7_CTRLr 8586
#define CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HIr 8587
#define CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LOr 8588
#define CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROLr 8589
#define CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUSr 8590
#define CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUSr 8591
#define CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HIr 8592
#define CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LOr 8593
#define CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQr 8594
#define CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RXr 8595
#define CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WRr 8596
#define CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HIr 8597
#define CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LOr 8598
#define CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr 8599
#define CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUSr 8600
#define CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROLr 8601
#define CMIC_CMC1_PKTDMA_CH7_INTR_COALr 8602
#define CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKTr 8603
#define CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr 8604
#define CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKTr 8605
#define CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr 8606
#define CMIC_CMC1_PKTDMA_CH7_STATr 8607
#define CMIC_CMC1_SBUSDMA_CH0_CONTROLr 8608
#define CMIC_CMC1_SBUSDMA_CH0_COUNTr 8609
#define CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr 8610
#define CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr 8611
#define CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr 8612
#define CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr 8613
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr 8614
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8615
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8616
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr 8617
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr 8618
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8619
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr 8620
#define CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HIr 8621
#define CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LOr 8622
#define CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROLr 8623
#define CMIC_CMC1_SBUSDMA_CH0_ECC_STATUSr 8624
#define CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLRr 8625
#define CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr 8626
#define CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr 8627
#define CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr 8628
#define CMIC_CMC1_SBUSDMA_CH0_OPCODEr 8629
#define CMIC_CMC1_SBUSDMA_CH0_REQUESTr 8630
#define CMIC_CMC1_SBUSDMA_CH0_REQUEST_1r 8631
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr 8632
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr 8633
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr 8634
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr 8635
#define CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr 8636
#define CMIC_CMC1_SBUSDMA_CH0_STATUSr 8637
#define CMIC_CMC1_SBUSDMA_CH0_TIMERr 8638
#define CMIC_CMC1_SBUSDMA_CH0_TM_CONTROLr 8639
#define CMIC_CMC1_SBUSDMA_CH1_CONTROLr 8640
#define CMIC_CMC1_SBUSDMA_CH1_COUNTr 8641
#define CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr 8642
#define CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr 8643
#define CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr 8644
#define CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr 8645
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr 8646
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8647
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8648
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr 8649
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr 8650
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8651
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr 8652
#define CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HIr 8653
#define CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LOr 8654
#define CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROLr 8655
#define CMIC_CMC1_SBUSDMA_CH1_ECC_STATUSr 8656
#define CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLRr 8657
#define CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr 8658
#define CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr 8659
#define CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr 8660
#define CMIC_CMC1_SBUSDMA_CH1_OPCODEr 8661
#define CMIC_CMC1_SBUSDMA_CH1_REQUESTr 8662
#define CMIC_CMC1_SBUSDMA_CH1_REQUEST_1r 8663
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr 8664
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr 8665
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr 8666
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr 8667
#define CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr 8668
#define CMIC_CMC1_SBUSDMA_CH1_STATUSr 8669
#define CMIC_CMC1_SBUSDMA_CH1_TIMERr 8670
#define CMIC_CMC1_SBUSDMA_CH1_TM_CONTROLr 8671
#define CMIC_CMC1_SBUSDMA_CH2_CONTROLr 8672
#define CMIC_CMC1_SBUSDMA_CH2_COUNTr 8673
#define CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr 8674
#define CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr 8675
#define CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr 8676
#define CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr 8677
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr 8678
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8679
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8680
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr 8681
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr 8682
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8683
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr 8684
#define CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HIr 8685
#define CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LOr 8686
#define CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROLr 8687
#define CMIC_CMC1_SBUSDMA_CH2_ECC_STATUSr 8688
#define CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLRr 8689
#define CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr 8690
#define CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr 8691
#define CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr 8692
#define CMIC_CMC1_SBUSDMA_CH2_OPCODEr 8693
#define CMIC_CMC1_SBUSDMA_CH2_REQUESTr 8694
#define CMIC_CMC1_SBUSDMA_CH2_REQUEST_1r 8695
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr 8696
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr 8697
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr 8698
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr 8699
#define CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr 8700
#define CMIC_CMC1_SBUSDMA_CH2_STATUSr 8701
#define CMIC_CMC1_SBUSDMA_CH2_TIMERr 8702
#define CMIC_CMC1_SBUSDMA_CH2_TM_CONTROLr 8703
#define CMIC_CMC1_SBUSDMA_CH3_CONTROLr 8704
#define CMIC_CMC1_SBUSDMA_CH3_COUNTr 8705
#define CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr 8706
#define CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr 8707
#define CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr 8708
#define CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr 8709
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr 8710
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8711
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8712
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr 8713
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr 8714
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8715
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESSr 8716
#define CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HIr 8717
#define CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LOr 8718
#define CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROLr 8719
#define CMIC_CMC1_SBUSDMA_CH3_ECC_STATUSr 8720
#define CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLRr 8721
#define CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr 8722
#define CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr 8723
#define CMIC_CMC1_SBUSDMA_CH3_ITER_COUNTr 8724
#define CMIC_CMC1_SBUSDMA_CH3_OPCODEr 8725
#define CMIC_CMC1_SBUSDMA_CH3_REQUESTr 8726
#define CMIC_CMC1_SBUSDMA_CH3_REQUEST_1r 8727
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUGr 8728
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr 8729
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr 8730
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr 8731
#define CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESSr 8732
#define CMIC_CMC1_SBUSDMA_CH3_STATUSr 8733
#define CMIC_CMC1_SBUSDMA_CH3_TIMERr 8734
#define CMIC_CMC1_SBUSDMA_CH3_TM_CONTROLr 8735
#define CMIC_CMC1_SBUSDMA_CH4_CONTROLr 8736
#define CMIC_CMC1_SBUSDMA_CH4_COUNTr 8737
#define CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr 8738
#define CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr 8739
#define CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr 8740
#define CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr 8741
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr 8742
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8743
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8744
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr 8745
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr 8746
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8747
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUS_ADDRESSr 8748
#define CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_HIr 8749
#define CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_LOr 8750
#define CMIC_CMC1_SBUSDMA_CH4_ECC_CONTROLr 8751
#define CMIC_CMC1_SBUSDMA_CH4_ECC_STATUSr 8752
#define CMIC_CMC1_SBUSDMA_CH4_ECC_STATUS_CLRr 8753
#define CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr 8754
#define CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr 8755
#define CMIC_CMC1_SBUSDMA_CH4_ITER_COUNTr 8756
#define CMIC_CMC1_SBUSDMA_CH4_OPCODEr 8757
#define CMIC_CMC1_SBUSDMA_CH4_REQUESTr 8758
#define CMIC_CMC1_SBUSDMA_CH4_REQUEST_1r 8759
#define CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUGr 8760
#define CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr 8761
#define CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr 8762
#define CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr 8763
#define CMIC_CMC1_SBUSDMA_CH4_SBUS_START_ADDRESSr 8764
#define CMIC_CMC1_SBUSDMA_CH4_STATUSr 8765
#define CMIC_CMC1_SBUSDMA_CH4_TIMERr 8766
#define CMIC_CMC1_SBUSDMA_CH4_TM_CONTROLr 8767
#define CMIC_CMC1_SBUSDMA_CH5_CONTROLr 8768
#define CMIC_CMC1_SBUSDMA_CH5_COUNTr 8769
#define CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr 8770
#define CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr 8771
#define CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr 8772
#define CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr 8773
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr 8774
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8775
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8776
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr 8777
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr 8778
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8779
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUS_ADDRESSr 8780
#define CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_HIr 8781
#define CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_LOr 8782
#define CMIC_CMC1_SBUSDMA_CH5_ECC_CONTROLr 8783
#define CMIC_CMC1_SBUSDMA_CH5_ECC_STATUSr 8784
#define CMIC_CMC1_SBUSDMA_CH5_ECC_STATUS_CLRr 8785
#define CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr 8786
#define CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr 8787
#define CMIC_CMC1_SBUSDMA_CH5_ITER_COUNTr 8788
#define CMIC_CMC1_SBUSDMA_CH5_OPCODEr 8789
#define CMIC_CMC1_SBUSDMA_CH5_REQUESTr 8790
#define CMIC_CMC1_SBUSDMA_CH5_REQUEST_1r 8791
#define CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUGr 8792
#define CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr 8793
#define CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr 8794
#define CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr 8795
#define CMIC_CMC1_SBUSDMA_CH5_SBUS_START_ADDRESSr 8796
#define CMIC_CMC1_SBUSDMA_CH5_STATUSr 8797
#define CMIC_CMC1_SBUSDMA_CH5_TIMERr 8798
#define CMIC_CMC1_SBUSDMA_CH5_TM_CONTROLr 8799
#define CMIC_CMC1_SBUSDMA_CH6_CONTROLr 8800
#define CMIC_CMC1_SBUSDMA_CH6_COUNTr 8801
#define CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr 8802
#define CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr 8803
#define CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr 8804
#define CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr 8805
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr 8806
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8807
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8808
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr 8809
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr 8810
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8811
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUS_ADDRESSr 8812
#define CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_HIr 8813
#define CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_LOr 8814
#define CMIC_CMC1_SBUSDMA_CH6_ECC_CONTROLr 8815
#define CMIC_CMC1_SBUSDMA_CH6_ECC_STATUSr 8816
#define CMIC_CMC1_SBUSDMA_CH6_ECC_STATUS_CLRr 8817
#define CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr 8818
#define CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr 8819
#define CMIC_CMC1_SBUSDMA_CH6_ITER_COUNTr 8820
#define CMIC_CMC1_SBUSDMA_CH6_OPCODEr 8821
#define CMIC_CMC1_SBUSDMA_CH6_REQUESTr 8822
#define CMIC_CMC1_SBUSDMA_CH6_REQUEST_1r 8823
#define CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUGr 8824
#define CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr 8825
#define CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr 8826
#define CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr 8827
#define CMIC_CMC1_SBUSDMA_CH6_SBUS_START_ADDRESSr 8828
#define CMIC_CMC1_SBUSDMA_CH6_STATUSr 8829
#define CMIC_CMC1_SBUSDMA_CH6_TIMERr 8830
#define CMIC_CMC1_SBUSDMA_CH6_TM_CONTROLr 8831
#define CMIC_CMC1_SBUSDMA_CH7_CONTROLr 8832
#define CMIC_CMC1_SBUSDMA_CH7_COUNTr 8833
#define CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr 8834
#define CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr 8835
#define CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr 8836
#define CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr 8837
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr 8838
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8839
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8840
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr 8841
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr 8842
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8843
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUS_ADDRESSr 8844
#define CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_HIr 8845
#define CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_LOr 8846
#define CMIC_CMC1_SBUSDMA_CH7_ECC_CONTROLr 8847
#define CMIC_CMC1_SBUSDMA_CH7_ECC_STATUSr 8848
#define CMIC_CMC1_SBUSDMA_CH7_ECC_STATUS_CLRr 8849
#define CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr 8850
#define CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr 8851
#define CMIC_CMC1_SBUSDMA_CH7_ITER_COUNTr 8852
#define CMIC_CMC1_SBUSDMA_CH7_OPCODEr 8853
#define CMIC_CMC1_SBUSDMA_CH7_REQUESTr 8854
#define CMIC_CMC1_SBUSDMA_CH7_REQUEST_1r 8855
#define CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUGr 8856
#define CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr 8857
#define CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr 8858
#define CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr 8859
#define CMIC_CMC1_SBUSDMA_CH7_SBUS_START_ADDRESSr 8860
#define CMIC_CMC1_SBUSDMA_CH7_STATUSr 8861
#define CMIC_CMC1_SBUSDMA_CH7_TIMERr 8862
#define CMIC_CMC1_SBUSDMA_CH7_TM_CONTROLr 8863
#define CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUSr 8864
#define CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr 8865
#define CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUSr 8866
#define CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr 8867
#define CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TXr 8868
#define CMIC_CMC1_SHARED_AXI_AR_COUNT_TXr 8869
#define CMIC_CMC1_SHARED_AXI_PER_ID_STATr 8870
#define CMIC_CMC1_SHARED_AXI_STATr 8871
#define CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRLr 8872
#define CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRLr 8873
#define CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRLr 8874
#define CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr 8875
#define CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROLr 8876
#define CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUSr 8877
#define CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr 8878
#define CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr 8879
#define CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROLr 8880
#define CMIC_CMC1_SHARED_CONFIGr 8881
#define CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr 8882
#define CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr 8883
#define CMIC_CMC1_SHARED_IRQ_STAT0r 8884
#define CMIC_CMC1_SHARED_IRQ_STAT1r 8885
#define CMIC_CMC1_SHARED_IRQ_STAT_CLR0r 8886
#define CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRLr 8887
#define CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr 8888
#define CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRLr 8889
#define CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r 8890
#define CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r 8891
#define CMIC_CMC1_SHARED_PKT_COUNT_RXPKTr 8892
#define CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERRr 8893
#define CMIC_CMC1_SHARED_PKT_COUNT_TXPKTr 8894
#define CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERRr 8895
#define CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0r 8896
#define CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1r 8897
#define CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr 8898
#define CMIC_CMC1_SHARED_RXBUF_CONFIGr 8899
#define CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr 8900
#define CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr 8901
#define CMIC_CMC1_SHARED_RXBUF_ECC_CONTROLr 8902
#define CMIC_CMC1_SHARED_RXBUF_ECC_STATUSr 8903
#define CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLRr 8904
#define CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIGr 8905
#define CMIC_CMC1_SHARED_RXBUF_TM_CONTROLr 8906
#define CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRLr 8907
#define CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr 8908
#define CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRLr 8909
#define CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr 8910
#define CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr 8911
#define CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr 8912
#define CMIC_CMC1_SHARED_TXBUF_DEBUGr 8913
#define CMIC_CMC1_SHARED_TXBUF_ECC_CONTROLr 8914
#define CMIC_CMC1_SHARED_TXBUF_ECC_STATUSr 8915
#define CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLRr 8916
#define CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITSr 8917
#define CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITSr 8918
#define CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIGr 8919
#define CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRLr 8920
#define CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNTr 8921
#define CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNTr 8922
#define CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNTr 8923
#define CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNTr 8924
#define CMIC_CMC1_SHARED_TXBUF_TM_CONTROLr 8925
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFGr 8926
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1r 8927
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 8928
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 8929
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HIr 8930
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LOr 8931
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROLr 8932
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUSr 8933
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLRr 8934
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HIr 8935
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LOr 8936
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr 8937
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 8938
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 8939
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODEr 8940
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr 8941
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STATr 8942
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLRr 8943
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROLr 8944
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFGr 8945
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1r 8946
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 8947
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 8948
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HIr 8949
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LOr 8950
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROLr 8951
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUSr 8952
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLRr 8953
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HIr 8954
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LOr 8955
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLDr 8956
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 8957
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 8958
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODEr 8959
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESSr 8960
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STATr 8961
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLRr 8962
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROLr 8963
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFGr 8964
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1r 8965
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 8966
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 8967
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HIr 8968
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LOr 8969
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROLr 8970
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUSr 8971
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLRr 8972
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HIr 8973
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LOr 8974
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLDr 8975
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 8976
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 8977
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODEr 8978
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESSr 8979
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STATr 8980
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLRr 8981
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROLr 8982
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFGr 8983
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1r 8984
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 8985
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 8986
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HIr 8987
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LOr 8988
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROLr 8989
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUSr 8990
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLRr 8991
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HIr 8992
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LOr 8993
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr 8994
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 8995
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 8996
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODEr 8997
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr 8998
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STATr 8999
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLRr 9000
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROLr 9001
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFGr 9002
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1r 9003
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 9004
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 9005
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HIr 9006
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LOr 9007
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROLr 9008
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUSr 9009
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLRr 9010
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HIr 9011
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LOr 9012
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr 9013
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 9014
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 9015
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODEr 9016
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr 9017
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STATr 9018
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLRr 9019
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROLr 9020
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFGr 9021
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1r 9022
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 9023
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 9024
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HIr 9025
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LOr 9026
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROLr 9027
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUSr 9028
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLRr 9029
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HIr 9030
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LOr 9031
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr 9032
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 9033
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 9034
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODEr 9035
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr 9036
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STATr 9037
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLRr 9038
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROLr 9039
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFGr 9040
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1r 9041
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 9042
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 9043
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HIr 9044
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LOr 9045
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROLr 9046
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUSr 9047
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLRr 9048
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HIr 9049
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LOr 9050
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLDr 9051
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 9052
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 9053
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODEr 9054
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESSr 9055
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STATr 9056
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLRr 9057
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROLr 9058
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFGr 9059
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1r 9060
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 9061
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 9062
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HIr 9063
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LOr 9064
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROLr 9065
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUSr 9066
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLRr 9067
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HIr 9068
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LOr 9069
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLDr 9070
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 9071
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 9072
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODEr 9073
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESSr 9074
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STATr 9075
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLRr 9076
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROLr 9077
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFGr 9078
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1r 9079
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 9080
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 9081
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HIr 9082
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LOr 9083
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROLr 9084
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUSr 9085
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLRr 9086
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HIr 9087
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LOr 9088
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLDr 9089
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 9090
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 9091
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODEr 9092
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESSr 9093
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STATr 9094
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLRr 9095
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROLr 9096
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFGr 9097
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1r 9098
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 9099
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 9100
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HIr 9101
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LOr 9102
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROLr 9103
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUSr 9104
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLRr 9105
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HIr 9106
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LOr 9107
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLDr 9108
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 9109
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 9110
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODEr 9111
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESSr 9112
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STATr 9113
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLRr 9114
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROLr 9115
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFGr 9116
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1r 9117
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 9118
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 9119
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HIr 9120
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LOr 9121
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROLr 9122
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUSr 9123
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLRr 9124
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HIr 9125
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LOr 9126
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLDr 9127
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 9128
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 9129
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODEr 9130
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESSr 9131
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STATr 9132
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLRr 9133
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROLr 9134
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFGr 9135
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1r 9136
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 9137
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 9138
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HIr 9139
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LOr 9140
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROLr 9141
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUSr 9142
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLRr 9143
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HIr 9144
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LOr 9145
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLDr 9146
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 9147
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 9148
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODEr 9149
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESSr 9150
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STATr 9151
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLRr 9152
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROLr 9153
#define CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNTr 9154
#define CMIC_COMMON_POOL_SCHAN_CH0_CTRLr 9155
#define CMIC_COMMON_POOL_SCHAN_CH0_ERRr 9156
#define CMIC_COMMON_POOL_SCHAN_CH0_MESSAGEr 9157
#define CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNTr 9158
#define CMIC_COMMON_POOL_SCHAN_CH1_CTRLr 9159
#define CMIC_COMMON_POOL_SCHAN_CH1_ERRr 9160
#define CMIC_COMMON_POOL_SCHAN_CH1_MESSAGEr 9161
#define CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNTr 9162
#define CMIC_COMMON_POOL_SCHAN_CH2_CTRLr 9163
#define CMIC_COMMON_POOL_SCHAN_CH2_ERRr 9164
#define CMIC_COMMON_POOL_SCHAN_CH2_MESSAGEr 9165
#define CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNTr 9166
#define CMIC_COMMON_POOL_SCHAN_CH3_CTRLr 9167
#define CMIC_COMMON_POOL_SCHAN_CH3_ERRr 9168
#define CMIC_COMMON_POOL_SCHAN_CH3_MESSAGEr 9169
#define CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNTr 9170
#define CMIC_COMMON_POOL_SCHAN_CH4_CTRLr 9171
#define CMIC_COMMON_POOL_SCHAN_CH4_ERRr 9172
#define CMIC_COMMON_POOL_SCHAN_CH4_MESSAGEr 9173
#define CMIC_COMMON_POOL_SCHAN_CH5_ACK_DATA_BEAT_COUNTr 9174
#define CMIC_COMMON_POOL_SCHAN_CH5_CTRLr 9175
#define CMIC_COMMON_POOL_SCHAN_CH5_ERRr 9176
#define CMIC_COMMON_POOL_SCHAN_CH5_MESSAGEr 9177
#define CMIC_COMMON_POOL_SCHAN_CH6_ACK_DATA_BEAT_COUNTr 9178
#define CMIC_COMMON_POOL_SCHAN_CH6_CTRLr 9179
#define CMIC_COMMON_POOL_SCHAN_CH6_ERRr 9180
#define CMIC_COMMON_POOL_SCHAN_CH6_MESSAGEr 9181
#define CMIC_COMMON_POOL_SCHAN_CH7_ACK_DATA_BEAT_COUNTr 9182
#define CMIC_COMMON_POOL_SCHAN_CH7_CTRLr 9183
#define CMIC_COMMON_POOL_SCHAN_CH7_ERRr 9184
#define CMIC_COMMON_POOL_SCHAN_CH7_MESSAGEr 9185
#define CMIC_COMMON_POOL_SCHAN_CH8_ACK_DATA_BEAT_COUNTr 9186
#define CMIC_COMMON_POOL_SCHAN_CH8_CTRLr 9187
#define CMIC_COMMON_POOL_SCHAN_CH8_ERRr 9188
#define CMIC_COMMON_POOL_SCHAN_CH8_MESSAGEr 9189
#define CMIC_COMMON_POOL_SCHAN_CH9_ACK_DATA_BEAT_COUNTr 9190
#define CMIC_COMMON_POOL_SCHAN_CH9_CTRLr 9191
#define CMIC_COMMON_POOL_SCHAN_CH9_ERRr 9192
#define CMIC_COMMON_POOL_SCHAN_CH9_MESSAGEr 9193
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORYr 9194
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRLr 9195
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWERr 9196
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPERr 9197
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUSr 9198
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr 9199
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr 9200
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORYr 9201
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRLr 9202
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWERr 9203
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPERr 9204
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUSr 9205
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr 9206
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr 9207
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_COMMON_CTRLr 9208
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRLr 9209
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUSr 9210
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRLr 9211
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_COMMAND_MEMORYr 9212
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_CTRLr 9213
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_LOWERr 9214
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_UPPERr 9215
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_STATUSr 9216
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr 9217
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr 9218
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_COMMAND_MEMORYr 9219
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_CTRLr 9220
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_LOWERr 9221
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_UPPERr 9222
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_STATUSr 9223
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr 9224
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr 9225
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_COMMON_CTRLr 9226
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_CTRLr 9227
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_STATUSr 9228
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_TM_CTRLr 9229
#define CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUSr 9230
#define CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr 9231
#define CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUSr 9232
#define CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr 9233
#define CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUSr 9234
#define CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUS_ENABLEr 9235
#define CMIC_COMMON_POOL_SHARED_CONFIGr 9236
#define CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRLr 9237
#define CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRLr 9238
#define CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1r 9239
#define CMIC_COMMON_POOL_SHARED_IRQ_STAT0r 9240
#define CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRLr 9241
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE0r 9242
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE1r 9243
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE2r 9244
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE3r 9245
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE4r 9246
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE5r 9247
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE6r 9248
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE7r 9249
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLEr 9250
#define CMIC_IPROC_TO_RCPU_IRQ_STAT0r 9251
#define CMIC_IPROC_TO_RCPU_IRQ_STAT1r 9252
#define CMIC_IPROC_TO_RCPU_IRQ_STAT2r 9253
#define CMIC_IPROC_TO_RCPU_IRQ_STAT3r 9254
#define CMIC_IPROC_TO_RCPU_IRQ_STAT4r 9255
#define CMIC_IPROC_TO_RCPU_IRQ_STAT5r 9256
#define CMIC_IPROC_TO_RCPU_IRQ_STAT6r 9257
#define CMIC_IPROC_TO_RCPU_IRQ_STAT7r 9258
#define CMIC_IPROC_TO_RCPU_IRQ_STATr 9259
#define CMIC_RPE_1BIT_ECC_ERROR_STATUSr 9260
#define CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLEr 9261
#define CMIC_RPE_2BIT_ECC_ERROR_STATUSr 9262
#define CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLEr 9263
#define CMIC_RPE_AXI_AR_COUNT_SPLIT_TXr 9264
#define CMIC_RPE_AXI_AR_COUNT_TXr 9265
#define CMIC_RPE_AXI_STATr 9266
#define CMIC_RPE_BIT_ECC_ERROR_STATUSr 9267
#define CMIC_RPE_BIT_ECC_ERROR_STATUS_ENABLEr 9268
#define CMIC_RPE_COMPLETION_BUF_ECC_CONTROLr 9269
#define CMIC_RPE_COMPLETION_BUF_ECC_STATUSr 9270
#define CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIESr 9271
#define CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr 9272
#define CMIC_RPE_COMPLETION_BUF_TM_CONTROLr 9273
#define CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr 9274
#define CMIC_RPE_INTR_PKT_PACING_DELAYr 9275
#define CMIC_RPE_IRQ_STATr 9276
#define CMIC_RPE_IRQ_STAT_CLRr 9277
#define CMIC_RPE_PIO_MEMDMA_COSr 9278
#define CMIC_RPE_PIO_MEMDMA_COS_0r 9279
#define CMIC_RPE_PIO_MEMDMA_COS_1r 9280
#define CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROLr 9281
#define CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUSr 9282
#define CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROLr 9283
#define CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIGr 9284
#define CMIC_RPE_PKTDMA_COSr 9285
#define CMIC_RPE_PKTDMA_COS_0r 9286
#define CMIC_RPE_PKTDMA_COS_1r 9287
#define CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIGr 9288
#define CMIC_RPE_PKT_COS_QUEUES_HIr 9289
#define CMIC_RPE_PKT_COS_QUEUES_LOr 9290
#define CMIC_RPE_PKT_COUNT_FROMCPUr 9291
#define CMIC_RPE_PKT_COUNT_FROMCPU_MHr 9292
#define CMIC_RPE_PKT_COUNT_INTRr 9293
#define CMIC_RPE_PKT_COUNT_MEMDMAr 9294
#define CMIC_RPE_PKT_COUNT_MEMDMA_REPLYr 9295
#define CMIC_RPE_PKT_COUNT_PIOr 9296
#define CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROPr 9297
#define CMIC_RPE_PKT_COUNT_PIO_REPLYr 9298
#define CMIC_RPE_PKT_COUNT_RXPKTr 9299
#define CMIC_RPE_PKT_COUNT_RXPKT_ERRr 9300
#define CMIC_RPE_PKT_COUNT_SBUSDMAr 9301
#define CMIC_RPE_PKT_COUNT_SBUSDMA_REPLYr 9302
#define CMIC_RPE_PKT_COUNT_SCHANr 9303
#define CMIC_RPE_PKT_COUNT_SCHAN_REPr 9304
#define CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROPr 9305
#define CMIC_RPE_PKT_COUNT_TOCPUDMr 9306
#define CMIC_RPE_PKT_COUNT_TOCPUDr 9307
#define CMIC_RPE_PKT_COUNT_TOCPUEMr 9308
#define CMIC_RPE_PKT_COUNT_TOCPUEr 9309
#define CMIC_RPE_PKT_COUNT_TXPKTr 9310
#define CMIC_RPE_PKT_COUNT_TXPKT_ERRr 9311
#define CMIC_RPE_PKT_CTRLr 9312
#define CMIC_RPE_PKT_ETHER_SIGr 9313
#define CMIC_RPE_PKT_FIRST_DROP_REASONr 9314
#define CMIC_RPE_PKT_FIRST_DROP_REASON_0r 9315
#define CMIC_RPE_PKT_FIRST_DROP_REASON_1r 9316
#define CMIC_RPE_PKT_FIRST_DROP_REASON_2r 9317
#define CMIC_RPE_PKT_FIRST_DROP_REASON_3r 9318
#define CMIC_RPE_PKT_FIRST_DROP_REASON_4r 9319
#define CMIC_RPE_PKT_FIRST_DROP_REASON_5r 9320
#define CMIC_RPE_PKT_FIRST_DROP_REASON_6r 9321
#define CMIC_RPE_PKT_FIRST_DROP_REASON_7r 9322
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASONr 9323
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_0r 9324
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_1r 9325
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_2r 9326
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_3r 9327
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_4r 9328
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_5r 9329
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_6r 9330
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_7r 9331
#define CMIC_RPE_PKT_LMAC0_HIr 9332
#define CMIC_RPE_PKT_LMAC0_LOr 9333
#define CMIC_RPE_PKT_LMAC1_HIr 9334
#define CMIC_RPE_PKT_LMAC1_LOr 9335
#define CMIC_RPE_PKT_LMAC_HIr 9336
#define CMIC_RPE_PKT_LMAC_LOr 9337
#define CMIC_RPE_PKT_PORTS_0r 9338
#define CMIC_RPE_PKT_PORTS_1r 9339
#define CMIC_RPE_PKT_PORTS_2r 9340
#define CMIC_RPE_PKT_PORTS_3r 9341
#define CMIC_RPE_PKT_PORTS_4r 9342
#define CMIC_RPE_PKT_PORTS_5r 9343
#define CMIC_RPE_PKT_PORTS_6r 9344
#define CMIC_RPE_PKT_PORTS_7r 9345
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRYr 9346
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0r 9347
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10r 9348
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11r 9349
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12r 9350
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13r 9351
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14r 9352
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15r 9353
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16r 9354
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17r 9355
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18r 9356
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19r 9357
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1r 9358
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20r 9359
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21r 9360
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22r 9361
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23r 9362
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24r 9363
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25r 9364
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26r 9365
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27r 9366
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28r 9367
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29r 9368
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2r 9369
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30r 9370
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31r 9371
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32r 9372
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33r 9373
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34r 9374
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35r 9375
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36r 9376
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37r 9377
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38r 9378
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39r 9379
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3r 9380
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40r 9381
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41r 9382
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42r 9383
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43r 9384
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44r 9385
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45r 9386
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46r 9387
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47r 9388
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48r 9389
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49r 9390
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4r 9391
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50r 9392
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51r 9393
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52r 9394
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53r 9395
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54r 9396
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55r 9397
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56r 9398
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57r 9399
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58r 9400
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59r 9401
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5r 9402
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60r 9403
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61r 9404
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62r 9405
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63r 9406
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6r 9407
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7r 9408
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8r 9409
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9r 9410
#define CMIC_RPE_PKT_REASON_0_TYPEr 9411
#define CMIC_RPE_PKT_REASON_1_TYPEr 9412
#define CMIC_RPE_PKT_REASON_2_TYPEr 9413
#define CMIC_RPE_PKT_REASON_DIRECT_0_TYPEr 9414
#define CMIC_RPE_PKT_REASON_DIRECT_1_TYPEr 9415
#define CMIC_RPE_PKT_REASON_DIRECT_2_TYPEr 9416
#define CMIC_RPE_PKT_REASON_MINI_0_TYPEr 9417
#define CMIC_RPE_PKT_REASON_MINI_1_TYPEr 9418
#define CMIC_RPE_PKT_REASON_MINI_2_TYPEr 9419
#define CMIC_RPE_PKT_RMACr 9420
#define CMIC_RPE_PKT_RMAC_HIr 9421
#define CMIC_RPE_PKT_RMH0r 9422
#define CMIC_RPE_PKT_RMH1r 9423
#define CMIC_RPE_PKT_RMH2r 9424
#define CMIC_RPE_PKT_RMH3r 9425
#define CMIC_RPE_PKT_RMHr 9426
#define CMIC_RPE_PKT_VLANr 9427
#define CMIC_RPE_SCHAN_SBUSDMA_COSr 9428
#define CMIC_RPE_SCHAN_SBUSDMA_COS_0r 9429
#define CMIC_RPE_SCHAN_SBUSDMA_COS_1r 9430
#define CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROLr 9431
#define CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUSr 9432
#define CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROLr 9433
#define CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIGr 9434
#define CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0r 9435
#define CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1r 9436
#define CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASKr 9437
#define CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr 9438
#define CMIC_RPE_SHARED_RXBUF_CONFIGr 9439
#define CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr 9440
#define CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr 9441
#define CMIC_RPE_SHARED_RXBUF_ECC_CONTROLr 9442
#define CMIC_RPE_SHARED_RXBUF_ECC_STATUSr 9443
#define CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLRr 9444
#define CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIGr 9445
#define CMIC_RPE_SHARED_RXBUF_TM_CONTROLr 9446
#define CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr 9447
#define CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr 9448
#define CMIC_RPE_SHARED_TXBUF_DEBUGr 9449
#define CMIC_RPE_SHARED_TXBUF_ECC_CONTROLr 9450
#define CMIC_RPE_SHARED_TXBUF_ECC_STATUSr 9451
#define CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLRr 9452
#define CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITSr 9453
#define CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITSr 9454
#define CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIGr 9455
#define CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRLr 9456
#define CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNTr 9457
#define CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNTr 9458
#define CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNTr 9459
#define CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNTr 9460
#define CMIC_RPE_SHARED_TXBUF_SLICE_PKT_CNTr 9461
#define CMIC_RPE_SHARED_TXBUF_TM_CONTROLr 9462
#define CMIC_TOP_CONFIGr 9463
#define CMIC_TOP_EPINTF_BUF_DEPTHr 9464
#define CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITSr 9465
#define CMIC_TOP_EPINTF_RELEASE_ALL_CREDITSr 9466
#define CMIC_TOP_EP_TO_CPU_HEADER_SIZEr 9467
#define CMIC_TOP_IPINTF_BUF_DEPTHr 9468
#define CMIC_TOP_IPINTF_INTERFACE_CREDITSr 9469
#define CMIC_TOP_IPINTF_WRR_ARB_CTRLr 9470
#define CMIC_TOP_PKT_COUNT_RXPKTr 9471
#define CMIC_TOP_PKT_COUNT_RXPKT_DROPr 9472
#define CMIC_TOP_PKT_COUNT_RXPKT_ERRr 9473
#define CMIC_TOP_PKT_COUNT_TXPKTr 9474
#define CMIC_TOP_PKT_COUNT_TXPKT_ERRr 9475
#define CMIC_TOP_RESERVEDr 9476
#define CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMAr 9477
#define CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1r 9478
#define CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHANr 9479
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMAr 9480
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMA_1r 9481
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SCHANr 9482
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SCHAN_1r 9483
#define CMIC_TOP_SBUS_RING_MAPr 9484
#define CMIC_TOP_SBUS_RING_MAP_0_7r 9485
#define CMIC_TOP_SBUS_RING_MAP_104_111r 9486
#define CMIC_TOP_SBUS_RING_MAP_112_119r 9487
#define CMIC_TOP_SBUS_RING_MAP_120_127r 9488
#define CMIC_TOP_SBUS_RING_MAP_16_23r 9489
#define CMIC_TOP_SBUS_RING_MAP_24_31r 9490
#define CMIC_TOP_SBUS_RING_MAP_32_39r 9491
#define CMIC_TOP_SBUS_RING_MAP_40_47r 9492
#define CMIC_TOP_SBUS_RING_MAP_48_55r 9493
#define CMIC_TOP_SBUS_RING_MAP_56_63r 9494
#define CMIC_TOP_SBUS_RING_MAP_64_71r 9495
#define CMIC_TOP_SBUS_RING_MAP_72_79r 9496
#define CMIC_TOP_SBUS_RING_MAP_80_87r 9497
#define CMIC_TOP_SBUS_RING_MAP_88_95r 9498
#define CMIC_TOP_SBUS_RING_MAP_8_15r 9499
#define CMIC_TOP_SBUS_RING_MAP_96_103r 9500
#define CMIC_TOP_SBUS_TIMEOUTr 9501
#define CMIC_TOP_STATISTICS_COUNTER_CONTROLr 9502
#define CMIC_TOP_STATISTICS_COUNTER_STATUSr 9503
#define CMIC_TOP_STATISTICS_EP_BYTE_COUNT_HIr 9504
#define CMIC_TOP_STATISTICS_EP_BYTE_COUNT_LOr 9505
#define CMIC_TOP_STATISTICS_EP_PKT_COUNTr 9506
#define CMIC_TOP_STATISTICS_IP_BYTE_COUNT_HIr 9507
#define CMIC_TOP_STATISTICS_IP_BYTE_COUNT_LOr 9508
#define CMIC_TOP_STATISTICS_IP_PKT_COUNTr 9509
#define CMIC_TOP_TO_MMU_COS_MASK_LSB_BITSr 9510
#define CMIC_TOP_TO_MMU_COS_MASK_MSB_BITSr 9511
#define CRU_CONTROLr 9512
#define DMU_CRU_RESETr 9513
#define DMU_PCU_OTP_CONFIGr 9514
#define DMU_PCU_OTP_CONFIG_0r 9515
#define DMU_PCU_OTP_CONFIG_10r 9516
#define DMU_PCU_OTP_CONFIG_11r 9517
#define DMU_PCU_OTP_CONFIG_12r 9518
#define DMU_PCU_OTP_CONFIG_13r 9519
#define DMU_PCU_OTP_CONFIG_14r 9520
#define DMU_PCU_OTP_CONFIG_15r 9521
#define DMU_PCU_OTP_CONFIG_16r 9522
#define DMU_PCU_OTP_CONFIG_17r 9523
#define DMU_PCU_OTP_CONFIG_18r 9524
#define DMU_PCU_OTP_CONFIG_19r 9525
#define DMU_PCU_OTP_CONFIG_1r 9526
#define DMU_PCU_OTP_CONFIG_20r 9527
#define DMU_PCU_OTP_CONFIG_21r 9528
#define DMU_PCU_OTP_CONFIG_22r 9529
#define DMU_PCU_OTP_CONFIG_23r 9530
#define DMU_PCU_OTP_CONFIG_24r 9531
#define DMU_PCU_OTP_CONFIG_25r 9532
#define DMU_PCU_OTP_CONFIG_26r 9533
#define DMU_PCU_OTP_CONFIG_27r 9534
#define DMU_PCU_OTP_CONFIG_28r 9535
#define DMU_PCU_OTP_CONFIG_29r 9536
#define DMU_PCU_OTP_CONFIG_2r 9537
#define DMU_PCU_OTP_CONFIG_30r 9538
#define DMU_PCU_OTP_CONFIG_31r 9539
#define DMU_PCU_OTP_CONFIG_3r 9540
#define DMU_PCU_OTP_CONFIG_4r 9541
#define DMU_PCU_OTP_CONFIG_5r 9542
#define DMU_PCU_OTP_CONFIG_6r 9543
#define DMU_PCU_OTP_CONFIG_7r 9544
#define DMU_PCU_OTP_CONFIG_8r 9545
#define DMU_PCU_OTP_CONFIG_9r 9546
#define DOP_COLLECTION_RESP_WORD 9547
#define FIXED_DATA 9548
#define FMT_ALPM_ENTRY_DATA 9549
#define ICFG_CHIP_LP_INTR_ENABLE_REG0r 9550
#define ICFG_CHIP_LP_INTR_ENABLE_REG1r 9551
#define ICFG_CHIP_LP_INTR_ENABLE_REG2r 9552
#define ICFG_CHIP_LP_INTR_ENABLE_REG3r 9553
#define ICFG_CHIP_LP_INTR_ENABLE_REGr 9554
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG0r 9555
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG1r 9556
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG2r 9557
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG3r 9558
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REGr 9559
#define ICFG_CHIP_LP_INTR_STATUS_REG0r 9560
#define ICFG_CHIP_LP_INTR_STATUS_REG1r 9561
#define ICFG_CHIP_LP_INTR_STATUS_REG2r 9562
#define ICFG_CHIP_LP_INTR_STATUS_REG3r 9563
#define ICFG_CHIP_LP_INTR_STATUS_REGr 9564
#define ICFG_CMIC_RCPU_SW_PROG_INTRr 9565
#define ICFG_CMIC_RCPU_SW_PROG_INTR_CLRr 9566
#define ICFG_CMIC_RCPU_SW_PROG_INTR_SETr 9567
#define ICFG_CORTEXM0_SW_PROG_INTRr 9568
#define ICFG_CORTEXM0_SW_PROG_INTR_CLRr 9569
#define ICFG_CORTEXM0_SW_PROG_INTR_SETr 9570
#define ICFG_CORTEXM0_U0_SW_PROG_INTRr 9571
#define ICFG_CORTEXM0_U0_SW_PROG_INTR_CLRr 9572
#define ICFG_CORTEXM0_U0_SW_PROG_INTR_SETr 9573
#define ICFG_CORTEXM0_U1_SW_PROG_INTRr 9574
#define ICFG_CORTEXM0_U1_SW_PROG_INTR_CLRr 9575
#define ICFG_CORTEXM0_U1_SW_PROG_INTR_SETr 9576
#define ICFG_CORTEXM0_U2_SW_PROG_INTRr 9577
#define ICFG_CORTEXM0_U2_SW_PROG_INTR_CLRr 9578
#define ICFG_CORTEXM0_U2_SW_PROG_INTR_SETr 9579
#define ICFG_CORTEXM0_U3_SW_PROG_INTRr 9580
#define ICFG_CORTEXM0_U3_SW_PROG_INTR_CLRr 9581
#define ICFG_CORTEXM0_U3_SW_PROG_INTR_SETr 9582
#define ICFG_PCIE_SW_PROG_INTRr 9583
#define ICFG_PCIE_SW_PROG_INTR_CLRr 9584
#define ICFG_PCIE_SW_PROG_INTR_SETr 9585
#define ICFG_RTS0_MHOST0_SW_PROG_INTRr 9586
#define ICFG_RTS0_MHOST0_SW_PROG_INTR_CLRr 9587
#define ICFG_RTS0_MHOST0_SW_PROG_INTR_SETr 9588
#define ICFG_RTS0_MHOST1_SW_PROG_INTRr 9589
#define ICFG_RTS0_MHOST1_SW_PROG_INTR_CLRr 9590
#define ICFG_RTS0_MHOST1_SW_PROG_INTR_SETr 9591
#define ICFG_RTS1_MHOST0_SW_PROG_INTRr 9592
#define ICFG_RTS1_MHOST0_SW_PROG_INTR_CLRr 9593
#define ICFG_RTS1_MHOST0_SW_PROG_INTR_SETr 9594
#define ICFG_RTS1_MHOST1_SW_PROG_INTRr 9595
#define ICFG_RTS1_MHOST1_SW_PROG_INTR_CLRr 9596
#define ICFG_RTS1_MHOST1_SW_PROG_INTR_SETr 9597
#define ICFG_UART_MUXr 9598
#define INTC_INTR_ENABLE_REG0r 9599
#define INTC_INTR_ENABLE_REG1r 9600
#define INTC_INTR_ENABLE_REG2r 9601
#define INTC_INTR_ENABLE_REG3r 9602
#define INTC_INTR_ENABLE_REG4r 9603
#define INTC_INTR_ENABLE_REG5r 9604
#define INTC_INTR_ENABLE_REG6r 9605
#define INTC_INTR_ENABLE_REG7r 9606
#define INTC_INTR_ENABLE_REGr 9607
#define INTC_INTR_RAW_STATUS_REG0r 9608
#define INTC_INTR_RAW_STATUS_REG1r 9609
#define INTC_INTR_RAW_STATUS_REG2r 9610
#define INTC_INTR_RAW_STATUS_REG3r 9611
#define INTC_INTR_RAW_STATUS_REG4r 9612
#define INTC_INTR_RAW_STATUS_REG5r 9613
#define INTC_INTR_RAW_STATUS_REG6r 9614
#define INTC_INTR_RAW_STATUS_REG7r 9615
#define INTC_INTR_RAW_STATUS_REGr 9616
#define INTC_INTR_STATUS_REG0r 9617
#define INTC_INTR_STATUS_REG1r 9618
#define INTC_INTR_STATUS_REG2r 9619
#define INTC_INTR_STATUS_REG3r 9620
#define INTC_INTR_STATUS_REG4r 9621
#define INTC_INTR_STATUS_REG5r 9622
#define INTC_INTR_STATUS_REG6r 9623
#define INTC_INTR_STATUS_REG7r 9624
#define INTC_INTR_STATUS_REGr 9625
#define L3_DEFIP_ALPM_PIVOT_FMT1 9626
#define L3_DEFIP_ALPM_PIVOT_FMT10 9627
#define L3_DEFIP_ALPM_PIVOT_FMT10_FULL 9628
#define L3_DEFIP_ALPM_PIVOT_FMT16 9629
#define L3_DEFIP_ALPM_PIVOT_FMT16_FULL 9630
#define L3_DEFIP_ALPM_PIVOT_FMT17 9631
#define L3_DEFIP_ALPM_PIVOT_FMT17_FULL 9632
#define L3_DEFIP_ALPM_PIVOT_FMT18 9633
#define L3_DEFIP_ALPM_PIVOT_FMT18_FULL 9634
#define L3_DEFIP_ALPM_PIVOT_FMT19 9635
#define L3_DEFIP_ALPM_PIVOT_FMT19_FULL 9636
#define L3_DEFIP_ALPM_PIVOT_FMT1_FULL 9637
#define L3_DEFIP_ALPM_PIVOT_FMT2 9638
#define L3_DEFIP_ALPM_PIVOT_FMT20 9639
#define L3_DEFIP_ALPM_PIVOT_FMT20_FULL 9640
#define L3_DEFIP_ALPM_PIVOT_FMT2_FULL 9641
#define L3_DEFIP_ALPM_PIVOT_FMT3 9642
#define L3_DEFIP_ALPM_PIVOT_FMT3_FULL 9643
#define L3_DEFIP_ALPM_PIVOT_FMT4 9644
#define L3_DEFIP_ALPM_PIVOT_FMT4_FULL 9645
#define L3_DEFIP_ALPM_PIVOT_FMT5 9646
#define L3_DEFIP_ALPM_PIVOT_FMT5_FULL 9647
#define L3_DEFIP_ALPM_PIVOT_FMT6 9648
#define L3_DEFIP_ALPM_PIVOT_FMT6_FULL 9649
#define L3_DEFIP_ALPM_PIVOT_FMT7 9650
#define L3_DEFIP_ALPM_PIVOT_FMT7_FULL 9651
#define L3_DEFIP_ALPM_PIVOT_FMT8 9652
#define L3_DEFIP_ALPM_PIVOT_FMT8_FULL 9653
#define L3_DEFIP_ALPM_PIVOT_FMT9 9654
#define L3_DEFIP_ALPM_PIVOT_FMT9_FULL 9655
#define L3_DEFIP_ALPM_ROUTE_FMT1 9656
#define L3_DEFIP_ALPM_ROUTE_FMT10 9657
#define L3_DEFIP_ALPM_ROUTE_FMT10_FULL 9658
#define L3_DEFIP_ALPM_ROUTE_FMT11 9659
#define L3_DEFIP_ALPM_ROUTE_FMT11_FULL 9660
#define L3_DEFIP_ALPM_ROUTE_FMT12 9661
#define L3_DEFIP_ALPM_ROUTE_FMT12_FULL 9662
#define L3_DEFIP_ALPM_ROUTE_FMT13 9663
#define L3_DEFIP_ALPM_ROUTE_FMT13_FULL 9664
#define L3_DEFIP_ALPM_ROUTE_FMT14 9665
#define L3_DEFIP_ALPM_ROUTE_FMT14_FULL 9666
#define L3_DEFIP_ALPM_ROUTE_FMT15 9667
#define L3_DEFIP_ALPM_ROUTE_FMT15_FULL 9668
#define L3_DEFIP_ALPM_ROUTE_FMT16 9669
#define L3_DEFIP_ALPM_ROUTE_FMT16_FULL 9670
#define L3_DEFIP_ALPM_ROUTE_FMT17 9671
#define L3_DEFIP_ALPM_ROUTE_FMT17_FULL 9672
#define L3_DEFIP_ALPM_ROUTE_FMT18 9673
#define L3_DEFIP_ALPM_ROUTE_FMT18_FULL 9674
#define L3_DEFIP_ALPM_ROUTE_FMT19 9675
#define L3_DEFIP_ALPM_ROUTE_FMT19_FULL 9676
#define L3_DEFIP_ALPM_ROUTE_FMT1_FULL 9677
#define L3_DEFIP_ALPM_ROUTE_FMT2 9678
#define L3_DEFIP_ALPM_ROUTE_FMT20 9679
#define L3_DEFIP_ALPM_ROUTE_FMT20_FULL 9680
#define L3_DEFIP_ALPM_ROUTE_FMT21 9681
#define L3_DEFIP_ALPM_ROUTE_FMT21_FULL 9682
#define L3_DEFIP_ALPM_ROUTE_FMT22 9683
#define L3_DEFIP_ALPM_ROUTE_FMT22_FULL 9684
#define L3_DEFIP_ALPM_ROUTE_FMT23 9685
#define L3_DEFIP_ALPM_ROUTE_FMT23_FULL 9686
#define L3_DEFIP_ALPM_ROUTE_FMT24 9687
#define L3_DEFIP_ALPM_ROUTE_FMT24_FULL 9688
#define L3_DEFIP_ALPM_ROUTE_FMT2_FULL 9689
#define L3_DEFIP_ALPM_ROUTE_FMT3 9690
#define L3_DEFIP_ALPM_ROUTE_FMT3_FULL 9691
#define L3_DEFIP_ALPM_ROUTE_FMT4 9692
#define L3_DEFIP_ALPM_ROUTE_FMT4_FULL 9693
#define L3_DEFIP_ALPM_ROUTE_FMT5 9694
#define L3_DEFIP_ALPM_ROUTE_FMT5_FULL 9695
#define L3_DEFIP_ALPM_ROUTE_FMT6 9696
#define L3_DEFIP_ALPM_ROUTE_FMT6_FULL 9697
#define L3_DEFIP_ALPM_ROUTE_FMT7 9698
#define L3_DEFIP_ALPM_ROUTE_FMT7_FULL 9699
#define L3_DEFIP_ALPM_ROUTE_FMT8 9700
#define L3_DEFIP_ALPM_ROUTE_FMT8_FULL 9701
#define L3_DEFIP_ALPM_ROUTE_FMT9 9702
#define L3_DEFIP_ALPM_ROUTE_FMT9_FULL 9703
#define L3_DEFIP_DATA_LEVEL1 9704
#define L3_DEFIP_TCAM_KEY 9705
#define L3_DEFIP_TCAM_KEY_FULL 9706
#define L3_DEFIP_TCAM_LEVEL1 9707
#define LPM_GENERIC_KEY 9708
#define MIB_MEMORY_ROW0 9709
#define MIB_MEMORY_ROW1 9710
#define MIB_MEMORY_ROW10 9711
#define MIB_MEMORY_ROW11 9712
#define MIB_MEMORY_ROW12 9713
#define MIB_MEMORY_ROW13 9714
#define MIB_MEMORY_ROW14 9715
#define MIB_MEMORY_ROW15 9716
#define MIB_MEMORY_ROW2 9717
#define MIB_MEMORY_ROW3 9718
#define MIB_MEMORY_ROW4 9719
#define MIB_MEMORY_ROW5 9720
#define MIB_MEMORY_ROW6 9721
#define MIB_MEMORY_ROW7 9722
#define MIB_MEMORY_ROW8 9723
#define MIB_MEMORY_ROW9 9724
#define MIIM_CH0_ADDRESSr 9725
#define MIIM_CH0_CONTROLr 9726
#define MIIM_CH0_PARAMSr 9727
#define MIIM_CH0_STATUSr 9728
#define MIIM_CH1_ADDRESSr 9729
#define MIIM_CH1_CONTROLr 9730
#define MIIM_CH1_PARAMSr 9731
#define MIIM_CH1_STATUSr 9732
#define MIIM_CH2_ADDRESSr 9733
#define MIIM_CH2_CONTROLr 9734
#define MIIM_CH2_PARAMSr 9735
#define MIIM_CH2_STATUSr 9736
#define MIIM_CH3_ADDRESSr 9737
#define MIIM_CH3_CONTROLr 9738
#define MIIM_CH3_PARAMSr 9739
#define MIIM_CH3_STATUSr 9740
#define MIIM_CH_ADDRESSr 9741
#define MIIM_CH_CONTROLr 9742
#define MIIM_CH_PARAMSr 9743
#define MIIM_CH_STATUSr 9744
#define MIIM_COMMON_CONTROLr 9745
#define MIIM_DMA_CH0_CONFIGr 9746
#define MIIM_DMA_CH0_CURR_DST_HOST_ADDRESSr 9747
#define MIIM_DMA_CH0_CURR_SRC_HOST_ADDRESSr 9748
#define MIIM_DMA_CH0_DATA_ONLY_MODE_ADDRESSr 9749
#define MIIM_DMA_CH0_DATA_ONLY_MODE_PARAMSr 9750
#define MIIM_DMA_CH0_DST_HOST_ADDRESSr 9751
#define MIIM_DMA_CH0_SRC_HOST_ADDRESSr 9752
#define MIIM_DMA_CH0_STATUSr 9753
#define MIIM_DMA_CH1_CONFIGr 9754
#define MIIM_DMA_CH1_CURR_DST_HOST_ADDRESSr 9755
#define MIIM_DMA_CH1_CURR_SRC_HOST_ADDRESSr 9756
#define MIIM_DMA_CH1_DATA_ONLY_MODE_ADDRESSr 9757
#define MIIM_DMA_CH1_DATA_ONLY_MODE_PARAMSr 9758
#define MIIM_DMA_CH1_DST_HOST_ADDRESSr 9759
#define MIIM_DMA_CH1_SRC_HOST_ADDRESSr 9760
#define MIIM_DMA_CH1_STATUSr 9761
#define MIIM_DMA_CH_CONFIGr 9762
#define MIIM_DMA_CH_CURR_DST_HOST_ADDRESSr 9763
#define MIIM_DMA_CH_CURR_SRC_HOST_ADDRESSr 9764
#define MIIM_DMA_CH_DATA_ONLY_MODE_ADDRESSr 9765
#define MIIM_DMA_CH_DATA_ONLY_MODE_PARAMSr 9766
#define MIIM_DMA_CH_DST_HOST_ADDRESSr 9767
#define MIIM_DMA_CH_SRC_HOST_ADDRESSr 9768
#define MIIM_DMA_CH_STATUSr 9769
#define MIIM_IF0_IO_CHAR_REG1r 9770
#define MIIM_IF0_IO_CHAR_REG2r 9771
#define MIIM_IF0_IO_CHAR_REG3r 9772
#define MIIM_IF10_IO_CHAR_REG1r 9773
#define MIIM_IF10_IO_CHAR_REG2r 9774
#define MIIM_IF10_IO_CHAR_REG3r 9775
#define MIIM_IF11_IO_CHAR_REG1r 9776
#define MIIM_IF11_IO_CHAR_REG2r 9777
#define MIIM_IF11_IO_CHAR_REG3r 9778
#define MIIM_IF1_IO_CHAR_REG1r 9779
#define MIIM_IF1_IO_CHAR_REG2r 9780
#define MIIM_IF1_IO_CHAR_REG3r 9781
#define MIIM_IF2_IO_CHAR_REG1r 9782
#define MIIM_IF2_IO_CHAR_REG2r 9783
#define MIIM_IF2_IO_CHAR_REG3r 9784
#define MIIM_IF3_IO_CHAR_REG1r 9785
#define MIIM_IF3_IO_CHAR_REG2r 9786
#define MIIM_IF3_IO_CHAR_REG3r 9787
#define MIIM_IF4_IO_CHAR_REG1r 9788
#define MIIM_IF4_IO_CHAR_REG2r 9789
#define MIIM_IF4_IO_CHAR_REG3r 9790
#define MIIM_IF5_IO_CHAR_REG1r 9791
#define MIIM_IF5_IO_CHAR_REG2r 9792
#define MIIM_IF5_IO_CHAR_REG3r 9793
#define MIIM_IF6_IO_CHAR_REG1r 9794
#define MIIM_IF6_IO_CHAR_REG2r 9795
#define MIIM_IF6_IO_CHAR_REG3r 9796
#define MIIM_IF7_IO_CHAR_REG1r 9797
#define MIIM_IF7_IO_CHAR_REG2r 9798
#define MIIM_IF7_IO_CHAR_REG3r 9799
#define MIIM_IF8_IO_CHAR_REG1r 9800
#define MIIM_IF8_IO_CHAR_REG2r 9801
#define MIIM_IF8_IO_CHAR_REG3r 9802
#define MIIM_IF9_IO_CHAR_REG1r 9803
#define MIIM_IF9_IO_CHAR_REG2r 9804
#define MIIM_IF9_IO_CHAR_REG3r 9805
#define MIIM_INTERRUPT_ENABLEr 9806
#define MIIM_INTERRUPT_STATUSr 9807
#define MIIM_INT_PHY_LINK_CHANGE_INTR_ENABLEr 9808
#define MIIM_INT_PHY_LINK_CHANGE_INTR_STATUSr 9809
#define MIIM_INT_PHY_LINK_MASK_STATUSr 9810
#define MIIM_INT_PHY_LINK_RAW_STATUSr 9811
#define MIIM_INT_PHY_LINK_STATUSr 9812
#define MIIM_LINK_SCAN_STATUSr 9813
#define MIIM_RING0_CONTROLr 9814
#define MIIM_RING10_CONTROLr 9815
#define MIIM_RING11_CONTROLr 9816
#define MIIM_RING1_CONTROLr 9817
#define MIIM_RING2_CONTROLr 9818
#define MIIM_RING3_CONTROLr 9819
#define MIIM_RING4_CONTROLr 9820
#define MIIM_RING5_CONTROLr 9821
#define MIIM_RING6_CONTROLr 9822
#define MIIM_RING7_CONTROLr 9823
#define MIIM_RING8_CONTROLr 9824
#define MIIM_RING9_CONTROLr 9825
#define MIIM_RING_CONTROLr 9826
#define NS_MISC_CLK_EVENT_CTRLr 9827
#define NS_TIMESYNC_COUNTER_CONFIG_SELECTr 9828
#define NS_TIMESYNC_GPIO_0_CTRLr 9829
#define NS_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr 9830
#define NS_TIMESYNC_GPIO_0_OUTPUT_ENABLEr 9831
#define NS_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr 9832
#define NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr 9833
#define NS_TIMESYNC_GPIO_0_UP_EVENT_CTRLr 9834
#define NS_TIMESYNC_GPIO_1_CTRLr 9835
#define NS_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr 9836
#define NS_TIMESYNC_GPIO_1_OUTPUT_ENABLEr 9837
#define NS_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr 9838
#define NS_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr 9839
#define NS_TIMESYNC_GPIO_1_UP_EVENT_CTRLr 9840
#define NS_TIMESYNC_GPIO_2_CTRLr 9841
#define NS_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr 9842
#define NS_TIMESYNC_GPIO_2_OUTPUT_ENABLEr 9843
#define NS_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr 9844
#define NS_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr 9845
#define NS_TIMESYNC_GPIO_2_UP_EVENT_CTRLr 9846
#define NS_TIMESYNC_GPIO_3_CTRLr 9847
#define NS_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr 9848
#define NS_TIMESYNC_GPIO_3_OUTPUT_ENABLEr 9849
#define NS_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr 9850
#define NS_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr 9851
#define NS_TIMESYNC_GPIO_3_UP_EVENT_CTRLr 9852
#define NS_TIMESYNC_GPIO_4_CTRLr 9853
#define NS_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr 9854
#define NS_TIMESYNC_GPIO_4_OUTPUT_ENABLEr 9855
#define NS_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr 9856
#define NS_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr 9857
#define NS_TIMESYNC_GPIO_4_UP_EVENT_CTRLr 9858
#define NS_TIMESYNC_GPIO_5_CTRLr 9859
#define NS_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr 9860
#define NS_TIMESYNC_GPIO_5_OUTPUT_ENABLEr 9861
#define NS_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr 9862
#define NS_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr 9863
#define NS_TIMESYNC_GPIO_5_UP_EVENT_CTRLr 9864
#define NS_TIMESYNC_GPIO_CTRLr 9865
#define NS_TIMESYNC_GPIO_DOWN_EVENT_CTRLr 9866
#define NS_TIMESYNC_GPIO_OUTPUT_ENABLEr 9867
#define NS_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr 9868
#define NS_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr 9869
#define NS_TIMESYNC_GPIO_UP_EVENT_CTRLr 9870
#define NS_TIMESYNC_INPUT_TIME_FIFO1_STATUSr 9871
#define NS_TIMESYNC_INPUT_TIME_FIFO1_TS_0r 9872
#define NS_TIMESYNC_INPUT_TIME_FIFO1_TS_1r 9873
#define NS_TIMESYNC_INPUT_TIME_FIFO1_TS_2r 9874
#define NS_TIMESYNC_INPUT_TIME_FIFO1_TS_3r 9875
#define NS_TIMESYNC_INPUT_TIME_FIFO2_STATUSr 9876
#define NS_TIMESYNC_INPUT_TIME_FIFO2_TS_0r 9877
#define NS_TIMESYNC_INPUT_TIME_FIFO2_TS_1r 9878
#define NS_TIMESYNC_INPUT_TIME_FIFO2_TS_2r 9879
#define NS_TIMESYNC_INPUT_TIME_FIFO2_TS_3r 9880
#define NS_TIMESYNC_INPUT_TIME_FIFO_STATUSr 9881
#define NS_TIMESYNC_SYNCE_CLK_EVENT_CTRLr 9882
#define NS_TIMESYNC_TS0_ACCUMULATOR_0r 9883
#define NS_TIMESYNC_TS0_ACCUMULATOR_1r 9884
#define NS_TIMESYNC_TS0_ACCUMULATOR_2r 9885
#define NS_TIMESYNC_TS0_BS_INIT_CTRLr 9886
#define NS_TIMESYNC_TS0_COUNTER_ENABLEr 9887
#define NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_LOWERr 9888
#define NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_UPPERr 9889
#define NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_LOWERr 9890
#define NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_UPPERr 9891
#define NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_LOWERr 9892
#define NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_UPPERr 9893
#define NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_LOWERr 9894
#define NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_UPPERr 9895
#define NS_TIMESYNC_TS0_INIT_ACCUMULATOR_0r 9896
#define NS_TIMESYNC_TS0_INIT_ACCUMULATOR_1r 9897
#define NS_TIMESYNC_TS0_INIT_ACCUMULATOR_2r 9898
#define NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUSr 9899
#define NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUSr 9900
#define NS_TIMESYNC_TS0_TS_OFFSET_LOWER_STATUSr 9901
#define NS_TIMESYNC_TS0_TS_OFFSET_UPPER_STATUSr 9902
#define NS_TIMESYNC_TS1_ACCUMULATOR_0r 9903
#define NS_TIMESYNC_TS1_ACCUMULATOR_1r 9904
#define NS_TIMESYNC_TS1_ACCUMULATOR_2r 9905
#define NS_TIMESYNC_TS1_BS_INIT_CTRLr 9906
#define NS_TIMESYNC_TS1_COUNTER_ENABLEr 9907
#define NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_LOWERr 9908
#define NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_UPPERr 9909
#define NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_LOWERr 9910
#define NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_UPPERr 9911
#define NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_LOWERr 9912
#define NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_UPPERr 9913
#define NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_LOWERr 9914
#define NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_UPPERr 9915
#define NS_TIMESYNC_TS1_INIT_ACCUMULATOR_0r 9916
#define NS_TIMESYNC_TS1_INIT_ACCUMULATOR_1r 9917
#define NS_TIMESYNC_TS1_INIT_ACCUMULATOR_2r 9918
#define NS_TIMESYNC_TS1_TIMESTAMP_LOWER_STATUSr 9919
#define NS_TIMESYNC_TS1_TIMESTAMP_UPPER_STATUSr 9920
#define NS_TIMESYNC_TS1_TS_OFFSET_LOWER_STATUSr 9921
#define NS_TIMESYNC_TS1_TS_OFFSET_UPPER_STATUSr 9922
#define NS_TIMESYNC_TS_ACCUMULATOR_0r 9923
#define NS_TIMESYNC_TS_ACCUMULATOR_1r 9924
#define NS_TIMESYNC_TS_ACCUMULATOR_2r 9925
#define NS_TIMESYNC_TS_BS_INIT_CTRLr 9926
#define NS_TIMESYNC_TS_COUNTER_ENABLEr 9927
#define NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_LOWERr 9928
#define NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_UPPERr 9929
#define NS_TIMESYNC_TS_EVENT_FWD_CFGr 9930
#define NS_TIMESYNC_TS_FREQ_CTRL_FRAC_LOWERr 9931
#define NS_TIMESYNC_TS_FREQ_CTRL_FRAC_UPPERr 9932
#define NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_LOWERr 9933
#define NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_UPPERr 9934
#define NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_LOWERr 9935
#define NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_UPPERr 9936
#define NS_TIMESYNC_TS_INIT_ACCUMULATOR_0r 9937
#define NS_TIMESYNC_TS_INIT_ACCUMULATOR_1r 9938
#define NS_TIMESYNC_TS_INIT_ACCUMULATOR_2r 9939
#define NS_TIMESYNC_TS_TIMESTAMP_LOWER_STATUSr 9940
#define NS_TIMESYNC_TS_TIMESTAMP_UPPER_STATUSr 9941
#define NS_TIMESYNC_TS_TS_OFFSET_LOWER_STATUSr 9942
#define NS_TIMESYNC_TS_TS_OFFSET_UPPER_STATUSr 9943
#define NS_TS_CAPTURE_DLY_EVENT_CTRLr 9944
#define NS_TS_CAPTURE_DLY_LUT_CTRLr 9945
#define NS_TS_CAPTURE_DLY_STAT0r 9946
#define NS_TS_CAPTURE_DLY_STAT1r 9947
#define NS_TS_CAPTURE_STATUSr 9948
#define NS_TS_COUNTER_UPDATE_PTP_LOWERr 9949
#define NS_TS_COUNTER_UPDATE_PTP_UPPERr 9950
#define NS_TS_CPU_FIFO1_ECC_CONTROLr 9951
#define NS_TS_CPU_FIFO1_ECC_STATUSr 9952
#define NS_TS_CPU_FIFO1_TM_CONTROLr 9953
#define NS_TS_CPU_FIFO2_ECC_CONTROLr 9954
#define NS_TS_CPU_FIFO2_ECC_STATUSr 9955
#define NS_TS_CPU_FIFO2_TM_CONTROLr 9956
#define NS_TS_CPU_FIFO_ECC_CONTROLr 9957
#define NS_TS_CPU_FIFO_ECC_STATUSr 9958
#define NS_TS_CPU_FIFO_TM_CONTROLr 9959
#define NS_TS_INT_ENABLEr 9960
#define NS_TS_INT_GEN_CTRLr 9961
#define NS_TS_INT_GEN_INTERVALr 9962
#define NS_TS_INT_GEN_OFFSET_LOWERr 9963
#define NS_TS_INT_GEN_OFFSET_UPPERr 9964
#define NS_TS_INT_STATUSr 9965
#define PAXB_0_CONFIG_IND_ADDRr 9966
#define PAXB_0_CONFIG_IND_DATAr 9967
#define PAXB_0_GEN3_UC_LOADER_STATUSr 9968
#define PAXB_0_PAXB_ENDIANNESSr 9969
#define PAXB_0_PAXB_HOTSWAP_CTRLr 9970
#define PAXB_0_PAXB_HOTSWAP_DEBUG_CTRLr 9971
#define PAXB_0_PAXB_HOTSWAP_DEBUG_STATr 9972
#define PAXB_0_PAXB_HOTSWAP_STATr 9973
#define PAXB_0_PAXB_INTRCLR_DELAY_UNITr 9974
#define PAXB_0_PAXB_INTR_ENr 9975
#define PAXB_0_PAXB_INTR_STATUSr 9976
#define PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWNr 9977
#define PAXB_0_RESET_STATUSr 9978
#define PAXB_0_SW_PROG_INTR_CLRr 9979
#define PAXB_0_SW_PROG_INTR_ENABLEr 9980
#define PAXB_0_SW_PROG_INTR_RAW_STATUSr 9981
#define PAXB_0_SW_PROG_INTR_SETr 9982
#define PAXB_0_SW_PROG_INTR_STATUSr 9983
#define QSPI_BSPI_B0_CTRLr 9984
#define QSPI_BSPI_B0_STATUSr 9985
#define QSPI_BSPI_B1_CTRLr 9986
#define QSPI_BSPI_B1_STATUSr 9987
#define QSPI_BSPI_BITS_PER_CYCLEr 9988
#define QSPI_BSPI_BITS_PER_PHASEr 9989
#define QSPI_BSPI_BSPI_FLASH_UPPER_ADDR_BYTEr 9990
#define QSPI_BSPI_BSPI_PIO_DATAr 9991
#define QSPI_BSPI_BSPI_PIO_IODIRr 9992
#define QSPI_BSPI_BSPI_PIO_MODE_ENABLEr 9993
#define QSPI_BSPI_BSPI_XOR_ENABLEr 9994
#define QSPI_BSPI_BSPI_XOR_VALUEr 9995
#define QSPI_BSPI_BUSY_STATUSr 9996
#define QSPI_BSPI_B_CTRLr 9997
#define QSPI_BSPI_B_STATUSr 9998
#define QSPI_BSPI_CMD_AND_MODE_BYTEr 9999
#define QSPI_BSPI_FLEX_MODE_ENABLEr 10000
#define QSPI_BSPI_INTR_STATUSr 10001
#define QSPI_BSPI_MAST_N_BOOT_CTRLr 10002
#define QSPI_BSPI_REVISION_IDr 10003
#define QSPI_BSPI_SCRATCHr 10004
#define QSPI_BSPI_STRAP_OVERRIDE_CTRLr 10005
#define QSPI_MSPI_CDRAM00r 10006
#define QSPI_MSPI_CDRAM01r 10007
#define QSPI_MSPI_CDRAM02r 10008
#define QSPI_MSPI_CDRAM03r 10009
#define QSPI_MSPI_CDRAM04r 10010
#define QSPI_MSPI_CDRAM05r 10011
#define QSPI_MSPI_CDRAM06r 10012
#define QSPI_MSPI_CDRAM07r 10013
#define QSPI_MSPI_CDRAM08r 10014
#define QSPI_MSPI_CDRAM09r 10015
#define QSPI_MSPI_CDRAM10r 10016
#define QSPI_MSPI_CDRAM11r 10017
#define QSPI_MSPI_CDRAM12r 10018
#define QSPI_MSPI_CDRAM13r 10019
#define QSPI_MSPI_CDRAM14r 10020
#define QSPI_MSPI_CDRAM15r 10021
#define QSPI_MSPI_CDRAMr 10022
#define QSPI_MSPI_CPTQPr 10023
#define QSPI_MSPI_DISABLE_FLUSH_GENr 10024
#define QSPI_MSPI_ENDQPr 10025
#define QSPI_MSPI_INTERRUPT_MSPI_DONEr 10026
#define QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONEr 10027
#define QSPI_MSPI_MSPI_STATUSr 10028
#define QSPI_MSPI_NEWQPr 10029
#define QSPI_MSPI_RXRAM00r 10030
#define QSPI_MSPI_RXRAM01r 10031
#define QSPI_MSPI_RXRAM02r 10032
#define QSPI_MSPI_RXRAM03r 10033
#define QSPI_MSPI_RXRAM04r 10034
#define QSPI_MSPI_RXRAM05r 10035
#define QSPI_MSPI_RXRAM06r 10036
#define QSPI_MSPI_RXRAM07r 10037
#define QSPI_MSPI_RXRAM08r 10038
#define QSPI_MSPI_RXRAM09r 10039
#define QSPI_MSPI_RXRAM10r 10040
#define QSPI_MSPI_RXRAM11r 10041
#define QSPI_MSPI_RXRAM12r 10042
#define QSPI_MSPI_RXRAM13r 10043
#define QSPI_MSPI_RXRAM14r 10044
#define QSPI_MSPI_RXRAM15r 10045
#define QSPI_MSPI_RXRAM16r 10046
#define QSPI_MSPI_RXRAM17r 10047
#define QSPI_MSPI_RXRAM18r 10048
#define QSPI_MSPI_RXRAM19r 10049
#define QSPI_MSPI_RXRAM20r 10050
#define QSPI_MSPI_RXRAM21r 10051
#define QSPI_MSPI_RXRAM22r 10052
#define QSPI_MSPI_RXRAM23r 10053
#define QSPI_MSPI_RXRAM24r 10054
#define QSPI_MSPI_RXRAM25r 10055
#define QSPI_MSPI_RXRAM26r 10056
#define QSPI_MSPI_RXRAM27r 10057
#define QSPI_MSPI_RXRAM28r 10058
#define QSPI_MSPI_RXRAM29r 10059
#define QSPI_MSPI_RXRAM30r 10060
#define QSPI_MSPI_RXRAM31r 10061
#define QSPI_MSPI_RXRAMr 10062
#define QSPI_MSPI_SPCR0_LSBr 10063
#define QSPI_MSPI_SPCR0_MSBr 10064
#define QSPI_MSPI_SPCR1_LSBr 10065
#define QSPI_MSPI_SPCR1_MSBr 10066
#define QSPI_MSPI_SPCR2r 10067
#define QSPI_MSPI_TXRAM00r 10068
#define QSPI_MSPI_TXRAM01r 10069
#define QSPI_MSPI_TXRAM02r 10070
#define QSPI_MSPI_TXRAM03r 10071
#define QSPI_MSPI_TXRAM04r 10072
#define QSPI_MSPI_TXRAM05r 10073
#define QSPI_MSPI_TXRAM06r 10074
#define QSPI_MSPI_TXRAM07r 10075
#define QSPI_MSPI_TXRAM08r 10076
#define QSPI_MSPI_TXRAM09r 10077
#define QSPI_MSPI_TXRAM10r 10078
#define QSPI_MSPI_TXRAM11r 10079
#define QSPI_MSPI_TXRAM12r 10080
#define QSPI_MSPI_TXRAM13r 10081
#define QSPI_MSPI_TXRAM14r 10082
#define QSPI_MSPI_TXRAM15r 10083
#define QSPI_MSPI_TXRAM16r 10084
#define QSPI_MSPI_TXRAM17r 10085
#define QSPI_MSPI_TXRAM18r 10086
#define QSPI_MSPI_TXRAM19r 10087
#define QSPI_MSPI_TXRAM20r 10088
#define QSPI_MSPI_TXRAM21r 10089
#define QSPI_MSPI_TXRAM22r 10090
#define QSPI_MSPI_TXRAM23r 10091
#define QSPI_MSPI_TXRAM24r 10092
#define QSPI_MSPI_TXRAM25r 10093
#define QSPI_MSPI_TXRAM26r 10094
#define QSPI_MSPI_TXRAM27r 10095
#define QSPI_MSPI_TXRAM28r 10096
#define QSPI_MSPI_TXRAM29r 10097
#define QSPI_MSPI_TXRAM30r 10098
#define QSPI_MSPI_TXRAM31r 10099
#define QSPI_MSPI_TXRAMr 10100
#define QSPI_MSPI_WRITE_LOCKr 10101
#define RTS0_MHOST_0_CR5_RST_CTRLr 10102
#define RTS0_MHOST_0_MHOST_STRAP_STATUSr 10103
#define RTS0_MHOST_0_SW_PROG_INTR_CLRr 10104
#define RTS0_MHOST_0_SW_PROG_INTR_ENABLEr 10105
#define RTS0_MHOST_0_SW_PROG_INTR_RAW_STATUSr 10106
#define RTS0_MHOST_0_SW_PROG_INTR_SETr 10107
#define RTS0_MHOST_0_SW_PROG_INTR_STATUSr 10108
#define RTS0_MHOST_1_CR5_RST_CTRLr 10109
#define RTS0_MHOST_1_MHOST_STRAP_STATUSr 10110
#define RTS0_MHOST_1_SW_PROG_INTR_CLRr 10111
#define RTS0_MHOST_1_SW_PROG_INTR_ENABLEr 10112
#define RTS0_MHOST_1_SW_PROG_INTR_RAW_STATUSr 10113
#define RTS0_MHOST_1_SW_PROG_INTR_SETr 10114
#define RTS0_MHOST_1_SW_PROG_INTR_STATUSr 10115
#define RTS1_MHOST_0_CR5_RST_CTRLr 10116
#define RTS1_MHOST_0_MHOST_STRAP_STATUSr 10117
#define RTS1_MHOST_0_SW_PROG_INTR_CLRr 10118
#define RTS1_MHOST_0_SW_PROG_INTR_ENABLEr 10119
#define RTS1_MHOST_0_SW_PROG_INTR_RAW_STATUSr 10120
#define RTS1_MHOST_0_SW_PROG_INTR_SETr 10121
#define RTS1_MHOST_0_SW_PROG_INTR_STATUSr 10122
#define RTS1_MHOST_1_CR5_RST_CTRLr 10123
#define RTS1_MHOST_1_MHOST_STRAP_STATUSr 10124
#define RTS1_MHOST_1_SW_PROG_INTR_CLRr 10125
#define RTS1_MHOST_1_SW_PROG_INTR_ENABLEr 10126
#define RTS1_MHOST_1_SW_PROG_INTR_RAW_STATUSr 10127
#define RTS1_MHOST_1_SW_PROG_INTR_SETr 10128
#define RTS1_MHOST_1_SW_PROG_INTR_STATUSr 10129
#define RX_DCB 10130
#define SMBUS0_ADDRESSr 10131
#define SMBUS0_BIT_BANG_CONTROLr 10132
#define SMBUS0_CONFIGr 10133
#define SMBUS0_EVENT_ENABLEr 10134
#define SMBUS0_EVENT_STATUSr 10135
#define SMBUS0_MASTER_COMMANDr 10136
#define SMBUS0_MASTER_DATA_READr 10137
#define SMBUS0_MASTER_DATA_WRITEr 10138
#define SMBUS0_MASTER_FIFO_CONTROLr 10139
#define SMBUS0_SLAVE_COMMANDr 10140
#define SMBUS0_SLAVE_DATA_READr 10141
#define SMBUS0_SLAVE_DATA_WRITEr 10142
#define SMBUS0_SLAVE_FIFO_CONTROLr 10143
#define SMBUS0_TIMING_CONFIGr 10144
#define SMBUS0_TIMING_CONFIG_2r 10145
#define SMBUS1_ADDRESSr 10146
#define SMBUS1_BIT_BANG_CONTROLr 10147
#define SMBUS1_CONFIGr 10148
#define SMBUS1_EVENT_ENABLEr 10149
#define SMBUS1_EVENT_STATUSr 10150
#define SMBUS1_MASTER_COMMANDr 10151
#define SMBUS1_MASTER_DATA_READr 10152
#define SMBUS1_MASTER_DATA_WRITEr 10153
#define SMBUS1_MASTER_FIFO_CONTROLr 10154
#define SMBUS1_SLAVE_COMMANDr 10155
#define SMBUS1_SLAVE_DATA_READr 10156
#define SMBUS1_SLAVE_DATA_WRITEr 10157
#define SMBUS1_SLAVE_FIFO_CONTROLr 10158
#define SMBUS1_TIMING_CONFIGr 10159
#define SMBUS1_TIMING_CONFIG_2r 10160
#define TX_DCB 10161
#define U0_LED_ACCU_CTRLr 10162
#define U0_LED_ACCU_STATUSr 10163
#define U0_LED_CLK_DIV_CTRLr 10164
#define U0_LED_INTR_ENABLEr 10165
#define U0_LED_REFRESH_CTRLr 10166
#define U0_LED_SEND_CTRLr 10167
#define U0_LED_SEND_CTRL_0r 10168
#define U0_LED_SEND_CTRL_1r 10169
#define U0_LED_SEND_CTRL_2r 10170
#define U0_LED_SEND_CTRL_3r 10171
#define U0_LED_SEND_CTRL_4r 10172
#define U0_LED_SEND_STATUSr 10173
#define U0_LED_SRAM_CTRLr 10174
#define U0_LED_SRAM_ECC_CTRLr 10175
#define U0_LED_SRAM_ECC_STATUSr 10176
#define U0_LED_SW_CNFG_LINKr 10177
#define U0_LED_SW_CNFG_LINK_1023_992r 10178
#define U0_LED_SW_CNFG_LINK_127_96r 10179
#define U0_LED_SW_CNFG_LINK_159_128r 10180
#define U0_LED_SW_CNFG_LINK_191_160r 10181
#define U0_LED_SW_CNFG_LINK_223_192r 10182
#define U0_LED_SW_CNFG_LINK_255_224r 10183
#define U0_LED_SW_CNFG_LINK_287_256r 10184
#define U0_LED_SW_CNFG_LINK_319_288r 10185
#define U0_LED_SW_CNFG_LINK_31_0r 10186
#define U0_LED_SW_CNFG_LINK_351_320r 10187
#define U0_LED_SW_CNFG_LINK_383_352r 10188
#define U0_LED_SW_CNFG_LINK_415_384r 10189
#define U0_LED_SW_CNFG_LINK_447_416r 10190
#define U0_LED_SW_CNFG_LINK_479_448r 10191
#define U0_LED_SW_CNFG_LINK_511_480r 10192
#define U0_LED_SW_CNFG_LINK_543_512r 10193
#define U0_LED_SW_CNFG_LINK_575_544r 10194
#define U0_LED_SW_CNFG_LINK_607_576r 10195
#define U0_LED_SW_CNFG_LINK_639_608r 10196
#define U0_LED_SW_CNFG_LINK_63_32r 10197
#define U0_LED_SW_CNFG_LINK_671_640r 10198
#define U0_LED_SW_CNFG_LINK_703_672r 10199
#define U0_LED_SW_CNFG_LINK_735_704r 10200
#define U0_LED_SW_CNFG_LINK_767_736r 10201
#define U0_LED_SW_CNFG_LINK_799_768r 10202
#define U0_LED_SW_CNFG_LINK_831_800r 10203
#define U0_LED_SW_CNFG_LINK_863_832r 10204
#define U0_LED_SW_CNFG_LINK_895_864r 10205
#define U0_LED_SW_CNFG_LINK_927_896r 10206
#define U0_LED_SW_CNFG_LINK_959_928r 10207
#define U0_LED_SW_CNFG_LINK_95_64r 10208
#define U0_LED_SW_CNFG_LINK_991_960r 10209
#define U0_M0SSQ_1KB_FLOP_BASED_SRAMr 10210
#define U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSBr 10211
#define U0_M0SSQ_ADDR_REMAP_WINDOW_0_MSBr 10212
#define U0_M0SSQ_ADDR_REMAP_WINDOW_1_LSBr 10213
#define U0_M0SSQ_ADDR_REMAP_WINDOW_1_MSBr 10214
#define U0_M0SSQ_ADDR_REMAP_WINDOW_2_LSBr 10215
#define U0_M0SSQ_ADDR_REMAP_WINDOW_2_MSBr 10216
#define U0_M0SSQ_ADDR_REMAP_WINDOW_3_LSBr 10217
#define U0_M0SSQ_ADDR_REMAP_WINDOW_3_MSBr 10218
#define U0_M0SSQ_CTRLr 10219
#define U0_M0SSQ_DBGr 10220
#define U0_M0SSQ_DBG_CTRLr 10221
#define U0_M0SSQ_FAS_CTRLr 10222
#define U0_M0SSQ_FAS_GENERICr 10223
#define U0_M0SSQ_FAS_STATUSr 10224
#define U0_M0SSQ_SRAMr 10225
#define U0_M0SS_CONTROLr 10226
#define U0_M0SS_DEBUG_CONTROLr 10227
#define U0_M0SS_ECC_CTRLr 10228
#define U0_M0SS_ECC_STATUSr 10229
#define U0_M0SS_ECOr 10230
#define U0_M0SS_INTR_127_96r 10231
#define U0_M0SS_INTR_159_128r 10232
#define U0_M0SS_INTR_191_160r 10233
#define U0_M0SS_INTR_223_192r 10234
#define U0_M0SS_INTR_255_224r 10235
#define U0_M0SS_INTR_31_0r 10236
#define U0_M0SS_INTR_63_32r 10237
#define U0_M0SS_INTR_95_64r 10238
#define U0_M0SS_INTR_CONTROLr 10239
#define U0_M0SS_INTR_ENABLEr 10240
#define U0_M0SS_INTR_MASK_127_96r 10241
#define U0_M0SS_INTR_MASK_159_128r 10242
#define U0_M0SS_INTR_MASK_191_160r 10243
#define U0_M0SS_INTR_MASK_223_192r 10244
#define U0_M0SS_INTR_MASK_255_224r 10245
#define U0_M0SS_INTR_MASK_31_0r 10246
#define U0_M0SS_INTR_MASK_63_32r 10247
#define U0_M0SS_INTR_MASK_95_64r 10248
#define U0_M0SS_RAW_INTR_127_96r 10249
#define U0_M0SS_RAW_INTR_159_128r 10250
#define U0_M0SS_RAW_INTR_191_160r 10251
#define U0_M0SS_RAW_INTR_223_192r 10252
#define U0_M0SS_RAW_INTR_255_224r 10253
#define U0_M0SS_RAW_INTR_31_0r 10254
#define U0_M0SS_RAW_INTR_63_32r 10255
#define U0_M0SS_RAW_INTR_95_64r 10256
#define U0_M0SS_STATUSr 10257
#define U0_M0SS_TCM_CTRLr 10258
#define U0_SW_PROG_INTR_CLRr 10259
#define U0_SW_PROG_INTR_ENABLEr 10260
#define U0_SW_PROG_INTR_RAW_STATUSr 10261
#define U0_SW_PROG_INTR_SETr 10262
#define U0_SW_PROG_INTR_STATUSr 10263
#define U1_M0SS_CONTROLr 10264
#define U1_M0SS_DEBUG_CONTROLr 10265
#define U1_M0SS_ECC_CTRLr 10266
#define U1_M0SS_ECC_STATUSr 10267
#define U1_M0SS_ECOr 10268
#define U1_M0SS_INTR_127_96r 10269
#define U1_M0SS_INTR_159_128r 10270
#define U1_M0SS_INTR_191_160r 10271
#define U1_M0SS_INTR_223_192r 10272
#define U1_M0SS_INTR_255_224r 10273
#define U1_M0SS_INTR_31_0r 10274
#define U1_M0SS_INTR_63_32r 10275
#define U1_M0SS_INTR_95_64r 10276
#define U1_M0SS_INTR_CONTROLr 10277
#define U1_M0SS_INTR_ENABLEr 10278
#define U1_M0SS_INTR_MASK_127_96r 10279
#define U1_M0SS_INTR_MASK_159_128r 10280
#define U1_M0SS_INTR_MASK_191_160r 10281
#define U1_M0SS_INTR_MASK_223_192r 10282
#define U1_M0SS_INTR_MASK_255_224r 10283
#define U1_M0SS_INTR_MASK_31_0r 10284
#define U1_M0SS_INTR_MASK_63_32r 10285
#define U1_M0SS_INTR_MASK_95_64r 10286
#define U1_M0SS_RAW_INTR_127_96r 10287
#define U1_M0SS_RAW_INTR_159_128r 10288
#define U1_M0SS_RAW_INTR_191_160r 10289
#define U1_M0SS_RAW_INTR_223_192r 10290
#define U1_M0SS_RAW_INTR_255_224r 10291
#define U1_M0SS_RAW_INTR_31_0r 10292
#define U1_M0SS_RAW_INTR_63_32r 10293
#define U1_M0SS_RAW_INTR_95_64r 10294
#define U1_M0SS_STATUSr 10295
#define U1_M0SS_TCM_CTRLr 10296
#define U1_SW_PROG_INTR_CLRr 10297
#define U1_SW_PROG_INTR_ENABLEr 10298
#define U1_SW_PROG_INTR_RAW_STATUSr 10299
#define U1_SW_PROG_INTR_SETr 10300
#define U1_SW_PROG_INTR_STATUSr 10301
#define U2_M0SS_CONTROLr 10302
#define U2_M0SS_DEBUG_CONTROLr 10303
#define U2_M0SS_ECC_CTRLr 10304
#define U2_M0SS_ECC_STATUSr 10305
#define U2_M0SS_ECOr 10306
#define U2_M0SS_INTR_127_96r 10307
#define U2_M0SS_INTR_159_128r 10308
#define U2_M0SS_INTR_191_160r 10309
#define U2_M0SS_INTR_223_192r 10310
#define U2_M0SS_INTR_255_224r 10311
#define U2_M0SS_INTR_31_0r 10312
#define U2_M0SS_INTR_63_32r 10313
#define U2_M0SS_INTR_95_64r 10314
#define U2_M0SS_INTR_CONTROLr 10315
#define U2_M0SS_INTR_ENABLEr 10316
#define U2_M0SS_INTR_MASK_127_96r 10317
#define U2_M0SS_INTR_MASK_159_128r 10318
#define U2_M0SS_INTR_MASK_191_160r 10319
#define U2_M0SS_INTR_MASK_223_192r 10320
#define U2_M0SS_INTR_MASK_255_224r 10321
#define U2_M0SS_INTR_MASK_31_0r 10322
#define U2_M0SS_INTR_MASK_63_32r 10323
#define U2_M0SS_INTR_MASK_95_64r 10324
#define U2_M0SS_RAW_INTR_127_96r 10325
#define U2_M0SS_RAW_INTR_159_128r 10326
#define U2_M0SS_RAW_INTR_191_160r 10327
#define U2_M0SS_RAW_INTR_223_192r 10328
#define U2_M0SS_RAW_INTR_255_224r 10329
#define U2_M0SS_RAW_INTR_31_0r 10330
#define U2_M0SS_RAW_INTR_63_32r 10331
#define U2_M0SS_RAW_INTR_95_64r 10332
#define U2_M0SS_STATUSr 10333
#define U2_M0SS_TCM_CTRLr 10334
#define U2_SW_PROG_INTR_CLRr 10335
#define U2_SW_PROG_INTR_ENABLEr 10336
#define U2_SW_PROG_INTR_RAW_STATUSr 10337
#define U2_SW_PROG_INTR_SETr 10338
#define U2_SW_PROG_INTR_STATUSr 10339
#define U3_M0SS_CONTROLr 10340
#define U3_M0SS_DEBUG_CONTROLr 10341
#define U3_M0SS_ECC_CTRLr 10342
#define U3_M0SS_ECC_STATUSr 10343
#define U3_M0SS_ECOr 10344
#define U3_M0SS_INTR_127_96r 10345
#define U3_M0SS_INTR_159_128r 10346
#define U3_M0SS_INTR_191_160r 10347
#define U3_M0SS_INTR_223_192r 10348
#define U3_M0SS_INTR_255_224r 10349
#define U3_M0SS_INTR_31_0r 10350
#define U3_M0SS_INTR_63_32r 10351
#define U3_M0SS_INTR_95_64r 10352
#define U3_M0SS_INTR_CONTROLr 10353
#define U3_M0SS_INTR_ENABLEr 10354
#define U3_M0SS_INTR_MASK_127_96r 10355
#define U3_M0SS_INTR_MASK_159_128r 10356
#define U3_M0SS_INTR_MASK_191_160r 10357
#define U3_M0SS_INTR_MASK_223_192r 10358
#define U3_M0SS_INTR_MASK_255_224r 10359
#define U3_M0SS_INTR_MASK_31_0r 10360
#define U3_M0SS_INTR_MASK_63_32r 10361
#define U3_M0SS_INTR_MASK_95_64r 10362
#define U3_M0SS_RAW_INTR_127_96r 10363
#define U3_M0SS_RAW_INTR_159_128r 10364
#define U3_M0SS_RAW_INTR_191_160r 10365
#define U3_M0SS_RAW_INTR_223_192r 10366
#define U3_M0SS_RAW_INTR_255_224r 10367
#define U3_M0SS_RAW_INTR_31_0r 10368
#define U3_M0SS_RAW_INTR_63_32r 10369
#define U3_M0SS_RAW_INTR_95_64r 10370
#define U3_M0SS_STATUSr 10371
#define U3_M0SS_TCM_CTRLr 10372
#define U3_SW_PROG_INTR_CLRr 10373
#define U3_SW_PROG_INTR_ENABLEr 10374
#define U3_SW_PROG_INTR_RAW_STATUSr 10375
#define U3_SW_PROG_INTR_SETr 10376
#define U3_SW_PROG_INTR_STATUSr 10377
#define BCM56780_A0_ENUM_COUNT 10378


#define ABORTf 0
#define ABORTEDf 1
#define ABORT_DMAf 2
#define ACC0f 3
#define ACC1f 4
#define ACC2f 5
#define ACCESS_MODEf 6
#define ACCUM_COMP_CNTf 7
#define ACCU_DONEf 8
#define ACC_MODE0f 9
#define ACC_MODE1f 10
#define ACC_MODE10f 11
#define ACC_MODE11f 12
#define ACC_MODE12f 13
#define ACC_MODE13f 14
#define ACC_MODE14f 15
#define ACC_MODE15f 16
#define ACC_MODE2f 17
#define ACC_MODE3f 18
#define ACC_MODE4f 19
#define ACC_MODE5f 20
#define ACC_MODE6f 21
#define ACC_MODE7f 22
#define ACC_MODE8f 23
#define ACC_MODE9f 24
#define ACK_TIMEOUT_CNTf 25
#define ACK_TIMEOUT_ENf 26
#define ACTIONf 27
#define ACTION_COUNT_MAXf 28
#define ACTION_EN_CFAP0f 29
#define ACTION_EN_CFAP1f 30
#define ACTION_EN_THDI0f 31
#define ACTION_EN_THDI1f 32
#define ACTION_EN_THDO0f 33
#define ACTION_EN_THDO1f 34
#define ACTION_EN_THDR0f 35
#define ACTION_EN_THDR1f 36
#define ACTION_TABLE_A_INDEXf 37
#define ACTION_TABLE_B_INDEXf 38
#define ACTIVEf 39
#define ACTIVE_READf 40
#define ACTIVE_TDM_CALf 41
#define ACTIVE_WRITEf 42
#define AC_HI_DURf 43
#define AC_LO_DURf 44
#define ADDOFFSET2NONIEEEAUTHENDf 45
#define ADDOFFSET2NONIEEEAUTHSTARTf 46
#define ADDOFFSET2SECTAGLOCATIONf 47
#define ADDOFFSET2VXLANSECOFFSETSf 48
#define ADDRf 49
#define ADDRESSf 50
#define ADDRESS_BEATf 51
#define ADDRESS_TYPEf 52
#define ADDR_0f 53
#define ADDR_1f 54
#define ADDR_4BYTE_N_3BYTEf 55
#define ADDR_BPC_MODEf 56
#define ADDR_BPC_SELECTf 57
#define ADDR_BPP_SELECTf 58
#define ADDR_HIf 59
#define ADDR_LOf 60
#define ADJUSTMENT_VALUEf 61
#define ADJUST_BYTESf 62
#define ADMITf 63
#define AGER_LIMITf 64
#define AGER_LIMIT_100f 65
#define AGER_LIMIT_200f 66
#define AGER_LIMIT_400f 67
#define AGER_LIMIT_50f 68
#define AGER_LIMIT_MCf 69
#define ALERTf 70
#define ALERT_LVT11f 71
#define ALERT_LVT8f 72
#define ALERT_SVT11f 73
#define ALERT_SVT8f 74
#define ALERT_ULVT11f 75
#define ALERT_ULVT8f 76
#define ALLf 77
#define ALLOWMSIINDUMMYf 78
#define ALL_IDL_HI_OSCSf 79
#define ALL_IDL_LOW_OSCSf 80
#define ALPM1_DATA0f 81
#define ALPM2_DATAf 82
#define ALTERNATE_PATH_BIASf 83
#define ALTERNATE_PATH_COSTf 84
#define AM_COMPRESSION_MODEf 85
#define AM_DATAf 86
#define AM_LOCK_FSM_MODEf 87
#define AM_SIZEf 88
#define AM_SPACING_CREDITSf 89
#define AM_SPACING_NO_RSf 90
#define AM_SPACING_RSf 91
#define AM_TABLE_INDEXf 92
#define ANf 93
#define ANCONTROLf 94
#define ANY_CELL_100G_MIN_SPACINGf 95
#define ANY_CELL_200G_MIN_SPACINGf 96
#define ANY_CELL_400G_MIN_SPACINGf 97
#define ANY_CELL_50G_MIN_SPACINGf 98
#define AN_TIMER_SELECTf 99
#define APB_TIMEOUT_INTR_ENf 100
#define APB_TIMEOUT_INTR_STATUSf 101
#define APPEND_4B_DUMMY_ON_EOPf 102
#define ARBITER_DISABLE_BANK_BLOCKINGf 103
#define ARBITER_THRESHOLD_SELECT_FOR_CATEGORY1f 104
#define ARB_BURST_THDf 105
#define ARB_CAT1_PIPE_THDf 106
#define ARB_CAT1_THDf 107
#define ARB_CAT1_URGENT_PICK_THDf 108
#define ARB_PIPE_AGER_LIMITf 109
#define ARRAY_MUX4B_ALIGN_OFFSETf 110
#define ARRAY_MUX4B_SELf 111
#define ARRAY_MUX8B_16B_ALIGNf 112
#define ARRAY_MUX8B_ALIGN_OFFSETf 113
#define ARRAY_MUX8B_SELf 114
#define ARRAY_PDDf 115
#define ARS_ROSC_TYPE_SELf 116
#define ASSERT_LAGGING_DEBUGf 117
#define ASSIGNED_QUALITYf 118
#define ASSOCIATED_DATAf 119
#define ASSOC_DATAf 120
#define ASSOC_DATA0f 121
#define ATE_TEST_ENf 122
#define ATOMICITY_DISABLEf 123
#define AUTOCONFIGON_NDIVUPDATEf 124
#define AUX_BYP_EN_NOLOCKf 125
#define AUX_BYP_EN_WREFCLKf 126
#define AUX_PDD_DATAf 127
#define AUX_PDD_MENU_VALIDf 128
#define AUX_POST_DIFFCMOS_ENf 129
#define AUX_POST_ENABLEBf 130
#define AVERAGE_IPGf 131
#define AVERAGE_R_EXTf 132
#define AVERAGE_R_HZ_0P25UMf 133
#define AVERAGE_R_HZ_0P5UMf 134
#define AVERAGE_R_HZ_1UMf 135
#define AVERAGE_R_VT_0P25UMf 136
#define AVERAGE_R_VT_0P5UMf 137
#define AVERAGE_R_VT_1UMf 138
#define AVG_ITM0_PORT_QSIZE_FRACTIONf 139
#define AVG_ITM0_PORT_QSIZE_REALNUMf 140
#define AVG_ITM1_PORT_QSIZE_FRACTIONf 141
#define AVG_ITM1_PORT_QSIZE_REALNUMf 142
#define AVG_PORT_LOADING_FRACTIONf 143
#define AVG_PORT_LOADING_REALNUMf 144
#define AVG_QSIZEf 145
#define AVG_QSIZE_FRACTIONf 146
#define AVG_QSIZE_FULLf 147
#define AVG_TOTAL_PORT_QSIZE_FRACTIONf 148
#define AVG_TOTAL_PORT_QSIZE_REALNUMf 149
#define AVSTOP_STATUS_SPAREf 150
#define AVS_DISABLEf 151
#define AVS_INTR_STAT_CLEARf 152
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_BITMAPf 153
#define AVS_PVTMON_BGf 154
#define AVS_PVTMON_REF_MAXf 155
#define AVS_PVTMON_REF_MIN0f 156
#define AVS_PVTMON_REF_MIN1f 157
#define AVS_PWDf 158
#define AVS_REG_CONVERGENCE_STATUS_BITf 159
#define AVS_REG_INFOf 160
#define AVS_REG_STATUS_INf 161
#define AVS_REG_TOP_DISABLE_ANALOG_REGULATORf 162
#define AVS_REG_TOP_ENABLE_LVM_GL_PH2f 163
#define AVS_REG_TOP_LVM_GLf 164
#define AVS_REG_TOP_LVM_GL_ENABLE_VTRAPf 165
#define AVS_REG_TOP_LVM_LLf 166
#define AVS_REG_TOP_RDT_CAM_LLf 167
#define AVS_REG_TOP_RDT_DP_LLf 168
#define AVS_REG_TOP_RDT_RF_LLf 169
#define AVS_REG_TOP_RDT_SC_LLf 170
#define AVS_REG_TOP_RDT_SP_LLf 171
#define AVS_REG_TOP_STATUS_LVM_GLf 172
#define AVS_REG_TOP_WBT_CAM_LLf 173
#define AVS_REG_TOP_WBT_DP_LLf 174
#define AVS_REG_TOP_WBT_RF_LLf 175
#define AVS_REG_TOP_WBT_SC_LLf 176
#define AVS_REG_TOP_WBT_SP_LLf 177
#define AVS_RESERVEDf 178
#define AVS_RESET_Nf 179
#define AVS_ROSC_THRESHOLD1f 180
#define AVS_ROSC_THRESHOLD2f 181
#define AVS_SW_MDONEf 182
#define AVS_TEMPERATURE_RESETf 183
#define AVS_TMON_OVERTEMP_RESETf 184
#define AVS_TMON_THRESHOLD_INTERRUPTf 185
#define AVS_VDDC_MON_MAX0_Nf 186
#define AVS_VDDC_MON_MAX1_Nf 187
#define AVS_VDDC_MON_MIN0_Nf 188
#define AVS_VDDC_MON_MIN1_Nf 189
#define AVS_VDDC_MON_WARNING0f 190
#define AVS_VDDC_MON_WARNING1f 191
#define AVS_VTRAP_ENABLEf 192
#define AXIDUMMYSLAVE_MODEf 193
#define AXIDUMMY_RDRESPf 194
#define AXIDUMMY_WRRESPf 195
#define AXIID_0_OUTSTD_LIMITf 196
#define AXIID_1_OUTSTD_LIMITf 197
#define AXIID_2_OUTSTD_LIMITf 198
#define AXIID_3_OUTSTD_LIMITf 199
#define AXIID_4_OUTSTD_LIMITf 200
#define AXIID_5_OUTSTD_LIMITf 201
#define AXIID_6_OUTSTD_LIMITf 202
#define AXIID_7_OUTSTD_LIMITf 203
#define AXI_IDf 204
#define A_BUS_UPDATE_SELf 205
#define A_CMDS_0f 206
#define A_CMDS_1f 207
#define A_CMDS_10f 208
#define A_CMDS_11f 209
#define A_CMDS_12f 210
#define A_CMDS_13f 211
#define A_CMDS_14f 212
#define A_CMDS_15f 213
#define A_CMDS_2f 214
#define A_CMDS_3f 215
#define A_CMDS_4f 216
#define A_CMDS_5f 217
#define A_CMDS_6f 218
#define A_CMDS_7f 219
#define A_CMDS_8f 220
#define A_CMDS_9f 221
#define A_COMPARE_FNf 222
#define A_CVALUE_1_OP_ARGf 223
#define A_CVALUE_1_OP_SMf 224
#define A_CVALUE_1_SELECTf 225
#define A_CVALUE_2_OP_ARGf 226
#define A_CVALUE_2_OP_SMf 227
#define A_CVALUE_2_SELECTf 228
#define A_CVALUE_3_OP_ARGf 229
#define A_CVALUE_3_OP_SMf 230
#define A_CVALUE_3_SELECTf 231
#define A_EOPf 232
#define A_FCf 233
#define A_MEM_UPDATE_SELf 234
#define A_UPDATE_FN_FALSEf 235
#define A_UPDATE_FN_TRUEf 236
#define B0_ADDRESSf 237
#define B0_EMPTYf 238
#define B0_FLUSHf 239
#define B0_FULLf 240
#define B0_HASH_OFFSETf 241
#define B0_HITf 242
#define B0_MISSf 243
#define B0_PREFETCH_ACTIVEf 244
#define B127_TO_96f 245
#define B159_TO_128f 246
#define B191_TO_160f 247
#define B1_ADDRESSf 248
#define B1_EMPTYf 249
#define B1_FLUSHf 250
#define B1_FULLf 251
#define B1_HASH_OFFSETf 252
#define B1_HITf 253
#define B1_MISSf 254
#define B1_PREFETCH_ACTIVEf 255
#define B223_TO_192f 256
#define B255_TO_224f 257
#define B2_HASH_OFFSETf 258
#define B31_TO_0f 259
#define B3_HASH_OFFSETf 260
#define B4_HASH_OFFSETf 261
#define B5_HASH_OFFSETf 262
#define B63_TO_32f 263
#define B6_HASH_OFFSETf 264
#define B7_HASH_OFFSETf 265
#define B95_TO_64f 266
#define BADCUSTOMHDRf 267
#define BANKDISABLE_BMPf 268
#define BANK_0_1_MODEf 269
#define BANK_0_ENABLEf 270
#define BANK_0_OBJECTf 271
#define BANK_1_ENABLEf 272
#define BANK_1_OBJECTf 273
#define BANK_2_3_MODEf 274
#define BANK_2_ENABLEf 275
#define BANK_2_OBJECTf 276
#define BANK_3_ENABLEf 277
#define BANK_3_OBJECTf 278
#define BANK_4_OBJECTf 279
#define BANK_5_OBJECTf 280
#define BANK_BITMAP_START_OFFSETf 281
#define BANK_BYPASS_LPf 282
#define BANK_DISABLE_LPf 283
#define BANK_RANGE_CHECKERf 284
#define BASE_PTRf 285
#define BASE_R_FEC_SYNC_HEADER_MODEf 286
#define BASE_VALIDf 287
#define BASE_VALID_0f 288
#define BASE_VALID_1f 289
#define BASE_VALID_2f 290
#define BASE_VALID_3f 291
#define BEAT_COUNTf 292
#define BER_FSM_DISABLE_WITHOUT_RS_FECf 293
#define BER_FSM_DISABLE_WITH_RS_FECf 294
#define BER_TRIGGER_COUNTf 295
#define BER_WINDOW_MODEf 296
#define BG_TRIMf 297
#define BH_REFCLK_312MHZ_ENf 298
#define BIGENDIANf 299
#define BISR_LOAD_STARTf 300
#define BISR_SHIFT_DONEf 301
#define BIST_CACHE_REPAIRf 302
#define BIST_CONTROLf 303
#define BIST_DBG_CONTROLf 304
#define BIST_DBG_DATAf 305
#define BITMAPf 306
#define BITMAP_MODEf 307
#define BITMAP_SRC_SELf 308
#define BITP_MUX_SELf 309
#define BITP_SELf 310
#define BITSf 311
#define BIT_BANG_ENf 312
#define BIT_INDEXf 313
#define BIT_MUX_MODEf 314
#define BIT_SHIFTf 315
#define BIT_SHIFT_0f 316
#define BIT_SHIFT_1f 317
#define BKT_PTRf 318
#define BLKSELf 319
#define BLOCK_ALLOCf 320
#define BLOOM_COUNT_CLEARf 321
#define BLOOM_FLOW_INS_ENf 322
#define BMPf 323
#define BOND_FEATURE_ENf 324
#define BOTHf 325
#define BOTP_MUX_DATAf 326
#define BRCMRESERVEDf 327
#define BS0_RX_HB_STATUSf 328
#define BS0_RX_HB_STATUS_ENABLEf 329
#define BS0_TX_HB_STATUSf 330
#define BS0_TX_HB_STATUS_ENABLEf 331
#define BS1_RX_HB_STATUSf 332
#define BS1_RX_HB_STATUS_ENABLEf 333
#define BS1_TX_HB_STATUSf 334
#define BS1_TX_HB_STATUS_ENABLEf 335
#define BSPI_CMD_BYTEf 336
#define BSPI_FLASH_UPPER_ADDRf 337
#define BSPI_FLEX_MODE_ENABLEf 338
#define BSPI_MODE_BYTEf 339
#define BSPI_PIO_DATAf 340
#define BSPI_PIO_DIRf 341
#define BSPI_PIO_MODEf 342
#define BSPI_XOR_ENABLEf 343
#define BSPI_XOR_VALUEf 344
#define BSTf 345
#define BST_COUNTf 346
#define BST_ENTITYf 347
#define BST_HDRM_POOL_THRESHf 348
#define BST_PG_HDRM_THRESHf 349
#define BST_PG_SHARED_THRESHf 350
#define BST_PORTSP0_EBST_STARTSTOP_SHARED_THRESHOLD_SELf 351
#define BST_PORTSP0_WM_SHARED_THRESHOLD_SELf 352
#define BST_PORTSP1_EBST_STARTSTOP_SHARED_THRESHOLD_SELf 353
#define BST_PORTSP1_WM_SHARED_THRESHOLD_SELf 354
#define BST_PORTSP2_EBST_STARTSTOP_SHARED_THRESHOLD_SELf 355
#define BST_PORTSP2_WM_SHARED_THRESHOLD_SELf 356
#define BST_PORTSP3_EBST_STARTSTOP_SHARED_THRESHOLD_SELf 357
#define BST_PORTSP3_WM_SHARED_THRESHOLD_SELf 358
#define BST_PORTSP_EBST_STARTSTOP_SHARED_THRESHOLD_SELf 359
#define BST_PORTSP_MC_CQE_EBST_STARTSTOP_SHARED_THRESHOLD_SELf 360
#define BST_PORTSP_SHARED_THRESHf 361
#define BST_PORTSP_WM_MC_CQE_THRESHOLD_SELf 362
#define BST_QUEUE_TOTAL_COUNTf 363
#define BST_QUEUE_TOTAL_COUNT_0f 364
#define BST_QUEUE_TOTAL_COUNT_1f 365
#define BST_QUEUE_TOTAL_COUNT_2f 366
#define BST_QUEUE_TOTAL_COUNT_3f 367
#define BST_QUEUE_TOTAL_COUNT_MONf 368
#define BST_QUEUE_TOTAL_COUNT_MON_0f 369
#define BST_QUEUE_TOTAL_COUNT_MON_1f 370
#define BST_QUEUE_TOTAL_COUNT_MON_2f 371
#define BST_QUEUE_TOTAL_COUNT_MON_3f 372
#define BST_Q_EBST_STARTSTOP_TOTAL_THRESHOLD_SELf 373
#define BST_Q_WM_TOTAL_THRESHOLD_SELf 374
#define BST_SP_SHARED_THRESHf 375
#define BST_STATf 376
#define BST_STAT_TRIGGERED_TYPEf 377
#define BST_THRESHf 378
#define BST_THRESHOLDf 379
#define BST_TIMESTAMPf 380
#define BST_TRACK_EN_CFAP0f 381
#define BST_TRACK_EN_CFAP1f 382
#define BST_TRACK_EN_THDI0f 383
#define BST_TRACK_EN_THDI1f 384
#define BST_TRACK_EN_THDO0f 385
#define BST_TRACK_EN_THDO1f 386
#define BST_TRACK_EN_THDR0f 387
#define BST_TRACK_EN_THDR1f 388
#define BST_TRIGf 389
#define BST_TRIG_STATf 390
#define BS_HB_CAPTURE_DONEf 391
#define BS_HB_CAPTURE_OVRDf 392
#define BS_HB_EVENT_CAPTURE_ENf 393
#define BS_HB_EVENT_SELf 394
#define BS_HB_NUM_TAPS_ACTIVEf 395
#define BS_PLL0_LOCKf 396
#define BS_PLL1_LOCKf 397
#define BUCKETf 398
#define BUCKETCOUNTf 399
#define BUCKETSIZEf 400
#define BUCKET_ADDR_LEFTf 401
#define BUCKET_ADDR_RIGHTf 402
#define BUCKET_MODEf 403
#define BUCKET_TYPEf 404
#define BUF0_ENDf 405
#define BUF0_STARTf 406
#define BUF1_ENDf 407
#define BUF1_STARTf 408
#define BUF2_ENDf 409
#define BUF2_STARTf 410
#define BUF3_ENDf 411
#define BUF3_STARTf 412
#define BUF4_ENDf 413
#define BUF4_STARTf 414
#define BUF5_ENDf 415
#define BUF5_STARTf 416
#define BUF6_ENDf 417
#define BUF6_STARTf 418
#define BUF7_ENDf 419
#define BUF7_STARTf 420
#define BUFFER_AVAILABLE_USAGEf 421
#define BUFFER_DATAf 422
#define BUFFER_ENDf 423
#define BUFFER_STARTf 424
#define BUF_DEPTHf 425
#define BUF_RD_PTRf 426
#define BUF_WR_PTRf 427
#define BURNIN_ENf 428
#define BURST_CTRL_CT_REJECT_CNTf 429
#define BUSYf 430
#define BUS_0_ECC_CORRUPTf 431
#define BUS_0_ECC_ENABLEf 432
#define BUS_0_ERR1_RPT_ENf 433
#define BUS_1_ECC_CORRUPTf 434
#define BUS_1_ECC_ENABLEf 435
#define BUS_1_ERR1_RPT_ENf 436
#define BUS_VALUE_STRENGTHf 437
#define BW_TIMER_VALUEf 438
#define BYPASS_ENf 439
#define BYPASS_EP0_EFTA20_I1T_ENf 440
#define BYPASS_EP0_EFTA20_MTOP_ENf 441
#define BYPASS_EP1_1_EFTA30_METER_ENf 442
#define BYPASS_EP2_0_EFSL30_ENf 443
#define BYPASS_IP0_PARSER0_IFTA10_ENf 444
#define BYPASS_IP1_IFTA30_ENf 445
#define BYPASS_IP1_IFTA40_ENf 446
#define BYPASS_IP3_0_IFTA50_60_ENf 447
#define BYPASS_IP3_1_IFSL70_ENf 448
#define BYPASS_IP7_IFTA100_METER_ENf 449
#define BYPASS_IP8_0_IFSL100_ENf 450
#define BYPASS_IP9_0_IFTA140_150_ENf 451
#define BYPASS_IP9_1_IFSL140_ENf 452
#define BYPASS_RDBf 453
#define BYP_TO_HOLD_CYCLEf 454
#define BYTES_TRANSFERREDf 455
#define BYTE_ADJUSTf 456
#define BYTE_ARRIVALSf 457
#define BYTE_COUNTf 458
#define BYTE_COUNTERf 459
#define BYTE_DROP_COUNTf 460
#define BYTE_MODEf 461
#define BYTE_THRESHOLDf 462
#define B_ADDRf 463
#define B_BUS_UPDATE_SELf 464
#define B_CMDS_0f 465
#define B_CMDS_1f 466
#define B_CMDS_10f 467
#define B_CMDS_11f 468
#define B_CMDS_12f 469
#define B_CMDS_13f 470
#define B_CMDS_14f 471
#define B_CMDS_15f 472
#define B_CMDS_2f 473
#define B_CMDS_3f 474
#define B_CMDS_4f 475
#define B_CMDS_5f 476
#define B_CMDS_6f 477
#define B_CMDS_7f 478
#define B_CMDS_8f 479
#define B_CMDS_9f 480
#define B_COMPARE_FNf 481
#define B_CVALUE_1_OP_ARGf 482
#define B_CVALUE_1_OP_SMf 483
#define B_CVALUE_1_SELECTf 484
#define B_CVALUE_2_OP_ARGf 485
#define B_CVALUE_2_OP_SMf 486
#define B_CVALUE_2_SELECTf 487
#define B_CVALUE_3_OP_ARGf 488
#define B_CVALUE_3_OP_SMf 489
#define B_CVALUE_3_SELECTf 490
#define B_EOPf 491
#define B_FCf 492
#define B_MEM_UPDATE_SELf 493
#define B_TPIDf 494
#define B_UPDATE_FN_FALSEf 495
#define B_UPDATE_FN_TRUEf 496
#define B_VALIDf 497
#define CA0_CELL_LEN_ERRf 498
#define CA0_FIFO_ECC_ERRf 499
#define CA0_FIFO_ERRf 500
#define CA0_SOP_EOP_ERRf 501
#define CA1_CELL_LEN_ERRf 502
#define CA1_FIFO_ECC_ERRf 503
#define CA1_FIFO_ERRf 504
#define CA1_SOP_EOP_ERRf 505
#define CA2_CELL_LEN_ERRf 506
#define CA2_FIFO_ECC_ERRf 507
#define CA2_FIFO_ERRf 508
#define CA2_SOP_EOP_ERRf 509
#define CA3_CELL_LEN_ERRf 510
#define CA3_FIFO_ECC_ERRf 511
#define CA3_FIFO_ERRf 512
#define CA3_SOP_EOP_ERRf 513
#define CA4_CELL_LEN_ERRf 514
#define CA4_FIFO_ECC_ERRf 515
#define CA4_FIFO_ERRf 516
#define CA4_SOP_EOP_ERRf 517
#define CACHE_INTERRUPT_THRESHOLDf 518
#define CACHE_KEYf 519
#define CACHE_KEY_TYPEf 520
#define CALC_ICVf 521
#define CAM_RBT_CTRLf 522
#define CAM_WBT_CTRLf 523
#define CAPTURED_DATAf 524
#define CAPTURED_HEADERf 525
#define CAPTURE_ENf 526
#define CAPTURE_ENABLEf 527
#define CAPTURE_MODEf 528
#define CAP_AVERAGEf 529
#define CAP_DIC_TO_0f 530
#define CAP_ITM_PORT_QSIZE_AVERAGEf 531
#define CAP_PORT_LOADING_AVERAGEf 532
#define CAP_TOTAL_PORT_QSIZE_AVERAGEf 533
#define CA_CPU_FIFO_BANK0_ECC_CORRUPTf 534
#define CA_CPU_FIFO_BANK10_ECC_CORRUPTf 535
#define CA_CPU_FIFO_BANK11_ECC_CORRUPTf 536
#define CA_CPU_FIFO_BANK12_ECC_CORRUPTf 537
#define CA_CPU_FIFO_BANK13_ECC_CORRUPTf 538
#define CA_CPU_FIFO_BANK14_ECC_CORRUPTf 539
#define CA_CPU_FIFO_BANK15_ECC_CORRUPTf 540
#define CA_CPU_FIFO_BANK16_ECC_CORRUPTf 541
#define CA_CPU_FIFO_BANK17_ECC_CORRUPTf 542
#define CA_CPU_FIFO_BANK18_ECC_CORRUPTf 543
#define CA_CPU_FIFO_BANK19_ECC_CORRUPTf 544
#define CA_CPU_FIFO_BANK1_ECC_CORRUPTf 545
#define CA_CPU_FIFO_BANK2_ECC_CORRUPTf 546
#define CA_CPU_FIFO_BANK3_ECC_CORRUPTf 547
#define CA_CPU_FIFO_BANK4_ECC_CORRUPTf 548
#define CA_CPU_FIFO_BANK5_ECC_CORRUPTf 549
#define CA_CPU_FIFO_BANK6_ECC_CORRUPTf 550
#define CA_CPU_FIFO_BANK7_ECC_CORRUPTf 551
#define CA_CPU_FIFO_BANK8_ECC_CORRUPTf 552
#define CA_CPU_FIFO_BANK9_ECC_CORRUPTf 553
#define CA_CPU_FIFO_ECC_ENABLEf 554
#define CA_CPU_FIFO_EN_COR_ERR_RPTf 555
#define CA_FIFO_BANK0_ECC_CORRUPTf 556
#define CA_FIFO_BANK10_ECC_CORRUPTf 557
#define CA_FIFO_BANK11_ECC_CORRUPTf 558
#define CA_FIFO_BANK12_ECC_CORRUPTf 559
#define CA_FIFO_BANK13_ECC_CORRUPTf 560
#define CA_FIFO_BANK14_ECC_CORRUPTf 561
#define CA_FIFO_BANK15_ECC_CORRUPTf 562
#define CA_FIFO_BANK16_ECC_CORRUPTf 563
#define CA_FIFO_BANK17_ECC_CORRUPTf 564
#define CA_FIFO_BANK18_ECC_CORRUPTf 565
#define CA_FIFO_BANK19_ECC_CORRUPTf 566
#define CA_FIFO_BANK1_ECC_CORRUPTf 567
#define CA_FIFO_BANK2_ECC_CORRUPTf 568
#define CA_FIFO_BANK3_ECC_CORRUPTf 569
#define CA_FIFO_BANK4_ECC_CORRUPTf 570
#define CA_FIFO_BANK5_ECC_CORRUPTf 571
#define CA_FIFO_BANK6_ECC_CORRUPTf 572
#define CA_FIFO_BANK7_ECC_CORRUPTf 573
#define CA_FIFO_BANK8_ECC_CORRUPTf 574
#define CA_FIFO_BANK9_ECC_CORRUPTf 575
#define CA_FIFO_ECC_ENABLEf 576
#define CA_FIFO_EN_COR_ERR_RPTf 577
#define CA_LPBK_FIFO_BANK0_ECC_CORRUPTf 578
#define CA_LPBK_FIFO_BANK10_ECC_CORRUPTf 579
#define CA_LPBK_FIFO_BANK11_ECC_CORRUPTf 580
#define CA_LPBK_FIFO_BANK12_ECC_CORRUPTf 581
#define CA_LPBK_FIFO_BANK13_ECC_CORRUPTf 582
#define CA_LPBK_FIFO_BANK14_ECC_CORRUPTf 583
#define CA_LPBK_FIFO_BANK15_ECC_CORRUPTf 584
#define CA_LPBK_FIFO_BANK16_ECC_CORRUPTf 585
#define CA_LPBK_FIFO_BANK17_ECC_CORRUPTf 586
#define CA_LPBK_FIFO_BANK18_ECC_CORRUPTf 587
#define CA_LPBK_FIFO_BANK19_ECC_CORRUPTf 588
#define CA_LPBK_FIFO_BANK1_ECC_CORRUPTf 589
#define CA_LPBK_FIFO_BANK2_ECC_CORRUPTf 590
#define CA_LPBK_FIFO_BANK3_ECC_CORRUPTf 591
#define CA_LPBK_FIFO_BANK4_ECC_CORRUPTf 592
#define CA_LPBK_FIFO_BANK5_ECC_CORRUPTf 593
#define CA_LPBK_FIFO_BANK6_ECC_CORRUPTf 594
#define CA_LPBK_FIFO_BANK7_ECC_CORRUPTf 595
#define CA_LPBK_FIFO_BANK8_ECC_CORRUPTf 596
#define CA_LPBK_FIFO_BANK9_ECC_CORRUPTf 597
#define CA_LPBK_FIFO_ECC_ENABLEf 598
#define CA_LPBK_FIFO_EN_COR_ERR_RPTf 599
#define CBPCOLSTATUSf 600
#define CBPFULLSTATUSf 601
#define CB_STR_FIFO_DOUBLE_BIT_ERRf 602
#define CB_STR_FIFO_SINGLE_BIT_ERRf 603
#define CCBEf 604
#define CCBE_DATAf 605
#define CCBE_NEXT_HOP_INDEX_MAXf 606
#define CCBE_NEXT_HOP_INDEX_MINf 607
#define CCBE_NEXT_HOP_REMAP_ENABLEf 608
#define CCBE_REMAP_INDEX_Af 609
#define CCBE_REMAP_INDEX_Bf 610
#define CCBE_REMAP_INDEX_Cf 611
#define CCBI_Bf 612
#define CCMDMA_CH0_1BIT_ECCERRf 613
#define CCMDMA_CH0_2BIT_ECCERRf 614
#define CCMDMA_CH1_1BIT_ECCERRf 615
#define CCMDMA_CH1_2BIT_ECCERRf 616
#define CCMDMA_CH2_1BIT_ECCERRf 617
#define CCMDMA_CH2_2BIT_ECCERRf 618
#define CCMDMA_CH3_1BIT_ECCERRf 619
#define CCMDMA_CH3_2BIT_ECCERRf 620
#define CCP_INT_ENf 621
#define CCP_INT_SETf 622
#define CCP_INT_STATf 623
#define CCP_OVERFLOWf 624
#define CC_VALf 625
#define CDMAC0_RESETf 626
#define CDMAC_VERSIONf 627
#define CDMIB_R1023f 628
#define CDMIB_R127f 629
#define CDMIB_R1518f 630
#define CDMIB_R16383f 631
#define CDMIB_R2047f 632
#define CDMIB_R255f 633
#define CDMIB_R4095f 634
#define CDMIB_R511f 635
#define CDMIB_R64f 636
#define CDMIB_R9216f 637
#define CDMIB_RBCAf 638
#define CDMIB_RBYTf 639
#define CDMIB_RDVLNf 640
#define CDMIB_RERPKTf 641
#define CDMIB_RESERVED0f 642
#define CDMIB_RESERVED1f 643
#define CDMIB_RESERVED2f 644
#define CDMIB_RFCSf 645
#define CDMIB_RFLRf 646
#define CDMIB_RFRGf 647
#define CDMIB_RJBRf 648
#define CDMIB_RMCAf 649
#define CDMIB_RMGVf 650
#define CDMIB_RMTUEf 651
#define CDMIB_ROVRf 652
#define CDMIB_RPFC0f 653
#define CDMIB_RPFC1f 654
#define CDMIB_RPFC2f 655
#define CDMIB_RPFC3f 656
#define CDMIB_RPFC4f 657
#define CDMIB_RPFC5f 658
#define CDMIB_RPFC6f 659
#define CDMIB_RPFC7f 660
#define CDMIB_RPFCOFF0f 661
#define CDMIB_RPFCOFF1f 662
#define CDMIB_RPFCOFF2f 663
#define CDMIB_RPFCOFF3f 664
#define CDMIB_RPFCOFF4f 665
#define CDMIB_RPFCOFF5f 666
#define CDMIB_RPFCOFF6f 667
#define CDMIB_RPFCOFF7f 668
#define CDMIB_RPKTf 669
#define CDMIB_RPOKf 670
#define CDMIB_RPRMf 671
#define CDMIB_RPROG0f 672
#define CDMIB_RPROG1f 673
#define CDMIB_RPROG2f 674
#define CDMIB_RPROG3f 675
#define CDMIB_RRBYTf 676
#define CDMIB_RRPKTf 677
#define CDMIB_RUCAf 678
#define CDMIB_RUNDf 679
#define CDMIB_RVLNf 680
#define CDMIB_RXCFf 681
#define CDMIB_RXPFf 682
#define CDMIB_RXPPf 683
#define CDMIB_RXUDAf 684
#define CDMIB_RXUOf 685
#define CDMIB_RXWSAf 686
#define CDMIB_T1023f 687
#define CDMIB_T127f 688
#define CDMIB_T1518f 689
#define CDMIB_T16383f 690
#define CDMIB_T2047f 691
#define CDMIB_T255f 692
#define CDMIB_T4095f 693
#define CDMIB_T511f 694
#define CDMIB_T64f 695
#define CDMIB_T9216f 696
#define CDMIB_TBCAf 697
#define CDMIB_TBYTf 698
#define CDMIB_TDVLNf 699
#define CDMIB_TERRf 700
#define CDMIB_TFCSf 701
#define CDMIB_TFRGf 702
#define CDMIB_TJBRf 703
#define CDMIB_TMCAf 704
#define CDMIB_TMGVf 705
#define CDMIB_TOVRf 706
#define CDMIB_TPFC0f 707
#define CDMIB_TPFC1f 708
#define CDMIB_TPFC2f 709
#define CDMIB_TPFC3f 710
#define CDMIB_TPFC4f 711
#define CDMIB_TPFC5f 712
#define CDMIB_TPFC6f 713
#define CDMIB_TPFC7f 714
#define CDMIB_TPFCOFF0f 715
#define CDMIB_TPFCOFF1f 716
#define CDMIB_TPFCOFF2f 717
#define CDMIB_TPFCOFF3f 718
#define CDMIB_TPFCOFF4f 719
#define CDMIB_TPFCOFF5f 720
#define CDMIB_TPFCOFF6f 721
#define CDMIB_TPFCOFF7f 722
#define CDMIB_TPKTf 723
#define CDMIB_TPOKf 724
#define CDMIB_TRPKTf 725
#define CDMIB_TUCAf 726
#define CDMIB_TUFLf 727
#define CDMIB_TVLNf 728
#define CDMIB_TXCFf 729
#define CDMIB_TXPFf 730
#define CDMIB_TXPPf 731
#define CDRAMf 732
#define CELL0f 733
#define CELL0_ENCODED_CELL_SIZEf 734
#define CELL0_INFOf 735
#define CELL0_INT_STAT0_VALUEf 736
#define CELL0_INT_STAT0_VLDf 737
#define CELL0_INT_STAT1_VALUEf 738
#define CELL0_INT_STAT1_VLDf 739
#define CELL0_ITM_CELL_PTRf 740
#define CELL0_MIRROR_ON_DROPf 741
#define CELL0_MMU_CELL_CONTROLf 742
#define CELL0_MMU_CELL_CONTROL_NON_OVERLAYf 743
#define CELL0_PTRf 744
#define CELL0_VLDf 745
#define CELL1f 746
#define CELL1_ENCODED_CELL_SIZEf 747
#define CELL1_INFOf 748
#define CELL1_INT_STAT0_VALUEf 749
#define CELL1_INT_STAT0_VLDf 750
#define CELL1_INT_STAT1_VALUEf 751
#define CELL1_INT_STAT1_VLDf 752
#define CELL1_ITM_CELL_PTRf 753
#define CELL1_MIRROR_ON_DROPf 754
#define CELL1_MMU_CELL_CONTROLf 755
#define CELL1_MMU_CELL_CONTROL_NON_OVERLAYf 756
#define CELL1_PTRf 757
#define CELL1_VLDf 758
#define CELL2f 759
#define CELL2_INFOf 760
#define CELL3f 761
#define CELL3_INFOf 762
#define CELL4f 763
#define CELL5f 764
#define CELL6f 765
#define CELL7f 766
#define CELLQ_FAP_OVERFLOWf 767
#define CELLQ_FAP_UNDERFLOWf 768
#define CELLSf 769
#define CELL_ALLOWANCEf 770
#define CELL_CNTf 771
#define CELL_COUNTf 772
#define CELL_CTRLf 773
#define CELL_CTRL_EFFf 774
#define CELL_DATA_STALLf 775
#define CELL_INFOf 776
#define CELL_INFO0f 777
#define CELL_INFO1f 778
#define CELL_INFO2f 779
#define CELL_INFO3f 780
#define CELL_LENGTHf 781
#define CELL_LENGTH_0f 782
#define CELL_LENGTH_1f 783
#define CELL_LENGTH_2f 784
#define CELL_LENGTH_3f 785
#define CELL_LEN_ERRf 786
#define CELL_LEN_ERR_PORT0f 787
#define CELL_LEN_ERR_PORT1f 788
#define CELL_LEN_ERR_PORT2f 789
#define CELL_LEN_ERR_PORT3f 790
#define CELL_LEN_ERR_PORT4f 791
#define CELL_LEN_ERR_PORT5f 792
#define CELL_LEN_ERR_PORT6f 793
#define CELL_LEN_ERR_PORT7f 794
#define CELL_POINTERf 795
#define CELL_PTRf 796
#define CELL_PTR_0f 797
#define CELL_PTR_1f 798
#define CELL_PTR_2f 799
#define CELL_PTR_3f 800
#define CELL_QUEUE_0_UNCORRECTED_ECC_ERRf 801
#define CELL_QUEUE_1_UNCORRECTED_ECC_ERRf 802
#define CELL_QUEUE_ECC_ENf 803
#define CELL_QUEUE_ECC_FORCE_ERRf 804
#define CELL_QUEUE_EN_COR_ERR_RPTf 805
#define CELL_REQ_CNTf 806
#define CELL_SIZEf 807
#define CELL_VALID_0f 808
#define CELL_VALID_1f 809
#define CELL_VALID_2f 810
#define CELL_VALID_3f 811
#define CELL_WAITf 812
#define CEL_EOPf 813
#define CEL_EOP_SDWf 814
#define CEL_EOP_SECOND_PASSf 815
#define CEL_HEADf 816
#define CEL_HEAD_INITf 817
#define CEL_HEAD_SDWf 818
#define CEL_NXT_CELf 819
#define CEL_NXT_TAILf 820
#define CEL_PREV_TAILf 821
#define CEL_SOPf 822
#define CEL_SOP_SDWf 823
#define CEL_TAILf 824
#define CEN_ROSC_AC_DCNf 825
#define CEN_ROSC_ENABLE_DEFAULTf 826
#define CEN_ROSC_IDLE_STATE_0f 827
#define CE_GREENf 828
#define CE_REDf 829
#define CE_YELLOWf 830
#define CFAPFULLSETPOINTf 831
#define CFAPPOOLSIZEf 832
#define CFAP_BANK0f 833
#define CFAP_BANK1f 834
#define CFAP_BANK10f 835
#define CFAP_BANK11f 836
#define CFAP_BANK12f 837
#define CFAP_BANK13f 838
#define CFAP_BANK14f 839
#define CFAP_BANK15f 840
#define CFAP_BANK16f 841
#define CFAP_BANK17f 842
#define CFAP_BANK18f 843
#define CFAP_BANK19f 844
#define CFAP_BANK2f 845
#define CFAP_BANK20f 846
#define CFAP_BANK21f 847
#define CFAP_BANK22f 848
#define CFAP_BANK23f 849
#define CFAP_BANK24f 850
#define CFAP_BANK25f 851
#define CFAP_BANK26f 852
#define CFAP_BANK27f 853
#define CFAP_BANK28f 854
#define CFAP_BANK29f 855
#define CFAP_BANK3f 856
#define CFAP_BANK30f 857
#define CFAP_BANK31f 858
#define CFAP_BANK32f 859
#define CFAP_BANK33f 860
#define CFAP_BANK4f 861
#define CFAP_BANK5f 862
#define CFAP_BANK6f 863
#define CFAP_BANK7f 864
#define CFAP_BANK8f 865
#define CFAP_BANK9f 866
#define CFAP_INT_ENf 867
#define CFAP_INT_SETf 868
#define CFAP_INT_STATf 869
#define CFAP_IN_USE_COUNTf 870
#define CF_UPDATE_ENABLEf 871
#define CF_UPDATE_MODEf 872
#define CGFGf 873
#define CH0f 874
#define CH05_BYP_ENf 875
#define CH05_ENABLEBf 876
#define CH05_HOLDf 877
#define CH05_MDELf 878
#define CH0_CHAIN_DONEf 879
#define CH0_DESC_CONTROLLED_INTRf 880
#define CH0_DESC_DONEf 881
#define CH0_DONEf 882
#define CH0_INTR_COALESCING_INTRf 883
#define CH0_MDIVf 884
#define CH1f 885
#define CH1_CHAIN_DONEf 886
#define CH1_DESC_CONTROLLED_INTRf 887
#define CH1_DESC_DONEf 888
#define CH1_DONEf 889
#define CH1_INTR_COALESCING_INTRf 890
#define CH1_MDIVf 891
#define CH2f 892
#define CH2_CHAIN_DONEf 893
#define CH2_DESC_CONTROLLED_INTRf 894
#define CH2_DESC_DONEf 895
#define CH2_DONEf 896
#define CH2_INTR_COALESCING_INTRf 897
#define CH2_MDIVf 898
#define CH3f 899
#define CH3_CHAIN_DONEf 900
#define CH3_DESC_CONTROLLED_INTRf 901
#define CH3_DESC_DONEf 902
#define CH3_DONEf 903
#define CH3_INTR_COALESCING_INTRf 904
#define CH3_MDIVf 905
#define CH4_CHAIN_DONEf 906
#define CH4_DESC_CONTROLLED_INTRf 907
#define CH4_DESC_DONEf 908
#define CH4_INTR_COALESCING_INTRf 909
#define CH5_CHAIN_DONEf 910
#define CH5_DESC_CONTROLLED_INTRf 911
#define CH5_DESC_DONEf 912
#define CH5_INTR_COALESCING_INTRf 913
#define CH6_BYP_ENf 914
#define CH6_CHAIN_DONEf 915
#define CH6_DESC_CONTROLLED_INTRf 916
#define CH6_DESC_DONEf 917
#define CH6_ENABLEBf 918
#define CH6_HOLDf 919
#define CH6_INTR_COALESCING_INTRf 920
#define CH6_MDELf 921
#define CH6_MDIVf 922
#define CH6_MDIV_SW_DONEf 923
#define CH7_CHAIN_DONEf 924
#define CH7_DESC_CONTROLLED_INTRf 925
#define CH7_DESC_DONEf 926
#define CH7_INTR_COALESCING_INTRf 927
#define CHAINf 928
#define CHAIN_DONEf 929
#define CHAIN_IDf 930
#define CHANNEL0_DATA_WRITE_AXIIDf 931
#define CHANNEL0_DESC_WRITE_AXIIDf 932
#define CHANNEL0_MEMWR_AXI_IDf 933
#define CHANNEL10_MEMWR_AXI_IDf 934
#define CHANNEL11_MEMWR_AXI_IDf 935
#define CHANNEL1_DATA_WRITE_AXIIDf 936
#define CHANNEL1_DESC_WRITE_AXIIDf 937
#define CHANNEL1_MEMWR_AXI_IDf 938
#define CHANNEL2_DATA_WRITE_AXIIDf 939
#define CHANNEL2_DESC_WRITE_AXIIDf 940
#define CHANNEL2_MEMWR_AXI_IDf 941
#define CHANNEL3_DATA_WRITE_AXIIDf 942
#define CHANNEL3_DESC_WRITE_AXIIDf 943
#define CHANNEL3_MEMWR_AXI_IDf 944
#define CHANNEL4_DATA_WRITE_AXIIDf 945
#define CHANNEL4_DESC_WRITE_AXIIDf 946
#define CHANNEL4_MEMWR_AXI_IDf 947
#define CHANNEL5_DATA_WRITE_AXIIDf 948
#define CHANNEL5_DESC_WRITE_AXIIDf 949
#define CHANNEL5_MEMWR_AXI_IDf 950
#define CHANNEL6_DATA_WRITE_AXIIDf 951
#define CHANNEL6_DESC_WRITE_AXIIDf 952
#define CHANNEL6_MEMWR_AXI_IDf 953
#define CHANNEL7_DATA_WRITE_AXIIDf 954
#define CHANNEL7_DESC_WRITE_AXIIDf 955
#define CHANNEL7_MEMWR_AXI_IDf 956
#define CHANNEL8_MEMWR_AXI_IDf 957
#define CHANNEL9_MEMWR_AXI_IDf 958
#define CHECKSUM_HDR_IDf 959
#define CHECKSUM_REL_OFFSETf 960
#define CHIP_IDf 961
#define CHKSUM_OUT_OF_BOUNDf 962
#define CHKSUM_RANGE_OUT_OF_BOUNDf 963
#define CHUNK_SELECTf 964
#define CHUNK_SELECT_0f 965
#define CHUNK_SELECT_1f 966
#define CH_IN_HALTf 967
#define CINDEX_BASEf 968
#define CINDEX_OP_ARGf 969
#define CINDEX_OP_SMf 970
#define CIPHERSUITEf 971
#define CLASS_IDf 972
#define CLAUSE_22_REGADRR_OR_45_DTYPEf 973
#define CLAUSE_45_REG_ADRRf 974
#define CLEARf 975
#define CLEAR_CMC0_COUNTERSf 976
#define CLEAR_CMC1_COUNTERSf 977
#define CLEAR_DATA_MEMf 978
#define CLEAR_DONEf 979
#define CLEAR_ECC_STATUSf 980
#define CLEAR_ECC_STATUS_OF_CMD_MEMf 981
#define CLEAR_ECC_STATUS_OF_REPLY_MEMf 982
#define CLEAR_ECC_STATUS_OF_REQ_MEMf 983
#define CLEAR_ECC_STATUS_OF_RESP_MEMf 984
#define CLEAR_ENTRY_ON_PURGEf 985
#define CLEAR_HOSTRD_MEMf 986
#define CLEAR_HOST_MEMf 987
#define CLEAR_LINK_INTERRUPTION_STATUSf 988
#define CLEAR_LLIST_MEMf 989
#define CLEAR_LOCAL_FAULT_STATUSf 990
#define CLEAR_MIB_CNTf 991
#define CLEAR_ON_READ_ENf 992
#define CLEAR_ON_READ_ENABLEf 993
#define CLEAR_REMOTE_FAULT_STATUSf 994
#define CLEAR_RPE_COUNTERSf 995
#define CLEAR_RX_CDC_DOUBLE_BIT_ERRf 996
#define CLEAR_RX_CDC_SINGLE_BIT_ERRf 997
#define CLEAR_RX_MSG_OVERFLOWf 998
#define CLEAR_RX_PKT_OVERFLOWf 999
#define CLEAR_TOP_COUNTERSf 1000
#define CLEAR_TX_CDC_DOUBLE_BIT_ERRf 1001
#define CLEAR_TX_CDC_SINGLE_BIT_ERRf 1002
#define CLEAR_TX_LLFC_MSG_OVERFLOWf 1003
#define CLEAR_TX_PKT_OVERFLOWf 1004
#define CLEAR_TX_PKT_UNDERFLOWf 1005
#define CLEAR_TX_TS_FIFO_OVERFLOWf 1006
#define CLK_GRANf 1007
#define CLOCK_DIVIDER_EXTf 1008
#define CLOCK_DIVIDER_INTf 1009
#define CLRCFGf 1010
#define CLR_CNTf 1011
#define CLR_ON_READf 1012
#define CMf 1013
#define CMC0_CLK_ENf 1014
#define CMC0_IPINTF_WRR_WEIGHTf 1015
#define CMC0_SBUSDMA_CH0_SBUS_WRR_WEIGHTf 1016
#define CMC0_SBUSDMA_CH1_SBUS_WRR_WEIGHTf 1017
#define CMC0_SBUSDMA_CH2_SBUS_WRR_WEIGHTf 1018
#define CMC0_SBUSDMA_CH3_SBUS_WRR_WEIGHTf 1019
#define CMC0_SBUSDMA_CH4_SBUS_WRR_WEIGHTf 1020
#define CMC0_SBUSDMA_CH5_SBUS_WRR_WEIGHTf 1021
#define CMC0_SBUSDMA_CH6_SBUS_WRR_WEIGHTf 1022
#define CMC0_SBUSDMA_CH7_SBUS_WRR_WEIGHTf 1023
#define CMC1_CLK_ENf 1024
#define CMC1_IPINTF_WRR_WEIGHTf 1025
#define CMC1_SBUSDMA_CH0_SBUS_WRR_WEIGHTf 1026
#define CMC1_SBUSDMA_CH1_SBUS_WRR_WEIGHTf 1027
#define CMC1_SBUSDMA_CH2_SBUS_WRR_WEIGHTf 1028
#define CMC1_SBUSDMA_CH3_SBUS_WRR_WEIGHTf 1029
#define CMC1_SBUSDMA_CH4_SBUS_WRR_WEIGHTf 1030
#define CMC1_SBUSDMA_CH5_SBUS_WRR_WEIGHTf 1031
#define CMC1_SBUSDMA_CH6_SBUS_WRR_WEIGHTf 1032
#define CMC1_SBUSDMA_CH7_SBUS_WRR_WEIGHTf 1033
#define CMDf 1034
#define CMD_BPC_SELECTf 1035
#define CMD_BPP_SELECTf 1036
#define CMD_C_0f 1037
#define CMD_C_0_DEST_CONT_IDf 1038
#define CMD_C_0_SRC_PKT_OFFSETf 1039
#define CMD_C_0_VALIDf 1040
#define CMD_C_1f 1041
#define CMD_C_10f 1042
#define CMD_C_10_DEST_CONT_IDf 1043
#define CMD_C_10_SRC_PKT_OFFSETf 1044
#define CMD_C_10_VALIDf 1045
#define CMD_C_11f 1046
#define CMD_C_11_DEST_CONT_IDf 1047
#define CMD_C_11_SRC_PKT_OFFSETf 1048
#define CMD_C_11_VALIDf 1049
#define CMD_C_12f 1050
#define CMD_C_12_DEST_CONT_IDf 1051
#define CMD_C_12_SRC_PKT_OFFSETf 1052
#define CMD_C_12_VALIDf 1053
#define CMD_C_13f 1054
#define CMD_C_13_DEST_CONT_IDf 1055
#define CMD_C_13_SRC_PKT_OFFSETf 1056
#define CMD_C_13_VALIDf 1057
#define CMD_C_14f 1058
#define CMD_C_14_DEST_CONT_IDf 1059
#define CMD_C_14_SRC_PKT_OFFSETf 1060
#define CMD_C_14_VALIDf 1061
#define CMD_C_15f 1062
#define CMD_C_15_DEST_CONT_IDf 1063
#define CMD_C_15_SRC_PKT_OFFSETf 1064
#define CMD_C_15_VALIDf 1065
#define CMD_C_16f 1066
#define CMD_C_16_DEST_CONT_IDf 1067
#define CMD_C_16_SRC_PKT_OFFSETf 1068
#define CMD_C_16_VALIDf 1069
#define CMD_C_17f 1070
#define CMD_C_17_DEST_CONT_IDf 1071
#define CMD_C_17_SRC_PKT_OFFSETf 1072
#define CMD_C_17_VALIDf 1073
#define CMD_C_18f 1074
#define CMD_C_18_DEST_CONT_IDf 1075
#define CMD_C_18_SRC_PKT_OFFSETf 1076
#define CMD_C_18_VALIDf 1077
#define CMD_C_19f 1078
#define CMD_C_19_DEST_CONT_IDf 1079
#define CMD_C_19_SRC_PKT_OFFSETf 1080
#define CMD_C_19_VALIDf 1081
#define CMD_C_1_DEST_CONT_IDf 1082
#define CMD_C_1_SRC_PKT_OFFSETf 1083
#define CMD_C_1_VALIDf 1084
#define CMD_C_2f 1085
#define CMD_C_2_DEST_CONT_IDf 1086
#define CMD_C_2_SRC_PKT_OFFSETf 1087
#define CMD_C_2_VALIDf 1088
#define CMD_C_3f 1089
#define CMD_C_3_DEST_CONT_IDf 1090
#define CMD_C_3_SRC_PKT_OFFSETf 1091
#define CMD_C_3_VALIDf 1092
#define CMD_C_4f 1093
#define CMD_C_4_DEST_CONT_IDf 1094
#define CMD_C_4_SRC_PKT_OFFSETf 1095
#define CMD_C_4_VALIDf 1096
#define CMD_C_5f 1097
#define CMD_C_5_DEST_CONT_IDf 1098
#define CMD_C_5_SRC_PKT_OFFSETf 1099
#define CMD_C_5_VALIDf 1100
#define CMD_C_6f 1101
#define CMD_C_6_DEST_CONT_IDf 1102
#define CMD_C_6_SRC_PKT_OFFSETf 1103
#define CMD_C_6_VALIDf 1104
#define CMD_C_7f 1105
#define CMD_C_7_DEST_CONT_IDf 1106
#define CMD_C_7_SRC_PKT_OFFSETf 1107
#define CMD_C_7_VALIDf 1108
#define CMD_C_8f 1109
#define CMD_C_8_DEST_CONT_IDf 1110
#define CMD_C_8_SRC_PKT_OFFSETf 1111
#define CMD_C_8_VALIDf 1112
#define CMD_C_9f 1113
#define CMD_C_9_DEST_CONT_IDf 1114
#define CMD_C_9_SRC_PKT_OFFSETf 1115
#define CMD_C_9_VALIDf 1116
#define CMD_D_0f 1117
#define CMD_D_0_DEST_CONT_IDf 1118
#define CMD_D_0_SRC_PKT_OFFSETf 1119
#define CMD_D_0_VALIDf 1120
#define CMD_D_0_VAR_LEN_0_VALIDf 1121
#define CMD_D_0_VAR_LEN_1_VALIDf 1122
#define CMD_D_1f 1123
#define CMD_D_10f 1124
#define CMD_D_10_DEST_CONT_IDf 1125
#define CMD_D_10_SRC_PKT_OFFSETf 1126
#define CMD_D_10_VALIDf 1127
#define CMD_D_10_VAR_LEN_0_VALIDf 1128
#define CMD_D_10_VAR_LEN_1_VALIDf 1129
#define CMD_D_11f 1130
#define CMD_D_11_DEST_CONT_IDf 1131
#define CMD_D_11_SRC_PKT_OFFSETf 1132
#define CMD_D_11_VALIDf 1133
#define CMD_D_11_VAR_LEN_0_VALIDf 1134
#define CMD_D_11_VAR_LEN_1_VALIDf 1135
#define CMD_D_12f 1136
#define CMD_D_12_DEST_CONT_IDf 1137
#define CMD_D_12_SRC_PKT_OFFSETf 1138
#define CMD_D_12_VALIDf 1139
#define CMD_D_12_VAR_LEN_0_VALIDf 1140
#define CMD_D_12_VAR_LEN_1_VALIDf 1141
#define CMD_D_13f 1142
#define CMD_D_13_DEST_CONT_IDf 1143
#define CMD_D_13_SRC_PKT_OFFSETf 1144
#define CMD_D_13_VALIDf 1145
#define CMD_D_13_VAR_LEN_0_VALIDf 1146
#define CMD_D_13_VAR_LEN_1_VALIDf 1147
#define CMD_D_14f 1148
#define CMD_D_14_DEST_CONT_IDf 1149
#define CMD_D_14_SRC_PKT_OFFSETf 1150
#define CMD_D_14_VALIDf 1151
#define CMD_D_14_VAR_LEN_0_VALIDf 1152
#define CMD_D_14_VAR_LEN_1_VALIDf 1153
#define CMD_D_15f 1154
#define CMD_D_15_DEST_CONT_IDf 1155
#define CMD_D_15_SRC_PKT_OFFSETf 1156
#define CMD_D_15_VALIDf 1157
#define CMD_D_15_VAR_LEN_0_VALIDf 1158
#define CMD_D_15_VAR_LEN_1_VALIDf 1159
#define CMD_D_16f 1160
#define CMD_D_16_DEST_CONT_IDf 1161
#define CMD_D_16_SRC_PKT_OFFSETf 1162
#define CMD_D_16_VALIDf 1163
#define CMD_D_16_VAR_LEN_0_VALIDf 1164
#define CMD_D_16_VAR_LEN_1_VALIDf 1165
#define CMD_D_17f 1166
#define CMD_D_17_DEST_CONT_IDf 1167
#define CMD_D_17_SRC_PKT_OFFSETf 1168
#define CMD_D_17_VALIDf 1169
#define CMD_D_17_VAR_LEN_0_VALIDf 1170
#define CMD_D_17_VAR_LEN_1_VALIDf 1171
#define CMD_D_18f 1172
#define CMD_D_18_DEST_CONT_IDf 1173
#define CMD_D_18_SRC_PKT_OFFSETf 1174
#define CMD_D_18_VALIDf 1175
#define CMD_D_18_VAR_LEN_0_VALIDf 1176
#define CMD_D_18_VAR_LEN_1_VALIDf 1177
#define CMD_D_19f 1178
#define CMD_D_19_DEST_CONT_IDf 1179
#define CMD_D_19_SRC_PKT_OFFSETf 1180
#define CMD_D_19_VALIDf 1181
#define CMD_D_19_VAR_LEN_0_VALIDf 1182
#define CMD_D_19_VAR_LEN_1_VALIDf 1183
#define CMD_D_1_DEST_CONT_IDf 1184
#define CMD_D_1_SRC_PKT_OFFSETf 1185
#define CMD_D_1_VALIDf 1186
#define CMD_D_1_VAR_LEN_0_VALIDf 1187
#define CMD_D_1_VAR_LEN_1_VALIDf 1188
#define CMD_D_2f 1189
#define CMD_D_20f 1190
#define CMD_D_20_DEST_CONT_IDf 1191
#define CMD_D_20_SRC_PKT_OFFSETf 1192
#define CMD_D_20_VALIDf 1193
#define CMD_D_20_VAR_LEN_0_VALIDf 1194
#define CMD_D_20_VAR_LEN_1_VALIDf 1195
#define CMD_D_21f 1196
#define CMD_D_21_DEST_CONT_IDf 1197
#define CMD_D_21_SRC_PKT_OFFSETf 1198
#define CMD_D_21_VALIDf 1199
#define CMD_D_21_VAR_LEN_0_VALIDf 1200
#define CMD_D_21_VAR_LEN_1_VALIDf 1201
#define CMD_D_22f 1202
#define CMD_D_22_DEST_CONT_IDf 1203
#define CMD_D_22_SRC_PKT_OFFSETf 1204
#define CMD_D_22_VALIDf 1205
#define CMD_D_22_VAR_LEN_0_VALIDf 1206
#define CMD_D_22_VAR_LEN_1_VALIDf 1207
#define CMD_D_23f 1208
#define CMD_D_23_DEST_CONT_IDf 1209
#define CMD_D_23_SRC_PKT_OFFSETf 1210
#define CMD_D_23_VALIDf 1211
#define CMD_D_23_VAR_LEN_0_VALIDf 1212
#define CMD_D_23_VAR_LEN_1_VALIDf 1213
#define CMD_D_2_DEST_CONT_IDf 1214
#define CMD_D_2_SRC_PKT_OFFSETf 1215
#define CMD_D_2_VALIDf 1216
#define CMD_D_2_VAR_LEN_0_VALIDf 1217
#define CMD_D_2_VAR_LEN_1_VALIDf 1218
#define CMD_D_3f 1219
#define CMD_D_3_DEST_CONT_IDf 1220
#define CMD_D_3_SRC_PKT_OFFSETf 1221
#define CMD_D_3_VALIDf 1222
#define CMD_D_3_VAR_LEN_0_VALIDf 1223
#define CMD_D_3_VAR_LEN_1_VALIDf 1224
#define CMD_D_4f 1225
#define CMD_D_4_DEST_CONT_IDf 1226
#define CMD_D_4_SRC_PKT_OFFSETf 1227
#define CMD_D_4_VALIDf 1228
#define CMD_D_4_VAR_LEN_0_VALIDf 1229
#define CMD_D_4_VAR_LEN_1_VALIDf 1230
#define CMD_D_5f 1231
#define CMD_D_5_DEST_CONT_IDf 1232
#define CMD_D_5_SRC_PKT_OFFSETf 1233
#define CMD_D_5_VALIDf 1234
#define CMD_D_5_VAR_LEN_0_VALIDf 1235
#define CMD_D_5_VAR_LEN_1_VALIDf 1236
#define CMD_D_6f 1237
#define CMD_D_6_DEST_CONT_IDf 1238
#define CMD_D_6_SRC_PKT_OFFSETf 1239
#define CMD_D_6_VALIDf 1240
#define CMD_D_6_VAR_LEN_0_VALIDf 1241
#define CMD_D_6_VAR_LEN_1_VALIDf 1242
#define CMD_D_7f 1243
#define CMD_D_7_DEST_CONT_IDf 1244
#define CMD_D_7_SRC_PKT_OFFSETf 1245
#define CMD_D_7_VALIDf 1246
#define CMD_D_7_VAR_LEN_0_VALIDf 1247
#define CMD_D_7_VAR_LEN_1_VALIDf 1248
#define CMD_D_8f 1249
#define CMD_D_8_DEST_CONT_IDf 1250
#define CMD_D_8_SRC_PKT_OFFSETf 1251
#define CMD_D_8_VALIDf 1252
#define CMD_D_8_VAR_LEN_0_VALIDf 1253
#define CMD_D_8_VAR_LEN_1_VALIDf 1254
#define CMD_D_9f 1255
#define CMD_D_9_DEST_CONT_IDf 1256
#define CMD_D_9_SRC_PKT_OFFSETf 1257
#define CMD_D_9_VALIDf 1258
#define CMD_D_9_VAR_LEN_0_VALIDf 1259
#define CMD_D_9_VAR_LEN_1_VALIDf 1260
#define CMD_ECCP_IN0f 1261
#define CMD_ECC_CORRECTEDf 1262
#define CMD_ECC_CORRUPTf 1263
#define CMD_ECC_ERROR_ADDRf 1264
#define CMD_ECC_ERROR_EVf 1265
#define CMD_ECC_UNCORRECTABLEf 1266
#define CMD_MEM_DATA_TMf 1267
#define CMD_MEM_PARITY_TMf 1268
#define CMD_OUTPUTf 1269
#define CMD_POLICY_DATAf 1270
#define CMD_P_MODE_DISABLE_ECC_MEMf 1271
#define CMD_SEL_0f 1272
#define CMD_SEL_0_INDEXf 1273
#define CMD_SEL_1f 1274
#define CMD_SEL_10f 1275
#define CMD_SEL_10_INDEXf 1276
#define CMD_SEL_11f 1277
#define CMD_SEL_11_INDEXf 1278
#define CMD_SEL_12_INDEXf 1279
#define CMD_SEL_13_INDEXf 1280
#define CMD_SEL_14_INDEXf 1281
#define CMD_SEL_15_INDEXf 1282
#define CMD_SEL_1_INDEXf 1283
#define CMD_SEL_2f 1284
#define CMD_SEL_2_INDEXf 1285
#define CMD_SEL_3f 1286
#define CMD_SEL_3_INDEXf 1287
#define CMD_SEL_4f 1288
#define CMD_SEL_4_INDEXf 1289
#define CMD_SEL_5f 1290
#define CMD_SEL_5_INDEXf 1291
#define CMD_SEL_6f 1292
#define CMD_SEL_6_INDEXf 1293
#define CMD_SEL_7f 1294
#define CMD_SEL_7_INDEXf 1295
#define CMD_SEL_8f 1296
#define CMD_SEL_8_INDEXf 1297
#define CMD_SEL_9f 1298
#define CMD_SEL_9_INDEXf 1299
#define CMIC_RCPUf 1300
#define CMIC_RESERVEDf 1301
#define CMIC_TIMESTAMPf 1302
#define CMIC_TRANS_RESETf 1303
#define CM_CONTROLf 1304
#define CM_ECC_ENf 1305
#define CM_ENf 1306
#define CM_PADf 1307
#define CNFGf 1308
#define CNGf 1309
#define CNG_0f 1310
#define CNG_1f 1311
#define CNG_2f 1312
#define CNG_3f 1313
#define CNTf 1314
#define CNTMAXSIZEf 1315
#define CNT_CLEARf 1316
#define CNT_MODEf 1317
#define CNT_OVERFLOWf 1318
#define CNT_UNDERFLOWf 1319
#define CNT_VALUEf 1320
#define CODEf 1321
#define CODEC_MODEf 1322
#define CODE_PROGRAM_ENf 1323
#define COLLECTION_DONEf 1324
#define COLOR_AWAREf 1325
#define COLOR_ENABLEf 1326
#define COLOR_LIMIT_ENABLEf 1327
#define COLOR_LIMIT_MODEf 1328
#define COMMANDf 1329
#define COMMAND_BEATf 1330
#define COMMAND_MASKf 1331
#define COMMAND_VALUEf 1332
#define COMMON_FIFODMA_CH0_SBUS_WRR_WEIGHTf 1333
#define COMMON_FIFODMA_CH10_SBUS_WRR_WEIGHTf 1334
#define COMMON_FIFODMA_CH11_SBUS_WRR_WEIGHTf 1335
#define COMMON_FIFODMA_CH1_SBUS_WRR_WEIGHTf 1336
#define COMMON_FIFODMA_CH2_SBUS_WRR_WEIGHTf 1337
#define COMMON_FIFODMA_CH3_SBUS_WRR_WEIGHTf 1338
#define COMMON_FIFODMA_CH4_SBUS_WRR_WEIGHTf 1339
#define COMMON_FIFODMA_CH5_SBUS_WRR_WEIGHTf 1340
#define COMMON_FIFODMA_CH6_SBUS_WRR_WEIGHTf 1341
#define COMMON_FIFODMA_CH7_SBUS_WRR_WEIGHTf 1342
#define COMMON_FIFODMA_CH8_SBUS_WRR_WEIGHTf 1343
#define COMMON_FIFODMA_CH9_SBUS_WRR_WEIGHTf 1344
#define COMMON_POOL_1BIT_ECCERRf 1345
#define COMMON_POOL_2BIT_ECCERRf 1346
#define COMMON_POOL_CLK_ENf 1347
#define COMMON_SCHAN_CH0_SBUS_WRR_WEIGHTf 1348
#define COMMON_SCHAN_CH1_SBUS_WRR_WEIGHTf 1349
#define COMMON_SCHAN_CH2_SBUS_WRR_WEIGHTf 1350
#define COMMON_SCHAN_CH3_SBUS_WRR_WEIGHTf 1351
#define COMMON_SCHAN_CH4_SBUS_WRR_WEIGHTf 1352
#define COMMON_SCHAN_CH5_SBUS_WRR_WEIGHTf 1353
#define COMMON_SCHAN_CH6_SBUS_WRR_WEIGHTf 1354
#define COMMON_SCHAN_CH7_SBUS_WRR_WEIGHTf 1355
#define COMMON_SCHAN_CH8_SBUS_WRR_WEIGHTf 1356
#define COMMON_SCHAN_CH9_SBUS_WRR_WEIGHTf 1357
#define COMMON_SCHAN_FIFO_0_SBUS_WRR_WEIGHTf 1358
#define COMMON_SCHAN_FIFO_1_SBUS_WRR_WEIGHTf 1359
#define CONCATENATE_DIGESTSf 1360
#define CONDITIONAL_EVICTION_OPf 1361
#define CONDITIONAL_EVICTION_RESETf 1362
#define CONFIDENTIALITYOFFSETf 1363
#define CONFIG_DEVICE_PORT_TYPEf 1364
#define CONFIG_ERRORf 1365
#define CONGESTION_MARKEDf 1366
#define CONGST_STf 1367
#define CONGST_ST_ENf 1368
#define CONT0_OUTf 1369
#define CONT0_OUT_MASKf 1370
#define CONT1_OUTf 1371
#define CONT1_OUT_MASKf 1372
#define CONTAINERf 1373
#define CONTAINER_0f 1374
#define CONTAINER_1f 1375
#define CONTAINER_2f 1376
#define CONTAINER_3f 1377
#define CONTAINER_4f 1378
#define CONTAINER_5f 1379
#define CONTAINER_6f 1380
#define CONTAINER_7f 1381
#define CONTEXT_IDf 1382
#define CONTEXT_ID_MASKf 1383
#define CONTEXT_ID_UPDATE_MASKf 1384
#define CONTIGUOUS_DESCRIPTORSf 1385
#define CONTINUOUS_LVT11f 1386
#define CONTINUOUS_LVT8f 1387
#define CONTINUOUS_SVT11f 1388
#define CONTINUOUS_SVT8f 1389
#define CONTINUOUS_ULVT11f 1390
#define CONTINUOUS_ULVT8f 1391
#define CONTROLf 1392
#define CONTROL_PKTf 1393
#define CONTROL_PKT_TYPEf 1394
#define CONTROL_WORD_MACRO_RESOLVED_0f 1395
#define CONTROL_WORD_MACRO_RESOLVED_1f 1396
#define CONTROL_WORD_MACRO_RESOLVED_2f 1397
#define CONTROL_WORD_TBP_0f 1398
#define CONTROL_WORD_TBP_0_POLARITYf 1399
#define CONTROL_WORD_TBP_1f 1400
#define CONTROL_WORD_TBP_1_POLARITYf 1401
#define CONTROL_WORD_TBP_2f 1402
#define CONTROL_WORD_TBP_2_POLARITYf 1403
#define CONTROL_WORD_TYPEf 1404
#define CONT_AFTER_CMDf 1405
#define CONT_LISTf 1406
#define CONT_SELf 1407
#define CONT_STR_ENBf 1408
#define CON_PADf 1409
#define COPYCNT_INFO0f 1410
#define COPYCNT_INFO1f 1411
#define COPYCNT_INFO2f 1412
#define COPYCNT_INFO3f 1413
#define COPY_CNTf 1414
#define COPY_COUNTf 1415
#define COPY_TO_CPUf 1416
#define COPY_TO_CPU_0f 1417
#define COPY_TO_CPU_1f 1418
#define COPY_TO_CPU_2f 1419
#define COPY_TO_CPU_3f 1420
#define COPY_TRUNCATE_CTRLf 1421
#define CORE0f 1422
#define CORE_CLOCK_FASTERf 1423
#define CORE_PLL_GF_BYP_DEBUG_STATUSf 1424
#define CORE_PLL_LOCKf 1425
#define CORE_PTRf 1426
#define CORRUPT_ENTRYf 1427
#define CORTEXM0_U0f 1428
#define CORTEXM0_U1f 1429
#define CORTEXM0_U2f 1430
#define CORTEXM0_U3f 1431
#define COSf 1432
#define COS_BMPf 1433
#define COS_MAP_0_BASE_INDEXf 1434
#define COS_MAP_0_STR_PROFILE_INDEXf 1435
#define COS_MAP_1_BASE_INDEXf 1436
#define COS_MAP_1_STR_PROFILE_INDEXf 1437
#define COS_MAP_2_BASE_INDEXf 1438
#define COS_MAP_2_STR_PROFILE_INDEXf 1439
#define COS_MASKf 1440
#define COS_QUEUEf 1441
#define COUNTf 1442
#define COUNTERf 1443
#define COUNTERSf 1444
#define COUNTER_A0f 1445
#define COUNTER_A1f 1446
#define COUNTER_ACTIONf 1447
#define COUNTER_ACTION_SAMPLE_COUNTf 1448
#define COUNTER_ACTION_SAMPLE_POOLf 1449
#define COUNTER_A_OR_WIDE_COUNTER1f 1450
#define COUNTER_B0f 1451
#define COUNTER_B1f 1452
#define COUNTER_B_OR_WIDE_COUNTER0f 1453
#define COUNTER_CLEARf 1454
#define COUNTER_IDf 1455
#define COUNTER_MODEf 1456
#define COUNTER_OVERFLOWf 1457
#define COUNTER_POOL_ENABLEf 1458
#define COUNTER_SELECTf 1459
#define COUNTER_TRIGGER_FIELDSf 1460
#define COUNTER_TYPEf 1461
#define COUNTER_UNDERFLOWf 1462
#define COUNTER_WIDTH_MODEf 1463
#define COUNTER_WRAP_AROUNDf 1464
#define COUNT_Af 1465
#define COUNT_Bf 1466
#define COUNT_LVT11f 1467
#define COUNT_LVT8f 1468
#define COUNT_ON_DROPf 1469
#define COUNT_ON_HW_DROPf 1470
#define COUNT_ON_MIRRORf 1471
#define COUNT_SELf 1472
#define COUNT_SVT11f 1473
#define COUNT_SVT8f 1474
#define COUNT_ULVT11f 1475
#define COUNT_ULVT8f 1476
#define CPHAf 1477
#define CPOLf 1478
#define CPTQPf 1479
#define CPU2AVS_TAP_ENf 1480
#define CPU_CELL_LEN_ERRf 1481
#define CPU_COPY_CTRLf 1482
#define CPU_COSf 1483
#define CPU_COS_MAP_STR_PROFILE_INDEXf 1484
#define CPU_COS_STRf 1485
#define CPU_DMA_HEADER_SUBTYPEf 1486
#define CPU_DMA_HEADER_VERSIONf 1487
#define CPU_DMA_HEADER_WORD_SELECT_BITMAPf 1488
#define CPU_FIFO1_CAPTURE_ENABLEf 1489
#define CPU_FIFO2_CAPTURE_ENABLEf 1490
#define CPU_FIFO_ECC_ERRf 1491
#define CPU_FIFO_ERRf 1492
#define CPU_HALT_Nf 1493
#define CPU_MEM_ACCESSf 1494
#define CPU_MEM_ACCESS_IF_REBf 1495
#define CPU_MEM_ACCESS_IF_WEBf 1496
#define CPU_MEM_ACCESS_OTP_REBf 1497
#define CPU_MEM_ACCESS_OTP_WEBf 1498
#define CPU_MEM_ACCESS_RAf 1499
#define CPU_MEM_ACCESS_WAf 1500
#define CPU_OR_MGMT_P_VALUEf 1501
#define CPU_PORT_NUMf 1502
#define CPU_SOP_EOP_ERRf 1503
#define CPU_TCf 1504
#define CPU_TC_ENABLEf 1505
#define CQEBN_CACHE_FULLf 1506
#define CQEBN_CACHE_FULL_STATf 1507
#define CQEBN_CACHE_THRESHOLDf 1508
#define CQEB_FULL_THRESHOLDf 1509
#define CQEB_LINKED_LIST_HEAD_POINTERf 1510
#define CQEB_LINKED_LIST_NOT_EMPTYf 1511
#define CQEB_LINKED_LIST_TAIL_POINTERf 1512
#define CQEB_NEXT_ADDRf 1513
#define CQEB_OVERFLOWf 1514
#define CQEB_OVERFLOW_STATf 1515
#define CQEB_UNDERFLOWf 1516
#define CQEB_UNDERFLOW_STATf 1517
#define CQEB_USE_COUNTf 1518
#define CQE_INFO0f 1519
#define CQE_INFO1f 1520
#define CQE_INFO2f 1521
#define CQE_INFO3f 1522
#define CRB_CREDIT_DROP_ENf 1523
#define CRB_CREDIT_DROP_THRESHOLDf 1524
#define CRB_INT_ENf 1525
#define CRB_INT_SETf 1526
#define CRB_INT_STATf 1527
#define CRB_PKT_DROP_CNTRf 1528
#define CRC_MODEf 1529
#define CRC_STRIPf 1530
#define CREDITf 1531
#define CREDITSf 1532
#define CREDIT_16B_GRANULARITYf 1533
#define CREDIT_CNTf 1534
#define CREDIT_COUNTf 1535
#define CREDIT_DIVISORf 1536
#define CREDIT_QUOTIENTf 1537
#define CREDIT_REMAINDERf 1538
#define CREDIT_RESIDUEf 1539
#define CREDIT_STATEf 1540
#define CRITICAL_TIME_PERIODf 1541
#define CROSS_COUPLED_MEMORYDMA_CH0_DONEf 1542
#define CROSS_COUPLED_MEMORYDMA_CH1_DONEf 1543
#define CROSS_COUPLED_MEMORYDMA_CH2_DONEf 1544
#define CROSS_COUPLED_MEMORYDMA_CH3_DONEf 1545
#define CTBUDGET_SAFCOMMITMENTf 1546
#define CTRLf 1547
#define CTRL_BANK0_ECC_CORRUPTf 1548
#define CTRL_BANK1_ECC_CORRUPTf 1549
#define CTRL_CPU_STARTf 1550
#define CTRL_DCPROBE_ENf 1551
#define CTRL_DCPROBE_OUTf 1552
#define CTRL_DONE_0f 1553
#define CTRL_DONE_1f 1554
#define CTRL_ECC_CORRUPTf 1555
#define CTRL_ECC_ENABLEf 1556
#define CTRL_EN_COR_ERR_RPTf 1557
#define CTRL_FIFO_COUNTf 1558
#define CTRL_FIFO_MAX_USAGEf 1559
#define CTRL_FIFO_OVERFLOWf 1560
#define CTRL_FIFO_OVERFLOW_ERRf 1561
#define CTRL_INIT_0f 1562
#define CTRL_INIT_1f 1563
#define CTRL_SAf 1564
#define CT_BUDGETf 1565
#define CT_BURST_THf 1566
#define CT_CELLf 1567
#define CT_CELLS_IN_ITM_CNTRf 1568
#define CT_CELLS_IN_MMU_CNTRf 1569
#define CT_ENABLEf 1570
#define CT_FIFO_THRESHOLDf 1571
#define CT_MIRROR_PURGEf 1572
#define CT_TO_CT_REJECT_TRANSITION_CNTf 1573
#define CURRENTf 1574
#define CURRENT_TIMEf 1575
#define CURR_COMP_CNTf 1576
#define CURR_SBUS_CMD_NUMf 1577
#define CURR_SLICE0_CELLCNTf 1578
#define CURR_SLICE1_CELLCNTf 1579
#define CURR_SLICE2_CELLCNTf 1580
#define CURR_SLICE3_CELLCNTf 1581
#define CUR_ENTRY_DONEf 1582
#define CUR_INDEXf 1583
#define CUSTOM_PROTO_SPf 1584
#define CUT_THROUGHf 1585
#define CUT_THROUGH_OKf 1586
#define CUT_THRU_CLASSf 1587
#define CVALUE_Af 1588
#define CVALUE_Bf 1589
#define CVALUE_DATAf 1590
#define CW_FIFO_DOUBLE_BIT_ERRf 1591
#define CW_FIFO_OVERFLOWf 1592
#define CW_FIFO_SINGLE_BIT_ERRf 1593
#define CW_LOWER_RESETf 1594
#define CW_PRESENTf 1595
#define CW_UPPER_RESETf 1596
#define CXT_HEAD_CDf 1597
#define CXT_HEAD_CD_RDf 1598
#define CXT_TAIL_CDf 1599
#define C_ADDRf 1600
#define C_EOPf 1601
#define C_E_ERROR_ENf 1602
#define C_FCf 1603
#define C_MASKf 1604
#define C_VALIDf 1605
#define C_VALUEf 1606
#define D2C_ENf 1607
#define D2C_GATE_BIASf 1608
#define D2C_TAIL_RESf 1609
#define DAf 1610
#define DAC_CODEf 1611
#define DAC_ENf 1612
#define DAC_RESETf 1613
#define DAC_SETf 1614
#define DATAf 1615
#define DATA0f 1616
#define DATA0_ALPM1_DATA0f 1617
#define DATA0_ASSOC_DATA0f 1618
#define DATA0_FIXED_DATA0f 1619
#define DATA0_SELf 1620
#define DATA1f 1621
#define DATA1_ALPM1_DATA0f 1622
#define DATA1_ASSOC_DATA0f 1623
#define DATA1_FIXED_DATA0f 1624
#define DATA1_SELf 1625
#define DATA2_SELf 1626
#define DATA3_SELf 1627
#define DATA_ALPM1_DATA0f 1628
#define DATA_ASSOC_DATA0f 1629
#define DATA_BANK0_ECC_CORRUPTf 1630
#define DATA_BANK1_ECC_CORRUPTf 1631
#define DATA_BANK2_ECC_CORRUPTf 1632
#define DATA_BANK3_ECC_CORRUPTf 1633
#define DATA_BASE_WIDTHf 1634
#define DATA_BPC_SELECTf 1635
#define DATA_BUF_LOGICAL_SIZEf 1636
#define DATA_DUAL_N_SGLf 1637
#define DATA_ECC_ENABLEf 1638
#define DATA_EN_COR_ERR_RPTf 1639
#define DATA_EXACT_MATCH_DOUBLEf 1640
#define DATA_EXACT_MATCH_QUADf 1641
#define DATA_EXACT_MATCH_SINGLEf 1642
#define DATA_FIFO_COUNTf 1643
#define DATA_FIFO_MAX_USAGEf 1644
#define DATA_FIFO_OVERFLOWf 1645
#define DATA_FIFO_OVERFLOW_ERRf 1646
#define DATA_FIXED_DATA0f 1647
#define DATA_LENf 1648
#define DATA_MASKf 1649
#define DATA_MATCHEDf 1650
#define DATA_ONLYf 1651
#define DATA_ONLY_0f 1652
#define DATA_ONLY_1f 1653
#define DATA_ONLY_MODEf 1654
#define DATA_PHASESf 1655
#define DATA_QUADf 1656
#define DATA_TYPEf 1657
#define DATA_TYPE_BIT1_BIT0f 1658
#define DATA_TYPE_BIT4_BIT2f 1659
#define DATA_VALIDf 1660
#define DATA_WIDTHf 1661
#define DA_TIMESTAMP_ENf 1662
#define DB0_MODEf 1663
#define DB1_MODEf 1664
#define DB2_MODEf 1665
#define DB3_MODEf 1666
#define DBGRESTARTf 1667
#define DBGRESTARTEDf 1668
#define DBG_RESET_Nf 1669
#define DCO_BYPASSf 1670
#define DCO_BYPASS_ENf 1671
#define DCO_IOFFSET_ENf 1672
#define DD_TIMER_INTf 1673
#define DD_TIMER_INT_MASKf 1674
#define DD_TIMER_INT_SETf 1675
#define DEBUGf 1676
#define DEBUG_FSM_FLISTf 1677
#define DEBUG_FSM_FLIST_SELf 1678
#define DEBUG_VALUEf 1679
#define DECRf 1680
#define DEFAULTROUTEf 1681
#define DEFAULT_MISSf 1682
#define DEFAULT_WAIT_TIMEf 1683
#define DELAY_LINE_DEPTHf 1684
#define DELETE_0_ING_START_HDR_IDf 1685
#define DELETE_0_REL_OFFSETf 1686
#define DELETE_0_REL_OFFSET_VHLEN_IDf 1687
#define DELETE_0_SIZEf 1688
#define DELETE_0_SIZE_VHLEN_ID_0f 1689
#define DELETE_0_SIZE_VHLEN_ID_1f 1690
#define DELETE_0_VALIDf 1691
#define DELETE_1_ING_START_HDR_IDf 1692
#define DELETE_1_REL_OFFSETf 1693
#define DELETE_1_REL_OFFSET_VHLEN_IDf 1694
#define DELETE_1_SIZEf 1695
#define DELETE_1_SIZE_VHLEN_ID_0f 1696
#define DELETE_1_SIZE_VHLEN_ID_1f 1697
#define DELETE_1_VALIDf 1698
#define DELETE_COMMANDf 1699
#define DELTAf 1700
#define DEL_EXCESS_ENTRIESf 1701
#define DEL_OUT_OF_BOUNDf 1702
#define DEL_SIZE_OUT_OF_BOUNDf 1703
#define DEQUEUE_CHECKf 1704
#define DEQUEUE_MODEf 1705
#define DEQ_PTR_MISSING_MXM_MAP_INFOf 1706
#define DEQ_PTR_MISSING_MXM_MAP_INFO_MASKf 1707
#define DEQ_PTR_OUT_OF_RANGEf 1708
#define DEQ_PTR_OUT_OF_RANGE_MASKf 1709
#define DESCRD_ADDR_DECODE_ERRf 1710
#define DESCRD_ERRORf 1711
#define DESCRIPTOR_ENDIANESSf 1712
#define DESC_BUF_ADDRf 1713
#define DESC_BUF_EOPf 1714
#define DESC_BUF_FIRST_PASSf 1715
#define DESC_BUF_VALIDf 1716
#define DESC_CTRL_INTRf 1717
#define DESC_DONEf 1718
#define DESC_DONE_INTRf 1719
#define DESC_DONE_INTR_MODEf 1720
#define DESC_ENDIANESSf 1721
#define DESC_PENDING_RESP_Q_SIZEf 1722
#define DESC_PENDING_RESP_Q_SIZE_NUM_ENTRIESf 1723
#define DESC_PENDING_SER_Q_SIZEf 1724
#define DESC_PENDING_SER_Q_SIZE_NUM_ENTRIESf 1725
#define DESC_PENDING_WRITE_Q_NUM_ENTRIESf 1726
#define DESC_PENDING_WRITE_Q_SIZEf 1727
#define DESC_PREFETCH_ENABLEf 1728
#define DESC_REMAINf 1729
#define DESC_STAT_WR_DISABLEf 1730
#define DESKEW_FORWARDING_THRESHOLD_1XNf 1731
#define DESKEW_FORWARDING_THRESHOLD_2XNf 1732
#define DESKEW_WINDOW_WITHOUT_RS_FECf 1733
#define DESKEW_WINDOW_WITH_RS_FECf 1734
#define DESTf 1735
#define DESTINATIONf 1736
#define DESTINATION_PORTf 1737
#define DESTINATION_QUEUEf 1738
#define DESTINATION_TYPEf 1739
#define DEST_PORTf 1740
#define DEST_PORT_NOf 1741
#define DEST_PORT_NO_1f 1742
#define DEST_PORT_NO_2f 1743
#define DEST_PORT_NUMf 1744
#define DEST_QUEUEf 1745
#define DEVICE_OPQ_CMD0f 1746
#define DEVICE_OPQ_CMD1f 1747
#define DEVICE_OPQ_CMD2f 1748
#define DEVICE_OPQ_CMD3f 1749
#define DEVICE_OPQ_CMD4f 1750
#define DEVICE_OPQ_OBJ0f 1751
#define DEVICE_OPQ_OBJ1f 1752
#define DEVICE_PORTf 1753
#define DEVICE_SKEWf 1754
#define DEV_IDf 1755
#define DIAG_ONf 1756
#define DIGEST_A0_FUNCTION_SELf 1757
#define DIGEST_A1_FUNCTION_SELf 1758
#define DIGEST_B0_FUNCTION_SELf 1759
#define DIGEST_B1_FUNCTION_SELf 1760
#define DIGEST_C0_FUNCTION_SELf 1761
#define DIGEST_C1_FUNCTION_SELf 1762
#define DIGEST_PRE_PROCESSING_Af 1763
#define DIGEST_PRE_PROCESSING_Bf 1764
#define DIGEST_PRE_PROCESSING_Cf 1765
#define DIIf 1766
#define DIRECTIONf 1767
#define DIRECT_ROUTEf 1768
#define DISf 1769
#define DISABLEFLUSHGENf 1770
#define DISABLE_ABORT_ON_ERRORf 1771
#define DISABLE_BITMAP_MASKf 1772
#define DISABLE_BKP_EBGRP_FCf 1773
#define DISABLE_BKP_MMU_Q_FCf 1774
#define DISABLE_BKP_PORT_FCf 1775
#define DISABLE_CMD_0f 1776
#define DISABLE_CMD_1f 1777
#define DISABLE_CMD_2f 1778
#define DISABLE_CMD_3f 1779
#define DISABLE_CMIC_COSMASKf 1780
#define DISABLE_CMIC_RESET_UPON_IPROC_PIO_RESETf 1781
#define DISABLE_CRC_REGENf 1782
#define DISABLE_CTRL_INFO_0f 1783
#define DISABLE_CTRL_INFO_1f 1784
#define DISABLE_CTRL_INFO_2f 1785
#define DISABLE_DWORD_ALIGNED_WR_BEf 1786
#define DISABLE_ECCf 1787
#define DISABLE_ECC_LOGICf 1788
#define DISABLE_ECC_LOGIC_HOSTRD_MEMf 1789
#define DISABLE_ECC_LOGIC_HOST_MEMf 1790
#define DISABLE_ECC_LOGIC_IN_CMD_MEMf 1791
#define DISABLE_ECC_LOGIC_IN_DATA_MEMf 1792
#define DISABLE_ECC_LOGIC_IN_LLIST_MEMf 1793
#define DISABLE_ECC_LOGIC_IN_RESP_MEMf 1794
#define DISABLE_ECC_REPLY_MEMf 1795
#define DISABLE_ECC_REQ_MEMf 1796
#define DISABLE_EXP_MARKINGf 1797
#define DISABLE_EXTRA_ENDIAN_SWAP_EP2CPU_HDR_TOCPUE_PKTf 1798
#define DISABLE_EXTRA_ENDIAN_SWAP_FCPUMH_MOD_HDRf 1799
#define DISABLE_EXTRA_POSTDIVISIONf 1800
#define DISABLE_L2_BMP_PRUNINGf 1801
#define DISABLE_L3_BMP_PRUNINGf 1802
#define DISABLE_LPf 1803
#define DISABLE_MAX_SPACINGf 1804
#define DISABLE_MEMBERSHIP_CHECKf 1805
#define DISABLE_MEMBERSHIP_STATE_CHECKf 1806
#define DISABLE_MSEC_CTRf 1807
#define DISABLE_OBJ_0f 1808
#define DISABLE_OBJ_1f 1809
#define DISABLE_OBJ_2f 1810
#define DISABLE_OBJ_3f 1811
#define DISABLE_QUEUINGf 1812
#define DISABLE_Q_FCf 1813
#define DISABLE_RCHK_DUP_SA_CACHE_LOGICf 1814
#define DISABLE_REMOVE_DUPLICATEf 1815
#define DISABLE_SBUS_ERR_BASED_ABORTf 1816
#define DISABLE_SBUS_ERR_BASED_ABORT_IN_RSCHANf 1817
#define DISABLE_TIMESTAMPINGf 1818
#define DISABLE_USEC_CTRf 1819
#define DISABLE_WDT_RESETf 1820
#define DISABLE_XOR_WRITEf 1821
#define DISCARDf 1822
#define DISCARD_LIMITf 1823
#define DIS_PPf 1824
#define DIVIDERf 1825
#define DIVISORf 1826
#define DLB_DROPSf 1827
#define DLB_HGT_256NS_REFRESH_ENABLEf 1828
#define DLB_IDf 1829
#define DLB_ID_OFFSETf 1830
#define DLB_ID_VALIDf 1831
#define DLB_INTERFACE_ENABLEf 1832
#define DLB_REFRESH_DISABLEf 1833
#define DLB_SHUFFLE_INDEX_SELf 1834
#define DLB_SHUFFLE_TBL_SELf 1835
#define DMA_ACTIVEf 1836
#define DMA_CH0_DONEf 1837
#define DMA_CH1_DONEf 1838
#define DMA_CMD_MEM_ENABLEf 1839
#define DMA_ENf 1840
#define DMA_MEM_TMf 1841
#define DMA_RESULT_ERROR_MEM_FINAL_POINTERf 1842
#define DMA_RESULT_ERROR_MEM_FULLf 1843
#define DMA_WR_TO_NULLSPACEf 1844
#define DOIf 1845
#define DONEf 1846
#define DONE_CNTf 1847
#define DOP_DATAf 1848
#define DOP_IDf 1849
#define DOUBLE_BITS_ERR_DETECTEDf 1850
#define DOUBLE_BITS_ERR_DETECTED_IN_REPLY_MEMf 1851
#define DOUBLE_BITS_ERR_DETECTED_IN_REQ_MEMf 1852
#define DOUBLE_BIT_ECCERRf 1853
#define DOUBLE_BIT_ERRf 1854
#define DOUBLE_BIT_ERR_BNK_0f 1855
#define DOUBLE_BIT_ERR_BNK_1f 1856
#define DOUBLE_BIT_ERR_DETECTEDf 1857
#define DOUBLE_BIT_ERR_DETECTED_HOST_MEMf 1858
#define DOUBLE_BIT_ERR_DETECTED_IN_HOSTRD_MEMf 1859
#define DOUBLE_BIT_ERR_IN_CMD_MEMf 1860
#define DOUBLE_BIT_ERR_IN_DATA_MEMf 1861
#define DOUBLE_BIT_ERR_IN_LLIST_MEMf 1862
#define DOUBLE_BIT_ERR_IN_RESP_MEMf 1863
#define DOWNSHIFTDCOf 1864
#define DO_NOT_CUT_THROUGHf 1865
#define DO_NOT_MODIFYf 1866
#define DP_RBT_CTRLf 1867
#define DP_WBT_CTRLf 1868
#define DRIVE_HT_LPM_HIT_INDEX_ENTRY_TYPEf 1869
#define DROPf 1870
#define DROP_BUSf 1871
#define DROP_CODEf 1872
#define DROP_CODE_PRIORITYf 1873
#define DROP_COUNTf 1874
#define DROP_COUNT_SELECTf 1875
#define DROP_INVALID_1588_PKTf 1876
#define DROP_IPV4_CHKCUM_FAIL_AND_MPLS_BOS_MISSf 1877
#define DROP_MASKf 1878
#define DROP_OR_FORWARD_BAD_SVTAG_PKTSf 1879
#define DROP_OR_ZERO_OUT_SA_INVALID_PKTSf 1880
#define DROP_RX_PKT_ON_CHAIN_ENDf 1881
#define DROP_STATE_GREENf 1882
#define DROP_STATE_REDf 1883
#define DROP_STATE_YELLOWf 1884
#define DROP_THD_MISCf 1885
#define DROP_THD_NONTCPf 1886
#define DROP_THD_TCPf 1887
#define DROP_TX_DATA_ON_LINK_INTERRUPTf 1888
#define DROP_TX_DATA_ON_LOCAL_FAULTf 1889
#define DROP_TX_DATA_ON_REMOTE_FAULTf 1890
#define DSTPORTf 1891
#define DSTTYPEf 1892
#define DST_DISCARDf 1893
#define DST_ENDIANESSf 1894
#define DST_PIPE_NUMf 1895
#define DST_PIPE_NUM_MATCH_ENf 1896
#define DST_PORTf 1897
#define DST_PORT_EMPTYf 1898
#define DST_PORT_NUMf 1899
#define DST_PORT_NUM_0f 1900
#define DST_PORT_NUM_1f 1901
#define DST_PORT_NUM_2f 1902
#define DST_PORT_NUM_3f 1903
#define DST_PORT_NUM_MATCH_ENf 1904
#define DST_PORT_SPEEDf 1905
#define DS_FIFO_ECC_ERRf 1906
#define DS_QUEUE0f 1907
#define DS_QUEUE1f 1908
#define DS_QUEUE10f 1909
#define DS_QUEUE11f 1910
#define DS_QUEUE12f 1911
#define DS_QUEUE13f 1912
#define DS_QUEUE14f 1913
#define DS_QUEUE15f 1914
#define DS_QUEUE16f 1915
#define DS_QUEUE17f 1916
#define DS_QUEUE18f 1917
#define DS_QUEUE19f 1918
#define DS_QUEUE2f 1919
#define DS_QUEUE20f 1920
#define DS_QUEUE21f 1921
#define DS_QUEUE22f 1922
#define DS_QUEUE23f 1923
#define DS_QUEUE24f 1924
#define DS_QUEUE25f 1925
#define DS_QUEUE26f 1926
#define DS_QUEUE27f 1927
#define DS_QUEUE28f 1928
#define DS_QUEUE29f 1929
#define DS_QUEUE3f 1930
#define DS_QUEUE30f 1931
#define DS_QUEUE31f 1932
#define DS_QUEUE32f 1933
#define DS_QUEUE33f 1934
#define DS_QUEUE34f 1935
#define DS_QUEUE35f 1936
#define DS_QUEUE36f 1937
#define DS_QUEUE37f 1938
#define DS_QUEUE38f 1939
#define DS_QUEUE39f 1940
#define DS_QUEUE4f 1941
#define DS_QUEUE40f 1942
#define DS_QUEUE41f 1943
#define DS_QUEUE42f 1944
#define DS_QUEUE43f 1945
#define DS_QUEUE44f 1946
#define DS_QUEUE45f 1947
#define DS_QUEUE46f 1948
#define DS_QUEUE47f 1949
#define DS_QUEUE5f 1950
#define DS_QUEUE6f 1951
#define DS_QUEUE7f 1952
#define DS_QUEUE8f 1953
#define DS_QUEUE9f 1954
#define DS_SP0f 1955
#define DS_SP1f 1956
#define DS_SP2f 1957
#define DS_SP3f 1958
#define DTLf 1959
#define DUAL_PORT_MAX_CREDITf 1960
#define DUMMYPKTSf 1961
#define DUMMY_CYCLESf 1962
#define DUPLICATEREJECTENABLEf 1963
#define DUPLICATE_2_PIPE_SELECTf 1964
#define DUPLICATE_2_WR_BMAPf 1965
#define DUPLICATE_4_PIPE_SELECTf 1966
#define DUPLICATE_4_WR_BMAPf 1967
#define DYNAMIC_MODEf 1968
#define DYNAMIC_WEIGHT_ENABLEf 1969
#define D_ADDRf 1970
#define D_EOPf 1971
#define D_VALIDf 1972
#define E2ECC_DATA_HDR_0f 1973
#define E2ECC_DATA_HDR_0_HIf 1974
#define E2ECC_DATA_HDR_0_LOf 1975
#define E2ECC_DATA_HDR_1f 1976
#define E2ECC_DATA_HDR_1_HIf 1977
#define E2ECC_DATA_HDR_1_LOf 1978
#define E2ECC_DUAL_MODID_ENf 1979
#define E2ECC_LEGACY_IMP_ENf 1980
#define E2ECC_MODULE_HDR_0f 1981
#define E2ECC_MODULE_HDR_0_HIf 1982
#define E2ECC_MODULE_HDR_0_LOf 1983
#define E2ECC_MODULE_HDR_1f 1984
#define E2ECC_MODULE_HDR_1_HIf 1985
#define E2ECC_MODULE_HDR_1_LOf 1986
#define E2EFC_DATA_HDR_0f 1987
#define E2EFC_DATA_HDR_0_HIf 1988
#define E2EFC_DATA_HDR_0_LOf 1989
#define E2EFC_DATA_HDR_1f 1990
#define E2EFC_DATA_HDR_1_HIf 1991
#define E2EFC_DATA_HDR_1_LOf 1992
#define E2EFC_DUAL_MODID_ENf 1993
#define E2EFC_MODULE_HDR_0f 1994
#define E2EFC_MODULE_HDR_0_HIf 1995
#define E2EFC_MODULE_HDR_0_LOf 1996
#define E2EFC_MODULE_HDR_1f 1997
#define E2EFC_MODULE_HDR_1_HIf 1998
#define E2EFC_MODULE_HDR_1_LOf 1999
#define E2E_ENABLEf 2000
#define EADDRf 2001
#define EB0_CREDITf 2002
#define EB0_NAKf 2003
#define EB0_S_ERRf 2004
#define EB1_CREDITf 2005
#define EB1_NAKf 2006
#define EB1_S_ERRf 2007
#define EB2_CREDITf 2008
#define EB2_NAKf 2009
#define EB2_S_ERRf 2010
#define EB3_CREDITf 2011
#define EB3_NAKf 2012
#define EB3_S_ERRf 2013
#define EB4_CREDITf 2014
#define EB5_CREDITf 2015
#define EB6_CREDITf 2016
#define EB7_CREDITf 2017
#define EBCFG0_INT_ENf 2018
#define EBCFG0_INT_SETf 2019
#define EBCFG0_INT_STATf 2020
#define EBCFG1_INT_ENf 2021
#define EBCFG1_INT_SETf 2022
#define EBCFG1_INT_STATf 2023
#define EBCFG2_INT_ENf 2024
#define EBCFG2_INT_SETf 2025
#define EBCFG2_INT_STATf 2026
#define EBCFG3_INT_ENf 2027
#define EBCFG3_INT_SETf 2028
#define EBCFG3_INT_STATf 2029
#define EBCFG4_INT_ENf 2030
#define EBCFG4_INT_SETf 2031
#define EBCFG4_INT_STATf 2032
#define EBCFG5_INT_ENf 2033
#define EBCFG5_INT_SETf 2034
#define EBCFG5_INT_STATf 2035
#define EBCFG6_INT_ENf 2036
#define EBCFG6_INT_SETf 2037
#define EBCFG6_INT_STATf 2038
#define EBCFG7_INT_ENf 2039
#define EBCFG7_INT_SETf 2040
#define EBCFG7_INT_STATf 2041
#define EBCFP_INT_ENf 2042
#define EBCFP_INT_SETf 2043
#define EBCFP_INT_STATf 2044
#define EBCR_INT_ENf 2045
#define EBCR_INT_SETf 2046
#define EBCR_INT_STATf 2047
#define EBCTM_INT_ENf 2048
#define EBCTM_INT_SETf 2049
#define EBCTM_INT_STATf 2050
#define EBGRPf 2051
#define EBPCC_INT_ENf 2052
#define EBPCC_INT_SETf 2053
#define EBPCC_INT_STATf 2054
#define EBPTS_INT_ENf 2055
#define EBPTS_INT_SETf 2056
#define EBPTS_INT_STATf 2057
#define EBP_OVF_INT_ENf 2058
#define EBP_OVF_INT_SETf 2059
#define EBP_OVF_INT_STATf 2060
#define EBQ0_PKT_CNTR_STATUSf 2061
#define EBQ1_PKT_CNTR_STATUSf 2062
#define EBQ2_PKT_CNTR_STATUSf 2063
#define EBQ3_PKT_CNTR_STATUSf 2064
#define EBQ4_PKT_CNTR_STATUSf 2065
#define EBQ5_PKT_CNTR_STATUSf 2066
#define EBQ6_PKT_CNTR_STATUSf 2067
#define EBQ7_PKT_CNTR_STATUSf 2068
#define EBQ8_PKT_CNTR_STATUSf 2069
#define EBQS_INT_ENf 2070
#define EBQS_INT_SETf 2071
#define EBQS_INT_STATf 2072
#define EBQUEUE_NUMf 2073
#define EBQUEUE_PFC_STORAGEf 2074
#define EBQ_BACKUP_THRESHOLDf 2075
#define EBQ_FIFOf 2076
#define EBQ_MAX_CELLf 2077
#define EBQ_OVF_INT_ENf 2078
#define EBQ_OVF_INT_SETf 2079
#define EBQ_OVF_INT_STATf 2080
#define EBREORDER_LIMITf 2081
#define EBSTf 2082
#define EBST_ENABLEf 2083
#define EBST_FIFO_FULLf 2084
#define EBST_PORT_ENABLEf 2085
#define EBST_PTR_RESETf 2086
#define EBST_QUEUE_ENABLE_0f 2087
#define EBST_QUEUE_ENABLE_1f 2088
#define EBST_QUEUE_ENABLE_10f 2089
#define EBST_QUEUE_ENABLE_11f 2090
#define EBST_QUEUE_ENABLE_2f 2091
#define EBST_QUEUE_ENABLE_3f 2092
#define EBST_QUEUE_ENABLE_4f 2093
#define EBST_QUEUE_ENABLE_5f 2094
#define EBST_QUEUE_ENABLE_6f 2095
#define EBST_QUEUE_ENABLE_7f 2096
#define EBST_QUEUE_ENABLE_8f 2097
#define EBST_QUEUE_ENABLE_9f 2098
#define EBST_SCAN_ROUNDf 2099
#define EBST_USE_Qf 2100
#define EBTOQ_CBFP_FIFO_OVERFLOW_INTR_ENf 2101
#define EBTOQ_CBFP_FIFO_OVERFLOW_INTR_OVRf 2102
#define EBTOQ_CBFP_FIFO_OVERFLOW_INTR_STATf 2103
#define EBTOQ_CBFP_MEM_OVERFLOW_INTR_ENf 2104
#define EBTOQ_CBFP_MEM_OVERFLOW_INTR_OVRf 2105
#define EBTOQ_CBFP_MEM_OVERFLOW_INTR_STATf 2106
#define EBTOQ_CFP_PREFETCH_DONEf 2107
#define EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_INTR_ENf 2108
#define EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_INTR_OVRf 2109
#define EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_INTR_STATf 2110
#define EBTOQ_INT_ENf 2111
#define EBTOQ_INT_SETf 2112
#define EBTOQ_INT_STATf 2113
#define EB_GROUPS_BKPf 2114
#define EB_MISCONFIGUREDf 2115
#define EB_QUEUE_NUMf 2116
#define EB_TXf 2117
#define ECCf 2118
#define ECC0f 2119
#define ECC1f 2120
#define ECC2f 2121
#define ECC3f 2122
#define ECC4f 2123
#define ECCPf 2124
#define ECCP0f 2125
#define ECCP1f 2126
#define ECCP_ENf 2127
#define ECCP_OUT0f 2128
#define ECC_0f 2129
#define ECC_1f 2130
#define ECC_2BIT_CHECK_FAILf 2131
#define ECC_CORRUPTf 2132
#define ECC_CORRUPT_FT_LEARN_FIFOf 2133
#define ECC_CORRUPT_FT_NOTIFY_FIFOf 2134
#define ECC_CORRUPT_FT_PT_HWY_FIFOf 2135
#define ECC_DATAf 2136
#define ECC_DATA0f 2137
#define ECC_DATA1f 2138
#define ECC_DATA2f 2139
#define ECC_DATA3f 2140
#define ECC_DATA4f 2141
#define ECC_ENf 2142
#define ECC_EN_FT_GROUP_TABLE_CNTf 2143
#define ECC_EN_FT_GROUP_TABLE_CONFIGf 2144
#define ECC_EN_FT_LEARN_FIFOf 2145
#define ECC_EN_FT_NOTIFY_FIFOf 2146
#define ECC_EN_FT_PT_HWY_FIFOf 2147
#define ECC_EN_LPf 2148
#define ECC_EN_ROBUST_HASHf 2149
#define ECC_ERRf 2150
#define ECC_ERR_ADDRESSf 2151
#define ECC_ERR_ADDRESS_OF_REPLY_MEMf 2152
#define ECC_ERR_ADDRESS_OF_REQ_MEMf 2153
#define ECC_ERR_ADDR_OF_CMD_MEMf 2154
#define ECC_ERR_ADDR_OF_RESP_MEMf 2155
#define ECC_ERR_BNK_0f 2156
#define ECC_ERR_BNK_1f 2157
#define ECC_PARITYf 2158
#define ECMPf 2159
#define ECMP_MEMBER_ASSIGNMENTf 2160
#define ECMP_MEMBER_IS_ALTERNATEf 2161
#define ECMP_PTRf 2162
#define ECN_MARKINGf 2163
#define ECN_MARKING_ENf 2164
#define ECTR_EN_LVT11f 2165
#define ECTR_EN_LVT8f 2166
#define ECTR_EN_SVT11f 2167
#define ECTR_EN_SVT8f 2168
#define ECTR_EN_ULVT11f 2169
#define ECTR_EN_ULVT8f 2170
#define EDBGRQf 2171
#define EDB_CREDIT_THDf 2172
#define EDB_CREDIT_THRESHOLD_100Gf 2173
#define EDB_CREDIT_THRESHOLD_200Gf 2174
#define EDB_CREDIT_THRESHOLD_400Gf 2175
#define EDB_CREDIT_THRESHOLD_50Gf 2176
#define EDB_PFC_OPT_ENf 2177
#define EDIT_ID_DEL_TABLE_COR_ERR_RPT_0_ENf 2178
#define EDIT_ID_DEL_TABLE_COR_ERR_RPT_1_ENf 2179
#define EDIT_ID_DEL_TABLE_COR_ERR_RPT_2_ENf 2180
#define EDIT_ID_DEL_TABLE_COR_ERR_RPT_3_ENf 2181
#define EDIT_ID_DEL_TABLE_COR_ERR_RPT_4_ENf 2182
#define EDIT_ID_DEL_TABLE_COR_ERR_RPT_EN_SETf 2183
#define EDIT_ID_DEL_TABLE_ECC_0_ENf 2184
#define EDIT_ID_DEL_TABLE_ECC_1_ENf 2185
#define EDIT_ID_DEL_TABLE_ECC_2_ENf 2186
#define EDIT_ID_DEL_TABLE_ECC_3_ENf 2187
#define EDIT_ID_DEL_TABLE_ECC_4_ENf 2188
#define EDIT_ID_DEL_TABLE_ECC_EN_SETf 2189
#define EDIT_ID_INS_1_TABLE_COR_ERR_RPT_0_ENf 2190
#define EDIT_ID_INS_1_TABLE_COR_ERR_RPT_1_ENf 2191
#define EDIT_ID_INS_1_TABLE_COR_ERR_RPT_2_ENf 2192
#define EDIT_ID_INS_1_TABLE_COR_ERR_RPT_3_ENf 2193
#define EDIT_ID_INS_1_TABLE_COR_ERR_RPT_4_ENf 2194
#define EDIT_ID_INS_1_TABLE_COR_ERR_RPT_EN_SETf 2195
#define EDIT_ID_INS_1_TABLE_ECC_0_ENf 2196
#define EDIT_ID_INS_1_TABLE_ECC_1_ENf 2197
#define EDIT_ID_INS_1_TABLE_ECC_2_ENf 2198
#define EDIT_ID_INS_1_TABLE_ECC_3_ENf 2199
#define EDIT_ID_INS_1_TABLE_ECC_4_ENf 2200
#define EDIT_ID_INS_1_TABLE_ECC_EN_SETf 2201
#define EDIT_ID_INS_2_TABLE_COR_ERR_RPT_0_ENf 2202
#define EDIT_ID_INS_2_TABLE_COR_ERR_RPT_1_ENf 2203
#define EDIT_ID_INS_2_TABLE_COR_ERR_RPT_2_ENf 2204
#define EDIT_ID_INS_2_TABLE_COR_ERR_RPT_3_ENf 2205
#define EDIT_ID_INS_2_TABLE_COR_ERR_RPT_4_ENf 2206
#define EDIT_ID_INS_2_TABLE_COR_ERR_RPT_EN_SETf 2207
#define EDIT_ID_INS_2_TABLE_ECC_0_ENf 2208
#define EDIT_ID_INS_2_TABLE_ECC_1_ENf 2209
#define EDIT_ID_INS_2_TABLE_ECC_2_ENf 2210
#define EDIT_ID_INS_2_TABLE_ECC_3_ENf 2211
#define EDIT_ID_INS_2_TABLE_ECC_4_ENf 2212
#define EDIT_ID_INS_2_TABLE_ECC_EN_SETf 2213
#define EDIT_ID_RW_TABLE_COR_ERR_RPT_0_ENf 2214
#define EDIT_ID_RW_TABLE_COR_ERR_RPT_1_ENf 2215
#define EDIT_ID_RW_TABLE_COR_ERR_RPT_2_ENf 2216
#define EDIT_ID_RW_TABLE_COR_ERR_RPT_3_ENf 2217
#define EDIT_ID_RW_TABLE_COR_ERR_RPT_4_ENf 2218
#define EDIT_ID_RW_TABLE_COR_ERR_RPT_EN_SETf 2219
#define EDIT_ID_RW_TABLE_ECC_0_ENf 2220
#define EDIT_ID_RW_TABLE_ECC_1_ENf 2221
#define EDIT_ID_RW_TABLE_ECC_2_ENf 2222
#define EDIT_ID_RW_TABLE_ECC_3_ENf 2223
#define EDIT_ID_RW_TABLE_ECC_4_ENf 2224
#define EDIT_ID_RW_TABLE_ECC_EN_SETf 2225
#define EEE_DELAY_ENTRY_TIMERf 2226
#define EEE_ENf 2227
#define EEE_REF_COUNTf 2228
#define EEE_WAKE_TIMERf 2229
#define EFFECTIVE_EXP_QOS_PROFILEf 2230
#define EFFECTIVE_EXP_REMARK_PROFILEf 2231
#define EGRESS_HEADER_SUM_ENf 2232
#define EGR_1588_TIMESTAMPING_CMIC_48_ENf 2233
#define EGR_1588_TIMESTAMPING_MODEf 2234
#define EGR_COMPOSITES_COR_ERR_RPT_0_ENf 2235
#define EGR_COMPOSITES_COR_ERR_RPT_EN_SETf 2236
#define EGR_COMPOSITES_ECC_0_ENf 2237
#define EGR_COMPOSITES_ECC_CORRUPT_0_ENABLEf 2238
#define EGR_COMPOSITES_ECC_CORRUPT_SETf 2239
#define EGR_COMPOSITES_ECC_EN_SETf 2240
#define EGR_COMPOSITES_TMf 2241
#define EGR_DEVICE_PORT_CTRLf 2242
#define EGR_DROP_RECIRC_CODEf 2243
#define EGR_DROP_RECIRC_ENf 2244
#define EGR_DROP_RECIRC_PROFILE_IDX_MASKf 2245
#define EGR_FORWARDING_TYPEf 2246
#define EGR_FWD_TYPE_TABLE_INDEX_UPDATE_PROFILE_INDEXf 2247
#define EGR_HEADER_SUM_0_ADJUST_VALUEf 2248
#define EGR_HEADER_SUM_0_ADJUST_VALUE_VHLEN_IDf 2249
#define EGR_HEADER_SUM_0_CHECKSUM_VALIDf 2250
#define EGR_HEADER_SUM_0_MASK_SELECT_PTRf 2251
#define EGR_HEADER_SUM_0_RANGEf 2252
#define EGR_HEADER_SUM_0_RANGE_VHLEN_IDf 2253
#define EGR_HEADER_SUM_0_REL_OFFSETf 2254
#define EGR_HEADER_SUM_0_RSVDf 2255
#define EGR_HEADER_SUM_0_START_HDR_IDf 2256
#define EGR_HEADER_SUM_COMMANDf 2257
#define EGR_HIGHEST_DROP_CODE_THRESHOLDf 2258
#define EGR_OBJECT_TABLE_SELECT_0f 2259
#define EGR_OBJECT_TABLE_SELECT_0_VALIDf 2260
#define EGR_OBJECT_TABLE_SELECT_1f 2261
#define EGR_OBJECT_TABLE_SELECT_1_VALIDf 2262
#define EGR_PRIMARY_OBJECT_INDEX_OVERRIDE_CTRL_0f 2263
#define EGR_PRIMARY_OBJECT_INDEX_OVERRIDE_CTRL_1f 2264
#define EGR_PRIMARY_OBJECT_INDEX_OVERRIDE_CTRL_2f 2265
#define EGR_PRIMARY_OBJECT_INDEX_OVERRIDE_CTRL_3f 2266
#define EGR_PRIMARY_OBJECT_INDEX_OVERRIDE_CTRL_4f 2267
#define EGR_TABLE_INDEX_OVERRIDE_PROFILE_INDEXf 2268
#define EGR_TRACE_BITMAP_MASKf 2269
#define EGR_TRACE_RECIRC_CODEf 2270
#define EGR_TRACE_RECIRC_ENf 2271
#define EGR_TRACE_RECIRC_PROFILE_IDX_MASKf 2272
#define EGR_ZONE_0_INGRESS_ZONE_SRCf 2273
#define EGR_ZONE_1_INGRESS_ZONE_SRCf 2274
#define EGR_ZONE_2_INGRESS_ZONE_SRCf 2275
#define EGR_ZONE_3_INGRESS_ZONE_SRCf 2276
#define EGR_ZONE_4_INGRESS_ZONE_SRCf 2277
#define EG_CW_FIFO_ECC_ENf 2278
#define EG_IN_FIFO_ECC_ENf 2279
#define EG_OP_FIFO_ECC_ENf 2280
#define EG_SA_TBL_ECC_ENf 2281
#define EG_SC_TBL_ECC_ENf 2282
#define EG_SPf 2283
#define EG_SP_STf 2284
#define EG_TAG_FIFO_ECC_ENf 2285
#define EINITBUF_COR_ERR_RPT_0_ENf 2286
#define EINITBUF_COR_ERR_RPT_EN_SETf 2287
#define EINITBUF_ECC_0_ENf 2288
#define EINITBUF_ECC_CORRUPT_0_ENABLEf 2289
#define EINITBUF_ECC_CORRUPT_SETf 2290
#define EINITBUF_ECC_EN_SETf 2291
#define ELEPHANT_EVENT_FLOW_TUPLEf 2292
#define ELEPHANT_EVENT_HASH_INDEXf 2293
#define ELIf 2294
#define EMERGENCY_TIMEOUT_THRESHOLDf 2295
#define EMIRRORf 2296
#define EMIRROR_BMPf 2297
#define EMPTYf 2298
#define ENf 2299
#define ENABLEf 2300
#define ENABLE_0f 2301
#define ENABLE_1f 2302
#define ENABLE_2f 2303
#define ENABLE_3f 2304
#define ENABLE_4f 2305
#define ENABLE_5f 2306
#define ENABLE_6f 2307
#define ENABLE_7f 2308
#define ENABLE_ALL_CH_ABORTf 2309
#define ENABLE_ARB_PKT_BOUNDARYf 2310
#define ENABLE_BUBBLE_MOP_100Gf 2311
#define ENABLE_BUBBLE_MOP_200Gf 2312
#define ENABLE_BUBBLE_MOP_400Gf 2313
#define ENABLE_BUBBLE_MOP_50Gf 2314
#define ENABLE_CMIC_REQUESTf 2315
#define ENABLE_COMMON_CONTROLf 2316
#define ENABLE_CONTINUOUS_DMAf 2317
#define ENABLE_CREDIT_COLLECTIONf 2318
#define ENABLE_FLEX_COUNTER_SAMPLE_COUNTf 2319
#define ENABLE_FLEX_COUNTER_SAMPLE_POOLf 2320
#define ENABLE_FROMCPU_PACKETf 2321
#define ENABLE_HIGHf 2322
#define ENABLE_IPSEC_ESP_TRAIL_PAD_CHKf 2323
#define ENABLE_LOWf 2324
#define ENABLE_MEASURE_AVERAGE_CALCULATIONf 2325
#define ENABLE_MEMDMA_REQUESTf 2326
#define ENABLE_OPTIMAL_CANDIDATE_UPDATEf 2327
#define ENABLE_OVERALL_SUMMARY_WRITE_TO_HOSTf 2328
#define ENABLE_PARSER_STRICT_IPVER_CHKf 2329
#define ENABLE_PIO_WRITE_NON_POSTEDf 2330
#define ENABLE_PORT_QUALITY_UPDATEf 2331
#define ENABLE_RCPU_FOR_ATEf 2332
#define ENABLE_RESP_MEM_ECCERR_BASED_ABORTf 2333
#define ENABLE_SBUSDMA_CH0_FLOW_CONTROLf 2334
#define ENABLE_SBUSDMA_CH1_FLOW_CONTROLf 2335
#define ENABLE_SBUSDMA_CH2_FLOW_CONTROLf 2336
#define ENABLE_SBUSDMA_CH3_FLOW_CONTROLf 2337
#define ENABLE_SBUSDMA_CH4_FLOW_CONTROLf 2338
#define ENABLE_SBUSDMA_CH5_FLOW_CONTROLf 2339
#define ENABLE_SBUSDMA_CH6_FLOW_CONTROLf 2340
#define ENABLE_SBUSDMA_CH7_FLOW_CONTROLf 2341
#define ENABLE_SBUSDMA_REQUESTf 2342
#define ENABLE_SCHAN_REQUESTf 2343
#define ENABLE_SETf 2344
#define ENABLE_SP_LATENCY_OPTIMIZATIONf 2345
#define ENABLE_THDO_INFOf 2346
#define ENABLE_THROUGHPUT_LOSS_DETECTIONf 2347
#define ENABLE_TOCPU_PACKETf 2348
#define ENABLE_TS_TO_THDOf 2349
#define ENABLE_WRRf 2350
#define ENCAP_DATA_LSBf 2351
#define ENCAP_DATA_MSBf 2352
#define ENCODED_CELL_SIZEf 2353
#define ENDIANESSf 2354
#define ENDIAN_MODEf 2355
#define ENDQPf 2356
#define END_BITf 2357
#define END_BLOCK_OPf 2358
#define END_CELLf 2359
#define END_CELL_0f 2360
#define END_CELL_1f 2361
#define END_CELL_2f 2362
#define END_CELL_3f 2363
#define END_OF_REPL_LISTf 2364
#define ENG_BASEf 2365
#define ENG_ENf 2366
#define ENG_PORT_ENf 2367
#define ENG_PORT_PROFILE_SELf 2368
#define ENG_PORT_WIDTHf 2369
#define ENTER_TCT_ITM_CELL_THRESHOLDf 2370
#define ENTER_TCT_ITM_PKT_THRESHOLDf 2371
#define ENTER_TCT_MMU_CELL_THRESHOLDf 2372
#define ENTER_TCT_MMU_PKT_THRESHOLDf 2373
#define ENTROPY_LABEL_SHUFFLE_INDEX_SELf 2374
#define ENTROPY_LABEL_SHUFFLE_TBL_SELf 2375
#define ENTRYf 2376
#define ENTRYCOUNTf 2377
#define ENTRY_0f 2378
#define ENTRY_1f 2379
#define ENTRY_10f 2380
#define ENTRY_11f 2381
#define ENTRY_12f 2382
#define ENTRY_13f 2383
#define ENTRY_14f 2384
#define ENTRY_15f 2385
#define ENTRY_16f 2386
#define ENTRY_17f 2387
#define ENTRY_18f 2388
#define ENTRY_19f 2389
#define ENTRY_2f 2390
#define ENTRY_3f 2391
#define ENTRY_4f 2392
#define ENTRY_5f 2393
#define ENTRY_6f 2394
#define ENTRY_7f 2395
#define ENTRY_8f 2396
#define ENTRY_9f 2397
#define ENTRY_COUNTf 2398
#define ENTRY_DONEf 2399
#define ENTRY_IDXf 2400
#define ENTRY_IDX_BNK_0f 2401
#define ENTRY_IDX_BNK_1f 2402
#define ENTRY_TYPEf 2403
#define ENTRY_VALIDf 2404
#define EN_CFAP_COLLISIONf 2405
#define EN_CFAP_FULLf 2406
#define EN_CHIP_RESETf 2407
#define EN_COR_ERR_RPTf 2408
#define EN_COR_ERR_RPT_FT_GROUP_TABLE_CNTf 2409
#define EN_COR_ERR_RPT_FT_GROUP_TABLE_CONFIGf 2410
#define EN_COR_ERR_RPT_FT_LEARN_FIFOf 2411
#define EN_COR_ERR_RPT_FT_NOTIFY_FIFOf 2412
#define EN_COR_ERR_RPT_FT_PT_HWY_FIFOf 2413
#define EN_IPROC_RESETf 2414
#define EN_LINK_INTERRUPTION_STATUSf 2415
#define EN_LOCAL_FAULT_STATUSf 2416
#define EN_NIC_SMB_ADDR0f 2417
#define EN_NIC_SMB_ADDR1f 2418
#define EN_NIC_SMB_ADDR2f 2419
#define EN_NIC_SMB_ADDR3f 2420
#define EN_NIC_SMB_ADDR_0f 2421
#define EN_PAXB_RESETf 2422
#define EN_PORT_BASED_SCf 2423
#define EN_REMOTE_FAULT_STATUSf 2424
#define EN_RX_CDC_DOUBLE_BIT_ERRf 2425
#define EN_RX_CDC_SINGLE_BIT_ERRf 2426
#define EN_RX_MSG_OVERFLOWf 2427
#define EN_RX_PKT_OVERFLOWf 2428
#define EN_SBUS_WR_ON_HASH_TBLf 2429
#define EN_TS_ENTRY_VALIDf 2430
#define EN_TX_CDC_DOUBLE_BIT_ERRf 2431
#define EN_TX_CDC_SINGLE_BIT_ERRf 2432
#define EN_TX_LLFC_MSG_OVERFLOWf 2433
#define EN_TX_PKT_OVERFLOWf 2434
#define EN_TX_PKT_UNDERFLOWf 2435
#define EN_TX_TS_FIFO_OVERFLOWf 2436
#define EOPf 2437
#define EOP_BITMAPf 2438
#define EOP_BMP_NEXTf 2439
#define EOP_CELL_PREFETCH_FIFO_OVERFLOW_IDf 2440
#define EOP_CELL_PREFETCH_FIFO_OVERFLOW_INTR_ENf 2441
#define EOP_CELL_PREFETCH_FIFO_OVERFLOW_INTR_OVRf 2442
#define EOP_CELL_PREFETCH_FIFO_OVERFLOW_INTR_STATf 2443
#define EOP_CELL_PREFETCH_FIFO_UNDERFLOW_IDf 2444
#define EOP_CELL_PREFETCH_FIFO_UNDERFLOW_INTR_ENf 2445
#define EOP_CELL_PREFETCH_FIFO_UNDERFLOW_INTR_OVRf 2446
#define EOP_CELL_PREFETCH_FIFO_UNDERFLOW_INTR_STATf 2447
#define EOP_IDX0f 2448
#define EOP_IDX1f 2449
#define EOP_IDX2f 2450
#define EOP_IDX3f 2451
#define EP0f 2452
#define EP1f 2453
#define EP2f 2454
#define EP3f 2455
#define EPOCH_DURATIONf 2456
#define EPORT_CELL_CREDITSf 2457
#define EPORT_CELL_THRESHOLDf 2458
#define EP_CELL_COUNTf 2459
#define EP_DISCARDf 2460
#define EP_INTERFACE_HEADER_ENDIANESSf 2461
#define EP_INTERFACE_PAYLOAD_ENDIANESSf 2462
#define EP_PERST_Bf 2463
#define EP_TO_CPU_ALIGNMENT_BYTESf 2464
#define EP_TO_CPU_HEADER_SIZEf 2465
#define ERRBITf 2466
#define ERRORf 2467
#define ERR_CODEf 2468
#define ERR_FIFOf 2469
#define ERR_MULTf 2470
#define ERR_STATUSf 2471
#define ERR_TYPEf 2472
#define ERR_TYPE_ACK_DATA_BEAT_GTMAXf 2473
#define ERR_TYPE_ACK_OPCODE_MISMATCHf 2474
#define ERR_TYPE_AXI_RESP_ERRf 2475
#define ERR_TYPE_AXI_SLAVE_ABORTf 2476
#define ERR_TYPE_CMD_DLEN_IS_INVALIDf 2477
#define ERR_TYPE_CMD_MEM_ECC_ERRf 2478
#define ERR_TYPE_CMD_MEM_RD_ACCESS_INVALIDf 2479
#define ERR_TYPE_CMD_OPCODE_IS_INVALIDf 2480
#define ERR_TYPE_MESSAGE_ERRf 2481
#define ERR_TYPE_MESSAGE_ERR_CODEf 2482
#define ERR_TYPE_NACKf 2483
#define ERR_TYPE_RESP_MEM_ECC_ERRf 2484
#define ERR_TYPE_SBUS_TIMEOUTf 2485
#define ERR_TYPE_SW_ABORTf 2486
#define ESEC_CW_FIFO_ERRORf 2487
#define ESEC_HASH_TABLE_SER_EVENTf 2488
#define ESEC_ICF_ERRORf 2489
#define ESEC_IDF_ERRORf 2490
#define ESEC_KEY_EXPIRY_FIFO_COUNTf 2491
#define ESEC_MIB_MISCBADCUSTOMHDRf 2492
#define ESEC_MIB_MISCPKTDROPf 2493
#define ESEC_MIB_MISC_DOUBLE_BIT_ERRORf 2494
#define ESEC_MIB_MISC_SINGLE_BIT_ERRORf 2495
#define ESEC_MIB_ROLLOVER_FIFO_COUNTf 2496
#define ESEC_MIB_ROLLOVER_FIFO_NON_EMPTYf 2497
#define ESEC_MIB_ROLLOVER_FIFO_OVERFLOWf 2498
#define ESEC_MIB_SASECYTXSASTATSENCRYPTEDPKTSf 2499
#define ESEC_MIB_SASECYTXSASTATSPROTECTEDPKTSf 2500
#define ESEC_MIB_SA_DOUBLE_BIT_ERRORf 2501
#define ESEC_MIB_SA_SINGLE_BIT_ERRORf 2502
#define ESEC_MIB_SCOUTERRORSf 2503
#define ESEC_MIB_SCSECYSTATSTXTOOLONGPKTSf 2504
#define ESEC_MIB_SCSECYSTATSTXUNTAGGEDPKTSf 2505
#define ESEC_MIB_SCSECYTXSCSTATSOCTETSENCRYPTEDf 2506
#define ESEC_MIB_SCSECYTXSCSTATSOCTETSPROTECTEDf 2507
#define ESEC_MIB_SC_CTRLDUMMYPKTSf 2508
#define ESEC_MIB_SC_CTRLIPLENGTHMISMATCHf 2509
#define ESEC_MIB_SC_CTRLOUTBROADCASTPKTSf 2510
#define ESEC_MIB_SC_CTRLOUTMULTICASTPKTSf 2511
#define ESEC_MIB_SC_CTRLOUTOCTETSf 2512
#define ESEC_MIB_SC_CTRLOUTUCASTPKTSf 2513
#define ESEC_MIB_SC_CTRLSAINVALIDf 2514
#define ESEC_MIB_SC_CTRL_DOUBLE_BIT_ERRORf 2515
#define ESEC_MIB_SC_CTRL_SINGLE_BIT_ERRORf 2516
#define ESEC_MIB_SC_DOUBLE_BIT_ERRORf 2517
#define ESEC_MIB_SC_SINGLE_BIT_ERRORf 2518
#define ESEC_MIB_SC_UNCTRLOUTBROADCASTPKTSf 2519
#define ESEC_MIB_SC_UNCTRLOUTERRORSf 2520
#define ESEC_MIB_SC_UNCTRLOUTMGMTPKTSf 2521
#define ESEC_MIB_SC_UNCTRLOUTMULTICASTPKTSf 2522
#define ESEC_MIB_SC_UNCTRLOUTOCTETSf 2523
#define ESEC_MIB_SC_UNCTRLOUTUCASTPKTSf 2524
#define ESEC_MIB_SC_UNCTRL_DOUBLE_BIT_ERRORf 2525
#define ESEC_MIB_SC_UNCTRL_SINGLE_BIT_ERRORf 2526
#define ESEC_ODF_ERRORf 2527
#define ESEC_PIPELINE_ERROR_EVENTf 2528
#define ESEC_PORT_INDEXf 2529
#define ESEC_SA_EXP_FIFO_NON_EMPTYf 2530
#define ESEC_SA_EXP_FIFO_OVERFLOWf 2531
#define ESEC_SA_INDEXf 2532
#define ESEC_SA_TABLE_SER_EVENTf 2533
#define ESEC_SC_INDEXf 2534
#define ESEC_SC_TABLE_SER_EVENTf 2535
#define ESEC_STATUSf 2536
#define ESEC_TAG_FIFO_ERRORf 2537
#define ESPHDR_ICV_MODEf 2538
#define ESPHDR_OFFSETf 2539
#define ESPHDR_TAG_LBL_ADJ_ENf 2540
#define ESP_HDR_VLD_RULE_ENf 2541
#define ESP_IP_PROTO_ENf 2542
#define ESP_NAT_KA_SRCPORT_ENf 2543
#define ESP_UDP_DEST_PORTf 2544
#define ESP_UDP_ENf 2545
#define ESP_UDP_SRCPORT_ENf 2546
#define ESP_UDP_SRC_PORTf 2547
#define ETHERTYPEf 2548
#define ETHERTYPE_MASKf 2549
#define ETRAP_COUNT_ON_SER_ERRORf 2550
#define ETRAP_ENf 2551
#define ETRAP_EVENT_FIFOf 2552
#define ETRAP_EVENT_FIFO_ECC_CORRUPTf 2553
#define ETRAP_EVENT_FIFO_ECC_ENf 2554
#define ETRAP_FILTER_0_TABLEf 2555
#define ETRAP_FILTER_0_TABLE_ECC_CORRUPTf 2556
#define ETRAP_FILTER_0_TABLE_ECC_ENf 2557
#define ETRAP_FILTER_1_TABLEf 2558
#define ETRAP_FILTER_1_TABLE_ECC_CORRUPTf 2559
#define ETRAP_FILTER_1_TABLE_ECC_ENf 2560
#define ETRAP_FILTER_2_TABLEf 2561
#define ETRAP_FILTER_2_TABLE_ECC_CORRUPTf 2562
#define ETRAP_FILTER_2_TABLE_ECC_ENf 2563
#define ETRAP_FILTER_3_TABLEf 2564
#define ETRAP_FILTER_3_TABLE_ECC_CORRUPTf 2565
#define ETRAP_FILTER_3_TABLE_ECC_ENf 2566
#define ETRAP_FLOW_COUNT_LEFT_TABLEf 2567
#define ETRAP_FLOW_COUNT_LEFT_TABLE_ECC_CORRUPTf 2568
#define ETRAP_FLOW_COUNT_LEFT_TABLE_ECC_ENf 2569
#define ETRAP_FLOW_COUNT_RIGHT_TABLEf 2570
#define ETRAP_FLOW_COUNT_RIGHT_TABLE_ECC_CORRUPTf 2571
#define ETRAP_FLOW_COUNT_RIGHT_TABLE_ECC_ENf 2572
#define ETRAP_FLOW_HASH_L0_TABLEf 2573
#define ETRAP_FLOW_HASH_L0_TABLE_ECC_CORRUPTf 2574
#define ETRAP_FLOW_HASH_L0_TABLE_ECC_ENf 2575
#define ETRAP_FLOW_HASH_L1_TABLEf 2576
#define ETRAP_FLOW_HASH_L1_TABLE_ECC_CORRUPTf 2577
#define ETRAP_FLOW_HASH_L1_TABLE_ECC_ENf 2578
#define ETRAP_FLOW_HASH_L2_TABLEf 2579
#define ETRAP_FLOW_HASH_L2_TABLE_ECC_CORRUPTf 2580
#define ETRAP_FLOW_HASH_L2_TABLE_ECC_ENf 2581
#define ETRAP_FLOW_HASH_L3_TABLEf 2582
#define ETRAP_FLOW_HASH_L3_TABLE_ECC_CORRUPTf 2583
#define ETRAP_FLOW_HASH_L3_TABLE_ECC_ENf 2584
#define ETRAP_FLOW_HASH_L4_TABLEf 2585
#define ETRAP_FLOW_HASH_L4_TABLE_ECC_CORRUPTf 2586
#define ETRAP_FLOW_HASH_L4_TABLE_ECC_ENf 2587
#define ETRAP_FLOW_HASH_R0_TABLEf 2588
#define ETRAP_FLOW_HASH_R0_TABLE_ECC_CORRUPTf 2589
#define ETRAP_FLOW_HASH_R0_TABLE_ECC_ENf 2590
#define ETRAP_FLOW_HASH_R1_TABLEf 2591
#define ETRAP_FLOW_HASH_R1_TABLE_ECC_CORRUPTf 2592
#define ETRAP_FLOW_HASH_R1_TABLE_ECC_ENf 2593
#define ETRAP_FLOW_HASH_R2_TABLEf 2594
#define ETRAP_FLOW_HASH_R2_TABLE_ECC_CORRUPTf 2595
#define ETRAP_FLOW_HASH_R2_TABLE_ECC_ENf 2596
#define ETRAP_FLOW_HASH_R3_TABLEf 2597
#define ETRAP_FLOW_HASH_R3_TABLE_ECC_CORRUPTf 2598
#define ETRAP_FLOW_HASH_R3_TABLE_ECC_ENf 2599
#define ETRAP_FLOW_HASH_R4_TABLEf 2600
#define ETRAP_FLOW_HASH_R4_TABLE_ECC_CORRUPTf 2601
#define ETRAP_FLOW_HASH_R4_TABLE_ECC_ENf 2602
#define ETRAP_INTERVALf 2603
#define ETYPEf 2604
#define ETYPE0f 2605
#define ETYPE1f 2606
#define ETYPE2f 2607
#define ETYPE3f 2608
#define ETYPE_0f 2609
#define ETYPE_1f 2610
#define ETYPE_2f 2611
#define ETYPE_3f 2612
#define ETYPE_MASKf 2613
#define ETYPE_MAX_LEN_E2f 2614
#define EVENT_BUSf 2615
#define EVENT_FIFO_0_ECC_CORRUPTf 2616
#define EVENT_FIFO_0_ECC_ENABLEf 2617
#define EVENT_FIFO_0_ERR1_RPT_ENf 2618
#define EVENT_FIFO_0_READ_FAILf 2619
#define EVENT_FIFO_0_UNCORRECTED_ECC_ERRf 2620
#define EVENT_FIFO_0_WRITE_FAILf 2621
#define EVENT_FIFO_1_ECC_CORRUPTf 2622
#define EVENT_FIFO_1_ECC_ENABLEf 2623
#define EVENT_FIFO_1_ERR1_RPT_ENf 2624
#define EVENT_FIFO_1_READ_FAILf 2625
#define EVENT_FIFO_1_UNCORRECTED_ECC_ERRf 2626
#define EVENT_FIFO_1_WRITE_FAILf 2627
#define EVENT_FIFO_DATA_ECC_FORCE_ERRf 2628
#define EVENT_FIFO_ECC_ENf 2629
#define EVENT_FIFO_ECC_FORCE_ERRf 2630
#define EVENT_FIFO_EN_COR_ERR_RPTf 2631
#define EVENT_FIFO_ERRf 2632
#define EVENT_FIFO_OVERRUNf 2633
#define EVENT_FIFO_THRESHOLDf 2634
#define EVENT_FIFO_TMf 2635
#define EVENT_IDf 2636
#define EVICTION_EVENT_BITMAPf 2637
#define EXCESS_NUM_HDRf 2638
#define EXCESS_THDf 2639
#define EXIT_LAGGING_THDf 2640
#define EXIT_TCT_MMU_CELL_THRESHOLDf 2641
#define EXIT_TCT_TIMERf 2642
#define EXPECTED_READ_DATAf 2643
#define EXPIRY_TYPEf 2644
#define EXP_DATAf 2645
#define EXP_HEADERf 2646
#define EXP_XPN_FLAGSf 2647
#define EXP_XPN_FLAGS_MASKf 2648
#define EXTENDED_HIG2_ENf 2649
#define EXTRACTION_PROFILE_PTR_Af 2650
#define EXTRACTION_PROFILE_PTR_A_OFFSET_ENf 2651
#define EXTRACTION_PROFILE_PTR_A_VALIDf 2652
#define EXTRACTION_PROFILE_PTR_Bf 2653
#define EXTRACTION_PROFILE_PTR_B_OFFSET_ENf 2654
#define EXTRACTION_PROFILE_PTR_B_VALIDf 2655
#define FAILf 2656
#define FAILOVER_LAG_SIZEf 2657
#define FAILOVER_SHUFFLE_INDEX_SELf 2658
#define FAILOVER_SHUFFLE_TBL_SELf 2659
#define FAP_DUPLICATE_PTRf 2660
#define FAP_DUPLICATE_PTR_MASKf 2661
#define FAP_FULL_RESET_POINTf 2662
#define FAP_FULL_SET_POINTf 2663
#define FAP_OVERFLOWf 2664
#define FAP_OVERFLOW_MASKf 2665
#define FAS_ACCESS_DISABLE_OTP_OVERRIDE_ENf 2666
#define FAS_ACCESS_DISABLE_OTP_OVERRIDE_VALf 2667
#define FAS_CLEAR_FAIL_INTRf 2668
#define FAS_CLEAR_PASS_INTRf 2669
#define FAS_ENABLE_OTP_OVERRIDE_ENf 2670
#define FAS_ENABLE_OTP_OVERRIDE_VALf 2671
#define FAS_PACKET_FORWARD_ENf 2672
#define FAS_VERIFY_STATUSf 2673
#define FAULT_SOURCE_FOR_TXf 2674
#define FCf 2675
#define FCLf 2676
#define FCUf 2677
#define FC_ENf 2678
#define FC_PAUSEf 2679
#define FC_TYPEf 2680
#define FEC_ARCHf 2681
#define FIELD_16BIT_0_INDEXf 2682
#define FIELD_16BIT_0_SHIFTf 2683
#define FIELD_16BIT_0_SIZEf 2684
#define FIELD_16BIT_0_SRC_SELf 2685
#define FIELD_16BIT_0_STARTf 2686
#define FIELD_16BIT_1_INDEXf 2687
#define FIELD_16BIT_1_SHIFTf 2688
#define FIELD_16BIT_1_SIZEf 2689
#define FIELD_16BIT_1_SRC_SELf 2690
#define FIELD_16BIT_1_STARTf 2691
#define FIELD_16BIT_2_INDEXf 2692
#define FIELD_16BIT_2_SHIFTf 2693
#define FIELD_16BIT_2_SIZEf 2694
#define FIELD_16BIT_2_SRC_SELf 2695
#define FIELD_16BIT_2_STARTf 2696
#define FIELD_16BIT_3_INDEXf 2697
#define FIELD_16BIT_3_SHIFTf 2698
#define FIELD_16BIT_3_SIZEf 2699
#define FIELD_16BIT_3_SRC_SELf 2700
#define FIELD_16BIT_3_STARTf 2701
#define FIELD_16BIT_4_INDEXf 2702
#define FIELD_16BIT_4_SHIFTf 2703
#define FIELD_16BIT_4_SIZEf 2704
#define FIELD_16BIT_4_SRC_SELf 2705
#define FIELD_16BIT_4_STARTf 2706
#define FIELD_16BIT_5_INDEXf 2707
#define FIELD_16BIT_5_SHIFTf 2708
#define FIELD_16BIT_5_SIZEf 2709
#define FIELD_16BIT_5_SRC_SELf 2710
#define FIELD_16BIT_5_STARTf 2711
#define FIELD_16BIT_6_INDEXf 2712
#define FIELD_16BIT_6_SHIFTf 2713
#define FIELD_16BIT_6_SIZEf 2714
#define FIELD_16BIT_6_SRC_SELf 2715
#define FIELD_16BIT_6_STARTf 2716
#define FIELD_16BIT_7_INDEXf 2717
#define FIELD_16BIT_7_SHIFTf 2718
#define FIELD_16BIT_7_SIZEf 2719
#define FIELD_16BIT_7_SRC_SELf 2720
#define FIELD_16BIT_7_STARTf 2721
#define FIELD_32BIT_0_LOWER_INDEXf 2722
#define FIELD_32BIT_0_LOWER_VALIDf 2723
#define FIELD_32BIT_0_SRC_SELf 2724
#define FIELD_32BIT_0_UPPER_INDEXf 2725
#define FIELD_32BIT_0_UPPER_VALIDf 2726
#define FIELD_32BIT_1_LOWER_INDEXf 2727
#define FIELD_32BIT_1_LOWER_VALIDf 2728
#define FIELD_32BIT_1_SRC_SELf 2729
#define FIELD_32BIT_1_UPPER_INDEXf 2730
#define FIELD_32BIT_1_UPPER_VALIDf 2731
#define FIELD_32BIT_2_LOWER_INDEXf 2732
#define FIELD_32BIT_2_LOWER_VALIDf 2733
#define FIELD_32BIT_2_SRC_SELf 2734
#define FIELD_32BIT_2_UPPER_INDEXf 2735
#define FIELD_32BIT_2_UPPER_VALIDf 2736
#define FIELD_32BIT_3_LOWER_INDEXf 2737
#define FIELD_32BIT_3_LOWER_VALIDf 2738
#define FIELD_32BIT_3_SRC_SELf 2739
#define FIELD_32BIT_3_UPPER_INDEXf 2740
#define FIELD_32BIT_3_UPPER_VALIDf 2741
#define FIELD_32BIT_4_LOWER_INDEXf 2742
#define FIELD_32BIT_4_LOWER_VALIDf 2743
#define FIELD_32BIT_4_SRC_SELf 2744
#define FIELD_32BIT_4_UPPER_INDEXf 2745
#define FIELD_32BIT_4_UPPER_VALIDf 2746
#define FIELD_32BIT_5_LOWER_INDEXf 2747
#define FIELD_32BIT_5_LOWER_VALIDf 2748
#define FIELD_32BIT_5_SRC_SELf 2749
#define FIELD_32BIT_5_UPPER_INDEXf 2750
#define FIELD_32BIT_5_UPPER_VALIDf 2751
#define FIELD_32BIT_6_LOWER_INDEXf 2752
#define FIELD_32BIT_6_LOWER_VALIDf 2753
#define FIELD_32BIT_6_SRC_SELf 2754
#define FIELD_32BIT_6_UPPER_INDEXf 2755
#define FIELD_32BIT_6_UPPER_VALIDf 2756
#define FIELD_32BIT_7_LOWER_INDEXf 2757
#define FIELD_32BIT_7_LOWER_VALIDf 2758
#define FIELD_32BIT_7_SRC_SELf 2759
#define FIELD_32BIT_7_UPPER_INDEXf 2760
#define FIELD_32BIT_7_UPPER_VALIDf 2761
#define FIELD_Af 2762
#define FIELD_Bf 2763
#define FIELD_Cf 2764
#define FIELD_Df 2765
#define FIELD_Ef 2766
#define FIELD_MERGE_16BIT_POSITION_0f 2767
#define FIELD_MERGE_16BIT_POSITION_1f 2768
#define FIELD_MERGE_16BIT_POSITION_2f 2769
#define FIELD_MERGE_16BIT_POSITION_3f 2770
#define FIELD_MERGE_16BIT_POSITION_4f 2771
#define FIELD_MERGE_16BIT_POSITION_5f 2772
#define FIELD_MERGE_16BIT_POSITION_6f 2773
#define FIELD_MERGE_16BIT_POSITION_7f 2774
#define FIELD_MERGE_16BIT_VALID_0f 2775
#define FIELD_MERGE_16BIT_VALID_1f 2776
#define FIELD_MERGE_16BIT_VALID_2f 2777
#define FIELD_MERGE_16BIT_VALID_3f 2778
#define FIELD_MERGE_16BIT_VALID_4f 2779
#define FIELD_MERGE_16BIT_VALID_5f 2780
#define FIELD_MERGE_16BIT_VALID_6f 2781
#define FIELD_MERGE_16BIT_VALID_7f 2782
#define FIELD_SELECTf 2783
#define FIELD_SELECT_16BIT_SHIFT_0f 2784
#define FIELD_SELECT_16BIT_SHIFT_1f 2785
#define FIELD_SELECT_16BIT_SHIFT_2f 2786
#define FIELD_SELECT_16BIT_SHIFT_3f 2787
#define FIELD_SELECT_16BIT_SHIFT_4f 2788
#define FIELD_SELECT_16BIT_SHIFT_5f 2789
#define FIELD_SELECT_16BIT_SHIFT_6f 2790
#define FIELD_SELECT_16BIT_SHIFT_7f 2791
#define FIELD_TYPEf 2792
#define FIFO1_DEPTHf 2793
#define FIFO2_DEPTHf 2794
#define FIFODMA_CH0_1BIT_ECCERRf 2795
#define FIFODMA_CH0_2BIT_ECCERRf 2796
#define FIFODMA_CH10_1BIT_ECCERRf 2797
#define FIFODMA_CH10_2BIT_ECCERRf 2798
#define FIFODMA_CH11_1BIT_ECCERRf 2799
#define FIFODMA_CH11_2BIT_ECCERRf 2800
#define FIFODMA_CH1_1BIT_ECCERRf 2801
#define FIFODMA_CH1_2BIT_ECCERRf 2802
#define FIFODMA_CH2_1BIT_ECCERRf 2803
#define FIFODMA_CH2_2BIT_ECCERRf 2804
#define FIFODMA_CH3_1BIT_ECCERRf 2805
#define FIFODMA_CH3_2BIT_ECCERRf 2806
#define FIFODMA_CH4_1BIT_ECCERRf 2807
#define FIFODMA_CH4_2BIT_ECCERRf 2808
#define FIFODMA_CH5_1BIT_ECCERRf 2809
#define FIFODMA_CH5_2BIT_ECCERRf 2810
#define FIFODMA_CH6_1BIT_ECCERRf 2811
#define FIFODMA_CH6_2BIT_ECCERRf 2812
#define FIFODMA_CH7_1BIT_ECCERRf 2813
#define FIFODMA_CH7_2BIT_ECCERRf 2814
#define FIFODMA_CH8_1BIT_ECCERRf 2815
#define FIFODMA_CH8_2BIT_ECCERRf 2816
#define FIFODMA_CH9_1BIT_ECCERRf 2817
#define FIFODMA_CH9_2BIT_ECCERRf 2818
#define FIFO_0_CURR_LEVELf 2819
#define FIFO_0_LEVELf 2820
#define FIFO_0_WATERMARKf 2821
#define FIFO_1_CURR_LEVELf 2822
#define FIFO_1_LEVELf 2823
#define FIFO_1_WATERMARKf 2824
#define FIFO_CH0_DMA_INTRf 2825
#define FIFO_CH10_DMA_INTRf 2826
#define FIFO_CH11_DMA_INTRf 2827
#define FIFO_CH1_DMA_INTRf 2828
#define FIFO_CH2_DMA_INTRf 2829
#define FIFO_CH3_DMA_INTRf 2830
#define FIFO_CH4_DMA_INTRf 2831
#define FIFO_CH5_DMA_INTRf 2832
#define FIFO_CH6_DMA_INTRf 2833
#define FIFO_CH7_DMA_INTRf 2834
#define FIFO_CH8_DMA_INTRf 2835
#define FIFO_CH9_DMA_INTRf 2836
#define FIFO_COUNTf 2837
#define FIFO_COUNT_WATERMARKf 2838
#define FIFO_COUNT_WATERMARK_PORT0f 2839
#define FIFO_COUNT_WATERMARK_PORT1f 2840
#define FIFO_COUNT_WATERMARK_PORT2f 2841
#define FIFO_COUNT_WATERMARK_PORT3f 2842
#define FIFO_COUNT_WATERMARK_PORT4f 2843
#define FIFO_COUNT_WATERMARK_PORT5f 2844
#define FIFO_COUNT_WATERMARK_PORT6f 2845
#define FIFO_COUNT_WATERMARK_PORT7f 2846
#define FIFO_DISf 2847
#define FIFO_EMPTYf 2848
#define FIFO_EMPTY_PORT0f 2849
#define FIFO_EMPTY_PORT1f 2850
#define FIFO_EMPTY_PORT2f 2851
#define FIFO_EMPTY_PORT3f 2852
#define FIFO_EMPTY_PORT4f 2853
#define FIFO_EMPTY_PORT5f 2854
#define FIFO_EMPTY_PORT6f 2855
#define FIFO_EMPTY_PORT7f 2856
#define FIFO_ENABLEf 2857
#define FIFO_FULLf 2858
#define FIFO_FULL_PORT0f 2859
#define FIFO_FULL_PORT1f 2860
#define FIFO_FULL_PORT2f 2861
#define FIFO_FULL_PORT3f 2862
#define FIFO_FULL_PORT4f 2863
#define FIFO_FULL_PORT5f 2864
#define FIFO_FULL_PORT6f 2865
#define FIFO_FULL_PORT7f 2866
#define FIFO_NOT_EMPTYf 2867
#define FIFO_OVERFLOWf 2868
#define FIFO_OVERRUN_ERRf 2869
#define FIFO_OVERRUN_ERR_PORT0f 2870
#define FIFO_OVERRUN_ERR_PORT1f 2871
#define FIFO_OVERRUN_ERR_PORT2f 2872
#define FIFO_OVERRUN_ERR_PORT3f 2873
#define FIFO_OVERRUN_ERR_PORT4f 2874
#define FIFO_OVERRUN_ERR_PORT5f 2875
#define FIFO_OVERRUN_ERR_PORT6f 2876
#define FIFO_OVERRUN_ERR_PORT7f 2877
#define FIFO_PARITY_ERRORf 2878
#define FIFO_RDPTRf 2879
#define FIFO_READf 2880
#define FIFO_RESETf 2881
#define FIFO_UNDERFLOWf 2882
#define FIFO_UNDERRUN_ERRf 2883
#define FIFO_UNDERRUN_ERR_PORT0f 2884
#define FIFO_UNDERRUN_ERR_PORT1f 2885
#define FIFO_UNDERRUN_ERR_PORT2f 2886
#define FIFO_UNDERRUN_ERR_PORT3f 2887
#define FIFO_UNDERRUN_ERR_PORT4f 2888
#define FIFO_UNDERRUN_ERR_PORT5f 2889
#define FIFO_UNDERRUN_ERR_PORT6f 2890
#define FIFO_UNDERRUN_ERR_PORT7f 2891
#define FIFO_WRPTRf 2892
#define FIFO_XFR_EMPTYf 2893
#define FILTER_0_HASH_ROTRf 2894
#define FILTER_0_HASH_SELf 2895
#define FILTER_1_HASH_ROTRf 2896
#define FILTER_1_HASH_SELf 2897
#define FILTER_2_HASH_ROTRf 2898
#define FILTER_2_HASH_SELf 2899
#define FILTER_3_HASH_ROTRf 2900
#define FILTER_3_HASH_SELf 2901
#define FIPS_AUTHf 2902
#define FIPS_CONFf 2903
#define FIPS_DATAf 2904
#define FIPS_DATA_AVAILABLEf 2905
#define FIPS_ENf 2906
#define FIPS_ENC_DATAf 2907
#define FIPS_ENDf 2908
#define FIPS_ICVf 2909
#define FIPS_KEY_TYPEf 2910
#define FIPS_OVR_IVf 2911
#define FIPS_OVR_KEYf 2912
#define FIPS_PAD_INFOf 2913
#define FIPS_STARTf 2914
#define FIPS_VMf 2915
#define FIRSTf 2916
#define FIRST_ERR_ADDRESSf 2917
#define FIRST_ERR_ADDRESS_HOST_MEMf 2918
#define FIRST_ERR_ADDRESS_OF_HOSTRD_MEMf 2919
#define FIRST_ERR_ADDR_OF_DATA_MEMf 2920
#define FIRST_ERR_ADDR_OF_LLIST_MEMf 2921
#define FIRST_INTERRUPT_IDf 2922
#define FIRST_OVERFLOW_COUNTER_IDf 2923
#define FIRST_OVERFLOW_PORT_IDf 2924
#define FIRST_PASSf 2925
#define FIRST_UNDERFLOW_COUNTER_IDf 2926
#define FIRST_UNDERFLOW_PORT_IDf 2927
#define FIXED_DATA0f 2928
#define FIXED_HDR_SIZEf 2929
#define FIXED_INTERNAL_KEYf 2930
#define FIXED_INTERNAL_KEY_MASKf 2931
#define FIXED_KEYf 2932
#define FIXED_KEY_MASKf 2933
#define FIXED_MODEf 2934
#define FIXED_NPL_KEYf 2935
#define FIXED_NPL_KEY_MASKf 2936
#define FIXED_SECTION_PDD_VALIDf 2937
#define FIXED_SECTION_SBR_VALIDf 2938
#define FLAGf 2939
#define FLAG_ONf 2940
#define FLEX_KEYf 2941
#define FLEX_KEY_MASKf 2942
#define FLEX_PKT_FLAGSf 2943
#define FLEX_POLICY_DATAf 2944
#define FLEX_POLICY_DATA_100BITSf 2945
#define FLEX_POLICY_DATA_104BITSf 2946
#define FLEX_POLICY_DATA_12BITSf 2947
#define FLEX_POLICY_DATA_16BITSf 2948
#define FLEX_POLICY_DATA_20BITSf 2949
#define FLEX_POLICY_DATA_24BITSf 2950
#define FLEX_POLICY_DATA_28BITSf 2951
#define FLEX_POLICY_DATA_32BITSf 2952
#define FLEX_POLICY_DATA_36BITSf 2953
#define FLEX_POLICY_DATA_40BITSf 2954
#define FLEX_POLICY_DATA_44BITSf 2955
#define FLEX_POLICY_DATA_48BITSf 2956
#define FLEX_POLICY_DATA_4BITSf 2957
#define FLEX_POLICY_DATA_52BITSf 2958
#define FLEX_POLICY_DATA_56BITSf 2959
#define FLEX_POLICY_DATA_60BITSf 2960
#define FLEX_POLICY_DATA_64BITSf 2961
#define FLEX_POLICY_DATA_68BITSf 2962
#define FLEX_POLICY_DATA_72BITSf 2963
#define FLEX_POLICY_DATA_76BITSf 2964
#define FLEX_POLICY_DATA_80BITSf 2965
#define FLEX_POLICY_DATA_84BITSf 2966
#define FLEX_POLICY_DATA_88BITSf 2967
#define FLEX_POLICY_DATA_8BITSf 2968
#define FLEX_POLICY_DATA_92BITSf 2969
#define FLEX_POLICY_DATA_96BITSf 2970
#define FLOWCONTROL_REQ_FULLf 2971
#define FLOWSET_ECC_ENf 2972
#define FLOWSET_EN_COR_ERR_RPTf 2973
#define FLOWSET_MEMBER_ECC_ENf 2974
#define FLOWSET_MEMBER_EN_COR_ERR_RPTf 2975
#define FLOWSET_TIMESTAMP_PAGE_ECC_ENf 2976
#define FLOWSET_TIMESTAMP_PAGE_EN_COR_ERR_RPTf 2977
#define FLOW_CNTf 2978
#define FLOW_CONTROL_EVENTSf 2979
#define FLOW_COUNT_CLEARf 2980
#define FLOW_COUNT_ENf 2981
#define FLOW_SET_BASEf 2982
#define FLOW_SET_SIZEf 2983
#define FLOW_THRESHOLDf 2984
#define FLOW_TRACKER_ENABLEf 2985
#define FLUSHf 2986
#define FLUSHMODEf 2987
#define FLUSH_DESC_Qf 2988
#define FLUSH_DONEf 2989
#define FLUSH_EPINTFBUFf 2990
#define FLUSH_IP_INTF_BUFFERf 2991
#define FMT0f 2992
#define FMT1f 2993
#define FMT2f 2994
#define FMT3f 2995
#define FMT4f 2996
#define FMT5f 2997
#define FMT6f 2998
#define FMT7f 2999
#define FORCE_CELLQ_FL_INIT_DONEf 3000
#define FORCE_COSMASKf 3001
#define FORCE_DOP_TRIGGERf 3002
#define FORCE_DOUBLE_BIT_ERR_IN_CMD_MEMf 3003
#define FORCE_DOUBLE_BIT_ERR_IN_RESP_MEMf 3004
#define FORCE_ERRf 3005
#define FORCE_ERROR_ENf 3006
#define FORCE_INIT_DONEf 3007
#define FORCE_ITS_SIGN_FROM_TSf 3008
#define FORCE_LINK_INTERRUPT_OSf 3009
#define FORCE_LOCAL_FAULT_OSf 3010
#define FORCE_PFC_XONf 3011
#define FORCE_PKTQ_FL_INIT_DONEf 3012
#define FORCE_REMOTE_FAULT_OSf 3013
#define FORCE_SINGLE_BIT_ERR_IN_CMD_MEMf 3014
#define FORCE_SINGLE_BIT_ERR_IN_RESP_MEMf 3015
#define FORCE_SLICE_ENf 3016
#define FORCE_XOR_GENf 3017
#define FORWARDSECUREDDATAPKTf 3018
#define FORWARDUNSECUREDDATAPKTf 3019
#define FOUR_CELL_100G_MIN_SPACINGf 3020
#define FOUR_CELL_100G_SPACINGf 3021
#define FOUR_CELL_200G_MIN_SPACINGf 3022
#define FOUR_CELL_200G_SPACINGf 3023
#define FOUR_CELL_400G_MIN_SPACINGf 3024
#define FOUR_CELL_400G_SPACINGf 3025
#define FOUR_CELL_50G_MIN_SPACINGf 3026
#define FOUR_CELL_50G_SPACINGf 3027
#define FOUR_CELL_CPU_SPACINGf 3028
#define FP_REFRESH_ENABLEf 3029
#define FP_REFRESH_MODEf 3030
#define FRAME_FORMATf 3031
#define FRAME_FORMAT_MASKf 3032
#define FREE_BITMAPf 3033
#define FREE_CB_PTR0f 3034
#define FREE_CB_PTR1f 3035
#define FREFEFF_INFOf 3036
#define FREQCOUNTER_PRESCALEf 3037
#define FREQCOUNTER_SOURCE_SELf 3038
#define FROM_RQEf 3039
#define FSM_STATEf 3040
#define FT_LEARN_FAIL_COUNTf 3041
#define FT_LEARN_FAIL_INTR_ENABLEf 3042
#define FT_LEARN_FAIL_INTR_STATUSf 3043
#define FT_LEARN_FAIL_INTR_THRESHOLDf 3044
#define FT_LEARN_NOTIFY_FULL_BEHAVIORf 3045
#define FT_LEARN_NOTIFY_INTR_ENABLEf 3046
#define FT_LEARN_NOTIFY_INTR_STATUSf 3047
#define FT_LEARN_NOTIFY_INTR_THRESHOLDf 3048
#define FULLf 3049
#define FULLSTATUSf 3050
#define FULL_CONTEXTf 3051
#define FUNCTION_NUMf 3052
#define GALf 3053
#define GCS_ENf 3054
#define GCS_IDf 3055
#define GLB_NAKf 3056
#define GLB_S_ERRf 3057
#define GLOBAL_ROUTEf 3058
#define GMII_LPI_PREDICT_MODE_ENf 3059
#define GMII_LPI_PREDICT_THRESHOLDf 3060
#define GOOD_WAS_LOWf 3061
#define GRANf 3062
#define GREENf 3063
#define GREEN_SP0f 3064
#define GREEN_SP1f 3065
#define GREEN_SP2f 3066
#define GREEN_SP3f 3067
#define GROUP_ALT_NHI_MEMBERS_0_TO_12_ECC_ENf 3068
#define GROUP_ALT_NHI_MEMBERS_0_TO_12_EN_COR_ERR_RPTf 3069
#define GROUP_ALT_NHI_MEMBERS_13_TO_25_ECC_ENf 3070
#define GROUP_ALT_NHI_MEMBERS_13_TO_25_EN_COR_ERR_RPTf 3071
#define GROUP_ALT_NHI_MEMBERS_26_TO_38_ECC_ENf 3072
#define GROUP_ALT_NHI_MEMBERS_26_TO_38_EN_COR_ERR_RPTf 3073
#define GROUP_ALT_NHI_MEMBERS_39_TO_51_ECC_ENf 3074
#define GROUP_ALT_NHI_MEMBERS_39_TO_51_EN_COR_ERR_RPTf 3075
#define GROUP_ALT_NHI_MEMBERS_52_TO_63_ECC_ENf 3076
#define GROUP_ALT_NHI_MEMBERS_52_TO_63_EN_COR_ERR_RPTf 3077
#define GROUP_ALT_PORT_TO_MEMBERS_0_TO_15_ECC_ENf 3078
#define GROUP_ALT_PORT_TO_MEMBERS_0_TO_15_EN_COR_ERR_RPTf 3079
#define GROUP_ALT_PORT_TO_MEMBERS_16_TO_31_ECC_ENf 3080
#define GROUP_ALT_PORT_TO_MEMBERS_16_TO_31_EN_COR_ERR_RPTf 3081
#define GROUP_ALT_PORT_TO_MEMBERS_32_TO_47_ECC_ENf 3082
#define GROUP_ALT_PORT_TO_MEMBERS_32_TO_47_EN_COR_ERR_RPTf 3083
#define GROUP_ALT_PORT_TO_MEMBERS_48_TO_63_ECC_ENf 3084
#define GROUP_ALT_PORT_TO_MEMBERS_48_TO_63_EN_COR_ERR_RPTf 3085
#define GROUP_IDf 3086
#define GROUP_MEMBERSHIP_ECC_ENf 3087
#define GROUP_MEMBERSHIP_EN_COR_ERR_RPTf 3088
#define GROUP_MEMBERSHIP_POINTERf 3089
#define GROUP_MONITOR_CONTROL_ECC_ENf 3090
#define GROUP_MONITOR_CONTROL_EN_COR_ERR_RPTf 3091
#define GROUP_NHI_MEMBERS_0_TO_12_ECC_ENf 3092
#define GROUP_NHI_MEMBERS_0_TO_12_EN_COR_ERR_RPTf 3093
#define GROUP_NHI_MEMBERS_13_TO_25_ECC_ENf 3094
#define GROUP_NHI_MEMBERS_13_TO_25_EN_COR_ERR_RPTf 3095
#define GROUP_NHI_MEMBERS_26_TO_38_ECC_ENf 3096
#define GROUP_NHI_MEMBERS_26_TO_38_EN_COR_ERR_RPTf 3097
#define GROUP_NHI_MEMBERS_39_TO_51_ECC_ENf 3098
#define GROUP_NHI_MEMBERS_39_TO_51_EN_COR_ERR_RPTf 3099
#define GROUP_NHI_MEMBERS_52_TO_63_ECC_ENf 3100
#define GROUP_NHI_MEMBERS_52_TO_63_EN_COR_ERR_RPTf 3101
#define GROUP_PORT_TO_MEMBERS_0_TO_15_ECC_ENf 3102
#define GROUP_PORT_TO_MEMBERS_0_TO_15_EN_COR_ERR_RPTf 3103
#define GROUP_PORT_TO_MEMBERS_16_TO_31_ECC_ENf 3104
#define GROUP_PORT_TO_MEMBERS_16_TO_31_EN_COR_ERR_RPTf 3105
#define GROUP_PORT_TO_MEMBERS_32_TO_47_ECC_ENf 3106
#define GROUP_PORT_TO_MEMBERS_32_TO_47_EN_COR_ERR_RPTf 3107
#define GROUP_PORT_TO_MEMBERS_48_TO_63_ECC_ENf 3108
#define GROUP_PORT_TO_MEMBERS_48_TO_63_EN_COR_ERR_RPTf 3109
#define GROUP_STATS_ECC_ENf 3110
#define GROUP_STATS_EN_COR_ERR_RPTf 3111
#define HALF_0_KEY_TYPEf 3112
#define HALF_0_TABLE_FIELDSf 3113
#define HALF_1_KEY_TYPEf 3114
#define HALF_1_TABLE_FIELDSf 3115
#define HALTf 3116
#define HALTAf 3117
#define HALTEDf 3118
#define HARD_RST_Bf 3119
#define HASHf 3120
#define HASH_ENf 3121
#define HASH_LSB_OFFSETf 3122
#define HASH_STOREf 3123
#define HASH_STORE_16BIT_SELECTIONf 3124
#define HASH_STORE_32BIT_SELECTIONf 3125
#define HASH_TABLE_BANK_CONFIGf 3126
#define HASH_TABLE_BANK_CONFIG_LANE0f 3127
#define HASH_TABLE_BANK_CONFIG_LANE1f 3128
#define HASH_TABLE_DOUBLE_BIT_ERRf 3129
#define HASH_TABLE_SINGLE_BIT_ERRf 3130
#define HASH_TABLE_TEST_MODEf 3131
#define HASH_VECTORf 3132
#define HDRM_POOL_CNTf 3133
#define HDRM_POOL_LIMIT_STATE_HPf 3134
#define HDR_ID_0_VALUEf 3135
#define HDR_ID_0_ZONEf 3136
#define HDR_ID_1_VALUEf 3137
#define HDR_ID_1_ZONEf 3138
#define HDR_ID_2_VALUEf 3139
#define HDR_ID_2_ZONEf 3140
#define HDR_ID_3_VALUEf 3141
#define HDR_ID_3_ZONEf 3142
#define HDR_ID_LISTf 3143
#define HDR_ID_LIST_0_HDR_IDf 3144
#define HDR_ID_LIST_0_HDR_SIZEf 3145
#define HDR_ID_LIST_0_INS_COMMAND_NUMf 3146
#define HDR_ID_LIST_10_HDR_IDf 3147
#define HDR_ID_LIST_10_HDR_SIZEf 3148
#define HDR_ID_LIST_10_INS_COMMAND_NUMf 3149
#define HDR_ID_LIST_11_HDR_IDf 3150
#define HDR_ID_LIST_11_HDR_SIZEf 3151
#define HDR_ID_LIST_11_INS_COMMAND_NUMf 3152
#define HDR_ID_LIST_12_HDR_IDf 3153
#define HDR_ID_LIST_12_HDR_SIZEf 3154
#define HDR_ID_LIST_12_INS_COMMAND_NUMf 3155
#define HDR_ID_LIST_13_HDR_IDf 3156
#define HDR_ID_LIST_13_HDR_SIZEf 3157
#define HDR_ID_LIST_13_INS_COMMAND_NUMf 3158
#define HDR_ID_LIST_14_HDR_IDf 3159
#define HDR_ID_LIST_14_HDR_SIZEf 3160
#define HDR_ID_LIST_14_INS_COMMAND_NUMf 3161
#define HDR_ID_LIST_1_HDR_IDf 3162
#define HDR_ID_LIST_1_HDR_SIZEf 3163
#define HDR_ID_LIST_1_INS_COMMAND_NUMf 3164
#define HDR_ID_LIST_2_HDR_IDf 3165
#define HDR_ID_LIST_2_HDR_SIZEf 3166
#define HDR_ID_LIST_2_INS_COMMAND_NUMf 3167
#define HDR_ID_LIST_3_HDR_IDf 3168
#define HDR_ID_LIST_3_HDR_SIZEf 3169
#define HDR_ID_LIST_3_INS_COMMAND_NUMf 3170
#define HDR_ID_LIST_4_HDR_IDf 3171
#define HDR_ID_LIST_4_HDR_SIZEf 3172
#define HDR_ID_LIST_4_INS_COMMAND_NUMf 3173
#define HDR_ID_LIST_5_HDR_IDf 3174
#define HDR_ID_LIST_5_HDR_SIZEf 3175
#define HDR_ID_LIST_5_INS_COMMAND_NUMf 3176
#define HDR_ID_LIST_6_HDR_IDf 3177
#define HDR_ID_LIST_6_HDR_SIZEf 3178
#define HDR_ID_LIST_6_INS_COMMAND_NUMf 3179
#define HDR_ID_LIST_7_HDR_IDf 3180
#define HDR_ID_LIST_7_HDR_SIZEf 3181
#define HDR_ID_LIST_7_INS_COMMAND_NUMf 3182
#define HDR_ID_LIST_8_HDR_IDf 3183
#define HDR_ID_LIST_8_HDR_SIZEf 3184
#define HDR_ID_LIST_8_INS_COMMAND_NUMf 3185
#define HDR_ID_LIST_9_HDR_IDf 3186
#define HDR_ID_LIST_9_HDR_SIZEf 3187
#define HDR_ID_LIST_9_INS_COMMAND_NUMf 3188
#define HDR_ID_LIST_COMMANDf 3189
#define HDR_LIST_0_FIXED_HDR_SIZEf 3190
#define HDR_LIST_0_HDR_IDf 3191
#define HDR_LIST_0_VHLEN_IDf 3192
#define HDR_LIST_1_FIXED_HDR_SIZEf 3193
#define HDR_LIST_1_HDR_IDf 3194
#define HDR_LIST_1_VHLEN_IDf 3195
#define HDR_LIST_2_FIXED_HDR_SIZEf 3196
#define HDR_LIST_2_HDR_IDf 3197
#define HDR_LIST_2_VHLEN_IDf 3198
#define HDR_LIST_3_FIXED_HDR_SIZEf 3199
#define HDR_LIST_3_HDR_IDf 3200
#define HDR_LIST_3_VHLEN_IDf 3201
#define HDR_LIST_4_FIXED_HDR_SIZEf 3202
#define HDR_LIST_4_HDR_IDf 3203
#define HDR_LIST_4_VHLEN_IDf 3204
#define HDR_LIST_5_FIXED_HDR_SIZEf 3205
#define HDR_LIST_5_HDR_IDf 3206
#define HDR_LIST_5_VHLEN_IDf 3207
#define HDR_LIST_6_FIXED_HDR_SIZEf 3208
#define HDR_LIST_6_HDR_IDf 3209
#define HDR_LIST_6_VHLEN_IDf 3210
#define HDR_LIST_7_FIXED_HDR_SIZEf 3211
#define HDR_LIST_7_HDR_IDf 3212
#define HDR_LIST_7_VHLEN_IDf 3213
#define HDR_LIST_8_FIXED_HDR_SIZEf 3214
#define HDR_LIST_8_HDR_IDf 3215
#define HDR_LIST_8_VHLEN_IDf 3216
#define HDR_LIST_9_FIXED_HDR_SIZEf 3217
#define HDR_LIST_9_HDR_IDf 3218
#define HDR_LIST_9_VHLEN_IDf 3219
#define HDR_LIST_ARRAYf 3220
#define HDR_MODEf 3221
#define HD_PTRf 3222
#define HEADf 3223
#define HEAD0_CB_OFFSETf 3224
#define HEAD0_CB_PTRf 3225
#define HEAD1_CB_PTRf 3226
#define HEAD2_CB_PTRf 3227
#define HEAD3_CB_PTRf 3228
#define HEAD4_CB_PTRf 3229
#define HEADER_DETECTEDf 3230
#define HEADER_ENDIANESSf 3231
#define HEADER_SUM_PROFILE_TABLE_COR_ERR_RPT_0_ENf 3232
#define HEADER_SUM_PROFILE_TABLE_COR_ERR_RPT_1_ENf 3233
#define HEADER_SUM_PROFILE_TABLE_COR_ERR_RPT_2_ENf 3234
#define HEADER_SUM_PROFILE_TABLE_COR_ERR_RPT_3_ENf 3235
#define HEADER_SUM_PROFILE_TABLE_COR_ERR_RPT_EN_SETf 3236
#define HEADER_SUM_PROFILE_TABLE_ECC_0_ENf 3237
#define HEADER_SUM_PROFILE_TABLE_ECC_1_ENf 3238
#define HEADER_SUM_PROFILE_TABLE_ECC_2_ENf 3239
#define HEADER_SUM_PROFILE_TABLE_ECC_3_ENf 3240
#define HEADER_SUM_PROFILE_TABLE_ECC_EN_SETf 3241
#define HEADROOM_POOL_TRIGGERf 3242
#define HEADROOM_POOL_TRIGGER_STATUSf 3243
#define HEAD_CQEB_ADDR_0f 3244
#define HEAD_CQEB_ADDR_1f 3245
#define HEAD_CQEB_ADDR_2f 3246
#define HEAD_CQEB_ADDR_3f 3247
#define HEAD_CQEB_BITMAPf 3248
#define HEAD_CQE_INFO0f 3249
#define HEAD_CQE_INFO1f 3250
#define HEAD_CQE_INFO2f 3251
#define HEAD_EOP_BITMAPf 3252
#define HEAD_EOP_BMP_0f 3253
#define HEAD_EOP_BMP_1f 3254
#define HEAD_EOP_BMP_2f 3255
#define HEAD_EOP_BMP_3f 3256
#define HEAD_IS_Af 3257
#define HEAD_PARTIAL_EOP_BMP_0f 3258
#define HEAD_PARTIAL_EOP_BMP_1f 3259
#define HEAD_PARTIAL_EOP_BMP_2f 3260
#define HEAD_PARTIAL_NOT_EMPTYf 3261
#define HEAD_PARTIAL_READ_POINTERf 3262
#define HEAD_PARTIAL_WRITE_POINTERf 3263
#define HEAD_PTRf 3264
#define HEAD_VISIBILITY_NOT_EMPTYf 3265
#define HEAD_VISIBILITY_READ_POINTERf 3266
#define HEAD_VISIBILITY_WRITE_POINTERf 3267
#define HGf 3268
#define HIf 3269
#define HIEf 3270
#define HIGH_ACTIVITY_THf 3271
#define HIGH_THRESHOLDf 3272
#define HIGH_TICK_CTRLf 3273
#define HIGH_TICK_TIMER_VALUEf 3274
#define HIGIG2_MODEf 3275
#define HIGIG_HDR_0f 3276
#define HIGIG_HDR_0_HIf 3277
#define HIGIG_HDR_0_LOf 3278
#define HIGIG_HDR_1f 3279
#define HIGIG_HDR_1_HIf 3280
#define HIGIG_HDR_1_LOf 3281
#define HIGIG_MODEf 3282
#define HIST_1US_ENABLEf 3283
#define HITf 3284
#define HIT_CONTEXTf 3285
#define HIT_ENTRY_INDEXf 3286
#define HIT_ENTRY_TABLEf 3287
#define HIT_ENTRY_WIDTHf 3288
#define HIT_INDEXf 3289
#define HI_SER_ENABLEf 3290
#define HOLD_TO_BYP_CYCLEf 3291
#define HOL_LIMITf 3292
#define HONOR_PAUSE_FOR_E2Ef 3293
#define HOSTMEMRD_ENDIANESSf 3294
#define HOSTMEMRD_ERRORf 3295
#define HOSTMEMWR_ENDIANESSf 3296
#define HOSTMEMWR_ERRORf 3297
#define HOSTMEM_OVERFLOWf 3298
#define HOSTMEM_TIMEOUTf 3299
#define HOST_COMPLETION_BUF_1BIT_ECCERRf 3300
#define HOST_COMPLETION_BUF_2BIT_ECCERRf 3301
#define HOST_NUM_ENTRIES_SELf 3302
#define HOTSWAP_CAUSEf 3303
#define HOTSWAP_ENABLED_ENf 3304
#define HOTSWAP_ENABLED_STATUSf 3305
#define HOTSWAP_SWFLUSHREQ_ENf 3306
#define HOTSWAP_SWFLUSHREQ_STATUSf 3307
#define HP_FIFO_OVERFLOWf 3308
#define HP_FIFO_UNDERFLOWf 3309
#define HP_MMUQ_BITMAPf 3310
#define HULL_MODE_ENABLEf 3311
#define HVE_CONTROLSf 3312
#define HWMEMBASEf 3313
#define HWM_CORf 3314
#define HW_BISR_LOAD_ENf 3315
#define HW_CORf 3316
#define HW_SNAPSHOT_ENf 3317
#define HW_TRANSFORMED_KEYf 3318
#define HW_TRANSFORMED_KEY_RECORD_MODEf 3319
#define I0E3f 3320
#define ICCf 3321
#define ICC_VAL0f 3322
#define ICC_VAL1f 3323
#define ICC_VAL10f 3324
#define ICC_VAL11f 3325
#define ICC_VAL12f 3326
#define ICC_VAL13f 3327
#define ICC_VAL14f 3328
#define ICC_VAL15f 3329
#define ICC_VAL16f 3330
#define ICC_VAL17f 3331
#define ICC_VAL18f 3332
#define ICC_VAL19f 3333
#define ICC_VAL2f 3334
#define ICC_VAL20f 3335
#define ICC_VAL21f 3336
#define ICC_VAL22f 3337
#define ICC_VAL23f 3338
#define ICC_VAL24f 3339
#define ICC_VAL25f 3340
#define ICC_VAL26f 3341
#define ICC_VAL27f 3342
#define ICC_VAL28f 3343
#define ICC_VAL29f 3344
#define ICC_VAL3f 3345
#define ICC_VAL30f 3346
#define ICC_VAL31f 3347
#define ICC_VAL32f 3348
#define ICC_VAL33f 3349
#define ICC_VAL34f 3350
#define ICC_VAL35f 3351
#define ICC_VAL36f 3352
#define ICC_VAL37f 3353
#define ICC_VAL38f 3354
#define ICC_VAL39f 3355
#define ICC_VAL4f 3356
#define ICC_VAL40f 3357
#define ICC_VAL41f 3358
#define ICC_VAL42f 3359
#define ICC_VAL43f 3360
#define ICC_VAL44f 3361
#define ICC_VAL45f 3362
#define ICC_VAL46f 3363
#define ICC_VAL47f 3364
#define ICC_VAL48f 3365
#define ICC_VAL49f 3366
#define ICC_VAL5f 3367
#define ICC_VAL50f 3368
#define ICC_VAL51f 3369
#define ICC_VAL52f 3370
#define ICC_VAL53f 3371
#define ICC_VAL54f 3372
#define ICC_VAL55f 3373
#define ICC_VAL56f 3374
#define ICC_VAL57f 3375
#define ICC_VAL58f 3376
#define ICC_VAL59f 3377
#define ICC_VAL6f 3378
#define ICC_VAL60f 3379
#define ICC_VAL61f 3380
#define ICC_VAL62f 3381
#define ICC_VAL63f 3382
#define ICC_VAL63_VAL0f 3383
#define ICC_VAL7f 3384
#define ICC_VAL8f 3385
#define ICC_VAL9f 3386
#define ICF_DOUBLE_BIT_ERRf 3387
#define ICF_OVERFLOWf 3388
#define ICF_SINGLE_BIT_ERRf 3389
#define ICID_127_96f 3390
#define ICID_159_128f 3391
#define ICID_191_160f 3392
#define ICID_223_192f 3393
#define ICID_255_224f 3394
#define ICID_257_256f 3395
#define ICID_31_0f 3396
#define ICID_63_32f 3397
#define ICID_95_64f 3398
#define ICV_FAIL_CNTf 3399
#define ICV_FAIL_FIRSTf 3400
#define IDf 3401
#define ID0_PEND_READ_RESP_COUNTf 3402
#define ID1_PEND_READ_RESP_COUNTf 3403
#define ID2_PEND_READ_RESP_COUNTf 3404
#define ID3_PEND_READ_RESP_COUNTf 3405
#define ID4_PEND_READ_RESP_COUNTf 3406
#define ID5_PEND_READ_RESP_COUNTf 3407
#define ID6_PEND_READ_RESP_COUNTf 3408
#define ID7_PEND_READ_RESP_COUNTf 3409
#define IDB_PORTf 3410
#define IDDQf 3411
#define IDF_DOUBLE_BIT_ERRf 3412
#define IDF_OVERFLOWf 3413
#define IDF_SINGLE_BIT_ERRf 3414
#define IDLE_GAPf 3415
#define IDLE_TIMEf 3416
#define IEEE_802_1_Pf 3417
#define IEEE_802_1_PRI_MAP_ENABLEf 3418
#define IEEE_STD_802PT1AE_AUTHENTICATIONDISABLEf 3419
#define IEEE_STD_CTRL_INOCTETS_MODEf 3420
#define IF_ECCP_INf 3421
#define IF_ECCP_OUTf 3422
#define IF_ECC_CORRECTEDf 3423
#define IF_ECC_CORRUPTf 3424
#define IF_ECC_DISABLEf 3425
#define IF_ECC_ERROR_ADDRf 3426
#define IF_ECC_ERROR_EVf 3427
#define IF_ECC_UNCORRECTABLEf 3428
#define IF_MEM_TMf 3429
#define IGNORE_L2_BITMAPf 3430
#define IGNORE_SBUS_EARLYACKf 3431
#define IG_CB_STR_ECC_ENf 3432
#define IG_CW_FIFO_ECC_ENf 3433
#define IG_IN_FIFO_ECC_ENf 3434
#define IG_OP_FIFO_ECC_ENf 3435
#define IG_PCF_ECC_ENf 3436
#define IG_PDF_ECC_ENf 3437
#define IG_REPLAY_DUPREJ_ECC_ENf 3438
#define IG_SA_TBL_ECC_ENf 3439
#define IG_SC_MAP_TBL_ECC_ENf 3440
#define IG_SC_RSVDf 3441
#define IG_SC_TBL_ECC_ENf 3442
#define IG_SP_MAP_TBL_ECC_ENf 3443
#define IG_SP_POL_TBL_ECC_ENf 3444
#define IG_TAG_FIFO_ECC_ENf 3445
#define IKE_DEST_PORT_WO_NONESP_MARKERf 3446
#define IKE_DEST_PORT_W_NONESP_MARKER_CHECKf 3447
#define ILLEGAL_MSIX_DB_ACCESS_ENf 3448
#define ILLEGAL_MSIX_DB_ACCESS_STATUSf 3449
#define ILLEGAL_MSI_REQ_ENf 3450
#define ILLEGAL_MSI_REQ_STATUSf 3451
#define INACTIVITY_DURATIONf 3452
#define INBROADCASTPKTSf 3453
#define INCREMENTALPADf 3454
#define INCR_MODEf 3455
#define INCR_NOADDf 3456
#define INCR_SHIFTf 3457
#define INDEXf 3458
#define INDEX0f 3459
#define INDEX1f 3460
#define INDEX_MODEf 3461
#define INDEX_SELECT_MODEf 3462
#define INDISCARDSf 3463
#define INERRORSf 3464
#define INGRESS_HEADER_SUM_ENf 3465
#define ING_1588_UPDATE_DONEf 3466
#define ING_BASEf 3467
#define ING_DEVICE_OPQ_CMD0f 3468
#define ING_DEVICE_OPQ_CMD1f 3469
#define ING_DEVICE_OPQ_OBJ0f 3470
#define ING_DEVICE_PORT_CTRLf 3471
#define ING_ENf 3472
#define ING_HEADER_SUM_0_ADJUST_VALUEf 3473
#define ING_HEADER_SUM_0_ADJUST_VALUE_VHLEN_IDf 3474
#define ING_HEADER_SUM_0_CHECKSUM_VALIDf 3475
#define ING_HEADER_SUM_0_MASK_SELECT_PTRf 3476
#define ING_HEADER_SUM_0_RANGEf 3477
#define ING_HEADER_SUM_0_RANGE_VHLEN_IDf 3478
#define ING_HEADER_SUM_0_REL_OFFSETf 3479
#define ING_HEADER_SUM_0_RSVDf 3480
#define ING_HEADER_SUM_0_START_HDR_IDf 3481
#define ING_HEADER_SUM_COMMANDf 3482
#define ING_POOL_DROPf 3483
#define ING_PORT_ENf 3484
#define ING_PP_PORTf 3485
#define ING_SPf 3486
#define ING_SP_STf 3487
#define INIKEPKTSf 3488
#define INITf 3489
#define INITBUF_TMf 3490
#define INIT_DONEf 3491
#define INIT_MEMf 3492
#define INIT_SHIFT_AMOUNTf 3493
#define INIT_STATEf 3494
#define INIT_VALUE_PFC0f 3495
#define INIT_VALUE_PFC1f 3496
#define INIT_VALUE_PFC2f 3497
#define INIT_VALUE_PFC3f 3498
#define INIT_VALUE_PFC4f 3499
#define INIT_VALUE_PFC5f 3500
#define INIT_VALUE_PFC6f 3501
#define INIT_VALUE_PFC7f 3502
#define INJECT_1BIT_ERRf 3503
#define INJECT_1BIT_ERR_HOST_MEMf 3504
#define INJECT_1BIT_ERR_IN_DATABUFf 3505
#define INJECT_1BIT_ERR_IN_DATA_MEMf 3506
#define INJECT_1BIT_ERR_IN_DMARDf 3507
#define INJECT_1BIT_ERR_IN_HOSTRD_MEMf 3508
#define INJECT_1BIT_ERR_IN_LLIST_MEMf 3509
#define INJECT_1BIT_ERR_IN_REPLY_MEMf 3510
#define INJECT_1BIT_ERR_IN_REQ_MEMf 3511
#define INJECT_2BITS_ERRf 3512
#define INJECT_2BITS_ERR_IN_REPLY_MEMf 3513
#define INJECT_2BITS_ERR_IN_REQ_MEMf 3514
#define INJECT_2BIT_ERR_HOST_MEMf 3515
#define INJECT_2BIT_ERR_IN_DATABUFf 3516
#define INJECT_2BIT_ERR_IN_DATA_MEMf 3517
#define INJECT_2BIT_ERR_IN_DMARDf 3518
#define INJECT_2BIT_ERR_IN_HOSTRD_MEMf 3519
#define INJECT_2BIT_ERR_IN_LLIST_MEMf 3520
#define INKAYPKTSf 3521
#define INMGMTPKTSf 3522
#define INMULTICASTPKTSf 3523
#define INNERL2_TAG_LBL_ADJ_ENf 3524
#define INNER_L2_OFFSETf 3525
#define INNER_L2_VALIDf 3526
#define INNER_TPID_ENABLEf 3527
#define INNER_VLAN_TAGf 3528
#define INNER_VLAN_TAG_ENABLEf 3529
#define INOCTETSf 3530
#define INPPRI0_PGf 3531
#define INPPRI10_PGf 3532
#define INPPRI11_PGf 3533
#define INPPRI12_PGf 3534
#define INPPRI13_PGf 3535
#define INPPRI14_PGf 3536
#define INPPRI15_PGf 3537
#define INPPRI1_PGf 3538
#define INPPRI2_PGf 3539
#define INPPRI3_PGf 3540
#define INPPRI4_PGf 3541
#define INPPRI5_PGf 3542
#define INPPRI6_PGf 3543
#define INPPRI7_PGf 3544
#define INPPRI8_PGf 3545
#define INPPRI9_PGf 3546
#define INPPRI_PROFILE_SELf 3547
#define INPUT_FIELD_16BIT_COMMANDf 3548
#define INPUT_FIELD_32BIT_COMMANDf 3549
#define INPUT_PRIORITY_0f 3550
#define INPUT_PRIORITY_1f 3551
#define INPUT_PRIORITY_2f 3552
#define INPUT_PRIORITY_3f 3553
#define INPUT_THRESHOLD_BYPASSf 3554
#define INSERT_0_BITMAP_MODE_VALIDf 3555
#define INSERT_0_BITMAP_SELECTf 3556
#define INSERT_0_EGR_REL_OFFSETf 3557
#define INSERT_0_EGR_REL_OFFSET_VHLEN_IDf 3558
#define INSERT_0_EGR_START_HDR_IDf 3559
#define INSERT_0_ENGINE_IDf 3560
#define INSERT_0_ENHANCED_INSERT_ENABLEf 3561
#define INSERT_0_INSERT_MODEf 3562
#define INSERT_0_NUM_INS_HDR_IDf 3563
#define INSERT_0_VALIDf 3564
#define INSERT_1_BITMAP_MODE_VALIDf 3565
#define INSERT_1_BITMAP_SELECTf 3566
#define INSERT_1_EGR_REL_OFFSETf 3567
#define INSERT_1_EGR_REL_OFFSET_VHLEN_IDf 3568
#define INSERT_1_EGR_START_HDR_IDf 3569
#define INSERT_1_ENGINE_IDf 3570
#define INSERT_1_ENHANCED_INSERT_ENABLEf 3571
#define INSERT_1_INSERT_MODEf 3572
#define INSERT_1_NUM_INS_HDR_IDf 3573
#define INSERT_1_VALIDf 3574
#define INSERT_2_BITMAP_MODE_VALIDf 3575
#define INSERT_2_BITMAP_SELECTf 3576
#define INSERT_2_EGR_REL_OFFSETf 3577
#define INSERT_2_EGR_REL_OFFSET_VHLEN_IDf 3578
#define INSERT_2_EGR_START_HDR_IDf 3579
#define INSERT_2_ENGINE_IDf 3580
#define INSERT_2_ENHANCED_INSERT_ENABLEf 3581
#define INSERT_2_INSERT_MODEf 3582
#define INSERT_2_NUM_INS_HDR_IDf 3583
#define INSERT_2_VALIDf 3584
#define INSERT_COMMANDf 3585
#define INSERT_TX_TIMESTAMPf 3586
#define INSTRUCTION_TYPEf 3587
#define INST_ECN_ENf 3588
#define INST_ITM_0_PORT_QSIZEf 3589
#define INST_ITM_1_PORT_QSIZEf 3590
#define INST_PORT_LOADINGf 3591
#define INS_EXCESS_ENTRIESf 3592
#define INS_HDR_MISCONFIGf 3593
#define INS_OUT_OF_BOUNDf 3594
#define INS_SIZE_OUT_OF_BOUNDf 3595
#define INTENf 3596
#define INTERVALf 3597
#define INTERVAL_LENGTHf 3598
#define INTER_PKT_100G_MIN_SPACINGf 3599
#define INTER_PKT_200G_MIN_SPACINGf 3600
#define INTER_PKT_400G_MIN_SPACINGf 3601
#define INTER_PKT_50G_MIN_SPACINGf 3602
#define INTFI_INT_ENf 3603
#define INTFI_INT_SETf 3604
#define INTFI_INT_STATf 3605
#define INTFO_INTERFACE_ENABLEf 3606
#define INTFO_INT_ENf 3607
#define INTFO_INT_SETf 3608
#define INTFO_INT_STATf 3609
#define INTRA_DELAYf 3610
#define INTR_0f 3611
#define INTR_1f 3612
#define INT_CNf 3613
#define INT_CTRf 3614
#define INT_NON_MOR_HWMf 3615
#define INT_REPORT_QUEUEf 3616
#define INT_REV_IDf 3617
#define INT_STAT0f 3618
#define INT_STAT0_REQf 3619
#define INT_STAT0_REQ_0f 3620
#define INT_STAT0_REQ_1f 3621
#define INT_STAT0_REQ_2f 3622
#define INT_STAT0_REQ_3f 3623
#define INT_STAT0_VALUEf 3624
#define INT_STAT0_VLDf 3625
#define INT_STAT1f 3626
#define INT_STAT1_REQf 3627
#define INT_STAT1_REQ_0f 3628
#define INT_STAT1_REQ_1f 3629
#define INT_STAT1_REQ_2f 3630
#define INT_STAT1_REQ_3f 3631
#define INT_STAT1_VALUEf 3632
#define INT_STAT1_VLDf 3633
#define INT_THRESHf 3634
#define INUCASTPKTSf 3635
#define INVALIDATE_SA_ENf 3636
#define INVALID_DESTf 3637
#define INVALID_PKT_COUNTf 3638
#define INV_DST_PORT_D_DST_PORT_NUMf 3639
#define INV_DST_PORT_D_SRC_PORT_NUMf 3640
#define INV_DST_PORT_INTR_ENf 3641
#define INV_DST_PORT_INTR_OVRf 3642
#define INV_DST_PORT_INTR_STATf 3643
#define INV_SECTAGf 3644
#define INV_SECTAG_MASKf 3645
#define INV_SRC_PORT_D_SRC_PORT_NUMf 3646
#define INV_SRC_PORT_INTR_ENf 3647
#define INV_SRC_PORT_INTR_OVRf 3648
#define INV_SRC_PORT_INTR_STATf 3649
#define IN_PROGRESSf 3650
#define IP0_CREDITf 3651
#define IP1f 3652
#define IP1_CREDITf 3653
#define IP2f 3654
#define IP2_CREDITf 3655
#define IP3f 3656
#define IP3_CREDITf 3657
#define IP4f 3658
#define IP5f 3659
#define IP6f 3660
#define IP7f 3661
#define IP8f 3662
#define IP9f 3663
#define IPG_SIZEf 3664
#define IPLENGTHMISMATCHf 3665
#define IPMC_IND_MODEf 3666
#define IPROC_PLL_GF_BYP_DEBUG_STATUSf 3667
#define IPROC_PLL_LOCKf 3668
#define IPROC_RESET_Nf 3669
#define IPSEC_ANf 3670
#define IPSEC_DUMMY_PKT_STRICT_CHK_ENf 3671
#define IPSEC_ENf 3672
#define IPSEC_ESP_TRAIL_ALIGNMENT_CHK_ENf 3673
#define IPSEC_GMACf 3674
#define IPSEC_ILLEGAL_NXTHDR_CHK_ENf 3675
#define IPSEC_PADLEN_OUTOFRANGE_CHK_ENf 3676
#define IPSEC_SECURE_PKT_IP_LENGTH_CHK_ENf 3677
#define IPSEC_VALIDf 3678
#define IPSEC_VALID_MASKf 3679
#define IPV4_CHKSUM_CHK_ENf 3680
#define IPV4_CHKSUM_FAIL_OR_MPLS_BOS_NOT_FOUND_PKTf 3681
#define IPV4_CHKSUM_FAIL_OR_MPLS_BOS_NOT_FOUND_PKT_MASKf 3682
#define IPV4_ETYPE_ENf 3683
#define IPV6_ETYPE_ENf 3684
#define IP_2_EP_LOOPBACK_ENABLEf 3685
#define IP_DROPf 3686
#define IP_INTERFACE_HEADER_ENDIANESSf 3687
#define IP_INTERFACE_PAYLOAD_ENDIANESSf 3688
#define IP_INTF_CREDITSf 3689
#define IP_SHAREDf 3690
#define IP_SPID_OVERRIDEf 3691
#define IROSC_ENf 3692
#define IROSC_SELf 3693
#define IRQLATENCYf 3694
#define IRQ_ENf 3695
#define ISEC_CB_STR_FIFO_ERRORf 3696
#define ISEC_CW_FIFO_ERRORf 3697
#define ISEC_HASH_TABLE_SER_EVENTf 3698
#define ISEC_ICF_ERRORf 3699
#define ISEC_IDF_ERRORf 3700
#define ISEC_KEY_EXPIRY_FIFO_COUNTf 3701
#define ISEC_MIB_ROLLOVER_FIFO_COUNTf 3702
#define ISEC_MIB_ROLLOVER_FIFO_NON_EMPTYf 3703
#define ISEC_MIB_ROLLOVER_FIFO_OVERFLOWf 3704
#define ISEC_MIB_SASECYRXSASTATSINVALIDPKTSf 3705
#define ISEC_MIB_SASECYRXSASTATSNOTUSINGSAPKTSf 3706
#define ISEC_MIB_SASECYRXSASTATSNOTVALIDPKTSf 3707
#define ISEC_MIB_SASECYRXSASTATSOKPKTSf 3708
#define ISEC_MIB_SASECYRXSASTATSUNUSEDSAPKTSf 3709
#define ISEC_MIB_SA_DOUBLE_BIT_ERRORf 3710
#define ISEC_MIB_SA_INIT_DONEf 3711
#define ISEC_MIB_SA_SINGLE_BIT_ERRORf 3712
#define ISEC_MIB_SCSECYRXSCSTATSDELAYEDPKTSf 3713
#define ISEC_MIB_SCSECYRXSCSTATSLATEPKTSf 3714
#define ISEC_MIB_SCSECYRXSCSTATSOCTETSDECRYPTEDf 3715
#define ISEC_MIB_SCSECYRXSCSTATSOCTETSVALIDATEDf 3716
#define ISEC_MIB_SCSECYRXSCSTATSUNCHECKEDPKTSf 3717
#define ISEC_MIB_SC_DOUBLE_BIT_ERRORf 3718
#define ISEC_MIB_SC_SINGLE_BIT_ERRORf 3719
#define ISEC_MIB_SP_CTRL_1SECYSTATSRXBADTAGPKTSf 3720
#define ISEC_MIB_SP_CTRL_1SECYSTATSRXNOSCIPKTSf 3721
#define ISEC_MIB_SP_CTRL_1SECYSTATSRXNOTAGPKTSf 3722
#define ISEC_MIB_SP_CTRL_1SECYSTATSRXUNKNOWNSCIPKTSf 3723
#define ISEC_MIB_SP_CTRL_1SECYSTATSRXUNTAGGEDPKTSf 3724
#define ISEC_MIB_SP_CTRL_1_DOUBLE_BIT_ERRORf 3725
#define ISEC_MIB_SP_CTRL_1_SINGLE_BIT_ERRORf 3726
#define ISEC_MIB_SP_CTRL_2INBROADCASTPKTSf 3727
#define ISEC_MIB_SP_CTRL_2INDISCARDSf 3728
#define ISEC_MIB_SP_CTRL_2INERRORSf 3729
#define ISEC_MIB_SP_CTRL_2INMULTICASTPKTSf 3730
#define ISEC_MIB_SP_CTRL_2INOCTETSf 3731
#define ISEC_MIB_SP_CTRL_2INUCASTPKTSf 3732
#define ISEC_MIB_SP_CTRL_2_DOUBLE_BIT_ERRORf 3733
#define ISEC_MIB_SP_CTRL_2_SINGLE_BIT_ERRORf 3734
#define ISEC_MIB_SP_UNCTRLINBROADCASTPKTSf 3735
#define ISEC_MIB_SP_UNCTRLINKAYPKTSf 3736
#define ISEC_MIB_SP_UNCTRLINMGMTPKTSf 3737
#define ISEC_MIB_SP_UNCTRLINMULTICASTPKTSf 3738
#define ISEC_MIB_SP_UNCTRLINOCTETSf 3739
#define ISEC_MIB_SP_UNCTRLINUCASTPKTSf 3740
#define ISEC_MIB_SP_UNCTRL_DOUBLE_BIT_ERRORf 3741
#define ISEC_MIB_SP_UNCTRL_SINGLE_BIT_ERRORf 3742
#define ISEC_ODF_ERRORf 3743
#define ISEC_PCF_BANK0_ERRORf 3744
#define ISEC_PCF_BANK1_ERRORf 3745
#define ISEC_PDF_ERRORf 3746
#define ISEC_PIPELINE_ERROR_EVENTf 3747
#define ISEC_PORT_COUNTERSPKTDROPf 3748
#define ISEC_PORT_COUNTERSSCTCAM_MISSf 3749
#define ISEC_PORT_COUNTERSSPTCAM_MISSf 3750
#define ISEC_PORT_COUNTERS_DOUBLE_BIT_ERRORf 3751
#define ISEC_PORT_COUNTERS_SINGLE_BIT_ERRORf 3752
#define ISEC_PORT_INDEXf 3753
#define ISEC_REPLAY_DUPREJ_SER_EVENTf 3754
#define ISEC_SA_EXP_FIFO_NON_EMPTYf 3755
#define ISEC_SA_EXP_FIFO_OVERFLOWf 3756
#define ISEC_SA_INDEXf 3757
#define ISEC_SA_TABLE_SER_EVENTf 3758
#define ISEC_SCTCAM_HIT_COUNTSCTCAM_HITf 3759
#define ISEC_SCTCAM_HIT_COUNT_DOUBLE_BIT_ERRORf 3760
#define ISEC_SCTCAM_HIT_COUNT_SINGLE_BIT_ERRORf 3761
#define ISEC_SCTCAM_INDEXf 3762
#define ISEC_SC_INDEXf 3763
#define ISEC_SC_MAP_SER_EVENTf 3764
#define ISEC_SC_TABLE_SER_EVENTf 3765
#define ISEC_SC_TCAM_SER_EVENTf 3766
#define ISEC_SECY_INDEXf 3767
#define ISEC_SPTCAM_HIT_COUNTSPTCAM_HITf 3768
#define ISEC_SPTCAM_HIT_COUNT_DOUBLE_BIT_ERRORf 3769
#define ISEC_SPTCAM_HIT_COUNT_SINGLE_BIT_ERRORf 3770
#define ISEC_SPTCAM_INDEXf 3771
#define ISEC_SP_MAP_SER_EVENTf 3772
#define ISEC_SP_POLICY_SER_EVENTf 3773
#define ISEC_SP_TCAM_SER_EVENTf 3774
#define ISEC_STATUSf 3775
#define ISEC_TAG_FIFO_ERRORf 3776
#define ISO_INOUT_AONf 3777
#define ISSUED_CREDITSf 3778
#define IS_IPSECf 3779
#define IS_S2_STANDBY_STATUSf 3780
#define ITM0f 3781
#define ITM0_NAKf 3782
#define ITM0_S_ERRf 3783
#define ITM1f 3784
#define ITMCFG0_INT_ENf 3785
#define ITMCFG0_INT_SETf 3786
#define ITMCFG0_INT_STATf 3787
#define ITMCFG1_INT_ENf 3788
#define ITMCFG1_INT_SETf 3789
#define ITMCFG1_INT_STATf 3790
#define ITM_0_QUALITYf 3791
#define ITM_1_QUALITYf 3792
#define ITM_PORT_QSIZE_THRESHOLDf 3793
#define ITM_PORT_QSIZE_THRESHOLD_SCALING_FACTORf 3794
#define ITM_PORT_QSIZE_WEIGHTf 3795
#define ITREORDER_LIMITf 3796
#define ITSEQNf 3797
#define ITU_MODE_SELf 3798
#define I_BIST_BLOCK_SELECTf 3799
#define I_BIST_CACHE_ENABLEf 3800
#define I_BIST_CACHE_INDEXf 3801
#define I_BIST_CASCADE_SELECTf 3802
#define I_BIST_ENf 3803
#define I_BIST_LPTf 3804
#define I_BIST_MODEf 3805
#define I_BIST_PARITYf 3806
#define I_BIST_REPAIR_COLUMN_LEFTf 3807
#define I_BIST_REPAIR_COLUMN_RIGHTf 3808
#define I_BIST_REPAIR_ENABLEf 3809
#define I_BIST_REPAIR_ROWf 3810
#define I_BIST_RST_Lf 3811
#define I_BIST_SKIP_ERROR_CNTf 3812
#define I_TPIDf 3813
#define KEYf 3814
#define KEY0f 3815
#define KEY0_ENTRY_0f 3816
#define KEY0_ENTRY_1f 3817
#define KEY1f 3818
#define KEY1_ENTRY_0f 3819
#define KEY1_ENTRY_1f 3820
#define KEY_4BIT_0f 3821
#define KEY_4BIT_0_MASKf 3822
#define KEY_4BIT_1f 3823
#define KEY_4BIT_1_MASKf 3824
#define KEY_4BIT_2f 3825
#define KEY_4BIT_2_MASKf 3826
#define KEY_4BIT_3f 3827
#define KEY_4BIT_3_MASKf 3828
#define KEY_4BIT_4f 3829
#define KEY_4BIT_4_MASKf 3830
#define KEY_4BIT_5f 3831
#define KEY_4BIT_5_MASKf 3832
#define KEY_ATTRIBUTES_BUCKET_MODEf 3833
#define KEY_ATTRIBUTES_DATA_BASE_WIDTHf 3834
#define KEY_ATTRIBUTES_HASH_LSB_OFFSETf 3835
#define KEY_ATTRIBUTES_KEY_BASE_WIDTHf 3836
#define KEY_ATTRIBUTES_KEY_WIDTHf 3837
#define KEY_BASE_WIDTHf 3838
#define KEY_COMPRESSIONf 3839
#define KEY_ENTRY_0f 3840
#define KEY_ENTRY_1f 3841
#define KEY_LEVEL1_MUX_SELf 3842
#define KEY_MODEf 3843
#define KEY_MUX1_SELf 3844
#define KEY_MUX_SELf 3845
#define KEY_TYPEf 3846
#define KEY_WIDTHf 3847
#define KIf 3848
#define KPf 3849
#define KSHIFTf 3850
#define K_100Gf 3851
#define K_200Gf 3852
#define K_400Gf 3853
#define K_50Gf 3854
#define L0_BYTE_THRESHOLDf 3855
#define L0_MINBW_FLAGf 3856
#define L0_PKT_THRESHOLDf 3857
#define L1_BYTE_THRESHOLDf 3858
#define L1_MINBW_FLAGf 3859
#define L1_PKT_THRESHOLDf 3860
#define L1_RCVD_BKUP_FREQ_SELf 3861
#define L1_RCVD_BKUP_PORT_SELf 3862
#define L1_RCVD_CLK_BKUP_RSTNf 3863
#define L1_RCVD_CLK_RSTNf 3864
#define L1_RCVD_FREQ_SELf 3865
#define L1_RCVD_PORT_SELf 3866
#define L1_RCVD_SW_OVWR_BKUP_VALIDf 3867
#define L1_RCVD_SW_OVWR_ENf 3868
#define L1_RCVD_SW_OVWR_VALIDf 3869
#define L1_TO_L0_MAPf 3870
#define L1_TO_L0_MAPPINGf 3871
#define L2_BITMAPf 3872
#define L2_BMAPf 3873
#define L2_BYTE_THRESHOLDf 3874
#define L2_OIFf 3875
#define L2_OR_L3_BMP_0f 3876
#define L2_OR_L3_BMP_1f 3877
#define L2_OR_L3_BMP_2f 3878
#define L2_OR_L3_BMP_3f 3879
#define L2_PBM_PTRf 3880
#define L2_PKT_THRESHOLDf 3881
#define L3IPMCf 3882
#define L3MC_PORT_AGG_IDf 3883
#define L3ONLYf 3884
#define L3_BITMAPf 3885
#define L3_BMAPf 3886
#define L3_DEFIP_ALPM_LEVEL2_ECC_ENf 3887
#define L3_DEFIP_ALPM_LEVEL2_EN_COR_ERR_RPTf 3888
#define L3_DEFIP_ALPM_LEVEL3_ECC_ENf 3889
#define L3_DEFIP_ALPM_LEVEL3_EN_COR_ERR_RPTf 3890
#define L3_DEFIP_TCAM_KEY_DOUBLE_BASE_ENTRY_0f 3891
#define L3_DEFIP_TCAM_KEY_DOUBLE_BASE_ENTRY_1f 3892
#define L3_DEFIP_TCAM_KEY_DOUBLE_BASE_ENTRY_2f 3893
#define L3_DEFIP_TCAM_KEY_DOUBLE_BASE_ENTRY_3f 3894
#define L3_DEFIP_TCAM_KEY_HALF_BASE_ENTRY_0f 3895
#define L3_DEFIP_TCAM_KEY_HALF_BASE_ENTRY_1f 3896
#define L3_DEFIP_TCAM_KEY_HALF_BASE_ENTRY_2f 3897
#define L3_DEFIP_TCAM_KEY_HALF_BASE_ENTRY_3f 3898
#define L3_DEFIP_TCAM_KEY_SINGLE_BASE_ENTRY_0f 3899
#define L3_DEFIP_TCAM_KEY_SINGLE_BASE_ENTRY_1f 3900
#define L3_DEFIP_TCAM_KEY_SINGLE_BASE_ENTRY_2f 3901
#define L3_DEFIP_TCAM_KEY_SINGLE_BASE_ENTRY_3f 3902
#define L3_IPMCf 3903
#define L3_MTU_LENf 3904
#define L3_MTU_LEN_ADJUSTf 3905
#define L3_ONLYf 3906
#define L3_PBM_PTRf 3907
#define L3_PURGEf 3908
#define LABEL_REORDER_ENABLEf 3909
#define LAGGING_THDf 3910
#define LAG_FAILOVER_ENf 3911
#define LAG_FAILOVER_LOOPBACKf 3912
#define LAG_FAILOVER_STATUSf 3913
#define LAG_SHUFFLE_INDEX_SELf 3914
#define LAG_SHUFFLE_TBL_SELf 3915
#define LAG_SIZEf 3916
#define LANE_0_KEY_TYPE_0_L1_PACKING_SETf 3917
#define LANE_0_KEY_TYPE_0_L2L3_PACKING_SETf 3918
#define LANE_0_KEY_TYPE_1_L1_PACKING_SETf 3919
#define LANE_0_KEY_TYPE_1_L2L3_PACKING_SETf 3920
#define LANE_0_KEY_TYPE_2_L1_PACKING_SETf 3921
#define LANE_0_KEY_TYPE_2_L2L3_PACKING_SETf 3922
#define LANE_0_KEY_TYPE_3_L1_PACKING_SETf 3923
#define LANE_0_KEY_TYPE_3_L2L3_PACKING_SETf 3924
#define LANE_1_KEY_TYPE_0_L1_PACKING_SETf 3925
#define LANE_1_KEY_TYPE_0_L2L3_PACKING_SETf 3926
#define LANE_1_KEY_TYPE_1_L1_PACKING_SETf 3927
#define LANE_1_KEY_TYPE_1_L2L3_PACKING_SETf 3928
#define LANE_1_KEY_TYPE_2_L1_PACKING_SETf 3929
#define LANE_1_KEY_TYPE_2_L2L3_PACKING_SETf 3930
#define LANE_1_KEY_TYPE_3_L1_PACKING_SETf 3931
#define LANE_1_KEY_TYPE_3_L2L3_PACKING_SETf 3932
#define LANE_2_KEY_TYPE_0_L1_PACKING_SETf 3933
#define LANE_2_KEY_TYPE_0_L2L3_PACKING_SETf 3934
#define LANE_2_KEY_TYPE_1_L1_PACKING_SETf 3935
#define LANE_2_KEY_TYPE_1_L2L3_PACKING_SETf 3936
#define LANE_2_KEY_TYPE_2_L1_PACKING_SETf 3937
#define LANE_2_KEY_TYPE_2_L2L3_PACKING_SETf 3938
#define LANE_2_KEY_TYPE_3_L1_PACKING_SETf 3939
#define LANE_2_KEY_TYPE_3_L2L3_PACKING_SETf 3940
#define LANE_3_KEY_TYPE_0_L1_PACKING_SETf 3941
#define LANE_3_KEY_TYPE_0_L2L3_PACKING_SETf 3942
#define LANE_3_KEY_TYPE_1_L1_PACKING_SETf 3943
#define LANE_3_KEY_TYPE_1_L2L3_PACKING_SETf 3944
#define LANE_3_KEY_TYPE_2_L1_PACKING_SETf 3945
#define LANE_3_KEY_TYPE_2_L2L3_PACKING_SETf 3946
#define LANE_3_KEY_TYPE_3_L1_PACKING_SETf 3947
#define LANE_3_KEY_TYPE_3_L2L3_PACKING_SETf 3948
#define LARGE_FLEX_HDR_16BIT_FS_PROFILE_TABLE_COR_ERR_RPT_0_ENf 3949
#define LARGE_FLEX_HDR_16BIT_FS_PROFILE_TABLE_COR_ERR_RPT_1_ENf 3950
#define LARGE_FLEX_HDR_16BIT_FS_PROFILE_TABLE_COR_ERR_RPT_2_ENf 3951
#define LARGE_FLEX_HDR_16BIT_FS_PROFILE_TABLE_COR_ERR_RPT_3_ENf 3952
#define LARGE_FLEX_HDR_16BIT_FS_PROFILE_TABLE_COR_ERR_RPT_EN_SETf 3953
#define LARGE_FLEX_HDR_16BIT_FS_PROFILE_TABLE_ECC_0_ENf 3954
#define LARGE_FLEX_HDR_16BIT_FS_PROFILE_TABLE_ECC_1_ENf 3955
#define LARGE_FLEX_HDR_16BIT_FS_PROFILE_TABLE_ECC_2_ENf 3956
#define LARGE_FLEX_HDR_16BIT_FS_PROFILE_TABLE_ECC_3_ENf 3957
#define LARGE_FLEX_HDR_16BIT_FS_PROFILE_TABLE_ECC_EN_SETf 3958
#define LARGE_FLEX_HDR_32BIT_FS_PROFILE_TABLE_COR_ERR_RPT_0_ENf 3959
#define LARGE_FLEX_HDR_32BIT_FS_PROFILE_TABLE_COR_ERR_RPT_1_ENf 3960
#define LARGE_FLEX_HDR_32BIT_FS_PROFILE_TABLE_COR_ERR_RPT_2_ENf 3961
#define LARGE_FLEX_HDR_32BIT_FS_PROFILE_TABLE_COR_ERR_RPT_3_ENf 3962
#define LARGE_FLEX_HDR_32BIT_FS_PROFILE_TABLE_COR_ERR_RPT_EN_SETf 3963
#define LARGE_FLEX_HDR_32BIT_FS_PROFILE_TABLE_ECC_0_ENf 3964
#define LARGE_FLEX_HDR_32BIT_FS_PROFILE_TABLE_ECC_1_ENf 3965
#define LARGE_FLEX_HDR_32BIT_FS_PROFILE_TABLE_ECC_2_ENf 3966
#define LARGE_FLEX_HDR_32BIT_FS_PROFILE_TABLE_ECC_3_ENf 3967
#define LARGE_FLEX_HDR_32BIT_FS_PROFILE_TABLE_ECC_EN_SETf 3968
#define LARGE_FLEX_HDR_HC_PROFILE_TABLE_COR_ERR_RPT_0_ENf 3969
#define LARGE_FLEX_HDR_HC_PROFILE_TABLE_COR_ERR_RPT_1_ENf 3970
#define LARGE_FLEX_HDR_HC_PROFILE_TABLE_COR_ERR_RPT_2_ENf 3971
#define LARGE_FLEX_HDR_HC_PROFILE_TABLE_COR_ERR_RPT_3_ENf 3972
#define LARGE_FLEX_HDR_HC_PROFILE_TABLE_COR_ERR_RPT_EN_SETf 3973
#define LARGE_FLEX_HDR_HC_PROFILE_TABLE_ECC_0_ENf 3974
#define LARGE_FLEX_HDR_HC_PROFILE_TABLE_ECC_1_ENf 3975
#define LARGE_FLEX_HDR_HC_PROFILE_TABLE_ECC_2_ENf 3976
#define LARGE_FLEX_HDR_HC_PROFILE_TABLE_ECC_3_ENf 3977
#define LARGE_FLEX_HDR_HC_PROFILE_TABLE_ECC_EN_SETf 3978
#define LAST_COPYf 3979
#define LAST_PKT_ACCEPT_MODEf 3980
#define LAST_PORTf 3981
#define LAST_PROC_LABEL_NUMf 3982
#define LATENCYf 3983
#define LB_MODEf 3984
#define LB_Q_VALUEf 3985
#define LDO_ANA_STBf 3986
#define LDO_ANA_VCTRLf 3987
#define LDO_DIG_VCTRLf 3988
#define LDO_TEST_ENf 3989
#define LEARN_CACHE_ENf 3990
#define LEARN_CACHE_FULLf 3991
#define LEARN_CACHE_NOT_EMPTYf 3992
#define LEARN_CACHE_THRESHOLD_EXCEEDEDf 3993
#define LEDCLK_HALF_PERIODf 3994
#define LED_ACCU_ENf 3995
#define LED_ECC_ENf 3996
#define LED_FORCE_DOUBLE_BIT_ERRf 3997
#define LED_FORCE_SINGLE_BIT_ERRf 3998
#define LED_NUM_OF_BITS_PER_LOCf 3999
#define LED_NUM_OF_LOCSf 4000
#define LED_SEND_ENf 4001
#define LED_SPEED_MODEf 4002
#define LED_START_ADDRf 4003
#define LED_TMf 4004
#define LEFT_BANK_HASH_ROTRf 4005
#define LEFT_BANK_HASH_SELf 4006
#define LEVELf 4007
#define LEVEL1_DATABASE_SEL_BLOCK_0f 4008
#define LEVEL1_DATABASE_SEL_BLOCK_1f 4009
#define LEVEL1_DATABASE_SEL_BLOCK_2f 4010
#define LEVEL1_DATABASE_SEL_BLOCK_3f 4011
#define LEVEL1_DATABASE_SEL_BLOCK_4f 4012
#define LEVEL1_DATABASE_SEL_BLOCK_5f 4013
#define LEVEL1_DATABASE_SEL_BLOCK_6f 4014
#define LEVEL1_DATABASE_SEL_BLOCK_7f 4015
#define LEVEL1_KEY_INPUT_SEL_BLOCK_0f 4016
#define LEVEL1_KEY_INPUT_SEL_BLOCK_1f 4017
#define LEVEL1_KEY_INPUT_SEL_BLOCK_2f 4018
#define LEVEL1_KEY_INPUT_SEL_BLOCK_3f 4019
#define LEVEL1_KEY_INPUT_SEL_BLOCK_4f 4020
#define LEVEL1_KEY_INPUT_SEL_BLOCK_5f 4021
#define LEVEL1_KEY_INPUT_SEL_BLOCK_6f 4022
#define LEVEL1_KEY_INPUT_SEL_BLOCK_7f 4023
#define LEVEL2_BANK_CONFIG_BLOCK_0f 4024
#define LEVEL2_BANK_CONFIG_BLOCK_1f 4025
#define LEVEL2_BANK_CONFIG_BLOCK_2f 4026
#define LEVEL2_BANK_CONFIG_BLOCK_3f 4027
#define LEVEL2_DATABASE_SEL_BLOCK_0f 4028
#define LEVEL2_DATABASE_SEL_BLOCK_1f 4029
#define LEVEL2_DATABASE_SEL_BLOCK_2f 4030
#define LEVEL2_DATABASE_SEL_BLOCK_3f 4031
#define LEVEL2_KEY_INPUT_SEL_BLOCK_0f 4032
#define LEVEL2_KEY_INPUT_SEL_BLOCK_1f 4033
#define LEVEL2_KEY_INPUT_SEL_BLOCK_2f 4034
#define LEVEL2_KEY_INPUT_SEL_BLOCK_3f 4035
#define LEVEL3_BANK_CONFIG_BLOCK_0f 4036
#define LEVEL3_BANK_CONFIG_BLOCK_1f 4037
#define LEVEL3_BANK_CONFIG_BLOCK_2f 4038
#define LEVEL3_BANK_CONFIG_BLOCK_3f 4039
#define LEVEL3_DATABASE_SEL_BLOCK_0f 4040
#define LEVEL3_DATABASE_SEL_BLOCK_1f 4041
#define LEVEL3_DATABASE_SEL_BLOCK_2f 4042
#define LEVEL3_DATABASE_SEL_BLOCK_3f 4043
#define LEVEL3_KEY_INPUT_SEL_BLOCK_0f 4044
#define LEVEL3_KEY_INPUT_SEL_BLOCK_1f 4045
#define LEVEL3_KEY_INPUT_SEL_BLOCK_2f 4046
#define LEVEL3_KEY_INPUT_SEL_BLOCK_3f 4047
#define LFSRf 4048
#define LIMITf 4049
#define LIMIT_CELL_ENQf 4050
#define LIMIT_DYNAMICf 4051
#define LIMIT_ENABLEf 4052
#define LIMIT_REDf 4053
#define LIMIT_YELLOWf 4054
#define LINCf 4055
#define LINK_DELAYf 4056
#define LINK_DOWNf 4057
#define LINK_INTERRUPTION_DISABLEf 4058
#define LINK_INTERRUPTION_LIVE_STATUSf 4059
#define LINK_INTERRUPTION_STATUSf 4060
#define LINK_STATUSf 4061
#define LINK_STATUS_SELECTf 4062
#define LINK_STATUS_UPf 4063
#define LIST0f 4064
#define LIST0_CONT0_OUTf 4065
#define LIST0_CONT0_OUT_MASKf 4066
#define LIST0_CONT1_OUTf 4067
#define LIST0_CONT1_OUT_MASKf 4068
#define LIST0_HIGHEST_DROP_CODEf 4069
#define LIST0_HIGHEST_DROP_CODE_MASKf 4070
#define LIST0_MASKf 4071
#define LIST0_TRACE_COPY2CPU_BMPf 4072
#define LIST0_TRACE_COPY2CPU_BMP_MASKf 4073
#define LIST_PTRf 4074
#define LKUP_1588_MEM_DATAf 4075
#define LLFC_CRC_IGNOREf 4076
#define LLFC_CUT_THROUGH_MODEf 4077
#define LLFC_IMGf 4078
#define LLFC_IN_IPG_ONLYf 4079
#define LLFC_REFRESH_ENf 4080
#define LLFC_REFRESH_TIMERf 4081
#define LLFC_XOFF_TIMEf 4082
#define LMAC0_MATCHf 4083
#define LMAC1_MATCHf 4084
#define LOf 4085
#define LOADf 4086
#define LOAD_SEEDf 4087
#define LOCAL_DESTINATIONf 4088
#define LOCAL_DESTINATION_PORTf 4089
#define LOCAL_DEST_TYPEf 4090
#define LOCAL_FAULTf 4091
#define LOCAL_FAULT_DISABLEf 4092
#define LOCAL_FAULT_LIVE_STATUSf 4093
#define LOCAL_FAULT_STATUSf 4094
#define LOCAL_LPBKf 4095
#define LOCAL_LPBK_LEAK_ENBf 4096
#define LOCKf 4097
#define LOCKUPf 4098
#define LOCK_COUNTS_CTRLf 4099
#define LOCK_LOSTf 4100
#define LOCK_LOST_CLRf 4101
#define LOCK_PHASE_DETECTORf 4102
#define LOFFSETf 4103
#define LOOKUP_EN_MASKf 4104
#define LOOKUP_EN_VALUEf 4105
#define LOOPQf 4106
#define LOOP_BIT_COUNT_FOR_TSf 4107
#define LOOP_BLOCK_COUNT_FOR_TSf 4108
#define LOSSLESS0_COUNTf 4109
#define LOSSLESS0_DISCARDf 4110
#define LOSSLESS0_FC_ENf 4111
#define LOSSLESS0_PRIORITY_PROFILEf 4112
#define LOSSLESS0_XOFFf 4113
#define LOSSLESS0_XONf 4114
#define LOSSLESS1_COUNTf 4115
#define LOSSLESS1_DISCARDf 4116
#define LOSSLESS1_FC_ENf 4117
#define LOSSLESS1_PRIORITY_PROFILEf 4118
#define LOSSLESS1_XOFFf 4119
#define LOSSLESS1_XONf 4120
#define LOSSLESS_PG_DROP_BMPf 4121
#define LOSSY_COUNTf 4122
#define LOSSY_DISCARDf 4123
#define LOSSY_LOW_PRIf 4124
#define LOSS_REFCLK_CLEARf 4125
#define LOSS_REFCLK_DETECTf 4126
#define LOSTf 4127
#define LOWERf 4128
#define LOWER_BOUNDf 4129
#define LOWER_BOUNDSf 4130
#define LOW_THRESHOLDf 4131
#define LOW_TICK_CTRLf 4132
#define LOW_TICK_TIMER_VALUEf 4133
#define LPBK_CELL_LEN_ERRf 4134
#define LPBK_ECC_ENf 4135
#define LPBK_ENf 4136
#define LPBK_FIFO_ECC_ERRf 4137
#define LPBK_FIFO_ERRf 4138
#define LPBK_MIN_CREDIT_COUNTf 4139
#define LPBK_SOP_EOP_ERRf 4140
#define LPHASEf 4141
#define LPM_IP_DATA_GEN_RESULT_MODEf 4142
#define LPTf 4143
#define LSB_ARRAY_PDDf 4144
#define LSB_SECTION0_BITMAPf 4145
#define LSB_SECTION1_BITMAPf 4146
#define LSB_SECTION1_OFFSETf 4147
#define LSB_SECTION_BITMAPf 4148
#define LSB_SECTION_OFFSETf 4149
#define LSB_VLAN_BMf 4150
#define LTSf 4151
#define LUT_DATAf 4152
#define LUT_RDATAf 4153
#define LVM_CTRLf 4154
#define LVM_OVRD_CTRLf 4155
#define L_TPMA_WATERMARKf 4156
#define M0SSQ_FLOP_BASED_SRAMf 4157
#define M0SS_CLK_ENf 4158
#define M0SS_SOFT_RESETf 4159
#define MAC0_HIf 4160
#define MAC0_LOf 4161
#define MAC0_PORT_MODEf 4162
#define MAC1_HIf 4163
#define MAC1_LOf 4164
#define MAC1_PORT_MODEf 4165
#define MACSEC0_ACTIVEf 4166
#define MACSEC1_ACTIVEf 4167
#define MACSEC2_ACTIVEf 4168
#define MACSEC3_ACTIVEf 4169
#define MACSEC4_ACTIVEf 4170
#define MACSEC5_ACTIVEf 4171
#define MACSEC_BANDWIDTHf 4172
#define MACSEC_ENf 4173
#define MACSEC_MAX_PORTSf 4174
#define MACSEC_PM_ENCODINGf 4175
#define MACSEC_SC_MAP_ENf 4176
#define MACSEC_SECURE_PKT_IP_LENGTH_CHK_ENf 4177
#define MACSEC_SRC_PM0_OR_PM6f 4178
#define MACSEC_SRC_PM10_OR_PM16f 4179
#define MACSEC_SRC_PM11_OR_PM17f 4180
#define MACSEC_SRC_PM12_OR_PM18f 4181
#define MACSEC_SRC_PM13_OR_PM19f 4182
#define MACSEC_SRC_PM1_OR_PM7f 4183
#define MACSEC_SRC_PM2_OR_PM8f 4184
#define MACSEC_SRC_PM3_OR_PM9f 4185
#define MACSEC_VERSIONf 4186
#define MAC_ADDRf 4187
#define MAC_ADDR_MASKf 4188
#define MAC_ERRf 4189
#define MAC_HIf 4190
#define MAC_LINK_DOWN_SEQ_ENf 4191
#define MAC_LOf 4192
#define MAJORf 4193
#define MANAGEMENT_PACKETf 4194
#define MAPPED_VALUE_STRENGTHf 4195
#define MAP_FIFODMA_SLICE0_MEMWR_REQf 4196
#define MAP_FIFODMA_SLICE1_MEMWR_REQf 4197
#define MAP_FIFODMA_SLICE2_MEMWR_REQf 4198
#define MAP_SCHAN_FIFO_0_MEMWR_REQf 4199
#define MAP_SCHAN_FIFO_1_MEMWR_REQf 4200
#define MARK_GREENf 4201
#define MARK_GREEN_THDf 4202
#define MARK_REDf 4203
#define MARK_RED_THDf 4204
#define MARK_YELLOWf 4205
#define MARK_YELLOW_THDf 4206
#define MASKf 4207
#define MASK0f 4208
#define MASK0_ENTRY_0f 4209
#define MASK0_ENTRY_1f 4210
#define MASK1f 4211
#define MASK1_ENTRY_0f 4212
#define MASK1_ENTRY_1f 4213
#define MASK_0f 4214
#define MASK_1f 4215
#define MASK_2f 4216
#define MASK_ACTION_TARGETf 4217
#define MASK_ACTION_TYPEf 4218
#define MASK_ENTRY_0f 4219
#define MASK_ENTRY_1f 4220
#define MASK_EOP_ERROR_FOR_CPU_PKTSf 4221
#define MASK_LOOKUP_HITf 4222
#define MASK_OPCODE_BEAT_IN_RESPONSE_WRITEf 4223
#define MASK_SIZE_1f 4224
#define MASK_SIZE_2f 4225
#define MASK_SIZE_3f 4226
#define MASTER_ABORTf 4227
#define MASTER_PECf 4228
#define MASTER_RD_STATUSf 4229
#define MASTER_RTRY_CNTf 4230
#define MASTER_RX_EVENTf 4231
#define MASTER_RX_EVENT_ENf 4232
#define MASTER_RX_FIFO_FLUSHf 4233
#define MASTER_RX_FIFO_FULLf 4234
#define MASTER_RX_FIFO_FULL_ENf 4235
#define MASTER_RX_FIFO_THRESHOLDf 4236
#define MASTER_RX_PKT_COUNTf 4237
#define MASTER_RX_THRESHOLD_HITf 4238
#define MASTER_RX_THRESHOLD_HIT_ENf 4239
#define MASTER_SMBUS_RD_DATAf 4240
#define MASTER_SMBUS_WR_DATAf 4241
#define MASTER_START_BUSYf 4242
#define MASTER_START_BUSY_COMMANDf 4243
#define MASTER_START_BUSY_ENf 4244
#define MASTER_STATUSf 4245
#define MASTER_TX_FIFO_FLUSHf 4246
#define MASTER_TX_UNDERRUNf 4247
#define MASTER_TX_UNDERRUN_ENf 4248
#define MASTER_WR_STATUSf 4249
#define MAST_N_BOOTf 4250
#define MATCH_IDf 4251
#define MATCH_ID_MASKf 4252
#define MATCH_ID_MISCONFIGf 4253
#define MATCH_ID_SEL_0_SELf 4254
#define MATCH_ID_SEL_1_SELf 4255
#define MATCH_ID_SEL_2_SELf 4256
#define MATCH_ID_SEL_3_SELf 4257
#define MATCH_ID_SEL_4_SELf 4258
#define MATCH_ID_TABLE_COR_ERR_RPT_0_ENf 4259
#define MATCH_ID_TABLE_COR_ERR_RPT_1_ENf 4260
#define MATCH_ID_TABLE_COR_ERR_RPT_2_ENf 4261
#define MATCH_ID_TABLE_COR_ERR_RPT_3_ENf 4262
#define MATCH_ID_TABLE_COR_ERR_RPT_4_ENf 4263
#define MATCH_ID_TABLE_COR_ERR_RPT_EN_SETf 4264
#define MATCH_ID_TABLE_ECC_0_ENf 4265
#define MATCH_ID_TABLE_ECC_1_ENf 4266
#define MATCH_ID_TABLE_ECC_2_ENf 4267
#define MATCH_ID_TABLE_ECC_3_ENf 4268
#define MATCH_ID_TABLE_ECC_4_ENf 4269
#define MATCH_ID_TABLE_ECC_EN_SETf 4270
#define MATCH_ID_UPDATE_CMD_0f 4271
#define MATCH_ID_UPDATE_CMD_0_OFFSETf 4272
#define MATCH_ID_UPDATE_CMD_0_VALUEf 4273
#define MATCH_ID_UPDATE_CMD_1f 4274
#define MATCH_ID_UPDATE_CMD_1_OFFSETf 4275
#define MATCH_ID_UPDATE_CMD_1_VALUEf 4276
#define MATCH_LPHASEf 4277
#define MATCH_UPHASEf 4278
#define MATCH_VALUEf 4279
#define MAXf 4280
#define MAXCONFIGf 4281
#define MAX_AGED_OQS_COUNTf 4282
#define MAX_AGED_OQS_TIMEf 4283
#define MAX_BISR_LENGHTf 4284
#define MAX_BUCKETf 4285
#define MAX_CREDITSf 4286
#define MAX_DAC_CODEf 4287
#define MAX_DROP_RATEf 4288
#define MAX_ENTRIES_DATA_BUFf 4289
#define MAX_IDXf 4290
#define MAX_IP_CHECK_ENABLEf 4291
#define MAX_IP_PAYLOAD_SIZEf 4292
#define MAX_METER_GRANf 4293
#define MAX_NUMBER_OF_ENTRIES_ENCf 4294
#define MAX_PROFILE_EXCEEDED_FLAGf 4295
#define MAX_PVT_DATAf 4296
#define MAX_REFRESHf 4297
#define MAX_SCf 4298
#define MAX_SPACING_ALL_SPEEDSf 4299
#define MAX_SPACING_SPECIAL_SLOTf 4300
#define MAX_SRC_PORT_SPEEDf 4301
#define MAX_THDf 4302
#define MAX_THD_SELf 4303
#define MAX_THRESHOLDf 4304
#define MAX_USAGEf 4305
#define MBIST_MODEf 4306
#define MCINDEXf 4307
#define MC_COSf 4308
#define MC_COS_SELf 4309
#define MC_COS_STRf 4310
#define MC_FIFO_OVERFLOWf 4311
#define MC_IDXf 4312
#define MC_OVERFLOW_SIZEf 4313
#define MC_Q_MODEf 4314
#define MC_Q_THRESH_CAPf 4315
#define MDC_MODEf 4316
#define MDIO_FUNC_CTRLf 4317
#define MDIO_OP_TYPEf 4318
#define MDIO_OUT_DELAYf 4319
#define MEMBASEf 4320
#define MEMBER_0_DESTINATIONf 4321
#define MEMBER_0_PORTf 4322
#define MEMBER_0_PORT_VALIDf 4323
#define MEMBER_10_PORTf 4324
#define MEMBER_10_PORT_VALIDf 4325
#define MEMBER_11_PORTf 4326
#define MEMBER_11_PORT_VALIDf 4327
#define MEMBER_12_PORTf 4328
#define MEMBER_12_PORT_VALIDf 4329
#define MEMBER_13_PORTf 4330
#define MEMBER_13_PORT_VALIDf 4331
#define MEMBER_14_PORTf 4332
#define MEMBER_14_PORT_VALIDf 4333
#define MEMBER_15_PORTf 4334
#define MEMBER_15_PORT_VALIDf 4335
#define MEMBER_16_PORTf 4336
#define MEMBER_16_PORT_VALIDf 4337
#define MEMBER_17_PORTf 4338
#define MEMBER_17_PORT_VALIDf 4339
#define MEMBER_18_PORTf 4340
#define MEMBER_18_PORT_VALIDf 4341
#define MEMBER_19_PORTf 4342
#define MEMBER_19_PORT_VALIDf 4343
#define MEMBER_1_DESTINATIONf 4344
#define MEMBER_1_PORTf 4345
#define MEMBER_1_PORT_VALIDf 4346
#define MEMBER_20_PORTf 4347
#define MEMBER_20_PORT_VALIDf 4348
#define MEMBER_21_PORTf 4349
#define MEMBER_21_PORT_VALIDf 4350
#define MEMBER_22_PORTf 4351
#define MEMBER_22_PORT_VALIDf 4352
#define MEMBER_23_PORTf 4353
#define MEMBER_23_PORT_VALIDf 4354
#define MEMBER_24_PORTf 4355
#define MEMBER_24_PORT_VALIDf 4356
#define MEMBER_25_PORTf 4357
#define MEMBER_25_PORT_VALIDf 4358
#define MEMBER_26_PORTf 4359
#define MEMBER_26_PORT_VALIDf 4360
#define MEMBER_27_PORTf 4361
#define MEMBER_27_PORT_VALIDf 4362
#define MEMBER_28_PORTf 4363
#define MEMBER_28_PORT_VALIDf 4364
#define MEMBER_29_PORTf 4365
#define MEMBER_29_PORT_VALIDf 4366
#define MEMBER_2_DESTINATIONf 4367
#define MEMBER_2_PORTf 4368
#define MEMBER_2_PORT_VALIDf 4369
#define MEMBER_30_PORTf 4370
#define MEMBER_30_PORT_VALIDf 4371
#define MEMBER_31_PORTf 4372
#define MEMBER_31_PORT_VALIDf 4373
#define MEMBER_32_PORTf 4374
#define MEMBER_32_PORT_VALIDf 4375
#define MEMBER_33_PORTf 4376
#define MEMBER_33_PORT_VALIDf 4377
#define MEMBER_34_PORTf 4378
#define MEMBER_34_PORT_VALIDf 4379
#define MEMBER_35_PORTf 4380
#define MEMBER_35_PORT_VALIDf 4381
#define MEMBER_36_PORTf 4382
#define MEMBER_36_PORT_VALIDf 4383
#define MEMBER_37_PORTf 4384
#define MEMBER_37_PORT_VALIDf 4385
#define MEMBER_38_PORTf 4386
#define MEMBER_38_PORT_VALIDf 4387
#define MEMBER_39_PORTf 4388
#define MEMBER_39_PORT_VALIDf 4389
#define MEMBER_3_DESTINATIONf 4390
#define MEMBER_3_PORTf 4391
#define MEMBER_3_PORT_VALIDf 4392
#define MEMBER_40_PORTf 4393
#define MEMBER_40_PORT_VALIDf 4394
#define MEMBER_41_PORTf 4395
#define MEMBER_41_PORT_VALIDf 4396
#define MEMBER_42_PORTf 4397
#define MEMBER_42_PORT_VALIDf 4398
#define MEMBER_43_PORTf 4399
#define MEMBER_43_PORT_VALIDf 4400
#define MEMBER_44_PORTf 4401
#define MEMBER_44_PORT_VALIDf 4402
#define MEMBER_45_PORTf 4403
#define MEMBER_45_PORT_VALIDf 4404
#define MEMBER_46_PORTf 4405
#define MEMBER_46_PORT_VALIDf 4406
#define MEMBER_47_PORTf 4407
#define MEMBER_47_PORT_VALIDf 4408
#define MEMBER_48_PORTf 4409
#define MEMBER_48_PORT_VALIDf 4410
#define MEMBER_49_PORTf 4411
#define MEMBER_49_PORT_VALIDf 4412
#define MEMBER_4_PORTf 4413
#define MEMBER_4_PORT_VALIDf 4414
#define MEMBER_50_PORTf 4415
#define MEMBER_50_PORT_VALIDf 4416
#define MEMBER_51_PORTf 4417
#define MEMBER_51_PORT_VALIDf 4418
#define MEMBER_52_PORTf 4419
#define MEMBER_52_PORT_VALIDf 4420
#define MEMBER_53_PORTf 4421
#define MEMBER_53_PORT_VALIDf 4422
#define MEMBER_54_PORTf 4423
#define MEMBER_54_PORT_VALIDf 4424
#define MEMBER_55_PORTf 4425
#define MEMBER_55_PORT_VALIDf 4426
#define MEMBER_56_PORTf 4427
#define MEMBER_56_PORT_VALIDf 4428
#define MEMBER_57_PORTf 4429
#define MEMBER_57_PORT_VALIDf 4430
#define MEMBER_58_PORTf 4431
#define MEMBER_58_PORT_VALIDf 4432
#define MEMBER_59_PORTf 4433
#define MEMBER_59_PORT_VALIDf 4434
#define MEMBER_5_PORTf 4435
#define MEMBER_5_PORT_VALIDf 4436
#define MEMBER_60_PORTf 4437
#define MEMBER_60_PORT_VALIDf 4438
#define MEMBER_61_PORTf 4439
#define MEMBER_61_PORT_VALIDf 4440
#define MEMBER_62_PORTf 4441
#define MEMBER_62_PORT_VALIDf 4442
#define MEMBER_63_PORTf 4443
#define MEMBER_63_PORT_VALIDf 4444
#define MEMBER_6_PORTf 4445
#define MEMBER_6_PORT_VALIDf 4446
#define MEMBER_7_PORTf 4447
#define MEMBER_7_PORT_VALIDf 4448
#define MEMBER_8_PORTf 4449
#define MEMBER_8_PORT_VALIDf 4450
#define MEMBER_9_PORTf 4451
#define MEMBER_9_PORT_VALIDf 4452
#define MEMBER_BMPf 4453
#define MEMBER_IDX_SELf 4454
#define MEMBER_L2OIFf 4455
#define MEMBER_POSITIONf 4456
#define MEMBER_REASSIGNMENTSf 4457
#define MEMBER_STATEf 4458
#define MEMINDEXf 4459
#define MEMORY_IDf 4460
#define MEMORY_READ_TOTAL_OUTSTD_LIMITf 4461
#define MEMORY_STANDBY_ENABLE_DIAG_DECf 4462
#define MEMORY_WRITE_TOTAL_OUTSTD_LIMITf 4463
#define MEM_ECC_ERR_ENf 4464
#define MEM_ECC_ERR_STATUSf 4465
#define MEM_FIELDSf 4466
#define MEM_PAR_ERR_INT_ENf 4467
#define MEM_PAR_ERR_INT_SETf 4468
#define MEM_PAR_ERR_INT_STATf 4469
#define MEM_RD_PTRf 4470
#define MEM_RESET_COMPLETEf 4471
#define MEM_RST_DONEf 4472
#define MEM_TABLE_INITf 4473
#define MEM_TYPEf 4474
#define MEM_WR_PTRf 4475
#define MERGE_ENG_POOL_STATESf 4476
#define MERGE_MODE_ENf 4477
#define METADATAf 4478
#define METERING_DISABLEf 4479
#define METER_ENf 4480
#define METER_GRANf 4481
#define METER_MAP_EN_DEFAULTf 4482
#define METER_MAP_EN_SET_VALIDf 4483
#define METER_SPAREf 4484
#define MGMT_MTUf 4485
#define MH0f 4486
#define MH1f 4487
#define MH2f 4488
#define MH3f 4489
#define MH_SRC_PID_ENABLEf 4490
#define MH_TCf 4491
#define MH_TC_MAP_ENABLEf 4492
#define MIB_CLEAR_ON_READf 4493
#define MIB_COUNTER_DOUBLE_BIT_ERRf 4494
#define MIB_COUNTER_ECC_CTRL_ENf 4495
#define MIB_COUNTER_ECC_ERR_ADDRESSf 4496
#define MIB_COUNTER_FORCE_DOUBLE_BIT_ERRf 4497
#define MIB_COUNTER_FORCE_SINGLE_BIT_ERRf 4498
#define MIB_COUNTER_MEM_CTRL_TMf 4499
#define MIB_COUNTER_MULTIPLE_ERRf 4500
#define MIB_COUNTER_SINGLE_BIT_ERRf 4501
#define MIB_DATAf 4502
#define MIB_ECC_ENf 4503
#define MIB_INITf 4504
#define MIB_RSC0_MEMf 4505
#define MIB_RSC0_MEM_EN_COR_ERR_RPTf 4506
#define MIB_RSC1_MEMf 4507
#define MIB_RSC1_MEM_EN_COR_ERR_RPTf 4508
#define MIB_RSC_DATA_HI_LVMf 4509
#define MIB_RSC_DATA_HI_TMf 4510
#define MIB_RSC_DATA_LO_LVMf 4511
#define MIB_RSC_DATA_LO_TMf 4512
#define MIB_RSC_MEM_ENf 4513
#define MIB_RX_MEM_ERRf 4514
#define MIB_SATURATEf 4515
#define MIB_SER_EVENTf 4516
#define MIB_TSC0_MEMf 4517
#define MIB_TSC0_MEM_EN_COR_ERR_RPTf 4518
#define MIB_TSC1_MEMf 4519
#define MIB_TSC1_MEM_EN_COR_ERR_RPTf 4520
#define MIB_TSC_DATA_HI_LVMf 4521
#define MIB_TSC_DATA_HI_TMf 4522
#define MIB_TSC_DATA_LO_LVMf 4523
#define MIB_TSC_DATA_LO_TMf 4524
#define MIB_TSC_MEM_ENf 4525
#define MIB_TX_MEM_ERRf 4526
#define MIDf 4527
#define MID_PKT_100G_MIN_SPACINGf 4528
#define MID_PKT_200G_MIN_SPACINGf 4529
#define MID_PKT_400G_MIN_SPACINGf 4530
#define MID_PKT_50G_MIN_SPACINGf 4531
#define MINf 4532
#define MINCONFIGf 4533
#define MINORf 4534
#define MIN_BUCKETf 4535
#define MIN_BUFFER_AVAILABLE_USAGEf 4536
#define MIN_COUNTf 4537
#define MIN_DAC_CODEf 4538
#define MIN_HW_RST_STATUSf 4539
#define MIN_HW_RST_THRESHOLDf 4540
#define MIN_IP_CHECK_ENABLEf 4541
#define MIN_IP_PAYLOAD_SIZEf 4542
#define MIN_LIMITf 4543
#define MIN_METER_GRANf 4544
#define MIN_PKT_SIZEf 4545
#define MIN_PROFILE_SATISFIED_FLAGf 4546
#define MIN_PVT_DATAf 4547
#define MIN_REFRESHf 4548
#define MIN_SPACE_VIOL_D_SRC_PORT_NUMf 4549
#define MIN_SPACE_VIOL_INTR_ENf 4550
#define MIN_SPACE_VIOL_INTR_OVRf 4551
#define MIN_SPACE_VIOL_INTR_STATf 4552
#define MIN_THDf 4553
#define MIN_THD_SELf 4554
#define MIN_THRESHOLDf 4555
#define MIRRORf 4556
#define MIRROR_0f 4557
#define MIRROR_1f 4558
#define MIRROR_2f 4559
#define MIRROR_3f 4560
#define MIRROR_BMPf 4561
#define MIRROR_COPY_MASKf 4562
#define MIRROR_COPY_VALUEf 4563
#define MIRROR_CTRLf 4564
#define MIRROR_EDIT_CTRL_IDf 4565
#define MIRROR_ENCAP_CHECKSUM_0_FIELD_REL_OFFSETf 4566
#define MIRROR_ENCAP_CHECKSUM_0_MASKf 4567
#define MIRROR_ENCAP_CHECKSUM_0_VALIDf 4568
#define MIRROR_ENCAP_CHECKSUM_COMMANDf 4569
#define MIRROR_ENCAP_DATA_0f 4570
#define MIRROR_ENCAP_DATA_1f 4571
#define MIRROR_ENCAP_DATA_2f 4572
#define MIRROR_ENCAP_DATA_3f 4573
#define MIRROR_ENCAP_DATA_4f 4574
#define MIRROR_ENCAP_DATA_5f 4575
#define MIRROR_ENCAP_DATA_6f 4576
#define MIRROR_ENCAP_DATA_7f 4577
#define MIRROR_ENCAP_FIELD_PROFILE_TABLE_COR_ERR_RPT_0_ENf 4578
#define MIRROR_ENCAP_FIELD_PROFILE_TABLE_COR_ERR_RPT_EN_SETf 4579
#define MIRROR_ENCAP_FIELD_PROFILE_TABLE_ECC_0_ENf 4580
#define MIRROR_ENCAP_FIELD_PROFILE_TABLE_ECC_EN_SETf 4581
#define MIRROR_ENCAP_INDEXf 4582
#define MIRROR_ENCAP_PKT_LEN_0_ADJUSTf 4583
#define MIRROR_ENCAP_PKT_LEN_0_FIELD_REL_OFFSETf 4584
#define MIRROR_ENCAP_PKT_LEN_0_SRCf 4585
#define MIRROR_ENCAP_PKT_LEN_0_VALIDf 4586
#define MIRROR_ENCAP_PKT_LEN_1_ADJUSTf 4587
#define MIRROR_ENCAP_PKT_LEN_1_FIELD_REL_OFFSETf 4588
#define MIRROR_ENCAP_PKT_LEN_1_SRCf 4589
#define MIRROR_ENCAP_PKT_LEN_1_VALIDf 4590
#define MIRROR_ENCAP_PKT_LEN_COMMANDf 4591
#define MIRROR_ENCAP_PROFILE_1_TABLE_COR_ERR_RPT_0_ENf 4592
#define MIRROR_ENCAP_PROFILE_1_TABLE_COR_ERR_RPT_EN_SETf 4593
#define MIRROR_ENCAP_PROFILE_1_TABLE_ECC_0_ENf 4594
#define MIRROR_ENCAP_PROFILE_1_TABLE_ECC_EN_SETf 4595
#define MIRROR_ENCAP_PROFILE_2_TABLE_COR_ERR_RPT_0_ENf 4596
#define MIRROR_ENCAP_PROFILE_2_TABLE_COR_ERR_RPT_EN_SETf 4597
#define MIRROR_ENCAP_PROFILE_2_TABLE_ECC_0_ENf 4598
#define MIRROR_ENCAP_PROFILE_2_TABLE_ECC_EN_SETf 4599
#define MIRROR_ENCAP_PROFILE_3_TABLE_COR_ERR_RPT_0_ENf 4600
#define MIRROR_ENCAP_PROFILE_3_TABLE_COR_ERR_RPT_EN_SETf 4601
#define MIRROR_ENCAP_PROFILE_3_TABLE_ECC_0_ENf 4602
#define MIRROR_ENCAP_PROFILE_3_TABLE_ECC_EN_SETf 4603
#define MIRROR_ENGINE_EDIT_ID_INS_OFFSETf 4604
#define MIRROR_ENGINE_PROFILE_OFFSETf 4605
#define MIRROR_FIELD_16BIT_0_INDEXf 4606
#define MIRROR_FIELD_16BIT_0_SHIFT_OFFSETf 4607
#define MIRROR_FIELD_16BIT_0_SRC_SELf 4608
#define MIRROR_FIELD_16BIT_0_VALIDf 4609
#define MIRROR_FIELD_16BIT_1_INDEXf 4610
#define MIRROR_FIELD_16BIT_1_SHIFT_OFFSETf 4611
#define MIRROR_FIELD_16BIT_1_SRC_SELf 4612
#define MIRROR_FIELD_16BIT_1_VALIDf 4613
#define MIRROR_FIELD_32BIT_0_INDEXf 4614
#define MIRROR_FIELD_32BIT_0_SHIFT_OFFSETf 4615
#define MIRROR_FIELD_32BIT_0_SRC_SELf 4616
#define MIRROR_FIELD_32BIT_0_VALIDf 4617
#define MIRROR_FIELD_32BIT_1_INDEXf 4618
#define MIRROR_FIELD_32BIT_1_SHIFT_OFFSETf 4619
#define MIRROR_FIELD_32BIT_1_SRC_SELf 4620
#define MIRROR_FIELD_32BIT_1_VALIDf 4621
#define MIRROR_FIELD_32BIT_2_INDEXf 4622
#define MIRROR_FIELD_32BIT_2_SHIFT_OFFSETf 4623
#define MIRROR_FIELD_32BIT_2_SRC_SELf 4624
#define MIRROR_FIELD_32BIT_2_VALIDf 4625
#define MIRROR_FIELD_32BIT_3_INDEXf 4626
#define MIRROR_FIELD_32BIT_3_SHIFT_OFFSETf 4627
#define MIRROR_FIELD_32BIT_3_SRC_SELf 4628
#define MIRROR_FIELD_32BIT_3_VALIDf 4629
#define MIRROR_FIELD_32BIT_4_INDEXf 4630
#define MIRROR_FIELD_32BIT_4_SHIFT_OFFSETf 4631
#define MIRROR_FIELD_32BIT_4_SRC_SELf 4632
#define MIRROR_FIELD_32BIT_4_VALIDf 4633
#define MIRROR_FIELD_32BIT_5_INDEXf 4634
#define MIRROR_FIELD_32BIT_5_SHIFT_OFFSETf 4635
#define MIRROR_FIELD_32BIT_5_SRC_SELf 4636
#define MIRROR_FIELD_32BIT_5_VALIDf 4637
#define MIRROR_IDXf 4638
#define MIRROR_INDEXf 4639
#define MIRROR_LKUP_ENf 4640
#define MIRROR_MTP_INDEXf 4641
#define MIRROR_ON_DROPf 4642
#define MIRROR_ON_DROP_CELL_LIMITf 4643
#define MIRROR_ON_DROP_CELL_USAGEf 4644
#define MIRROR_ON_DROP_CELL_USAGE_BSTf 4645
#define MIRROR_ON_DROP_CELL_USAGE_BST_MONf 4646
#define MIRROR_ON_DROP_DESTINATION_PORTf 4647
#define MIRROR_ON_DROP_DESTINATION_QUEUEf 4648
#define MIRROR_ON_DROP_DEST_PORT_ACTIVEf 4649
#define MIRROR_ON_DROP_ELIGIBLEf 4650
#define MIRROR_ON_DROP_ENABLEf 4651
#define MIRROR_ON_DROP_LOCAL_DEST_PORTf 4652
#define MIRROR_ON_DROP_PKT_COLORf 4653
#define MIRROR_ON_DROP_PORT_NUMf 4654
#define MIRROR_ON_DROP_PROFILEf 4655
#define MIRROR_ON_DROP_REASONf 4656
#define MIRROR_ON_DROP_SAMPLE_DROP_COUNTf 4657
#define MIRROR_ON_DROP_SAMPLE_ENQ_COUNTf 4658
#define MIRROR_ON_DROP_SAMPLING_PROB_IDXf 4659
#define MIRROR_ON_DROP_UC_COSf 4660
#define MIRROR_ON_DROP_VLDf 4661
#define MIRROR_SEQ_NUM_COUNTER_INDEXf 4662
#define MIRROR_SEQ_NUM_ENf 4663
#define MIRROR_SEQ_NUM_PROFILE_INDEXf 4664
#define MIRROR_SESSION_TYPEf 4665
#define MIRROR_SOURCE_CONTAINER_SELf 4666
#define MIRROR_SOURCE_CONTAINER_VALUEf 4667
#define MIRR_LOCAL_MTPf 4668
#define MIRR_SYSTEM_DEST_PORTf 4669
#define MIR_PBM_PTRf 4670
#define MISS_VALID_ADDRESSf 4671
#define MISS_VALID_INTERRUPTf 4672
#define MLVM_CTRLf 4673
#define MMUQ0_EBGRP_NUMf 4674
#define MMUQ0_TO_OOB_BIT_OFFSETf 4675
#define MMUQ0_TO_OOB_ENf 4676
#define MMUQ10_EBGRP_NUMf 4677
#define MMUQ10_TO_OOB_BIT_OFFSETf 4678
#define MMUQ10_TO_OOB_ENf 4679
#define MMUQ11_EBGRP_NUMf 4680
#define MMUQ11_TO_OOB_BIT_OFFSETf 4681
#define MMUQ11_TO_OOB_ENf 4682
#define MMUQ1_EBGRP_NUMf 4683
#define MMUQ1_TO_OOB_BIT_OFFSETf 4684
#define MMUQ1_TO_OOB_ENf 4685
#define MMUQ2_EBGRP_NUMf 4686
#define MMUQ2_TO_OOB_BIT_OFFSETf 4687
#define MMUQ2_TO_OOB_ENf 4688
#define MMUQ3_EBGRP_NUMf 4689
#define MMUQ3_TO_OOB_BIT_OFFSETf 4690
#define MMUQ3_TO_OOB_ENf 4691
#define MMUQ4_EBGRP_NUMf 4692
#define MMUQ4_TO_OOB_BIT_OFFSETf 4693
#define MMUQ4_TO_OOB_ENf 4694
#define MMUQ5_EBGRP_NUMf 4695
#define MMUQ5_TO_OOB_BIT_OFFSETf 4696
#define MMUQ5_TO_OOB_ENf 4697
#define MMUQ6_EBGRP_NUMf 4698
#define MMUQ6_TO_OOB_BIT_OFFSETf 4699
#define MMUQ6_TO_OOB_ENf 4700
#define MMUQ7_EBGRP_NUMf 4701
#define MMUQ7_TO_OOB_BIT_OFFSETf 4702
#define MMUQ7_TO_OOB_ENf 4703
#define MMUQ8_EBGRP_NUMf 4704
#define MMUQ8_TO_OOB_BIT_OFFSETf 4705
#define MMUQ8_TO_OOB_ENf 4706
#define MMUQ9_EBGRP_NUMf 4707
#define MMUQ9_TO_OOB_BIT_OFFSETf 4708
#define MMUQ9_TO_OOB_ENf 4709
#define MMU_CCP_COPY_COUNT_INFOf 4710
#define MMU_CONGESTION_EXPERIENCEf 4711
#define MMU_CRB_CT_DELAY_LINE_IP_MEMf 4712
#define MMU_CRB_CT_DELAY_LINE_RQE_MEMf 4713
#define MMU_EBCFP_FAP_BITMAP_MEMf 4714
#define MMU_EBCFP_LAT_ABS_FIFOf 4715
#define MMU_EBCFP_MXM_TAG_MEMf 4716
#define MMU_EBCR_CELL_INFO_TILEf 4717
#define MMU_EBPTS_EBSHP_SHAPE_BUS_LATENCY_FIFOf 4718
#define MMU_EBTOQ_CBf 4719
#define MMU_EBTOQ_CBNf 4720
#define MMU_EBTOQ_CFPf 4721
#define MMU_EBTOQ_QDBf 4722
#define MMU_INTFO_ENG_CONGST_STf 4723
#define MMU_INTFO_ING_CONGST_STf 4724
#define MMU_MTRO_BUCKET_CPU_L1f 4725
#define MMU_MTRO_BUCKET_L0f 4726
#define MMU_MTRO_CPU_L1f 4727
#define MMU_MTRO_L0f 4728
#define MMU_NULL_SLOT_COUNTER_VALUEf 4729
#define MMU_OQS_RECEPTION_FIFOf 4730
#define MMU_OQS_SEG0_BANK0_FIFO_MEMf 4731
#define MMU_OQS_SEG0_BANK1_FIFO_MEMf 4732
#define MMU_OQS_SEG0_BANK2_FIFO_MEMf 4733
#define MMU_OQS_SEG0_BANK3_FIFO_MEMf 4734
#define MMU_OQS_SEG0_BANK4_FIFO_MEMf 4735
#define MMU_OQS_SEG0_BANK5_FIFO_MEMf 4736
#define MMU_OQS_SEG1_BANK0_FIFO_MEMf 4737
#define MMU_OQS_SEG1_BANK1_FIFO_MEMf 4738
#define MMU_OQS_SEG1_BANK2_FIFO_MEMf 4739
#define MMU_OQS_SEG1_BANK3_FIFO_MEMf 4740
#define MMU_OQS_SEG1_BANK4_FIFO_MEMf 4741
#define MMU_OQS_SEG1_BANK5_FIFO_MEMf 4742
#define MMU_OQS_TOQ_CELL_TX_CREDIT_OVERFLOWf 4743
#define MMU_PKT_LENGTH_ADJUST_PTRf 4744
#define MMU_PKT_LENGTH_SELECTf 4745
#define MMU_PORTf 4746
#define MMU_PORT_TO_OOB_PORT_MAPPING_THDIf 4747
#define MMU_PORT_TO_OOB_PORT_MAPPING_THDOf 4748
#define MMU_QNUMf 4749
#define MMU_QSCH_L0_ACCUM_COMP_MEMf 4750
#define MMU_QSCH_L0_CREDIT_MEMf 4751
#define MMU_QSCH_L0_FIRST_MEMf 4752
#define MMU_QSCH_L0_WEIGHT_MEMf 4753
#define MMU_QSCH_L1_ACCUM_COMP_MEMf 4754
#define MMU_QSCH_L1_CREDIT_MEMf 4755
#define MMU_QSCH_L1_FIRST_MEMf 4756
#define MMU_QSCH_L1_WEIGHT_MEMf 4757
#define MMU_QSCH_L2_ACCUM_COMP_MEMf 4758
#define MMU_QSCH_L2_CREDIT_MEMf 4759
#define MMU_QSCH_L2_WEIGHT_MEMf 4760
#define MMU_QUEUES_BKPf 4761
#define MMU_QUEUE_NUMf 4762
#define MMU_Q_NUMf 4763
#define MMU_Q_NUM_0f 4764
#define MMU_Q_NUM_1f 4765
#define MMU_Q_NUM_10f 4766
#define MMU_Q_NUM_11f 4767
#define MMU_Q_NUM_2f 4768
#define MMU_Q_NUM_3f 4769
#define MMU_Q_NUM_4f 4770
#define MMU_Q_NUM_5f 4771
#define MMU_Q_NUM_6f 4772
#define MMU_Q_NUM_7f 4773
#define MMU_Q_NUM_8f 4774
#define MMU_Q_NUM_9f 4775
#define MMU_Q_NUM_MATCH_ENf 4776
#define MMU_SCB_MSCFIFO_BANK0f 4777
#define MMU_SCB_MSCFIFO_BANK0_ERR_DET_ENf 4778
#define MMU_SCB_MSCFIFO_BANK1f 4779
#define MMU_SCB_MSCFIFO_BANK1_ERR_DET_ENf 4780
#define MMU_SCB_MSCFIFO_BANK2f 4781
#define MMU_SCB_MSCFIFO_BANK2_ERR_DET_ENf 4782
#define MMU_SCB_MSCFIFO_BANK3f 4783
#define MMU_SCB_MSCFIFO_BANK3_ERR_DET_ENf 4784
#define MMU_SCB_MSCFIFO_BANK4f 4785
#define MMU_SCB_MSCFIFO_BANK4_ERR_DET_ENf 4786
#define MMU_SCB_MSCFIFO_BANK5f 4787
#define MMU_SCB_MSCFIFO_BANK5_ERR_DET_ENf 4788
#define MMU_SCB_PDBf 4789
#define MMU_SCB_PDB_ERR_DET_ENf 4790
#define MMU_SCB_SCFIFO_BANK0f 4791
#define MMU_SCB_SCFIFO_BANK0_ERR_DET_ENf 4792
#define MMU_SCB_SCFIFO_BANK1f 4793
#define MMU_SCB_SCFIFO_BANK1_ERR_DET_ENf 4794
#define MMU_SCB_SCFIFO_BANK2f 4795
#define MMU_SCB_SCFIFO_BANK2_ERR_DET_ENf 4796
#define MMU_SCB_SCFIFO_BANK3f 4797
#define MMU_SCB_SCFIFO_BANK3_ERR_DET_ENf 4798
#define MMU_SCB_SCFIFO_BANK4f 4799
#define MMU_SCB_SCFIFO_BANK4_ERR_DET_ENf 4800
#define MMU_SCB_SCFIFO_BANK5f 4801
#define MMU_SCB_SCFIFO_BANK5_ERR_DET_ENf 4802
#define MMU_SCB_SCLLf 4803
#define MMU_SCB_SCLL_ERR_DET_ENf 4804
#define MMU_SCB_SCQENTRYf 4805
#define MMU_SCB_SCQENTRY_ERR_DET_ENf 4806
#define MMU_SCB_SOPSS_BANK0f 4807
#define MMU_SCB_SOPSS_BANK0_ERR_DET_ENf 4808
#define MMU_SCB_SOPSS_BANK1f 4809
#define MMU_SCB_SOPSS_BANK1_ERR_DET_ENf 4810
#define MMU_SCB_SOPSS_BANK2f 4811
#define MMU_SCB_SOPSS_BANK2_ERR_DET_ENf 4812
#define MMU_SCB_SOPSS_BANK3f 4813
#define MMU_SCB_SOPSS_BANK3_ERR_DET_ENf 4814
#define MMU_SCB_SOPSS_BANK4f 4815
#define MMU_SCB_SOPSS_BANK4_ERR_DET_ENf 4816
#define MMU_SCB_SOPSS_BANK5f 4817
#define MMU_SCB_SOPSS_BANK5_ERR_DET_ENf 4818
#define MMU_SCB_SRAF_BANK0f 4819
#define MMU_SCB_SRAF_BANK0_ERR_DET_ENf 4820
#define MMU_SCB_SRAF_BANK1f 4821
#define MMU_SCB_SRAF_BANK1_ERR_DET_ENf 4822
#define MMU_SCB_SRAF_BANK2f 4823
#define MMU_SCB_SRAF_BANK2_ERR_DET_ENf 4824
#define MMU_SCB_SRAF_BANK3f 4825
#define MMU_SCB_SRAF_BANK3_ERR_DET_ENf 4826
#define MMU_SCB_SRAF_BANK4f 4827
#define MMU_SCB_SRAF_BANK4_ERR_DET_ENf 4828
#define MMU_SCB_SRAF_BANK5f 4829
#define MMU_SCB_SRAF_BANK5_ERR_DET_ENf 4830
#define MMU_SPID_OVERRIDEf 4831
#define MMU_THDI_PORTSP_BSTf 4832
#define MMU_THDI_PORTSP_BST_ERR_DET_ENf 4833
#define MMU_THDI_PORTSP_CONFIGf 4834
#define MMU_THDI_PORTSP_CONFIG_ERR_DET_ENf 4835
#define MMU_THDI_PORTSP_COUNTERf 4836
#define MMU_THDI_PORTSP_COUNTER_ERR_DET_ENf 4837
#define MMU_THDI_PORT_BST_CONFIGf 4838
#define MMU_THDI_PORT_BST_CONFIG_ERR_DET_ENf 4839
#define MMU_THDI_PORT_PG_HDRM_BSTf 4840
#define MMU_THDI_PORT_PG_HDRM_BST_ERR_DET_ENf 4841
#define MMU_THDI_PORT_PG_HDRM_CONFIGf 4842
#define MMU_THDI_PORT_PG_HDRM_CONFIG_ERR_DET_ENf 4843
#define MMU_THDI_PORT_PG_HDRM_COUNTERf 4844
#define MMU_THDI_PORT_PG_HDRM_COUNTER_ERR_DET_ENf 4845
#define MMU_THDI_PORT_PG_MIN_CONFIGf 4846
#define MMU_THDI_PORT_PG_MIN_CONFIG_ERR_DET_ENf 4847
#define MMU_THDI_PORT_PG_MIN_COUNTERf 4848
#define MMU_THDI_PORT_PG_MIN_COUNTER_ERR_DET_ENf 4849
#define MMU_THDI_PORT_PG_RESUME_CONFIGf 4850
#define MMU_THDI_PORT_PG_RESUME_CONFIG_ERR_DET_ENf 4851
#define MMU_THDI_PORT_PG_SHARED_BSTf 4852
#define MMU_THDI_PORT_PG_SHARED_BST_ERR_DET_ENf 4853
#define MMU_THDI_PORT_PG_SHARED_CONFIGf 4854
#define MMU_THDI_PORT_PG_SHARED_CONFIG_ERR_DET_ENf 4855
#define MMU_THDI_PORT_PG_SHARED_COUNTERf 4856
#define MMU_THDI_PORT_PG_SHARED_COUNTER_ERR_DET_ENf 4857
#define MMU_THDO_BST_SHARED_PORTf 4858
#define MMU_THDO_BST_SHARED_PORTSP_MCf 4859
#define MMU_THDO_BST_SHARED_PORTSP_MC_ECCP_ENf 4860
#define MMU_THDO_BST_SHARED_PORT_ECCP_ENf 4861
#define MMU_THDO_BST_TOTAL_QUEUEf 4862
#define MMU_THDO_BST_TOTAL_QUEUE_ECCP_ENf 4863
#define MMU_THDO_CONFIG_MC_QGROUPf 4864
#define MMU_THDO_CONFIG_MC_QGROUP_ECCP_ENf 4865
#define MMU_THDO_CONFIG_PORTSP_MCf 4866
#define MMU_THDO_CONFIG_PORTSP_MC_ECCP_ENf 4867
#define MMU_THDO_CONFIG_PORT_UCf 4868
#define MMU_THDO_CONFIG_PORT_UC_ECCP_ENf 4869
#define MMU_THDO_CONFIG_UC_QGROUPf 4870
#define MMU_THDO_CONFIG_UC_QGROUP_ECCP_ENf 4871
#define MMU_THDO_COUNTER_MC_QGROUPf 4872
#define MMU_THDO_COUNTER_MC_QGROUP_ECCP_ENf 4873
#define MMU_THDO_COUNTER_PORTSP_MCf 4874
#define MMU_THDO_COUNTER_PORTSP_MC_ECCP_ENf 4875
#define MMU_THDO_COUNTER_PORT_UCf 4876
#define MMU_THDO_COUNTER_PORT_UC_ECCP_ENf 4877
#define MMU_THDO_COUNTER_QUEUEf 4878
#define MMU_THDO_COUNTER_QUEUE_ECCP_ENf 4879
#define MMU_THDO_COUNTER_UC_QGROUPf 4880
#define MMU_THDO_COUNTER_UC_QGROUP_ECCP_ENf 4881
#define MMU_THDO_DEVICE_PORT_MAPf 4882
#define MMU_THDO_DEVICE_PORT_MAP_ECCP_ENf 4883
#define MMU_THDO_EBST_FIFOf 4884
#define MMU_THDO_EBST_FIFO_ECCP_ENf 4885
#define MMU_THDO_EBST_PORT_CONFIGf 4886
#define MMU_THDO_EBST_PORT_CONFIG_ECCP_ENf 4887
#define MMU_THDO_MC_CQE_PRT_SP_BST_IDf 4888
#define MMU_THDO_MC_CQE_PRT_SP_BST_TRIGf 4889
#define MMU_THDO_MC_CQE_SP_BST_IDf 4890
#define MMU_THDO_MC_CQE_SP_BST_TRIGf 4891
#define MMU_THDO_MIRROR_ON_DROP_BST_IDf 4892
#define MMU_THDO_MIRROR_ON_DROP_BST_TRIGf 4893
#define MMU_THDO_OVERFLOW_NODE_IDf 4894
#define MMU_THDO_OVERFLOW_NODE_LEVELf 4895
#define MMU_THDO_PORT_DROP_COUNT_MCf 4896
#define MMU_THDO_PORT_DROP_COUNT_MC_ECCP_ENf 4897
#define MMU_THDO_PORT_DROP_COUNT_UCf 4898
#define MMU_THDO_PORT_DROP_COUNT_UC_ECCP_ENf 4899
#define MMU_THDO_PORT_QUEUE_SERVICE_POOLf 4900
#define MMU_THDO_PORT_QUEUE_SERVICE_POOL_ECCP_ENf 4901
#define MMU_THDO_PORT_Q_DROP_STATEf 4902
#define MMU_THDO_PORT_Q_DROP_STATE_ECCP_ENf 4903
#define MMU_THDO_PORT_Q_DROP_STATE_MCf 4904
#define MMU_THDO_PORT_Q_DROP_STATE_MC_ECCP_ENf 4905
#define MMU_THDO_PORT_Q_DROP_STATE_MC_SHf 4906
#define MMU_THDO_PORT_Q_DROP_STATE_MC_SH_ECCP_ENf 4907
#define MMU_THDO_PORT_Q_DROP_STATE_SHf 4908
#define MMU_THDO_PORT_Q_DROP_STATE_SH_ECCP_ENf 4909
#define MMU_THDO_PORT_SP_DROP_STATE_MCf 4910
#define MMU_THDO_PORT_SP_DROP_STATE_MC_ECCP_ENf 4911
#define MMU_THDO_PORT_SP_DROP_STATE_MC_SHf 4912
#define MMU_THDO_PORT_SP_DROP_STATE_MC_SH_ECCP_ENf 4913
#define MMU_THDO_PRT_SP_SHR_BST_IDf 4914
#define MMU_THDO_PRT_SP_SHR_BST_TRIGf 4915
#define MMU_THDO_QUEUE_AVG_ARRIVAL_COUNTf 4916
#define MMU_THDO_QUEUE_AVG_ARRIVAL_COUNT_ECCP_ENf 4917
#define MMU_THDO_QUEUE_CONFIGf 4918
#define MMU_THDO_QUEUE_CONFIG_ECCP_ENf 4919
#define MMU_THDO_QUEUE_DROP_COUNTf 4920
#define MMU_THDO_QUEUE_DROP_COUNT_ECCP_ENf 4921
#define MMU_THDO_QUEUE_INST_ARRIVAL_COUNTf 4922
#define MMU_THDO_QUEUE_INST_ARRIVAL_COUNT_ECCP_ENf 4923
#define MMU_THDO_QUEUE_RESUME_OFFSETf 4924
#define MMU_THDO_QUEUE_RESUME_OFFSET_ECCP_ENf 4925
#define MMU_THDO_QUE_TOT_BST_IDf 4926
#define MMU_THDO_QUE_TOT_BST_TRIGf 4927
#define MMU_THDO_Q_TO_QGRP_MAPDf 4928
#define MMU_THDO_Q_TO_QGRP_MAPD_ECCP_ENf 4929
#define MMU_THDO_RESUME_PORT_MCf 4930
#define MMU_THDO_RESUME_PORT_MC_ECCP_ENf 4931
#define MMU_THDO_RESUME_PORT_UCf 4932
#define MMU_THDO_RESUME_PORT_UC_ECCP_ENf 4933
#define MMU_THDO_RESUME_QUEUEf 4934
#define MMU_THDO_RESUME_QUEUE_ECCP_ENf 4935
#define MMU_THDO_SP_SHR_BST_IDf 4936
#define MMU_THDO_SP_SHR_BST_TRIGf 4937
#define MMU_THDO_SRC_PORT_DROP_COUNTf 4938
#define MMU_THDO_SRC_PORT_DROP_COUNT_ECCP_ENf 4939
#define MMU_THDO_TOTAL_COUNTER_QUEUE_SHf 4940
#define MMU_THDO_TOTAL_COUNTER_QUEUE_SH_ECCP_ENf 4941
#define MMU_THDO_TOTAL_PORT_COUNTERf 4942
#define MMU_THDO_TOTAL_PORT_COUNTER_ECCP_ENf 4943
#define MMU_THDO_TOTAL_PORT_COUNTER_MCf 4944
#define MMU_THDO_TOTAL_PORT_COUNTER_MC_ECCP_ENf 4945
#define MMU_THDO_TOTAL_PORT_COUNTER_MC_SHf 4946
#define MMU_THDO_TOTAL_PORT_COUNTER_MC_SH_ECCP_ENf 4947
#define MMU_THDO_TOTAL_PORT_COUNTER_SHf 4948
#define MMU_THDO_TOTAL_PORT_COUNTER_SH_ECCP_ENf 4949
#define MMU_THDO_UNDERFLOW_NODE_IDf 4950
#define MMU_THDO_UNDERFLOW_NODE_LEVELf 4951
#define MMU_THDO_WRED_SH_COUNTER_PORT_UCf 4952
#define MMU_THDO_WRED_SH_COUNTER_PORT_UC_ECCP_ENf 4953
#define MMU_TOQ_CQEB0f 4954
#define MMU_TOQ_CQEB0_ECCP_ENf 4955
#define MMU_TOQ_CQEB1f 4956
#define MMU_TOQ_CQEB1_ECCP_ENf 4957
#define MMU_TOQ_CQEBN_LOWERf 4958
#define MMU_TOQ_CQEBN_LOWER_ECCP_ENf 4959
#define MMU_TOQ_CQEBN_UPPERf 4960
#define MMU_TOQ_CQEBN_UPPER_ECCP_ENf 4961
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM0f 4962
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM0_ECCP_ENf 4963
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM1f 4964
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM1_ECCP_ENf 4965
#define MMU_TOQ_CQEB_FAPf 4966
#define MMU_TOQ_CQEB_FAP_ECCP_ENf 4967
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIALf 4968
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_ECCP_ENf 4969
#define MMU_TOQ_OQS_RECEPTION_FIFOf 4970
#define MMU_TOQ_OQS_RECEPTION_FIFO_ECCP_ENf 4971
#define MMU_TOQ_OQS_STAGING_MEMf 4972
#define MMU_TOQ_OQS_STAGING_MEM_ECCP_ENf 4973
#define MMU_TOQ_VOQDBf 4974
#define MMU_TOQ_VOQDB_ECCP_ENf 4975
#define MMU_TOQ_VOQDB_TAIL_PARTIALf 4976
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_ECCP_ENf 4977
#define MMU_TOQ_VOQ_HEAD_DBf 4978
#define MMU_TOQ_VOQ_HEAD_DB_ECCP_ENf 4979
#define MMU_WRED_AVG_PORTSP_SIZEf 4980
#define MMU_WRED_AVG_PORTSP_SIZE_ECCP_ENf 4981
#define MMU_WRED_AVG_QSIZEf 4982
#define MMU_WRED_AVG_QSIZE_ECCP_ENf 4983
#define MMU_WRED_DROP_CURVE_PROFILEf 4984
#define MMU_WRED_DROP_CURVE_PROFILE_ECCP_ENf 4985
#define MMU_WRED_ECN_MARK_CONFIGf 4986
#define MMU_WRED_ECN_MARK_CONFIG_ECCP_ENf 4987
#define MMU_WRED_PORTSP_CONFIGf 4988
#define MMU_WRED_PORTSP_CONFIG_ECCP_ENf 4989
#define MMU_WRED_PORT_SP_DROP_THDf 4990
#define MMU_WRED_PORT_SP_DROP_THD_ECCP_ENf 4991
#define MMU_WRED_PORT_SP_SHARED_COUNTf 4992
#define MMU_WRED_PORT_SP_SHARED_COUNT_ECCP_ENf 4993
#define MMU_WRED_QUEUE_CONFIGf 4994
#define MMU_WRED_QUEUE_CONFIG_ECCP_ENf 4995
#define MMU_WRED_UC_QUEUE_DROP_THDf 4996
#define MMU_WRED_UC_QUEUE_DROP_THD_ECCP_ENf 4997
#define MMU_WRED_UC_QUEUE_DROP_THD_MARKf 4998
#define MMU_WRED_UC_QUEUE_DROP_THD_MARK_ECCP_ENf 4999
#define MMU_WRED_UC_QUEUE_TOTAL_COUNTf 5000
#define MMU_WRED_UC_QUEUE_TOTAL_COUNT_ECCP_ENf 5001
#define MODf 5002
#define MODEf 5003
#define MODE_1_BITMAPf 5004
#define MODE_400f 5005
#define MODE_BITf 5006
#define MODE_BPC_SELECTf 5007
#define MODE_BPPf 5008
#define MOD_CELLS_IN_ITM_CNTRf 5009
#define MOD_CHIP_TEST_MODEf 5010
#define MOD_ELIGIBLEf 5011
#define MOD_ELIGIBLE_0f 5012
#define MOD_ELIGIBLE_1f 5013
#define MOD_ELIGIBLE_2f 5014
#define MOD_ELIGIBLE_3f 5015
#define MOD_ENQ_ERRf 5016
#define MOD_ENQ_ERR_STATf 5017
#define MOD_PROFILEf 5018
#define MOD_PROFILE_0f 5019
#define MOD_PROFILE_1f 5020
#define MOD_PROFILE_2f 5021
#define MOD_PROFILE_3f 5022
#define MONITOR_ENf 5023
#define MON_ECC_CORRUPTf 5024
#define MON_ECC_ENABLEf 5025
#define MON_EN_COR_ERR_RPTf 5026
#define MOR_IGNORE_EARLY_ACK_LIMITf 5027
#define MPB_FIXEDf 5028
#define MPB_FIXED_DATAf 5029
#define MPB_FLEXf 5030
#define MPB_FLEX_DATAf 5031
#define MPB_KEYf 5032
#define MPB_KEY_MASKf 5033
#define MPLS_ETYPE_ENf 5034
#define MRDT_ENABLEf 5035
#define MSB_VLANf 5036
#define MSEC_CLK_CYCLE_TICK_COUNTf 5037
#define MSG_DONEf 5038
#define MSG_STARTf 5039
#define MSPI_DONEf 5040
#define MSPI_HALT_SET_TRANSACTION_DONEf 5041
#define MSTRf 5042
#define MS_SUBPORT_NUMf 5043
#define MS_SUBPORT_NUM_MASKf 5044
#define MTOP_LANE_PAIR_SELf 5045
#define MTPf 5046
#define MTP0f 5047
#define MTP1f 5048
#define MTP2f 5049
#define MTP3f 5050
#define MTP4f 5051
#define MTP5f 5052
#define MTP6f 5053
#define MTP7f 5054
#define MTP_COSf 5055
#define MTP_COUNTf 5056
#define MTP_CPU_COSf 5057
#define MTP_INDEX_0f 5058
#define MTP_INDEX_1f 5059
#define MTP_INDEX_2f 5060
#define MTP_INDEX_3f 5061
#define MTP_INDEX_4f 5062
#define MTP_INDEX_5f 5063
#define MTP_INDEX_6f 5064
#define MTP_INDEX_7f 5065
#define MTRO_INT_ENf 5066
#define MTRO_INT_SETf 5067
#define MTRO_INT_STATf 5068
#define MTUf 5069
#define MTU_ENABLEf 5070
#define MTU_FAIL_CNTf 5071
#define MTU_SIZEf 5072
#define MTU_VIOLATIONf 5073
#define MTU_VIOLATION_D_SRC_PORT_NUMf 5074
#define MTU_VIOLATION_INTR_ENf 5075
#define MTU_VIOLATION_INTR_OVRf 5076
#define MTU_VIOLATION_INTR_STATf 5077
#define MULTIPLEf 5078
#define MULTIPLE_ERRf 5079
#define MULTIPLE_ERR_BNK_0f 5080
#define MULTIPLE_ERR_BNK_1f 5081
#define MULTIPLE_ERR_DETECTEDf 5082
#define MULTIPLE_ERR_DETECTED_HOST_MEMf 5083
#define MULTIPLE_ERR_DETECTED_IN_HOSTRD_MEMf 5084
#define MULTIPLE_ERR_DETECTED_IN_REPLY_MEMf 5085
#define MULTIPLE_ERR_DETECTED_IN_REQ_MEMf 5086
#define MULTIPLE_ERR_IN_CMD_MEMf 5087
#define MULTIPLE_ERR_IN_DATA_MEMf 5088
#define MULTIPLE_ERR_IN_LLIST_MEMf 5089
#define MULTIPLE_ERR_IN_RESP_MEMf 5090
#define MULTIPLE_SBUS_CMD_SPACINGf 5091
#define MULTIPLE_SBUS_CMD_SPACING_MSB_BITSf 5092
#define MULTI_CELL_TRUNCATEf 5093
#define MULTI_CELL_TRUNCATE_SRCf 5094
#define MULTI_CELL_TRUNCATE_VALUEf 5095
#define MUX0_ASSOCIATIVE_MATCH_SELf 5096
#define MUX0_BASE_PLUS_MOD_INDEX_SELf 5097
#define MUX0_CACHE_STATUS_SELf 5098
#define MUX0_CCBE_CTRL_1_SELf 5099
#define MUX0_CCBE_CTRL_2_SELf 5100
#define MUX0_CCBE_CTRL_3_SELf 5101
#define MUX0_CMD_0_SELf 5102
#define MUX0_CMD_1588_SELf 5103
#define MUX0_CMD_1_SELf 5104
#define MUX0_CMD_2_SELf 5105
#define MUX0_CMD_3_SELf 5106
#define MUX0_CMD_4_SELf 5107
#define MUX0_CMD_5_SELf 5108
#define MUX0_CMD_6_SELf 5109
#define MUX0_CMD_7_SELf 5110
#define MUX0_COLOR_0_1_SELf 5111
#define MUX0_COLOR_2_3_SELf 5112
#define MUX0_COLOR_SELf 5113
#define MUX0_COMPACT_INDEX0_SELf 5114
#define MUX0_COMPACT_INDEX1_SELf 5115
#define MUX0_COMPACT_INDEX2_SELf 5116
#define MUX0_COMPACT_INDEX3_SELf 5117
#define MUX0_COMPACT_INDEX4_SELf 5118
#define MUX0_COMPACT_INDEX5_SELf 5119
#define MUX0_COMPACT_INDEX6_SELf 5120
#define MUX0_COMPACT_INDEX7_SELf 5121
#define MUX0_CTRL_PKT_CMD_SELf 5122
#define MUX0_CW_SEQ_NUM_CMD_SELf 5123
#define MUX0_DEVICE_OPQ_CMD0_SELf 5124
#define MUX0_DEVICE_OPQ_CMD1_SELf 5125
#define MUX0_DEVICE_OPQ_OBJ0_SELf 5126
#define MUX0_DEVICE_OPQ_OBJ1_SELf 5127
#define MUX0_DEVICE_PORT_SELf 5128
#define MUX0_DLB_RESERVED_SELf 5129
#define MUX0_DLB_RESULT_SELf 5130
#define MUX0_ECN_INFO_SELf 5131
#define MUX0_EFFECTIVE_EXP_FOR_QOS_SELf 5132
#define MUX0_EFFECTIVE_EXP_FOR_REMARK_SELf 5133
#define MUX0_EGR_DEVICE_PORT_CTRL_SELf 5134
#define MUX0_EGR_FORWARDING_TYPE_SELf 5135
#define MUX0_EGR_MISC_CTRL_0_SELf 5136
#define MUX0_EGR_MISC_CTRL_1_SELf 5137
#define MUX0_EGR_OBJ_TABLE_SEL_0_SELf 5138
#define MUX0_EGR_OBJ_TABLE_SEL_1_SELf 5139
#define MUX0_EGR_QOS_CTRL_0_SELf 5140
#define MUX0_EGR_QOS_CTRL_1_SELf 5141
#define MUX0_EGR_SEQUENCE_NUM_0_SELf 5142
#define MUX0_EGR_SEQUENCE_NUM_1_SELf 5143
#define MUX0_ENTROPY_LABEL_LOWER_SELf 5144
#define MUX0_ETRAP_CNG_SELf 5145
#define MUX0_ETRAP_CONTROL_SELf 5146
#define MUX0_FIELD_BITMAP_ZERO_CHECK_SELf 5147
#define MUX0_FLEX_HASH_A0_SELf 5148
#define MUX0_FLEX_HASH_A1_SELf 5149
#define MUX0_FLEX_HASH_B0_SELf 5150
#define MUX0_FLEX_HASH_B1_SELf 5151
#define MUX0_FLEX_HASH_C0_SELf 5152
#define MUX0_FLEX_HASH_C1_SELf 5153
#define MUX0_HASH_LABEL_BITMAP_3_0_SELf 5154
#define MUX0_HASH_LABEL_BITMAP_7_4_SELf 5155
#define MUX0_INDEX_MAPPING_SELf 5156
#define MUX0_ING_DEVICE_OPQ_CMD0_SELf 5157
#define MUX0_ING_DEVICE_OPQ_CMD1_SELf 5158
#define MUX0_ING_DEVICE_PORT_CTRL_SELf 5159
#define MUX0_ING_PP_PORT_SELf 5160
#define MUX0_ING_TS0_SELf 5161
#define MUX0_ING_TS1_SELf 5162
#define MUX0_ING_TS2_SELf 5163
#define MUX0_IPBM_SELf 5164
#define MUX0_IP_PROTOCOL_TABLE_CTRL_SELf 5165
#define MUX0_KEY0f 5166
#define MUX0_KEY0_MASKf 5167
#define MUX0_KEY1f 5168
#define MUX0_KEY1_MASKf 5169
#define MUX0_KEY2f 5170
#define MUX0_KEY2_MASKf 5171
#define MUX0_L2OIF_SELf 5172
#define MUX0_LABEL_DECAP_COUNT_SELf 5173
#define MUX0_LAST_PROC_LABEL_BITMAP_SELf 5174
#define MUX0_LAST_PROC_LABEL_EXP_BOS_SELf 5175
#define MUX0_LAST_PROC_NEXT_LABEL_INFO_SELf 5176
#define MUX0_LOOKUP_LABEL_BITMAP_3_0_SELf 5177
#define MUX0_LOOKUP_LABEL_BITMAP_7_4_SELf 5178
#define MUX0_LOOKUP_LABEL_BOS_INFO_SELf 5179
#define MUX0_LOOKUP_LABEL_INDEX_0_SELf 5180
#define MUX0_LOOKUP_LABEL_INDEX_1_SELf 5181
#define MUX0_LOOKUP_LABEL_INDEX_2_SELf 5182
#define MUX0_LOOKUP_LABEL_INDEX_3_SELf 5183
#define MUX0_LOOKUP_LABEL_IS_GLOBAL_BITMAP_SELf 5184
#define MUX0_MASKf 5185
#define MUX0_MCAST_PKT_CTRL_0_SELf 5186
#define MUX0_MCAST_PKT_CTRL_1_SELf 5187
#define MUX0_MC_INDEX_SELf 5188
#define MUX0_MEMBERSHIP_CHECK_RESULT_SELf 5189
#define MUX0_MEMBER_CHECK_RESULT_SELf 5190
#define MUX0_MEMBER_OBJ_0_OR_WECMP_NHI_SELf 5191
#define MUX0_MEMBER_OBJ_1_SELf 5192
#define MUX0_MEMBER_OBJ_2_SELf 5193
#define MUX0_MIRROR0_SYSTEM_PORT_SELf 5194
#define MUX0_MIRROR1_SYSTEM_PORT_SELf 5195
#define MUX0_MIRROR2_SYSTEM_PORT_SELf 5196
#define MUX0_MIRROR3_SYSTEM_PORT_SELf 5197
#define MUX0_MIRROR4_SYSTEM_PORT_SELf 5198
#define MUX0_MIRROR5_SYSTEM_PORT_SELf 5199
#define MUX0_MIRROR6_SYSTEM_PORT_SELf 5200
#define MUX0_MIRROR7_SYSTEM_PORT_SELf 5201
#define MUX0_MIRROR_EDIT_CTRL_ID_3_0_SELf 5202
#define MUX0_MIRROR_EDIT_CTRL_ID_7_4_SELf 5203
#define MUX0_MIRROR_ENCAP_DATA_0_SELf 5204
#define MUX0_MIRROR_ENCAP_DATA_1_SELf 5205
#define MUX0_MIRROR_ENCAP_DATA_2_SELf 5206
#define MUX0_MIRROR_ENCAP_DATA_3_SELf 5207
#define MUX0_MIRROR_ENCAP_DATA_4_SELf 5208
#define MUX0_MIRROR_ENCAP_DATA_5_SELf 5209
#define MUX0_MIRROR_ENCAP_DATA_6_SELf 5210
#define MUX0_MIRROR_ENCAP_DATA_7_SELf 5211
#define MUX0_MIRROR_ENCAP_INDEX_SELf 5212
#define MUX0_MIRROR_ON_DROP_CTRL_SELf 5213
#define MUX0_MIRROR_PKT_CTRL_SELf 5214
#define MUX0_MMU_INT_STAT_VALID_SELf 5215
#define MUX0_MPB_EPARSE_EXTRACT_OFFSETS_3_0_SELf 5216
#define MUX0_MPB_EPARSE_EXTRACT_OFFSETS_7_4_SELf 5217
#define MUX0_MPB_FLEX_DATA_TYPE_3_0_SELf 5218
#define MUX0_MPB_FLEX_DATA_TYPE_6_4_SELf 5219
#define MUX0_MPB_ZONE_REMAP_CTRL_SELf 5220
#define MUX0_NHI_SELf 5221
#define MUX0_NUM_LABEL_SELf 5222
#define MUX0_OPAQUE_0f 5223
#define MUX0_OPAQUE_0_MASKf 5224
#define MUX0_OPAQUE_1f 5225
#define MUX0_OPAQUE_10f 5226
#define MUX0_OPAQUE_10_MASKf 5227
#define MUX0_OPAQUE_11f 5228
#define MUX0_OPAQUE_11_MASKf 5229
#define MUX0_OPAQUE_12f 5230
#define MUX0_OPAQUE_12_MASKf 5231
#define MUX0_OPAQUE_13f 5232
#define MUX0_OPAQUE_13_MASKf 5233
#define MUX0_OPAQUE_14f 5234
#define MUX0_OPAQUE_14_MASKf 5235
#define MUX0_OPAQUE_15f 5236
#define MUX0_OPAQUE_15_MASKf 5237
#define MUX0_OPAQUE_16f 5238
#define MUX0_OPAQUE_16_MASKf 5239
#define MUX0_OPAQUE_17f 5240
#define MUX0_OPAQUE_17_MASKf 5241
#define MUX0_OPAQUE_1_MASKf 5242
#define MUX0_OPAQUE_2f 5243
#define MUX0_OPAQUE_2_MASKf 5244
#define MUX0_OPAQUE_3f 5245
#define MUX0_OPAQUE_3_MASKf 5246
#define MUX0_OPAQUE_4f 5247
#define MUX0_OPAQUE_4_MASKf 5248
#define MUX0_OPAQUE_5f 5249
#define MUX0_OPAQUE_5_MASKf 5250
#define MUX0_OPAQUE_6f 5251
#define MUX0_OPAQUE_6_MASKf 5252
#define MUX0_OPAQUE_7f 5253
#define MUX0_OPAQUE_7_MASKf 5254
#define MUX0_OPAQUE_8f 5255
#define MUX0_OPAQUE_8_MASKf 5256
#define MUX0_OPAQUE_9f 5257
#define MUX0_OPAQUE_9_MASKf 5258
#define MUX0_OPAQUE_SELf 5259
#define MUX0_OUTf 5260
#define MUX0_OUT_MASKf 5261
#define MUX0_POLICY_MISC_CONTROL_SELf 5262
#define MUX0_PROC_MISC_CONTROL_SELf 5263
#define MUX0_PROT_STATUS_SELf 5264
#define MUX0_RAND_NUM0_SELf 5265
#define MUX0_RAND_NUM1_SELf 5266
#define MUX0_RANGE_CHK_RST_MASK_SELf 5267
#define MUX0_RANGE_CHK_RST_SELf 5268
#define MUX0_RANGE_MATCH_SELf 5269
#define MUX0_REMAP_CLASSID_SELf 5270
#define MUX0_RESERVED_LABEL_BITMAP_3_0_SELf 5271
#define MUX0_RESERVED_LABEL_BITMAP_7_4_SELf 5272
#define MUX0_SELf 5273
#define MUX0_SIZE0_OUT_0f 5274
#define MUX0_SIZE0_OUT_0_MASKf 5275
#define MUX0_SIZE0_OUT_1f 5276
#define MUX0_SIZE0_OUT_10f 5277
#define MUX0_SIZE0_OUT_10_MASKf 5278
#define MUX0_SIZE0_OUT_11f 5279
#define MUX0_SIZE0_OUT_11_MASKf 5280
#define MUX0_SIZE0_OUT_12f 5281
#define MUX0_SIZE0_OUT_12_MASKf 5282
#define MUX0_SIZE0_OUT_13f 5283
#define MUX0_SIZE0_OUT_13_MASKf 5284
#define MUX0_SIZE0_OUT_14f 5285
#define MUX0_SIZE0_OUT_14_MASKf 5286
#define MUX0_SIZE0_OUT_15f 5287
#define MUX0_SIZE0_OUT_15_MASKf 5288
#define MUX0_SIZE0_OUT_16f 5289
#define MUX0_SIZE0_OUT_16_MASKf 5290
#define MUX0_SIZE0_OUT_17f 5291
#define MUX0_SIZE0_OUT_17_MASKf 5292
#define MUX0_SIZE0_OUT_1_MASKf 5293
#define MUX0_SIZE0_OUT_2f 5294
#define MUX0_SIZE0_OUT_2_MASKf 5295
#define MUX0_SIZE0_OUT_3f 5296
#define MUX0_SIZE0_OUT_3_MASKf 5297
#define MUX0_SIZE0_OUT_4f 5298
#define MUX0_SIZE0_OUT_4_MASKf 5299
#define MUX0_SIZE0_OUT_5f 5300
#define MUX0_SIZE0_OUT_5_MASKf 5301
#define MUX0_SIZE0_OUT_6f 5302
#define MUX0_SIZE0_OUT_6_MASKf 5303
#define MUX0_SIZE0_OUT_7f 5304
#define MUX0_SIZE0_OUT_7_MASKf 5305
#define MUX0_SIZE0_OUT_8f 5306
#define MUX0_SIZE0_OUT_8_MASKf 5307
#define MUX0_SIZE0_OUT_9f 5308
#define MUX0_SIZE0_OUT_9_MASKf 5309
#define MUX0_SIZE0_OUT_FULLf 5310
#define MUX0_SIZE0_OUT_FULL_MASKf 5311
#define MUX0_SIZE0_SEL_0f 5312
#define MUX0_SIZE0_SEL_1f 5313
#define MUX0_SIZE0_SEL_10f 5314
#define MUX0_SIZE0_SEL_11f 5315
#define MUX0_SIZE0_SEL_12f 5316
#define MUX0_SIZE0_SEL_13f 5317
#define MUX0_SIZE0_SEL_14f 5318
#define MUX0_SIZE0_SEL_15f 5319
#define MUX0_SIZE0_SEL_16f 5320
#define MUX0_SIZE0_SEL_17f 5321
#define MUX0_SIZE0_SEL_18f 5322
#define MUX0_SIZE0_SEL_19f 5323
#define MUX0_SIZE0_SEL_2f 5324
#define MUX0_SIZE0_SEL_20f 5325
#define MUX0_SIZE0_SEL_21f 5326
#define MUX0_SIZE0_SEL_22f 5327
#define MUX0_SIZE0_SEL_23f 5328
#define MUX0_SIZE0_SEL_24f 5329
#define MUX0_SIZE0_SEL_25f 5330
#define MUX0_SIZE0_SEL_26f 5331
#define MUX0_SIZE0_SEL_27f 5332
#define MUX0_SIZE0_SEL_28f 5333
#define MUX0_SIZE0_SEL_29f 5334
#define MUX0_SIZE0_SEL_3f 5335
#define MUX0_SIZE0_SEL_30f 5336
#define MUX0_SIZE0_SEL_31f 5337
#define MUX0_SIZE0_SEL_4f 5338
#define MUX0_SIZE0_SEL_5f 5339
#define MUX0_SIZE0_SEL_6f 5340
#define MUX0_SIZE0_SEL_7f 5341
#define MUX0_SIZE0_SEL_8f 5342
#define MUX0_SIZE0_SEL_9f 5343
#define MUX0_SIZE0_SEL_FULLf 5344
#define MUX0_SIZE1_OUT_0f 5345
#define MUX0_SIZE1_OUT_0_MASKf 5346
#define MUX0_SIZE1_OUT_1f 5347
#define MUX0_SIZE1_OUT_1_MASKf 5348
#define MUX0_SIZE1_OUT_2f 5349
#define MUX0_SIZE1_OUT_2_MASKf 5350
#define MUX0_SIZE1_OUT_3f 5351
#define MUX0_SIZE1_OUT_3_MASKf 5352
#define MUX0_SIZE1_OUT_4f 5353
#define MUX0_SIZE1_OUT_4_MASKf 5354
#define MUX0_SIZE1_OUT_5f 5355
#define MUX0_SIZE1_OUT_5_MASKf 5356
#define MUX0_SIZE1_OUT_FULLf 5357
#define MUX0_SIZE1_OUT_FULL_MASKf 5358
#define MUX0_SIZE1_SEL_0f 5359
#define MUX0_SIZE1_SEL_1f 5360
#define MUX0_SIZE1_SEL_2f 5361
#define MUX0_SIZE1_SEL_3f 5362
#define MUX0_SIZE1_SEL_4f 5363
#define MUX0_SIZE1_SEL_5f 5364
#define MUX0_SIZE1_SEL_6f 5365
#define MUX0_SIZE1_SEL_7f 5366
#define MUX0_SIZE1_SEL_8f 5367
#define MUX0_SIZE1_SEL_9f 5368
#define MUX0_SIZE1_SEL_FULLf 5369
#define MUX0_SIZE2_SEL_0f 5370
#define MUX0_SIZE2_SEL_1f 5371
#define MUX0_SIZE2_SEL_2f 5372
#define MUX0_SIZE2_SEL_3f 5373
#define MUX0_SIZE2_SEL_4f 5374
#define MUX0_SIZE2_SEL_5f 5375
#define MUX0_SIZE2_SEL_6f 5376
#define MUX0_SIZE2_SEL_7f 5377
#define MUX0_SIZE2_SEL_FULLf 5378
#define MUX0_SIZE3_SEL_0f 5379
#define MUX0_SIZE3_SEL_FULLf 5380
#define MUX0_SIZE4_SEL_0f 5381
#define MUX0_SIZE4_SEL_1f 5382
#define MUX0_SIZE4_SEL_2f 5383
#define MUX0_SIZE4_SEL_FULLf 5384
#define MUX0_SIZE5_SEL_0f 5385
#define MUX0_SIZE5_SEL_1f 5386
#define MUX0_SIZE5_SEL_FULLf 5387
#define MUX0_SYSTEM_DEST_PORT_SELf 5388
#define MUX0_SYSTEM_PORT_SELf 5389
#define MUX0_TERM_CMD_CONT_0_SELf 5390
#define MUX0_TERM_CMD_CONT_10_SELf 5391
#define MUX0_TERM_CMD_CONT_11_SELf 5392
#define MUX0_TERM_CMD_CONT_1_SELf 5393
#define MUX0_TERM_CMD_CONT_2_SELf 5394
#define MUX0_TERM_CMD_CONT_3_SELf 5395
#define MUX0_TERM_CMD_CONT_4_SELf 5396
#define MUX0_TERM_CMD_CONT_5_SELf 5397
#define MUX0_TERM_CMD_CONT_6_SELf 5398
#define MUX0_TERM_CMD_CONT_7_SELf 5399
#define MUX0_TERM_CMD_CONT_8_SELf 5400
#define MUX0_TERM_CMD_CONT_9_SELf 5401
#define MUX0_TRIGGER_STATE_CTRL_0_SELf 5402
#define MUX0_TRIGGER_STATE_CTRL_1_SELf 5403
#define MUX0_TRIGGER_STATE_CTRL_2_SELf 5404
#define MUX0_TRIGGER_STATE_CTRL_3_SELf 5405
#define MUX0_TRUTH_TABLE_OUTPUT_0_SELf 5406
#define MUX0_TRUTH_TABLE_OUTPUT_1_SELf 5407
#define MUX0_TRUTH_TABLE_OUTPUT_2_SELf 5408
#define MUX0_TRUTH_TABLE_OUTPUT_3_SELf 5409
#define MUX0_URPF_CHECK_FAILED_SELf 5410
#define MUX1_COUNTER_A0_15_0_SELf 5411
#define MUX1_COUNTER_A0_31_16_SELf 5412
#define MUX1_COUNTER_A1_15_0_SELf 5413
#define MUX1_COUNTER_A1_31_16_SELf 5414
#define MUX1_COUNTER_A2_15_0_SELf 5415
#define MUX1_COUNTER_A2_31_16_SELf 5416
#define MUX1_COUNTER_A3_15_0_SELf 5417
#define MUX1_COUNTER_A3_31_16_SELf 5418
#define MUX1_COUNTER_B0_15_0_SELf 5419
#define MUX1_COUNTER_B0_31_16_SELf 5420
#define MUX1_COUNTER_B1_15_0_SELf 5421
#define MUX1_COUNTER_B1_31_16_SELf 5422
#define MUX1_COUNTER_B2_15_0_SELf 5423
#define MUX1_COUNTER_B2_31_16_SELf 5424
#define MUX1_COUNTER_B3_15_0_SELf 5425
#define MUX1_COUNTER_B3_31_16_SELf 5426
#define MUX1_CTRL_INFO_0_SELf 5427
#define MUX1_CTRL_INFO_1_SELf 5428
#define MUX1_CTRL_INFO_2_SELf 5429
#define MUX1_DEVICE_OPQ_CMD0_SELf 5430
#define MUX1_DEVICE_OPQ_CMD1_SELf 5431
#define MUX1_DEVICE_OPQ_CMD2_SELf 5432
#define MUX1_DEVICE_OPQ_CMD3_SELf 5433
#define MUX1_DEVICE_OPQ_CMD4_SELf 5434
#define MUX1_DEVICE_OPQ_OBJ0_SELf 5435
#define MUX1_DEVICE_PORT_TYPE_SELf 5436
#define MUX1_EGR_OBJ_INDEX_0_SELf 5437
#define MUX1_EGR_OBJ_INDEX_1_SELf 5438
#define MUX1_EGR_OBJ_INDEX_2_SELf 5439
#define MUX1_EGR_OBJ_INDEX_3_SELf 5440
#define MUX1_EGR_OBJ_INDEX_4_SELf 5441
#define MUX1_EGR_SHAPE_INFO_SELf 5442
#define MUX1_ENTROPY_LABEL_UPPER_SELf 5443
#define MUX1_EXP_MAPPING_PTR_FOR_QOS_SELf 5444
#define MUX1_ING_DEVICE_OPQ_OBJ0_SELf 5445
#define MUX1_ING_DEVICE_PORT_SELf 5446
#define MUX1_ING_DROP_TRACE0_SELf 5447
#define MUX1_ING_DROP_TRACE1_SELf 5448
#define MUX1_ING_DROP_TRACE2_SELf 5449
#define MUX1_ING_DROP_TRACE3_SELf 5450
#define MUX1_KEY1f 5451
#define MUX1_KEY1_MASKf 5452
#define MUX1_KEY2f 5453
#define MUX1_KEY2_MASKf 5454
#define MUX1_KEY3f 5455
#define MUX1_KEY3_MASKf 5456
#define MUX1_KEY4f 5457
#define MUX1_KEY4_MASKf 5458
#define MUX1_KEY5f 5459
#define MUX1_KEY5_MASKf 5460
#define MUX1_KEY6f 5461
#define MUX1_KEY6_MASKf 5462
#define MUX1_KEY7f 5463
#define MUX1_KEY7_MASKf 5464
#define MUX1_KEY8f 5465
#define MUX1_KEY8_MASKf 5466
#define MUX1_KEY9f 5467
#define MUX1_KEY9_MASKf 5468
#define MUX1_LOOKUP_LABEL_1_SELf 5469
#define MUX1_LOOKUP_LABEL_2_SELf 5470
#define MUX1_LOOKUP_LABEL_3_SELf 5471
#define MUX1_MAC_SA0_SELf 5472
#define MUX1_MAC_SA1_SELf 5473
#define MUX1_MAC_SA2_SELf 5474
#define MUX1_MAPPED_FIELD_0_SELf 5475
#define MUX1_MAPPED_FIELD_1_SELf 5476
#define MUX1_MASKf 5477
#define MUX1_MIRROR_ON_DROP_OBJECT_SELf 5478
#define MUX1_MMU_CELL_PTR_SELf 5479
#define MUX1_MMU_INT_STAT0_VALUE_15_0_SELf 5480
#define MUX1_MMU_INT_STAT0_VALUE_18_16_SELf 5481
#define MUX1_MMU_INT_STAT1_VALUE_15_0_SELf 5482
#define MUX1_MMU_INT_STAT1_VALUE_18_16_SELf 5483
#define MUX1_NEW_CF0_SELf 5484
#define MUX1_NEW_CF1_SELf 5485
#define MUX1_OBJ_0_SELf 5486
#define MUX1_OBJ_1_SELf 5487
#define MUX1_OBJ_2_SELf 5488
#define MUX1_OBJ_3_SELf 5489
#define MUX1_OBJ_4_SELf 5490
#define MUX1_OBJ_5_SELf 5491
#define MUX1_OBJ_6_SELf 5492
#define MUX1_OBJ_7_SELf 5493
#define MUX1_OUTf 5494
#define MUX1_OUT_MASKf 5495
#define MUX1_PORT_NUM_SELf 5496
#define MUX1_RESIDENCE_TIME_RAW_15_0_SELf 5497
#define MUX1_RESIDENCE_TIME_RAW_31_16_SELf 5498
#define MUX1_SELf 5499
#define MUX1_SIZE0_OUT_0f 5500
#define MUX1_SIZE0_OUT_0_MASKf 5501
#define MUX1_SIZE0_OUT_1f 5502
#define MUX1_SIZE0_OUT_1_MASKf 5503
#define MUX1_SIZE0_OUT_2f 5504
#define MUX1_SIZE0_OUT_2_MASKf 5505
#define MUX1_SIZE0_OUT_3f 5506
#define MUX1_SIZE0_OUT_3_MASKf 5507
#define MUX1_SIZE0_OUT_4f 5508
#define MUX1_SIZE0_OUT_4_MASKf 5509
#define MUX1_SIZE0_OUT_5f 5510
#define MUX1_SIZE0_OUT_5_MASKf 5511
#define MUX1_SIZE0_OUT_6f 5512
#define MUX1_SIZE0_OUT_6_MASKf 5513
#define MUX1_SIZE0_OUT_FULLf 5514
#define MUX1_SIZE0_OUT_FULL_MASKf 5515
#define MUX1_SIZE0_SEL_0f 5516
#define MUX1_SIZE0_SEL_1f 5517
#define MUX1_SIZE0_SEL_10f 5518
#define MUX1_SIZE0_SEL_11f 5519
#define MUX1_SIZE0_SEL_12f 5520
#define MUX1_SIZE0_SEL_13f 5521
#define MUX1_SIZE0_SEL_14f 5522
#define MUX1_SIZE0_SEL_15f 5523
#define MUX1_SIZE0_SEL_16f 5524
#define MUX1_SIZE0_SEL_17f 5525
#define MUX1_SIZE0_SEL_18f 5526
#define MUX1_SIZE0_SEL_19f 5527
#define MUX1_SIZE0_SEL_2f 5528
#define MUX1_SIZE0_SEL_20f 5529
#define MUX1_SIZE0_SEL_21f 5530
#define MUX1_SIZE0_SEL_22f 5531
#define MUX1_SIZE0_SEL_3f 5532
#define MUX1_SIZE0_SEL_4f 5533
#define MUX1_SIZE0_SEL_5f 5534
#define MUX1_SIZE0_SEL_6f 5535
#define MUX1_SIZE0_SEL_7f 5536
#define MUX1_SIZE0_SEL_8f 5537
#define MUX1_SIZE0_SEL_9f 5538
#define MUX1_SIZE0_SEL_FULLf 5539
#define MUX1_SIZE1_SEL_0f 5540
#define MUX1_SIZE1_SEL_1f 5541
#define MUX1_SIZE1_SEL_2f 5542
#define MUX1_SIZE1_SEL_3f 5543
#define MUX1_SIZE1_SEL_4f 5544
#define MUX1_SIZE1_SEL_FULLf 5545
#define MUX1_SIZE2_SEL_0f 5546
#define MUX1_SIZE2_SEL_1f 5547
#define MUX1_SIZE2_SEL_FULLf 5548
#define MUX1_SIZE3_SEL_0f 5549
#define MUX1_SIZE3_SEL_1f 5550
#define MUX1_SIZE3_SEL_2f 5551
#define MUX1_SIZE3_SEL_3f 5552
#define MUX1_SIZE3_SEL_4f 5553
#define MUX1_SIZE3_SEL_5f 5554
#define MUX1_SIZE3_SEL_6f 5555
#define MUX1_SIZE3_SEL_7f 5556
#define MUX1_SIZE3_SEL_FULLf 5557
#define MUX1_SYSTEM_DEST_PORT_SELf 5558
#define MUX1_TERM_OBJ_CONT_0_SELf 5559
#define MUX1_TERM_OBJ_CONT_1_SELf 5560
#define MUX1_TERM_OBJ_CONT_2_SELf 5561
#define MUX1_TERM_OBJ_CONT_3_SELf 5562
#define MUX1_TERM_OBJ_CONT_4_SELf 5563
#define MUX1_TERM_OBJ_CONT_5_SELf 5564
#define MUX1_TTL_LABEL_2_AND_1_SELf 5565
#define MUX1_TTL_LABEL_4_AND_3_SELf 5566
#define MUX1_UPDATED_FIELD_BITMAP_0_SELf 5567
#define MUX1_UPDATED_FIELD_BITMAP_10_SELf 5568
#define MUX1_UPDATED_FIELD_BITMAP_11_SELf 5569
#define MUX1_UPDATED_FIELD_BITMAP_12_SELf 5570
#define MUX1_UPDATED_FIELD_BITMAP_13_SELf 5571
#define MUX1_UPDATED_FIELD_BITMAP_14_SELf 5572
#define MUX1_UPDATED_FIELD_BITMAP_15_SELf 5573
#define MUX1_UPDATED_FIELD_BITMAP_1_SELf 5574
#define MUX1_UPDATED_FIELD_BITMAP_2_SELf 5575
#define MUX1_UPDATED_FIELD_BITMAP_3_SELf 5576
#define MUX1_UPDATED_FIELD_BITMAP_4_SELf 5577
#define MUX1_UPDATED_FIELD_BITMAP_5_SELf 5578
#define MUX1_UPDATED_FIELD_BITMAP_6_SELf 5579
#define MUX1_UPDATED_FIELD_BITMAP_7_SELf 5580
#define MUX1_UPDATED_FIELD_BITMAP_8_SELf 5581
#define MUX1_UPDATED_FIELD_BITMAP_9_SELf 5582
#define MUX2_MASKf 5583
#define MUX2_MPLS_CW_LOWER_SELf 5584
#define MUX2_MPLS_CW_UPPER_SELf 5585
#define MUX2_RESIDENCE_TIME_RAW_SELf 5586
#define MUX2_SELf 5587
#define MUX2_SIZE0_SEL_0f 5588
#define MUX2_SIZE0_SEL_1f 5589
#define MUX2_SIZE0_SEL_2f 5590
#define MUX2_SIZE0_SEL_3f 5591
#define MUX2_SIZE0_SEL_4f 5592
#define MUX2_SIZE0_SEL_5f 5593
#define MUX2_SIZE0_SEL_FULLf 5594
#define MUX2_SIZE1_SEL_0f 5595
#define MUX2_SIZE1_SEL_1f 5596
#define MUX2_SIZE1_SEL_2f 5597
#define MUX2_SIZE1_SEL_3f 5598
#define MUX2_SIZE1_SEL_FULLf 5599
#define MUX2_SIZE2_SEL_0f 5600
#define MUX2_SIZE2_SEL_FULLf 5601
#define MUX3_MASKf 5602
#define MUX3_SELf 5603
#define MUX3_SIZE0_SEL_0f 5604
#define MUX3_SIZE0_SEL_FULLf 5605
#define MUX4_MASKf 5606
#define MUX4_SELf 5607
#define MUX4_SIZE0_SEL_0f 5608
#define MUX4_SIZE0_SEL_FULLf 5609
#define MUX4_SIZE1_SEL_0f 5610
#define MUX4_SIZE1_SEL_FULLf 5611
#define MUX5_SELf 5612
#define MUX5_SIZE0_SEL_0f 5613
#define MUX5_SIZE0_SEL_1f 5614
#define MUX5_SIZE0_SEL_2f 5615
#define MUX5_SIZE0_SEL_FULLf 5616
#define MUX_ENABLEf 5617
#define MUX_SELf 5618
#define MUX_SEL_ALTf 5619
#define MUX_SEL_FWDf 5620
#define MY_MODIDf 5621
#define M_DEFIP_ALPM_LEVEL2_ECC_ENf 5622
#define M_DEFIP_ALPM_LEVEL2_EN_COR_ERR_RPTf 5623
#define M_DEFIP_ALPM_LEVEL3_ECC_ENf 5624
#define M_DEFIP_ALPM_LEVEL3_EN_COR_ERR_RPTf 5625
#define M_INIT_CEN_ROSCf 5626
#define M_INIT_POW_WDOGf 5627
#define M_INIT_PVT_MNTRf 5628
#define M_LANE_MODEf 5629
#define NACKf 5630
#define NACK_FATALf 5631
#define NARROW_MODEf 5632
#define NAT_DEST_PORT_W_1B_PAYLOAD_CHECKf 5633
#define NAT_KEEP_ALIVE_PKTf 5634
#define NAT_KEEP_ALIVE_PKT_MASKf 5635
#define NAT_SRC_PORT_W_1B_PAYLOAD_CHECKf 5636
#define NDIV_FRAC_MODE_SELf 5637
#define NDIV_INTf 5638
#define NDIV_Pf 5639
#define NDIV_Qf 5640
#define NDIV_RELOCKf 5641
#define NEWQPf 5642
#define NEXTPNf 5643
#define NEXTPTRf 5644
#define NEXT_CB_PTRf 5645
#define NEXT_HOP_IDXf 5646
#define NEXT_HOP_INDEXf 5647
#define NEXT_HOP_INDEX_0f 5648
#define NEXT_HOP_INDEX_1f 5649
#define NEXT_HOP_INDEX_2f 5650
#define NEXT_HOP_INDEX_3f 5651
#define NEXT_HOP_INDEX_4f 5652
#define NEXT_HOP_INDEX_5f 5653
#define NEXT_LABEL_ACTION_IGNOREf 5654
#define NEXT_PTRf 5655
#define NHDUMMYf 5656
#define NIBBLE_CONT_CONTROLSf 5657
#define NIC_SMB_ADDR0f 5658
#define NIC_SMB_ADDR1f 5659
#define NIC_SMB_ADDR2f 5660
#define NIC_SMB_ADDR3f 5661
#define NIHf 5662
#define NIH_DROP_CODE_CTRLf 5663
#define NIH_HEADER_SUBTYPEf 5664
#define NIH_HEADER_TYPEf 5665
#define NIH_MASKf 5666
#define NIH_STARTf 5667
#define NIH_TRACE_VECTOR_CTRLf 5668
#define NIV_ETYPE_ENf 5669
#define NODEf 5670
#define NONIEEEAUTHENDf 5671
#define NONIEEEAUTHSTARTf 5672
#define NONRESPONSIVE_GREEN_DROP_THDf 5673
#define NONRESPONSIVE_RED_DROP_THDf 5674
#define NONRESPONSIVE_YELLOW_DROP_THDf 5675
#define NONUCAST_LAG_SHUFFLE_INDEX_SELf 5676
#define NONUCAST_LAG_SHUFFLE_TBL_SELf 5677
#define NON_CPU_COPY_CTRLf 5678
#define NON_REPAIRABLE_ADDRESSf 5679
#define NON_REPAIRABLE_INTERRUPTf 5680
#define NON_SBUSf 5681
#define NORM_ENf 5682
#define NOTIFY_FIFO_EMPTYf 5683
#define NOTIFY_FIFO_ENTRY_COUNTf 5684
#define NOTIFY_FIFO_FULLf 5685
#define NOTIFY_FIFO_RD_PTRf 5686
#define NOTIFY_FIFO_WR_PTRf 5687
#define NO_ADDR_BEATf 5688
#define NO_DEMAND_LEVELf 5689
#define NO_REPLGRP_MEMBERf 5690
#define NO_SAf 5691
#define NO_SA_MASKf 5692
#define NO_SCf 5693
#define NO_SC_MASKf 5694
#define NO_SOM_FOR_CRC_LLFCf 5695
#define NO_SOP_FOR_CRC_HGf 5696
#define NPL_LIST0f 5697
#define NPL_LIST0_CONT0_OUTf 5698
#define NPL_LIST0_CONT0_OUT_MASKf 5699
#define NPL_LIST0_CONT1_OUTf 5700
#define NPL_LIST0_CONT1_OUT_MASKf 5701
#define NPL_LIST0_CONT2_OUTf 5702
#define NPL_LIST0_CONT2_OUT_MASKf 5703
#define NPL_LIST0_MASKf 5704
#define NPL_LIST0_MIRRORTOCPUf 5705
#define NPL_LIST0_MIRRORTOCPU_MASKf 5706
#define NPL_LIST0_SWITCHTOCPUf 5707
#define NPL_LIST0_SWITCHTOCPU_MASKf 5708
#define NPL_LIST0_UNICASTf 5709
#define NPL_LIST0_UNICAST_MASKf 5710
#define NTP_ENABLEf 5711
#define NULL_COUNTER_CLR_MODEf 5712
#define NULL_COUNTER_THRESHOLDf 5713
#define NULL_REQ_MODEf 5714
#define NULL_SLOT_PORT_INDEXf 5715
#define NUMf 5716
#define NUMBER_OF_FREE_ENTRIESf 5717
#define NUMB_OF_COMMANDSf 5718
#define NUM_CE_PER_PIPEf 5719
#define NUM_CLK_PER_MOP_CELLf 5720
#define NUM_COMMANDSf 5721
#define NUM_DOPSf 5722
#define NUM_EB_CREDITSf 5723
#define NUM_EDB_CREDITSf 5724
#define NUM_ENTRYf 5725
#define NUM_LANESf 5726
#define NUM_OF_25M_CLKSf 5727
#define NUM_OF_IDLE_CYCLESf 5728
#define NUM_RO_DEVf 5729
#define NUM_SATISFACTION_CREDITS_100Gf 5730
#define NUM_SATISFACTION_CREDITS_200Gf 5731
#define NUM_SATISFACTION_CREDITS_400Gf 5732
#define NUM_SATISFACTION_CREDITS_50Gf 5733
#define NUM_TXPKTBUF_CELL_USEDf 5734
#define NUM_VALID_HDRf 5735
#define NUM_VHLEN_HDRSf 5736
#define OBJECT_SELf 5737
#define OBJ_0f 5738
#define OBJ_1f 5739
#define OBJ_2f 5740
#define OBJ_3f 5741
#define OBJ_SEL_0f 5742
#define OBJ_SEL_1f 5743
#define OBJ_SEL_2f 5744
#define OBJ_SEL_3f 5745
#define OBJ_SEL_4f 5746
#define OBJ_SEL_5f 5747
#define OBM0_ECC_ERRf 5748
#define OBM1_ECC_ERRf 5749
#define OBM2_ECC_ERRf 5750
#define OBM3_ECC_ERRf 5751
#define OBM4_ECC_ERRf 5752
#define OBM_ECC_ERRf 5753
#define OBM_MONITOR_CONFIG_ERRORf 5754
#define OBM_RESETf 5755
#define OBSERVATION_TIMESTAMPf 5756
#define OB_PRIORITYf 5757
#define OCF_OVERFLOWf 5758
#define ODF_DOUBLE_BIT_ERRf 5759
#define ODF_OVERFLOWf 5760
#define ODF_SINGLE_BIT_ERRf 5761
#define OFFSETf 5762
#define OFFSET0_OB_PRIORITYf 5763
#define OFFSET10_OB_PRIORITYf 5764
#define OFFSET11_OB_PRIORITYf 5765
#define OFFSET12_OB_PRIORITYf 5766
#define OFFSET13_OB_PRIORITYf 5767
#define OFFSET14_OB_PRIORITYf 5768
#define OFFSET15_OB_PRIORITYf 5769
#define OFFSET1_OB_PRIORITYf 5770
#define OFFSET2_OB_PRIORITYf 5771
#define OFFSET3_OB_PRIORITYf 5772
#define OFFSET4_OB_PRIORITYf 5773
#define OFFSET5_OB_PRIORITYf 5774
#define OFFSET6_OB_PRIORITYf 5775
#define OFFSET7_OB_PRIORITYf 5776
#define OFFSET8_OB_PRIORITYf 5777
#define OFFSET9_OB_PRIORITYf 5778
#define OFFSET_CPU_COSf 5779
#define OFFSET_CPU_OPCODE_15_0f 5780
#define OFFSET_CPU_OPCODE_31_16f 5781
#define OFFSET_CPU_OPCODE_47_32f 5782
#define OFFSET_CPU_OPCODE_63_48f 5783
#define OFFSET_CPU_OPCODE_TYPEf 5784
#define OFFSET_PKT_LENf 5785
#define OFFSET_SRC_PORTf 5786
#define ONE_BIT_ERR_INJECTf 5787
#define ONE_BIT_ERR_RPT_ENf 5788
#define ONE_CELL_100G_MIN_SPACINGf 5789
#define ONE_CELL_200G_MIN_SPACINGf 5790
#define ONE_CELL_400G_MIN_SPACINGf 5791
#define ONE_CELL_50G_MIN_SPACINGf 5792
#define ONE_SECOND_TIMERf 5793
#define ONE_SHOTf 5794
#define ONE_SHOT_MODEf 5795
#define ONE_TO_THREE_CELL_100G_SPACINGf 5796
#define ONE_TO_THREE_CELL_200G_SPACINGf 5797
#define ONE_TO_THREE_CELL_400G_SPACINGf 5798
#define ONE_TO_THREE_CELL_50G_SPACINGf 5799
#define ONE_TO_THREE_CELL_CPU_SPACINGf 5800
#define OOB_IO_HYS_EN_CTRLf 5801
#define OOB_IO_IND_CTRLf 5802
#define OOB_IO_SEL_CTRLf 5803
#define OOB_IO_SRC_CTRLf 5804
#define OOB_PORT_NUMf 5805
#define OPAQUEf 5806
#define OPAQUE_CTRL_Cf 5807
#define OPAQUE_KEYf 5808
#define OPAQUE_KEY_MASKf 5809
#define OPCODEf 5810
#define OPCODE_DATAf 5811
#define OPCODE_OR_ADDR_OR_DATAf 5812
#define OPERPOINTTOPOINTMACf 5813
#define OPTIMAL_CANDIDATEf 5814
#define OPTIMAL_ECMP_MEMBERf 5815
#define OPTIMAL_ECMP_MEMBER_IS_ALTERNATEf 5816
#define OPT_EBGRP_MAX_MTU_BMPf 5817
#define OP_BLOCKf 5818
#define OP_CODEf 5819
#define OQSf 5820
#define OQS_AGEDf 5821
#define OQS_FIFO_OVERFLOWf 5822
#define OQS_FIFO_OVERFLOW_STATf 5823
#define OQS_INT_ENf 5824
#define OQS_INT_SETf 5825
#define OQS_INT_STATf 5826
#define ORDERED_SETf 5827
#define ORIG_CHECKSUM_VALIDf 5828
#define ORIG_VALUE_CHECKf 5829
#define OSC_0_SELf 5830
#define OSC_1_SELf 5831
#define OSC_CNT_DONEf 5832
#define OSC_CNT_RSTBf 5833
#define OSC_CNT_STARTf 5834
#define OSC_CNT_VALUEf 5835
#define OSC_ENABLEf 5836
#define OSC_PW_ENf 5837
#define OSC_SELf 5838
#define OSTS_TIMER_DISABLEf 5839
#define OTP_ADJUST_VOLTAGEf 5840
#define OTP_AVS_DISABLEf 5841
#define OTP_AVS_SRAM_MON_N_PROCESSf 5842
#define OTP_AVS_SRAM_MON_P_PROCESSf 5843
#define OTP_AVS_SRAM_MON_VALIDf 5844
#define OTP_BOND_OVR_LOADf 5845
#define OTP_CONFIGf 5846
#define OTP_ECCP_INf 5847
#define OTP_ECCP_OUTf 5848
#define OTP_ECC_CORRECTEDf 5849
#define OTP_ECC_CORRUPTf 5850
#define OTP_ECC_DISABLEf 5851
#define OTP_ECC_ERROR_ADDRf 5852
#define OTP_ECC_ERROR_EVf 5853
#define OTP_ECC_UNCORRECTABLEf 5854
#define OTP_MEM_TMf 5855
#define OTP_VTRAP_ENABLEf 5856
#define OTP_VTRAP_TRIM_CODEf 5857
#define OUTBROADCASTPKTSf 5858
#define OUTERIP_TAG_LBL_ADJ_ENf 5859
#define OUTERRORSf 5860
#define OUTER_IP_OFFSETf 5861
#define OUTER_IP_VALIDf 5862
#define OUTER_TPID_ENABLEf 5863
#define OUTER_VLAN_TAGf 5864
#define OUTER_VLAN_TAG_ENABLEf 5865
#define OUTMGMTPKTSf 5866
#define OUTMULTICASTPKTSf 5867
#define OUTOCTETSf 5868
#define OUTOCTETSMIBIEEEf 5869
#define OUTPUT_ENABLEf 5870
#define OUTPUT_PORT_RX_ENABLEf 5871
#define OUTPUT_THRESHOLD_BYPASSf 5872
#define OUTSTANDING_CREDITSf 5873
#define OUTSTANDING_MMU_REQUESTSf 5874
#define OUTSTANDING_PORT_REQUESTSf 5875
#define OUTUCASTPKTSf 5876
#define OUT_OF_RANGE_DST_PORTf 5877
#define OVERFLOWf 5878
#define OVERFLOW_INTR_ENf 5879
#define OVERFLOW_INTR_OVRf 5880
#define OVERFLOW_INTR_STATf 5881
#define OVERFLOW_THDf 5882
#define OVERRIDEf 5883
#define OVERRIDE_AVSf 5884
#define OVERRIDE_AVS_VALUEf 5885
#define OVRD_EXT_MDIO_MSTR_CNTRLf 5886
#define O_BIST_STATUSf 5887
#define PACING_DELAYf 5888
#define PACKET_ARRIVALSf 5889
#define PACKET_CASTf 5890
#define PACKET_COUNTERf 5891
#define PACKET_DROP_COUNTf 5892
#define PACKET_IFG_BYTESf 5893
#define PACKET_LEN_BYTESf 5894
#define PACKET_QUANTUMf 5895
#define PACKET_SHAPINGf 5896
#define PACKET_TYPEf 5897
#define PAD_ENf 5898
#define PAD_MODEf 5899
#define PAD_THRESHOLDf 5900
#define PARALLEL_FC_ENf 5901
#define PARITYf 5902
#define PARITY0f 5903
#define PARITY1f 5904
#define PARITY2f 5905
#define PARITY3f 5906
#define PARITY4f 5907
#define PARITY_0f 5908
#define PARITY_1f 5909
#define PARITY_ENf 5910
#define PARSER0_CTRL_IDf 5911
#define PARSE_ARC_ID_0f 5912
#define PARSE_ARC_ID_0_SRCf 5913
#define PARSE_ARC_ID_1f 5914
#define PARSE_ARC_ID_1_SRCf 5915
#define PARSE_ARC_ID_2f 5916
#define PARSE_ARC_ID_3f 5917
#define PARSE_ARC_ID_4f 5918
#define PARSE_ARC_ID_5f 5919
#define PARSE_ARC_ID_6f 5920
#define PARSE_ARC_ID_7f 5921
#define PARSE_ARC_ID_A_INDEX_SELf 5922
#define PARSE_ARC_ID_B_INDEX_SELf 5923
#define PASSf 5924
#define PAUSEf 5925
#define PAUSE_ENABLEf 5926
#define PAUSE_PFC_BKPf 5927
#define PAUSE_REFRESH_ENf 5928
#define PAUSE_REFRESH_TIMERf 5929
#define PAUSE_XOFF_TIMERf 5930
#define PAXB_AXI_MASTER_RRESP_DECERR_INTR_ENf 5931
#define PAXB_AXI_MASTER_RRESP_DECERR_INTR_STATUSf 5932
#define PAXB_AXI_MASTER_RRESP_SLVERR_INTR_ENf 5933
#define PAXB_AXI_MASTER_RRESP_SLVERR_INTR_STATUSf 5934
#define PAXB_RDYf 5935
#define PAXB_RST_Nf 5936
#define PAYLOADf 5937
#define PBB_ENf 5938
#define PCF_BANK0_DOUBLE_BIT_ERRf 5939
#define PCF_BANK0_OVERFLOWf 5940
#define PCF_BANK0_SINGLE_BIT_ERRf 5941
#define PCF_BANK1_DOUBLE_BIT_ERRf 5942
#define PCF_BANK1_OVERFLOWf 5943
#define PCF_BANK1_SINGLE_BIT_ERRf 5944
#define PCIEf 5945
#define PCIE_CMPL_TIMEOUT_INTR_ENf 5946
#define PCIE_CMPL_TIMEOUT_INTR_STATUSf 5947
#define PCIE_ECRC_ERR_INTR_ENf 5948
#define PCIE_ECRC_ERR_INTR_STATUSf 5949
#define PCIE_ERR_ATTN_INTR_ENf 5950
#define PCIE_ERR_ATTN_INTR_STATUSf 5951
#define PCIE_IN_WAKE_B_INTR_ENf 5952
#define PCIE_IN_WAKE_B_INTR_STATUSf 5953
#define PCIE_OVERFLOW_UNDERFLOW_INTR_ENf 5954
#define PCIE_OVERFLOW_UNDERFLOW_INTR_STATUSf 5955
#define PCIE_PHY_PIPE_RESETMDIO_Nf 5956
#define PCIE_RC_MODE_PERST_Bf 5957
#define PCIE_REFCLK_OUT_ENf 5958
#define PCIE_SLAVEMODE_CHIP_RST_Nf 5959
#define PCIE_SLAVEMODE_IPROC_RST_Nf 5960
#define PCM_HALF_VDDf 5961
#define PCM_HVT_NMOSf 5962
#define PCM_HVT_PMOSf 5963
#define PCM_LVT_NMOSf 5964
#define PCM_LVT_PMOSf 5965
#define PCM_SVT_NLDMOSf 5966
#define PCM_SVT_NMOSf 5967
#define PCM_SVT_PLDMOSf 5968
#define PCM_SVT_PMOSf 5969
#define PCM_ULVT_NMOSf 5970
#define PCM_ULVT_PMOSf 5971
#define PDD_PROFILE_INDEXf 5972
#define PDF_DOUBLE_BIT_ERRf 5973
#define PDF_OVERFLOWf 5974
#define PDF_SINGLE_BIT_ERRf 5975
#define PDIVf 5976
#define PEC_ERRf 5977
#define PEEK_DEPTHf 5978
#define PEND_CLOCKSf 5979
#define PEND_READ_RESP_COUNTf 5980
#define PEND_WRITE_RESP_COUNTf 5981
#define PERIODIC_SLAVE_STRETCHf 5982
#define PERIOD_MAXf 5983
#define PERST_Bf 5984
#define PER_PORT_STATUSf 5985
#define PE_ETYPE_ENf 5986
#define PFCPRI0_PGf 5987
#define PFCPRI1_PGf 5988
#define PFCPRI2_PGf 5989
#define PFCPRI3_PGf 5990
#define PFCPRI4_PGf 5991
#define PFCPRI5_PGf 5992
#define PFCPRI6_PGf 5993
#define PFCPRI7_PGf 5994
#define PFCPRI_EBGRP_BMPf 5995
#define PFCPRI_MMUQ_BMPf 5996
#define PFC_ETH_TYPEf 5997
#define PFC_MACDAf 5998
#define PFC_MACDA_HIf 5999
#define PFC_MACDA_LOf 6000
#define PFC_MON_ACTIVE_STATE_ECC_CORRUPTf 6001
#define PFC_MON_ECC_ENABLEf 6002
#define PFC_MON_ECC_ERRf 6003
#define PFC_MON_EN_COR_ERR_RPTf 6004
#define PFC_MON_WORKING_STATE_ECC_CORRUPTf 6005
#define PFC_OPCODEf 6006
#define PFC_PG_ENABLEf 6007
#define PFC_PRIORITY_INT_MASKf 6008
#define PFC_PRIORITY_INT_SETf 6009
#define PFC_PRIORITY_ISRf 6010
#define PFC_PRIORITY_ISR0f 6011
#define PFC_PRIORITY_ISR1f 6012
#define PFC_PRIORITY_ISR2f 6013
#define PFC_PRIORITY_ISR3f 6014
#define PFC_PRIORITY_ISR4f 6015
#define PFC_PRIORITY_ISR5f 6016
#define PFC_PRIORITY_ISR6f 6017
#define PFC_PRIORITY_ISR7f 6018
#define PFC_REFRESH_ENf 6019
#define PFC_REFRESH_TIMERf 6020
#define PFC_STATS_ENf 6021
#define PFC_XOFF_BMPf 6022
#define PFC_XOFF_TIMERf 6023
#define PFIFO_CNTf 6024
#define PGf 6025
#define PG0_BST_HDRM_PROFILE_SELf 6026
#define PG0_BST_SHARED_PROFILE_SELf 6027
#define PG0_BST_STAT_HDRMf 6028
#define PG0_HDRM_COUNTf 6029
#define PG0_HDRM_LIMITf 6030
#define PG0_HPIDf 6031
#define PG0_MIN_COUNTf 6032
#define PG0_MIN_LIMITf 6033
#define PG0_RESET_FLOORf 6034
#define PG0_RESET_OFFSETf 6035
#define PG0_SHARED_COUNTf 6036
#define PG0_SHARED_DYNAMICf 6037
#define PG0_SHARED_LIMITf 6038
#define PG0_SPIDf 6039
#define PG0_USE_PORTSP_MINf 6040
#define PG1_BST_HDRM_PROFILE_SELf 6041
#define PG1_BST_SHARED_PROFILE_SELf 6042
#define PG1_BST_STAT_HDRMf 6043
#define PG1_HDRM_COUNTf 6044
#define PG1_HDRM_LIMITf 6045
#define PG1_HPIDf 6046
#define PG1_MIN_COUNTf 6047
#define PG1_MIN_LIMITf 6048
#define PG1_RESET_FLOORf 6049
#define PG1_RESET_OFFSETf 6050
#define PG1_SHARED_COUNTf 6051
#define PG1_SHARED_DYNAMICf 6052
#define PG1_SHARED_LIMITf 6053
#define PG1_SPIDf 6054
#define PG1_USE_PORTSP_MINf 6055
#define PG2_BST_HDRM_PROFILE_SELf 6056
#define PG2_BST_SHARED_PROFILE_SELf 6057
#define PG2_BST_STAT_HDRMf 6058
#define PG2_HDRM_COUNTf 6059
#define PG2_HDRM_LIMITf 6060
#define PG2_HPIDf 6061
#define PG2_MIN_COUNTf 6062
#define PG2_MIN_LIMITf 6063
#define PG2_RESET_FLOORf 6064
#define PG2_RESET_OFFSETf 6065
#define PG2_SHARED_COUNTf 6066
#define PG2_SHARED_DYNAMICf 6067
#define PG2_SHARED_LIMITf 6068
#define PG2_SPIDf 6069
#define PG2_USE_PORTSP_MINf 6070
#define PG3_BST_HDRM_PROFILE_SELf 6071
#define PG3_BST_SHARED_PROFILE_SELf 6072
#define PG3_BST_STAT_HDRMf 6073
#define PG3_HDRM_COUNTf 6074
#define PG3_HDRM_LIMITf 6075
#define PG3_HPIDf 6076
#define PG3_MIN_COUNTf 6077
#define PG3_MIN_LIMITf 6078
#define PG3_RESET_FLOORf 6079
#define PG3_RESET_OFFSETf 6080
#define PG3_SHARED_COUNTf 6081
#define PG3_SHARED_DYNAMICf 6082
#define PG3_SHARED_LIMITf 6083
#define PG3_SPIDf 6084
#define PG3_USE_PORTSP_MINf 6085
#define PG4_BST_HDRM_PROFILE_SELf 6086
#define PG4_BST_SHARED_PROFILE_SELf 6087
#define PG4_BST_STAT_HDRMf 6088
#define PG4_HDRM_COUNTf 6089
#define PG4_HDRM_LIMITf 6090
#define PG4_HPIDf 6091
#define PG4_MIN_COUNTf 6092
#define PG4_MIN_LIMITf 6093
#define PG4_RESET_FLOORf 6094
#define PG4_RESET_OFFSETf 6095
#define PG4_SHARED_COUNTf 6096
#define PG4_SHARED_DYNAMICf 6097
#define PG4_SHARED_LIMITf 6098
#define PG4_SPIDf 6099
#define PG4_USE_PORTSP_MINf 6100
#define PG5_BST_HDRM_PROFILE_SELf 6101
#define PG5_BST_SHARED_PROFILE_SELf 6102
#define PG5_BST_STAT_HDRMf 6103
#define PG5_HDRM_COUNTf 6104
#define PG5_HDRM_LIMITf 6105
#define PG5_HPIDf 6106
#define PG5_MIN_COUNTf 6107
#define PG5_MIN_LIMITf 6108
#define PG5_RESET_FLOORf 6109
#define PG5_RESET_OFFSETf 6110
#define PG5_SHARED_COUNTf 6111
#define PG5_SHARED_DYNAMICf 6112
#define PG5_SHARED_LIMITf 6113
#define PG5_SPIDf 6114
#define PG5_USE_PORTSP_MINf 6115
#define PG6_BST_HDRM_PROFILE_SELf 6116
#define PG6_BST_SHARED_PROFILE_SELf 6117
#define PG6_BST_STAT_HDRMf 6118
#define PG6_HDRM_COUNTf 6119
#define PG6_HDRM_LIMITf 6120
#define PG6_HPIDf 6121
#define PG6_MIN_COUNTf 6122
#define PG6_MIN_LIMITf 6123
#define PG6_RESET_FLOORf 6124
#define PG6_RESET_OFFSETf 6125
#define PG6_SHARED_COUNTf 6126
#define PG6_SHARED_DYNAMICf 6127
#define PG6_SHARED_LIMITf 6128
#define PG6_SPIDf 6129
#define PG6_USE_PORTSP_MINf 6130
#define PG7_BST_HDRM_PROFILE_SELf 6131
#define PG7_BST_SHARED_PROFILE_SELf 6132
#define PG7_BST_STAT_HDRMf 6133
#define PG7_HDRM_COUNTf 6134
#define PG7_HDRM_LIMITf 6135
#define PG7_HPIDf 6136
#define PG7_MIN_COUNTf 6137
#define PG7_MIN_LIMITf 6138
#define PG7_RESET_FLOORf 6139
#define PG7_RESET_OFFSETf 6140
#define PG7_SHARED_COUNTf 6141
#define PG7_SHARED_DYNAMICf 6142
#define PG7_SHARED_LIMITf 6143
#define PG7_SPIDf 6144
#define PG7_USE_PORTSP_MINf 6145
#define PG_HDRM_TRIGGERf 6146
#define PG_HDRM_TRIGGER_STATUSf 6147
#define PG_IS_LOSSLESSf 6148
#define PG_LIMIT_STATEf 6149
#define PG_PROFILE_SELf 6150
#define PG_SHARED_TRIGGERf 6151
#define PG_SHARED_TRIGGER_STATUSf 6152
#define PG_XOFF_FCf 6153
#define PHASE_ADJUSTf 6154
#define PHASE_GEN_ENABLEf 6155
#define PHB_FROM_ETAGf 6156
#define PHEAD_CNTf 6157
#define PHY_IDf 6158
#define PHY_PORT_NUMf 6159
#define PHY_RD_DATAf 6160
#define PHY_WR_DATAf 6161
#define PIO_MEMDMA_1BIT_ECCERRf 6162
#define PIO_MEMDMA_2BIT_ECCERRf 6163
#define PIPE0_COUNTER_OVERFLOWf 6164
#define PIPE0_COUNTER_OVERFLOW_STATf 6165
#define PIPE0_COUNTER_UNDERFLOWf 6166
#define PIPE0_COUNTER_UNDERFLOW_STATf 6167
#define PIPE1_COUNTER_OVERFLOWf 6168
#define PIPE1_COUNTER_OVERFLOW_STATf 6169
#define PIPE1_COUNTER_UNDERFLOWf 6170
#define PIPE1_COUNTER_UNDERFLOW_STATf 6171
#define PIPE2_COUNTER_OVERFLOWf 6172
#define PIPE2_COUNTER_OVERFLOW_STATf 6173
#define PIPE2_COUNTER_UNDERFLOWf 6174
#define PIPE2_COUNTER_UNDERFLOW_STATf 6175
#define PIPE3_COUNTER_OVERFLOWf 6176
#define PIPE3_COUNTER_OVERFLOW_STATf 6177
#define PIPE3_COUNTER_UNDERFLOWf 6178
#define PIPE3_COUNTER_UNDERFLOW_STATf 6179
#define PIPE_IDf 6180
#define PIPE_NUMf 6181
#define PIPE_SELECTf 6182
#define PIPE_STAGEf 6183
#define PKT0f 6184
#define PKT1f 6185
#define PKT2f 6186
#define PKT3f 6187
#define PKT4f 6188
#define PKT5f 6189
#define PKT6f 6190
#define PKT7f 6191
#define PKTDMA_CH0_1BIT_ECCERRf 6192
#define PKTDMA_CH0_2BIT_ECCERRf 6193
#define PKTDMA_CH1_1BIT_ECCERRf 6194
#define PKTDMA_CH1_2BIT_ECCERRf 6195
#define PKTDMA_CH2_1BIT_ECCERRf 6196
#define PKTDMA_CH2_2BIT_ECCERRf 6197
#define PKTDMA_CH3_1BIT_ECCERRf 6198
#define PKTDMA_CH3_2BIT_ECCERRf 6199
#define PKTDMA_CH4_1BIT_ECCERRf 6200
#define PKTDMA_CH4_2BIT_ECCERRf 6201
#define PKTDMA_CH5_1BIT_ECCERRf 6202
#define PKTDMA_CH5_2BIT_ECCERRf 6203
#define PKTDMA_CH6_1BIT_ECCERRf 6204
#define PKTDMA_CH6_2BIT_ECCERRf 6205
#define PKTDMA_CH7_1BIT_ECCERRf 6206
#define PKTDMA_CH7_2BIT_ECCERRf 6207
#define PKTDMA_ENDIANESSf 6208
#define PKTDROPf 6209
#define PKTQ_FAP_OVERFLOWf 6210
#define PKTQ_FAP_UNDERFLOWf 6211
#define PKTS_BYTESf 6212
#define PKTWRRD_ADDR_DECODE_ERRf 6213
#define PKTWR_ECC_ERRf 6214
#define PKT_BUF_ECC_ENf 6215
#define PKT_BUF_ECC_FORCE_ERRf 6216
#define PKT_BUF_EN_COR_ERR_RPTf 6217
#define PKT_CNTf 6218
#define PKT_CNTR_OVERFLOW_IDf 6219
#define PKT_CNTR_OVERFLOW_INTR_ENf 6220
#define PKT_CNTR_OVERFLOW_INTR_OVRf 6221
#define PKT_CNTR_OVERFLOW_INTR_STATf 6222
#define PKT_CNTR_UNDERFLOW_IDf 6223
#define PKT_CNTR_UNDERFLOW_INTR_ENf 6224
#define PKT_CNTR_UNDERFLOW_INTR_OVRf 6225
#define PKT_CNTR_UNDERFLOW_INTR_STATf 6226
#define PKT_CNT_DECRf 6227
#define PKT_CNT_INCRf 6228
#define PKT_CNT_ONEf 6229
#define PKT_CNT_TWOf 6230
#define PKT_CNT_ZEROf 6231
#define PKT_COUNTf 6232
#define PKT_CREDITS_FOR_100Gf 6233
#define PKT_CREDITS_FOR_200Gf 6234
#define PKT_CREDITS_FOR_400Gf 6235
#define PKT_CREDITS_FOR_50Gf 6236
#define PKT_CREDIT_CNTf 6237
#define PKT_CREDIT_COUNTf 6238
#define PKT_DROPf 6239
#define PKT_DROP_COUNTf 6240
#define PKT_FRAME_ERROR_D_SRC_PORT_NUMf 6241
#define PKT_FRAME_ERROR_INTR_ENf 6242
#define PKT_FRAME_ERROR_INTR_OVRf 6243
#define PKT_FRAME_ERROR_INTR_STATf 6244
#define PKT_INFOf 6245
#define PKT_KEY_0f 6246
#define PKT_KEY_1f 6247
#define PKT_LENf 6248
#define PKT_LENGTHf 6249
#define PKT_LENGTH_0f 6250
#define PKT_LENGTH_1f 6251
#define PKT_LENGTH_2f 6252
#define PKT_LENGTH_3f 6253
#define PKT_LENGTH_ADJUSTf 6254
#define PKT_LEN_0_FIELD_REL_OFFSETf 6255
#define PKT_LEN_0_HDR_IDf 6256
#define PKT_LEN_0_SRCf 6257
#define PKT_LEN_0_TYPE_CTRLf 6258
#define PKT_LEN_0_VALIDf 6259
#define PKT_LEN_1_FIELD_REL_OFFSETf 6260
#define PKT_LEN_1_HDR_IDf 6261
#define PKT_LEN_1_SRCf 6262
#define PKT_LEN_1_TYPE_CTRLf 6263
#define PKT_LEN_1_VALIDf 6264
#define PKT_LEN_2_FIELD_REL_OFFSETf 6265
#define PKT_LEN_2_HDR_IDf 6266
#define PKT_LEN_2_SRCf 6267
#define PKT_LEN_2_TYPE_CTRLf 6268
#define PKT_LEN_2_VALIDf 6269
#define PKT_LEN_COMMANDf 6270
#define PKT_LEN_EXCESS_ENTRIESf 6271
#define PKT_LEN_OUT_OF_BOUNDf 6272
#define PKT_LKUP_0f 6273
#define PKT_LKUP_1f 6274
#define PKT_SOPf 6275
#define PKT_TYPEf 6276
#define PKT_TYPE_ERROR_D_SRC_PORT_NUMf 6277
#define PKT_TYPE_ERROR_INTR_ENf 6278
#define PKT_TYPE_ERROR_INTR_OVRf 6279
#define PKT_TYPE_ERROR_INTR_STATf 6280
#define PKT_TYPE_ERROR_L2_OR_L3_BMPf 6281
#define PKT_TYPE_ERROR_MIRROR_CTCf 6282
#define PKT_TYPE_ERROR_UNICAST_PKT_TYPEf 6283
#define PKT_TYPE_ERROR_UNICAST_PKT_VALIDf 6284
#define PKT_TYPE_SAFf 6285
#define PKT_TYPE_SAF_MATCH_ENf 6286
#define PKT_WAITf 6287
#define PLL0_LOCK_STATUSf 6288
#define PLL0_UNLOCKf 6289
#define PLL1_LOCK_STATUSf 6290
#define PLL1_UNLOCKf 6291
#define PLL_RSVD_20f 6292
#define PM0f 6293
#define PM0_ECC_ENf 6294
#define PM0_ENf 6295
#define PM0_PA_RST_Lf 6296
#define PM1f 6297
#define PM1_ECC_ENf 6298
#define PM1_ENf 6299
#define PM1_PA_RST_Lf 6300
#define PM2f 6301
#define PM2_ECC_ENf 6302
#define PM2_ENf 6303
#define PM2_PA_RST_Lf 6304
#define PM3f 6305
#define PM3_ECC_ENf 6306
#define PM3_ENf 6307
#define PM3_PA_RST_Lf 6308
#define PM4f 6309
#define PM4_ECC_ENf 6310
#define PM4_ENf 6311
#define PM4_PA_RST_Lf 6312
#define PMB_ADDRf 6313
#define PMD_ERRf 6314
#define PMD_LOCKf 6315
#define PMD_OSR_MODEf 6316
#define PMD_PAM4_MODEf 6317
#define PMU_STATUSf 6318
#define PM_GRP_0_BKP_RCVRD_CLK_LOCKf 6319
#define PM_GRP_0_PRI_RCVRD_CLK_LOCKf 6320
#define PM_GRP_1_BKP_RCVRD_CLK_LOCKf 6321
#define PM_GRP_1_PRI_RCVRD_CLK_LOCKf 6322
#define PM_GRP_2_BKP_RCVRD_CLK_LOCKf 6323
#define PM_GRP_2_PRI_RCVRD_CLK_LOCKf 6324
#define PM_GRP_3_BKP_RCVRD_CLK_LOCKf 6325
#define PM_GRP_3_PRI_RCVRD_CLK_LOCKf 6326
#define PM_TYPEf 6327
#define PN_EXPIRE_THDf 6328
#define PN_TICKf 6329
#define PN_XPN_THD_MASK_0f 6330
#define PN_XPN_THD_MASK_1f 6331
#define PN_XPN_THD_MASK_2f 6332
#define PN_XPN_THD_MASK_3f 6333
#define POINTERf 6334
#define POLICYf 6335
#define POLICY_DATAf 6336
#define POLICY_TYPE_HIT_DATA_0f 6337
#define POLICY_TYPE_HIT_DATA_1f 6338
#define POLICY_TYPE_HIT_DATA_2f 6339
#define POLICY_TYPE_HIT_DATA_3f 6340
#define POLICY_TYPE_MASK_DATA_0f 6341
#define POLICY_TYPE_MASK_DATA_1f 6342
#define POLICY_TYPE_MASK_DATA_2f 6343
#define POLICY_TYPE_MASK_DATA_3f 6344
#define POLICY_TYPE_MISS_DATA_0f 6345
#define POLICY_TYPE_MISS_DATA_1f 6346
#define POLICY_TYPE_MISS_DATA_2f 6347
#define POLICY_TYPE_MISS_DATA_3f 6348
#define POLICY_TYPE_VALUE_DATA_0f 6349
#define POLICY_TYPE_VALUE_DATA_1f 6350
#define POLICY_TYPE_VALUE_DATA_2f 6351
#define POLICY_TYPE_VALUE_DATA_3f 6352
#define POLICY_VALUE_STRENGTHf 6353
#define POLYNOMIALf 6354
#define PONf 6355
#define POOLf 6356
#define POOL_0f 6357
#define POOL_1f 6358
#define POOL_2f 6359
#define POOL_3f 6360
#define POOL_BASEf 6361
#define POOL_CINDEXf 6362
#define POOL_COLOR_LIMIT_ENABLEf 6363
#define POOL_COUNTER_OVERFLOWf 6364
#define POOL_COUNTER_OVERFLOW_STATf 6365
#define POOL_COUNTER_UNDERFLOWf 6366
#define POOL_COUNTER_UNDERFLOW_STATf 6367
#define POOL_COUPLING_MCf 6368
#define POOL_COUPLING_UCf 6369
#define POOL_CTRf 6370
#define POOL_ENf 6371
#define POOL_HI_CONG_LIMITf 6372
#define POOL_LOW_CONG_LIMITf 6373
#define POOL_NUMf 6374
#define PORTf 6375
#define PORT0f 6376
#define PORT0_BUBBLE_MOP_DISABLEf 6377
#define PORT0_CA_PEEK_DEPTHf 6378
#define PORT0_CT_DISABLEf 6379
#define PORT0_CT_THRESHOLDf 6380
#define PORT0_LINKDOWN_CLEARf 6381
#define PORT0_LINKSTATUSf 6382
#define PORT0_MAX_USAGEf 6383
#define PORT0_RESETf 6384
#define PORT1f 6385
#define PORT1_BUBBLE_MOP_DISABLEf 6386
#define PORT1_CA_PEEK_DEPTHf 6387
#define PORT1_CT_DISABLEf 6388
#define PORT1_CT_THRESHOLDf 6389
#define PORT1_LINKDOWN_CLEARf 6390
#define PORT1_LINKSTATUSf 6391
#define PORT1_MAX_USAGEf 6392
#define PORT1_RESETf 6393
#define PORT2f 6394
#define PORT2_BUBBLE_MOP_DISABLEf 6395
#define PORT2_CA_PEEK_DEPTHf 6396
#define PORT2_CT_DISABLEf 6397
#define PORT2_CT_THRESHOLDf 6398
#define PORT2_LINKDOWN_CLEARf 6399
#define PORT2_LINKSTATUSf 6400
#define PORT2_MAX_USAGEf 6401
#define PORT2_RESETf 6402
#define PORT3f 6403
#define PORT3_BUBBLE_MOP_DISABLEf 6404
#define PORT3_CA_PEEK_DEPTHf 6405
#define PORT3_CT_DISABLEf 6406
#define PORT3_CT_THRESHOLDf 6407
#define PORT3_LINKDOWN_CLEARf 6408
#define PORT3_LINKSTATUSf 6409
#define PORT3_MAX_USAGEf 6410
#define PORT3_RESETf 6411
#define PORT4f 6412
#define PORT4_BUBBLE_MOP_DISABLEf 6413
#define PORT4_CA_PEEK_DEPTHf 6414
#define PORT4_CT_DISABLEf 6415
#define PORT4_CT_THRESHOLDf 6416
#define PORT4_LINKSTATUSf 6417
#define PORT4_MAX_USAGEf 6418
#define PORT4_RESETf 6419
#define PORT5f 6420
#define PORT5_BUBBLE_MOP_DISABLEf 6421
#define PORT5_CA_PEEK_DEPTHf 6422
#define PORT5_CT_DISABLEf 6423
#define PORT5_CT_THRESHOLDf 6424
#define PORT5_LINKSTATUSf 6425
#define PORT5_MAX_USAGEf 6426
#define PORT5_RESETf 6427
#define PORT6f 6428
#define PORT6_BUBBLE_MOP_DISABLEf 6429
#define PORT6_CA_PEEK_DEPTHf 6430
#define PORT6_CT_DISABLEf 6431
#define PORT6_CT_THRESHOLDf 6432
#define PORT6_LINKSTATUSf 6433
#define PORT6_MAX_USAGEf 6434
#define PORT6_RESETf 6435
#define PORT7f 6436
#define PORT7_BUBBLE_MOP_DISABLEf 6437
#define PORT7_CA_PEEK_DEPTHf 6438
#define PORT7_CT_DISABLEf 6439
#define PORT7_CT_THRESHOLDf 6440
#define PORT7_LINKSTATUSf 6441
#define PORT7_MAX_USAGEf 6442
#define PORT7_RESETf 6443
#define PORTDEFICIT_BACKOFF_LIMITf 6444
#define PORTDEFICIT_SAMPLE_LIMITf 6445
#define PORTDEFICIT_SAMPLE_PERIODf 6446
#define PORTIDf 6447
#define PORTSf 6448
#define PORTSP0_BST_SHARED_PROFILE_SELf 6449
#define PORTSP0_MIN_COUNTf 6450
#define PORTSP0_MIN_LIMITf 6451
#define PORTSP0_RESUME_LIMITf 6452
#define PORTSP0_SHARED_COUNTf 6453
#define PORTSP0_SHARED_LIMITf 6454
#define PORTSP1_BST_SHARED_PROFILE_SELf 6455
#define PORTSP1_MIN_COUNTf 6456
#define PORTSP1_MIN_LIMITf 6457
#define PORTSP1_RESUME_LIMITf 6458
#define PORTSP1_SHARED_COUNTf 6459
#define PORTSP1_SHARED_LIMITf 6460
#define PORTSP2_BST_SHARED_PROFILE_SELf 6461
#define PORTSP2_MIN_COUNTf 6462
#define PORTSP2_MIN_LIMITf 6463
#define PORTSP2_RESUME_LIMITf 6464
#define PORTSP2_SHARED_COUNTf 6465
#define PORTSP2_SHARED_LIMITf 6466
#define PORTSP3_BST_SHARED_PROFILE_SELf 6467
#define PORTSP3_MIN_COUNTf 6468
#define PORTSP3_MIN_LIMITf 6469
#define PORTSP3_RESUME_LIMITf 6470
#define PORTSP3_SHARED_COUNTf 6471
#define PORTSP3_SHARED_LIMITf 6472
#define PORTSP_BST_INIT_DONEf 6473
#define PORTSP_CONFIG_INIT_DONEf 6474
#define PORTSP_COUNTER_INIT_DONEf 6475
#define PORTSP_LIMIT_STATEf 6476
#define PORTSP_SHARED_TRIGGERf 6477
#define PORTSP_SHARED_TRIGGER_STATUSf 6478
#define PORTS_HIf 6479
#define PORT_ASSIGNMENT_MODEf 6480
#define PORT_AVG_QUALITY_MEASURE_ECC_ENf 6481
#define PORT_AVG_QUALITY_MEASURE_EN_COR_ERR_RPTf 6482
#define PORT_BITMAPf 6483
#define PORT_EEE_POWERDOWN_ENf 6484
#define PORT_ENDIANNESSf 6485
#define PORT_FCf 6486
#define PORT_FC_ENf 6487
#define PORT_LAGGING_STATUSf 6488
#define PORT_LOADING_THRESHOLDf 6489
#define PORT_LOADING_THRESHOLD_SCALING_FACTORf 6490
#define PORT_LOADING_WEIGHTf 6491
#define PORT_MAPf 6492
#define PORT_MAP_ALTERNATEf 6493
#define PORT_MAP_MASKf 6494
#define PORT_MEMBER_ASSIGNMENTf 6495
#define PORT_NUMf 6496
#define PORT_PACKET_RED_DROPf 6497
#define PORT_PACKET_YELLOW_DROPf 6498
#define PORT_PG_HDRM_BST_INIT_DONEf 6499
#define PORT_PG_HDRM_CONFIG_INIT_DONEf 6500
#define PORT_PG_HDRM_COUNTER_INIT_DONEf 6501
#define PORT_PG_MIN_CONFIG_INIT_DONEf 6502
#define PORT_PG_MIN_COUNTER_INIT_DONEf 6503
#define PORT_PG_MIN_SCR_CNT_G0f 6504
#define PORT_PG_RESUME_CONFIG_INIT_DONEf 6505
#define PORT_PG_SHARED_BST_INIT_DONEf 6506
#define PORT_PG_SHARED_CONFIG_INIT_DONEf 6507
#define PORT_PG_SHARED_COUNTER_INIT_DONEf 6508
#define PORT_PG_SHARED_SCR_CNT_G0f 6509
#define PORT_PRIf 6510
#define PORT_PROFILEf 6511
#define PORT_QUALITY_MAPPING_ECC_CORRUPT_Af 6512
#define PORT_QUALITY_MAPPING_ECC_CORRUPT_Bf 6513
#define PORT_QUALITY_MAPPING_ECC_ENf 6514
#define PORT_QUALITY_MAPPING_EN_COR_ERR_RPTf 6515
#define PORT_QUALITY_MAPPING_PROFILE_PTRf 6516
#define PORT_REASSIGNMENTSf 6517
#define PORT_RESETf 6518
#define PORT_SPEEDf 6519
#define PORT_SUSPENDf 6520
#define PORT_TYPEf 6521
#define PORT_WRED_PACKET_RED_DROPf 6522
#define PORT_WRED_PACKET_YELLOW_DROPf 6523
#define PORT_XOFFf 6524
#define PORT_XONf 6525
#define POST_BYP_GLITCHFREE_ENf 6526
#define POST_HOLD_ALLf 6527
#define POST_RESETBf 6528
#define POST_RST_HOLD_SELf 6529
#define POWERDOWNf 6530
#define PPSCH_INT_ENf 6531
#define PPSCH_INT_SETf 6532
#define PPSCH_INT_STATf 6533
#define PP_BYPASS_MODEf 6534
#define PP_PLL_LOCKf 6535
#define PREAMBLEf 6536
#define PREFETCH_CNT_100Gf 6537
#define PREFETCH_CNT_10Gf 6538
#define PREFETCH_CNT_200Gf 6539
#define PREFETCH_CNT_25Gf 6540
#define PREFETCH_CNT_400Gf 6541
#define PREFETCH_CNT_40Gf 6542
#define PREFETCH_CNT_50Gf 6543
#define PREFIXf 6544
#define PRESET_DBG_Nf 6545
#define PRETCT_SAF_CELLS_IN_ITM_CNTRf 6546
#define PREV_COMP_CNTf 6547
#define PREV_FCP_ADDRf 6548
#define PREV_FCP_VALIDf 6549
#define PRE_TCT_SAF_FLAG_STATUSf 6550
#define PRIf 6551
#define PRI0_TMRf 6552
#define PRI1_TMRf 6553
#define PRI2_TMRf 6554
#define PRI3_TMRf 6555
#define PRI4_TMRf 6556
#define PRI5_TMRf 6557
#define PRI6_TMRf 6558
#define PRI7_TMRf 6559
#define PRIMARY_GROUP_SIZEf 6560
#define PRIMARY_PATH_THRESHOLDf 6561
#define PRIMEf 6562
#define PRIORITY_1f 6563
#define PRIORITY_10f 6564
#define PRIORITY_11f 6565
#define PRIORITY_12f 6566
#define PRIORITY_13f 6567
#define PRIORITY_14f 6568
#define PRIORITY_15f 6569
#define PRIORITY_16f 6570
#define PRIORITY_17f 6571
#define PRIORITY_18f 6572
#define PRIORITY_19f 6573
#define PRIORITY_2f 6574
#define PRIORITY_20f 6575
#define PRIORITY_21f 6576
#define PRIORITY_22f 6577
#define PRIORITY_23f 6578
#define PRIORITY_24f 6579
#define PRIORITY_25f 6580
#define PRIORITY_26f 6581
#define PRIORITY_27f 6582
#define PRIORITY_28f 6583
#define PRIORITY_29f 6584
#define PRIORITY_3f 6585
#define PRIORITY_30f 6586
#define PRIORITY_31f 6587
#define PRIORITY_32f 6588
#define PRIORITY_33f 6589
#define PRIORITY_34f 6590
#define PRIORITY_35f 6591
#define PRIORITY_36f 6592
#define PRIORITY_37f 6593
#define PRIORITY_38f 6594
#define PRIORITY_39f 6595
#define PRIORITY_4f 6596
#define PRIORITY_40f 6597
#define PRIORITY_41f 6598
#define PRIORITY_42f 6599
#define PRIORITY_43f 6600
#define PRIORITY_44f 6601
#define PRIORITY_45f 6602
#define PRIORITY_46f 6603
#define PRIORITY_47f 6604
#define PRIORITY_48f 6605
#define PRIORITY_5f 6606
#define PRIORITY_6f 6607
#define PRIORITY_7f 6608
#define PRIORITY_8f 6609
#define PRIORITY_9f 6610
#define PRIORITY_GROUPf 6611
#define PRIORITY_GROUP_MATCH_ENf 6612
#define PRIORITY_SELECTf 6613
#define PRIQ_BST_IDf 6614
#define PRIQ_BST_TRIGGEREDf 6615
#define PRI_IGNORE_XOFFf 6616
#define PROBABILITY0f 6617
#define PROBABILITY1f 6618
#define PROBABILITY2f 6619
#define PROBABILITY3f 6620
#define PROCESSOR0_ENDIANESSf 6621
#define PROCESSOR1_ENDIANESSf 6622
#define PROFILE_INDEXf 6623
#define PROFILE_PTRf 6624
#define PROFILE_SELf 6625
#define PROGRAM_ENDf 6626
#define PROG_SMTH_ADD_SUBf 6627
#define PROG_TX_CRCf 6628
#define PROMISCOUS_MODEf 6629
#define PROTECTFRAMESf 6630
#define PROTOCOL_IDf 6631
#define PROTOCOL_LAYERf 6632
#define PROT_OFFSETf 6633
#define PRTf 6634
#define PRT_ENABLEf 6635
#define PTAIL_CNTf 6636
#define PTP_DEST_PORT_ENf 6637
#define PTP_ETYPE_ENf 6638
#define PTP_MATCH_RULE_ENf 6639
#define PTR_0f 6640
#define PTR_1f 6641
#define PTR_2f 6642
#define PTR_3f 6643
#define PTR_4f 6644
#define PTR_5f 6645
#define PTSCH_INT_ENf 6646
#define PTSCH_INT_SETf 6647
#define PTSCH_INT_STATf 6648
#define PURGEf 6649
#define PURGE_CELLf 6650
#define PURGE_CELL_0f 6651
#define PURGE_CELL_1f 6652
#define PURGE_CELL_2f 6653
#define PURGE_CELL_3f 6654
#define PURGE_EBGRP_BMPf 6655
#define PURGE_MMUQ_BMPf 6656
#define PVTMON_0_MAX_INTR_MASKf 6657
#define PVTMON_0_MAX_INTR_STATUSf 6658
#define PVTMON_0_MIN_INTR_MASKf 6659
#define PVTMON_0_MIN_INTR_STATUSf 6660
#define PVTMON_1_MAX_INTR_MASKf 6661
#define PVTMON_1_MAX_INTR_STATUSf 6662
#define PVTMON_1_MIN_INTR_MASKf 6663
#define PVTMON_1_MIN_INTR_STATUSf 6664
#define PVTMON_2_MAX_INTR_MASKf 6665
#define PVTMON_2_MAX_INTR_STATUSf 6666
#define PVTMON_2_MIN_INTR_MASKf 6667
#define PVTMON_2_MIN_INTR_STATUSf 6668
#define PVTMON_3_MAX_INTR_MASKf 6669
#define PVTMON_3_MAX_INTR_STATUSf 6670
#define PVTMON_3_MIN_INTR_MASKf 6671
#define PVTMON_3_MIN_INTR_STATUSf 6672
#define PVTMON_4_MAX_INTR_MASKf 6673
#define PVTMON_4_MAX_INTR_STATUSf 6674
#define PVTMON_4_MIN_INTR_MASKf 6675
#define PVTMON_4_MIN_INTR_STATUSf 6676
#define PVTMON_5_MAX_INTR_MASKf 6677
#define PVTMON_5_MAX_INTR_STATUSf 6678
#define PVTMON_5_MIN_INTR_MASKf 6679
#define PVTMON_5_MIN_INTR_STATUSf 6680
#define PVTMON_6_MAX_INTR_MASKf 6681
#define PVTMON_6_MAX_INTR_STATUSf 6682
#define PVTMON_6_MIN_INTR_MASKf 6683
#define PVTMON_6_MIN_INTR_STATUSf 6684
#define PVTMON_7_MAX_INTR_MASKf 6685
#define PVTMON_7_MAX_INTR_STATUSf 6686
#define PVTMON_7_MIN_INTR_MASKf 6687
#define PVTMON_7_MIN_INTR_STATUSf 6688
#define PVTMON_8_MAX_INTR_MASKf 6689
#define PVTMON_8_MAX_INTR_STATUSf 6690
#define PVTMON_8_MIN_INTR_MASKf 6691
#define PVTMON_8_MIN_INTR_STATUSf 6692
#define PVTMON_9_MAX_INTR_MASKf 6693
#define PVTMON_9_MAX_INTR_STATUSf 6694
#define PVTMON_9_MIN_INTR_MASKf 6695
#define PVTMON_9_MIN_INTR_STATUSf 6696
#define PVTMON_CTRLf 6697
#define PVTMON_HIGHTEMP_STATUSf 6698
#define PVTMON_HIGHTEMP_STAT_CLEARf 6699
#define PVTMON_OVERTEMP_RESET_INTR_CLEARf 6700
#define PVTMON_SW_RESETBf 6701
#define PVTMON_TEMPERATURE_HIGH_THRESHOLDf 6702
#define PVTMON_TEMPERATURE_LOW_THRESHOLDf 6703
#define PVTMON_TEMP_HIGH_THRESHOLD_INTR_ENABLEf 6704
#define PVTMON_TEMP_LOW_THRESHOLD_INTR_ENABLEf 6705
#define PVT_DATAf 6706
#define PVT_MNTR_PWRDN_DEFAULTf 6707
#define PWD_ALERT_SELf 6708
#define PWD_ENf 6709
#define PWD_INTR_CLEARf 6710
#define PWD_TM_ENf 6711
#define PWD_TST_STROBEf 6712
#define PWM_OFFSET_DISABLEf 6713
#define PWM_RATEf 6714
#define PWRDNBf 6715
#define PWRDWNf 6716
#define PWRDWN_CMLf 6717
#define PWRDWN_CML_LCf 6718
#define PWRON_PLL_LDO_AON_ONf 6719
#define QBUSf 6720
#define QDRP_RESETf 6721
#define QGROUP_VALIDf 6722
#define QMIN_USEDf 6723
#define QOS_FIELDf 6724
#define QRED_RESETf 6725
#define QSCH_INT_ENf 6726
#define QSCH_INT_SETf 6727
#define QSCH_INT_STATf 6728
#define QSPI_CLK_SELf 6729
#define QUAD_PORT_MAX_CREDITf 6730
#define QUANTIZED_AVG_QUALITY_MEASURE_ECC_ENf 6731
#define QUANTIZED_AVG_QUALITY_MEASURE_EN_COR_ERR_RPTf 6732
#define QUANTIZED_ITM_0_PORT_QSIZEf 6733
#define QUANTIZED_ITM_1_PORT_QSIZEf 6734
#define QUANTIZED_PORT_LOADINGf 6735
#define QUANTIZED_TOTAL_PORT_QSIZEf 6736
#define QUANTIZE_CONTROL_ECC_ENf 6737
#define QUANTIZE_CONTROL_EN_COR_ERR_RPTf 6738
#define QUEUEf 6739
#define QUEUE0_SPIDf 6740
#define QUEUE10_SPIDf 6741
#define QUEUE11_SPIDf 6742
#define QUEUE1_SPIDf 6743
#define QUEUE2_SPIDf 6744
#define QUEUE3_SPIDf 6745
#define QUEUE4_SPIDf 6746
#define QUEUE5_SPIDf 6747
#define QUEUE6_SPIDf 6748
#define QUEUE7_SPIDf 6749
#define QUEUE8_SPIDf 6750
#define QUEUE9_SPIDf 6751
#define QUEUE_BUFFER_USAGEf 6752
#define QUEUE_COUNTERf 6753
#define QUEUE_ENTRIES_FULL_INTR_ENf 6754
#define QUEUE_ENTRIES_FULL_INTR_OVRf 6755
#define QUEUE_ENTRIES_FULL_INTR_STATf 6756
#define QUEUE_SOPf 6757
#define QUEUE_SOP_SDWf 6758
#define QUEUE_WATERMARK_USAGEf 6759
#define QYEL_RESETf 6760
#define Q_BYTE_TOTAL_DROPf 6761
#define Q_PACKET_TOTAL_DROPf 6762
#define Q_PROFILE_SELf 6763
#define Q_SPIDf 6764
#define Q_WRED_PACKET_TOTAL_DROPf 6765
#define RADDRf 6766
#define RANDOM_OFFSET_CONFIGf 6767
#define RANDOM_SLAVE_STRETCHf 6768
#define RANGE_HIf 6769
#define RANGE_LOf 6770
#define RANGE_MAX_0f 6771
#define RANGE_MAX_1f 6772
#define RANGE_MAX_2f 6773
#define RANGE_MAX_3f 6774
#define RANGE_MAX_4f 6775
#define RANGE_MAX_5f 6776
#define RANGE_MAX_6f 6777
#define RANGE_MAX_7f 6778
#define RANGE_MIN_0f 6779
#define RANGE_MIN_1f 6780
#define RANGE_MIN_2f 6781
#define RANGE_MIN_3f 6782
#define RANGE_MIN_4f 6783
#define RANGE_MIN_5f 6784
#define RANGE_MIN_6f 6785
#define RANGE_MIN_7f 6786
#define RANKf 6787
#define RATE_ENf 6788
#define RATIO_HZ_0P25f 6789
#define RATIO_HZ_0P5f 6790
#define RATIO_HZ_1P0f 6791
#define RATIO_VT_0P25f 6792
#define RATIO_VT_0P5f 6793
#define RATIO_VT_1P0f 6794
#define RAW_DATAf 6795
#define RCHK_DOUBLE_BIT_ERRf 6796
#define RCHK_ECC_ERR_ADDRESSf 6797
#define RCHK_MULTIPLE_ERR_RSVDf 6798
#define RCHK_SINGLE_BIT_ERRf 6799
#define RCPU_INTERUPT_ENABLEf 6800
#define RCPU_INTERUPT_STATUSf 6801
#define RCV_ICVf 6802
#define RC_PERST_Bf 6803
#define RDf 6804
#define RDBf 6805
#define RDB_BANK_0_ENABLEf 6806
#define RDB_BANK_0_INTRf 6807
#define RDB_BANK_0_PARITY_ENf 6808
#define RDB_BANK_0_SEC_INTRf 6809
#define RDB_BANK_1_ENABLEf 6810
#define RDB_BANK_1_INTRf 6811
#define RDB_BANK_1_PARITY_ENf 6812
#define RDB_BANK_1_SEC_INTRf 6813
#define RDB_BANK_2_ENABLEf 6814
#define RDB_BANK_2_INTRf 6815
#define RDB_BANK_2_PARITY_ENf 6816
#define RDB_BANK_2_SEC_INTRf 6817
#define RDB_BANK_3_ENABLEf 6818
#define RDB_BANK_3_INTRf 6819
#define RDB_BANK_3_PARITY_ENf 6820
#define RDB_BANK_3_SEC_INTRf 6821
#define RDB_CELL_COUNTf 6822
#define RDB_CEL_ENABLEf 6823
#define RDB_CEL_INTRf 6824
#define RDB_CEL_PARITY_ENf 6825
#define RDB_CEL_SEC_INTRf 6826
#define RDB_CXT_AB_ENABLEf 6827
#define RDB_CXT_AB_INTRf 6828
#define RDB_CXT_AB_PARITY_ENf 6829
#define RDB_CXT_AB_SEC_INTRf 6830
#define RDB_CXT_CD_ENABLEf 6831
#define RDB_CXT_CD_INTRf 6832
#define RDB_CXT_CD_PARITY_ENf 6833
#define RDB_CXT_CD_SEC_INTRf 6834
#define RDB_ENQUEUE_PRIORITYf 6835
#define RDB_FCP_0_ENABLEf 6836
#define RDB_FCP_0_INTRf 6837
#define RDB_FCP_0_PARITY_ENf 6838
#define RDB_FCP_0_SEC_INTRf 6839
#define RDB_FCP_1_ENABLEf 6840
#define RDB_FCP_1_INTRf 6841
#define RDB_FCP_1_PARITY_ENf 6842
#define RDB_FCP_1_SEC_INTRf 6843
#define RDB_FCP_2_ENABLEf 6844
#define RDB_FCP_2_INTRf 6845
#define RDB_FCP_2_PARITY_ENf 6846
#define RDB_FCP_2_SEC_INTRf 6847
#define RDB_FCP_3_ENABLEf 6848
#define RDB_FCP_3_INTRf 6849
#define RDB_FCP_3_PARITY_ENf 6850
#define RDB_FCP_3_SEC_INTRf 6851
#define RDB_PKT_ENABLEf 6852
#define RDB_PKT_INTRf 6853
#define RDB_PKT_PARITY_ENf 6854
#define RDB_PKT_SEC_INTRf 6855
#define RDSCLKf 6856
#define RD_ADDRf 6857
#define RD_ANY_EOPf 6858
#define RD_BYTE_COUNTf 6859
#define RD_EOPf 6860
#define RD_POINTERf 6861
#define RD_PTRf 6862
#define RD_SOPf 6863
#define READ_ACK_TIMEf 6864
#define READ_DATAf 6865
#define READ_DATA_MASKf 6866
#define READ_IDf 6867
#define READ_RECEIVEDf 6868
#define READ_SWIZZLEf 6869
#define REASONSf 6870
#define RECEPTION_FIFO_OVERFLOWf 6871
#define RECOVER_AM_IDLESf 6872
#define REDf 6873
#define REDUCED_MTUf 6874
#define RED_RESUMEf 6875
#define RED_RESUME_LIMITf 6876
#define RED_SHARED_LIMITf 6877
#define RED_SP0f 6878
#define RED_SP1f 6879
#define RED_SP2f 6880
#define RED_SP3f 6881
#define REFADJ_MAX0f 6882
#define REFADJ_MAX1f 6883
#define REFADJ_MIN0f 6884
#define REFADJ_MIN1f 6885
#define REFCLK_DIV2f 6886
#define REFCLK_DIV4f 6887
#define REFCLK_GATING_DISf 6888
#define REFCLK_SOURCE_SELf 6889
#define REFCLK_TERM_SELf 6890
#define REFCMOSf 6891
#define REFERENCEf 6892
#define REFIN_ENf 6893
#define REFOUT_ENf 6894
#define REFRESHf 6895
#define REFRESHCOUNTf 6896
#define REFRESH_BYTESf 6897
#define REFRESH_CYCLE_PERIODf 6898
#define REFRESH_DISABLEf 6899
#define REFRESH_ERRf 6900
#define REFRESH_INDEXf 6901
#define REFRESH_JITTER_SELECTf 6902
#define REFRESH_MODEf 6903
#define REFRESH_TO_SBUS_RATIOf 6904
#define REFSELf 6905
#define REF_ALT_OFFSf 6906
#define REGBASEf 6907
#define REGINDEXf 6908
#define REGISTERf 6909
#define REG_HARD_RST_Bf 6910
#define RELEASE_ALL_CREDITSf 6911
#define RELEASE_CELLf 6912
#define RELOADf 6913
#define RELOAD_UNALIGNED_ERRf 6914
#define REMAP_CTRLf 6915
#define REMAP_DATAf 6916
#define REMAP_TABLE_A_INDEXf 6917
#define REMAP_TABLE_B_INDEXf 6918
#define REMOTE_DELAY_LINE_DEPTHf 6919
#define REMOTE_FAULTf 6920
#define REMOTE_FAULT_DISABLEf 6921
#define REMOTE_FAULT_LIVE_STATUSf 6922
#define REMOTE_FAULT_STATUSf 6923
#define REMOVE_FAILOVER_LPBKf 6924
#define REPLACE_ENABLE_BITMAPf 6925
#define REPLACE_VALUEf 6926
#define REPLAYPROTECTf 6927
#define REPLAYWINDOWf 6928
#define REPLAY_DUPLICATE_EOP_CHK_ENf 6929
#define REPLAY_DUPREJ_DOUBLE_BIT_ERRf 6930
#define REPLAY_DUPREJ_SINGLE_BIT_ERRf 6931
#define REPLAY_FAILEDf 6932
#define REPLAY_FAILED_MASKf 6933
#define REPLAY_WINDOW_FOR_LAPf 6934
#define REPLY_MEM_TMf 6935
#define REPL_GROUP_INFO_TBLf 6936
#define REPL_HEAD_TBLf 6937
#define REPL_LIST_TBLf 6938
#define REPL_MEMBER_ICCf 6939
#define REPORT_ELEPHANTSf 6940
#define REPORT_EVICTIONSf 6941
#define REPORT_FIFO_ABOVE_THRESHOLDf 6942
#define REP_WORDSf 6943
#define REQUESTf 6944
#define REQ_CNTf 6945
#define REQ_MEM_TMf 6946
#define REQ_SINGLEf 6947
#define REQ_WORDSf 6948
#define RESf 6949
#define RESCALCOMPf 6950
#define RESCAL_CTRLf 6951
#define RESCAL_CTRL_DFSf 6952
#define RESCAL_STATEf 6953
#define RESERVEDf 6954
#define RESERVED4f 6955
#define RESERVED_0f 6956
#define RESERVED_1f 6957
#define RESERVED_15_12f 6958
#define RESERVED_2f 6959
#define RESERVED_3f 6960
#define RESERVED_30f 6961
#define RESERVED_4f 6962
#define RESERVED_9f 6963
#define RESERVED_99f 6964
#define RESERVED_BITf 6965
#define RESERVED_BITSf 6966
#define RESERVED_DATAf 6967
#define RESERVED_ECMP_PTRf 6968
#define RESERVED_FIELDf 6969
#define RESERVED_FOR_ECOf 6970
#define RESERVED_KEYf 6971
#define RESERVED_LABELf 6972
#define RESERVED_MASKf 6973
#define RESERVED_ROW13f 6974
#define RESERVED_ROW14f 6975
#define RESERVED_ROW15f 6976
#define RESERVED_VALUEf 6977
#define RESETf 6978
#define RESETBf 6979
#define RESETMPLSBOSf 6980
#define RESET_ALLf 6981
#define RESET_DESC_READ_SM_IDLEf 6982
#define RESET_DESC_RESP_COL_SM_IDLEf 6983
#define RESET_DESC_STATUS_WR_SM_IDLEf 6984
#define RESET_ENABLEf 6985
#define RESET_FLOW_CONTROL_TIMERS_ON_LINK_DOWNf 6986
#define RESET_MAX_SP_COUNTf 6987
#define RESET_MAX_USAGE_PER_EPOCHf 6988
#define RESET_MEM_RDWR_SM_IDLEf 6989
#define RESET_Nf 6990
#define RESET_OFFSETf 6991
#define RESET_OFFSET_REDf 6992
#define RESET_OFFSET_YELLOWf 6993
#define RESET_OUTSTANDING_CNTf 6994
#define RESET_SBUSf 6995
#define RESET_WRED_ENGINEf 6996
#define RESIDUAL_ECC_ENf 6997
#define RESIDUAL_ENf 6998
#define RESIDUE_EMPTY_PORT0f 6999
#define RESIDUE_EMPTY_PORT1f 7000
#define RESIDUE_EMPTY_PORT2f 7001
#define RESIDUE_EMPTY_PORT3f 7002
#define RESIDUE_EMPTY_PORT4f 7003
#define RESIDUE_EMPTY_PORT5f 7004
#define RESIDUE_EMPTY_PORT6f 7005
#define RESIDUE_EMPTY_PORT7f 7006
#define RESPONSE_CONTIGUOUS_WRITEf 7007
#define RESPONSE_ENDIANESSf 7008
#define RESPONSE_WRITE_DISABLEf 7009
#define RESPONSIVEf 7010
#define RESPONSIVE_GREEN_DROP_THDf 7011
#define RESPONSIVE_RED_DROP_THDf 7012
#define RESPONSIVE_YELLOW_DROP_THDf 7013
#define RESP_MEM_TMf 7014
#define RESTARTf 7015
#define RESTOREf 7016
#define REST_OF_SER_STATUSf 7017
#define RESULT_ECCP_IN0f 7018
#define RESULT_ECC_CORRECTEDf 7019
#define RESULT_ECC_CORRUPTf 7020
#define RESULT_ECC_ERROR_ADDRf 7021
#define RESULT_ECC_ERROR_EVf 7022
#define RESULT_ECC_UNCORRECTABLEf 7023
#define RESULT_P_MODE_DISABLE_ECC_MEMf 7024
#define RESULT_SIZEf 7025
#define RESUMEf 7026
#define RESUME_LIMITf 7027
#define RESUME_LIMIT_REDf 7028
#define RESUME_LIMIT_YELLOWf 7029
#define RESUME_OFFSETf 7030
#define RESURRECTf 7031
#define RES_BUF_BYTE_CNTf 7032
#define RES_BUF_EOPf 7033
#define RES_BUF_VALIDf 7034
#define REV_IDf 7035
#define REV_LETTERf 7036
#define REV_NUMf 7037
#define REV_NUMBERf 7038
#define REWRITE_0_ENGINE_IDf 7039
#define REWRITE_0_REL_OFFSETf 7040
#define REWRITE_0_SIZEf 7041
#define REWRITE_0_SIZE_VHLEN_ID_0f 7042
#define REWRITE_0_SIZE_VHLEN_ID_1f 7043
#define REWRITE_0_START_HDR_IDf 7044
#define REWRITE_0_VALIDf 7045
#define REWRITE_1_ENGINE_IDf 7046
#define REWRITE_1_REL_OFFSETf 7047
#define REWRITE_1_SIZEf 7048
#define REWRITE_1_SIZE_VHLEN_ID_0f 7049
#define REWRITE_1_SIZE_VHLEN_ID_1f 7050
#define REWRITE_1_START_HDR_IDf 7051
#define REWRITE_1_VALIDf 7052
#define REWRITE_COMMANDf 7053
#define REWRITE_FIELD_0_ENABLEf 7054
#define REWRITE_FIELD_0_MASKf 7055
#define REWRITE_FIELD_0_RSVD_0f 7056
#define REWRITE_FIELD_0_SELECTf 7057
#define REWRITE_FIELD_0_SHIFT_OFFSETf 7058
#define REWRITE_FIELD_1_ENABLEf 7059
#define REWRITE_FIELD_1_MASKf 7060
#define REWRITE_FIELD_1_RSVD_0f 7061
#define REWRITE_FIELD_1_SELECTf 7062
#define REWRITE_FIELD_1_SHIFT_OFFSETf 7063
#define REWRITE_FIELD_2_ENABLEf 7064
#define REWRITE_FIELD_2_MASKf 7065
#define REWRITE_FIELD_2_RSVD_0f 7066
#define REWRITE_FIELD_2_SELECTf 7067
#define REWRITE_FIELD_2_SHIFT_OFFSETf 7068
#define REWRITE_FIELD_3_ENABLEf 7069
#define REWRITE_FIELD_3_MASKf 7070
#define REWRITE_FIELD_3_RSVD_0f 7071
#define REWRITE_FIELD_3_SELECTf 7072
#define REWRITE_FIELD_3_SHIFT_OFFSETf 7073
#define REWRITE_FIELD_4_ENABLEf 7074
#define REWRITE_FIELD_4_MASKf 7075
#define REWRITE_FIELD_4_RSVD_0f 7076
#define REWRITE_FIELD_4_SELECTf 7077
#define REWRITE_FIELD_4_SHIFT_OFFSETf 7078
#define REWRITE_FIELD_5_ENABLEf 7079
#define REWRITE_FIELD_5_MASKf 7080
#define REWRITE_FIELD_5_RSVD_0f 7081
#define REWRITE_FIELD_5_SELECTf 7082
#define REWRITE_FIELD_5_SHIFT_OFFSETf 7083
#define REWRITE_FIELD_SELECT_COMMANDf 7084
#define RF_RBT_CTRLf 7085
#define RF_WBT_CTRLf 7086
#define RIGHT_BANK_HASH_ROTRf 7087
#define RIGHT_BANK_HASH_SELf 7088
#define RING_MAPf 7089
#define RING_NUM_SBUS_ID_0f 7090
#define RING_NUM_SBUS_ID_1f 7091
#define RING_NUM_SBUS_ID_10f 7092
#define RING_NUM_SBUS_ID_100f 7093
#define RING_NUM_SBUS_ID_101f 7094
#define RING_NUM_SBUS_ID_102f 7095
#define RING_NUM_SBUS_ID_103f 7096
#define RING_NUM_SBUS_ID_104f 7097
#define RING_NUM_SBUS_ID_105f 7098
#define RING_NUM_SBUS_ID_106f 7099
#define RING_NUM_SBUS_ID_107f 7100
#define RING_NUM_SBUS_ID_108f 7101
#define RING_NUM_SBUS_ID_109f 7102
#define RING_NUM_SBUS_ID_11f 7103
#define RING_NUM_SBUS_ID_110f 7104
#define RING_NUM_SBUS_ID_111f 7105
#define RING_NUM_SBUS_ID_112f 7106
#define RING_NUM_SBUS_ID_113f 7107
#define RING_NUM_SBUS_ID_114f 7108
#define RING_NUM_SBUS_ID_115f 7109
#define RING_NUM_SBUS_ID_116f 7110
#define RING_NUM_SBUS_ID_117f 7111
#define RING_NUM_SBUS_ID_118f 7112
#define RING_NUM_SBUS_ID_119f 7113
#define RING_NUM_SBUS_ID_12f 7114
#define RING_NUM_SBUS_ID_120f 7115
#define RING_NUM_SBUS_ID_121f 7116
#define RING_NUM_SBUS_ID_122f 7117
#define RING_NUM_SBUS_ID_123f 7118
#define RING_NUM_SBUS_ID_124f 7119
#define RING_NUM_SBUS_ID_125f 7120
#define RING_NUM_SBUS_ID_126f 7121
#define RING_NUM_SBUS_ID_127f 7122
#define RING_NUM_SBUS_ID_13f 7123
#define RING_NUM_SBUS_ID_14f 7124
#define RING_NUM_SBUS_ID_15f 7125
#define RING_NUM_SBUS_ID_16f 7126
#define RING_NUM_SBUS_ID_17f 7127
#define RING_NUM_SBUS_ID_18f 7128
#define RING_NUM_SBUS_ID_19f 7129
#define RING_NUM_SBUS_ID_2f 7130
#define RING_NUM_SBUS_ID_20f 7131
#define RING_NUM_SBUS_ID_21f 7132
#define RING_NUM_SBUS_ID_22f 7133
#define RING_NUM_SBUS_ID_23f 7134
#define RING_NUM_SBUS_ID_24f 7135
#define RING_NUM_SBUS_ID_25f 7136
#define RING_NUM_SBUS_ID_26f 7137
#define RING_NUM_SBUS_ID_27f 7138
#define RING_NUM_SBUS_ID_28f 7139
#define RING_NUM_SBUS_ID_29f 7140
#define RING_NUM_SBUS_ID_3f 7141
#define RING_NUM_SBUS_ID_30f 7142
#define RING_NUM_SBUS_ID_31f 7143
#define RING_NUM_SBUS_ID_32f 7144
#define RING_NUM_SBUS_ID_33f 7145
#define RING_NUM_SBUS_ID_34f 7146
#define RING_NUM_SBUS_ID_35f 7147
#define RING_NUM_SBUS_ID_36f 7148
#define RING_NUM_SBUS_ID_37f 7149
#define RING_NUM_SBUS_ID_38f 7150
#define RING_NUM_SBUS_ID_39f 7151
#define RING_NUM_SBUS_ID_4f 7152
#define RING_NUM_SBUS_ID_40f 7153
#define RING_NUM_SBUS_ID_41f 7154
#define RING_NUM_SBUS_ID_42f 7155
#define RING_NUM_SBUS_ID_43f 7156
#define RING_NUM_SBUS_ID_44f 7157
#define RING_NUM_SBUS_ID_45f 7158
#define RING_NUM_SBUS_ID_46f 7159
#define RING_NUM_SBUS_ID_47f 7160
#define RING_NUM_SBUS_ID_48f 7161
#define RING_NUM_SBUS_ID_49f 7162
#define RING_NUM_SBUS_ID_5f 7163
#define RING_NUM_SBUS_ID_50f 7164
#define RING_NUM_SBUS_ID_51f 7165
#define RING_NUM_SBUS_ID_52f 7166
#define RING_NUM_SBUS_ID_53f 7167
#define RING_NUM_SBUS_ID_54f 7168
#define RING_NUM_SBUS_ID_55f 7169
#define RING_NUM_SBUS_ID_56f 7170
#define RING_NUM_SBUS_ID_57f 7171
#define RING_NUM_SBUS_ID_58f 7172
#define RING_NUM_SBUS_ID_59f 7173
#define RING_NUM_SBUS_ID_6f 7174
#define RING_NUM_SBUS_ID_60f 7175
#define RING_NUM_SBUS_ID_61f 7176
#define RING_NUM_SBUS_ID_62f 7177
#define RING_NUM_SBUS_ID_63f 7178
#define RING_NUM_SBUS_ID_64f 7179
#define RING_NUM_SBUS_ID_65f 7180
#define RING_NUM_SBUS_ID_66f 7181
#define RING_NUM_SBUS_ID_67f 7182
#define RING_NUM_SBUS_ID_68f 7183
#define RING_NUM_SBUS_ID_69f 7184
#define RING_NUM_SBUS_ID_7f 7185
#define RING_NUM_SBUS_ID_70f 7186
#define RING_NUM_SBUS_ID_71f 7187
#define RING_NUM_SBUS_ID_72f 7188
#define RING_NUM_SBUS_ID_73f 7189
#define RING_NUM_SBUS_ID_74f 7190
#define RING_NUM_SBUS_ID_75f 7191
#define RING_NUM_SBUS_ID_76f 7192
#define RING_NUM_SBUS_ID_77f 7193
#define RING_NUM_SBUS_ID_78f 7194
#define RING_NUM_SBUS_ID_79f 7195
#define RING_NUM_SBUS_ID_8f 7196
#define RING_NUM_SBUS_ID_80f 7197
#define RING_NUM_SBUS_ID_81f 7198
#define RING_NUM_SBUS_ID_82f 7199
#define RING_NUM_SBUS_ID_83f 7200
#define RING_NUM_SBUS_ID_84f 7201
#define RING_NUM_SBUS_ID_85f 7202
#define RING_NUM_SBUS_ID_86f 7203
#define RING_NUM_SBUS_ID_87f 7204
#define RING_NUM_SBUS_ID_88f 7205
#define RING_NUM_SBUS_ID_89f 7206
#define RING_NUM_SBUS_ID_9f 7207
#define RING_NUM_SBUS_ID_90f 7208
#define RING_NUM_SBUS_ID_91f 7209
#define RING_NUM_SBUS_ID_92f 7210
#define RING_NUM_SBUS_ID_93f 7211
#define RING_NUM_SBUS_ID_94f 7212
#define RING_NUM_SBUS_ID_95f 7213
#define RING_NUM_SBUS_ID_96f 7214
#define RING_NUM_SBUS_ID_97f 7215
#define RING_NUM_SBUS_ID_98f 7216
#define RING_NUM_SBUS_ID_99f 7217
#define RLD_STS_UPD_DISf 7218
#define RL_CREDIT_OVERFLOWf 7219
#define RL_CREDIT_UNDERFLOWf 7220
#define RL_DISABLEf 7221
#define RL_INT_ENf 7222
#define RL_INT_SETf 7223
#define RL_INT_STATf 7224
#define RMNG_REPSf 7225
#define ROBUST_HASH_ENf 7226
#define ROBUST_HASH_INSTANCE_SELECTf 7227
#define ROFSf 7228
#define ROO_19_NOTUSEDf 7229
#define ROO_LVT_CMOSf 7230
#define ROO_LVT_NMOSf 7231
#define ROO_LVT_PMOSf 7232
#define ROO_SRAM_NMOSf 7233
#define ROO_SRAM_PMOSf 7234
#define ROO_SVT_CMOSf 7235
#define ROO_SVT_CMOS_CPP64f 7236
#define ROO_SVT_CMOS_CPP76f 7237
#define ROO_SVT_NMOSf 7238
#define ROO_SVT_NMOS_CPP64f 7239
#define ROO_SVT_PMOSf 7240
#define ROO_SVT_PMOS_CPP64f 7241
#define ROO_ULVT_CMOSf 7242
#define ROO_ULVT_CMOS_M2f 7243
#define ROO_ULVT_CMOS_M3f 7244
#define ROO_ULVT_CMOS_M4f 7245
#define ROO_ULVT_NMOSf 7246
#define ROO_ULVT_PMOSf 7247
#define ROSC_THR1_INTR_CLEARf 7248
#define ROSC_THR2_INTR_CLEARf 7249
#define RO_EN_LVT11f 7250
#define RO_EN_LVT8f 7251
#define RO_EN_SVT11f 7252
#define RO_EN_SVT8f 7253
#define RO_EN_ULVT11f 7254
#define RO_EN_ULVT8f 7255
#define RPEf 7256
#define RPE_1BIT_ECCERRf 7257
#define RPE_2BIT_ECCERRf 7258
#define RPE_CLK_ENf 7259
#define RPE_IPINTF_WRR_WEIGHTf 7260
#define RPE_PIO_MEMDMA_PKT_DROPf 7261
#define RPE_PIO_MEMDMA_PKT_DROP_CLRf 7262
#define RPE_SCHAN_SBUSDMA_PKT_DROPf 7263
#define RPE_SCHAN_SBUSDMA_PKT_DROP_CLRf 7264
#define RPE_SCHAN_SBUSDMA_SBUS_WRR_WEIGHTf 7265
#define RQEF_OVF_INT_ENf 7266
#define RQEF_OVF_INT_SETf 7267
#define RQEF_OVF_INT_STATf 7268
#define RQE_CELL_FREE_LISTf 7269
#define RQE_CELL_LINK_LISTf 7270
#define RQE_CELL_QUEUEf 7271
#define RQE_FIFOf 7272
#define RQE_ICC_COMP_FIFO_Af 7273
#define RQE_ICC_COMP_FIFO_Bf 7274
#define RQE_ICC_COMP_FIFO_Cf 7275
#define RQE_INFOTBL_FL_ERRf 7276
#define RQE_INFOTBL_FREE_LISTf 7277
#define RQE_INFO_IDXf 7278
#define RQE_INFO_INDEXf 7279
#define RQE_INFO_TABLEf 7280
#define RQE_INT_ENf 7281
#define RQE_INT_SETf 7282
#define RQE_INT_STATf 7283
#define RQE_PIPELINE_FCFIFOf 7284
#define RQE_PKTQ_FREE_LISTf 7285
#define RQE_PKTQ_LINK_LISTf 7286
#define RQE_PKT_QUEUEf 7287
#define RQE_PORT_TO_DEVICE_PORT_MAPPINGf 7288
#define RQE_QNUMf 7289
#define RQE_QUEUEf 7290
#define RQE_Q_NUMf 7291
#define RQE_Q_NUM_0f 7292
#define RQE_Q_NUM_1f 7293
#define RQE_Q_NUM_2f 7294
#define RQE_Q_NUM_3f 7295
#define RQE_Q_NUM_STRf 7296
#define RQE_SPf 7297
#define RQE_SP_STf 7298
#define RSELf 7299
#define RSHFL_INT_ENf 7300
#define RSHFL_INT_SETf 7301
#define RSHFL_INT_STATf 7302
#define RSTB_HWf 7303
#define RSVDf 7304
#define RSVD0f 7305
#define RSVD1f 7306
#define RSVD1_MASKf 7307
#define RSVD2f 7308
#define RSVD2_MASKf 7309
#define RSVD3f 7310
#define RSVD3_1f 7311
#define RSVD_0f 7312
#define RSVD_1f 7313
#define RSVD_2f 7314
#define RSVD_3f 7315
#define RSVD_4f 7316
#define RSVD_5f 7317
#define RSVD_NEXT_HOP_INDEXf 7318
#define RS_FEC_CWM_NIBBLE_MATCH_COUNTf 7319
#define RS_FEC_SYMBOL_ERROR_COUNT_THRESHOLDf 7320
#define RS_FEC_SYMBOL_ERROR_WINDOW_MODEf 7321
#define RS_FEC_SYNC_HEADER_MODEf 7322
#define RS_SOFT_RESETf 7323
#define RTS0_MHOST0f 7324
#define RTS0_MHOST1f 7325
#define RTS1_MHOST0f 7326
#define RTS1_MHOST1f 7327
#define RULE_ENf 7328
#define RULE_SP_NUMf 7329
#define RUNf 7330
#define RUNT_CHK_ENf 7331
#define RUNT_THRESHOLDf 7332
#define RW_EXCESS_ENTRIESf 7333
#define RW_FIELD_32BIT_0_INDEXf 7334
#define RW_FIELD_32BIT_0_SHIFTf 7335
#define RW_FIELD_32BIT_0_SIZEf 7336
#define RW_FIELD_32BIT_0_SRC_SELf 7337
#define RW_FIELD_32BIT_0_STARTf 7338
#define RW_FIELD_32BIT_1_INDEXf 7339
#define RW_FIELD_32BIT_1_SHIFTf 7340
#define RW_FIELD_32BIT_1_SIZEf 7341
#define RW_FIELD_32BIT_1_SRC_SELf 7342
#define RW_FIELD_32BIT_1_STARTf 7343
#define RW_FIELD_32BIT_2_INDEXf 7344
#define RW_FIELD_32BIT_2_SHIFTf 7345
#define RW_FIELD_32BIT_2_SIZEf 7346
#define RW_FIELD_32BIT_2_SRC_SELf 7347
#define RW_FIELD_32BIT_2_STARTf 7348
#define RW_FIELD_32BIT_3_INDEXf 7349
#define RW_FIELD_32BIT_3_SHIFTf 7350
#define RW_FIELD_32BIT_3_SIZEf 7351
#define RW_FIELD_32BIT_3_SRC_SELf 7352
#define RW_FIELD_32BIT_3_STARTf 7353
#define RW_FIELD_32BIT_4_INDEXf 7354
#define RW_FIELD_32BIT_4_SHIFTf 7355
#define RW_FIELD_32BIT_4_SIZEf 7356
#define RW_FIELD_32BIT_4_SRC_SELf 7357
#define RW_FIELD_32BIT_4_STARTf 7358
#define RW_FIELD_32BIT_5_INDEXf 7359
#define RW_FIELD_32BIT_5_SHIFTf 7360
#define RW_FIELD_32BIT_5_SIZEf 7361
#define RW_FIELD_32BIT_5_SRC_SELf 7362
#define RW_FIELD_32BIT_5_STARTf 7363
#define RW_FIELD_32BIT_6_INDEXf 7364
#define RW_FIELD_32BIT_6_SHIFTf 7365
#define RW_FIELD_32BIT_6_SIZEf 7366
#define RW_FIELD_32BIT_6_SRC_SELf 7367
#define RW_FIELD_32BIT_6_STARTf 7368
#define RW_FIELD_32BIT_7_INDEXf 7369
#define RW_FIELD_32BIT_7_SHIFTf 7370
#define RW_FIELD_32BIT_7_SIZEf 7371
#define RW_FIELD_32BIT_7_SRC_SELf 7372
#define RW_FIELD_32BIT_7_STARTf 7373
#define RW_FS_PROFILE_TABLE_COR_ERR_RPT_0_ENf 7374
#define RW_FS_PROFILE_TABLE_COR_ERR_RPT_1_ENf 7375
#define RW_FS_PROFILE_TABLE_COR_ERR_RPT_EN_SETf 7376
#define RW_FS_PROFILE_TABLE_ECC_0_ENf 7377
#define RW_FS_PROFILE_TABLE_ECC_1_ENf 7378
#define RW_FS_PROFILE_TABLE_ECC_EN_SETf 7379
#define RW_HC_PROFILE_TABLE_COR_ERR_RPT_0_ENf 7380
#define RW_HC_PROFILE_TABLE_COR_ERR_RPT_1_ENf 7381
#define RW_HC_PROFILE_TABLE_COR_ERR_RPT_EN_SETf 7382
#define RW_HC_PROFILE_TABLE_ECC_0_ENf 7383
#define RW_HC_PROFILE_TABLE_ECC_1_ENf 7384
#define RW_HC_PROFILE_TABLE_ECC_EN_SETf 7385
#define RW_OUT_OF_BOUNDf 7386
#define RXBUF_THRESHOLDf 7387
#define RXRAMf 7388
#define RX_ANY_STARTf 7389
#define RX_CDC_DOUBLE_BIT_ERRf 7390
#define RX_CDC_ECC_CTRL_ENf 7391
#define RX_CDC_FORCE_DOUBLE_BIT_ERRf 7392
#define RX_CDC_FORCE_SINGLE_BIT_ERRf 7393
#define RX_CDC_MEM_CTRL_TMf 7394
#define RX_CDC_SINGLE_BIT_ERRf 7395
#define RX_DEVICE_PORTf 7396
#define RX_DUAL_CYCLE_TDM_ENf 7397
#define RX_ENf 7398
#define RX_ENABLE_0f 7399
#define RX_ENABLE_1f 7400
#define RX_FLEX_TDM_ENABLEf 7401
#define RX_FLOWCONTROL_REQ_FULLf 7402
#define RX_LLFC_ENf 7403
#define RX_LLFC_FC_OBJ_LOGICALf 7404
#define RX_LLFC_FC_OBJ_PHYSICALf 7405
#define RX_LLFC_MSG_TYPE_LOGICALf 7406
#define RX_LLFC_MSG_TYPE_PHYSICALf 7407
#define RX_MAX_SIZEf 7408
#define RX_MPP0_1588_STEP_DELAY_FRAC_NS_0f 7409
#define RX_MPP0_1588_STEP_DELAY_FRAC_NS_1f 7410
#define RX_MPP0_1588_STEP_DELAY_FRAC_NS_2f 7411
#define RX_MPP0_1588_STEP_DELAY_FRAC_NS_3f 7412
#define RX_MPP0_1588_STEP_DELAY_INT_NS_0f 7413
#define RX_MPP0_1588_STEP_DELAY_INT_NS_1f 7414
#define RX_MPP0_1588_STEP_DELAY_INT_NS_2f 7415
#define RX_MPP0_1588_STEP_DELAY_INT_NS_3f 7416
#define RX_MPP0_1588_VL_0f 7417
#define RX_MPP0_1588_VL_1f 7418
#define RX_MPP0_1588_VL_2f 7419
#define RX_MPP0_1588_VL_3f 7420
#define RX_MPP1_1588_STEP_DELAY_FRAC_NS_0f 7421
#define RX_MPP1_1588_STEP_DELAY_FRAC_NS_1f 7422
#define RX_MPP1_1588_STEP_DELAY_FRAC_NS_2f 7423
#define RX_MPP1_1588_STEP_DELAY_FRAC_NS_3f 7424
#define RX_MPP1_1588_STEP_DELAY_INT_NS_0f 7425
#define RX_MPP1_1588_STEP_DELAY_INT_NS_1f 7426
#define RX_MPP1_1588_STEP_DELAY_INT_NS_2f 7427
#define RX_MPP1_1588_STEP_DELAY_INT_NS_3f 7428
#define RX_MPP1_1588_VL_0f 7429
#define RX_MPP1_1588_VL_1f 7430
#define RX_MPP1_1588_VL_2f 7431
#define RX_MPP1_1588_VL_3f 7432
#define RX_MSG_OVERFLOWf 7433
#define RX_NON_LINEAR_QUAD_TDM_ENf 7434
#define RX_PASS_CTRLf 7435
#define RX_PASS_PAUSEf 7436
#define RX_PASS_PFCf 7437
#define RX_PAUSE_ENf 7438
#define RX_PFC_ENf 7439
#define RX_PKT_BUF_1BIT_ECCERRf 7440
#define RX_PKT_BUF_2BIT_ECCERRf 7441
#define RX_PKT_OVERFLOWf 7442
#define RX_PORT_ENf 7443
#define RX_SAf 7444
#define RX_TIMER_BYTE_ADJUSTf 7445
#define RX_TIMER_BYTE_ADJUST_ENf 7446
#define SAf 7447
#define SAEXPIRYINTERRUPTDISABLEf 7448
#define SAF_CELLS_IN_EB_CNTRf 7449
#define SAF_CELLS_IN_ITM_CNTRf 7450
#define SAF_CELL_TAGf 7451
#define SAF_DIS_EX1f 7452
#define SAF_PKTS_IN_EB_CNTRf 7453
#define SAF_PKTS_IN_ITM_CNTRf 7454
#define SAINVALIDf 7455
#define SAKf 7456
#define SALTf 7457
#define SAMPLESf 7458
#define SAMPLE_COUNTf 7459
#define SAMPLE_THRESHOLDf 7460
#define SAMPLE_WINDOWf 7461
#define SAMPLING_PERIODf 7462
#define SAMPLING_WND_START_TIMEf 7463
#define SATURATE_ENABLEf 7464
#define SA_EXP_MEM_ECC_ENf 7465
#define SA_HARD_EXPIRY_ENf 7466
#define SA_HIf 7467
#define SA_INDEXf 7468
#define SA_LOf 7469
#define SA_MIN_THRESHOLD_EXPIRY_ENf 7470
#define SA_SOFT_EXPIRY_ENf 7471
#define SA_TABLE_DOUBLE_BIT_ERRf 7472
#define SA_TABLE_SINGLE_BIT_ERRf 7473
#define SA_UPDATE_ENABLEf 7474
#define SBR_PROFILE_INDEXf 7475
#define SBUSACK_ERRORf 7476
#define SBUSACK_NACKf 7477
#define SBUSACK_TIMEOUTf 7478
#define SBUSACK_WRONG_BEATCOUNTf 7479
#define SBUSACK_WRONG_OPCODEf 7480
#define SBUSDMA_ACTIVEf 7481
#define SBUSDMA_CH0_1BIT_ECCERRf 7482
#define SBUSDMA_CH0_2BIT_ECCERRf 7483
#define SBUSDMA_CH0_DONEf 7484
#define SBUSDMA_CH1_1BIT_ECCERRf 7485
#define SBUSDMA_CH1_2BIT_ECCERRf 7486
#define SBUSDMA_CH1_DONEf 7487
#define SBUSDMA_CH2_1BIT_ECCERRf 7488
#define SBUSDMA_CH2_2BIT_ECCERRf 7489
#define SBUSDMA_CH2_DONEf 7490
#define SBUSDMA_CH3_1BIT_ECCERRf 7491
#define SBUSDMA_CH3_2BIT_ECCERRf 7492
#define SBUSDMA_CH3_DONEf 7493
#define SBUSDMA_CH4_1BIT_ECCERRf 7494
#define SBUSDMA_CH4_2BIT_ECCERRf 7495
#define SBUSDMA_CH4_DONEf 7496
#define SBUSDMA_CH5_1BIT_ECCERRf 7497
#define SBUSDMA_CH5_2BIT_ECCERRf 7498
#define SBUSDMA_CH5_DONEf 7499
#define SBUSDMA_CH6_1BIT_ECCERRf 7500
#define SBUSDMA_CH6_2BIT_ECCERRf 7501
#define SBUSDMA_CH6_DONEf 7502
#define SBUSDMA_CH7_1BIT_ECCERRf 7503
#define SBUSDMA_CH7_2BIT_ECCERRf 7504
#define SBUSDMA_CH7_DONEf 7505
#define SBUS_ARB_BLOCK_CNTf 7506
#define SBUS_BCAST_BLOCK_IDf 7507
#define SBUS_BCAST_BLOCK_ID_MSBf 7508
#define SBUS_CHAIN_LASTf 7509
#define SBUS_MOR_FIFO_OVERFLOWf 7510
#define SBUS_MOR_FIFO_RESETf 7511
#define SBUS_MOR_FIFO_USAGEf 7512
#define SBUS_NUM_BANKSf 7513
#define SBUS_RD_SPACINGf 7514
#define SBUS_SPLIT_ERR_CHK_OVERRIDEf 7515
#define SBUS_WR_SPACINGf 7516
#define SCALEf 7517
#define SCAN_DISABLEf 7518
#define SCAN_SPACINGf 7519
#define SCB_CREDIT_OVERFLOWf 7520
#define SCB_CREDIT_UNDERFLOWf 7521
#define SCB_FIFO_OVERFLOW_PIPE0f 7522
#define SCB_FIFO_OVERFLOW_PIPE1f 7523
#define SCB_FIFO_OVERFLOW_PIPE2f 7524
#define SCB_FIFO_OVERFLOW_PIPE3f 7525
#define SCB_INTERLEAVED_PKTSf 7526
#define SCB_INTERLEAVED_PKTS_STATf 7527
#define SCB_INT_ENf 7528
#define SCB_INT_SETf 7529
#define SCB_INT_STATf 7530
#define SCC_MODEf 7531
#define SCFIFO_BLK_PTRf 7532
#define SCFIFO_CELL_CNT_GT_0f 7533
#define SCFIFO_PKT_CELL_CNT_GT_0f 7534
#define SCFIFO_PTR0f 7535
#define SCFIFO_PTR1f 7536
#define SCFIFO_PTR2f 7537
#define SCFIFO_PTR3f 7538
#define SCFIFO_TAIL_BLOCKf 7539
#define SCFIFO_TAIL_OFFSETf 7540
#define SCHAN_CH0_OP_DONEf 7541
#define SCHAN_CH1_OP_DONEf 7542
#define SCHAN_CH2_OP_DONEf 7543
#define SCHAN_CH3_OP_DONEf 7544
#define SCHAN_CH4_OP_DONEf 7545
#define SCHAN_CH5_OP_DONEf 7546
#define SCHAN_CH6_OP_DONEf 7547
#define SCHAN_CH7_OP_DONEf 7548
#define SCHAN_CH8_OP_DONEf 7549
#define SCHAN_CH9_OP_DONEf 7550
#define SCHAN_ERRORf 7551
#define SCHAN_FIFO_0_1BIT_ECCERRf 7552
#define SCHAN_FIFO_0_2BIT_ECCERRf 7553
#define SCHAN_FIFO_0_CH0_DONEf 7554
#define SCHAN_FIFO_0_CH1_DONEf 7555
#define SCHAN_FIFO_0_MEMWR_WRR_WEIGHTf 7556
#define SCHAN_FIFO_1_1BIT_ECCERRf 7557
#define SCHAN_FIFO_1_2BIT_ECCERRf 7558
#define SCHAN_FIFO_1_CH0_DONEf 7559
#define SCHAN_FIFO_1_CH1_DONEf 7560
#define SCHAN_FIFO_1_MEMWR_WRR_WEIGHTf 7561
#define SCHAN_SBUSDMA_1BIT_ECCERRf 7562
#define SCHAN_SBUSDMA_2BIT_ECCERRf 7563
#define SCH_Q_NUM_0f 7564
#define SCH_Q_NUM_1f 7565
#define SCH_Q_NUM_10f 7566
#define SCH_Q_NUM_11f 7567
#define SCH_Q_NUM_2f 7568
#define SCH_Q_NUM_3f 7569
#define SCH_Q_NUM_4f 7570
#define SCH_Q_NUM_5f 7571
#define SCH_Q_NUM_6f 7572
#define SCH_Q_NUM_7f 7573
#define SCH_Q_NUM_8f 7574
#define SCH_Q_NUM_9f 7575
#define SCIf 7576
#define SCI_MASKf 7577
#define SCQ0_CAT1_PIPE_THD_REACHEDf 7578
#define SCQ1_CAT1_PIPE_THD_REACHEDf 7579
#define SCQ2_CAT1_PIPE_THD_REACHEDf 7580
#define SCQ3_CAT1_PIPE_THD_REACHEDf 7581
#define SCQENTRY_HEADf 7582
#define SCQENTRY_PTRf 7583
#define SCQENTRY_TAILf 7584
#define SCQE_CNTf 7585
#define SCQE_CNT_OVERFLOWf 7586
#define SCQE_CNT_UNDERFLOWf 7587
#define SCQE_FL_DUP_PTRf 7588
#define SCQE_FL_MEM_INIT_ENf 7589
#define SCQ_ENTRY_OVERFLOW_PIPE0f 7590
#define SCQ_ENTRY_OVERFLOW_PIPE1f 7591
#define SCQ_ENTRY_OVERFLOW_PIPE2f 7592
#define SCQ_ENTRY_OVERFLOW_PIPE3f 7593
#define SCQ_FAP_HWM_COUNTf 7594
#define SCQ_FL_DUP_PTRf 7595
#define SCQ_FL_INVALID_PTRf 7596
#define SCQ_FL_MEM_INIT_ENf 7597
#define SCQ_HP_FIFO_CNTf 7598
#define SCQ_SCFF_FL_CNTf 7599
#define SCQ_SCFF_FL_FULLf 7600
#define SCQ_SCQE_FL_CNTf 7601
#define SCQ_SCQE_FL_FULLf 7602
#define SCRATCHf 7603
#define SCR_MODEf 7604
#define SCTCAM_HITf 7605
#define SCTCAM_MISSf 7606
#define SC_MAP_DOUBLE_BIT_ERRf 7607
#define SC_MAP_SINGLE_BIT_ERRf 7608
#define SC_NUMf 7609
#define SC_RBT_CTRLf 7610
#define SC_TABLE_DOUBLE_BIT_ERRf 7611
#define SC_TABLE_SINGLE_BIT_ERRf 7612
#define SC_TCAM_ATOMICITY_DISABLEf 7613
#define SC_TCAM_BLKSELf 7614
#define SC_TCAM_LPTf 7615
#define SC_TCAM_ONE_BIT_ERR_INJECTf 7616
#define SC_TCAM_SCAN_DISABLEf 7617
#define SC_TCAM_SER_ENf 7618
#define SC_TCAM_SER_PKT_DROP_ENf 7619
#define SC_TCAM_SER_STICKY_BIT_CLEARf 7620
#define SC_TCAM_TMf 7621
#define SC_WBT_CTRLf 7622
#define SECTAGLOCATIONf 7623
#define SECTAG_AFTER_IPV4_HDR_ENf 7624
#define SECTAG_AFTER_IPV6_HDR_ENf 7625
#define SECTAG_AFTER_TCP_HDR_ENf 7626
#define SECTAG_AFTER_UDP_HDR_ENf 7627
#define SECTAG_AN_IN_ONE_SA_PER_SCf 7628
#define SECTAG_ETYPE0f 7629
#define SECTAG_ETYPE1f 7630
#define SECTAG_ETYPE2f 7631
#define SECTAG_ETYPE3f 7632
#define SECTAG_ETYPE_SELf 7633
#define SECTAG_ICV_MODEf 7634
#define SECTAG_OFFSETf 7635
#define SECTAG_SCf 7636
#define SECTAG_SC_MASKf 7637
#define SECTAG_TAG_LBL_ADJ_ENf 7638
#define SECTAG_Vf 7639
#define SECTAG_VLD_RULE_ENf 7640
#define SECTION0_BITMAPf 7641
#define SECTION0_OFFSETf 7642
#define SECTION1_BITMAPf 7643
#define SECTION1_OFFSETf 7644
#define SECTION2_BITMAPf 7645
#define SECTION2_OFFSETf 7646
#define SECTION_BITMAPf 7647
#define SECTION_OFFSETf 7648
#define SECUREDDATAPKTENABLEDf 7649
#define SECYIPSECRXIPFRAGMENTSSETPKTSf 7650
#define SECYIPSECRXNOSAPKTSf 7651
#define SECYIPSECRXNOSPIPKTSf 7652
#define SECYIPSECRXSADUMMYPKTSf 7653
#define SECYIPSECRXSAPADMISMATCHPKTSf 7654
#define SECYRXSASTATSINVALIDPKTSf 7655
#define SECYRXSASTATSNOTUSINGSAPKTSf 7656
#define SECYRXSASTATSNOTVALIDPKTSf 7657
#define SECYRXSASTATSOKPKTSf 7658
#define SECYRXSASTATSUNUSEDSAPKTSf 7659
#define SECYRXSCSTATSDELAYEDPKTSf 7660
#define SECYRXSCSTATSLATEPKTSf 7661
#define SECYRXSCSTATSOCTETSDECRYPTEDf 7662
#define SECYRXSCSTATSOCTETSVALIDATEDf 7663
#define SECYRXSCSTATSUNCHECKEDPKTSf 7664
#define SECYSTATSIPSECRXILLEGALNXTHDRPKTSf 7665
#define SECYSTATSRXBADTAGPKTSf 7666
#define SECYSTATSRXNOSCIPKTSf 7667
#define SECYSTATSRXNOTAGPKTSf 7668
#define SECYSTATSRXUNKNOWNSCIPKTSf 7669
#define SECYSTATSRXUNTAGGEDPKTSf 7670
#define SECYSTATSTXTOOLONGPKTSf 7671
#define SECYSTATSTXUNTAGGEDPKTSf 7672
#define SECYTXSASTATSENCRYPTEDPKTSf 7673
#define SECYTXSASTATSPROTECTEDPKTSf 7674
#define SECYTXSCSTATSOCTETSENCRYPTEDf 7675
#define SECYTXSCSTATSOCTETSPROTECTEDf 7676
#define SEEDf 7677
#define SEED_PROFILEf 7678
#define SELf 7679
#define SEL0f 7680
#define SEL1f 7681
#define SEL2f 7682
#define SEL3f 7683
#define SELECTf 7684
#define SELECT_4BIT_CONT0_3f 7685
#define SELECT_4BIT_CONT12_15f 7686
#define SELECT_4BIT_CONT16_19f 7687
#define SELECT_4BIT_CONT20_23f 7688
#define SELECT_4BIT_CONT24_27f 7689
#define SELECT_4BIT_CONT28_31f 7690
#define SELECT_4BIT_CONT4_7f 7691
#define SELECT_4BIT_CONT8_11f 7692
#define SELECT_CURRENT_USED_ENTRIESf 7693
#define SELECT_SP_PORT_QUALITY_MAPPINGf 7694
#define SELF_TRIGGER_ENf 7695
#define SELF_TRIGGER_SETUP_DONEf 7696
#define SEL_1f 7697
#define SEL_2f 7698
#define SEL_3f 7699
#define SEL_INT_PHYf 7700
#define SEL_IP_INFO_AFTER_MPLSBOS_FOR_SPTCAM_KEYf 7701
#define SEND_DONEf 7702
#define SEND_TO_RQEf 7703
#define SENSOR_IDXf 7704
#define SENTf 7705
#define SEQUENCER_INITf 7706
#define SEQUENCE_IDf 7707
#define SEQUENCE_NUMf 7708
#define SEQUENCE_NUMBER_ENf 7709
#define SEQUENCE_NUMBER_INCREMENTf 7710
#define SEQUENCE_NUMBER_UPDATE_ENf 7711
#define SEQ_MASK_CEN_ROSCf 7712
#define SEQ_MASK_PVT_MNTRf 7713
#define SEQ_NUMf 7714
#define SEQ_NUM_CHECK_ENABLEf 7715
#define SERVICE_COMPLETEf 7716
#define SER_BUSf 7717
#define SER_CHECK_FAILf 7718
#define SER_ENf 7719
#define SER_FIFO_NON_EMPTYf 7720
#define SER_PKT_DROP_ENf 7721
#define SER_STICKY_BIT_CLEARf 7722
#define SETMPLSBOSf 7723
#define SET_COMMON_ERROR_FOR_ICV_FAILf 7724
#define SET_COMMON_ERROR_FOR_IPSEC_DUMMY_PKTf 7725
#define SET_COMMON_ERROR_FOR_LEN_ERR_FAILf 7726
#define SGf 7727
#define SGN_DETf 7728
#define SHADOW_POOLf 7729
#define SHARED_ALPHAf 7730
#define SHARED_COUNTf 7731
#define SHARED_COUNT_0f 7732
#define SHARED_COUNT_1f 7733
#define SHARED_COUNT_2f 7734
#define SHARED_COUNT_3f 7735
#define SHARED_COUNT_MONf 7736
#define SHARED_COUNT_MON_0f 7737
#define SHARED_COUNT_MON_1f 7738
#define SHARED_COUNT_MON_2f 7739
#define SHARED_COUNT_MON_3f 7740
#define SHARED_LIMITf 7741
#define SHARED_LIMIT_OFFSET_REDf 7742
#define SHARED_LIMIT_OFFSET_YELLOWf 7743
#define SHARED_LIMIT_PCT_REDf 7744
#define SHARED_LIMIT_PCT_YELLOWf 7745
#define SHARED_LIMIT_REDf 7746
#define SHARED_LIMIT_YELLOWf 7747
#define SHARED_RESUMEf 7748
#define SHIFTf 7749
#define SHIFT_1f 7750
#define SHIFT_2f 7751
#define SHIFT_3f 7752
#define SHIFT_4f 7753
#define SHIFT_5f 7754
#define SHORTLENGTHf 7755
#define SHUFFLE_INDEX_SELf 7756
#define SHUFFLE_TBL_SELf 7757
#define SIGNATUREf 7758
#define SIG_DETf 7759
#define SINGLE_BIT_ECCERRf 7760
#define SINGLE_BIT_ERRf 7761
#define SINGLE_BIT_ERR_BNK_0f 7762
#define SINGLE_BIT_ERR_BNK_1f 7763
#define SINGLE_BIT_ERR_DETECTEDf 7764
#define SINGLE_BIT_ERR_DETECTED_HOST_MEMf 7765
#define SINGLE_BIT_ERR_DETECTED_IN_HOSTRD_MEMf 7766
#define SINGLE_BIT_ERR_DETECTED_IN_REPLY_MEMf 7767
#define SINGLE_BIT_ERR_DETECTED_IN_REQ_MEMf 7768
#define SINGLE_BIT_ERR_IN_CMD_MEMf 7769
#define SINGLE_BIT_ERR_IN_DATA_MEMf 7770
#define SINGLE_BIT_ERR_IN_LLIST_MEMf 7771
#define SINGLE_BIT_ERR_IN_RESP_MEMf 7772
#define SINGLE_PORT_MAX_CREDITf 7773
#define SINGLE_PORT_MODE_SPEED_400Gf 7774
#define SIZE0_OUT_0f 7775
#define SIZE0_OUT_0_MASKf 7776
#define SIZE0_OUT_1f 7777
#define SIZE0_OUT_1_MASKf 7778
#define SIZE0_OUT_2f 7779
#define SIZE0_OUT_2_MASKf 7780
#define SIZE0_OUT_3f 7781
#define SIZE0_OUT_3_MASKf 7782
#define SIZE0_OUT_4f 7783
#define SIZE0_OUT_4_MASKf 7784
#define SIZE0_OUT_5f 7785
#define SIZE0_OUT_5_MASKf 7786
#define SIZE0_OUT_6f 7787
#define SIZE0_OUT_6_MASKf 7788
#define SIZE0_OUT_7f 7789
#define SIZE0_OUT_7_MASKf 7790
#define SIZE0_OUT_8f 7791
#define SIZE0_OUT_8_MASKf 7792
#define SIZE0_OUT_9f 7793
#define SIZE0_OUT_9_MASKf 7794
#define SIZE0_OUT_FULLf 7795
#define SIZE0_OUT_FULL_MASKf 7796
#define SIZE0_SEL_0f 7797
#define SIZE0_SEL_1f 7798
#define SIZE0_SEL_10f 7799
#define SIZE0_SEL_11f 7800
#define SIZE0_SEL_12f 7801
#define SIZE0_SEL_13f 7802
#define SIZE0_SEL_14f 7803
#define SIZE0_SEL_15f 7804
#define SIZE0_SEL_2f 7805
#define SIZE0_SEL_3f 7806
#define SIZE0_SEL_4f 7807
#define SIZE0_SEL_5f 7808
#define SIZE0_SEL_6f 7809
#define SIZE0_SEL_7f 7810
#define SIZE0_SEL_8f 7811
#define SIZE0_SEL_9f 7812
#define SIZE0_SEL_FULLf 7813
#define SIZE1_SEL_0f 7814
#define SIZE1_SEL_1f 7815
#define SIZE1_SEL_2f 7816
#define SIZE1_SEL_3f 7817
#define SIZE1_SEL_4f 7818
#define SIZE1_SEL_5f 7819
#define SIZE1_SEL_6f 7820
#define SIZE1_SEL_7f 7821
#define SIZE1_SEL_FULLf 7822
#define SIZE_16BIT_CONT0_MUX_SELf 7823
#define SIZE_16BIT_CONT10_MUX_SELf 7824
#define SIZE_16BIT_CONT11_MUX_SELf 7825
#define SIZE_16BIT_CONT12_MUX_SELf 7826
#define SIZE_16BIT_CONT13_MUX_SELf 7827
#define SIZE_16BIT_CONT14_MUX_SELf 7828
#define SIZE_16BIT_CONT15_MUX_SELf 7829
#define SIZE_16BIT_CONT16_MUX_SELf 7830
#define SIZE_16BIT_CONT17_MUX_SELf 7831
#define SIZE_16BIT_CONT18_MUX_SELf 7832
#define SIZE_16BIT_CONT19_MUX_SELf 7833
#define SIZE_16BIT_CONT1_MUX_SELf 7834
#define SIZE_16BIT_CONT20_MUX_SELf 7835
#define SIZE_16BIT_CONT21_MUX_SELf 7836
#define SIZE_16BIT_CONT22_MUX_SELf 7837
#define SIZE_16BIT_CONT23_MUX_SELf 7838
#define SIZE_16BIT_CONT24_MUX_SELf 7839
#define SIZE_16BIT_CONT25_MUX_SELf 7840
#define SIZE_16BIT_CONT26_MUX_SELf 7841
#define SIZE_16BIT_CONT27_MUX_SELf 7842
#define SIZE_16BIT_CONT28_MUX_SELf 7843
#define SIZE_16BIT_CONT29_MUX_SELf 7844
#define SIZE_16BIT_CONT2_MUX_SELf 7845
#define SIZE_16BIT_CONT3_MUX_SELf 7846
#define SIZE_16BIT_CONT4_MUX_SELf 7847
#define SIZE_16BIT_CONT5_MUX_SELf 7848
#define SIZE_16BIT_CONT6_MUX_SELf 7849
#define SIZE_16BIT_CONT7_MUX_SELf 7850
#define SIZE_16BIT_CONT8_MUX_SELf 7851
#define SIZE_16BIT_CONT9_MUX_SELf 7852
#define SIZE_4BIT_CONT0_MUX_SELf 7853
#define SIZE_4BIT_CONT10_MUX_SELf 7854
#define SIZE_4BIT_CONT11_MUX_SELf 7855
#define SIZE_4BIT_CONT12_MUX_SELf 7856
#define SIZE_4BIT_CONT13_MUX_SELf 7857
#define SIZE_4BIT_CONT14_MUX_SELf 7858
#define SIZE_4BIT_CONT15_MUX_SELf 7859
#define SIZE_4BIT_CONT16_MUX_SELf 7860
#define SIZE_4BIT_CONT17_MUX_SELf 7861
#define SIZE_4BIT_CONT18_MUX_SELf 7862
#define SIZE_4BIT_CONT19_MUX_SELf 7863
#define SIZE_4BIT_CONT1_MUX_SELf 7864
#define SIZE_4BIT_CONT20_MUX_SELf 7865
#define SIZE_4BIT_CONT21_MUX_SELf 7866
#define SIZE_4BIT_CONT22_MUX_SELf 7867
#define SIZE_4BIT_CONT23_MUX_SELf 7868
#define SIZE_4BIT_CONT24_MUX_SELf 7869
#define SIZE_4BIT_CONT25_MUX_SELf 7870
#define SIZE_4BIT_CONT26_MUX_SELf 7871
#define SIZE_4BIT_CONT27_MUX_SELf 7872
#define SIZE_4BIT_CONT28_MUX_SELf 7873
#define SIZE_4BIT_CONT29_MUX_SELf 7874
#define SIZE_4BIT_CONT2_MUX_SELf 7875
#define SIZE_4BIT_CONT30_MUX_SELf 7876
#define SIZE_4BIT_CONT31_MUX_SELf 7877
#define SIZE_4BIT_CONT3_MUX_SELf 7878
#define SIZE_4BIT_CONT4_MUX_SELf 7879
#define SIZE_4BIT_CONT5_MUX_SELf 7880
#define SIZE_4BIT_CONT6_MUX_SELf 7881
#define SIZE_4BIT_CONT7_MUX_SELf 7882
#define SIZE_4BIT_CONT8_MUX_SELf 7883
#define SIZE_4BIT_CONT9_MUX_SELf 7884
#define SKIPf 7885
#define SKIP_CURRENT_LABEL_HASHf 7886
#define SKIP_CURRENT_LABEL_LOOKUPf 7887
#define SKIP_NEXT_LABEL_HASHf 7888
#define SKIP_NEXT_LABEL_LOOKUPf 7889
#define SKIP_STARTf 7890
#define SLAVE_ABORTf 7891
#define SLAVE_PECf 7892
#define SLAVE_RD_EVENT_ENf 7893
#define SLAVE_RD_STATUSf 7894
#define SLAVE_RX_EVENTf 7895
#define SLAVE_RX_EVENT_ENf 7896
#define SLAVE_RX_FIFO_FLUSHf 7897
#define SLAVE_RX_FIFO_FULLf 7898
#define SLAVE_RX_FIFO_FULL_ENf 7899
#define SLAVE_RX_FIFO_THRESHOLDf 7900
#define SLAVE_RX_PKT_COUNTf 7901
#define SLAVE_RX_THRESHOLD_HITf 7902
#define SLAVE_RX_THRESHOLD_HIT_ENf 7903
#define SLAVE_SMBUS_RD_DATAf 7904
#define SLAVE_SMBUS_WR_DATAf 7905
#define SLAVE_START_BUSYf 7906
#define SLAVE_START_BUSY_COMMANDf 7907
#define SLAVE_START_BUSY_ENf 7908
#define SLAVE_STATUSf 7909
#define SLAVE_TX_FIFO_FLUSHf 7910
#define SLAVE_TX_UNDERRUN_ENf 7911
#define SLAVE_WR_STATUSf 7912
#define SLEEPDEEPf 7913
#define SLEEPHOLDACKf 7914
#define SLEEPHOLDREQNf 7915
#define SLEEPINGf 7916
#define SLICE0_DATA_READ_AXIIDf 7917
#define SLICE0_DATA_READ_WRR_WEIGHTf 7918
#define SLICE0_DATA_WRITE_WRR_WEIGHTf 7919
#define SLICE0_DESC_READ_AXIIDf 7920
#define SLICE0_DESC_READ_WRR_WEIGHTf 7921
#define SLICE0_DESC_WRITE_WRR_WEIGHTf 7922
#define SLICE0_ECC_CHECK_ENf 7923
#define SLICE0_MAX_BUFLIMITf 7924
#define SLICE0_MEMWR_WRR_WEIGHTf 7925
#define SLICE0_MIN_BUFLIMITf 7926
#define SLICE0_THRESHOLDf 7927
#define SLICE0_WRR_WEIGHTf 7928
#define SLICE1_DATA_READ_AXIIDf 7929
#define SLICE1_DATA_READ_WRR_WEIGHTf 7930
#define SLICE1_DATA_WRITE_WRR_WEIGHTf 7931
#define SLICE1_DESC_READ_AXIIDf 7932
#define SLICE1_DESC_READ_WRR_WEIGHTf 7933
#define SLICE1_DESC_WRITE_WRR_WEIGHTf 7934
#define SLICE1_ECC_CHECK_ENf 7935
#define SLICE1_MAX_BUFLIMITf 7936
#define SLICE1_MEMWR_WRR_WEIGHTf 7937
#define SLICE1_MIN_BUFLIMITf 7938
#define SLICE1_THRESHOLDf 7939
#define SLICE1_WRR_WEIGHTf 7940
#define SLICE2_DATA_READ_AXIIDf 7941
#define SLICE2_DATA_READ_WRR_WEIGHTf 7942
#define SLICE2_DATA_WRITE_WRR_WEIGHTf 7943
#define SLICE2_DESC_READ_AXIIDf 7944
#define SLICE2_DESC_READ_WRR_WEIGHTf 7945
#define SLICE2_DESC_WRITE_WRR_WEIGHTf 7946
#define SLICE2_ECC_CHECK_ENf 7947
#define SLICE2_MAX_BUFLIMITf 7948
#define SLICE2_MEMWR_WRR_WEIGHTf 7949
#define SLICE2_MIN_BUFLIMITf 7950
#define SLICE2_THRESHOLDf 7951
#define SLICE2_WRR_WEIGHTf 7952
#define SLICE3_DATA_READ_AXIIDf 7953
#define SLICE3_DATA_READ_WRR_WEIGHTf 7954
#define SLICE3_DATA_WRITE_WRR_WEIGHTf 7955
#define SLICE3_DESC_READ_AXIIDf 7956
#define SLICE3_DESC_READ_WRR_WEIGHTf 7957
#define SLICE3_DESC_WRITE_WRR_WEIGHTf 7958
#define SLICE3_ECC_CHECK_ENf 7959
#define SLICE3_MAX_BUFLIMITf 7960
#define SLICE3_MIN_BUFLIMITf 7961
#define SLICE3_THRESHOLDf 7962
#define SLICE3_WRR_WEIGHTf 7963
#define SLIM_COUNTER_SELECTf 7964
#define SLIM_COUNT_A3_A2_A1f 7965
#define SLOT0_PORT_NUMf 7966
#define SLOT1_PORT_NUMf 7967
#define SLOT2_PORT_NUMf 7968
#define SLOT3_PORT_NUMf 7969
#define SLOT4_PORT_NUMf 7970
#define SLOT5_PORT_NUMf 7971
#define SLOT6_PORT_NUMf 7972
#define SLOT7_PORT_NUMf 7973
#define SLOT_PIPELINE_0_UNCORRECTED_ECC_ERRf 7974
#define SLOT_PIPELINE_1_UNCORRECTED_ECC_ERRf 7975
#define SLOT_PIPELINE_ECC_ENf 7976
#define SLOT_PIPELINE_ECC_FORCE_ERRf 7977
#define SLOT_PIPELINE_EN_COR_ERR_RPTf 7978
#define SMALL_FLEX_HDR_16BIT_FS_PROFILE_TABLE_COR_ERR_RPT_0_ENf 7979
#define SMALL_FLEX_HDR_16BIT_FS_PROFILE_TABLE_COR_ERR_RPT_1_ENf 7980
#define SMALL_FLEX_HDR_16BIT_FS_PROFILE_TABLE_COR_ERR_RPT_2_ENf 7981
#define SMALL_FLEX_HDR_16BIT_FS_PROFILE_TABLE_COR_ERR_RPT_EN_SETf 7982
#define SMALL_FLEX_HDR_16BIT_FS_PROFILE_TABLE_ECC_0_ENf 7983
#define SMALL_FLEX_HDR_16BIT_FS_PROFILE_TABLE_ECC_1_ENf 7984
#define SMALL_FLEX_HDR_16BIT_FS_PROFILE_TABLE_ECC_2_ENf 7985
#define SMALL_FLEX_HDR_16BIT_FS_PROFILE_TABLE_ECC_EN_SETf 7986
#define SMALL_FLEX_HDR_32BIT_FS_PROFILE_TABLE_COR_ERR_RPT_0_ENf 7987
#define SMALL_FLEX_HDR_32BIT_FS_PROFILE_TABLE_COR_ERR_RPT_1_ENf 7988
#define SMALL_FLEX_HDR_32BIT_FS_PROFILE_TABLE_COR_ERR_RPT_2_ENf 7989
#define SMALL_FLEX_HDR_32BIT_FS_PROFILE_TABLE_COR_ERR_RPT_EN_SETf 7990
#define SMALL_FLEX_HDR_32BIT_FS_PROFILE_TABLE_ECC_0_ENf 7991
#define SMALL_FLEX_HDR_32BIT_FS_PROFILE_TABLE_ECC_1_ENf 7992
#define SMALL_FLEX_HDR_32BIT_FS_PROFILE_TABLE_ECC_2_ENf 7993
#define SMALL_FLEX_HDR_32BIT_FS_PROFILE_TABLE_ECC_EN_SETf 7994
#define SMALL_FLEX_HDR_HC_PROFILE_TABLE_COR_ERR_RPT_0_ENf 7995
#define SMALL_FLEX_HDR_HC_PROFILE_TABLE_COR_ERR_RPT_1_ENf 7996
#define SMALL_FLEX_HDR_HC_PROFILE_TABLE_COR_ERR_RPT_2_ENf 7997
#define SMALL_FLEX_HDR_HC_PROFILE_TABLE_COR_ERR_RPT_EN_SETf 7998
#define SMALL_FLEX_HDR_HC_PROFILE_TABLE_ECC_0_ENf 7999
#define SMALL_FLEX_HDR_HC_PROFILE_TABLE_ECC_1_ENf 8000
#define SMALL_FLEX_HDR_HC_PROFILE_TABLE_ECC_2_ENf 8001
#define SMALL_FLEX_HDR_HC_PROFILE_TABLE_ECC_EN_SETf 8002
#define SMBCLK_INf 8003
#define SMBCLK_OUT_ENf 8004
#define SMBDAT_INf 8005
#define SMBDAT_OUT_ENf 8006
#define SMBUS_IDLE_TIMEf 8007
#define SMBUS_PROTOCOLf 8008
#define SMB_ENf 8009
#define SM_RESETf 8010
#define SM_SELECTf 8011
#define SM_STATEf 8012
#define SM_STOP_AT_ERRORf 8013
#define SNAPSHOT_ENf 8014
#define SOFT_EXPIRY_THD_SELf 8015
#define SOFT_RESETf 8016
#define SOFT_RESET_Nf 8017
#define SOPf 8018
#define SOP_DISCARD_MODEf 8019
#define SOP_EOP_ERRf 8020
#define SOP_EOP_ERR_PORT0f 8021
#define SOP_EOP_ERR_PORT1f 8022
#define SOP_EOP_ERR_PORT2f 8023
#define SOP_EOP_ERR_PORT3f 8024
#define SOP_EOP_ERR_PORT4f 8025
#define SOP_EOP_ERR_PORT5f 8026
#define SOP_EOP_ERR_PORT6f 8027
#define SOP_EOP_ERR_PORT7f 8028
#define SOP_ERROR_CODEf 8029
#define SOP_ERROR_CODE_MASKf 8030
#define SOP_LOCf 8031
#define SOP_SENTf 8032
#define SOURCE_IDf 8033
#define SOURCE_OVERFLOW_TYPEf 8034
#define SP0_BST_PORT_SHARED_COUNTf 8035
#define SP0_BST_PORT_SHARED_COUNT_MONf 8036
#define SP0_COLOR_LIMIT_ENABLEf 8037
#define SP0_RED_LIMITf 8038
#define SP0_SHARED_COUNTf 8039
#define SP0_SHARED_COUNT_MONf 8040
#define SP0_SHARED_LIMITf 8041
#define SP0_TOTAL_COUNTf 8042
#define SP0_YELLOW_LIMITf 8043
#define SP1_BST_PORT_SHARED_COUNTf 8044
#define SP1_BST_PORT_SHARED_COUNT_MONf 8045
#define SP1_COLOR_LIMIT_ENABLEf 8046
#define SP1_RED_LIMITf 8047
#define SP1_SHARED_COUNTf 8048
#define SP1_SHARED_COUNT_MONf 8049
#define SP1_SHARED_LIMITf 8050
#define SP1_TOTAL_COUNTf 8051
#define SP1_YELLOW_LIMITf 8052
#define SP2_BST_PORT_SHARED_COUNTf 8053
#define SP2_BST_PORT_SHARED_COUNT_MONf 8054
#define SP2_COLOR_LIMIT_ENABLEf 8055
#define SP2_RED_LIMITf 8056
#define SP2_SHARED_COUNTf 8057
#define SP2_SHARED_COUNT_MONf 8058
#define SP2_SHARED_LIMITf 8059
#define SP2_TOTAL_COUNTf 8060
#define SP2_YELLOW_LIMITf 8061
#define SP3_BST_PORT_SHARED_COUNTf 8062
#define SP3_BST_PORT_SHARED_COUNT_MONf 8063
#define SP3_COLOR_LIMIT_ENABLEf 8064
#define SP3_RED_LIMITf 8065
#define SP3_SHARED_COUNTf 8066
#define SP3_SHARED_COUNT_MONf 8067
#define SP3_SHARED_LIMITf 8068
#define SP3_TOTAL_COUNTf 8069
#define SP3_YELLOW_LIMITf 8070
#define SPAP_0f 8071
#define SPAP_1f 8072
#define SPAP_2f 8073
#define SPAP_3f 8074
#define SPAREf 8075
#define SPARE_HIGHf 8076
#define SPARE_LOWf 8077
#define SPBRf 8078
#define SPDX_RBT_CTRLf 8079
#define SPDX_WBT_CTRLf 8080
#define SPEf 8081
#define SPECIAL_DROP_COUNTf 8082
#define SPEED_BUCKET_IDf 8083
#define SPEED_ID_DATAf 8084
#define SPEED_MODEf 8085
#define SPIf 8086
#define SPIDf 8087
#define SPID_0f 8088
#define SPID_1f 8089
#define SPID_2f 8090
#define SPID_3f 8091
#define SPID_MISMATCHf 8092
#define SPID_OVERRIDE_0f 8093
#define SPID_OVERRIDE_1f 8094
#define SPID_OVERRIDE_2f 8095
#define SPID_OVERRIDE_3f 8096
#define SPIFf 8097
#define SPIFIEf 8098
#define SPI_MASKf 8099
#define SPNUM_SPTCAM_MISf 8100
#define SPTCAM_HITf 8101
#define SPTCAM_MISSf 8102
#define SP_BST_TRIGGEREDf 8103
#define SP_ENABLE_BMPf 8104
#define SP_L0f 8105
#define SP_L0_CHILDf 8106
#define SP_L0_PARENTf 8107
#define SP_L1f 8108
#define SP_MAP_DOUBLE_BIT_ERRf 8109
#define SP_MAP_SINGLE_BIT_ERRf 8110
#define SP_POLICY_DOUBLE_BIT_ERRf 8111
#define SP_POLICY_SINGLE_BIT_ERRf 8112
#define SP_RED_LIMITf 8113
#define SP_SHARED_CNTf 8114
#define SP_SHARED_LIMITf 8115
#define SP_SHARED_TRIGGERf 8116
#define SP_SHARED_TRIGGER_STATUSf 8117
#define SP_TCAM_ATOMICITY_DISABLEf 8118
#define SP_TCAM_BLKSELf 8119
#define SP_TCAM_LPTf 8120
#define SP_TCAM_ONE_BIT_ERR_INJECTf 8121
#define SP_TCAM_SCAN_DISABLEf 8122
#define SP_TCAM_SER_ENf 8123
#define SP_TCAM_SER_PKT_DROP_ENf 8124
#define SP_TCAM_SER_STICKY_BIT_CLEARf 8125
#define SP_TCAM_TMf 8126
#define SP_YELLOW_LIMITf 8127
#define SRAF_HWM_COUNTf 8128
#define SRAF_MCPRI_THDf 8129
#define SRAMf 8130
#define SRAM_128K_CLK_ENf 8131
#define SRAM_128K_SOFT_RESETf 8132
#define SRAM_OSC_0_BURNINf 8133
#define SRAM_OSC_0_NENf 8134
#define SRAM_OSC_0_PENf 8135
#define SRAM_OSC_0_TRACKf 8136
#define SRAM_PDA_IN_DIAG_DECf 8137
#define SRAM_PDA_OUT_DIAG_DECf 8138
#define SRC_DISCARDf 8139
#define SRC_ENDIANESSf 8140
#define SRC_IDf 8141
#define SRC_PIPE_NUMf 8142
#define SRC_PIPE_NUM_MATCH_ENf 8143
#define SRC_PORTf 8144
#define SRC_PORT_DROP_COUNT_ENABLEf 8145
#define SRC_PORT_NUMf 8146
#define SRC_PORT_NUM_0f 8147
#define SRC_PORT_NUM_1f 8148
#define SRC_PORT_NUM_2f 8149
#define SRC_PORT_NUM_3f 8150
#define SRC_PORT_NUM_MATCH_ENf 8151
#define SRC_PORT_PACKET_TOTAL_DROPf 8152
#define SRC_TILE_NUMf 8153
#define SRF_TMf 8154
#define SSCIf 8155
#define STACK_ERRORf 8156
#define STALL_TXf 8157
#define STARTf 8158
#define STARTEDTIMEf 8159
#define STARTING_ADDRESSf 8160
#define STARTTRANSDELAYf 8161
#define START_BITf 8162
#define START_BLOCK_OPf 8163
#define START_CELLf 8164
#define START_CELL_0f 8165
#define START_CELL_1f 8166
#define START_CELL_2f 8167
#define START_CELL_3f 8168
#define START_CFAP_INITf 8169
#define START_IDXf 8170
#define START_RQE_INITf 8171
#define START_THRESHf 8172
#define START_TIMEf 8173
#define START_TRIGGER_COMPARE_FNf 8174
#define START_TRIGGER_TYPEf 8175
#define STATf 8176
#define STATEf 8177
#define STATE_COMPARE_VALUEf 8178
#define STATUSf 8179
#define STATUS_SELf 8180
#define STATUS_VECTORf 8181
#define STAT_8_0f 8182
#define STAT_MODEf 8183
#define STAT_RESETf 8184
#define STAT_SELECTf 8185
#define STAT_UPDATEf 8186
#define STKPTRf 8187
#define STOPPEDTIMEf 8188
#define STOP_COOLOFFf 8189
#define STOP_DUE_TO_BUFFER_ACTIVITYf 8190
#define STOP_DUE_TO_EBQ_BACKUPf 8191
#define STOP_THRESHf 8192
#define STOP_TRIGGER_COMPARE_FNf 8193
#define STOP_TRIGGER_TYPEf 8194
#define STOREf 8195
#define STRAP_MHOST_BOOT_DEVf 8196
#define STRENGTHf 8197
#define STRICT_PREAMBLEf 8198
#define STRICT_SFDf 8199
#define STRIP_CRCf 8200
#define STRIP_DMA_HDRf 8201
#define STR_CONT_ENBf 8202
#define STWT_ADDR_DECODE_ERRf 8203
#define SUB_DB_PRIORITYf 8204
#define SUB_SELf 8205
#define SUMMARY_ENDIANESSf 8206
#define SUMMARY_UPDATE_INTERVALf 8207
#define SUM_GOODf 8208
#define SUM_LINK_INTERRUPTION_STATUSf 8209
#define SUM_LOCAL_FAULT_STATUSf 8210
#define SUM_REMOTE_FAULT_STATUSf 8211
#define SUM_RX_CDC_DOUBLE_BIT_ERRf 8212
#define SUM_RX_CDC_SINGLE_BIT_ERRf 8213
#define SUM_RX_MSG_OVERFLOWf 8214
#define SUM_RX_PKT_OVERFLOWf 8215
#define SUM_TS_ENTRY_VALIDf 8216
#define SUM_TX_CDC_DOUBLE_BIT_ERRf 8217
#define SUM_TX_CDC_SINGLE_BIT_ERRf 8218
#define SUM_TX_LLFC_MSG_OVERFLOWf 8219
#define SUM_TX_PKT_OVERFLOWf 8220
#define SUM_TX_PKT_UNDERFLOWf 8221
#define SUM_TX_TS_FIFO_OVERFLOWf 8222
#define SURPLUS_CNTf 8223
#define SURPLUS_CNT_CLEARf 8224
#define SVTAG_IPSECf 8225
#define SVTAG_IPSEC_MASKf 8226
#define SVTAG_PKT_TYPEf 8227
#define SVTAG_PKT_TYPE_MASKf 8228
#define SVTAG_SOP_ERROR_CODE_PKT_FWD_ENf 8229
#define SWD_ENABLEf 8230
#define SWITCHf 8231
#define SWITCHED_PACKET_DROP_ENf 8232
#define SWITCHTOCPUf 8233
#define SWITCHTOCPU_MASKf 8234
#define SW_CFG_SELf 8235
#define SW_DO_MEASUREf 8236
#define SW_LINK_STATUSf 8237
#define SW_LVM_OVERRIDEf 8238
#define SW_LVM_OVERRIDE_SELECTf 8239
#define SW_MDONE_INTR_CLEARf 8240
#define SW_OVERRIDE_ENABLEf 8241
#define SW_OVERRIDE_PORT_MAPf 8242
#define SW_PORT_STATEf 8243
#define SW_PROGRAMMABLE_PERTSBf 8244
#define SW_RESETf 8245
#define SW_RESET_Nf 8246
#define SW_RST_ENf 8247
#define SW_SENSOR_IDXf 8248
#define SW_TAKEOVERf 8249
#define SYMBOL_INTERLEAVEf 8250
#define SYNCE_CLK_CAPTURE_DONEf 8251
#define SYNCE_CLK_CAPTURE_OVRDf 8252
#define SYNCE_CLK_EVENT_CAPTURE_ENf 8253
#define SYNCE_CLK_EVENT_SELf 8254
#define SYNCE_CLK_NUM_TAPS_ACTIVEf 8255
#define SYNCE_IO_SEL_CTRLf 8256
#define SYNCE_IO_SRC_CTRLf 8257
#define SYSRESETREQf 8258
#define SYSTEM_DESTINATIONf 8259
#define SYSTEM_DEST_PORTf 8260
#define SYSTEM_DEST_TYPEf 8261
#define SYSTEM_LAG_FAILOVER_ENABLE_BITMAPf 8262
#define SYSTEM_LAG_FAILOVER_SHUFFLE_INDEX_SELf 8263
#define SYSTEM_LAG_FAILOVER_SHUFFLE_TBL_SELf 8264
#define SYSTEM_LAG_RES_DISABLEf 8265
#define SYSTEM_LAG_SHUFFLE_INDEX_SELf 8266
#define SYSTEM_LAG_SHUFFLE_TBL_SELf 8267
#define SYSTEM_LAG_SIZEf 8268
#define SYSTEM_PORTf 8269
#define SYSTEM_RESIDENCE_TIME_ENf 8270
#define SYS_PORESET_Nf 8271
#define SYS_TICK_CALIBf 8272
#define SYS_TICK_CLKENf 8273
#define TABLE_FIELDSf 8274
#define TABLE_FIELDS_0f 8275
#define TABLE_FIELDS_1f 8276
#define TABLE_FIELDS_2f 8277
#define TABLE_FIELDS_3f 8278
#define TABLE_PARTITION_CONTEXTf 8279
#define TAG_BANK0f 8280
#define TAG_BANK1f 8281
#define TAG_BANK2f 8282
#define TAG_BANK3f 8283
#define TAG_BANK4f 8284
#define TAG_BANK5f 8285
#define TAG_BANK6f 8286
#define TAG_CONTROL_PORT_DISABLED_PKTf 8287
#define TAG_CONTROL_PORT_DISABLED_PKT_MASKf 8288
#define TAG_CTRL_PORT_ENf 8289
#define TAG_FIFO_DOUBLE_BIT_ERRf 8290
#define TAG_FIFO_OVERFLOWf 8291
#define TAG_FIFO_SINGLE_BIT_ERRf 8292
#define TAG_FORWARDFRAMESf 8293
#define TAG_LABEL_STATUSf 8294
#define TAG_LABEL_STATUS_MASKf 8295
#define TAG_SIZEf 8296
#define TAG_VALIDATEFRAMESf 8297
#define TAILf 8298
#define TAIL_CB_EOP_BITMAPf 8299
#define TAIL_CB_OFFSETf 8300
#define TAIL_CB_PTRf 8301
#define TAIL_CQE_INFO0f 8302
#define TAIL_CQE_INFO1f 8303
#define TAIL_CQE_INFO2f 8304
#define TAIL_IS_Af 8305
#define TAIL_PARTIAL_EOP_BMP_0f 8306
#define TAIL_PARTIAL_EOP_BMP_1f 8307
#define TAIL_PARTIAL_EOP_BMP_2f 8308
#define TAIL_PARTIAL_NOT_EMPTYf 8309
#define TAIL_PARTIAL_READ_POINTERf 8310
#define TAIL_PARTIAL_WRITE_POINTERf 8311
#define TAP_POINT_SELf 8312
#define TCAM_0_MATCHf 8313
#define TCAM_0_MATCH_INDEXf 8314
#define TCAM_0_ONLYf 8315
#define TCAM_1_MATCHf 8316
#define TCAM_1_MATCH_INDEXf 8317
#define TCAM_1_ONLYf 8318
#define TCAM_DATA_PARITY0f 8319
#define TCAM_DATA_PARITY1f 8320
#define TCAM_DROPf 8321
#define TCAM_INITf 8322
#define TCAM_MISEL_OVERLAYf 8323
#define TCAM_MODE_OVERLAYf 8324
#define TCAM_ONLYf 8325
#define TCAM_PARITY_KEYf 8326
#define TCAM_PARITY_MASKf 8327
#define TCI_Cf 8328
#define TCI_Ef 8329
#define TCI_ESf 8330
#define TCI_SCf 8331
#define TCI_SCBf 8332
#define TCI_Vf 8333
#define TCKf 8334
#define TCM_ECC_ENf 8335
#define TCM_FORCE_DOUBLE_BIT_ERRf 8336
#define TCM_FORCE_SINGLE_BIT_ERRf 8337
#define TCM_TMf 8338
#define TCP_DESTPORT_NOf 8339
#define TCP_DEST_PORT_NOf 8340
#define TCP_PKTf 8341
#define TCP_PROTO_ENf 8342
#define TCT_BUFFER_CELL_REDUCTION_CYCLESf 8343
#define TCT_BUFFER_CELL_REDUCTION_NUMBERf 8344
#define TCT_ENABLEf 8345
#define TCT_ON_TO_CT_OFFSETf 8346
#define TCT_ON_TO_TCT_FAIL_TRANSITION_CNTf 8347
#define TCT_SAME_PORT_SPEEDf 8348
#define TC_XOR_CONTROLf 8349
#define TDC_DISABLE_DITHERINGf 8350
#define TDIf 8351
#define TDM_2_WRAP_PTRf 8352
#define TDM_WRAP_PTRf 8353
#define TDOf 8354
#define TECH_PROCESSf 8355
#define TERMINAL_COUNTER_VALUEf 8356
#define TERMINATEf 8357
#define TESTBUF_ENf 8358
#define TESTBUF_LOWPWR_ENf 8359
#define TESTBUF_RESADJf 8360
#define TESTBUF_SELf 8361
#define TEST_INTERVALf 8362
#define TEST_MODEf 8363
#define THDI_CONGSTf 8364
#define THDI_INT_ENf 8365
#define THDI_INT_SETf 8366
#define THDI_INT_STATf 8367
#define THDI_MIN_COUNTf 8368
#define THDI_MIN_SIZEf 8369
#define THDI_NA_COUNTf 8370
#define THDI_NA_SIZEf 8371
#define THDI_SHARED_COUNTf 8372
#define THDI_SH_SIZEf 8373
#define THDI_TYPEf 8374
#define THDO_CONGSTf 8375
#define THDO_INT_ENf 8376
#define THDO_INT_SETf 8377
#define THDO_INT_STATf 8378
#define THDO_TYPEf 8379
#define THDR_DROPf 8380
#define THDR_INT_ENf 8381
#define THDR_INT_SETf 8382
#define THDR_INT_STATf 8383
#define THD_SELf 8384
#define THIRD_0_KEY_TYPEf 8385
#define THIRD_0_TABLE_FIELDSf 8386
#define THIRD_1_KEY_TYPEf 8387
#define THIRD_1_TABLE_FIELDSf 8388
#define THIRD_2_KEY_TYPEf 8389
#define THIRD_2_TABLE_FIELDSf 8390
#define THIS_PORT_CAL_SLOT_BITMAPf 8391
#define THIS_PORT_NUMBERf 8392
#define THIS_PORT_SPEEDf 8393
#define THIS_SLOT_VALIDf 8394
#define THREE_CELL_100G_MIN_SPACINGf 8395
#define THREE_CELL_200G_MIN_SPACINGf 8396
#define THREE_CELL_400G_MIN_SPACINGf 8397
#define THREE_CELL_50G_MIN_SPACINGf 8398
#define THRESHf 8399
#define THRESHOLDf 8400
#define THRESHOLD_BYTESf 8401
#define THRESHOLD_MAX0_STATUSf 8402
#define THRESHOLD_MAX0_STATUS_CLEARf 8403
#define THRESHOLD_MAX1_STATUSf 8404
#define THRESHOLD_MAX1_STATUS_CLEARf 8405
#define THRESHOLD_MIN0_STATUSf 8406
#define THRESHOLD_MIN0_STATUS_CLEARf 8407
#define THRESHOLD_MIN1_STATUSf 8408
#define THRESHOLD_MIN1_STATUS_CLEARf 8409
#define THRESHOLD_WARNING0_STATUSf 8410
#define THRESHOLD_WARNING0_STATUS_CLEARf 8411
#define THRESHOLD_WARNING1_STATUSf 8412
#define THRESHOLD_WARNING1_STATUS_CLEARf 8413
#define THRESH_HIf 8414
#define THRESH_LOf 8415
#define THROT_DENOMf 8416
#define THROT_NUMf 8417
#define THRSH_EN_LVT11f 8418
#define THRSH_EN_LVT8f 8419
#define THRSH_EN_SVT11f 8420
#define THRSH_EN_SVT8f 8421
#define THRSH_EN_ULVT11f 8422
#define THRSH_EN_ULVT8f 8423
#define TICK_UNIT_PFC0f 8424
#define TICK_UNIT_PFC1f 8425
#define TICK_UNIT_PFC2f 8426
#define TICK_UNIT_PFC3f 8427
#define TICK_UNIT_PFC4f 8428
#define TICK_UNIT_PFC5f 8429
#define TICK_UNIT_PFC6f 8430
#define TICK_UNIT_PFC7f 8431
#define TILE_NUMf 8432
#define TIMEOUTf 8433
#define TIMEOUT_COUNTf 8434
#define TIMEOUT_COUNT_MSB_BITSf 8435
#define TIMEOUT_CYCLESf 8436
#define TIMEOUT_VALf 8437
#define TIMERf 8438
#define TIMESTAMPf 8439
#define TIMESTAMPING_MODEf 8440
#define TIMESTAMP_CNT_ENf 8441
#define TIMESTAMP_PAGE_BITSf 8442
#define TIMESTAMP_TA_NSECf 8443
#define TIMESTAMP_TOD_NSECf 8444
#define TIMESTAMP_TOD_SECf 8445
#define TIMESTAMP_VALIDf 8446
#define TIME_DOMAIN_FIELDf 8447
#define TIME_DOMAIN_SELf 8448
#define TIME_STAMPf 8449
#define TIME_THDf 8450
#define TIMING_THIGH_100KHZf 8451
#define TIMING_THIGH_400KHZf 8452
#define TIMING_TLOW_100KHZf 8453
#define TIMING_TLOW_400KHZf 8454
#define TLB_BIST_STATUSf 8455
#define TL_PTRf 8456
#define TMf 8457
#define TM0f 8458
#define TM1f 8459
#define TMON_CHANNELS_MAX_RST_Lf 8460
#define TMON_CHANNELS_MIN_RST_Lf 8461
#define TMON_HW_RST_HIGHTEMP_CTRL_ENf 8462
#define TMON_INTR_HIGHTEMP_CTRL_ENf 8463
#define TMON_OVERTEMP_RESET_INTR_CLEARf 8464
#define TMON_PWRDNf 8465
#define TMON_THR_INTR_CLEARf 8466
#define TMSf 8467
#define TM_DATA_MEM0f 8468
#define TM_DATA_MEM1f 8469
#define TM_HOSTRD_MEMf 8470
#define TM_HOST_MEMf 8471
#define TM_LLIST_MEMf 8472
#define TM_MEM0f 8473
#define TM_MEM1f 8474
#define TOCPU_TRUNCATION_SIZEf 8475
#define TOD_HW_UPDATE_ENf 8476
#define TOO_LONGf 8477
#define TOP_AVS_RST_Lf 8478
#define TOP_BS_PLL0_POST_RST_Lf 8479
#define TOP_BS_PLL0_RST_Lf 8480
#define TOP_BS_PLL1_POST_RST_Lf 8481
#define TOP_BS_PLL1_RST_Lf 8482
#define TOP_CORE_PLL_POST_RST_Lf 8483
#define TOP_CORE_PLL_RST_Lf 8484
#define TOP_EP_RST_Lf 8485
#define TOP_IPROC_PLL_POST_RST_Lf 8486
#define TOP_IPROC_PLL_RST_Lf 8487
#define TOP_IP_RST_Lf 8488
#define TOP_MACSEC0_RST_Lf 8489
#define TOP_MACSEC1_RST_Lf 8490
#define TOP_MACSEC2_RST_Lf 8491
#define TOP_MACSEC3_RST_Lf 8492
#define TOP_MACSEC4_RST_Lf 8493
#define TOP_MACSEC5_RST_Lf 8494
#define TOP_MMU_RST_Lf 8495
#define TOP_MS_PLL_POST_RST_Lf 8496
#define TOP_MS_PLL_RST_Lf 8497
#define TOP_PM0_RST_Lf 8498
#define TOP_PM10_RST_Lf 8499
#define TOP_PM11_RST_Lf 8500
#define TOP_PM12_RST_Lf 8501
#define TOP_PM13_RST_Lf 8502
#define TOP_PM14_RST_Lf 8503
#define TOP_PM15_RST_Lf 8504
#define TOP_PM16_RST_Lf 8505
#define TOP_PM17_RST_Lf 8506
#define TOP_PM18_RST_Lf 8507
#define TOP_PM19_RST_Lf 8508
#define TOP_PM1_RST_Lf 8509
#define TOP_PM2_RST_Lf 8510
#define TOP_PM3_RST_Lf 8511
#define TOP_PM4_RST_Lf 8512
#define TOP_PM5_RST_Lf 8513
#define TOP_PM6_RST_Lf 8514
#define TOP_PM7_RST_Lf 8515
#define TOP_PM8_RST_Lf 8516
#define TOP_PM9_RST_Lf 8517
#define TOP_PM_MGMT_RST_Lf 8518
#define TOP_PP_PLL_POST_RST_Lf 8519
#define TOP_PP_PLL_RST_Lf 8520
#define TOP_RDB_RST_Lf 8521
#define TOP_TS_PLL_POST_RST_Lf 8522
#define TOP_TS_PLL_RST_Lf 8523
#define TOP_TS_RST_Lf 8524
#define TOQ_CQEB_INT_ENf 8525
#define TOQ_CQEB_INT_SETf 8526
#define TOQ_CQEB_INT_STATf 8527
#define TOQ_INFOf 8528
#define TOQ_Q_INT_ENf 8529
#define TOQ_Q_INT_SETf 8530
#define TOQ_Q_INT_STATf 8531
#define TOTALf 8532
#define TOTALCOUNTf 8533
#define TOTALCOUNT_MONf 8534
#define TOTAL_BUFFER_COUNTf 8535
#define TOTAL_COUNTf 8536
#define TOTAL_DEL_SIZE_OUT_OF_BOUNDf 8537
#define TOTAL_INS_SIZE_OUT_OF_BOUNDf 8538
#define TOTAL_PORT_QSIZE_THRESHOLDf 8539
#define TOTAL_PORT_QSIZE_THRESHOLD_SCALING_FACTORf 8540
#define TOTAL_QSIZE_WEIGHTf 8541
#define TPIDf 8542
#define TPID0f 8543
#define TPID1f 8544
#define TPID2f 8545
#define TPID3f 8546
#define TPID4f 8547
#define TPID_ENf 8548
#define TP_MODE_ENf 8549
#define TRACE_BUSf 8550
#define TRACE_ENABLEf 8551
#define TRACKING_MODEf 8552
#define TRACK_MODEf 8553
#define TRAINING_ENf 8554
#define TRANSITION_ACTIVATE_TIMERf 8555
#define TRANSITION_ACTIVATE_TIMER_ENf 8556
#define TRAN_TYPEf 8557
#define TRIGGER_DATAf 8558
#define TRIGGER_DATA_CONDITION_MASKf 8559
#define TRIGGER_DATA_OFFSETf 8560
#define TRIGGER_DATA_START_TIMEf 8561
#define TRIGGER_DATA_START_VALUEf 8562
#define TRIGGER_DATA_STOP_VALUEf 8563
#define TRIGGER_ENABLEf 8564
#define TRIGGER_MASKf 8565
#define TRIGGER_VALUEf 8566
#define TRSTf 8567
#define TRUNCATEf 8568
#define TRUNCATE_CPU_COPYf 8569
#define TRUNCATE_ENf 8570
#define TRUNCATE_LENGTH_ADJUSTf 8571
#define TRUNCATE_MODEf 8572
#define TRUNCATE_ZONE_NUMf 8573
#define TRUST_DSCPf 8574
#define TRUST_MPLS_TCf 8575
#define TRUTH_TABLE_LOOKUP_ENf 8576
#define TRUTH_TABLE_LOOKUP_IDf 8577
#define TS0_CNT_OFFSET_UPDATEDf 8578
#define TS0_Lf 8579
#define TS0_Uf 8580
#define TS1_CNT_OFFSET_UPDATEDf 8581
#define TS1_Lf 8582
#define TS1_Mf 8583
#define TS1_Uf 8584
#define TSC_0_DISABLE_STATUSf 8585
#define TSC_0_ENABLEf 8586
#define TSC_10_DISABLE_STATUSf 8587
#define TSC_10_ENABLEf 8588
#define TSC_11_DISABLE_STATUSf 8589
#define TSC_11_ENABLEf 8590
#define TSC_12_DISABLE_STATUSf 8591
#define TSC_12_ENABLEf 8592
#define TSC_13_DISABLE_STATUSf 8593
#define TSC_13_ENABLEf 8594
#define TSC_14_DISABLE_STATUSf 8595
#define TSC_14_ENABLEf 8596
#define TSC_15_DISABLE_STATUSf 8597
#define TSC_15_ENABLEf 8598
#define TSC_16_DISABLE_STATUSf 8599
#define TSC_16_ENABLEf 8600
#define TSC_17_DISABLE_STATUSf 8601
#define TSC_17_ENABLEf 8602
#define TSC_18_DISABLE_STATUSf 8603
#define TSC_18_ENABLEf 8604
#define TSC_19_DISABLE_STATUSf 8605
#define TSC_19_ENABLEf 8606
#define TSC_1_DISABLE_STATUSf 8607
#define TSC_1_ENABLEf 8608
#define TSC_2_DISABLE_STATUSf 8609
#define TSC_2_ENABLEf 8610
#define TSC_3_DISABLE_STATUSf 8611
#define TSC_3_ENABLEf 8612
#define TSC_4_DISABLE_STATUSf 8613
#define TSC_4_ENABLEf 8614
#define TSC_5_DISABLE_STATUSf 8615
#define TSC_5_ENABLEf 8616
#define TSC_6_DISABLE_STATUSf 8617
#define TSC_6_ENABLEf 8618
#define TSC_7_DISABLE_STATUSf 8619
#define TSC_7_ENABLEf 8620
#define TSC_8_DISABLE_STATUSf 8621
#define TSC_8_ENABLEf 8622
#define TSC_9_DISABLE_STATUSf 8623
#define TSC_9_ENABLEf 8624
#define TSC_CLK_SELf 8625
#define TSC_CORE0_ERRf 8626
#define TSC_CORE1_ERRf 8627
#define TSC_ECC_1B_ERRf 8628
#define TSC_ECC_2B_ERRf 8629
#define TSC_ERRf 8630
#define TSC_MGMT_ENABLEf 8631
#define TSC_PWRDWNf 8632
#define TSC_REG_ADDRf 8633
#define TSC_REG_DATAf 8634
#define TSC_REG_DATA_MASKf 8635
#define TSC_REG_WRf 8636
#define TSC_RSTBf 8637
#define TS_ADJUST_METERSf 8638
#define TS_CAPTURE_OVRDf 8639
#define TS_CPU_FIFO1_ECC_ERR_STATUSf 8640
#define TS_CPU_FIFO2_ECC_ERR_STATUSf 8641
#define TS_ECC_ERRf 8642
#define TS_ENTRY_VALIDf 8643
#define TS_ERRf 8644
#define TS_EVENT_IDf 8645
#define TS_FIFO1_NOT_EMPTYf 8646
#define TS_FIFO1_OVERFLOWf 8647
#define TS_FIFO2_NOT_EMPTYf 8648
#define TS_FIFO2_OVERFLOWf 8649
#define TS_GPIO_CAPTURE_DONEf 8650
#define TS_GPIO_CAPTURE_OVRDf 8651
#define TS_GPIO_EVENT_CAPTURE_ENf 8652
#define TS_GPIO_EVENT_SELf 8653
#define TS_GPIO_NUM_TAPS_ACTIVEf 8654
#define TS_OSTS_ADJUSTf 8655
#define TS_OVERFLOW_INT_ENf 8656
#define TS_OVERFLOW_INT_SETf 8657
#define TS_OVERFLOW_INT_STATf 8658
#define TS_PLL_LOCKf 8659
#define TS_RX_ORIGIN_IDf 8660
#define TS_TIMER_31_0_VALUEf 8661
#define TS_TIMER_47_32_VALUEf 8662
#define TS_TIMER_INTf 8663
#define TS_TIMER_OVERRIDEf 8664
#define TS_TSTS_ADJUSTf 8665
#define TS_TX_ORIGIN_IDf 8666
#define TS_UNDERFLOW_INT_ENf 8667
#define TS_UNDERFLOW_INT_SETf 8668
#define TS_UNDERFLOW_INT_STATf 8669
#define TS_USE_CS_OFFSETf 8670
#define TS_VALIDf 8671
#define TWOS_COMPLIMENTf 8672
#define TWO_CELL_100G_MIN_SPACINGf 8673
#define TWO_CELL_200G_MIN_SPACINGf 8674
#define TWO_CELL_400G_MIN_SPACINGf 8675
#define TWO_CELL_50G_MIN_SPACINGf 8676
#define TWO_SAS_PER_SCf 8677
#define TWO_STEP_TS_INTR_400Gf 8678
#define TWO_STEP_TS_INTR_MPP0f 8679
#define TWO_STEP_TS_INTR_MPP1f 8680
#define TXEVf 8681
#define TXRAMf 8682
#define TX_2STEP_1588_SEQIDf 8683
#define TX_2STEP_1588_TIMESTAMPf 8684
#define TX_2STEP_1588_VLDf 8685
#define TX_ANY_STARTf 8686
#define TX_CDC_DOUBLE_BIT_ERRf 8687
#define TX_CDC_ECC_CTRL_ENf 8688
#define TX_CDC_FORCE_DOUBLE_BIT_ERRf 8689
#define TX_CDC_FORCE_SINGLE_BIT_ERRf 8690
#define TX_CDC_MEM_CTRL_TMf 8691
#define TX_CDC_SINGLE_BIT_ERRf 8692
#define TX_CRC_CORRUPTION_MODEf 8693
#define TX_CRC_CORRUPT_ENf 8694
#define TX_ENf 8695
#define TX_ENABLEf 8696
#define TX_ERR_CORRUPTS_CRCf 8697
#define TX_LLFC_ENf 8698
#define TX_LLFC_FC_OBJ_LOGICALf 8699
#define TX_LLFC_MSG_OVERFLOWf 8700
#define TX_LLFC_MSG_TYPE_LOGICALf 8701
#define TX_MPP0_1588_LL_0f 8702
#define TX_MPP0_1588_LL_1f 8703
#define TX_MPP0_1588_LL_2f 8704
#define TX_MPP0_1588_LL_3f 8705
#define TX_MPP0_1588_RESERVED_0f 8706
#define TX_MPP0_1588_RESERVED_1f 8707
#define TX_MPP0_1588_RESERVED_2f 8708
#define TX_MPP0_1588_RESERVED_3f 8709
#define TX_MPP0_1588_STEP_BIT_COUNT_0f 8710
#define TX_MPP0_1588_STEP_BIT_COUNT_1f 8711
#define TX_MPP0_1588_STEP_BIT_COUNT_2f 8712
#define TX_MPP0_1588_STEP_BIT_COUNT_3f 8713
#define TX_MPP1_1588_LL_0f 8714
#define TX_MPP1_1588_LL_1f 8715
#define TX_MPP1_1588_LL_2f 8716
#define TX_MPP1_1588_LL_3f 8717
#define TX_MPP1_1588_RESERVED_0f 8718
#define TX_MPP1_1588_RESERVED_1f 8719
#define TX_MPP1_1588_RESERVED_2f 8720
#define TX_MPP1_1588_RESERVED_3f 8721
#define TX_MPP1_1588_STEP_BIT_COUNT_0f 8722
#define TX_MPP1_1588_STEP_BIT_COUNT_1f 8723
#define TX_MPP1_1588_STEP_BIT_COUNT_2f 8724
#define TX_MPP1_1588_STEP_BIT_COUNT_3f 8725
#define TX_PAUSE_ENf 8726
#define TX_PFC_ENf 8727
#define TX_PFC_MMU_DISABLEf 8728
#define TX_PFC_OBM_DISABLEf 8729
#define TX_PKT_BUF_1BIT_ECCERRf 8730
#define TX_PKT_BUF_2BIT_ECCERRf 8731
#define TX_PKT_OVERFLOWf 8732
#define TX_PKT_UNDERFLOWf 8733
#define TX_PREAMBLE_LENGTHf 8734
#define TX_THRESHOLDf 8735
#define TX_TIMER_BYTE_ADJUSTf 8736
#define TX_TIMER_BYTE_ADJUST_ENf 8737
#define TX_TS_DELAY_REQf 8738
#define TX_TS_FIFO_OVERFLOWf 8739
#define TX_TS_PDELAY_REQf 8740
#define TX_TS_PDELAY_RESPf 8741
#define TX_TS_SYNCf 8742
#define TX_VECf 8743
#define T_PMA_START_MODEf 8744
#define T_PMA_WATERMARKf 8745
#define UC_COSf 8746
#define UC_COS_0f 8747
#define UC_COS_1f 8748
#define UC_COS_2f 8749
#define UC_COS_3f 8750
#define UC_COS_ERROR_INTR_ENf 8751
#define UC_COS_ERROR_INTR_OVRf 8752
#define UC_COS_ERROR_INTR_STATf 8753
#define UC_COS_STRf 8754
#define UC_DATAf 8755
#define UC_DROPf 8756
#define UC_OVERFLOW_SIZEf 8757
#define UC_PROG_DONEf 8758
#define UC_Q_THRESH_CAPf 8759
#define UC_SW_COPY_DROPPEDf 8760
#define UDFf 8761
#define UDF_MASKf 8762
#define UDP_DESTPORT_NOf 8763
#define UDP_DEST_PORT_NOf 8764
#define UDP_PKTf 8765
#define UDP_PROTO_ENf 8766
#define UFTf 8767
#define UFT_LANE_SELf 8768
#define UINCf 8769
#define UMf 8770
#define UM_DATAf 8771
#define UM_PADf 8772
#define UM_TABLE_COUNTf 8773
#define UM_TABLE_INDEXf 8774
#define UNAVAILABLE_RESP_CONFIGf 8775
#define UNDERFLOW_INTR_ENf 8776
#define UNDERFLOW_INTR_OVRf 8777
#define UNDERFLOW_INTR_STATf 8778
#define UNICASTf 8779
#define UNICAST_MASKf 8780
#define UNICAST_PKT_TYPE_0f 8781
#define UNICAST_PKT_TYPE_1f 8782
#define UNICAST_PKT_TYPE_2f 8783
#define UNICAST_PKT_TYPE_3f 8784
#define UNICAST_PKT_VALID_0f 8785
#define UNICAST_PKT_VALID_1f 8786
#define UNICAST_PKT_VALID_2f 8787
#define UNICAST_PKT_VALID_3f 8788
#define UNICAST_QUEUINGf 8789
#define UNKNOWN_SUB_PORTf 8790
#define UNKNOWN_SUB_PORT_MASKf 8791
#define UNSECUREDDATAPKTENABLEDf 8792
#define UNTAG_CONTROL_PORT_OR_FWD_FRM_DISABLED_PKTf 8793
#define UNTAG_CONTROL_PORT_OR_FWD_FRM_DISABLED_PKT_MASKf 8794
#define UNTAG_CTRL_PORT_ENf 8795
#define UNTAG_FORWARDFRAMESf 8796
#define UNUSED_0f 8797
#define UNUSED_1f 8798
#define UNUSED_2f 8799
#define UNUSED_3f 8800
#define UOFFSETf 8801
#define UPHASEf 8802
#define UPI_FSM_3RD_ENB_WAITf 8803
#define UPI_FSM_4TH_ENB_WAITf 8804
#define UPI_FSM_ENB_FIRST_POS2POS_WAITf 8805
#define UPI_FSM_PCM_FIRST_WAITf 8806
#define UPI_FSM_SW_EN_WAITf 8807
#define UPI_NUM_PC_CORNER_CLKSf 8808
#define UPI_NUM_PC_DEVf 8809
#define UPI_NUM_PC_VT_CLKSf 8810
#define UPI_NUM_PC_WAIT_CLKSf 8811
#define UPI_SELf 8812
#define UPPERf 8813
#define UPPER_BOUNDf 8814
#define UPPER_BOUNDSf 8815
#define UPSHIFTDCOf 8816
#define URG_PICK_100G_SPACINGf 8817
#define URG_PICK_200G_SPACINGf 8818
#define URG_PICK_400G_SPACINGf 8819
#define URG_PICK_50G_SPACINGf 8820
#define URPF_CHECK_ENf 8821
#define USEC_CLK_CYCLE_TICK_COUNTf 8822
#define USER_CONFIG_FIELDf 8823
#define USER_FIELDf 8824
#define USE_6BIT_STAG_ONLYf 8825
#define USE_CL49_BLOCK_SYNCf 8826
#define USE_CUP_AVERAGEf 8827
#define USE_EXTERNAL_FAULTS_FOR_TXf 8828
#define USE_FIXEDf 8829
#define USE_GSH_ENTROPYf 8830
#define USE_INCR_BYTE_FOR_ESP_TRAIL_PAD_CHKf 8831
#define USE_OUTER_DA_FOR_UMB_CAST_MIBf 8832
#define USE_PORTID_FOR_SVTAG_SC_INDEXf 8833
#define USE_QGROUP_MINf 8834
#define USE_SECTAG_SC_BIT_IN_SCTCAM_KEYf 8835
#define USE_SECY_FOR_SVTAG_SC_INDEXf 8836
#define USE_SVTAG_PKT_TYPEf 8837
#define USE_SW_CNFG_LINKf 8838
#define USE_TYPE_LEN_FIELD_FOR_LLC_SNAP_FIXED_PARSERf 8839
#define UTC_TIMESTAMP_NSECf 8840
#define UTC_TIMESTAMP_SECf 8841
#define UTSf 8842
#define VALf 8843
#define VALIDf 8844
#define VALID0f 8845
#define VALID0_0f 8846
#define VALID0_1f 8847
#define VALID1f 8848
#define VALID1_0f 8849
#define VALID1_1f 8850
#define VALIDATEBYTESMIBIEEEf 8851
#define VALID_0f 8852
#define VALID_1f 8853
#define VALID_BYTES_NEEDED_0f 8854
#define VALID_BYTES_NEEDED_1f 8855
#define VALID_BYTES_NEEDED_2f 8856
#define VALID_BYTES_NEEDED_3f 8857
#define VALID_BYTES_NEEDED_4f 8858
#define VALID_BYTES_NEEDED_5f 8859
#define VALID_BYTES_NEEDED_6f 8860
#define VALID_BYTES_NEEDED_7f 8861
#define VALID_DATAf 8862
#define VALID_EOPf 8863
#define VALID_ICVf 8864
#define VALID_LVT11f 8865
#define VALID_LVT8f 8866
#define VALID_SOPf 8867
#define VALID_SVT11f 8868
#define VALID_SVT8f 8869
#define VALID_ULVT11f 8870
#define VALID_ULVT8f 8871
#define VALID_VERSIONf 8872
#define VALUEf 8873
#define VALUE_0f 8874
#define VALUE_1f 8875
#define VALUE_2f 8876
#define VALUE_3f 8877
#define VALUE_4f 8878
#define VALUE_5f 8879
#define VALUE_6f 8880
#define VALUE_7f 8881
#define VALUE_LOOKUP_HITf 8882
#define VALUE_MASK_1f 8883
#define VDDC_MON_WARNING0_INTR_CLEARf 8884
#define VDDC_MON_WARNING0_INTR_ENABLEf 8885
#define VDDC_MON_WARNING1_INTR_CLEARf 8886
#define VDDC_MON_WARNING1_INTR_ENABLEf 8887
#define VERSION_CONTROLf 8888
#define VHLEN_ID_0f 8889
#define VHLEN_ID_1f 8890
#define VLAN_IDf 8891
#define VLAN_MATCHf 8892
#define VLD_0f 8893
#define VLD_1f 8894
#define VOQ_FAIRNESS_AVG_COUNTf 8895
#define VOQ_FAIRNESS_INST_COUNTf 8896
#define VTEST_SELf 8897
#define VXLANSEC_ENC_PKT_TYPEf 8898
#define VXLANSEC_L3L4_HDR_UPDATEf 8899
#define VXLAN_IPV6_W_UDP_SPTCAM_UDF_PAYLD_SELf 8900
#define WADDRf 8901
#define WAKEUPf 8902
#define WARM_UP_BASE_CNTf 8903
#define WARM_UP_MULT_CNTf 8904
#define WATERMARKf 8905
#define WATERMARK_AGED_OQS_CLEARf 8906
#define WDATAf 8907
#define WDRR_QUANTA_SELECTf 8908
#define WECMP_ENf 8909
#define WEIGHTf 8910
#define WEIGHT0f 8911
#define WEIGHT1f 8912
#define WEIGHTSf 8913
#define WEIGHTS_CLEARf 8914
#define WICENACKf 8915
#define WICENREQf 8916
#define WIDE_COUNTERf 8917
#define WINDOW_SIZEf 8918
#define WORDSWAP_IN_64BIT_SBUSDATAf 8919
#define WORD_CNTRf 8920
#define WRf 8921
#define WRAP_AROUNDf 8922
#define WRED_CONG_NOTIFICATION_RESOLUTION_TABLE_DROPPING_INDEXf 8923
#define WRED_CONG_NOTIFICATION_RESOLUTION_TABLE_MARKING_INDEXf 8924
#define WRED_ELIGIBLEf 8925
#define WRED_ENf 8926
#define WRED_INT_ENf 8927
#define WRED_INT_SETf 8928
#define WRED_INT_STATf 8929
#define WRED_MARK_ELIGIBLEf 8930
#define WRED_MARK_ELIGIBLE_0f 8931
#define WRED_MARK_ELIGIBLE_1f 8932
#define WRED_MARK_ELIGIBLE_2f 8933
#define WRED_MARK_ELIGIBLE_3f 8934
#define WRED_READYf 8935
#define WRED_RESPf 8936
#define WRED_RESPONSIVEf 8937
#define WRED_RESPONSIVE_0f 8938
#define WRED_RESPONSIVE_1f 8939
#define WRED_RESPONSIVE_2f 8940
#define WRED_RESPONSIVE_3f 8941
#define WRENf 8942
#define WRITEf 8943
#define WRITELOCKf 8944
#define WRITE_DURATIONf 8945
#define WRITE_RECEIVEDf 8946
#define WRITE_STARTf 8947
#define WRT0f 8948
#define WR_ADDRf 8949
#define WR_CACHE_LEVELf 8950
#define WR_EP_INTF_CREDITSf 8951
#define WR_IP_INTF_CREDITSf 8952
#define WR_MOR_FAST_SCH_ENf 8953
#define WR_NUMBER_OF_ENTRIESf 8954
#define WR_POINTERf 8955
#define WR_PTRf 8956
#define XFS_HWMEMBASEf 8957
#define XFS_MEMBASEf 8958
#define XFS_MEMINDEXf 8959
#define XFS_MEMTYPEf 8960
#define XFS_REGBASEf 8961
#define XFS_REGINDEXf 8962
#define XFS_RESERVEDf 8963
#define XGMII_IPG_CHECK_DISABLEf 8964
#define XGXS_TEST_MODE_ENf 8965
#define XLMAC_EEE_TIMERS_HIf 8966
#define XLMAC_EEE_TIMERS_LOf 8967
#define XLMAC_PAUSE_CTRL_HIf 8968
#define XLMAC_PAUSE_CTRL_LOf 8969
#define XLMAC_TX_CRC_CORRUPT_CTRL_HIf 8970
#define XLMAC_TX_CRC_CORRUPT_CTRL_LOf 8971
#define XLMAC_TX_CTRL_HIf 8972
#define XLMAC_TX_CTRL_LOf 8973
#define XLMAC_VERSIONf 8974
#define XMAC0_BYPASS_OSTSf 8975
#define XMAC0_RESETf 8976
#define XMIT_START_COUNT_ECC_ENf 8977
#define XMIT_START_COUNT_ENf 8978
#define XOFF_DISABLEf 8979
#define XOFF_REFRESH_TIMEf 8980
#define XOR_SALT_ENABLE_Af 8981
#define XOR_SALT_ENABLE_Bf 8982
#define XOR_SALT_ENABLE_Cf 8983
#define XPN_EXPIRE_THDf 8984
#define XPN_TICKf 8985
#define XPORT0_CORE_PORT_MODEf 8986
#define XPORT0_PHY_PORT_MODEf 8987
#define XPORT_CORE0f 8988
#define YELLOWf 8989
#define YELLOW_RESUMEf 8990
#define YELLOW_RESUME_LIMITf 8991
#define YELLOW_SHARED_LIMITf 8992
#define YELLOW_SP0f 8993
#define YELLOW_SP1f 8994
#define YELLOW_SP2f 8995
#define YELLOW_SP3f 8996
#define ZONE_0_EXTRACT_OFFSET_SIZEf 8997
#define ZONE_0_INDEX_SELf 8998
#define ZONE_0_MATCH_ID_WIDTHf 8999
#define ZONE_0_PROFILE_SELf 9000
#define ZONE_1_EXTRACT_OFFSET_SIZEf 9001
#define ZONE_1_INDEX_SELf 9002
#define ZONE_1_MATCH_ID_WIDTHf 9003
#define ZONE_1_PROFILE_SELf 9004
#define ZONE_2_EXTRACT_OFFSET_SIZEf 9005
#define ZONE_2_INDEX_SELf 9006
#define ZONE_2_MATCH_ID_WIDTHf 9007
#define ZONE_2_PROFILE_SELf 9008
#define ZONE_3_EXTRACT_OFFSET_SIZEf 9009
#define ZONE_3_INDEX_SELf 9010
#define ZONE_3_MATCH_ID_WIDTHf 9011
#define ZONE_3_PROFILE_SELf 9012
#define ZONE_4_EXTRACT_OFFSET_SIZEf 9013
#define ZONE_4_INDEX_SELf 9014
#define ZONE_4_MATCH_ID_WIDTHf 9015
#define ZONE_4_PROFILE_SELf 9016
#define ZONE_DELETEf 9017
#define ZONE_INDEXf 9018
#define BCM56780_A0_FIELD_COUNT 9019


#define CENTRAL_EVICTION_FIFOh 0
#define EGR_COMPOSITES_RAM_WRAPPERh 1
#define EGR_DII_EVENT_FIFO_0h 2
#define EGR_DII_EVENT_FIFO_1h 3
#define EGR_DOI_DPP_OUTPUT_DATA_EVENT_FIFO_0h 4
#define EGR_DOI_DPP_OUTPUT_DATA_EVENT_FIFO_1h 5
#define EGR_DOI_DPP_OUTPUT_EVENT_FIFO_0h 6
#define EGR_DOI_DPP_OUTPUT_EVENT_FIFO_1h 7
#define EGR_DOI_PACKET_BUFFER_0h 8
#define EGR_DOI_PACKET_BUFFER_1h 9
#define EGR_DOI_SLOT_PIPELINE_0h 10
#define EGR_DOI_SLOT_PIPELINE_1h 11
#define EP_INITBUF_RAM_WRAPPERh 12
#define EP_MPB_BUS_0h 13
#define EP_MPB_BUS_1h 14
#define EP_PACKET_DATA_0h 15
#define EP_PACKET_DATA_1h 16
#define FT_LEARN_FIFOh 17
#define FT_NOTIFY_FIFOh 18
#define FT_PT_HWY_FIFOh 19
#define ING_DII_EVENT_FIFO_0h 20
#define ING_DII_EVENT_FIFO_1h 21
#define ING_DOI_CELL_QUEUE_0h 22
#define ING_DOI_CELL_QUEUE_1h 23
#define ING_DOI_DPP_OUTPUT_EVENT_FIFO_0h 24
#define ING_DOI_DPP_OUTPUT_EVENT_FIFO_1h 25
#define ING_DOI_PACKET_BUFFER_0h 26
#define ING_DOI_PACKET_BUFFER_1h 27
#define ING_DOI_SLOT_PIPELINE_0h 28
#define ING_DOI_SLOT_PIPELINE_1h 29
#define PTHRU_EP0_0h 30
#define PTHRU_EP0_1h 31
#define PTHRU_EP1_1_0h 32
#define PTHRU_IP1_0h 33
#define PTHRU_IP1_1h 34
#define PTHRU_IP1_2h 35
#define PTHRU_IP1_3h 36
#define PTHRU_IP5_0h 37
#define PTHRU_IP5_1h 38
#define PTHRU_IP5_2h 39
#define PTHRU_IP8_1_0h 40
#define PTHRU_IP8_1_1h 41
#define PTHRU_IP9_2_0h 42
#define PTHRU_IP9_2_1h 43
#define BCM56780_A0_RMR_COUNT 44


#endif /* BCM56780_A0_ENUM_H */
