
---------- Begin Simulation Statistics ----------
final_tick                                58058193000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 408710                       # Simulator instruction rate (inst/s)
host_mem_usage                                 696824                       # Number of bytes of host memory used
host_op_rate                                   412692                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   244.67                       # Real time elapsed on the host
host_tick_rate                              237289404                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100974283                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058058                       # Number of seconds simulated
sim_ticks                                 58058193000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.600974                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4079767                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4939127                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1464                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            339986                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5092706                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             104014                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          685663                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           581649                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6531283                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  318857                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37159                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100974283                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.161164                       # CPI: cycles per instruction
system.cpu.discardedOps                        882844                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49254780                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40034640                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6298143                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2822059                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.861205                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        116116386                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55524783     54.99%     54.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                 165308      0.16%     55.15% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.15% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.15% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.15% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.15% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.15% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.15% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.15% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.15% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.15% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.15% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.15% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.15% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.15% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.15% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.15% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.15% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.15% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.15% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.15% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.15% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            287265      0.28%     55.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            274345      0.27%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            165229      0.16%     55.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             55379      0.05%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           501356      0.50%     56.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            37039      0.04%     56.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         10988      0.01%     56.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.47% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.47% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.47% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.47% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.47% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.47% # Class of committed instruction
system.cpu.op_class_0::MemRead               37666389     37.30%     93.77% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6286202      6.23%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100974283                       # Class of committed instruction
system.cpu.tickCycles                       113294327                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    34                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5686                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          366                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        63561                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       128644                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  58058193000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2040                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3646                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3646                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2040                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        11372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       363904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  363904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5686                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5686    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5686                       # Request fanout histogram
system.membus.respLayer1.occupancy           30207250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             7185500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  58058193000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             14208                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        59377                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2623                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1555                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            50881                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           50881                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3133                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        11075                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8889                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       184844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                193733                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       368384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      7765312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8133696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            65089                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005715                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.075384                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  64717     99.43%     99.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    372      0.57%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              65089                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          126322000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          92938990                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4700498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  58058193000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 1821                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                57570                       # number of demand (read+write) hits
system.l2.demand_hits::total                    59391                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1821                       # number of overall hits
system.l2.overall_hits::.cpu.data               57570                       # number of overall hits
system.l2.overall_hits::total                   59391                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1312                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4386                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5698                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1312                       # number of overall misses
system.l2.overall_misses::.cpu.data              4386                       # number of overall misses
system.l2.overall_misses::total                  5698                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    100634500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    340071000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        440705500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    100634500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    340071000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       440705500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3133                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            61956                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                65089                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3133                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           61956                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               65089                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.418768                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.070792                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.087542                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.418768                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.070792                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.087542                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76703.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77535.567715                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77343.892594                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76703.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77535.567715                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77343.892594                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  12                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 12                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4376                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5686                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4376                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5686                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     87457000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    295640000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    383097000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     87457000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    295640000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    383097000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.418130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.070631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.087357                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.418130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.070631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.087357                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66761.068702                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67559.414991                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67375.483644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66761.068702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67559.414991                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67375.483644                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        59377                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            59377                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        59377                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        59377                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2564                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2564                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2564                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2564                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             47235                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 47235                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3646                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3646                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    280748000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     280748000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         50881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             50881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.071657                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.071657                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77001.645639                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77001.645639                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3646                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3646                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    244288000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    244288000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.071657                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.071657                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67001.645639                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67001.645639                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1821                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1821                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1312                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1312                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    100634500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    100634500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3133                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3133                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.418768                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.418768                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76703.125000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76703.125000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1310                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1310                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     87457000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     87457000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.418130                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.418130                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66761.068702                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66761.068702                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         10335                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10335                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          740                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             740                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     59323000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     59323000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        11075                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         11075                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.066817                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.066817                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80166.216216                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80166.216216                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          730                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          730                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     51352000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     51352000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.065914                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.065914                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70345.205479                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70345.205479                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  58058193000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5477.890146                       # Cycle average of tags in use
system.l2.tags.total_refs                      128266                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5686                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     22.558213                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1304.167206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4173.722940                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.039800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.127372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.167172                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5686                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5686                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.173523                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1031910                       # Number of tag accesses
system.l2.tags.data_accesses                  1031910                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  58058193000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          83840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         280064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             363904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        83840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         83840                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5686                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1444068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4823850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               6267918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1444068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1444068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1444068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4823850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              6267918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               26273                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5686                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5686                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     42851250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   28430000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               149463750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7536.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26286.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4344                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5686                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    271.165425                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   185.484980                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   275.441612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          344     25.63%     25.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          554     41.28%     66.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          206     15.35%     82.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           45      3.35%     85.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           31      2.31%     87.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           20      1.49%     89.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           15      1.12%     90.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      0.82%     91.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          116      8.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1342                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 363904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  363904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         6.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      6.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8920638000                       # Total gap between requests
system.mem_ctrls.avgGap                    1568877.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        83840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       280064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1444068.367749578319                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4823849.753642866388                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1310                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4376                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     33793000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    115670750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25796.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26432.99                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    76.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5026560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2671680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            19285140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4582755840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1621377540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      20928975840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        27160092600                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.808094                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  54395681500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1938560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1723951500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4555320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2421210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            21312900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4582755840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1650699480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20904283680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        27166028430                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.910333                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  54330969750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1938560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1788663250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     58058193000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  58058193000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17367623                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17367623                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17367623                       # number of overall hits
system.cpu.icache.overall_hits::total        17367623                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3133                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3133                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3133                       # number of overall misses
system.cpu.icache.overall_misses::total          3133                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    127702000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    127702000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    127702000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    127702000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17370756                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17370756                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17370756                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17370756                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000180                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000180                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000180                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000180                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 40760.293648                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40760.293648                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 40760.293648                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40760.293648                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2623                       # number of writebacks
system.cpu.icache.writebacks::total              2623                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3133                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3133                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3133                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3133                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    124569000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    124569000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    124569000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    124569000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000180                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000180                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000180                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000180                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39760.293648                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39760.293648                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39760.293648                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39760.293648                       # average overall mshr miss latency
system.cpu.icache.replacements                   2623                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17367623                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17367623                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3133                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3133                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    127702000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    127702000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17370756                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17370756                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000180                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000180                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 40760.293648                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40760.293648                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3133                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3133                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    124569000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    124569000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000180                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000180                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39760.293648                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39760.293648                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  58058193000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.560866                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17370756                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3133                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5544.448133                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.560866                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995236                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995236                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34744645                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34744645                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  58058193000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  58058193000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  58058193000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43134391                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43134391                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43153666                       # number of overall hits
system.cpu.dcache.overall_hits::total        43153666                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        67009                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          67009                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        67145                       # number of overall misses
system.cpu.dcache.overall_misses::total         67145                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1308833000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1308833000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1308833000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1308833000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43201400                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43201400                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43220811                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43220811                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001551                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001551                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001554                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001554                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19532.197168                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19532.197168                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19492.635341                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19492.635341                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          614                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   122.800000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        59377                       # number of writebacks
system.cpu.dcache.writebacks::total             59377                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5208                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5208                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5208                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5208                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        61801                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        61801                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        61927                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        61927                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1030237000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1030237000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1037520000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1037520000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001431                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001431                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001433                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001433                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16670.231873                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16670.231873                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16753.919938                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16753.919938                       # average overall mshr miss latency
system.cpu.dcache.replacements                  60932                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     36908109                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        36908109                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        11024                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11024                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    191674500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    191674500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     36919133                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36919133                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000299                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000299                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17387.019231                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17387.019231                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          101                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          101                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10923                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10923                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    177210000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    177210000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000296                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000296                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16223.564955                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16223.564955                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6226282                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6226282                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55985                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55985                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1117158500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1117158500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6282267                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6282267                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008912                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008912                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 19954.603912                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19954.603912                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5107                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5107                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        50878                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        50878                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    853027000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    853027000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008099                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008099                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 16766.126813                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16766.126813                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        19275                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         19275                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          136                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          136                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        19411                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        19411                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.007006                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.007006                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      7283000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7283000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.006491                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.006491                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 57801.587302                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 57801.587302                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          990                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          990                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           29                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       538000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       538000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1019                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1019                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.028459                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.028459                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 18551.724138                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 18551.724138                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           29                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       509000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       509000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.028459                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.028459                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 17551.724138                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17551.724138                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1019                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1019                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1019                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1019                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  58058193000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1015.867974                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43217631                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             61956                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            697.553603                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1015.867974                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992059                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992059                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          687                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          295                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          86507654                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         86507654                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  58058193000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  58058193000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
