LSE_CPS_ID_1 "verilog/TinyFPGA_B.v:53[9] 59[2]"
LSE_CPS_ID_2 "verilog/tli4970.v:33[10] 66[6]"
LSE_CPS_ID_3 "verilog/tli4970.v:15[5] 18[8]"
LSE_CPS_ID_4 "verilog/tli4970.v:14[16:27]"
LSE_CPS_ID_5 "verilog/tli4970.v:53[24:39]"
LSE_CPS_ID_6 "verilog/tli4970.v:53[24:39]"
LSE_CPS_ID_7 "verilog/tli4970.v:13[10] 19[6]"
LSE_CPS_ID_8 "verilog/tli4970.v:23[20:53]"
LSE_CPS_ID_9 "verilog/tli4970.v:53[24:39]"
LSE_CPS_ID_10 "verilog/tli4970.v:53[24:39]"
LSE_CPS_ID_11 "verilog/tli4970.v:33[10] 66[6]"
LSE_CPS_ID_12 "verilog/tli4970.v:38[24:39]"
LSE_CPS_ID_13 "verilog/tli4970.v:53[24:39]"
LSE_CPS_ID_14 "verilog/tli4970.v:33[10] 66[6]"
LSE_CPS_ID_15 "verilog/tli4970.v:33[10] 66[6]"
LSE_CPS_ID_16 "verilog/tli4970.v:53[24:39]"
LSE_CPS_ID_17 "verilog/tli4970.v:51[7:17]"
LSE_CPS_ID_18 "verilog/tli4970.v:33[10] 66[6]"
LSE_CPS_ID_19 "verilog/tli4970.v:53[24:39]"
LSE_CPS_ID_20 "verilog/tli4970.v:51[7:17]"
LSE_CPS_ID_21 "verilog/tli4970.v:53[24:39]"
LSE_CPS_ID_22 "verilog/tli4970.v:38[24:39]"
LSE_CPS_ID_23 "verilog/tli4970.v:38[24:39]"
LSE_CPS_ID_24 "verilog/tli4970.v:38[24:39]"
LSE_CPS_ID_25 "verilog/tli4970.v:38[24:39]"
LSE_CPS_ID_26 "verilog/tli4970.v:38[24:39]"
LSE_CPS_ID_27 "verilog/tli4970.v:38[24:39]"
LSE_CPS_ID_28 "verilog/tli4970.v:38[24:39]"
LSE_CPS_ID_29 "verilog/tli4970.v:38[24:39]"
LSE_CPS_ID_30 "verilog/tli4970.v:38[24:39]"
LSE_CPS_ID_31 "verilog/tli4970.v:38[24:39]"
LSE_CPS_ID_32 "verilog/tli4970.v:38[24:39]"
LSE_CPS_ID_33 "verilog/tli4970.v:38[24:39]"
LSE_CPS_ID_34 "verilog/tli4970.v:38[24:39]"
LSE_CPS_ID_35 "verilog/tli4970.v:53[24:39]"
LSE_CPS_ID_36 "verilog/tli4970.v:54[12:26]"
LSE_CPS_ID_37 "verilog/tli4970.v:53[24:39]"
LSE_CPS_ID_38 "verilog/tli4970.v:53[24:39]"
LSE_CPS_ID_39 "verilog/tli4970.v:14[16:27]"
LSE_CPS_ID_40 "verilog/tli4970.v:33[10] 66[6]"
LSE_CPS_ID_41 "verilog/tli4970.v:33[10] 66[6]"
LSE_CPS_ID_42 "verilog/tli4970.v:14[16:27]"
LSE_CPS_ID_43 "verilog/tli4970.v:54[12:26]"
LSE_CPS_ID_44 "verilog/tli4970.v:14[16:27]"
LSE_CPS_ID_45 "verilog/tli4970.v:14[16:27]"
LSE_CPS_ID_46 "verilog/tli4970.v:33[10] 66[6]"
LSE_CPS_ID_47 "verilog/tli4970.v:54[12:26]"
LSE_CPS_ID_48 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_49 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_50 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_51 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_52 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_53 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_54 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_55 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_56 "verilog/TinyFPGA_B.v:45[22:39]"
LSE_CPS_ID_57 "verilog/TinyFPGA_B.v:45[22:39]"
LSE_CPS_ID_58 "verilog/TinyFPGA_B.v:45[22:39]"
LSE_CPS_ID_59 "verilog/TinyFPGA_B.v:45[22:39]"
LSE_CPS_ID_60 "verilog/TinyFPGA_B.v:45[22:39]"
LSE_CPS_ID_61 "verilog/TinyFPGA_B.v:45[22:39]"
LSE_CPS_ID_62 "verilog/TinyFPGA_B.v:45[22:39]"
LSE_CPS_ID_63 "verilog/TinyFPGA_B.v:45[22:39]"
LSE_CPS_ID_64 "verilog/TinyFPGA_B.v:45[22:39]"
LSE_CPS_ID_65 "verilog/TinyFPGA_B.v:45[22:39]"
LSE_CPS_ID_66 "verilog/TinyFPGA_B.v:45[22:39]"
LSE_CPS_ID_67 "verilog/TinyFPGA_B.v:45[22:39]"
LSE_CPS_ID_68 "verilog/TinyFPGA_B.v:45[22:39]"
LSE_CPS_ID_69 "verilog/TinyFPGA_B.v:45[22:39]"
LSE_CPS_ID_70 "verilog/TinyFPGA_B.v:45[22:39]"
LSE_CPS_ID_71 "verilog/TinyFPGA_B.v:45[22:39]"
LSE_CPS_ID_72 "verilog/TinyFPGA_B.v:45[22:39]"
LSE_CPS_ID_73 "verilog/TinyFPGA_B.v:45[22:39]"
LSE_CPS_ID_74 "verilog/TinyFPGA_B.v:45[22:39]"
LSE_CPS_ID_75 "verilog/TinyFPGA_B.v:45[22:39]"
LSE_CPS_ID_76 "verilog/TinyFPGA_B.v:45[22:39]"
LSE_CPS_ID_77 "verilog/TinyFPGA_B.v:45[22:39]"
LSE_CPS_ID_78 "verilog/TinyFPGA_B.v:45[22:39]"
LSE_CPS_ID_79 "verilog/TinyFPGA_B.v:45[22:39]"
LSE_CPS_ID_80 "verilog/TinyFPGA_B.v:45[22:39]"
LSE_CPS_ID_81 "verilog/TinyFPGA_B.v:45[22:39]"
LSE_CPS_ID_82 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_83 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_84 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_85 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_86 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_87 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_88 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_89 "verilog/TinyFPGA_B.v:3[9:12]"
LSE_CPS_ID_90 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
