local: https://raw.githubusercontent.com/pine64/OpenPineBuds/533d01aee617f24dfe9cda124fbb20b6efbe2f73/platform/hal/hal_phyif.c
remote: https://raw.githubusercontent.com/OneDeuxTriSeiGo/device_soc_bestechnic/c0502a1345f2f5b7ffc7f38b5374be0fcb42a487/bes2600/liteos_m/sdk/bsp/platform/hal/hal_phyif.c
diff -sw local remote
---

1c1,5
< /***************************************************************************
---
> /*
>  * Copyright (c) 2021 Bestechnic (Shanghai) Co., Ltd. All rights reserved.
>  * Licensed under the Apache License, Version 2.0 (the "License");
>  * you may not use this file except in compliance with the License.
>  * You may obtain a copy of the License at
3,4c7
<  * Copyright 2015-2019 BES.
<  * All rights reserved. All unpublished rights reserved.
---
>  *     http://www.apache.org/licenses/LICENSE-2.0
6,15c9,14
<  * No part of this work may be used or reproduced in any form or by any
<  * means, or stored in a database or retrieval system, without prior written
<  * permission of BES.
<  *
<  * Use of this work is governed by a license granted by BES.
<  * This work contains confidential and proprietary information of
<  * BES. which is protected by copyright, trade secret,
<  * trademark and other intellectual property rights.
<  *
<  ****************************************************************************/
---
>  * Unless required by applicable law or agreed to in writing, software
>  * distributed under the License is distributed on an "AS IS" BASIS,
>  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
>  * See the License for the specific language governing permissions and
>  * limitations under the License.
>  */
23a23,34
> #if defined(CHIP_BEST2003) || defined(CHIP_BEST2002)
> #define PHY_SPI_TX_BITS                 27
> #define PHY_SPI_RX_BITS                 27
> #define PHY_READ_CMD(r)                 ((1 << 26) | (((r) & 0x3FF) << 16))
> #define PHY_WRITE_CMD(r, v)             ((((r) & 0x3FF) << 16) | ((v) & 0xFFFF))
> #define PHY_READ_VAL(v)                 ((v) & 0xFFFF)
> 
> #define SPIPHY_REG_CS(r)                ((r) >> 12)
> #define SPIPHY_REG_OFFSET(r)            ((r) & 0x3FF)
> #else
> #define PHY_SPI_TX_BITS                 25
> #define PHY_SPI_RX_BITS                 25
30a42
> #endif
41,42c53,54
<     .tx_bits = 25,
<     .rx_bits = 25,
---
>     .tx_bits = PHY_SPI_TX_BITS,
>     .rx_bits = PHY_SPI_RX_BITS,
