# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" \
"../../../../lab_6.srcs/sources_1/imports/new/mux.v" \
"../../../../lab_6.srcs/sources_1/new/train_fsm.v" \
"../../../../lab_6.srcs/sim_1/new/trains_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
