{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/740-US20210134366(Pending) (Done on website already).pdf"}, "page_content": "US 2021/0134366 Al\n\nPatent Application Publication\n\nas \u2018Old\n\nPatent Application Publication\n\nMay 6 , 2021 Sheet 8 of 9\n\nUS 2021/0134366 A1\n\nMLS\n\n128\n\n( 127 : 01\n\n( 127 : 64 )\n\n163 : 01\n\nD\n\nD\n\ntunningham ( 63:01\n\n( 127 : 641\n\n64\n\n163 : 01\n\nD - CAM | 127 : 04 )\n\nblock\n\nD - CAM block\n\nD - CAM block\n\nD - CAM block\n\n15:01\n\ngro 15:01\n\n6\n\n6\n\n6\n\n( 116 )\n\n( 11 : 6\n\nFIG.6\n\n602\n\nSw maghan ( 11:01\n\n602\n\n602\n\n602\n\n128\n\nTCAM\n\n( 128x12 ) Mis\n\n600\n\n\n\nMay 6, 2021 Sheet 8 of 9\n\nUS 2021/0134366 Al\n\nPatent Application Publication\n\nC09\n\nPatent Application Publication\n\nMay 6 , 2021 Sheet 9 of 9\n\nUS 2021/0134366 A1\n\nMLS\n\n708\n\n702\n\nAND ing\n\nStage 2 Registers\n\nPipeline\n\nFFS\n\nLUT - FF pair\n\nFIG . 7\n\nDCAM\n\nblocks )\n\nStage 1\n\n704\n\nD - TCAM ( Cascaded / Parallel\n\n706\n\nSK\n\n700\n\nMay 6, 2021 Sheet 90f9\n\nUS 2021/0134366 Al\n\nPatent Application Publication\n\nb0/ z0/ 904 802 Hed 44-11 \u4e86 \u5165 LFisypolq NWNV2q 19lEJed7/pa9p9SE \u5f15\n\nL\u00b0Old\n\nMay 6 , 2021\n\nUS 2021/0134366 A1\n\n1\n\n[ 0013 ]\n\nIn an embodiment of the first aspect , the memory\n\nELECTRONIC MEMORY DEVICE AND A\n\nelement has a distributed random - access memory ( RAM )\n\nMETHOD OF MANIPULATING THE\n\nELECTRONIC MEMORY DEVICE\n\nstructure .\n\n[ 0014 ]\n\nIn an embodiment of the first aspect , the distributed\n\nTECHNICAL FIELD\n\nRAM structure comprises a plurality of LUTRAM each\n\nincludes the plurality of LUTs in each of the slices in the\n\n[ 0001 ] The present invention relates to an electronic\n\nFPGA device .\n\nmemory device and a method for manipulating the elec\n\ntronic memory device , and particularly , although not exclu\n\n[ 0015 ]\n\nIn an embodiment of the first aspect , each of the\n\nsively , to an efficient ternary content - addressable memory .\n\nplurality of LUTRAM is a column memory of N cells and\n\nmay operate as an N - bit RAM .\n\nBACKGROUND\n\n[ 0016 ]\n\nIn an embodiment of the first aspect , the plurality\n\nof basic memory blocks combine to form a ternary content\n\n[ 0002 ]\n\nElectronic data may be stored in electronic memory", "type": "Document"}}