FMC,NUCODEGENFMCIspEnBoolean,0,FMC->ISPCTL,0x4000c000 + 0x00,FMC_ISPCTL_ISPEN_Msk,0x1 << 0,0,0
FMC,NUCODEGENFMCIspEnBoolean,1,FMC->ISPCTL,0x4000c000 + 0x00,FMC_ISPCTL_ISPEN_Msk,0x1 << 0,FMC_ISPCTL_ISPEN_Msk,0x1 << 0,IP_BASE,0x4000C000,FMC->ISPCTL,0x00
FMC,NUCODEGENFMCApromMEnBoolean,0,FMC->ISPCTL,0x4000c000 + 0x00,FMC_ISPCTL_APUEN_Msk,0x1 << 3,0,0
FMC,NUCODEGENFMCApromMEnBoolean,1,FMC->ISPCTL,0x4000c000 + 0x00,FMC_ISPCTL_APUEN_Msk,0x1 << 3,FMC_ISPCTL_APUEN_Msk,0x1 << 3
FMC,NUCODEGENFMCLdromEnBoolean,0,FMC->ISPCTL,0x4000c000 + 0x00,FMC_ISPCTL_LDUEN_Msk,0x1 << 5,0,0
FMC,NUCODEGENFMCLdromEnBoolean,1,FMC->ISPCTL,0x4000c000 + 0x00,FMC_ISPCTL_LDUEN_Msk,0x1 << 5,FMC_ISPCTL_LDUEN_Msk,0x1 << 5
FMC,NUCODEGENFMCConfigEnBoolean,0,FMC->ISPCTL,0x4000c000 + 0x00,FMC_ISPCTL_CFGUEN_Msk,0x1 << 4,0,0
FMC,NUCODEGENFMCConfigEnBoolean,1,FMC->ISPCTL,0x4000c000 + 0x00,FMC_ISPCTL_CFGUEN_Msk,0x1 << 4,FMC_ISPCTL_CFGUEN_Msk,0x1 << 4
FMC,0
LCD,UseLCDFRateInteger,20,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_FREQDIV_Msk,0x3ff << 8,0x0,0x3bf << 8,960
LCD,UseLCDFRateInteger,40,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_FREQDIV_Msk,0x3ff << 8,0x7f00,0x1DF << 8,480
LCD,UseLCDFRateInteger,60,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_FREQDIV_Msk,0x3ff << 8,0xff00,0x13F << 8,320
LCD,UseLCDFRateInteger,80,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_FREQDIV_Msk,0x3ff << 8,0x1ff00,0xEF << 8,240
LCD,UseLCDFRateInteger,100,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_FREQDIV_Msk,0x3ff << 8,0x3ff00,0xBF << 8,192
LCD,UseLCDDUTYSelect,LCD_COM_DUTY_1_1,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_DUTY_Msk,0x7 << 2,LCD_COM_DUTY_1_1,0 << 2,Duty 1
LCD,UseLCDDUTYSelect,LCD_COM_DUTY_1_2,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_DUTY_Msk,0x7 << 2,LCD_COM_DUTY_1_2,1 << 2,Duty 2
LCD,UseLCDDUTYSelect,LCD_COM_DUTY_1_3,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_DUTY_Msk,0x7 << 2,LCD_COM_DUTY_1_3,2 << 2,Duty 3
LCD,UseLCDDUTYSelect,LCD_COM_DUTY_1_4,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_DUTY_Msk,0x7 << 2,LCD_COM_DUTY_1_4,3 << 2,Duty 4
LCD,UseLCDDUTYSelect,LCD_COM_DUTY_1_5,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_DUTY_Msk,0x7 << 2,LCD_COM_DUTY_1_5,4 << 2,Duty 5
LCD,UseLCDDUTYSelect,LCD_COM_DUTY_1_6,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_DUTY_Msk,0x7 << 2,LCD_COM_DUTY_1_6,5 << 2,Duty 6
LCD,UseLCDDUTYSelect,LCD_COM_DUTY_1_7,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_DUTY_Msk,0x7 << 2,LCD_COM_DUTY_1_7,6 << 2,Duty 7
LCD,UseLCDDUTYSelect,LCD_COM_DUTY_1_8,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_DUTY_Msk,0x7 << 2,LCD_COM_DUTY_1_8,7 << 2,Duty 8
LCD,UseLCDBIASSelect,LCD_BIAS_LV_1_2,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_BIAS_Msk,0x3 << 0,LCD_BIAS_LV_1_2,1 << 0,BIAS 1/2
LCD,UseLCDBIASSelect,LCD_BIAS_LV_1_3,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_BIAS_Msk,0x3 << 0,LCD_BIAS_LV_1_3,2 << 0,BIAS 1/3
LCD,UseLCDBIASSelect,LCD_BIAS_LV_1_4,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_BIAS_Msk,0x3 << 0,LCD_BIAS_LV_1_4,3 << 0,BIAS 1/4
LCD,UseLCDWAVTYPEBoolean,LCD_WAVEFORM_TYPE_A_NORMAL,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_TYPE_Msk|LCD_PCTL_INV_Msk,0x3 << 5,LCD_WAVEFORM_TYPE_A_NORMAL,0 << 5,Type A
LCD,UseLCDWAVTYPEBoolean,LCD_WAVEFORM_TYPE_B_NORMAL,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_TYPE_Msk|LCD_PCTL_INV_Msk,0x3 << 5,LCD_WAVEFORM_TYPE_B_NORMAL,1 << 5,Type B
LCD,UseLCDWAVTYPEBoolean,LCD_WAVEFORM_TYPE_A_INVERSE,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_TYPE_Msk|LCD_PCTL_INV_Msk,0x3 << 5,LCD_WAVEFORM_TYPE_A_INVERSE,2 << 5,Type A with inverse
LCD,UseLCDWAVTYPEBoolean,LCD_WAVEFORM_TYPE_B_INVERSE,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_TYPE_Msk|LCD_PCTL_INV_Msk,0x3 << 5,LCD_WAVEFORM_TYPE_B_INVERSE,3 << 5,Type B with inverse
LCD,UseLCDBLINKBoolean,0,LCD->FCTL,0x400bb000 + 0x08,LCD_FCTL_BLINK_Msk,0x1 << 0,0x0,0 << 0,Disable Blinking
LCD,UseLCDBLINKBoolean,1,LCD->FCTL,0x400bb000 + 0x08,LCD_FCTL_BLINK_Msk,0x1 << 0,0x1,1 << 0,Enable Blinking
LCD,UseLCDFCVInteger,1,LCD->FCTL,0x400bb000 + 0x08,LCD_FCTL_FCV_Msk,0x3ff << 8,0x0,0x0 << 8,Frame count 0
LCD,UseLCDFCVInteger,128,LCD->FCTL,0x400bb000 + 0x08,LCD_FCTL_FCV_Msk,0x3ff << 8,0x7F00,0x7f << 8,Frame count 127
LCD,UseLCDFCVInteger,256,LCD->FCTL,0x400bb000 + 0x08,LCD_FCTL_FCV_Msk,0x3ff << 8,0xFF00,0xff << 8,Frame count 255
LCD,UseLCDFCVInteger,512,LCD->FCTL,0x400bb000 + 0x08,LCD_FCTL_FCV_Msk,0x3ff << 8,0x1FF00,0x1ff << 8,Frame count 511
LCD,UseLCDFCVInteger,768,LCD->FCTL,0x400bb000 + 0x08,LCD_FCTL_FCV_Msk,0x3ff << 8,0x2fF00,0x2ff << 8,Frame count 767
LCD,UseLCDFCVInteger,1024,LCD->FCTL,0x400bb000 + 0x08,LCD_FCTL_FCV_Msk,0x3ff << 8,0x3FF00,0x3ff << 8,Frame count 1023
LCD,UseLCDPORRadio,LCD_VOLTAGE_SOURCE_VLCD,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_VSRC_Msk,0x3 << 0,LCD_VOLTAGE_SOURCE_VLCD,0x0 << 0,VLCD pin
LCD,UseLCDPORRadio,LCD_VOLTAGE_SOURCE_AVDD,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_VSRC_Msk,0x3 << 0,LCD_VOLTAGE_SOURCE_AVDD,0x1 << 0,AVDD
LCD,UseLCDPORRadio,LCD_VOLTAGE_SOURCE_CP,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_VSRC_Msk,0x3 << 0,LCD_VOLTAGE_SOURCE_CP,0x2 << 0,Charge Pump
LCD,UseLCDCPVSelect,LCD_CP_VOLTAGE_LV_0,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_VSEL_Msk,0xf << 18,LCD_CP_VOLTAGE_LV_0,0x0 << 18,CP voltage 0
LCD,UseLCDCPVSelect,LCD_CP_VOLTAGE_LV_1,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_VSEL_Msk,0xf << 18,LCD_CP_VOLTAGE_LV_1,0x1 << 18,CP voltage 1
LCD,UseLCDCPVSelect,LCD_CP_VOLTAGE_LV_2,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_VSEL_Msk,0xf << 18,LCD_CP_VOLTAGE_LV_2,0x2 << 18,CP voltage 2
LCD,UseLCDCPVSelect,LCD_CP_VOLTAGE_LV_3,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_VSEL_Msk,0xf << 18,LCD_CP_VOLTAGE_LV_3,0x3 << 18,CP voltage 3
LCD,UseLCDCPVSelect,LCD_CP_VOLTAGE_LV_4,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_VSEL_Msk,0xf << 18,LCD_CP_VOLTAGE_LV_4,0x4 << 18,CP voltage 4
LCD,UseLCDCPVSelect,LCD_CP_VOLTAGE_LV_5,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_VSEL_Msk,0xf << 18,LCD_CP_VOLTAGE_LV_5,0x5 << 18,CP voltage 5
LCD,UseLCDCPVSelect,LCD_CP_VOLTAGE_LV_6,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_VSEL_Msk,0xf << 18,LCD_CP_VOLTAGE_LV_6,0x6 << 18,CP voltage 6
LCD,UseLCDCPVSelect,LCD_CP_VOLTAGE_LV_7,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_VSEL_Msk,0xf << 18,LCD_CP_VOLTAGE_LV_7,0x7 << 18,CP voltage 7
LCD,UseLCDCPVSelect,LCD_CP_VOLTAGE_LV_8,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_VSEL_Msk,0xf << 18,LCD_CP_VOLTAGE_LV_8,0x8 << 18,CP voltage 8
LCD,UseLCDCPVSelect,LCD_CP_VOLTAGE_LV_9,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_VSEL_Msk,0xf << 18,LCD_CP_VOLTAGE_LV_9,0x9 << 18,CP voltage 9
LCD,UseLCDCPVSelect,LCD_CP_VOLTAGE_LV_10,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_VSEL_Msk,0xf << 18,LCD_CP_VOLTAGE_LV_10,0xA << 18,CP voltage 10
LCD,UseLCDCPVSelect,LCD_CP_VOLTAGE_LV_11,LCD->PCTL,0x400bb000 + 0x04,LCD_PCTL_VSEL_Msk,0xf << 18,LCD_CP_VOLTAGE_LV_11,0xB << 18,CP voltage 11
LCD,UseLCDDRIVEMODEBoolean,LCD_LOW_DRIVING_AND_BUF_OFF,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_RESMODE_Msk|LCD_DCTL_BUFEN_Msk|LCD_DCTL_PSVEN_Msk,0x7 << 2,LCD_LOW_DRIVING_AND_BUF_OFF,0x0 << 2,Disable Res
LCD,UseLCDDRIVEMODEBoolean,LCD_HIGH_DRIVING_AND_BUF_OFF,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_RESMODE_Msk|LCD_DCTL_BUFEN_Msk|LCD_DCTL_PSVEN_Msk,0x7 << 2,LCD_HIGH_DRIVING_AND_BUF_OFF,0x1 << 2,Enable Res
LCD,UseLCDDRIVEMODEBoolean,LCD_LOW_DRIVING_AND_BUF_ON,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_RESMODE_Msk|LCD_DCTL_BUFEN_Msk|LCD_DCTL_PSVEN_Msk,0x7 << 2,LCD_LOW_DRIVING_AND_BUF_ON,0x2 << 2
LCD,UseLCDDRIVEMODEBoolean,LCD_HIGH_DRIVING_AND_BUF_OFF_AND_PWR_SAVING,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_RESMODE_Msk|LCD_DCTL_BUFEN_Msk|LCD_DCTL_PSVEN_Msk,0x7 << 2,LCD_HIGH_DRIVING_AND_BUF_OFF_AND_PWR_SAVING,0x5 << 2
LCD,UseLCDDRIVEMODEBoolean,LCD_LOW_DRIVING_AND_BUF_ON_AND_PWR_SAVING,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_RESMODE_Msk|LCD_DCTL_BUFEN_Msk|LCD_DCTL_PSVEN_Msk,0x7 << 2,LCD_LOW_DRIVING_AND_BUF_ON_AND_PWR_SAVING,0x6 << 2
LCD,UseLCDNFTInteger,Hidden
LCD,UseLCDNFNInteger,Hidden
LCD,UseLCDPSTRBoolean,0,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVREV_Msk,0x1 << 5,0x0,0x0 << 5,Disable Reverse
LCD,UseLCDPSTRBoolean,LCD_PWR_SAVING_NORMAL_MODE,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVREV_Msk,0x1 << 5,LCD_PWR_SAVING_NORMAL_MODE,0x1 << 5,Enable Reverse
LCD,UseLCDPSVT1Integer,1,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT1_Msk,0xF << 8,0x0,0x0 << 8,0
LCD,UseLCDPSVT1Integer,2,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT1_Msk,0xF << 8,0x100,0x1 << 8,0
LCD,UseLCDPSVT1Integer,3,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT1_Msk,0xF << 8,0x200,0x2 << 8,0
LCD,UseLCDPSVT1Integer,4,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT1_Msk,0xF << 8,0x300,0x3 << 8,0
LCD,UseLCDPSVT1Integer,5,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT1_Msk,0xF << 8,0x400,0x4 << 8,0
LCD,UseLCDPSVT1Integer,6,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT1_Msk,0xF << 8,0x500,0x5 << 8,0
LCD,UseLCDPSVT1Integer,7,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT1_Msk,0xF << 8,0x600,0x6 << 8,0
LCD,UseLCDPSVT1Integer,8,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT1_Msk,0xF << 8,0x700,0x7 << 8,0
LCD,UseLCDPSVT1Integer,9,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT1_Msk,0xF << 8,0x800,0x8 << 8,0
LCD,UseLCDPSVT1Integer,10,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT1_Msk,0xF << 8,0x900,0x9 << 8,0
LCD,UseLCDPSVT1Integer,11,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT1_Msk,0xF << 8,0xA00,0xA << 8,0
LCD,UseLCDPSVT1Integer,12,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT1_Msk,0xF << 8,0xB00,0xB << 8,0
LCD,UseLCDPSVT1Integer,13,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT1_Msk,0xF << 8,0xC00,0xC << 8,0
LCD,UseLCDPSVT1Integer,14,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT1_Msk,0xF << 8,0xD00,0xD << 8,0
LCD,UseLCDPSVT1Integer,15,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT1_Msk,0xF << 8,0xE00,0xE << 8,0
LCD,UseLCDPSVT1Integer,16,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT1_Msk,0xF << 8,0xF00,0xF << 8,0
LCD,UseLCDPSVT2Integer,1,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT2_Msk,0xF << 12,0x0,0x0 << 12,0
LCD,UseLCDPSVT2Integer,2,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT2_Msk,0xF << 12,0x1000,0x1 << 12,0
LCD,UseLCDPSVT2Integer,3,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT2_Msk,0xF << 12,0x2000,0x2 << 12,0
LCD,UseLCDPSVT2Integer,4,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT2_Msk,0xF << 12,0x3000,0x3 << 12,0
LCD,UseLCDPSVT2Integer,5,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT2_Msk,0xF << 12,0x4000,0x4 << 12,0
LCD,UseLCDPSVT2Integer,6,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT2_Msk,0xF << 12,0x5000,0x5 << 12,0
LCD,UseLCDPSVT2Integer,7,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT2_Msk,0xF << 12,0x6000,0x6 << 12,0
LCD,UseLCDPSVT2Integer,8,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT2_Msk,0xF << 12,0x7000,0x7 << 12,0
LCD,UseLCDPSVT2Integer,9,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT2_Msk,0xF << 12,0x8000,0x8 << 12,0
LCD,UseLCDPSVT2Integer,10,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT2_Msk,0xF << 12,0x9000,0x9 << 12,0
LCD,UseLCDPSVT2Integer,11,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT2_Msk,0xF << 12,0xA000,0xA << 12,0
LCD,UseLCDPSVT2Integer,12,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT2_Msk,0xF << 12,0xB000,0xB << 12,0
LCD,UseLCDPSVT2Integer,13,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT2_Msk,0xF << 12,0xC000,0xC << 12,0
LCD,UseLCDPSVT2Integer,14,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT2_Msk,0xF << 12,0xD000,0xD << 12,0
LCD,UseLCDPSVT2Integer,15,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT2_Msk,0xF << 12,0xE000,0xE << 12,0
LCD,UseLCDPSVT2Integer,16,LCD->DCTL,0x400bb000 + 0x0c,LCD_DCTL_PSVT2_Msk,0xF << 12,0xF000,0xF << 12,0
LCD,UseLCDFEINTBoolean,0,LCD->INTEN,0x400bb000 + 0x18,LCD_INTEN_FCEND_Msk,0 << 0,0x0,0 << 0
LCD,UseLCDFEINTBoolean,1,LCD->INTEN,0x400bb000 + 0x18,LCD_INTEN_FCEND_Msk,1 << 0,0x1,1 << 0
LCD,UseLCDFCINTBoolean,0,LCD->INTEN,0x400bb000 + 0x18,LCD_INTEN_FEND_Msk,0 << 1,0x0,0 << 1
LCD,UseLCDFCINTBoolean,2,LCD->INTEN,0x400bb000 + 0x18,LCD_INTEN_FEND_Msk,1 << 1,0x2,1 << 1
LCD,UseLCDCPINTBoolean,0,LCD->INTEN,0x400bb000 + 0x18,LCD_INTEN_CTOUT_Msk,0 << 2,0x0,0 << 2
LCD,UseLCDCPINTBoolean,4,LCD->INTEN,0x400bb000 + 0x18,LCD_INTEN_CTOUT_Msk,1 << 2,0x4,1 << 2
LCD,UseLCD8OPSelect,0,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL8_Msk,0x1 << 0,0,0 << 0
LCD,UseLCD8OPSelect,LCD_OUTPUT_SEL8_SEG43_TO_COM4,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL8_Msk,0x1 << 0,0x1,1 << 0
LCD,UseLCD9OPSelect,0,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL9_Msk,0x1 << 1,0,0 << 1
LCD,UseLCD9OPSelect,LCD_OUTPUT_SEL9_SEG42_TO_COM5,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL9_Msk,0x1 << 1,0x2,1 << 1
LCD,UseLCD10OPSelect,0,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL10_Msk,0x1 << 2,0,0 << 2
LCD,UseLCD10OPSelect,LCD_OUTPUT_SEL10_SEG20_TO_COM0,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL10_Msk,0x1 << 2,0x4,1 << 2
LCD,UseLCD11OPSelect,0,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL11_Msk,0x1 << 3,0,0 << 3
LCD,UseLCD11OPSelect,1LCD_OUTPUT_SEL11_SEG19_TO_COM1,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL11_Msk,0x1 << 3,0x8,1 << 3
LCD,UseLCD12OPSelect,0,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL12_Msk,0x1 << 4,0,0 << 4
LCD,UseLCD12OPSelect,LCD_OUTPUT_SEL12_SEG18_TO_COM2,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL12_Msk,0x1 << 4,0x10,1 << 4
LCD,UseLCD13OPSelect,0,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL13_Msk,0x1 << 5,0,0 << 5
LCD,UseLCD13OPSelect,LCD_OUTPUT_SEL13_SEG17_TO_COM3,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL13_Msk,0x1 << 5,0x20,1 << 5
LCD,UseLCD14OPSelect,0,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL14_Msk,0x1 << 6,0,0 << 6
LCD,UseLCD14OPSelect,LCD_OUTPUT_SEL14_SEG41_TO_COM6,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL14_Msk,0x1 << 6,0x40,1 << 6
LCD,UseLCD15OPSelect,0,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL15_Msk,0x1 << 7,0,0 << 7
LCD,UseLCD15OPSelect,LCD_OUTPUT_SEL15_SEG40_TO_COM7,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL15_Msk,0x1 << 7,0x80,1 << 7
LCD,UseLCD24OPSelect,0,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL24_Msk,0x1 << 8,0,0 << 8
LCD,UseLCD24OPSelect,LCD_OUTPUT_SEL24_SEG31_TO_COM4,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL24_Msk,0x1 << 8,0x100,1 << 8
LCD,UseLCD25OPSelect,0,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL25_Msk,0x1 << 9,0,0 << 9
LCD,UseLCD25OPSelect,LCD_OUTPUT_SEL25_SEG30_TO_COM5,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL25_Msk,0x1 << 9,0x200,1 << 9
LCD,UseLCD26OPSelect,0,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL26_Msk,0x1 << 10,0,0 << 10
LCD,UseLCD26OPSelect,LCD_OUTPUT_SEL26_SEG29_TO_COM6,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL26_Msk,0x1 << 10,0x400,1 << 10
LCD,UseLCD27OPSelect,0,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL27_Msk,0x1 << 11,0,0 << 11
LCD,UseLCD27OPSelect,LCD_OUTPUT_SEL27_SEG28_TO_COM7,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL27_Msk,0x1 << 11,0x800,1 << 11
LCD,UseLCD28OPSelect,0,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL28_Msk,0x1 << 12,0,0 << 12
LCD,UseLCD28OPSelect,LCD_OUTPUT_SEL28_SEG27_TO_COM2,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL28_Msk,0x1 << 12,0x1000,1 << 12
LCD,UseLCD29OPSelect,0,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL29_Msk,0x1 << 13,0,0 << 13
LCD,UseLCD29OPSelect,LCD_OUTPUT_SEL29_SEG16_TO_COM3,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL29_Msk,0x1 << 13,0x2000,1 << 13
LCD,UseLCD35OPSelect,0,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL35_Msk,0x3 << 14,0,0 << 14
LCD,UseLCD35OPSelect,LCD_OUTPUT_SEL35_COM4_TO_SEG20,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL35_Msk,0x3 << 14,0x4000,1 << 14
LCD,UseLCD35OPSelect,LCD_OUTPUT_SEL35_COM4_TO_SEG47,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL35_Msk,0x3 << 14,0x8000,2 << 14
LCD,UseLCD36OPSelect,0,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL36_Msk,0x3 << 16,0,0 << 16
LCD,UseLCD36OPSelect,LCD_OUTPUT_SEL36_COM5_TO_SEG19,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL36_Msk,0x3 << 16,0x10000,1 << 16
LCD,UseLCD36OPSelect,LCD_OUTPUT_SEL36_COM5_TO_SEG46,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL36_Msk,0x3 << 16,0x20000,2 << 16
LCD,UseLCD37OPSelect,0,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL37_Msk,0x3 << 18,0,0 << 18
LCD,UseLCD37OPSelect,LCD_OUTPUT_SEL37_COM6_TO_SEG18,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL37_Msk,0x3 << 18,0x40000,1 << 18
LCD,UseLCD37OPSelect,LCD_OUTPUT_SEL37_COM6_TO_SEG45,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL37_Msk,0x3 << 18,0x80000,2 << 18
LCD,UseLCD38OPSelect,0,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL38_Msk,0x3 << 20,0,0 << 20
LCD,UseLCD38OPSelect,LCD_OUTPUT_SEL38_COM7_TO_SEG17,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL38_Msk,0x3 << 20,0x100000,1 << 20
LCD,UseLCD38OPSelect,LCD_OUTPUT_SEL38_COM7_TO_SEG44,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL38_Msk,0x3 << 20,0x200000,2 << 20
LCD,UseLCD41OPSelect,0,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL41_Msk,0x1 << 22,0,0 << 22
LCD,UseLCD41OPSelect,LCD_OUTPUT_SEL41_SEG14_TO_COM0,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL41_Msk,0x1 << 22,0x400000,1 << 22
LCD,UseLCD42OPSelect,0,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL42_Msk,0x1 << 23,0,0 << 23
LCD,UseLCD42OPSelect,LCD_OUTPUT_SEL42_SEG13_TO_COM1,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL42_Msk,0x1 << 23,0x800000,1 << 23
LCD,UseLCD47OPSelect,0,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL47_Msk,0x1 << 24,0,0 << 24
LCD,UseLCD47OPSelect,LCD_OUTPUT_SEL47_SEG8_TO_LCD_V1,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL47_Msk,0x1 << 24,0x1000000,1 << 24
LCD,UseLCD48OPSelect,0,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL48_Msk,0x1 << 25,0,0 << 25
LCD,UseLCD48OPSelect,LCD_OUTPUT_SEL48_SEG7_TO_LCD_V2,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL48_Msk,0x1 << 25,0x2000000,1 << 25
LCD,UseLCD49OPSelect,0,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL49_Msk,0x1 << 26,0,0 << 26
LCD,UseLCD49OPSelect,LCD_OUTPUT_SEL49_SEG6_TO_LCD_V3,LCD->OCTL,0x400bb000 + 0x10,LCD_OCTL_SEL49_Msk,0x1 << 26,0x4000000,1 << 26
EADC,UseEADCSM0ENBoolean,Sample module 0 enable
EADC,UseEADCSM0ChSelect,0,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_CHSEL_Msk,0xf << 0,0,0,channel 0
EADC,UseEADCSM0ChSelect,1,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_CHSEL_Msk,0xf << 0,1,1,channel 1
EADC,UseEADCSM0ChSelect,2,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_CHSEL_Msk,0xf << 0,2,2,channel 2
EADC,UseEADCSM0ChSelect,3,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_CHSEL_Msk,0xf << 0,3,3,channel 3
EADC,UseEADCSM0ChSelect,4,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_CHSEL_Msk,0xf << 0,4,4,channel 4
EADC,UseEADCSM0ChSelect,5,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_CHSEL_Msk,0xf << 0,5,5,channel 5
EADC,UseEADCSM0ChSelect,6,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_CHSEL_Msk,0xf << 0,6,6,channel 6
EADC,UseEADCSM0ChSelect,7,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_CHSEL_Msk,0xf << 0,7,7,channel 7
EADC,UseEADCSM0ChSelect,8,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_CHSEL_Msk,0xf << 0,8,8,channel 8
EADC,UseEADCSM0ChSelect,9,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_CHSEL_Msk,0xf << 0,9,9,channel 9
EADC,UseEADCSM0ChSelect,10,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_CHSEL_Msk,0xf << 0,10,10,channel 10
EADC,UseEADCSM0ChSelect,11,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_CHSEL_Msk,0xf << 0,11,11,channel 11
EADC,UseEADCSM0ChSelect,12,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_CHSEL_Msk,0xf << 0,12,12,channel 12
EADC,UseEADCSM0ChSelect,13,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_CHSEL_Msk,0xf << 0,13,13,channel 13
EADC,UseEADCSM0ChSelect,14,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_CHSEL_Msk,0xf << 0,14,14,channel 14
EADC,UseEADCSM0ChSelect,15,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_CHSEL_Msk,0xf << 0,15,15,channel 15
EADC,UseEADCSM0TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0,0,software trigger
EADC,UseEADCSM0TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM0TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM0TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM0TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM0TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM0TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM0TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM0TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x2 << 16,0x2 << 16,aint0 trigger
EADC,UseEADCSM0TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x3 << 16,0x3 << 16,aint1 trigger
EADC,UseEADCSM0TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x4 << 16,0x4 << 16,timer0 trigger
EADC,UseEADCSM0TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x5 << 16,0x5 << 16,timer1 trigger
EADC,UseEADCSM0TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x6 << 16,0x6 << 16,timer2 trigger
EADC,UseEADCSM0TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x7 << 16,0x7 << 16,timer3 trigger
EADC,UseEADCSM0TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x8 << 16,0x8 << 16,pwm0 0 trigger
EADC,UseEADCSM0TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x9 << 16,0x9 << 16,pwm0 1 trigger
EADC,UseEADCSM0TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xA << 16,0xA << 16,pwm0 2 trigger
EADC,UseEADCSM0TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xB << 16,0xB << 16,pwm0 3 trigger
EADC,UseEADCSM0TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xC << 16,0xC << 16,pwm0 4 trigger
EADC,UseEADCSM0TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xD << 16,0xD << 16,pwm0 5 trigger
EADC,UseEADCSM0TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xE << 16,0xE << 16,pwm1 0 trigger
EADC,UseEADCSM0TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xF << 16,0xF << 16,pwm1 1 trigger
EADC,UseEADCSM0TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x10 << 16,0x10 << 16,pwm1 2 trigger
EADC,UseEADCSM0TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x11 << 16,0x11 << 16,pwm1 3 trigger
EADC,UseEADCSM0TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x12 << 16,0x12 << 16,pwm1 4 trigger
EADC,UseEADCSM0TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x13 << 16,0x13 << 16,pwm1 5 trigger
EADC,UseEADCSM0TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x14 << 16,0x14 << 16,bpwm0 trigger
EADC,UseEADCSM0TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x15 << 16,0x15 << 16,bpwm1 trigger
EADC,UseEADCSM0TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM0TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM0ADVBoolean,0,Advanced disable
EADC,UseEADCSM0ADVBoolean,1,Advanced enable
EADC,UseEADCSM0TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_1,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0,0,trigger delay div 1
EADC,UseEADCSM0TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_2,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x40,0x40,trigger delay div 2
EADC,UseEADCSM0TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_4,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x80,0x80,trigger delay div 4
EADC,UseEADCSM0TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_16,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0xC0,0xC0,trigger delay div 16
EADC,UseEADCSM0TdInteger,0,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0,0,trigger delay cnt 0 (min)
EADC,UseEADCSM0TdInteger,16,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x1000,0x1000,trigger delay cnt 16
EADC,UseEADCSM0TdInteger,32,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x2000,0x2000,trigger delay cnt 32
EADC,UseEADCSM0TdInteger,64,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x4000,0x4000,trigger delay cnt 64
EADC,UseEADCSM0TdInteger,128,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x8000,0x8000,trigger delay cnt 128
EADC,UseEADCSM0TdInteger,255,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0xFF00,0xFF00,trigger delay cnt 255 (max)
EADC,UseEADCSM0EsInteger,0,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0,0,extend sample time 0 (min)
EADC,UseEADCSM0EsInteger,16,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x10000000,0x10000000,extend sample time 16
EADC,UseEADCSM0EsInteger,32,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x20000000,0x20000000,extend sample time 32
EADC,UseEADCSM0EsInteger,64,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x40000000,0x40000000,extend sample time 64
EADC,UseEADCSM0EsInteger,128,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x80000000,0x80000000,extend sample time 128
EADC,UseEADCSM0EsInteger,255,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0xFF000000,0xFF000000,extend sample time 255 (max)
EADC,UseEADCSM0DINTMultipleSelect,0x1,EADC->INTSRC[0],0x40043000 + 0xD0,0x1 << 0,0x1 << 0,0x1 << 0,0x1 << 0,interrupt 0 enable
EADC,UseEADCSM0DINTMultipleSelect,0x2,EADC->INTSRC[1],0x40043000 + 0xD4,0x1 << 0,0x1 << 0,0x1 << 0,0x1 << 0,interrupt 1 enable
EADC,UseEADCSM0DINTMultipleSelect,0x4,EADC->INTSRC[2],0x40043000 + 0xD8,0x1 << 0,0x1 << 0,0x1 << 0,0x1 << 0,interrupt 2 enable
EADC,UseEADCSM0DINTMultipleSelect,0x8,EADC->INTSRC[3],0x40043000 + 0xDC,0x1 << 0,0x1 << 0,0x1 << 0,0x1 << 0,interrupt 3 enable
EADC,UseEADCSM0IpRadio,0,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_INTPOS_Msk,0x1 << 22,0,0,int end conversion
EADC,UseEADCSM0IpRadio,1,EADC->SCTL[0],0x40043000 + 0x80,EADC_SCTL_INTPOS_Msk,0x1 << 22,EADC_SCTL_INTPOS_Msk,0x1 << 22,int start conversion
EADC,UseEADCSM0PDMAENBoolean,1,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 0,0x1 << 0,0x1 << 0,0x1 << 0,pdma enable
EADC,UseEADCSM0PDMAENBoolean,0,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 0,0x1 << 0,0,0,pdma disable
EADC,UseEADCSM0ALIGNBoolean,0,EADC->MCTL1[0],0x40043000 + 0x140,EADC_MCTL1_ALIGN_Msk,0x1 << 0,0,0,left algin disable
EADC,UseEADCSM0ALIGNBoolean,1,EADC->MCTL1[0],0x40043000 + 0x140,EADC_MCTL1_ALIGN_Msk,0x1 << 0,EADC_MCTL1_ALIGN_Msk,0x1 << 0,left align enable
EADC,UseEADCSM0MODERadio,0,mode select for UI
EADC,UseEADCSM0MODERadio,1,EADC->MCTL1[0],0x40043000 + 0x140,EADC_MCTL1_AVG_Msk,0x1 << 1,0x00,0x00,mode select for UI
EADC,UseEADCSM0MODERadio,2,EADC->MCTL1[0],0x40043000 + 0x140,EADC_MCTL1_AVG_Msk,0x1 << 1,0x02,0x02,mode select for UI
EADC,UseEADCSM0ACCUSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[0],0x40043000 + 0x140,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM0ACCUSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[0],0x40043000 + 0x140,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM0ACCUSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[0],0x40043000 + 0x140,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM0ACCUSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[0],0x40043000 + 0x140,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM0ACCUSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[0],0x40043000 + 0x140,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM0ACCUSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[0],0x40043000 + 0x140,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM0ACCUSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[0],0x40043000 + 0x140,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM0ACCUSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[0],0x40043000 + 0x140,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM0ACCUSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[0],0x40043000 + 0x140,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM0AVGSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[0],0x40043000 + 0x140,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM0AVGSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[0],0x40043000 + 0x140,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM0AVGSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[0],0x40043000 + 0x140,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM0AVGSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[0],0x40043000 + 0x140,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM0AVGSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[0],0x40043000 + 0x140,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM0AVGSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[0],0x40043000 + 0x140,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM0AVGSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[0],0x40043000 + 0x140,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM0AVGSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[0],0x40043000 + 0x140,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM0AVGSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[0],0x40043000 + 0x140,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM1ENBoolean,Sample module 1enable
EADC,UseEADCSM1ChSelect,0,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_CHSEL_Msk,0xf << 0,0,0,channel 0
EADC,UseEADCSM1ChSelect,1,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_CHSEL_Msk,0xf << 0,1,1,channel 1
EADC,UseEADCSM1ChSelect,2,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_CHSEL_Msk,0xf << 0,2,2,channel 2
EADC,UseEADCSM1ChSelect,3,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_CHSEL_Msk,0xf << 0,3,3,channel 3
EADC,UseEADCSM1ChSelect,4,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_CHSEL_Msk,0xf << 0,4,4,channel 4
EADC,UseEADCSM1ChSelect,5,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_CHSEL_Msk,0xf << 0,5,5,channel 5
EADC,UseEADCSM1ChSelect,6,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_CHSEL_Msk,0xf << 0,6,6,channel 6
EADC,UseEADCSM1ChSelect,7,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_CHSEL_Msk,0xf << 0,7,7,channel 7
EADC,UseEADCSM1ChSelect,8,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_CHSEL_Msk,0xf << 0,8,8,channel 8
EADC,UseEADCSM1ChSelect,9,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_CHSEL_Msk,0xf << 0,9,9,channel 9
EADC,UseEADCSM1ChSelect,10,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_CHSEL_Msk,0xf << 0,10,10,channel 10
EADC,UseEADCSM1ChSelect,11,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_CHSEL_Msk,0xf << 0,11,11,channel 11
EADC,UseEADCSM1ChSelect,12,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_CHSEL_Msk,0xf << 0,12,12,channel 12
EADC,UseEADCSM1ChSelect,13,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_CHSEL_Msk,0xf << 0,13,13,channel 13
EADC,UseEADCSM1ChSelect,14,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_CHSEL_Msk,0xf << 0,14,14,channel 14
EADC,UseEADCSM1ChSelect,15,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_CHSEL_Msk,0xf << 0,15,15,channel 15
EADC,UseEADCSM1TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0,0,software trigger
EADC,UseEADCSM1TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM1TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM1TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM1TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM1TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM1TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM1TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM1TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x2 << 16,0x2 << 16,aint0 trigger
EADC,UseEADCSM1TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x3 << 16,0x3 << 16,aint1 trigger
EADC,UseEADCSM1TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x4 << 16,0x4 << 16,timer0 trigger
EADC,UseEADCSM1TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x5 << 16,0x5 << 16,timer1 trigger
EADC,UseEADCSM1TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x6 << 16,0x6 << 16,timer2 trigger
EADC,UseEADCSM1TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x7 << 16,0x7 << 16,timer3 trigger
EADC,UseEADCSM1TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x8 << 16,0x8 << 16,pwm0 0 trigger
EADC,UseEADCSM1TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x9 << 16,0x9 << 16,pwm0 1 trigger
EADC,UseEADCSM1TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xA << 16,0xA << 16,pwm0 2 trigger
EADC,UseEADCSM1TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xB << 16,0xB << 16,pwm0 3 trigger
EADC,UseEADCSM1TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xC << 16,0xC << 16,pwm0 4 trigger
EADC,UseEADCSM1TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xD << 16,0xD << 16,pwm0 5 trigger
EADC,UseEADCSM1TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xE << 16,0xE << 16,pwm1 0 trigger
EADC,UseEADCSM1TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xF << 16,0xF << 16,pwm1 1 trigger
EADC,UseEADCSM1TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x10 << 16,0x10 << 16,pwm1 2 trigger
EADC,UseEADCSM1TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x11 << 16,0x11 << 16,pwm1 3 trigger
EADC,UseEADCSM1TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x12 << 16,0x12 << 16,pwm1 4 trigger
EADC,UseEADCSM1TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x13 << 16,0x13 << 16,pwm1 5 trigger
EADC,UseEADCSM1TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x14 << 16,0x14 << 16,bpwm0 trigger
EADC,UseEADCSM1TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x15 << 16,0x15 << 16,bpwm1 trigger
EADC,UseEADCSM1TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM1TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM1ADVBoolean,0,Advanced disable
EADC,UseEADCSM1ADVBoolean,1,Advanced enable
EADC,UseEADCSM1TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_1,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0,0,trigger delay div 1
EADC,UseEADCSM1TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_2,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x40,0x40,trigger delay div 2
EADC,UseEADCSM1TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_4,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x80,0x80,trigger delay div 4
EADC,UseEADCSM1TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_16,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0xC0,0xC0,trigger delay div 16
EADC,UseEADCSM1TdInteger,0,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0,0,trigger delay cnt 0 (min)
EADC,UseEADCSM1TdInteger,16,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x1000,0x1000,trigger delay cnt 16
EADC,UseEADCSM1TdInteger,32,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x2000,0x2000,trigger delay cnt 32
EADC,UseEADCSM1TdInteger,64,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x4000,0x4000,trigger delay cnt 64
EADC,UseEADCSM1TdInteger,128,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x8000,0x8000,trigger delay cnt 128
EADC,UseEADCSM1TdInteger,255,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0xFF00,0xFF00,trigger delay cnt 255 (max)
EADC,UseEADCSM1EsInteger,0,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0,0,extend sample time 0 (min)
EADC,UseEADCSM1EsInteger,16,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x10000000,0x10000000,extend sample time 16
EADC,UseEADCSM1EsInteger,32,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x20000000,0x20000000,extend sample time 32
EADC,UseEADCSM1EsInteger,64,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x40000000,0x40000000,extend sample time 64
EADC,UseEADCSM1EsInteger,128,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x80000000,0x80000000,extend sample time 128
EADC,UseEADCSM1EsInteger,255,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0xFF000000,0xFF000000,extend sample time 255 (max)
EADC,UseEADCSM1DINTMultipleSelect,0x1,EADC->INTSRC[0],0x40043000 + 0xD0,0x1 << 1,0x1 << 1,0x1 << 1,0x1 << 1,interrupt 0 enable
EADC,UseEADCSM1DINTMultipleSelect,0x2,EADC->INTSRC[1],0x40043000 + 0xD4,0x1 << 1,0x1 << 1,0x1 << 1,0x1 << 1,interrupt 1 enable
EADC,UseEADCSM1DINTMultipleSelect,0x4,EADC->INTSRC[2],0x40043000 + 0xD8,0x1 << 1,0x1 << 1,0x1 << 1,0x1 << 1,interrupt 2 enable
EADC,UseEADCSM1DINTMultipleSelect,0x8,EADC->INTSRC[3],0x40043000 + 0xDC,0x1 << 1,0x1 << 1,0x1 << 1,0x1 << 1,interrupt 3 enable
EADC,UseEADCSM1IpRadio,0,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_INTPOS_Msk,0x1 << 22,0,0,int end conversion
EADC,UseEADCSM1IpRadio,1,EADC->SCTL[1],0x40043000 + 0x84,EADC_SCTL_INTPOS_Msk,0x1 << 22,EADC_SCTL_INTPOS_Msk,0x1 << 22,int start conversion
EADC,UseEADCSM1PDMAENBoolean,1,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 1,0x1 << 1,0x1 << 1,0x1 << 1,pdma enable
EADC,UseEADCSM1PDMAENBoolean,0,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 1,0x1 << 1,0,0,pdma disable
EADC,UseEADCSM1ALIGNBoolean,0,EADC->MCTL1[1],0x40043000 + 0x144,EADC_MCTL1_ALIGN_Msk,0x1 << 0,0,0,left algin disable
EADC,UseEADCSM1ALIGNBoolean,1,EADC->MCTL1[1],0x40043000 + 0x144,EADC_MCTL1_ALIGN_Msk,0x1 << 0,EADC_MCTL1_ALIGN_Msk,0x1 << 0,left align enable
EADC,UseEADCSM1MODERadio,0,mode select for UI
EADC,UseEADCSM1MODERadio,1,EADC->MCTL1[1],0x40043000 + 0x144,EADC_MCTL1_AVG_Msk,0x1 << 1,0x00,0x00,mode select for UI
EADC,UseEADCSM1MODERadio,2,EADC->MCTL1[1],0x40043000 + 0x144,EADC_MCTL1_AVG_Msk,0x1 << 1,0x02,0x02,mode select for UI
EADC,UseEADCSM1ACCUSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[1],0x40043000 + 0x144,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM1ACCUSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[1],0x40043000 + 0x144,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM1ACCUSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[1],0x40043000 + 0x144,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM1ACCUSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[1],0x40043000 + 0x144,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM1ACCUSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[1],0x40043000 + 0x144,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM1ACCUSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[1],0x40043000 + 0x144,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM1ACCUSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[1],0x40043000 + 0x144,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM1ACCUSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[1],0x40043000 + 0x144,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM1ACCUSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[1],0x40043000 + 0x144,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM1AVGSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[1],0x40043000 + 0x144,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM1AVGSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[1],0x40043000 + 0x144,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM1AVGSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[1],0x40043000 + 0x144,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM1AVGSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[1],0x40043000 + 0x144,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM1AVGSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[1],0x40043000 + 0x144,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM1AVGSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[1],0x40043000 + 0x144,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM1AVGSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[1],0x40043000 + 0x144,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM1AVGSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[1],0x40043000 + 0x144,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM1AVGSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[1],0x40043000 + 0x144,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM2ENBoolean,Sample module 2enable
EADC,UseEADCSM2ChSelect,0,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_CHSEL_Msk,0xf << 0,0,0,channel 0
EADC,UseEADCSM2ChSelect,1,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_CHSEL_Msk,0xf << 0,1,1,channel 1
EADC,UseEADCSM2ChSelect,2,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_CHSEL_Msk,0xf << 0,2,2,channel 2
EADC,UseEADCSM2ChSelect,3,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_CHSEL_Msk,0xf << 0,3,3,channel 3
EADC,UseEADCSM2ChSelect,4,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_CHSEL_Msk,0xf << 0,4,4,channel 4
EADC,UseEADCSM2ChSelect,5,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_CHSEL_Msk,0xf << 0,5,5,channel 5
EADC,UseEADCSM2ChSelect,6,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_CHSEL_Msk,0xf << 0,6,6,channel 6
EADC,UseEADCSM2ChSelect,7,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_CHSEL_Msk,0xf << 0,7,7,channel 7
EADC,UseEADCSM2ChSelect,8,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_CHSEL_Msk,0xf << 0,8,8,channel 8
EADC,UseEADCSM2ChSelect,9,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_CHSEL_Msk,0xf << 0,9,9,channel 9
EADC,UseEADCSM2ChSelect,10,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_CHSEL_Msk,0xf << 0,10,10,channel 10
EADC,UseEADCSM2ChSelect,11,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_CHSEL_Msk,0xf << 0,11,11,channel 11
EADC,UseEADCSM2ChSelect,12,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_CHSEL_Msk,0xf << 0,12,12,channel 12
EADC,UseEADCSM2ChSelect,13,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_CHSEL_Msk,0xf << 0,13,13,channel 13
EADC,UseEADCSM2ChSelect,14,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_CHSEL_Msk,0xf << 0,14,14,channel 14
EADC,UseEADCSM2ChSelect,15,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_CHSEL_Msk,0xf << 0,15,15,channel 15
EADC,UseEADCSM2TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0,0,software trigger
EADC,UseEADCSM2TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM2TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM2TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM2TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM2TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM2TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM2TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM2TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x2 << 16,0x2 << 16,aint0 trigger
EADC,UseEADCSM2TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x3 << 16,0x3 << 16,aint1 trigger
EADC,UseEADCSM2TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x4 << 16,0x4 << 16,timer0 trigger
EADC,UseEADCSM2TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x5 << 16,0x5 << 16,timer1 trigger
EADC,UseEADCSM2TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x6 << 16,0x6 << 16,timer2 trigger
EADC,UseEADCSM2TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x7 << 16,0x7 << 16,timer3 trigger
EADC,UseEADCSM2TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x8 << 16,0x8 << 16,pwm0 0 trigger
EADC,UseEADCSM2TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x9 << 16,0x9 << 16,pwm0 1 trigger
EADC,UseEADCSM2TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xA << 16,0xA << 16,pwm0 2 trigger
EADC,UseEADCSM2TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xB << 16,0xB << 16,pwm0 3 trigger
EADC,UseEADCSM2TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xC << 16,0xC << 16,pwm0 4 trigger
EADC,UseEADCSM2TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xD << 16,0xD << 16,pwm0 5 trigger
EADC,UseEADCSM2TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xE << 16,0xE << 16,pwm1 0 trigger
EADC,UseEADCSM2TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xF << 16,0xF << 16,pwm1 1 trigger
EADC,UseEADCSM2TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x10 << 16,0x10 << 16,pwm1 2 trigger
EADC,UseEADCSM2TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x11 << 16,0x11 << 16,pwm1 3 trigger
EADC,UseEADCSM2TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x12 << 16,0x12 << 16,pwm1 4 trigger
EADC,UseEADCSM2TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x13 << 16,0x13 << 16,pwm1 5 trigger
EADC,UseEADCSM2TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x14 << 16,0x14 << 16,bpwm0 trigger
EADC,UseEADCSM2TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x15 << 16,0x15 << 16,bpwm1 trigger
EADC,UseEADCSM2TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM2TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM2ADVBoolean,0,Advanced disable
EADC,UseEADCSM2ADVBoolean,1,Advanced enable
EADC,UseEADCSM2TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_1,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0,0,trigger delay div 1
EADC,UseEADCSM2TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_2,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x40,0x40,trigger delay div 2
EADC,UseEADCSM2TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_4,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x80,0x80,trigger delay div 4
EADC,UseEADCSM2TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_16,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0xC0,0xC0,trigger delay div 16
EADC,UseEADCSM2TdInteger,0,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0,0,trigger delay cnt 0 (min)
EADC,UseEADCSM2TdInteger,16,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x1000,0x1000,trigger delay cnt 16
EADC,UseEADCSM2TdInteger,32,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x2000,0x2000,trigger delay cnt 32
EADC,UseEADCSM2TdInteger,64,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x4000,0x4000,trigger delay cnt 64
EADC,UseEADCSM2TdInteger,128,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x8000,0x8000,trigger delay cnt 128
EADC,UseEADCSM2TdInteger,255,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0xFF00,0xFF00,trigger delay cnt 255 (max)
EADC,UseEADCSM2EsInteger,0,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0,0,extend sample time 0 (min)
EADC,UseEADCSM2EsInteger,16,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x10000000,0x10000000,extend sample time 16
EADC,UseEADCSM2EsInteger,32,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x20000000,0x20000000,extend sample time 32
EADC,UseEADCSM2EsInteger,64,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x40000000,0x40000000,extend sample time 64
EADC,UseEADCSM2EsInteger,128,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x80000000,0x80000000,extend sample time 128
EADC,UseEADCSM2EsInteger,255,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0xFF000000,0xFF000000,extend sample time 255 (max)
EADC,UseEADCSM2DINTMultipleSelect,0x1,EADC->INTSRC[0],0x40043000 + 0xD0,0x1 << 2,0x1 << 2,0x1 << 2,0x1 << 2,interrupt 0 enable
EADC,UseEADCSM2DINTMultipleSelect,0x2,EADC->INTSRC[1],0x40043000 + 0xD4,0x1 << 2,0x1 << 2,0x1 << 2,0x1 << 2,interrupt 1 enable
EADC,UseEADCSM2DINTMultipleSelect,0x4,EADC->INTSRC[2],0x40043000 + 0xD8,0x1 << 2,0x1 << 2,0x1 << 2,0x1 << 2,interrupt 2 enable
EADC,UseEADCSM2DINTMultipleSelect,0x8,EADC->INTSRC[3],0x40043000 + 0xDC,0x1 << 2,0x1 << 2,0x1 << 2,0x1 << 2,interrupt 3 enable
EADC,UseEADCSM2IpRadio,0,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_INTPOS_Msk,0x1 << 22,0,0,int end conversion
EADC,UseEADCSM2IpRadio,1,EADC->SCTL[2],0x40043000 + 0x88,EADC_SCTL_INTPOS_Msk,0x1 << 22,EADC_SCTL_INTPOS_Msk,0x1 << 22,int start conversion
EADC,UseEADCSM2PDMAENBoolean,1,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 2,0x1 << 2,0x1 << 2,0x1 << 2,pdma enable
EADC,UseEADCSM2PDMAENBoolean,0,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 2,0x1 << 2,0,0,pdma disable
EADC,UseEADCSM2ALIGNBoolean,0,EADC->MCTL1[2],0x40043000 + 0x148,EADC_MCTL1_ALIGN_Msk,0x1 << 0,0,0,left algin disable
EADC,UseEADCSM2ALIGNBoolean,1,EADC->MCTL1[2],0x40043000 + 0x148,EADC_MCTL1_ALIGN_Msk,0x1 << 0,EADC_MCTL1_ALIGN_Msk,0x1 << 0,left align enable
EADC,UseEADCSM2MODERadio,0,mode select for UI
EADC,UseEADCSM2MODERadio,1,EADC->MCTL1[2],0x40043000 + 0x148,EADC_MCTL1_AVG_Msk,0x1 << 1,0x00,0x00,mode select for UI
EADC,UseEADCSM2MODERadio,2,EADC->MCTL1[2],0x40043000 + 0x148,EADC_MCTL1_AVG_Msk,0x1 << 1,0x02,0x02,mode select for UI
EADC,UseEADCSM2ACCUSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[2],0x40043000 + 0x148,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM2ACCUSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[2],0x40043000 + 0x148,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM2ACCUSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[2],0x40043000 + 0x148,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM2ACCUSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[2],0x40043000 + 0x148,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM2ACCUSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[2],0x40043000 + 0x148,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM2ACCUSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[2],0x40043000 + 0x148,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM2ACCUSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[2],0x40043000 + 0x148,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM2ACCUSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[2],0x40043000 + 0x148,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM2ACCUSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[2],0x40043000 + 0x148,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM2AVGSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[2],0x40043000 + 0x148,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM2AVGSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[2],0x40043000 + 0x148,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM2AVGSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[2],0x40043000 + 0x148,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM2AVGSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[2],0x40043000 + 0x148,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM2AVGSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[2],0x40043000 + 0x148,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM2AVGSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[2],0x40043000 + 0x148,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM2AVGSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[2],0x40043000 + 0x148,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM2AVGSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[2],0x40043000 + 0x148,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM2AVGSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[2],0x40043000 + 0x148,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM3ENBoolean,Sample module 3enable
EADC,UseEADCSM3ChSelect,0,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_CHSEL_Msk,0xf << 0,0,0,channel 0
EADC,UseEADCSM3ChSelect,1,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_CHSEL_Msk,0xf << 0,1,1,channel 1
EADC,UseEADCSM3ChSelect,2,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_CHSEL_Msk,0xf << 0,2,2,channel 2
EADC,UseEADCSM3ChSelect,3,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_CHSEL_Msk,0xf << 0,3,3,channel 3
EADC,UseEADCSM3ChSelect,4,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_CHSEL_Msk,0xf << 0,4,4,channel 4
EADC,UseEADCSM3ChSelect,5,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_CHSEL_Msk,0xf << 0,5,5,channel 5
EADC,UseEADCSM3ChSelect,6,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_CHSEL_Msk,0xf << 0,6,6,channel 6
EADC,UseEADCSM3ChSelect,7,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_CHSEL_Msk,0xf << 0,7,7,channel 7
EADC,UseEADCSM3ChSelect,8,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_CHSEL_Msk,0xf << 0,8,8,channel 8
EADC,UseEADCSM3ChSelect,9,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_CHSEL_Msk,0xf << 0,9,9,channel 9
EADC,UseEADCSM3ChSelect,10,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_CHSEL_Msk,0xf << 0,10,10,channel 10
EADC,UseEADCSM3ChSelect,11,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_CHSEL_Msk,0xf << 0,11,11,channel 11
EADC,UseEADCSM3ChSelect,12,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_CHSEL_Msk,0xf << 0,12,12,channel 12
EADC,UseEADCSM3ChSelect,13,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_CHSEL_Msk,0xf << 0,13,13,channel 13
EADC,UseEADCSM3ChSelect,14,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_CHSEL_Msk,0xf << 0,14,14,channel 14
EADC,UseEADCSM3ChSelect,15,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_CHSEL_Msk,0xf << 0,15,15,channel 15
EADC,UseEADCSM3TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0,0,software trigger
EADC,UseEADCSM3TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM3TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM3TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM3TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM3TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM3TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM3TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM3TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x2 << 16,0x2 << 16,aint0 trigger
EADC,UseEADCSM3TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x3 << 16,0x3 << 16,aint1 trigger
EADC,UseEADCSM3TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x4 << 16,0x4 << 16,timer0 trigger
EADC,UseEADCSM3TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x5 << 16,0x5 << 16,timer1 trigger
EADC,UseEADCSM3TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x6 << 16,0x6 << 16,timer2 trigger
EADC,UseEADCSM3TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x7 << 16,0x7 << 16,timer3 trigger
EADC,UseEADCSM3TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x8 << 16,0x8 << 16,pwm0 0 trigger
EADC,UseEADCSM3TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x9 << 16,0x9 << 16,pwm0 1 trigger
EADC,UseEADCSM3TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xA << 16,0xA << 16,pwm0 2 trigger
EADC,UseEADCSM3TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xB << 16,0xB << 16,pwm0 3 trigger
EADC,UseEADCSM3TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xC << 16,0xC << 16,pwm0 4 trigger
EADC,UseEADCSM3TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xD << 16,0xD << 16,pwm0 5 trigger
EADC,UseEADCSM3TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xE << 16,0xE << 16,pwm1 0 trigger
EADC,UseEADCSM3TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xF << 16,0xF << 16,pwm1 1 trigger
EADC,UseEADCSM3TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x10 << 16,0x10 << 16,pwm1 2 trigger
EADC,UseEADCSM3TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x11 << 16,0x11 << 16,pwm1 3 trigger
EADC,UseEADCSM3TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x12 << 16,0x12 << 16,pwm1 4 trigger
EADC,UseEADCSM3TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x13 << 16,0x13 << 16,pwm1 5 trigger
EADC,UseEADCSM3TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x14 << 16,0x14 << 16,bpwm0 trigger
EADC,UseEADCSM3TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x15 << 16,0x15 << 16,bpwm1 trigger
EADC,UseEADCSM3TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM3TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM3ADVBoolean,0,Advanced disable
EADC,UseEADCSM3ADVBoolean,1,Advanced enable
EADC,UseEADCSM3TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_1,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0,0,trigger delay div 1
EADC,UseEADCSM3TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_2,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x40,0x40,trigger delay div 2
EADC,UseEADCSM3TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_4,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x80,0x80,trigger delay div 4
EADC,UseEADCSM3TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_16,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0xC0,0xC0,trigger delay div 16
EADC,UseEADCSM3TdInteger,0,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0,0,trigger delay cnt 0 (min)
EADC,UseEADCSM3TdInteger,16,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x1000,0x1000,trigger delay cnt 16
EADC,UseEADCSM3TdInteger,32,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x2000,0x2000,trigger delay cnt 32
EADC,UseEADCSM3TdInteger,64,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x4000,0x4000,trigger delay cnt 64
EADC,UseEADCSM3TdInteger,128,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x8000,0x8000,trigger delay cnt 128
EADC,UseEADCSM3TdInteger,255,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0xFF00,0xFF00,trigger delay cnt 255 (max)
EADC,UseEADCSM3EsInteger,0,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0,0,extend sample time 0 (min)
EADC,UseEADCSM3EsInteger,16,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x10000000,0x10000000,extend sample time 16
EADC,UseEADCSM3EsInteger,32,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x20000000,0x20000000,extend sample time 32
EADC,UseEADCSM3EsInteger,64,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x40000000,0x40000000,extend sample time 64
EADC,UseEADCSM3EsInteger,128,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x80000000,0x80000000,extend sample time 128
EADC,UseEADCSM3EsInteger,255,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0xFF000000,0xFF000000,extend sample time 255 (max)
EADC,UseEADCSM3DINTMultipleSelect,0x1,EADC->INTSRC[0],0x40043000 + 0xD0,0x1 << 3,0x1 << 3,0x1 << 3,0x1 << 3,interrupt 0 enable
EADC,UseEADCSM3DINTMultipleSelect,0x2,EADC->INTSRC[1],0x40043000 + 0xD4,0x1 << 3,0x1 << 3,0x1 << 3,0x1 << 3,interrupt 1 enable
EADC,UseEADCSM3DINTMultipleSelect,0x4,EADC->INTSRC[2],0x40043000 + 0xD8,0x1 << 3,0x1 << 3,0x1 << 3,0x1 << 3,interrupt 2 enable
EADC,UseEADCSM3DINTMultipleSelect,0x8,EADC->INTSRC[3],0x40043000 + 0xDC,0x1 << 3,0x1 << 3,0x1 << 3,0x1 << 3,interrupt 3 enable
EADC,UseEADCSM3IpRadio,0,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_INTPOS_Msk,0x1 << 22,0,0,int end conversion
EADC,UseEADCSM3IpRadio,1,EADC->SCTL[3],0x40043000 + 0x8C,EADC_SCTL_INTPOS_Msk,0x1 << 22,EADC_SCTL_INTPOS_Msk,0x1 << 22,int start conversion
EADC,UseEADCSM3PDMAENBoolean,1,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 3,0x1 << 3,0x1 << 3,0x1 << 3,pdma enable
EADC,UseEADCSM3PDMAENBoolean,0,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 3,0x1 << 3,0,0,pdma disable
EADC,UseEADCSM3ALIGNBoolean,0,EADC->MCTL1[3],0x40043000 + 0x14C,EADC_MCTL1_ALIGN_Msk,0x1 << 0,0,0,left algin disable
EADC,UseEADCSM3ALIGNBoolean,1,EADC->MCTL1[3],0x40043000 + 0x14C,EADC_MCTL1_ALIGN_Msk,0x1 << 0,EADC_MCTL1_ALIGN_Msk,0x1 << 0,left align enable
EADC,UseEADCSM3MODERadio,0,mode select for UI
EADC,UseEADCSM3MODERadio,1,EADC->MCTL1[3],0x40043000 + 0x14C,EADC_MCTL1_AVG_Msk,0x1 << 1,0x00,0x00,mode select for UI
EADC,UseEADCSM3MODERadio,2,EADC->MCTL1[3],0x40043000 + 0x14C,EADC_MCTL1_AVG_Msk,0x1 << 1,0x02,0x02,mode select for UI
EADC,UseEADCSM3ACCUSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[3],0x40043000 + 0x14C,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM3ACCUSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[3],0x40043000 + 0x14C,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM3ACCUSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[3],0x40043000 + 0x14C,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM3ACCUSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[3],0x40043000 + 0x14C,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM3ACCUSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[3],0x40043000 + 0x14C,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM3ACCUSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[3],0x40043000 + 0x14C,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM3ACCUSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[3],0x40043000 + 0x14C,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM3ACCUSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[3],0x40043000 + 0x14C,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM3ACCUSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[3],0x40043000 + 0x14C,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM3AVGSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[3],0x40043000 + 0x14C,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM3AVGSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[3],0x40043000 + 0x14C,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM3AVGSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[3],0x40043000 + 0x14C,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM3AVGSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[3],0x40043000 + 0x14C,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM3AVGSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[3],0x40043000 + 0x14C,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM3AVGSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[3],0x40043000 + 0x14C,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM3AVGSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[3],0x40043000 + 0x14C,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM3AVGSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[3],0x40043000 + 0x14C,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM3AVGSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[3],0x40043000 + 0x14C,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM4ENBoolean,Sample module 4 enable
EADC,UseEADCSM4ChSelect,0,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_CHSEL_Msk,0xf << 0,0,0,channel 0
EADC,UseEADCSM4ChSelect,1,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_CHSEL_Msk,0xf << 0,1,1,channel 1
EADC,UseEADCSM4ChSelect,2,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_CHSEL_Msk,0xf << 0,2,2,channel 2
EADC,UseEADCSM4ChSelect,3,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_CHSEL_Msk,0xf << 0,3,3,channel 3
EADC,UseEADCSM4ChSelect,4,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_CHSEL_Msk,0xf << 0,4,4,channel 4
EADC,UseEADCSM4ChSelect,5,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_CHSEL_Msk,0xf << 0,5,5,channel 5
EADC,UseEADCSM4ChSelect,6,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_CHSEL_Msk,0xf << 0,6,6,channel 6
EADC,UseEADCSM4ChSelect,7,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_CHSEL_Msk,0xf << 0,7,7,channel 7
EADC,UseEADCSM4ChSelect,8,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_CHSEL_Msk,0xf << 0,8,8,channel 8
EADC,UseEADCSM4ChSelect,9,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_CHSEL_Msk,0xf << 0,9,9,channel 9
EADC,UseEADCSM4ChSelect,10,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_CHSEL_Msk,0xf << 0,10,10,channel 10
EADC,UseEADCSM4ChSelect,11,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_CHSEL_Msk,0xf << 0,11,11,channel 11
EADC,UseEADCSM4ChSelect,12,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_CHSEL_Msk,0xf << 0,12,12,channel 12
EADC,UseEADCSM4ChSelect,13,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_CHSEL_Msk,0xf << 0,13,13,channel 13
EADC,UseEADCSM4ChSelect,14,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_CHSEL_Msk,0xf << 0,14,14,channel 14
EADC,UseEADCSM4ChSelect,15,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_CHSEL_Msk,0xf << 0,15,15,channel 15
EADC,UseEADCSM4TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0,0,software trigger
EADC,UseEADCSM4TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM4TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM4TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM4TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM4TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM4TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM4TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM4TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x2 << 16,0x2 << 16,aint0 trigger
EADC,UseEADCSM4TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x3 << 16,0x3 << 16,aint1 trigger
EADC,UseEADCSM4TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x4 << 16,0x4 << 16,timer0 trigger
EADC,UseEADCSM4TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x5 << 16,0x5 << 16,timer1 trigger
EADC,UseEADCSM4TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x6 << 16,0x6 << 16,timer2 trigger
EADC,UseEADCSM4TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x7 << 16,0x7 << 16,timer3 trigger
EADC,UseEADCSM4TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x8 << 16,0x8 << 16,pwm0 0 trigger
EADC,UseEADCSM4TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x9 << 16,0x9 << 16,pwm0 1 trigger
EADC,UseEADCSM4TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xA << 16,0xA << 16,pwm0 2 trigger
EADC,UseEADCSM4TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xB << 16,0xB << 16,pwm0 3 trigger
EADC,UseEADCSM4TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xC << 16,0xC << 16,pwm0 4 trigger
EADC,UseEADCSM4TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xD << 16,0xD << 16,pwm0 5 trigger
EADC,UseEADCSM4TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xE << 16,0xE << 16,pwm1 0 trigger
EADC,UseEADCSM4TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xF << 16,0xF << 16,pwm1 1 trigger
EADC,UseEADCSM4TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x10 << 16,0x10 << 16,pwm1 2 trigger
EADC,UseEADCSM4TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x11 << 16,0x11 << 16,pwm1 3 trigger
EADC,UseEADCSM4TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x12 << 16,0x12 << 16,pwm1 4 trigger
EADC,UseEADCSM4TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x13 << 16,0x13 << 16,pwm1 5 trigger
EADC,UseEADCSM4TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x14 << 16,0x14 << 16,bpwm0 trigger
EADC,UseEADCSM4TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x15 << 16,0x15 << 16,bpwm1 trigger
EADC,UseEADCSM4TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM4TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM4ADVBoolean,0,Advanced disable
EADC,UseEADCSM4ADVBoolean,1,Advanced enable
EADC,UseEADCSM4TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_1,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0,0,trigger delay div 1
EADC,UseEADCSM4TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_2,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x40,0x40,trigger delay div 2
EADC,UseEADCSM4TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_4,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x80,0x80,trigger delay div 4
EADC,UseEADCSM4TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_16,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0xC0,0xC0,trigger delay div 16
EADC,UseEADCSM4TdInteger,0,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0,0,trigger delay cnt 0 (min)
EADC,UseEADCSM4TdInteger,16,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x1000,0x1000,trigger delay cnt 16
EADC,UseEADCSM4TdInteger,32,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x2000,0x2000,trigger delay cnt 32
EADC,UseEADCSM4TdInteger,64,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x4000,0x4000,trigger delay cnt 64
EADC,UseEADCSM4TdInteger,128,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x8000,0x8000,trigger delay cnt 128
EADC,UseEADCSM4TdInteger,255,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0xFF00,0xFF00,trigger delay cnt 255 (max)
EADC,UseEADCSM4EsInteger,0,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0,0,extend sample time 0 (min)
EADC,UseEADCSM4EsInteger,16,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x10000000,0x10000000,extend sample time 16
EADC,UseEADCSM4EsInteger,32,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x20000000,0x20000000,extend sample time 32
EADC,UseEADCSM4EsInteger,64,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x40000000,0x40000000,extend sample time 64
EADC,UseEADCSM4EsInteger,128,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x80000000,0x80000000,extend sample time 128
EADC,UseEADCSM4EsInteger,255,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0xFF000000,0xFF000000,extend sample time 255 (max)
EADC,UseEADCSM4DINTMultipleSelect,0x1,EADC->INTSRC[0],0x40043000 + 0xD0,0x1 << 4,0x1 << 4,0x1 << 4,0x1 << 4,interrupt 0 enable
EADC,UseEADCSM4DINTMultipleSelect,0x2,EADC->INTSRC[1],0x40043000 + 0xD4,0x1 << 4,0x1 << 4,0x1 << 4,0x1 << 4,interrupt 1 enable
EADC,UseEADCSM4DINTMultipleSelect,0x4,EADC->INTSRC[2],0x40043000 + 0xD8,0x1 << 4,0x1 << 4,0x1 << 4,0x1 << 4,interrupt 2 enable
EADC,UseEADCSM4DINTMultipleSelect,0x8,EADC->INTSRC[3],0x40043000 + 0xDC,0x1 << 4,0x1 << 4,0x1 << 4,0x1 << 4,interrupt 3 enable
EADC,UseEADCSM4IpRadio,0,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_INTPOS_Msk,0x1 << 22,0,0,int end conversion
EADC,UseEADCSM4IpRadio,1,EADC->SCTL[4],0x40043000 + 0x90,EADC_SCTL_INTPOS_Msk,0x1 << 22,EADC_SCTL_INTPOS_Msk,0x1 << 22,int start conversion
EADC,UseEADCSM4PDMAENBoolean,1,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 4,0x1 << 4,0x1 << 4,0x1 << 4,pdma enable
EADC,UseEADCSM4PDMAENBoolean,0,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 4,0x1 << 4,0,0,pdma disable
EADC,UseEADCSM4ALIGNBoolean,0,EADC->MCTL1[4],0x40043000 + 0x150,EADC_MCTL1_ALIGN_Msk,0x1 << 0,0,0,left algin disable
EADC,UseEADCSM4ALIGNBoolean,1,EADC->MCTL1[4],0x40043000 + 0x150,EADC_MCTL1_ALIGN_Msk,0x1 << 0,EADC_MCTL1_ALIGN_Msk,0x1 << 0,left align enable
EADC,UseEADCSM4MODERadio,0,mode select for UI
EADC,UseEADCSM4MODERadio,1,EADC->MCTL1[4],0x40043000 + 0x150,EADC_MCTL1_AVG_Msk,0x1 << 1,0x00,0x00,mode select for UI
EADC,UseEADCSM4MODERadio,2,EADC->MCTL1[4],0x40043000 + 0x150,EADC_MCTL1_AVG_Msk,0x1 << 1,0x02,0x02,mode select for UI
EADC,UseEADCSM4ACCUSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[4],0x40043000 + 0x150,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM4ACCUSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[4],0x40043000 + 0x150,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM4ACCUSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[4],0x40043000 + 0x150,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM4ACCUSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[4],0x40043000 + 0x150,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM4ACCUSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[4],0x40043000 + 0x150,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM4ACCUSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[4],0x40043000 + 0x150,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM4ACCUSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[4],0x40043000 + 0x150,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM4ACCUSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[4],0x40043000 + 0x150,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM4ACCUSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[4],0x40043000 + 0x150,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM4AVGSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[4],0x40043000 + 0x150,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM4AVGSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[4],0x40043000 + 0x150,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM4AVGSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[4],0x40043000 + 0x150,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM4AVGSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[4],0x40043000 + 0x150,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM4AVGSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[4],0x40043000 + 0x150,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM4AVGSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[4],0x40043000 + 0x150,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM4AVGSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[4],0x40043000 + 0x150,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM4AVGSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[4],0x40043000 + 0x150,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM4AVGSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[4],0x40043000 + 0x150,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM5ENBoolean,Sample module 5 enable
EADC,UseEADCSM5ChSelect,0,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_CHSEL_Msk,0xf << 0,0,0,channel 0
EADC,UseEADCSM5ChSelect,1,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_CHSEL_Msk,0xf << 0,1,1,channel 1
EADC,UseEADCSM5ChSelect,2,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_CHSEL_Msk,0xf << 0,2,2,channel 2
EADC,UseEADCSM5ChSelect,3,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_CHSEL_Msk,0xf << 0,3,3,channel 3
EADC,UseEADCSM5ChSelect,4,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_CHSEL_Msk,0xf << 0,4,4,channel 4
EADC,UseEADCSM5ChSelect,5,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_CHSEL_Msk,0xf << 0,5,5,channel 5
EADC,UseEADCSM5ChSelect,6,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_CHSEL_Msk,0xf << 0,6,6,channel 6
EADC,UseEADCSM5ChSelect,7,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_CHSEL_Msk,0xf << 0,7,7,channel 7
EADC,UseEADCSM5ChSelect,8,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_CHSEL_Msk,0xf << 0,8,8,channel 8
EADC,UseEADCSM5ChSelect,9,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_CHSEL_Msk,0xf << 0,9,9,channel 9
EADC,UseEADCSM5ChSelect,10,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_CHSEL_Msk,0xf << 0,10,10,channel 10
EADC,UseEADCSM5ChSelect,11,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_CHSEL_Msk,0xf << 0,11,11,channel 11
EADC,UseEADCSM5ChSelect,12,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_CHSEL_Msk,0xf << 0,12,12,channel 12
EADC,UseEADCSM5ChSelect,13,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_CHSEL_Msk,0xf << 0,13,13,channel 13
EADC,UseEADCSM5ChSelect,14,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_CHSEL_Msk,0xf << 0,14,14,channel 14
EADC,UseEADCSM5ChSelect,15,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_CHSEL_Msk,0xf << 0,15,15,channel 15
EADC,UseEADCSM5TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0,0,software trigger
EADC,UseEADCSM5TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM5TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM5TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM5TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM5TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM5TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM5TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM5TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x2 << 16,0x2 << 16,aint0 trigger
EADC,UseEADCSM5TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x3 << 16,0x3 << 16,aint1 trigger
EADC,UseEADCSM5TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x4 << 16,0x4 << 16,timer0 trigger
EADC,UseEADCSM5TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x5 << 16,0x5 << 16,timer1 trigger
EADC,UseEADCSM5TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x6 << 16,0x6 << 16,timer2 trigger
EADC,UseEADCSM5TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x7 << 16,0x7 << 16,timer3 trigger
EADC,UseEADCSM5TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x8 << 16,0x8 << 16,pwm0 0 trigger
EADC,UseEADCSM5TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x9 << 16,0x9 << 16,pwm0 1 trigger
EADC,UseEADCSM5TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xA << 16,0xA << 16,pwm0 2 trigger
EADC,UseEADCSM5TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xB << 16,0xB << 16,pwm0 3 trigger
EADC,UseEADCSM5TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xC << 16,0xC << 16,pwm0 4 trigger
EADC,UseEADCSM5TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xD << 16,0xD << 16,pwm0 5 trigger
EADC,UseEADCSM5TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xE << 16,0xE << 16,pwm1 0 trigger
EADC,UseEADCSM5TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xF << 16,0xF << 16,pwm1 1 trigger
EADC,UseEADCSM5TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x10 << 16,0x10 << 16,pwm1 2 trigger
EADC,UseEADCSM5TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x11 << 16,0x11 << 16,pwm1 3 trigger
EADC,UseEADCSM5TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x12 << 16,0x12 << 16,pwm1 4 trigger
EADC,UseEADCSM5TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x13 << 16,0x13 << 16,pwm1 5 trigger
EADC,UseEADCSM5TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x14 << 16,0x14 << 16,bpwm0 trigger
EADC,UseEADCSM5TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x15 << 16,0x15 << 16,bpwm1 trigger
EADC,UseEADCSM5TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM5TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM5ADVBoolean,0,Advanced disable
EADC,UseEADCSM5ADVBoolean,1,Advanced enable
EADC,UseEADCSM5TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_1,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0,0,trigger delay div 1
EADC,UseEADCSM5TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_2,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x40,0x40,trigger delay div 2
EADC,UseEADCSM5TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_4,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x80,0x80,trigger delay div 4
EADC,UseEADCSM5TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_16,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0xC0,0xC0,trigger delay div 16
EADC,UseEADCSM5TdInteger,0,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0,0,trigger delay cnt 0 (min)
EADC,UseEADCSM5TdInteger,16,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x1000,0x1000,trigger delay cnt 16
EADC,UseEADCSM5TdInteger,32,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x2000,0x2000,trigger delay cnt 32
EADC,UseEADCSM5TdInteger,64,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x4000,0x4000,trigger delay cnt 64
EADC,UseEADCSM5TdInteger,128,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x8000,0x8000,trigger delay cnt 128
EADC,UseEADCSM5TdInteger,255,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0xFF00,0xFF00,trigger delay cnt 255 (max)
EADC,UseEADCSM5EsInteger,0,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0,0,extend sample time 0 (min)
EADC,UseEADCSM5EsInteger,16,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x10000000,0x10000000,extend sample time 16
EADC,UseEADCSM5EsInteger,32,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x20000000,0x20000000,extend sample time 32
EADC,UseEADCSM5EsInteger,64,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x40000000,0x40000000,extend sample time 64
EADC,UseEADCSM5EsInteger,128,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x80000000,0x80000000,extend sample time 128
EADC,UseEADCSM5EsInteger,255,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0xFF000000,0xFF000000,extend sample time 255 (max)
EADC,UseEADCSM5DINTMultipleSelect,0x1,EADC->INTSRC[0],0x40043000 + 0xD0,0x1 << 5,0x1 << 5,0x1 << 5,0x1 << 5,interrupt 0 enable
EADC,UseEADCSM5DINTMultipleSelect,0x2,EADC->INTSRC[1],0x40043000 + 0xD4,0x1 << 5,0x1 << 5,0x1 << 5,0x1 << 5,interrupt 1 enable
EADC,UseEADCSM5DINTMultipleSelect,0x4,EADC->INTSRC[2],0x40043000 + 0xD8,0x1 << 5,0x1 << 5,0x1 << 5,0x1 << 5,interrupt 2 enable
EADC,UseEADCSM5DINTMultipleSelect,0x8,EADC->INTSRC[3],0x40043000 + 0xDC,0x1 << 5,0x1 << 5,0x1 << 5,0x1 << 5,interrupt 3 enable
EADC,UseEADCSM5IpRadio,0,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_INTPOS_Msk,0x1 << 22,0,0,int end conversion
EADC,UseEADCSM5IpRadio,1,EADC->SCTL[5],0x40043000 + 0x94,EADC_SCTL_INTPOS_Msk,0x1 << 22,EADC_SCTL_INTPOS_Msk,0x1 << 22,int start conversion
EADC,UseEADCSM5PDMAENBoolean,1,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 5,0x1 << 5,0x1 << 5,0x1 << 5,pdma enable
EADC,UseEADCSM5PDMAENBoolean,0,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 5,0x1 << 5,0,0,pdma disable
EADC,UseEADCSM5ALIGNBoolean,0,EADC->MCTL1[5],0x40043000 + 0x154,EADC_MCTL1_ALIGN_Msk,0x1 << 0,0,0,left algin disable
EADC,UseEADCSM5ALIGNBoolean,1,EADC->MCTL1[5],0x40043000 + 0x154,EADC_MCTL1_ALIGN_Msk,0x1 << 0,EADC_MCTL1_ALIGN_Msk,0x1 << 0,left align enable
EADC,UseEADCSM5MODERadio,0,mode select for UI
EADC,UseEADCSM5MODERadio,1,EADC->MCTL1[5],0x40043000 + 0x154,EADC_MCTL1_AVG_Msk,0x1 << 1,0x00,0x00,mode select for UI
EADC,UseEADCSM5MODERadio,2,EADC->MCTL1[5],0x40043000 + 0x154,EADC_MCTL1_AVG_Msk,0x1 << 1,0x02,0x02,mode select for UI
EADC,UseEADCSM5ACCUSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[5],0x40043000 + 0x154,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM5ACCUSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[5],0x40043000 + 0x154,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM5ACCUSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[5],0x40043000 + 0x154,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM5ACCUSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[5],0x40043000 + 0x154,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM5ACCUSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[5],0x40043000 + 0x154,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM5ACCUSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[5],0x40043000 + 0x154,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM5ACCUSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[5],0x40043000 + 0x154,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM5ACCUSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[5],0x40043000 + 0x154,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM5ACCUSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[5],0x40043000 + 0x154,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM5AVGSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[5],0x40043000 + 0x154,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM5AVGSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[5],0x40043000 + 0x154,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM5AVGSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[5],0x40043000 + 0x154,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM5AVGSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[5],0x40043000 + 0x154,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM5AVGSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[5],0x40043000 + 0x154,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM5AVGSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[5],0x40043000 + 0x154,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM5AVGSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[5],0x40043000 + 0x154,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM5AVGSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[5],0x40043000 + 0x154,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM5AVGSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[5],0x40043000 + 0x154,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM6ENBoolean,Sample module 6 enable
EADC,UseEADCSM6ChSelect,0,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_CHSEL_Msk,0xf << 0,0,0,channel 0
EADC,UseEADCSM6ChSelect,1,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_CHSEL_Msk,0xf << 0,1,1,channel 1
EADC,UseEADCSM6ChSelect,2,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_CHSEL_Msk,0xf << 0,2,2,channel 2
EADC,UseEADCSM6ChSelect,3,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_CHSEL_Msk,0xf << 0,3,3,channel 3
EADC,UseEADCSM6ChSelect,4,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_CHSEL_Msk,0xf << 0,4,4,channel 4
EADC,UseEADCSM6ChSelect,5,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_CHSEL_Msk,0xf << 0,5,5,channel 5
EADC,UseEADCSM6ChSelect,6,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_CHSEL_Msk,0xf << 0,6,6,channel 6
EADC,UseEADCSM6ChSelect,7,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_CHSEL_Msk,0xf << 0,7,7,channel 7
EADC,UseEADCSM6ChSelect,8,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_CHSEL_Msk,0xf << 0,8,8,channel 8
EADC,UseEADCSM6ChSelect,9,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_CHSEL_Msk,0xf << 0,9,9,channel 9
EADC,UseEADCSM6ChSelect,10,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_CHSEL_Msk,0xf << 0,10,10,channel 10
EADC,UseEADCSM6ChSelect,11,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_CHSEL_Msk,0xf << 0,11,11,channel 11
EADC,UseEADCSM6ChSelect,12,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_CHSEL_Msk,0xf << 0,12,12,channel 12
EADC,UseEADCSM6ChSelect,13,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_CHSEL_Msk,0xf << 0,13,13,channel 13
EADC,UseEADCSM6ChSelect,14,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_CHSEL_Msk,0xf << 0,14,14,channel 14
EADC,UseEADCSM6ChSelect,15,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_CHSEL_Msk,0xf << 0,15,15,channel 15
EADC,UseEADCSM6TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0,0,software trigger
EADC,UseEADCSM6TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM6TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM6TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM6TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM6TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM6TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM6TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM6TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x2 << 16,0x2 << 16,aint0 trigger
EADC,UseEADCSM6TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x3 << 16,0x3 << 16,aint1 trigger
EADC,UseEADCSM6TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x4 << 16,0x4 << 16,timer0 trigger
EADC,UseEADCSM6TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x5 << 16,0x5 << 16,timer1 trigger
EADC,UseEADCSM6TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x6 << 16,0x6 << 16,timer2 trigger
EADC,UseEADCSM6TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x7 << 16,0x7 << 16,timer3 trigger
EADC,UseEADCSM6TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x8 << 16,0x8 << 16,pwm0 0 trigger
EADC,UseEADCSM6TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x9 << 16,0x9 << 16,pwm0 1 trigger
EADC,UseEADCSM6TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xA << 16,0xA << 16,pwm0 2 trigger
EADC,UseEADCSM6TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xB << 16,0xB << 16,pwm0 3 trigger
EADC,UseEADCSM6TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xC << 16,0xC << 16,pwm0 4 trigger
EADC,UseEADCSM6TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xD << 16,0xD << 16,pwm0 5 trigger
EADC,UseEADCSM6TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xE << 16,0xE << 16,pwm1 0 trigger
EADC,UseEADCSM6TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xF << 16,0xF << 16,pwm1 1 trigger
EADC,UseEADCSM6TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x10 << 16,0x10 << 16,pwm1 2 trigger
EADC,UseEADCSM6TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x11 << 16,0x11 << 16,pwm1 3 trigger
EADC,UseEADCSM6TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x12 << 16,0x12 << 16,pwm1 4 trigger
EADC,UseEADCSM6TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x13 << 16,0x13 << 16,pwm1 5 trigger
EADC,UseEADCSM6TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x14 << 16,0x14 << 16,bpwm0 trigger
EADC,UseEADCSM6TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x15 << 16,0x15 << 16,bpwm1 trigger
EADC,UseEADCSM6TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM6TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM6ADVBoolean,0,Advanced disable
EADC,UseEADCSM6ADVBoolean,1,Advanced enable
EADC,UseEADCSM6TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_1,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0,0,trigger delay div 1
EADC,UseEADCSM6TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_2,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x40,0x40,trigger delay div 2
EADC,UseEADCSM6TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_4,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x80,0x80,trigger delay div 4
EADC,UseEADCSM6TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_16,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0xC0,0xC0,trigger delay div 16
EADC,UseEADCSM6TdInteger,0,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0,0,trigger delay cnt 0 (min)
EADC,UseEADCSM6TdInteger,16,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x1000,0x1000,trigger delay cnt 16
EADC,UseEADCSM6TdInteger,32,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x2000,0x2000,trigger delay cnt 32
EADC,UseEADCSM6TdInteger,64,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x4000,0x4000,trigger delay cnt 64
EADC,UseEADCSM6TdInteger,128,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x8000,0x8000,trigger delay cnt 128
EADC,UseEADCSM6TdInteger,255,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0xFF00,0xFF00,trigger delay cnt 255 (max)
EADC,UseEADCSM6EsInteger,0,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0,0,extend sample time 0 (min)
EADC,UseEADCSM6EsInteger,16,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x10000000,0x10000000,extend sample time 16
EADC,UseEADCSM6EsInteger,32,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x20000000,0x20000000,extend sample time 32
EADC,UseEADCSM6EsInteger,64,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x40000000,0x40000000,extend sample time 64
EADC,UseEADCSM6EsInteger,128,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x80000000,0x80000000,extend sample time 128
EADC,UseEADCSM6EsInteger,255,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0xFF000000,0xFF000000,extend sample time 255 (max)
EADC,UseEADCSM6DINTMultipleSelect,0x1,EADC->INTSRC[0],0x40043000 + 0xD0,0x1 << 6,0x1 << 6,0x1 << 6,0x1 << 6,interrupt 0 enable
EADC,UseEADCSM6DINTMultipleSelect,0x2,EADC->INTSRC[1],0x40043000 + 0xD4,0x1 << 6,0x1 << 6,0x1 << 6,0x1 << 6,interrupt 1 enable
EADC,UseEADCSM6DINTMultipleSelect,0x4,EADC->INTSRC[2],0x40043000 + 0xD8,0x1 << 6,0x1 << 6,0x1 << 6,0x1 << 6,interrupt 2 enable
EADC,UseEADCSM6DINTMultipleSelect,0x8,EADC->INTSRC[3],0x40043000 + 0xDC,0x1 << 6,0x1 << 6,0x1 << 6,0x1 << 6,interrupt 3 enable
EADC,UseEADCSM6IpRadio,0,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_INTPOS_Msk,0x1 << 22,0,0,int end conversion
EADC,UseEADCSM6IpRadio,1,EADC->SCTL[6],0x40043000 + 0x98,EADC_SCTL_INTPOS_Msk,0x1 << 22,EADC_SCTL_INTPOS_Msk,0x1 << 22,int start conversion
EADC,UseEADCSM6PDMAENBoolean,1,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 6,0x1 << 6,0x1 << 6,0x1 << 6,pdma enable
EADC,UseEADCSM6PDMAENBoolean,0,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 6,0x1 << 6,0,0,pdma disable
EADC,UseEADCSM6ALIGNBoolean,0,EADC->MCTL1[6],0x40043000 + 0x158,EADC_MCTL1_ALIGN_Msk,0x1 << 0,0,0,left algin disable
EADC,UseEADCSM6ALIGNBoolean,1,EADC->MCTL1[6],0x40043000 + 0x158,EADC_MCTL1_ALIGN_Msk,0x1 << 0,EADC_MCTL1_ALIGN_Msk,0x1 << 0,left align enable
EADC,UseEADCSM6MODERadio,0,mode select for UI
EADC,UseEADCSM6MODERadio,1,EADC->MCTL1[6],0x40043000 + 0x158,EADC_MCTL1_AVG_Msk,0x1 << 1,0x00,0x00,mode select for UI
EADC,UseEADCSM6MODERadio,2,EADC->MCTL1[6],0x40043000 + 0x158,EADC_MCTL1_AVG_Msk,0x1 << 1,0x02,0x02,mode select for UI
EADC,UseEADCSM6ACCUSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[6],0x40043000 + 0x158,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM6ACCUSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[6],0x40043000 + 0x158,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM6ACCUSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[6],0x40043000 + 0x158,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM6ACCUSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[6],0x40043000 + 0x158,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM6ACCUSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[6],0x40043000 + 0x158,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM6ACCUSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[6],0x40043000 + 0x158,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM6ACCUSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[6],0x40043000 + 0x158,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM6ACCUSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[6],0x40043000 + 0x158,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM6ACCUSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[6],0x40043000 + 0x158,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM6AVGSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[6],0x40043000 + 0x158,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM6AVGSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[6],0x40043000 + 0x158,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM6AVGSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[6],0x40043000 + 0x158,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM6AVGSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[6],0x40043000 + 0x158,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM6AVGSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[6],0x40043000 + 0x158,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM6AVGSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[6],0x40043000 + 0x158,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM6AVGSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[6],0x40043000 + 0x158,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM6AVGSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[6],0x40043000 + 0x158,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM6AVGSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[6],0x40043000 + 0x158,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM7ENBoolean,Sample module 7 enable
EADC,UseEADCSM7ChSelect,0,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_CHSEL_Msk,0xf << 0,0,0,channel 0
EADC,UseEADCSM7ChSelect,1,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_CHSEL_Msk,0xf << 0,1,1,channel 1
EADC,UseEADCSM7ChSelect,2,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_CHSEL_Msk,0xf << 0,2,2,channel 2
EADC,UseEADCSM7ChSelect,3,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_CHSEL_Msk,0xf << 0,3,3,channel 3
EADC,UseEADCSM7ChSelect,4,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_CHSEL_Msk,0xf << 0,4,4,channel 4
EADC,UseEADCSM7ChSelect,5,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_CHSEL_Msk,0xf << 0,5,5,channel 5
EADC,UseEADCSM7ChSelect,6,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_CHSEL_Msk,0xf << 0,6,6,channel 6
EADC,UseEADCSM7ChSelect,7,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_CHSEL_Msk,0xf << 0,7,7,channel 7
EADC,UseEADCSM7ChSelect,8,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_CHSEL_Msk,0xf << 0,8,8,channel 8
EADC,UseEADCSM7ChSelect,9,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_CHSEL_Msk,0xf << 0,9,9,channel 9
EADC,UseEADCSM7ChSelect,10,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_CHSEL_Msk,0xf << 0,10,10,channel 10
EADC,UseEADCSM7ChSelect,11,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_CHSEL_Msk,0xf << 0,11,11,channel 11
EADC,UseEADCSM7ChSelect,12,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_CHSEL_Msk,0xf << 0,12,12,channel 12
EADC,UseEADCSM7ChSelect,13,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_CHSEL_Msk,0xf << 0,13,13,channel 13
EADC,UseEADCSM7ChSelect,14,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_CHSEL_Msk,0xf << 0,14,14,channel 14
EADC,UseEADCSM7ChSelect,15,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_CHSEL_Msk,0xf << 0,15,15,channel 15
EADC,UseEADCSM7TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0,0,software trigger
EADC,UseEADCSM7TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM7TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM7TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM7TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM7TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM7TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM7TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM7TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x2 << 16,0x2 << 16,aint0 trigger
EADC,UseEADCSM7TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x3 << 16,0x3 << 16,aint1 trigger
EADC,UseEADCSM7TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x4 << 16,0x4 << 16,timer0 trigger
EADC,UseEADCSM7TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x5 << 16,0x5 << 16,timer1 trigger
EADC,UseEADCSM7TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x6 << 16,0x6 << 16,timer2 trigger
EADC,UseEADCSM7TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x7 << 16,0x7 << 16,timer3 trigger
EADC,UseEADCSM7TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x8 << 16,0x8 << 16,pwm0 0 trigger
EADC,UseEADCSM7TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x9 << 16,0x9 << 16,pwm0 1 trigger
EADC,UseEADCSM7TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xA << 16,0xA << 16,pwm0 2 trigger
EADC,UseEADCSM7TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xB << 16,0xB << 16,pwm0 3 trigger
EADC,UseEADCSM7TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xC << 16,0xC << 16,pwm0 4 trigger
EADC,UseEADCSM7TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xD << 16,0xD << 16,pwm0 5 trigger
EADC,UseEADCSM7TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xE << 16,0xE << 16,pwm1 0 trigger
EADC,UseEADCSM7TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xF << 16,0xF << 16,pwm1 1 trigger
EADC,UseEADCSM7TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x10 << 16,0x10 << 16,pwm1 2 trigger
EADC,UseEADCSM7TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x11 << 16,0x11 << 16,pwm1 3 trigger
EADC,UseEADCSM7TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x12 << 16,0x12 << 16,pwm1 4 trigger
EADC,UseEADCSM7TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x13 << 16,0x13 << 16,pwm1 5 trigger
EADC,UseEADCSM7TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x14 << 16,0x14 << 16,bpwm0 trigger
EADC,UseEADCSM7TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x15 << 16,0x15 << 16,bpwm1 trigger
EADC,UseEADCSM7TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM7TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM7ADVBoolean,0,Advanced disable
EADC,UseEADCSM7ADVBoolean,1,Advanced enable
EADC,UseEADCSM7TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_1,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0,0,trigger delay div 1
EADC,UseEADCSM7TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_2,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x40,0x40,trigger delay div 2
EADC,UseEADCSM7TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_4,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x80,0x80,trigger delay div 4
EADC,UseEADCSM7TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_16,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0xC0,0xC0,trigger delay div 16
EADC,UseEADCSM7TdInteger,0,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0,0,trigger delay cnt 0 (min)
EADC,UseEADCSM7TdInteger,16,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x1000,0x1000,trigger delay cnt 16
EADC,UseEADCSM7TdInteger,32,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x2000,0x2000,trigger delay cnt 32
EADC,UseEADCSM7TdInteger,64,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x4000,0x4000,trigger delay cnt 64
EADC,UseEADCSM7TdInteger,128,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x8000,0x8000,trigger delay cnt 128
EADC,UseEADCSM7TdInteger,255,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0xFF00,0xFF00,trigger delay cnt 255 (max)
EADC,UseEADCSM7EsInteger,0,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0,0,extend sample time 0 (min)
EADC,UseEADCSM7EsInteger,16,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x10000000,0x10000000,extend sample time 16
EADC,UseEADCSM7EsInteger,32,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x20000000,0x20000000,extend sample time 32
EADC,UseEADCSM7EsInteger,64,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x40000000,0x40000000,extend sample time 64
EADC,UseEADCSM7EsInteger,128,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x80000000,0x80000000,extend sample time 128
EADC,UseEADCSM7EsInteger,255,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0xFF000000,0xFF000000,extend sample time 255 (max)
EADC,UseEADCSM7DINTMultipleSelect,0x1,EADC->INTSRC[0],0x40043000 + 0xD0,0x1 << 7,0x1 << 7,0x1 << 7,0x1 << 7,interrupt 0 enable
EADC,UseEADCSM7DINTMultipleSelect,0x2,EADC->INTSRC[1],0x40043000 + 0xD4,0x1 << 7,0x1 << 7,0x1 << 7,0x1 << 7,interrupt 1 enable
EADC,UseEADCSM7DINTMultipleSelect,0x4,EADC->INTSRC[2],0x40043000 + 0xD8,0x1 << 7,0x1 << 7,0x1 << 7,0x1 << 7,interrupt 2 enable
EADC,UseEADCSM7DINTMultipleSelect,0x8,EADC->INTSRC[3],0x40043000 + 0xDC,0x1 << 7,0x1 << 7,0x1 << 7,0x1 << 7,interrupt 3 enable
EADC,UseEADCSM7IpRadio,0,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_INTPOS_Msk,0x1 << 22,0,0,int end conversion
EADC,UseEADCSM7IpRadio,1,EADC->SCTL[7],0x40043000 + 0x9C,EADC_SCTL_INTPOS_Msk,0x1 << 22,EADC_SCTL_INTPOS_Msk,0x1 << 22,int start conversion
EADC,UseEADCSM7PDMAENBoolean,1,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 7,0x1 << 7,0x1 << 7,0x1 << 7,pdma enable
EADC,UseEADCSM7PDMAENBoolean,0,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 7,0x1 << 7,0,0,pdma disable
EADC,UseEADCSM7ALIGNBoolean,0,EADC->MCTL1[7],0x40043000 + 0x15C,EADC_MCTL1_ALIGN_Msk,0x1 << 0,0,0,left algin disable
EADC,UseEADCSM7ALIGNBoolean,1,EADC->MCTL1[7],0x40043000 + 0x15C,EADC_MCTL1_ALIGN_Msk,0x1 << 0,EADC_MCTL1_ALIGN_Msk,0x1 << 0,left align enable
EADC,UseEADCSM7MODERadio,0,mode select for UI
EADC,UseEADCSM7MODERadio,1,EADC->MCTL1[7],0x40043000 + 0x15C,EADC_MCTL1_AVG_Msk,0x1 << 1,0x00,0x00,mode select for UI
EADC,UseEADCSM7MODERadio,2,EADC->MCTL1[7],0x40043000 + 0x15C,EADC_MCTL1_AVG_Msk,0x1 << 1,0x02,0x02,mode select for UI
EADC,UseEADCSM7ACCUSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[7],0x40043000 + 0x15C,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM7ACCUSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[7],0x40043000 + 0x15C,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM7ACCUSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[7],0x40043000 + 0x15C,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM7ACCUSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[7],0x40043000 + 0x15C,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM7ACCUSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[7],0x40043000 + 0x15C,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM7ACCUSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[7],0x40043000 + 0x15C,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM7ACCUSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[7],0x40043000 + 0x15C,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM7ACCUSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[7],0x40043000 + 0x15C,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM7ACCUSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[7],0x40043000 + 0x15C,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM7AVGSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[7],0x40043000 + 0x15C,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM7AVGSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[7],0x40043000 + 0x15C,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM7AVGSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[7],0x40043000 + 0x15C,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM7AVGSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[7],0x40043000 + 0x15C,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM7AVGSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[7],0x40043000 + 0x15C,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM7AVGSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[7],0x40043000 + 0x15C,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM7AVGSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[7],0x40043000 + 0x15C,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM7AVGSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[7],0x40043000 + 0x15C,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM7AVGSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[7],0x40043000 + 0x15C,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM8ENBoolean,Sample module 8 enable
EADC,UseEADCSM8ChSelect,0,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_CHSEL_Msk,0xf << 0,0,0,channel 0
EADC,UseEADCSM8ChSelect,1,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_CHSEL_Msk,0xf << 0,1,1,channel 1
EADC,UseEADCSM8ChSelect,2,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_CHSEL_Msk,0xf << 0,2,2,channel 2
EADC,UseEADCSM8ChSelect,3,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_CHSEL_Msk,0xf << 0,3,3,channel 3
EADC,UseEADCSM8ChSelect,4,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_CHSEL_Msk,0xf << 0,4,4,channel 4
EADC,UseEADCSM8ChSelect,5,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_CHSEL_Msk,0xf << 0,5,5,channel 5
EADC,UseEADCSM8ChSelect,6,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_CHSEL_Msk,0xf << 0,6,6,channel 6
EADC,UseEADCSM8ChSelect,7,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_CHSEL_Msk,0xf << 0,7,7,channel 7
EADC,UseEADCSM8ChSelect,8,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_CHSEL_Msk,0xf << 0,8,8,channel 8
EADC,UseEADCSM8ChSelect,9,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_CHSEL_Msk,0xf << 0,9,9,channel 9
EADC,UseEADCSM8ChSelect,10,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_CHSEL_Msk,0xf << 0,10,10,channel 10
EADC,UseEADCSM8ChSelect,11,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_CHSEL_Msk,0xf << 0,11,11,channel 11
EADC,UseEADCSM8ChSelect,12,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_CHSEL_Msk,0xf << 0,12,12,channel 12
EADC,UseEADCSM8ChSelect,13,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_CHSEL_Msk,0xf << 0,13,13,channel 13
EADC,UseEADCSM8ChSelect,14,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_CHSEL_Msk,0xf << 0,14,14,channel 14
EADC,UseEADCSM8ChSelect,15,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_CHSEL_Msk,0xf << 0,15,15,channel 15
EADC,UseEADCSM8TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0,0,software trigger
EADC,UseEADCSM8TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM8TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM8TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM8TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM8TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM8TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM8TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM8TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x2 << 16,0x2 << 16,aint0 trigger
EADC,UseEADCSM8TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x3 << 16,0x3 << 16,aint1 trigger
EADC,UseEADCSM8TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x4 << 16,0x4 << 16,timer0 trigger
EADC,UseEADCSM8TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x5 << 16,0x5 << 16,timer1 trigger
EADC,UseEADCSM8TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x6 << 16,0x6 << 16,timer2 trigger
EADC,UseEADCSM8TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x7 << 16,0x7 << 16,timer3 trigger
EADC,UseEADCSM8TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x8 << 16,0x8 << 16,pwm0 0 trigger
EADC,UseEADCSM8TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x9 << 16,0x9 << 16,pwm0 1 trigger
EADC,UseEADCSM8TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xA << 16,0xA << 16,pwm0 2 trigger
EADC,UseEADCSM8TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xB << 16,0xB << 16,pwm0 3 trigger
EADC,UseEADCSM8TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xC << 16,0xC << 16,pwm0 4 trigger
EADC,UseEADCSM8TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xD << 16,0xD << 16,pwm0 5 trigger
EADC,UseEADCSM8TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xE << 16,0xE << 16,pwm1 0 trigger
EADC,UseEADCSM8TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xF << 16,0xF << 16,pwm1 1 trigger
EADC,UseEADCSM8TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x10 << 16,0x10 << 16,pwm1 2 trigger
EADC,UseEADCSM8TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x11 << 16,0x11 << 16,pwm1 3 trigger
EADC,UseEADCSM8TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x12 << 16,0x12 << 16,pwm1 4 trigger
EADC,UseEADCSM8TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x13 << 16,0x13 << 16,pwm1 5 trigger
EADC,UseEADCSM8TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x14 << 16,0x14 << 16,bpwm0 trigger
EADC,UseEADCSM8TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x15 << 16,0x15 << 16,bpwm1 trigger
EADC,UseEADCSM8TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM8TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM8ADVBoolean,0,Advanced disable
EADC,UseEADCSM8ADVBoolean,1,Advanced enable
EADC,UseEADCSM8TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_1,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0,0,trigger delay div 1
EADC,UseEADCSM8TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_2,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x40,0x40,trigger delay div 2
EADC,UseEADCSM8TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_4,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x80,0x80,trigger delay div 4
EADC,UseEADCSM8TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_16,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0xC0,0xC0,trigger delay div 16
EADC,UseEADCSM8TdInteger,0,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0,0,trigger delay cnt 0 (min)
EADC,UseEADCSM8TdInteger,16,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x1000,0x1000,trigger delay cnt 16
EADC,UseEADCSM8TdInteger,32,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x2000,0x2000,trigger delay cnt 32
EADC,UseEADCSM8TdInteger,64,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x4000,0x4000,trigger delay cnt 64
EADC,UseEADCSM8TdInteger,128,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x8000,0x8000,trigger delay cnt 128
EADC,UseEADCSM8TdInteger,255,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0xFF00,0xFF00,trigger delay cnt 255 (max)
EADC,UseEADCSM8EsInteger,0,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0,0,extend sample time 0 (min)
EADC,UseEADCSM8EsInteger,16,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x10000000,0x10000000,extend sample time 16
EADC,UseEADCSM8EsInteger,32,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x20000000,0x20000000,extend sample time 32
EADC,UseEADCSM8EsInteger,64,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x40000000,0x40000000,extend sample time 64
EADC,UseEADCSM8EsInteger,128,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x80000000,0x80000000,extend sample time 128
EADC,UseEADCSM8EsInteger,255,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0xFF000000,0xFF000000,extend sample time 255 (max)
EADC,UseEADCSM8DINTMultipleSelect,0x1,EADC->INTSRC[0],0x40043000 + 0xD0,0x1 << 8,0x1 << 8,0x1 << 8,0x1 << 8,interrupt 0 enable
EADC,UseEADCSM8DINTMultipleSelect,0x2,EADC->INTSRC[1],0x40043000 + 0xD4,0x1 << 8,0x1 << 8,0x1 << 8,0x1 << 8,interrupt 1 enable
EADC,UseEADCSM8DINTMultipleSelect,0x4,EADC->INTSRC[2],0x40043000 + 0xD8,0x1 << 8,0x1 << 8,0x1 << 8,0x1 << 8,interrupt 2 enable
EADC,UseEADCSM8DINTMultipleSelect,0x8,EADC->INTSRC[3],0x40043000 + 0xDC,0x1 << 8,0x1 << 8,0x1 << 8,0x1 << 8,interrupt 3 enable
EADC,UseEADCSM8IpRadio,0,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_INTPOS_Msk,0x1 << 22,0,0,int end conversion
EADC,UseEADCSM8IpRadio,1,EADC->SCTL[8],0x40043000 + 0xA0,EADC_SCTL_INTPOS_Msk,0x1 << 22,EADC_SCTL_INTPOS_Msk,0x1 << 22,int start conversion
EADC,UseEADCSM8PDMAENBoolean,1,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 8,0x1 << 8,0x1 << 8,0x1 << 8,pdma enable
EADC,UseEADCSM8PDMAENBoolean,0,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 8,0x1 << 8,0,0,pdma disable
EADC,UseEADCSM8ALIGNBoolean,0,EADC->MCTL1[8],0x40043000 + 0x160,EADC_MCTL1_ALIGN_Msk,0x1 << 0,0,0,left algin disable
EADC,UseEADCSM8ALIGNBoolean,1,EADC->MCTL1[8],0x40043000 + 0x160,EADC_MCTL1_ALIGN_Msk,0x1 << 0,EADC_MCTL1_ALIGN_Msk,0x1 << 0,left align enable
EADC,UseEADCSM8MODERadio,0,mode select for UI
EADC,UseEADCSM8MODERadio,1,EADC->MCTL1[8],0x40043000 + 0x160,EADC_MCTL1_AVG_Msk,0x1 << 1,0x00,0x00,mode select for UI
EADC,UseEADCSM8MODERadio,2,EADC->MCTL1[8],0x40043000 + 0x160,EADC_MCTL1_AVG_Msk,0x1 << 1,0x02,0x02,mode select for UI
EADC,UseEADCSM8ACCUSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[8],0x40043000 + 0x160,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM8ACCUSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[8],0x40043000 + 0x160,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM8ACCUSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[8],0x40043000 + 0x160,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM8ACCUSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[8],0x40043000 + 0x160,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM8ACCUSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[8],0x40043000 + 0x160,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM8ACCUSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[8],0x40043000 + 0x160,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM8ACCUSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[8],0x40043000 + 0x160,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM8ACCUSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[8],0x40043000 + 0x160,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM8ACCUSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[8],0x40043000 + 0x160,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM8AVGSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[8],0x40043000 + 0x160,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM8AVGSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[8],0x40043000 + 0x160,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM8AVGSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[8],0x40043000 + 0x160,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM8AVGSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[8],0x40043000 + 0x160,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM8AVGSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[8],0x40043000 + 0x160,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM8AVGSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[8],0x40043000 + 0x160,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM8AVGSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[8],0x40043000 + 0x160,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM8AVGSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[8],0x40043000 + 0x160,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM8AVGSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[8],0x40043000 + 0x160,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM9ENBoolean,Sample module 9 enable
EADC,UseEADCSM9ChSelect,0,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_CHSEL_Msk,0xf << 0,0,0,channel 0
EADC,UseEADCSM9ChSelect,1,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_CHSEL_Msk,0xf << 0,1,1,channel 1
EADC,UseEADCSM9ChSelect,2,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_CHSEL_Msk,0xf << 0,2,2,channel 2
EADC,UseEADCSM9ChSelect,3,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_CHSEL_Msk,0xf << 0,3,3,channel 3
EADC,UseEADCSM9ChSelect,4,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_CHSEL_Msk,0xf << 0,4,4,channel 4
EADC,UseEADCSM9ChSelect,5,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_CHSEL_Msk,0xf << 0,5,5,channel 5
EADC,UseEADCSM9ChSelect,6,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_CHSEL_Msk,0xf << 0,6,6,channel 6
EADC,UseEADCSM9ChSelect,7,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_CHSEL_Msk,0xf << 0,7,7,channel 7
EADC,UseEADCSM9ChSelect,8,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_CHSEL_Msk,0xf << 0,8,8,channel 8
EADC,UseEADCSM9ChSelect,9,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_CHSEL_Msk,0xf << 0,9,9,channel 9
EADC,UseEADCSM9ChSelect,10,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_CHSEL_Msk,0xf << 0,10,10,channel 10
EADC,UseEADCSM9ChSelect,11,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_CHSEL_Msk,0xf << 0,11,11,channel 11
EADC,UseEADCSM9ChSelect,12,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_CHSEL_Msk,0xf << 0,12,12,channel 12
EADC,UseEADCSM9ChSelect,13,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_CHSEL_Msk,0xf << 0,13,13,channel 13
EADC,UseEADCSM9ChSelect,14,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_CHSEL_Msk,0xf << 0,14,14,channel 14
EADC,UseEADCSM9ChSelect,15,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_CHSEL_Msk,0xf << 0,15,15,channel 15
EADC,UseEADCSM9TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0,0,software trigger
EADC,UseEADCSM9TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM9TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM9TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM9TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM9TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM9TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM9TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM9TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x2 << 16,0x2 << 16,aint0 trigger
EADC,UseEADCSM9TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x3 << 16,0x3 << 16,aint1 trigger
EADC,UseEADCSM9TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x4 << 16,0x4 << 16,timer0 trigger
EADC,UseEADCSM9TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x5 << 16,0x5 << 16,timer1 trigger
EADC,UseEADCSM9TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x6 << 16,0x6 << 16,timer2 trigger
EADC,UseEADCSM9TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x7 << 16,0x7 << 16,timer3 trigger
EADC,UseEADCSM9TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x8 << 16,0x8 << 16,pwm0 0 trigger
EADC,UseEADCSM9TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x9 << 16,0x9 << 16,pwm0 1 trigger
EADC,UseEADCSM9TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xA << 16,0xA << 16,pwm0 2 trigger
EADC,UseEADCSM9TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xB << 16,0xB << 16,pwm0 3 trigger
EADC,UseEADCSM9TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xC << 16,0xC << 16,pwm0 4 trigger
EADC,UseEADCSM9TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xD << 16,0xD << 16,pwm0 5 trigger
EADC,UseEADCSM9TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xE << 16,0xE << 16,pwm1 0 trigger
EADC,UseEADCSM9TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xF << 16,0xF << 16,pwm1 1 trigger
EADC,UseEADCSM9TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x10 << 16,0x10 << 16,pwm1 2 trigger
EADC,UseEADCSM9TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x11 << 16,0x11 << 16,pwm1 3 trigger
EADC,UseEADCSM9TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x12 << 16,0x12 << 16,pwm1 4 trigger
EADC,UseEADCSM9TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x13 << 16,0x13 << 16,pwm1 5 trigger
EADC,UseEADCSM9TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x14 << 16,0x14 << 16,bpwm0 trigger
EADC,UseEADCSM9TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x15 << 16,0x15 << 16,bpwm1 trigger
EADC,UseEADCSM9TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM9TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM9ADVBoolean,0,Advanced disable
EADC,UseEADCSM9ADVBoolean,1,Advanced enable
EADC,UseEADCSM9TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_1,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0,0,trigger delay div 1
EADC,UseEADCSM9TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_2,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x40,0x40,trigger delay div 2
EADC,UseEADCSM9TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_4,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x80,0x80,trigger delay div 4
EADC,UseEADCSM9TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_16,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0xC0,0xC0,trigger delay div 16
EADC,UseEADCSM9TdInteger,0,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0,0,trigger delay cnt 0 (min)
EADC,UseEADCSM9TdInteger,16,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x1000,0x1000,trigger delay cnt 16
EADC,UseEADCSM9TdInteger,32,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x2000,0x2000,trigger delay cnt 32
EADC,UseEADCSM9TdInteger,64,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x4000,0x4000,trigger delay cnt 64
EADC,UseEADCSM9TdInteger,128,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x8000,0x8000,trigger delay cnt 128
EADC,UseEADCSM9TdInteger,255,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0xFF00,0xFF00,trigger delay cnt 255 (max)
EADC,UseEADCSM9EsInteger,0,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0,0,extend sample time 0 (min)
EADC,UseEADCSM9EsInteger,16,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x10000000,0x10000000,extend sample time 16
EADC,UseEADCSM9EsInteger,32,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x20000000,0x20000000,extend sample time 32
EADC,UseEADCSM9EsInteger,64,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x40000000,0x40000000,extend sample time 64
EADC,UseEADCSM9EsInteger,128,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x80000000,0x80000000,extend sample time 128
EADC,UseEADCSM9EsInteger,255,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0xFF000000,0xFF000000,extend sample time 255 (max)
EADC,UseEADCSM9DINTMultipleSelect,0x1,EADC->INTSRC[0],0x40043000 + 0xD0,0x1 << 9,0x1 << 9,0x1 << 9,0x1 << 9,interrupt 0 enable
EADC,UseEADCSM9DINTMultipleSelect,0x2,EADC->INTSRC[1],0x40043000 + 0xD4,0x1 << 9,0x1 << 9,0x1 << 9,0x1 << 9,interrupt 1 enable
EADC,UseEADCSM9DINTMultipleSelect,0x4,EADC->INTSRC[2],0x40043000 + 0xD8,0x1 << 9,0x1 << 9,0x1 << 9,0x1 << 9,interrupt 2 enable
EADC,UseEADCSM9DINTMultipleSelect,0x8,EADC->INTSRC[3],0x40043000 + 0xDC,0x1 << 9,0x1 << 9,0x1 << 9,0x1 << 9,interrupt 3 enable
EADC,UseEADCSM9IpRadio,0,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_INTPOS_Msk,0x1 << 22,0,0,int end conversion
EADC,UseEADCSM9IpRadio,1,EADC->SCTL[9],0x40043000 + 0xA4,EADC_SCTL_INTPOS_Msk,0x1 << 22,EADC_SCTL_INTPOS_Msk,0x1 << 22,int start conversion
EADC,UseEADCSM9PDMAENBoolean,1,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 9,0x1 << 9,0x1 << 9,0x1 << 9,pdma enable
EADC,UseEADCSM9PDMAENBoolean,0,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 9,0x1 << 9,0,0,pdma disable
EADC,UseEADCSM9ALIGNBoolean,0,EADC->MCTL1[9],0x40043000 + 0x164,EADC_MCTL1_ALIGN_Msk,0x1 << 0,0,0,left algin disable
EADC,UseEADCSM9ALIGNBoolean,1,EADC->MCTL1[9],0x40043000 + 0x164,EADC_MCTL1_ALIGN_Msk,0x1 << 0,EADC_MCTL1_ALIGN_Msk,0x1 << 0,left align enable
EADC,UseEADCSM9MODERadio,0,mode select for UI
EADC,UseEADCSM9MODERadio,1,EADC->MCTL1[9],0x40043000 + 0x164,EADC_MCTL1_AVG_Msk,0x1 << 1,0x00,0x00,mode select for UI
EADC,UseEADCSM9MODERadio,2,EADC->MCTL1[9],0x40043000 + 0x164,EADC_MCTL1_AVG_Msk,0x1 << 1,0x02,0x02,mode select for UI
EADC,UseEADCSM9ACCUSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[9],0x40043000 + 0x164,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM9ACCUSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[9],0x40043000 + 0x164,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM9ACCUSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[9],0x40043000 + 0x164,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM9ACCUSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[9],0x40043000 + 0x164,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM9ACCUSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[9],0x40043000 + 0x164,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM9ACCUSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[9],0x40043000 + 0x164,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM9ACCUSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[9],0x40043000 + 0x164,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM9ACCUSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[9],0x40043000 + 0x164,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM9ACCUSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[9],0x40043000 + 0x164,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM9AVGSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[9],0x40043000 + 0x164,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM9AVGSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[9],0x40043000 + 0x164,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM9AVGSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[9],0x40043000 + 0x164,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM9AVGSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[9],0x40043000 + 0x164,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM9AVGSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[9],0x40043000 + 0x164,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM9AVGSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[9],0x40043000 + 0x164,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM9AVGSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[9],0x40043000 + 0x164,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM9AVGSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[9],0x40043000 + 0x164,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM9AVGSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[9],0x40043000 + 0x164,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM10ENBoolean,Sample module 10 enable
EADC,UseEADCSM10ChSelect,0,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_CHSEL_Msk,0xf << 0,0,0,channel 0
EADC,UseEADCSM10ChSelect,1,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_CHSEL_Msk,0xf << 0,1,1,channel 1
EADC,UseEADCSM10ChSelect,2,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_CHSEL_Msk,0xf << 0,2,2,channel 2
EADC,UseEADCSM10ChSelect,3,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_CHSEL_Msk,0xf << 0,3,3,channel 3
EADC,UseEADCSM10ChSelect,4,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_CHSEL_Msk,0xf << 0,4,4,channel 4
EADC,UseEADCSM10ChSelect,5,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_CHSEL_Msk,0xf << 0,5,5,channel 5
EADC,UseEADCSM10ChSelect,6,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_CHSEL_Msk,0xf << 0,6,6,channel 6
EADC,UseEADCSM10ChSelect,7,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_CHSEL_Msk,0xf << 0,7,7,channel 7
EADC,UseEADCSM10ChSelect,8,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_CHSEL_Msk,0xf << 0,8,8,channel 8
EADC,UseEADCSM10ChSelect,9,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_CHSEL_Msk,0xf << 0,9,9,channel 9
EADC,UseEADCSM10ChSelect,10,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_CHSEL_Msk,0xf << 0,10,10,channel 10
EADC,UseEADCSM10ChSelect,11,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_CHSEL_Msk,0xf << 0,11,11,channel 11
EADC,UseEADCSM10ChSelect,12,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_CHSEL_Msk,0xf << 0,12,12,channel 12
EADC,UseEADCSM10ChSelect,13,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_CHSEL_Msk,0xf << 0,13,13,channel 13
EADC,UseEADCSM10ChSelect,14,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_CHSEL_Msk,0xf << 0,14,14,channel 14
EADC,UseEADCSM10ChSelect,15,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_CHSEL_Msk,0xf << 0,15,15,channel 15
EADC,UseEADCSM10TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0,0,software trigger
EADC,UseEADCSM10TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM10TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM10TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM10TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM10TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM10TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM10TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM10TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x2 << 16,0x2 << 16,aint0 trigger
EADC,UseEADCSM10TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x3 << 16,0x3 << 16,aint1 trigger
EADC,UseEADCSM10TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x4 << 16,0x4 << 16,timer0 trigger
EADC,UseEADCSM10TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x5 << 16,0x5 << 16,timer1 trigger
EADC,UseEADCSM10TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x6 << 16,0x6 << 16,timer2 trigger
EADC,UseEADCSM10TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x7 << 16,0x7 << 16,timer3 trigger
EADC,UseEADCSM10TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x8 << 16,0x8 << 16,pwm0 0 trigger
EADC,UseEADCSM10TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x9 << 16,0x9 << 16,pwm0 1 trigger
EADC,UseEADCSM10TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xA << 16,0xA << 16,pwm0 2 trigger
EADC,UseEADCSM10TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xB << 16,0xB << 16,pwm0 3 trigger
EADC,UseEADCSM10TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xC << 16,0xC << 16,pwm0 4 trigger
EADC,UseEADCSM10TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xD << 16,0xD << 16,pwm0 5 trigger
EADC,UseEADCSM10TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xE << 16,0xE << 16,pwm1 0 trigger
EADC,UseEADCSM10TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xF << 16,0xF << 16,pwm1 1 trigger
EADC,UseEADCSM10TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x10 << 16,0x10 << 16,pwm1 2 trigger
EADC,UseEADCSM10TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x11 << 16,0x11 << 16,pwm1 3 trigger
EADC,UseEADCSM10TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x12 << 16,0x12 << 16,pwm1 4 trigger
EADC,UseEADCSM10TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x13 << 16,0x13 << 16,pwm1 5 trigger
EADC,UseEADCSM10TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x14 << 16,0x14 << 16,bpwm0 trigger
EADC,UseEADCSM10TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x15 << 16,0x15 << 16,bpwm1 trigger
EADC,UseEADCSM10TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM10TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM10ADVBoolean,0,Advanced disable
EADC,UseEADCSM10ADVBoolean,1,Advanced enable
EADC,UseEADCSM10TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_1,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0,0,trigger delay div 1
EADC,UseEADCSM10TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_2,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x40,0x40,trigger delay div 2
EADC,UseEADCSM10TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_4,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x80,0x80,trigger delay div 4
EADC,UseEADCSM10TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_16,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0xC0,0xC0,trigger delay div 16
EADC,UseEADCSM10TdInteger,0,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0,0,trigger delay cnt 0 (min)
EADC,UseEADCSM10TdInteger,16,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x1000,0x1000,trigger delay cnt 16
EADC,UseEADCSM10TdInteger,32,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x2000,0x2000,trigger delay cnt 32
EADC,UseEADCSM10TdInteger,64,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x4000,0x4000,trigger delay cnt 64
EADC,UseEADCSM10TdInteger,128,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x8000,0x8000,trigger delay cnt 128
EADC,UseEADCSM10TdInteger,255,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0xFF00,0xFF00,trigger delay cnt 255 (max)
EADC,UseEADCSM10EsInteger,0,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0,0,extend sample time 0 (min)
EADC,UseEADCSM10EsInteger,16,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x10000000,0x10000000,extend sample time 16
EADC,UseEADCSM10EsInteger,32,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x20000000,0x20000000,extend sample time 32
EADC,UseEADCSM10EsInteger,64,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x40000000,0x40000000,extend sample time 64
EADC,UseEADCSM10EsInteger,128,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x80000000,0x80000000,extend sample time 128
EADC,UseEADCSM10EsInteger,255,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0xFF000000,0xFF000000,extend sample time 255 (max)
EADC,UseEADCSM10DINTMultipleSelect,0x1,EADC->INTSRC[0],0x40043000 + 0xD0,0x1 << 10,0x1 << 10,0x1 << 10,0x1 << 10,interrupt 0 enable
EADC,UseEADCSM10DINTMultipleSelect,0x2,EADC->INTSRC[1],0x40043000 + 0xD4,0x1 << 10,0x1 << 10,0x1 << 10,0x1 << 10,interrupt 1 enable
EADC,UseEADCSM10DINTMultipleSelect,0x4,EADC->INTSRC[2],0x40043000 + 0xD8,0x1 << 10,0x1 << 10,0x1 << 10,0x1 << 10,interrupt 2 enable
EADC,UseEADCSM10DINTMultipleSelect,0x8,EADC->INTSRC[3],0x40043000 + 0xDC,0x1 << 10,0x1 << 10,0x1 << 10,0x1 << 10,interrupt 3 enable
EADC,UseEADCSM10IpRadio,0,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_INTPOS_Msk,0x1 << 22,0,0,int end conversion
EADC,UseEADCSM10IpRadio,1,EADC->SCTL[10],0x40043000 + 0xA8,EADC_SCTL_INTPOS_Msk,0x1 << 22,EADC_SCTL_INTPOS_Msk,0x1 << 22,int start conversion
EADC,UseEADCSM10PDMAENBoolean,1,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 10,0x1 << 10,0x1 << 10,0x1 << 10,pdma enable
EADC,UseEADCSM10PDMAENBoolean,0,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 10,0x1 << 10,0,0,pdma disable
EADC,UseEADCSM10ALIGNBoolean,0,EADC->MCTL1[10],0x40043000 + 0x168,EADC_MCTL1_ALIGN_Msk,0x1 << 0,0,0,left algin disable
EADC,UseEADCSM10ALIGNBoolean,1,EADC->MCTL1[10],0x40043000 + 0x168,EADC_MCTL1_ALIGN_Msk,0x1 << 0,EADC_MCTL1_ALIGN_Msk,0x1 << 0,left align enable
EADC,UseEADCSM10MODERadio,0,mode select for UI
EADC,UseEADCSM10MODERadio,1,EADC->MCTL1[10],0x40043000 + 0x168,EADC_MCTL1_AVG_Msk,0x1 << 1,0x00,0x00,mode select for UI
EADC,UseEADCSM10MODERadio,2,EADC->MCTL1[10],0x40043000 + 0x168,EADC_MCTL1_AVG_Msk,0x1 << 1,0x02,0x02,mode select for UI
EADC,UseEADCSM10ACCUSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[10],0x40043000 + 0x168,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM10ACCUSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[10],0x40043000 + 0x168,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM10ACCUSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[10],0x40043000 + 0x168,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM10ACCUSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[10],0x40043000 + 0x168,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM10ACCUSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[10],0x40043000 + 0x168,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM10ACCUSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[10],0x40043000 + 0x168,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM10ACCUSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[10],0x40043000 + 0x168,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM10ACCUSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[10],0x40043000 + 0x168,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM10ACCUSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[10],0x40043000 + 0x168,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM10AVGSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[10],0x40043000 + 0x168,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM10AVGSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[10],0x40043000 + 0x168,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM10AVGSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[10],0x40043000 + 0x168,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM10AVGSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[10],0x40043000 + 0x168,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM10AVGSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[10],0x40043000 + 0x168,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM10AVGSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[10],0x40043000 + 0x168,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM10AVGSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[10],0x40043000 + 0x168,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM10AVGSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[10],0x40043000 + 0x168,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM10AVGSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[10],0x40043000 + 0x168,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM11ENBoolean,Sample module 11 enable
EADC,UseEADCSM11ChSelect,0,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_CHSEL_Msk,0xf << 0,0,0,channel 0
EADC,UseEADCSM11ChSelect,1,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_CHSEL_Msk,0xf << 0,1,1,channel 1
EADC,UseEADCSM11ChSelect,2,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_CHSEL_Msk,0xf << 0,2,2,channel 2
EADC,UseEADCSM11ChSelect,3,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_CHSEL_Msk,0xf << 0,3,3,channel 3
EADC,UseEADCSM11ChSelect,4,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_CHSEL_Msk,0xf << 0,4,4,channel 4
EADC,UseEADCSM11ChSelect,5,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_CHSEL_Msk,0xf << 0,5,5,channel 5
EADC,UseEADCSM11ChSelect,6,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_CHSEL_Msk,0xf << 0,6,6,channel 6
EADC,UseEADCSM11ChSelect,7,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_CHSEL_Msk,0xf << 0,7,7,channel 7
EADC,UseEADCSM11ChSelect,8,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_CHSEL_Msk,0xf << 0,8,8,channel 8
EADC,UseEADCSM11ChSelect,9,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_CHSEL_Msk,0xf << 0,9,9,channel 9
EADC,UseEADCSM11ChSelect,10,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_CHSEL_Msk,0xf << 0,10,10,channel 10
EADC,UseEADCSM11ChSelect,11,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_CHSEL_Msk,0xf << 0,11,11,channel 11
EADC,UseEADCSM11ChSelect,12,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_CHSEL_Msk,0xf << 0,12,12,channel 12
EADC,UseEADCSM11ChSelect,13,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_CHSEL_Msk,0xf << 0,13,13,channel 13
EADC,UseEADCSM11ChSelect,14,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_CHSEL_Msk,0xf << 0,14,14,channel 14
EADC,UseEADCSM11ChSelect,15,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_CHSEL_Msk,0xf << 0,15,15,channel 15
EADC,UseEADCSM11TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0,0,software trigger
EADC,UseEADCSM11TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM11TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM11TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM11TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM11TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM11TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM11TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM11TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x2 << 16,0x2 << 16,aint0 trigger
EADC,UseEADCSM11TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x3 << 16,0x3 << 16,aint1 trigger
EADC,UseEADCSM11TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x4 << 16,0x4 << 16,timer0 trigger
EADC,UseEADCSM11TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x5 << 16,0x5 << 16,timer1 trigger
EADC,UseEADCSM11TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x6 << 16,0x6 << 16,timer2 trigger
EADC,UseEADCSM11TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x7 << 16,0x7 << 16,timer3 trigger
EADC,UseEADCSM11TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x8 << 16,0x8 << 16,pwm0 0 trigger
EADC,UseEADCSM11TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x9 << 16,0x9 << 16,pwm0 1 trigger
EADC,UseEADCSM11TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xA << 16,0xA << 16,pwm0 2 trigger
EADC,UseEADCSM11TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xB << 16,0xB << 16,pwm0 3 trigger
EADC,UseEADCSM11TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xC << 16,0xC << 16,pwm0 4 trigger
EADC,UseEADCSM11TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xD << 16,0xD << 16,pwm0 5 trigger
EADC,UseEADCSM11TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xE << 16,0xE << 16,pwm1 0 trigger
EADC,UseEADCSM11TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xF << 16,0xF << 16,pwm1 1 trigger
EADC,UseEADCSM11TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x10 << 16,0x10 << 16,pwm1 2 trigger
EADC,UseEADCSM11TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x11 << 16,0x11 << 16,pwm1 3 trigger
EADC,UseEADCSM11TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x12 << 16,0x12 << 16,pwm1 4 trigger
EADC,UseEADCSM11TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x13 << 16,0x13 << 16,pwm1 5 trigger
EADC,UseEADCSM11TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x14 << 16,0x14 << 16,bpwm0 trigger
EADC,UseEADCSM11TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x15 << 16,0x15 << 16,bpwm1 trigger
EADC,UseEADCSM11TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM11TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM11ADVBoolean,0,Advanced disable
EADC,UseEADCSM11ADVBoolean,1,Advanced enable
EADC,UseEADCSM11TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_1,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0,0,trigger delay div 1
EADC,UseEADCSM11TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_2,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x40,0x40,trigger delay div 2
EADC,UseEADCSM11TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_4,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x80,0x80,trigger delay div 4
EADC,UseEADCSM11TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_16,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0xC0,0xC0,trigger delay div 16
EADC,UseEADCSM11TdInteger,0,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0,0,trigger delay cnt 0 (min)
EADC,UseEADCSM11TdInteger,16,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x1000,0x1000,trigger delay cnt 16
EADC,UseEADCSM11TdInteger,32,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x2000,0x2000,trigger delay cnt 32
EADC,UseEADCSM11TdInteger,64,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x4000,0x4000,trigger delay cnt 64
EADC,UseEADCSM11TdInteger,128,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x8000,0x8000,trigger delay cnt 128
EADC,UseEADCSM11TdInteger,255,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0xFF00,0xFF00,trigger delay cnt 255 (max)
EADC,UseEADCSM11EsInteger,0,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0,0,extend sample time 0 (min)
EADC,UseEADCSM11EsInteger,16,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x10000000,0x10000000,extend sample time 16
EADC,UseEADCSM11EsInteger,32,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x20000000,0x20000000,extend sample time 32
EADC,UseEADCSM11EsInteger,64,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x40000000,0x40000000,extend sample time 64
EADC,UseEADCSM11EsInteger,128,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x80000000,0x80000000,extend sample time 128
EADC,UseEADCSM11EsInteger,255,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0xFF000000,0xFF000000,extend sample time 255 (max)
EADC,UseEADCSM11DINTMultipleSelect,0x1,EADC->INTSRC[0],0x40043000 + 0xD0,0x1 << 11,0x1 << 11,0x1 << 11,0x1 << 11,interrupt 0 enable
EADC,UseEADCSM11DINTMultipleSelect,0x2,EADC->INTSRC[1],0x40043000 + 0xD4,0x1 << 11,0x1 << 11,0x1 << 11,0x1 << 11,interrupt 1 enable
EADC,UseEADCSM11DINTMultipleSelect,0x4,EADC->INTSRC[2],0x40043000 + 0xD8,0x1 << 11,0x1 << 11,0x1 << 11,0x1 << 11,interrupt 2 enable
EADC,UseEADCSM11DINTMultipleSelect,0x8,EADC->INTSRC[3],0x40043000 + 0xDC,0x1 << 11,0x1 << 11,0x1 << 11,0x1 << 11,interrupt 3 enable
EADC,UseEADCSM11IpRadio,0,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_INTPOS_Msk,0x1 << 22,0,0,int end conversion
EADC,UseEADCSM11IpRadio,1,EADC->SCTL[11],0x40043000 + 0xAC,EADC_SCTL_INTPOS_Msk,0x1 << 22,EADC_SCTL_INTPOS_Msk,0x1 << 22,int start conversion
EADC,UseEADCSM11PDMAENBoolean,1,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 11,0x1 << 11,0x1 << 11,0x1 << 11,pdma enable
EADC,UseEADCSM11PDMAENBoolean,0,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 11,0x1 << 11,0,0,pdma disable
EADC,UseEADCSM11ALIGNBoolean,0,EADC->MCTL1[11],0x40043000 + 0x16C,EADC_MCTL1_ALIGN_Msk,0x1 << 0,0,0,left algin disable
EADC,UseEADCSM11ALIGNBoolean,1,EADC->MCTL1[11],0x40043000 + 0x16C,EADC_MCTL1_ALIGN_Msk,0x1 << 0,EADC_MCTL1_ALIGN_Msk,0x1 << 0,left align enable
EADC,UseEADCSM11MODERadio,0,mode select for UI
EADC,UseEADCSM11MODERadio,1,EADC->MCTL1[11],0x40043000 + 0x16C,EADC_MCTL1_AVG_Msk,0x1 << 1,0x00,0x00,mode select for UI
EADC,UseEADCSM11MODERadio,2,EADC->MCTL1[11],0x40043000 + 0x16C,EADC_MCTL1_AVG_Msk,0x1 << 1,0x02,0x02,mode select for UI
EADC,UseEADCSM11ACCUSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[11],0x40043000 + 0x16C,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM11ACCUSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[11],0x40043000 + 0x16C,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM11ACCUSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[11],0x40043000 + 0x16C,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM11ACCUSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[11],0x40043000 + 0x16C,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM11ACCUSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[11],0x40043000 + 0x16C,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM11ACCUSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[11],0x40043000 + 0x16C,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM11ACCUSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[11],0x40043000 + 0x16C,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM11ACCUSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[11],0x40043000 + 0x16C,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM11ACCUSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[11],0x40043000 + 0x16C,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM11AVGSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[11],0x40043000 + 0x16C,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM11AVGSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[11],0x40043000 + 0x16C,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM11AVGSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[11],0x40043000 + 0x16C,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM11AVGSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[11],0x40043000 + 0x16C,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM11AVGSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[11],0x40043000 + 0x16C,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM11AVGSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[11],0x40043000 + 0x16C,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM11AVGSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[11],0x40043000 + 0x16C,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM11AVGSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[11],0x40043000 + 0x16C,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM11AVGSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[11],0x40043000 + 0x16C,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM12ENBoolean,Sample module 12 enable
EADC,UseEADCSM12ChSelect,0,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_CHSEL_Msk,0xf << 0,0,0,channel 0
EADC,UseEADCSM12ChSelect,1,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_CHSEL_Msk,0xf << 0,1,1,channel 1
EADC,UseEADCSM12ChSelect,2,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_CHSEL_Msk,0xf << 0,2,2,channel 2
EADC,UseEADCSM12ChSelect,3,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_CHSEL_Msk,0xf << 0,3,3,channel 3
EADC,UseEADCSM12ChSelect,4,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_CHSEL_Msk,0xf << 0,4,4,channel 4
EADC,UseEADCSM12ChSelect,5,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_CHSEL_Msk,0xf << 0,5,5,channel 5
EADC,UseEADCSM12ChSelect,6,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_CHSEL_Msk,0xf << 0,6,6,channel 6
EADC,UseEADCSM12ChSelect,7,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_CHSEL_Msk,0xf << 0,7,7,channel 7
EADC,UseEADCSM12ChSelect,8,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_CHSEL_Msk,0xf << 0,8,8,channel 8
EADC,UseEADCSM12ChSelect,9,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_CHSEL_Msk,0xf << 0,9,9,channel 9
EADC,UseEADCSM12ChSelect,10,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_CHSEL_Msk,0xf << 0,10,10,channel 10
EADC,UseEADCSM12ChSelect,11,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_CHSEL_Msk,0xf << 0,11,11,channel 11
EADC,UseEADCSM12ChSelect,12,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_CHSEL_Msk,0xf << 0,12,12,channel 12
EADC,UseEADCSM12ChSelect,13,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_CHSEL_Msk,0xf << 0,13,13,channel 13
EADC,UseEADCSM12ChSelect,14,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_CHSEL_Msk,0xf << 0,14,14,channel 14
EADC,UseEADCSM12ChSelect,15,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_CHSEL_Msk,0xf << 0,15,15,channel 15
EADC,UseEADCSM12TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0,0,software trigger
EADC,UseEADCSM12TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM12TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM12TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM12TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM12TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM12TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM12TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM12TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x2 << 16,0x2 << 16,aint0 trigger
EADC,UseEADCSM12TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x3 << 16,0x3 << 16,aint1 trigger
EADC,UseEADCSM12TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x4 << 16,0x4 << 16,timer0 trigger
EADC,UseEADCSM12TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x5 << 16,0x5 << 16,timer1 trigger
EADC,UseEADCSM12TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x6 << 16,0x6 << 16,timer2 trigger
EADC,UseEADCSM12TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x7 << 16,0x7 << 16,timer3 trigger
EADC,UseEADCSM12TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x8 << 16,0x8 << 16,pwm0 0 trigger
EADC,UseEADCSM12TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x9 << 16,0x9 << 16,pwm0 1 trigger
EADC,UseEADCSM12TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xA << 16,0xA << 16,pwm0 2 trigger
EADC,UseEADCSM12TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xB << 16,0xB << 16,pwm0 3 trigger
EADC,UseEADCSM12TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xC << 16,0xC << 16,pwm0 4 trigger
EADC,UseEADCSM12TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xD << 16,0xD << 16,pwm0 5 trigger
EADC,UseEADCSM12TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xE << 16,0xE << 16,pwm1 0 trigger
EADC,UseEADCSM12TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xF << 16,0xF << 16,pwm1 1 trigger
EADC,UseEADCSM12TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x10 << 16,0x10 << 16,pwm1 2 trigger
EADC,UseEADCSM12TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x11 << 16,0x11 << 16,pwm1 3 trigger
EADC,UseEADCSM12TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x12 << 16,0x12 << 16,pwm1 4 trigger
EADC,UseEADCSM12TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x13 << 16,0x13 << 16,pwm1 5 trigger
EADC,UseEADCSM12TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x14 << 16,0x14 << 16,bpwm0 trigger
EADC,UseEADCSM12TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x15 << 16,0x15 << 16,bpwm1 trigger
EADC,UseEADCSM12TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM12TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM12ADVBoolean,0,Advanced disable
EADC,UseEADCSM12ADVBoolean,1,Advanced enable
EADC,UseEADCSM12TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_1,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0,0,trigger delay div 1
EADC,UseEADCSM12TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_2,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x40,0x40,trigger delay div 2
EADC,UseEADCSM12TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_4,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x80,0x80,trigger delay div 4
EADC,UseEADCSM12TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_16,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0xC0,0xC0,trigger delay div 16
EADC,UseEADCSM12TdInteger,0,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0,0,trigger delay cnt 0 (min)
EADC,UseEADCSM12TdInteger,16,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x1000,0x1000,trigger delay cnt 16
EADC,UseEADCSM12TdInteger,32,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x2000,0x2000,trigger delay cnt 32
EADC,UseEADCSM12TdInteger,64,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x4000,0x4000,trigger delay cnt 64
EADC,UseEADCSM12TdInteger,128,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x8000,0x8000,trigger delay cnt 128
EADC,UseEADCSM12TdInteger,255,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0xFF00,0xFF00,trigger delay cnt 255 (max)
EADC,UseEADCSM12EsInteger,0,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0,0,extend sample time 0 (min)
EADC,UseEADCSM12EsInteger,16,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x10000000,0x10000000,extend sample time 16
EADC,UseEADCSM12EsInteger,32,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x20000000,0x20000000,extend sample time 32
EADC,UseEADCSM12EsInteger,64,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x40000000,0x40000000,extend sample time 64
EADC,UseEADCSM12EsInteger,128,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x80000000,0x80000000,extend sample time 128
EADC,UseEADCSM12EsInteger,255,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0xFF000000,0xFF000000,extend sample time 255 (max)
EADC,UseEADCSM12DINTMultipleSelect,0x1,EADC->INTSRC[0],0x40043000 + 0xD0,0x1 << 12,0x1 << 12,0x1 << 12,0x1 << 12,interrupt 0 enable
EADC,UseEADCSM12DINTMultipleSelect,0x2,EADC->INTSRC[1],0x40043000 + 0xD4,0x1 << 12,0x1 << 12,0x1 << 12,0x1 << 12,interrupt 1 enable
EADC,UseEADCSM12DINTMultipleSelect,0x4,EADC->INTSRC[2],0x40043000 + 0xD8,0x1 << 12,0x1 << 12,0x1 << 12,0x1 << 12,interrupt 2 enable
EADC,UseEADCSM12DINTMultipleSelect,0x8,EADC->INTSRC[3],0x40043000 + 0xDC,0x1 << 12,0x1 << 12,0x1 << 12,0x1 << 12,interrupt 3 enable
EADC,UseEADCSM12IpRadio,0,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_INTPOS_Msk,0x1 << 22,0,0,int end conversion
EADC,UseEADCSM12IpRadio,1,EADC->SCTL[12],0x40043000 + 0xB0,EADC_SCTL_INTPOS_Msk,0x1 << 22,EADC_SCTL_INTPOS_Msk,0x1 << 22,int start conversion
EADC,UseEADCSM12PDMAENBoolean,1,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 12,0x1 << 12,0x1 << 12,0x1 << 12,pdma enable
EADC,UseEADCSM12PDMAENBoolean,0,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 12,0x1 << 12,0,0,pdma disable
EADC,UseEADCSM12ALIGNBoolean,0,EADC->MCTL1[12],0x40043000 + 0x170,EADC_MCTL1_ALIGN_Msk,0x1 << 0,0,0,left algin disable
EADC,UseEADCSM12ALIGNBoolean,1,EADC->MCTL1[12],0x40043000 + 0x170,EADC_MCTL1_ALIGN_Msk,0x1 << 0,EADC_MCTL1_ALIGN_Msk,0x1 << 0,left align enable
EADC,UseEADCSM12MODERadio,0,mode select for UI
EADC,UseEADCSM12MODERadio,1,EADC->MCTL1[12],0x40043000 + 0x170,EADC_MCTL1_AVG_Msk,0x1 << 1,0x00,0x00,mode select for UI
EADC,UseEADCSM12MODERadio,2,EADC->MCTL1[12],0x40043000 + 0x170,EADC_MCTL1_AVG_Msk,0x1 << 1,0x02,0x02,mode select for UI
EADC,UseEADCSM12ACCUSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[12],0x40043000 + 0x170,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM12ACCUSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[12],0x40043000 + 0x170,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM12ACCUSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[12],0x40043000 + 0x170,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM12ACCUSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[12],0x40043000 + 0x170,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM12ACCUSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[12],0x40043000 + 0x170,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM12ACCUSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[12],0x40043000 + 0x170,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM12ACCUSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[12],0x40043000 + 0x170,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM12ACCUSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[12],0x40043000 + 0x170,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM12ACCUSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[12],0x40043000 + 0x170,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM12AVGSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[12],0x40043000 + 0x170,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM12AVGSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[12],0x40043000 + 0x170,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM12AVGSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[12],0x40043000 + 0x170,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM12AVGSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[12],0x40043000 + 0x170,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM12AVGSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[12],0x40043000 + 0x170,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM12AVGSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[12],0x40043000 + 0x170,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM12AVGSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[12],0x40043000 + 0x170,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM12AVGSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[12],0x40043000 + 0x170,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM12AVGSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[12],0x40043000 + 0x170,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM13ENBoolean,Sample module 13 enable
EADC,UseEADCSM13ChSelect,0,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_CHSEL_Msk,0xf << 0,0,0,channel 0
EADC,UseEADCSM13ChSelect,1,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_CHSEL_Msk,0xf << 0,1,1,channel 1
EADC,UseEADCSM13ChSelect,2,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_CHSEL_Msk,0xf << 0,2,2,channel 2
EADC,UseEADCSM13ChSelect,3,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_CHSEL_Msk,0xf << 0,3,3,channel 3
EADC,UseEADCSM13ChSelect,4,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_CHSEL_Msk,0xf << 0,4,4,channel 4
EADC,UseEADCSM13ChSelect,5,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_CHSEL_Msk,0xf << 0,5,5,channel 5
EADC,UseEADCSM13ChSelect,6,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_CHSEL_Msk,0xf << 0,6,6,channel 6
EADC,UseEADCSM13ChSelect,7,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_CHSEL_Msk,0xf << 0,7,7,channel 7
EADC,UseEADCSM13ChSelect,8,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_CHSEL_Msk,0xf << 0,8,8,channel 8
EADC,UseEADCSM13ChSelect,9,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_CHSEL_Msk,0xf << 0,9,9,channel 9
EADC,UseEADCSM13ChSelect,10,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_CHSEL_Msk,0xf << 0,10,10,channel 10
EADC,UseEADCSM13ChSelect,11,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_CHSEL_Msk,0xf << 0,11,11,channel 11
EADC,UseEADCSM13ChSelect,12,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_CHSEL_Msk,0xf << 0,12,12,channel 12
EADC,UseEADCSM13ChSelect,13,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_CHSEL_Msk,0xf << 0,13,13,channel 13
EADC,UseEADCSM13ChSelect,14,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_CHSEL_Msk,0xf << 0,14,14,channel 14
EADC,UseEADCSM13ChSelect,15,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_CHSEL_Msk,0xf << 0,15,15,channel 15
EADC,UseEADCSM13TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0,0,software trigger
EADC,UseEADCSM13TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM13TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM13TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM13TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM13TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM13TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM13TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM13TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x2 << 16,0x2 << 16,aint0 trigger
EADC,UseEADCSM13TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x3 << 16,0x3 << 16,aint1 trigger
EADC,UseEADCSM13TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x4 << 16,0x4 << 16,timer0 trigger
EADC,UseEADCSM13TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x5 << 16,0x5 << 16,timer1 trigger
EADC,UseEADCSM13TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x6 << 16,0x6 << 16,timer2 trigger
EADC,UseEADCSM13TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x7 << 16,0x7 << 16,timer3 trigger
EADC,UseEADCSM13TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x8 << 16,0x8 << 16,pwm0 0 trigger
EADC,UseEADCSM13TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x9 << 16,0x9 << 16,pwm0 1 trigger
EADC,UseEADCSM13TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xA << 16,0xA << 16,pwm0 2 trigger
EADC,UseEADCSM13TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xB << 16,0xB << 16,pwm0 3 trigger
EADC,UseEADCSM13TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xC << 16,0xC << 16,pwm0 4 trigger
EADC,UseEADCSM13TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xD << 16,0xD << 16,pwm0 5 trigger
EADC,UseEADCSM13TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xE << 16,0xE << 16,pwm1 0 trigger
EADC,UseEADCSM13TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xF << 16,0xF << 16,pwm1 1 trigger
EADC,UseEADCSM13TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x10 << 16,0x10 << 16,pwm1 2 trigger
EADC,UseEADCSM13TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x11 << 16,0x11 << 16,pwm1 3 trigger
EADC,UseEADCSM13TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x12 << 16,0x12 << 16,pwm1 4 trigger
EADC,UseEADCSM13TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x13 << 16,0x13 << 16,pwm1 5 trigger
EADC,UseEADCSM13TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x14 << 16,0x14 << 16,bpwm0 trigger
EADC,UseEADCSM13TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x15 << 16,0x15 << 16,bpwm1 trigger
EADC,UseEADCSM13TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM13TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM13ADVBoolean,0,Advanced disable
EADC,UseEADCSM13ADVBoolean,1,Advanced enable
EADC,UseEADCSM13TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_1,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0,0,trigger delay div 1
EADC,UseEADCSM13TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_2,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x40,0x40,trigger delay div 2
EADC,UseEADCSM13TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_4,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x80,0x80,trigger delay div 4
EADC,UseEADCSM13TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_16,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0xC0,0xC0,trigger delay div 16
EADC,UseEADCSM13TdInteger,0,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0,0,trigger delay cnt 0 (min)
EADC,UseEADCSM13TdInteger,16,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x1000,0x1000,trigger delay cnt 16
EADC,UseEADCSM13TdInteger,32,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x2000,0x2000,trigger delay cnt 32
EADC,UseEADCSM13TdInteger,64,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x4000,0x4000,trigger delay cnt 64
EADC,UseEADCSM13TdInteger,128,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x8000,0x8000,trigger delay cnt 128
EADC,UseEADCSM13TdInteger,255,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0xFF00,0xFF00,trigger delay cnt 255 (max)
EADC,UseEADCSM13EsInteger,0,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0,0,extend sample time 0 (min)
EADC,UseEADCSM13EsInteger,16,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x10000000,0x10000000,extend sample time 16
EADC,UseEADCSM13EsInteger,32,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x20000000,0x20000000,extend sample time 32
EADC,UseEADCSM13EsInteger,64,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x40000000,0x40000000,extend sample time 64
EADC,UseEADCSM13EsInteger,128,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x80000000,0x80000000,extend sample time 128
EADC,UseEADCSM13EsInteger,255,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0xFF000000,0xFF000000,extend sample time 255 (max)
EADC,UseEADCSM13DINTMultipleSelect,0x1,EADC->INTSRC[0],0x40043000 + 0xD0,0x1 << 13,0x1 << 13,0x1 << 13,0x1 << 13,interrupt 0 enable
EADC,UseEADCSM13DINTMultipleSelect,0x2,EADC->INTSRC[1],0x40043000 + 0xD4,0x1 << 13,0x1 << 13,0x1 << 13,0x1 << 13,interrupt 1 enable
EADC,UseEADCSM13DINTMultipleSelect,0x4,EADC->INTSRC[2],0x40043000 + 0xD8,0x1 << 13,0x1 << 13,0x1 << 13,0x1 << 13,interrupt 2 enable
EADC,UseEADCSM13DINTMultipleSelect,0x8,EADC->INTSRC[3],0x40043000 + 0xDC,0x1 << 13,0x1 << 13,0x1 << 13,0x1 << 13,interrupt 3 enable
EADC,UseEADCSM13IpRadio,0,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_INTPOS_Msk,0x1 << 22,0,0,int end conversion
EADC,UseEADCSM13IpRadio,1,EADC->SCTL[13],0x40043000 + 0xB4,EADC_SCTL_INTPOS_Msk,0x1 << 22,EADC_SCTL_INTPOS_Msk,0x1 << 22,int start conversion
EADC,UseEADCSM13PDMAENBoolean,1,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 13,0x1 << 13,0x1 << 13,0x1 << 13,pdma enable
EADC,UseEADCSM13PDMAENBoolean,0,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 13,0x1 << 13,0,0,pdma disable
EADC,UseEADCSM13ALIGNBoolean,0,EADC->MCTL1[13],0x40043000 + 0x174,EADC_MCTL1_ALIGN_Msk,0x1 << 0,0,0,left algin disable
EADC,UseEADCSM13ALIGNBoolean,1,EADC->MCTL1[13],0x40043000 + 0x174,EADC_MCTL1_ALIGN_Msk,0x1 << 0,EADC_MCTL1_ALIGN_Msk,0x1 << 0,left align enable
EADC,UseEADCSM13MODERadio,0,mode select for UI
EADC,UseEADCSM13MODERadio,1,EADC->MCTL1[13],0x40043000 + 0x174,EADC_MCTL1_AVG_Msk,0x1 << 1,0x00,0x00,mode select for UI
EADC,UseEADCSM13MODERadio,2,EADC->MCTL1[13],0x40043000 + 0x174,EADC_MCTL1_AVG_Msk,0x1 << 1,0x02,0x02,mode select for UI
EADC,UseEADCSM13ACCUSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[13],0x40043000 + 0x174,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM13ACCUSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[13],0x40043000 + 0x174,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM13ACCUSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[13],0x40043000 + 0x174,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM13ACCUSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[13],0x40043000 + 0x174,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM13ACCUSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[13],0x40043000 + 0x174,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM13ACCUSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[13],0x40043000 + 0x174,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM13ACCUSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[13],0x40043000 + 0x174,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM13ACCUSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[13],0x40043000 + 0x174,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM13ACCUSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[13],0x40043000 + 0x174,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM13AVGSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[13],0x40043000 + 0x174,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM13AVGSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[13],0x40043000 + 0x174,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM13AVGSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[13],0x40043000 + 0x174,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM13AVGSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[13],0x40043000 + 0x174,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM13AVGSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[13],0x40043000 + 0x174,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM13AVGSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[13],0x40043000 + 0x174,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM13AVGSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[13],0x40043000 + 0x174,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM13AVGSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[13],0x40043000 + 0x174,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM13AVGSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[13],0x40043000 + 0x174,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM14ENBoolean,Sample module 14 enable
EADC,UseEADCSM14ChSelect,0,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_CHSEL_Msk,0xf << 0,0,0,channel 0
EADC,UseEADCSM14ChSelect,1,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_CHSEL_Msk,0xf << 0,1,1,channel 1
EADC,UseEADCSM14ChSelect,2,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_CHSEL_Msk,0xf << 0,2,2,channel 2
EADC,UseEADCSM14ChSelect,3,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_CHSEL_Msk,0xf << 0,3,3,channel 3
EADC,UseEADCSM14ChSelect,4,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_CHSEL_Msk,0xf << 0,4,4,channel 4
EADC,UseEADCSM14ChSelect,5,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_CHSEL_Msk,0xf << 0,5,5,channel 5
EADC,UseEADCSM14ChSelect,6,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_CHSEL_Msk,0xf << 0,6,6,channel 6
EADC,UseEADCSM14ChSelect,7,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_CHSEL_Msk,0xf << 0,7,7,channel 7
EADC,UseEADCSM14ChSelect,8,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_CHSEL_Msk,0xf << 0,8,8,channel 8
EADC,UseEADCSM14ChSelect,9,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_CHSEL_Msk,0xf << 0,9,9,channel 9
EADC,UseEADCSM14ChSelect,10,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_CHSEL_Msk,0xf << 0,10,10,channel 10
EADC,UseEADCSM14ChSelect,11,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_CHSEL_Msk,0xf << 0,11,11,channel 11
EADC,UseEADCSM14ChSelect,12,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_CHSEL_Msk,0xf << 0,12,12,channel 12
EADC,UseEADCSM14ChSelect,13,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_CHSEL_Msk,0xf << 0,13,13,channel 13
EADC,UseEADCSM14ChSelect,14,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_CHSEL_Msk,0xf << 0,14,14,channel 14
EADC,UseEADCSM14ChSelect,15,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_CHSEL_Msk,0xf << 0,15,15,channel 15
EADC,UseEADCSM14TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0,0,software trigger
EADC,UseEADCSM14TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM14TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM14TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM14TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM14TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM14TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM14TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM14TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x2 << 16,0x2 << 16,aint0 trigger
EADC,UseEADCSM14TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x3 << 16,0x3 << 16,aint1 trigger
EADC,UseEADCSM14TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x4 << 16,0x4 << 16,timer0 trigger
EADC,UseEADCSM14TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x5 << 16,0x5 << 16,timer1 trigger
EADC,UseEADCSM14TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x6 << 16,0x6 << 16,timer2 trigger
EADC,UseEADCSM14TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x7 << 16,0x7 << 16,timer3 trigger
EADC,UseEADCSM14TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x8 << 16,0x8 << 16,pwm0 0 trigger
EADC,UseEADCSM14TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x9 << 16,0x9 << 16,pwm0 1 trigger
EADC,UseEADCSM14TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xA << 16,0xA << 16,pwm0 2 trigger
EADC,UseEADCSM14TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xB << 16,0xB << 16,pwm0 3 trigger
EADC,UseEADCSM14TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xC << 16,0xC << 16,pwm0 4 trigger
EADC,UseEADCSM14TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xD << 16,0xD << 16,pwm0 5 trigger
EADC,UseEADCSM14TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xE << 16,0xE << 16,pwm1 0 trigger
EADC,UseEADCSM14TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xF << 16,0xF << 16,pwm1 1 trigger
EADC,UseEADCSM14TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x10 << 16,0x10 << 16,pwm1 2 trigger
EADC,UseEADCSM14TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x11 << 16,0x11 << 16,pwm1 3 trigger
EADC,UseEADCSM14TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x12 << 16,0x12 << 16,pwm1 4 trigger
EADC,UseEADCSM14TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x13 << 16,0x13 << 16,pwm1 5 trigger
EADC,UseEADCSM14TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x14 << 16,0x14 << 16,bpwm0 trigger
EADC,UseEADCSM14TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x15 << 16,0x15 << 16,bpwm1 trigger
EADC,UseEADCSM14TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM14TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM14ADVBoolean,0,Advanced disable
EADC,UseEADCSM14ADVBoolean,1,Advanced enable
EADC,UseEADCSM14TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_1,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0,0,trigger delay div 1
EADC,UseEADCSM14TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_2,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x40,0x40,trigger delay div 2
EADC,UseEADCSM14TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_4,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x80,0x80,trigger delay div 4
EADC,UseEADCSM14TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_16,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0xC0,0xC0,trigger delay div 16
EADC,UseEADCSM14TdInteger,0,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0,0,trigger delay cnt 0 (min)
EADC,UseEADCSM14TdInteger,16,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x1000,0x1000,trigger delay cnt 16
EADC,UseEADCSM14TdInteger,32,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x2000,0x2000,trigger delay cnt 32
EADC,UseEADCSM14TdInteger,64,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x4000,0x4000,trigger delay cnt 64
EADC,UseEADCSM14TdInteger,128,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x8000,0x8000,trigger delay cnt 128
EADC,UseEADCSM14TdInteger,255,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0xFF00,0xFF00,trigger delay cnt 255 (max)
EADC,UseEADCSM14EsInteger,0,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0,0,extend sample time 0 (min)
EADC,UseEADCSM14EsInteger,16,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x10000000,0x10000000,extend sample time 16
EADC,UseEADCSM14EsInteger,32,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x20000000,0x20000000,extend sample time 32
EADC,UseEADCSM14EsInteger,64,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x40000000,0x40000000,extend sample time 64
EADC,UseEADCSM14EsInteger,128,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x80000000,0x80000000,extend sample time 128
EADC,UseEADCSM14EsInteger,255,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0xFF000000,0xFF000000,extend sample time 255 (max)
EADC,UseEADCSM14DINTMultipleSelect,0x1,EADC->INTSRC[0],0x40043000 + 0xD0,0x1 << 14,0x1 << 14,0x1 << 14,0x1 << 14,interrupt 0 enable
EADC,UseEADCSM14DINTMultipleSelect,0x2,EADC->INTSRC[1],0x40043000 + 0xD4,0x1 << 14,0x1 << 14,0x1 << 14,0x1 << 14,interrupt 1 enable
EADC,UseEADCSM14DINTMultipleSelect,0x4,EADC->INTSRC[2],0x40043000 + 0xD8,0x1 << 14,0x1 << 14,0x1 << 14,0x1 << 14,interrupt 2 enable
EADC,UseEADCSM14DINTMultipleSelect,0x8,EADC->INTSRC[3],0x40043000 + 0xDC,0x1 << 14,0x1 << 14,0x1 << 14,0x1 << 14,interrupt 3 enable
EADC,UseEADCSM14IpRadio,0,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_INTPOS_Msk,0x1 << 22,0,0,int end conversion
EADC,UseEADCSM14IpRadio,1,EADC->SCTL[14],0x40043000 + 0xB8,EADC_SCTL_INTPOS_Msk,0x1 << 22,EADC_SCTL_INTPOS_Msk,0x1 << 22,int start conversion
EADC,UseEADCSM14PDMAENBoolean,1,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 14,0x1 << 14,0x1 << 14,0x1 << 14,pdma enable
EADC,UseEADCSM14PDMAENBoolean,0,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 14,0x1 << 14,0,0,pdma disable
EADC,UseEADCSM14ALIGNBoolean,0,EADC->MCTL1[14],0x40043000 + 0x178,EADC_MCTL1_ALIGN_Msk,0x1 << 0,0,0,left algin disable
EADC,UseEADCSM14ALIGNBoolean,1,EADC->MCTL1[14],0x40043000 + 0x178,EADC_MCTL1_ALIGN_Msk,0x1 << 0,EADC_MCTL1_ALIGN_Msk,0x1 << 0,left align enable
EADC,UseEADCSM14MODERadio,0,mode select for UI
EADC,UseEADCSM14MODERadio,1,EADC->MCTL1[14],0x40043000 + 0x178,EADC_MCTL1_AVG_Msk,0x1 << 1,0x00,0x00,mode select for UI
EADC,UseEADCSM14MODERadio,2,EADC->MCTL1[14],0x40043000 + 0x178,EADC_MCTL1_AVG_Msk,0x1 << 1,0x02,0x02,mode select for UI
EADC,UseEADCSM14ACCUSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[14],0x40043000 + 0x178,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM14ACCUSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[14],0x40043000 + 0x178,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM14ACCUSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[14],0x40043000 + 0x178,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM14ACCUSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[14],0x40043000 + 0x178,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM14ACCUSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[14],0x40043000 + 0x178,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM14ACCUSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[14],0x40043000 + 0x178,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM14ACCUSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[14],0x40043000 + 0x178,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM14ACCUSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[14],0x40043000 + 0x178,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM14ACCUSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[14],0x40043000 + 0x178,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM14AVGSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[14],0x40043000 + 0x178,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM14AVGSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[14],0x40043000 + 0x178,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM14AVGSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[14],0x40043000 + 0x178,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM14AVGSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[14],0x40043000 + 0x178,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM14AVGSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[14],0x40043000 + 0x178,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM14AVGSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[14],0x40043000 + 0x178,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM14AVGSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[14],0x40043000 + 0x178,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM14AVGSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[14],0x40043000 + 0x178,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM14AVGSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[14],0x40043000 + 0x178,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM15ENBoolean,Sample module 15 enable
EADC,UseEADCSM15ChSelect,0,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_CHSEL_Msk,0xf << 0,0,0,channel 0
EADC,UseEADCSM15ChSelect,1,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_CHSEL_Msk,0xf << 0,1,1,channel 1
EADC,UseEADCSM15ChSelect,2,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_CHSEL_Msk,0xf << 0,2,2,channel 2
EADC,UseEADCSM15ChSelect,3,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_CHSEL_Msk,0xf << 0,3,3,channel 3
EADC,UseEADCSM15ChSelect,4,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_CHSEL_Msk,0xf << 0,4,4,channel 4
EADC,UseEADCSM15ChSelect,5,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_CHSEL_Msk,0xf << 0,5,5,channel 5
EADC,UseEADCSM15ChSelect,6,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_CHSEL_Msk,0xf << 0,6,6,channel 6
EADC,UseEADCSM15ChSelect,7,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_CHSEL_Msk,0xf << 0,7,7,channel 7
EADC,UseEADCSM15ChSelect,8,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_CHSEL_Msk,0xf << 0,8,8,channel 8
EADC,UseEADCSM15ChSelect,9,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_CHSEL_Msk,0xf << 0,9,9,channel 9
EADC,UseEADCSM15ChSelect,10,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_CHSEL_Msk,0xf << 0,10,10,channel 10
EADC,UseEADCSM15ChSelect,11,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_CHSEL_Msk,0xf << 0,11,11,channel 11
EADC,UseEADCSM15ChSelect,12,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_CHSEL_Msk,0xf << 0,12,12,channel 12
EADC,UseEADCSM15ChSelect,13,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_CHSEL_Msk,0xf << 0,13,13,channel 13
EADC,UseEADCSM15ChSelect,14,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_CHSEL_Msk,0xf << 0,14,14,channel 14
EADC,UseEADCSM15ChSelect,15,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_CHSEL_Msk,0xf << 0,15,15,channel 15
EADC,UseEADCSM15TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0,0,software trigger
EADC,UseEADCSM15TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_SOFTWARE_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM15TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_FALLING_EDGE_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM15TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM15TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM15TsSelect,EADC_RISING_EDGE_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x1 << 16,0x1 << 16,ext pin trigger
EADC,UseEADCSM15TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTREN_Msk,0x1 << 4,EADC_SCTL_EXTREN_Msk,0x1 << 4,rising edge trigger enable
EADC,UseEADCSM15TsSelect,EADC_FALLING_RISING_EDGE_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,EADC_SCTL_EXTFEN_Msk,0x1 << 5,falling edge trigger enable
EADC,UseEADCSM15TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x2 << 16,0x2 << 16,aint0 trigger
EADC,UseEADCSM15TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_ADINT0_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x3 << 16,0x3 << 16,aint1 trigger
EADC,UseEADCSM15TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_ADINT1_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x4 << 16,0x4 << 16,timer0 trigger
EADC,UseEADCSM15TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_TIMER0_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x5 << 16,0x5 << 16,timer1 trigger
EADC,UseEADCSM15TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_TIMER1_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x6 << 16,0x6 << 16,timer2 trigger
EADC,UseEADCSM15TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_TIMER2_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x7 << 16,0x7 << 16,timer3 trigger
EADC,UseEADCSM15TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_TIMER3_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x8 << 16,0x8 << 16,pwm0 0 trigger
EADC,UseEADCSM15TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_PWM0TG0_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x9 << 16,0x9 << 16,pwm0 1 trigger
EADC,UseEADCSM15TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_PWM0TG1_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xA << 16,0xA << 16,pwm0 2 trigger
EADC,UseEADCSM15TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_PWM0TG2_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xB << 16,0xB << 16,pwm0 3 trigger
EADC,UseEADCSM15TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_PWM0TG3_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xC << 16,0xC << 16,pwm0 4 trigger
EADC,UseEADCSM15TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_PWM0TG4_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xD << 16,0xD << 16,pwm0 5 trigger
EADC,UseEADCSM15TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_PWM0TG5_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xE << 16,0xE << 16,pwm1 0 trigger
EADC,UseEADCSM15TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_PWM1TG0_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0xF << 16,0xF << 16,pwm1 1 trigger
EADC,UseEADCSM15TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_PWM1TG1_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x10 << 16,0x10 << 16,pwm1 2 trigger
EADC,UseEADCSM15TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_PWM1TG2_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x11 << 16,0x11 << 16,pwm1 3 trigger
EADC,UseEADCSM15TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_PWM1TG3_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x12 << 16,0x12 << 16,pwm1 4 trigger
EADC,UseEADCSM15TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_PWM1TG4_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x13 << 16,0x13 << 16,pwm1 5 trigger
EADC,UseEADCSM15TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_PWM1TG5_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x14 << 16,0x14 << 16,bpwm0 trigger
EADC,UseEADCSM15TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_BPWM0TG_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGSEL_Msk,0x1f << 16,0x15 << 16,0x15 << 16,bpwm1 trigger
EADC,UseEADCSM15TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTREN_Msk,0x1 << 4,0,0,rising edge trigger disable
EADC,UseEADCSM15TsSelect,EADC_BPWM1TG_TRIGGER,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTFEN_Msk,0x1 << 5,0,0,falling edge trigger disable
EADC,UseEADCSM15ADVBoolean,0,Advanced disable
EADC,UseEADCSM15ADVBoolean,1,Advanced enable
EADC,UseEADCSM15TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_1,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0,0,trigger delay div 1
EADC,UseEADCSM15TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_2,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x40,0x40,trigger delay div 2
EADC,UseEADCSM15TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_4,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0x80,0x80,trigger delay div 4
EADC,UseEADCSM15TddivSelect,EADC_SCTL_TRGDLYDIV_DIVIDER_16,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGDLYDIV_Msk,0x3 << 6,0xC0,0xC0,trigger delay div 16
EADC,UseEADCSM15TdInteger,0,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0,0,trigger delay cnt 0 (min)
EADC,UseEADCSM15TdInteger,16,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x1000,0x1000,trigger delay cnt 16
EADC,UseEADCSM15TdInteger,32,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x2000,0x2000,trigger delay cnt 32
EADC,UseEADCSM15TdInteger,64,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x4000,0x4000,trigger delay cnt 64
EADC,UseEADCSM15TdInteger,128,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0x8000,0x8000,trigger delay cnt 128
EADC,UseEADCSM15TdInteger,255,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_TRGDLYCNT_Msk,0xff << 8,0xFF00,0xFF00,trigger delay cnt 255 (max)
EADC,UseEADCSM15EsInteger,0,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0,0,extend sample time 0 (min)
EADC,UseEADCSM15EsInteger,16,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x10000000,0x10000000,extend sample time 16
EADC,UseEADCSM15EsInteger,32,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x20000000,0x20000000,extend sample time 32
EADC,UseEADCSM15EsInteger,64,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x40000000,0x40000000,extend sample time 64
EADC,UseEADCSM15EsInteger,128,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x80000000,0x80000000,extend sample time 128
EADC,UseEADCSM15EsInteger,255,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0xFF000000,0xFF000000,extend sample time 255 (max)
EADC,UseEADCSM15DINTMultipleSelect,0x1,EADC->INTSRC[0],0x40043000 + 0xD0,0x1 << 15,0x1 << 15,0x1 << 15,0x1 << 15,interrupt 0 enable
EADC,UseEADCSM15DINTMultipleSelect,0x2,EADC->INTSRC[1],0x40043000 + 0xD4,0x1 << 15,0x1 << 15,0x1 << 15,0x1 << 15,interrupt 1 enable
EADC,UseEADCSM15DINTMultipleSelect,0x4,EADC->INTSRC[2],0x40043000 + 0xD8,0x1 << 15,0x1 << 15,0x1 << 15,0x1 << 15,interrupt 2 enable
EADC,UseEADCSM15DINTMultipleSelect,0x8,EADC->INTSRC[3],0x40043000 + 0xDC,0x1 << 15,0x1 << 15,0x1 << 15,0x1 << 15,interrupt 3 enable
EADC,UseEADCSM15IpRadio,0,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_INTPOS_Msk,0x1 << 22,0,0,int end conversion
EADC,UseEADCSM15IpRadio,1,EADC->SCTL[15],0x40043000 + 0xBC,EADC_SCTL_INTPOS_Msk,0x1 << 22,EADC_SCTL_INTPOS_Msk,0x1 << 22,int start conversion
EADC,UseEADCSM15PDMAENBoolean,1,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 15,0x1 << 15,0x1 << 15,0x1 << 15,pdma enable
EADC,UseEADCSM15PDMAENBoolean,0,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 15,0x1 << 15,0,0,pdma disable
EADC,UseEADCSM15ALIGNBoolean,0,EADC->MCTL1[15],0x40043000 + 0x17C,EADC_MCTL1_ALIGN_Msk,0x1 << 0,0,0,left algin disable
EADC,UseEADCSM15ALIGNBoolean,1,EADC->MCTL1[15],0x40043000 + 0x17C,EADC_MCTL1_ALIGN_Msk,0x1 << 0,EADC_MCTL1_ALIGN_Msk,0x1 << 0,left align enable
EADC,UseEADCSM15MODERadio,0,mode select for UI
EADC,UseEADCSM15MODERadio,1,EADC->MCTL1[15],0x40043000 + 0x17C,EADC_MCTL1_AVG_Msk,0x1 << 1,0x00,0x00,mode select for UI
EADC,UseEADCSM15MODERadio,2,EADC->MCTL1[15],0x40043000 + 0x17C,EADC_MCTL1_AVG_Msk,0x1 << 1,0x02,0x02,mode select for UI
EADC,UseEADCSM15ACCUSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[15],0x40043000 + 0x17C,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM15ACCUSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[15],0x40043000 + 0x17C,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM15ACCUSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[15],0x40043000 + 0x17C,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM15ACCUSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[15],0x40043000 + 0x17C,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM15ACCUSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[15],0x40043000 + 0x17C,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM15ACCUSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[15],0x40043000 + 0x17C,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM15ACCUSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[15],0x40043000 + 0x17C,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM15ACCUSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[15],0x40043000 + 0x17C,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM15ACCUSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[15],0x40043000 + 0x17C,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM15AVGSelect,EADC_MCTL1_ACU_1,EADC->MCTL1[15],0x40043000 + 0x17C,EADC_MCTL1_ACU_Msk,0xf << 4,0x00,0x00,accumulate 1
EADC,UseEADCSM15AVGSelect,EADC_MCTL1_ACU_2,EADC->MCTL1[15],0x40043000 + 0x17C,EADC_MCTL1_ACU_Msk,0xf << 4,0x10,0x10,accumulate 2
EADC,UseEADCSM15AVGSelect,EADC_MCTL1_ACU_4,EADC->MCTL1[15],0x40043000 + 0x17C,EADC_MCTL1_ACU_Msk,0xf << 4,0x20,0x20,accumulate 4
EADC,UseEADCSM15AVGSelect,EADC_MCTL1_ACU_8,EADC->MCTL1[15],0x40043000 + 0x17C,EADC_MCTL1_ACU_Msk,0xf << 4,0x30,0x30,accumulate 8
EADC,UseEADCSM15AVGSelect,EADC_MCTL1_ACU_16,EADC->MCTL1[15],0x40043000 + 0x17C,EADC_MCTL1_ACU_Msk,0xf << 4,0x40,0x40,accumulate 16
EADC,UseEADCSM15AVGSelect,EADC_MCTL1_ACU_32,EADC->MCTL1[15],0x40043000 + 0x17C,EADC_MCTL1_ACU_Msk,0xf << 4,0x50,0x50,accumulate 32
EADC,UseEADCSM15AVGSelect,EADC_MCTL1_ACU_64,EADC->MCTL1[15],0x40043000 + 0x17C,EADC_MCTL1_ACU_Msk,0xf << 4,0x60,0x60,accumulate 64
EADC,UseEADCSM15AVGSelect,EADC_MCTL1_ACU_128,EADC->MCTL1[15],0x40043000 + 0x17C,EADC_MCTL1_ACU_Msk,0xf << 4,0x70,0x70,accumulate 128
EADC,UseEADCSM15AVGSelect,EADC_MCTL1_ACU_256,EADC->MCTL1[15],0x40043000 + 0x17C,EADC_MCTL1_ACU_Msk,0xf << 4,0x80,0x80,accumulate 256
EADC,UseEADCSM16ENBoolean,Sample module 16 enable
EADC,UseEADCSM16ADVBoolean,0
EADC,UseEADCSM16ADVBoolean,1
EADC,UseEADCSM16DINTMultipleSelect,0x1,EADC->INTSRC[0],0x40043000 + 0xD0,0x1 << 16,0x1 << 16,0x1 << 16,0x1 << 16,interrupt 0 enable
EADC,UseEADCSM16DINTMultipleSelect,0x2,EADC->INTSRC[1],0x40043000 + 0xD4,0x1 << 16,0x1 << 16,0x1 << 16,0x1 << 16,interrupt 1 enable
EADC,UseEADCSM16DINTMultipleSelect,0x4,EADC->INTSRC[2],0x40043000 + 0xD8,0x1 << 16,0x1 << 16,0x1 << 16,0x1 << 16,interrupt 2 enable
EADC,UseEADCSM16DINTMultipleSelect,0x8,EADC->INTSRC[3],0x40043000 + 0xDC,0x1 << 16,0x1 << 16,0x1 << 16,0x1 << 16,interrupt 3 enable
EADC,UseEADCSM16EsInteger,0,EADC->SCTL[16],0x40043000 + 0xC0,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0,0,extend sample time 0 (min)
EADC,UseEADCSM16EsInteger,16,EADC->SCTL[16],0x40043000 + 0xC0,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x10000000,0x10000000,extend sample time 16
EADC,UseEADCSM16EsInteger,32,EADC->SCTL[16],0x40043000 + 0xC0,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x20000000,0x20000000,extend sample time 32
EADC,UseEADCSM16EsInteger,64,EADC->SCTL[16],0x40043000 + 0xC0,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x40000000,0x40000000,extend sample time 64
EADC,UseEADCSM16EsInteger,128,EADC->SCTL[16],0x40043000 + 0xC0,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x80000000,0x80000000,extend sample time 128
EADC,UseEADCSM16EsInteger,255,EADC->SCTL[16],0x40043000 + 0xC0,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0xFF000000,0xFF000000,extend sample time 255 (max)
EADC,UseEADCSM16PDMAENBoolean,1,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 16,0x1 << 16,0x1 << 16,0x1 << 16,pdma enable
EADC,UseEADCSM16PDMAENBoolean,0,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 16,0x1 << 16,0,0,pdma disable
EADC,UseEADCSM17ENBoolean,Sample module 17 enable
EADC,UseEADCSM17ADVBoolean,0
EADC,UseEADCSM17ADVBoolean,1
EADC,UseEADCSM17DINTMultipleSelect,0x1,EADC->INTSRC[0],0x40043000 + 0xD0,0x1 << 17,0x1 << 17,0x1 << 17,0x1 << 17,interrupt 0 enable
EADC,UseEADCSM17DINTMultipleSelect,0x2,EADC->INTSRC[1],0x40043000 + 0xD4,0x1 << 17,0x1 << 17,0x1 << 17,0x1 << 17,interrupt 1 enable
EADC,UseEADCSM17DINTMultipleSelect,0x4,EADC->INTSRC[2],0x40043000 + 0xD8,0x1 << 17,0x1 << 17,0x1 << 17,0x1 << 17,interrupt 2 enable
EADC,UseEADCSM17DINTMultipleSelect,0x8,EADC->INTSRC[3],0x40043000 + 0xDC,0x1 << 17,0x1 << 17,0x1 << 17,0x1 << 17,interrupt 3 enable
EADC,UseEADCSM17EsInteger,0,EADC->SCTL[17],0x40043000 + 0xC4,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0,0,extend sample time 0 (min)
EADC,UseEADCSM17EsInteger,16,EADC->SCTL[17],0x40043000 + 0xC4,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x10000000,0x10000000,extend sample time 16
EADC,UseEADCSM17EsInteger,32,EADC->SCTL[17],0x40043000 + 0xC4,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x20000000,0x20000000,extend sample time 32
EADC,UseEADCSM17EsInteger,64,EADC->SCTL[17],0x40043000 + 0xC4,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x40000000,0x40000000,extend sample time 64
EADC,UseEADCSM17EsInteger,128,EADC->SCTL[17],0x40043000 + 0xC4,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x80000000,0x80000000,extend sample time 128
EADC,UseEADCSM17EsInteger,255,EADC->SCTL[17],0x40043000 + 0xC4,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0xFF000000,0xFF000000,extend sample time 255 (max)
EADC,UseEADCSM17PDMAENBoolean,1,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 17,0x1 << 17,0x1 << 17,0x1 << 17,pdma enable
EADC,UseEADCSM17PDMAENBoolean,0,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 17,0x1 << 17,0,0,pdma disable
EADC,UseEADCSM18ENBoolean,Sample module 18 enable
EADC,UseEADCSM18ADVBoolean,0
EADC,UseEADCSM18ADVBoolean,1
EADC,UseEADCSM18DINTMultipleSelect,0x1,EADC->INTSRC[0],0x40043000 + 0xD0,0x1 << 18,0x1 << 18,0x1 << 18,0x1 << 18,interrupt 0 enable
EADC,UseEADCSM18DINTMultipleSelect,0x2,EADC->INTSRC[1],0x40043000 + 0xD4,0x1 << 18,0x1 << 18,0x1 << 18,0x1 << 18,interrupt 1 enable
EADC,UseEADCSM18DINTMultipleSelect,0x4,EADC->INTSRC[2],0x40043000 + 0xD8,0x1 << 18,0x1 << 18,0x1 << 18,0x1 << 18,interrupt 2 enable
EADC,UseEADCSM18DINTMultipleSelect,0x8,EADC->INTSRC[3],0x40043000 + 0xDC,0x1 << 18,0x1 << 18,0x1 << 18,0x1 << 18,interrupt 3 enable
EADC,UseEADCSM18EsInteger,0,EADC->SCTL[18],0x40043000 + 0xC8,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0,0,extend sample time 0 (min)
EADC,UseEADCSM18EsInteger,16,EADC->SCTL[18],0x40043000 + 0xC8,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x10000000,0x10000000,extend sample time 16
EADC,UseEADCSM18EsInteger,32,EADC->SCTL[18],0x40043000 + 0xC8,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x20000000,0x20000000,extend sample time 32
EADC,UseEADCSM18EsInteger,64,EADC->SCTL[18],0x40043000 + 0xC8,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x40000000,0x40000000,extend sample time 64
EADC,UseEADCSM18EsInteger,128,EADC->SCTL[18],0x40043000 + 0xC8,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0x80000000,0x80000000,extend sample time 128
EADC,UseEADCSM18EsInteger,255,EADC->SCTL[18],0x40043000 + 0xC8,EADC_SCTL_EXTSMPT_Msk,0xff << 24,0xFF000000,0xFF000000,extend sample time 255 (max)
EADC,UseEADCSM18PDMAENBoolean,1,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 18,0x1 << 18,0x1 << 18,0x1 << 18,pdma enable
EADC,UseEADCSM18PDMAENBoolean,0,EADC->PDMACTL,0x40043000 + 0x130,0x1 << 18,0x1 << 18,0,0,pdma disable
EADC,UseEADCCMP0CMPENBoolean,0,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_ADCMPEN_Msk,0x1 << 0,0,0,compare 0 disable
EADC,UseEADCCMP0CMPENBoolean,1,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_ADCMPEN_Msk,0x1 << 0,EADC_CMP_ADCMPEN_Msk,0x1 << 0,compare 0 enable
EADC,UseEADCCMP0SMSelect,0,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x0,0x0,sample module 0
EADC,UseEADCCMP0SMSelect,1,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x8,0x8,sample module 1
EADC,UseEADCCMP0SMSelect,2,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x10,0x10,sample module 2
EADC,UseEADCCMP0SMSelect,3,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x18,0x18,sample module 3
EADC,UseEADCCMP0SMSelect,4,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x20,0x20,sample module 4
EADC,UseEADCCMP0SMSelect,5,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x28,0x28,sample module 5
EADC,UseEADCCMP0SMSelect,6,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x30,0x30,sample module 6
EADC,UseEADCCMP0SMSelect,7,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x38,0x38,sample module 7
EADC,UseEADCCMP0SMSelect,8,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x40,0x40,sample module 8
EADC,UseEADCCMP0SMSelect,9,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x48,0x48,sample module 9
EADC,UseEADCCMP0SMSelect,10,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x50,0x50,sample module 10
EADC,UseEADCCMP0SMSelect,11,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x58,0x58,sample module 11
EADC,UseEADCCMP0SMSelect,12,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x60,0x60,sample module 12
EADC,UseEADCCMP0SMSelect,13,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x68,0x68,sample module 13
EADC,UseEADCCMP0SMSelect,14,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x70,0x70,sample module 14
EADC,UseEADCCMP0SMSelect,15,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x78,0x78,sample module 15
EADC,UseEADCCMP0SMSelect,16,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x80,0x80,sample module 16
EADC,UseEADCCMP0SMSelect,17,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x88,0x88,sample module 17
EADC,UseEADCCMP0SMSelect,18,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x90,0x90,sample module 18
EADC,UseEADCCMP0CMPDTInteger,0,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x00000000,0x00000000,compare data 0
EADC,UseEADCCMP0CMPDTInteger,4,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x00040000,0x00040000,compare data 4
EADC,UseEADCCMP0CMPDTInteger,16,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x00100000,0x00100000,compare data 16
EADC,UseEADCCMP0CMPDTInteger,32,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x00200000,0x00200000,compare data 32
EADC,UseEADCCMP0CMPDTInteger,64,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x00400000,0x00400000,compare data 64
EADC,UseEADCCMP0CMPDTInteger,128,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x00800000,0x00800000,compare data 128
EADC,UseEADCCMP0CMPDTInteger,256,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x01000000,0x01000000,compare data 256
EADC,UseEADCCMP0CMPDTInteger,512,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x02000000,0x02000000,compare data 512
EADC,UseEADCCMP0CMPDTInteger,1024,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x04000000,0x04000000,compare data 1024
EADC,UseEADCCMP0CMPDTInteger,2048,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x08000000,0x08000000,compare data 2048
EADC,UseEADCCMP0CMPDTInteger,4095,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x0fff0000,0x0fff0000,compare data 4095
EADC,UseEADCCMP0CMPCDRadio,EADC_CMP_CMPCOND_LESS_THAN,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPCOND_Msk,0x1 << 2,0,0,condition <
EADC,UseEADCCMP0CMPCDRadio,EADC_CMP_CMPCOND_GREATER_OR_EQUAL,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPCOND_Msk,0x1 << 2,EADC_CMP_CMPCOND_Msk,0x1 << 2,condition >=
EADC,UseEADCCMP0CMPMCInteger,1,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x000,0x000,match count 1
EADC,UseEADCCMP0CMPMCInteger,2,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x100,0x100,match count 2
EADC,UseEADCCMP0CMPMCInteger,3,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x200,0x200,match count 3
EADC,UseEADCCMP0CMPMCInteger,4,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x300,0x300,match count 4
EADC,UseEADCCMP0CMPMCInteger,5,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x400,0x400,match count 5
EADC,UseEADCCMP0CMPMCInteger,6,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x500,0x500,match count 6
EADC,UseEADCCMP0CMPMCInteger,7,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x600,0x600,match count 7
EADC,UseEADCCMP0CMPMCInteger,8,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x700,0x700,match count 8
EADC,UseEADCCMP0CMPMCInteger,9,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x800,0x800,match count 9
EADC,UseEADCCMP0CMPMCInteger,10,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x900,0x900,match count 10
EADC,UseEADCCMP0CMPMCInteger,11,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPMCNT_Msk,0xf << 8,0xA00,0xA00,match count 11
EADC,UseEADCCMP0CMPMCInteger,12,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPMCNT_Msk,0xf << 8,0xB00,0xB00,match count 12
EADC,UseEADCCMP0CMPMCInteger,13,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPMCNT_Msk,0xf << 8,0xC00,0xC00,match count 13
EADC,UseEADCCMP0CMPMCInteger,14,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPMCNT_Msk,0xf << 8,0xD00,0xD00,match count 14
EADC,UseEADCCMP0CMPMCInteger,15,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPMCNT_Msk,0xf << 8,0xE00,0xE00,match count 15
EADC,UseEADCCMP0CMPINTBoolean,0,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_ADCMPIE_Msk,0x1 << 1,0,0,compare int disable
EADC,UseEADCCMP0CMPINTBoolean,1,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_ADCMPIE_Msk,0x1 << 1,EADC_CMP_ADCMPIE_Msk,0x1 << 1,compare int enable
EADC,UseEADCCMP0CMPWBoolean,0,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPWEN_Msk,0x1 << 15,0,0,window disable
EADC,UseEADCCMP0CMPWBoolean,1,EADC->CMP[0],0x40043000 + 0xE0,EADC_CMP_CMPWEN_Msk,0x1 << 15,EADC_CMP_CMPWEN_Msk,0x1 << 15,window enable
EADC,UseEADCCMP1CMPENBoolean,0,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_ADCMPEN_Msk,0x1 << 0,0,0,compare 1 disable
EADC,UseEADCCMP1CMPENBoolean,1,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_ADCMPEN_Msk,0x1 << 0,EADC_CMP_ADCMPEN_Msk,0x1 << 0,compare 1 enable
EADC,UseEADCCMP1SMSelect,0,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x0,0x0,sample module 0
EADC,UseEADCCMP1SMSelect,1,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x8,0x8,sample module 1
EADC,UseEADCCMP1SMSelect,2,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x10,0x10,sample module 2
EADC,UseEADCCMP1SMSelect,3,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x18,0x18,sample module 3
EADC,UseEADCCMP1SMSelect,4,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x20,0x20,sample module 4
EADC,UseEADCCMP1SMSelect,5,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x28,0x28,sample module 5
EADC,UseEADCCMP1SMSelect,6,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x30,0x30,sample module 6
EADC,UseEADCCMP1SMSelect,7,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x38,0x38,sample module 7
EADC,UseEADCCMP1SMSelect,8,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x40,0x40,sample module 8
EADC,UseEADCCMP1SMSelect,9,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x48,0x48,sample module 9
EADC,UseEADCCMP1SMSelect,10,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x50,0x50,sample module 10
EADC,UseEADCCMP1SMSelect,11,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x58,0x58,sample module 11
EADC,UseEADCCMP1SMSelect,12,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x60,0x60,sample module 12
EADC,UseEADCCMP1SMSelect,13,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x68,0x68,sample module 13
EADC,UseEADCCMP1SMSelect,14,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x70,0x70,sample module 14
EADC,UseEADCCMP1SMSelect,15,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x78,0x78,sample module 15
EADC,UseEADCCMP1SMSelect,16,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x80,0x80,sample module 16
EADC,UseEADCCMP1SMSelect,17,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x88,0x88,sample module 17
EADC,UseEADCCMP1SMSelect,18,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x90,0x90,sample module 18
EADC,UseEADCCMP1CMPDTInteger,0,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x00000000,0x00000000,compare data 0
EADC,UseEADCCMP1CMPDTInteger,4,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x00040000,0x00040000,compare data 4
EADC,UseEADCCMP1CMPDTInteger,16,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x00100000,0x00100000,compare data 16
EADC,UseEADCCMP1CMPDTInteger,32,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x00200000,0x00200000,compare data 32
EADC,UseEADCCMP1CMPDTInteger,64,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x00400000,0x00400000,compare data 64
EADC,UseEADCCMP1CMPDTInteger,128,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x00800000,0x00800000,compare data 128
EADC,UseEADCCMP1CMPDTInteger,256,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x01000000,0x01000000,compare data 256
EADC,UseEADCCMP1CMPDTInteger,512,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x02000000,0x02000000,compare data 512
EADC,UseEADCCMP1CMPDTInteger,1024,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x04000000,0x04000000,compare data 1024
EADC,UseEADCCMP1CMPDTInteger,2048,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x08000000,0x08000000,compare data 2048
EADC,UseEADCCMP1CMPDTInteger,4095,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x0fff0000,0x0fff0000,compare data 4095
EADC,UseEADCCMP1CMPCDRadio,EADC_CMP_CMPCOND_LESS_THAN,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPCOND_Msk,0x1 << 2,0,0,condition <
EADC,UseEADCCMP1CMPCDRadio,EADC_CMP_CMPCOND_GREATER_OR_EQUAL,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPCOND_Msk,0x1 << 2,EADC_CMP_CMPCOND_Msk,0x1 << 2,condition >=
EADC,UseEADCCMP1CMPMCInteger,1,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x000,0x000,match count 1
EADC,UseEADCCMP1CMPMCInteger,2,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x100,0x100,match count 2
EADC,UseEADCCMP1CMPMCInteger,3,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x200,0x200,match count 3
EADC,UseEADCCMP1CMPMCInteger,4,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x300,0x300,match count 4
EADC,UseEADCCMP1CMPMCInteger,5,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x400,0x400,match count 5
EADC,UseEADCCMP1CMPMCInteger,6,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x500,0x500,match count 6
EADC,UseEADCCMP1CMPMCInteger,7,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x600,0x600,match count 7
EADC,UseEADCCMP1CMPMCInteger,8,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x700,0x700,match count 8
EADC,UseEADCCMP1CMPMCInteger,9,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x800,0x800,match count 9
EADC,UseEADCCMP1CMPMCInteger,10,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x900,0x900,match count 10
EADC,UseEADCCMP1CMPMCInteger,11,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPMCNT_Msk,0xf << 8,0xA00,0xA00,match count 11
EADC,UseEADCCMP1CMPMCInteger,12,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPMCNT_Msk,0xf << 8,0xB00,0xB00,match count 12
EADC,UseEADCCMP1CMPMCInteger,13,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPMCNT_Msk,0xf << 8,0xC00,0xC00,match count 13
EADC,UseEADCCMP1CMPMCInteger,14,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPMCNT_Msk,0xf << 8,0xD00,0xD00,match count 14
EADC,UseEADCCMP1CMPMCInteger,15,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_CMPMCNT_Msk,0xf << 8,0xE00,0xE00,match count 15
EADC,UseEADCCMP1CMPINTBoolean,0,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_ADCMPIE_Msk,0x1 << 1,0,0,compare int disable
EADC,UseEADCCMP1CMPINTBoolean,1,EADC->CMP[1],0x40043000 + 0xE4,EADC_CMP_ADCMPIE_Msk,0x1 << 1,EADC_CMP_ADCMPIE_Msk,0x1 << 1,compare int enable
EADC,UseEADCCMP2CMPENBoolean,0,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_ADCMPEN_Msk,0x1 << 0,0,0,compare 2 disable
EADC,UseEADCCMP2CMPENBoolean,1,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_ADCMPEN_Msk,0x1 << 0,EADC_CMP_ADCMPEN_Msk,0x1 << 0,compare 2 enable
EADC,UseEADCCMP2SMSelect,0,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x0,0x0,sample module 0
EADC,UseEADCCMP2SMSelect,1,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x8,0x8,sample module 1
EADC,UseEADCCMP2SMSelect,2,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x10,0x10,sample module 2
EADC,UseEADCCMP2SMSelect,3,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x18,0x18,sample module 3
EADC,UseEADCCMP2SMSelect,4,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x20,0x20,sample module 4
EADC,UseEADCCMP2SMSelect,5,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x28,0x28,sample module 5
EADC,UseEADCCMP2SMSelect,6,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x30,0x30,sample module 6
EADC,UseEADCCMP2SMSelect,7,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x38,0x38,sample module 7
EADC,UseEADCCMP2SMSelect,8,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x40,0x40,sample module 8
EADC,UseEADCCMP2SMSelect,9,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x48,0x48,sample module 9
EADC,UseEADCCMP2SMSelect,10,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x50,0x50,sample module 10
EADC,UseEADCCMP2SMSelect,11,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x58,0x58,sample module 11
EADC,UseEADCCMP2SMSelect,12,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x60,0x60,sample module 12
EADC,UseEADCCMP2SMSelect,13,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x68,0x68,sample module 13
EADC,UseEADCCMP2SMSelect,14,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x70,0x70,sample module 14
EADC,UseEADCCMP2SMSelect,15,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x78,0x78,sample module 15
EADC,UseEADCCMP2SMSelect,16,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x80,0x80,sample module 16
EADC,UseEADCCMP2SMSelect,17,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x88,0x88,sample module 17
EADC,UseEADCCMP2SMSelect,18,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x90,0x90,sample module 18
EADC,UseEADCCMP2CMPDTInteger,0,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x00000000,0x00000000,compare data 0
EADC,UseEADCCMP2CMPDTInteger,4,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x00040000,0x00040000,compare data 4
EADC,UseEADCCMP2CMPDTInteger,16,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x00100000,0x00100000,compare data 16
EADC,UseEADCCMP2CMPDTInteger,32,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x00200000,0x00200000,compare data 32
EADC,UseEADCCMP2CMPDTInteger,64,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x00400000,0x00400000,compare data 64
EADC,UseEADCCMP2CMPDTInteger,128,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x00800000,0x00800000,compare data 128
EADC,UseEADCCMP2CMPDTInteger,256,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x01000000,0x01000000,compare data 256
EADC,UseEADCCMP2CMPDTInteger,512,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x02000000,0x02000000,compare data 512
EADC,UseEADCCMP2CMPDTInteger,1024,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x04000000,0x04000000,compare data 1024
EADC,UseEADCCMP2CMPDTInteger,2048,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x08000000,0x08000000,compare data 2048
EADC,UseEADCCMP2CMPDTInteger,4095,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x0fff0000,0x0fff0000,compare data 4095
EADC,UseEADCCMP2CMPCDRadio,EADC_CMP_CMPCOND_LESS_THAN,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPCOND_Msk,0x1 << 2,0,0,condition <
EADC,UseEADCCMP2CMPCDRadio,EADC_CMP_CMPCOND_GREATER_OR_EQUAL,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPCOND_Msk,0x1 << 2,EADC_CMP_CMPCOND_Msk,0x1 << 2,condition >=
EADC,UseEADCCMP2CMPMCInteger,1,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x000,0x000,match count 1
EADC,UseEADCCMP2CMPMCInteger,2,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x100,0x100,match count 2
EADC,UseEADCCMP2CMPMCInteger,3,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x200,0x200,match count 3
EADC,UseEADCCMP2CMPMCInteger,4,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x300,0x300,match count 4
EADC,UseEADCCMP2CMPMCInteger,5,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x400,0x400,match count 5
EADC,UseEADCCMP2CMPMCInteger,6,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x500,0x500,match count 6
EADC,UseEADCCMP2CMPMCInteger,7,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x600,0x600,match count 7
EADC,UseEADCCMP2CMPMCInteger,8,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x700,0x700,match count 8
EADC,UseEADCCMP2CMPMCInteger,9,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x800,0x800,match count 9
EADC,UseEADCCMP2CMPMCInteger,10,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x900,0x900,match count 10
EADC,UseEADCCMP2CMPMCInteger,11,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPMCNT_Msk,0xf << 8,0xA00,0xA00,match count 11
EADC,UseEADCCMP2CMPMCInteger,12,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPMCNT_Msk,0xf << 8,0xB00,0xB00,match count 12
EADC,UseEADCCMP2CMPMCInteger,13,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPMCNT_Msk,0xf << 8,0xC00,0xC00,match count 13
EADC,UseEADCCMP2CMPMCInteger,14,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPMCNT_Msk,0xf << 8,0xD00,0xD00,match count 14
EADC,UseEADCCMP2CMPMCInteger,15,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPMCNT_Msk,0xf << 8,0xE00,0xE00,match count 15
EADC,UseEADCCMP2CMPINTBoolean,0,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_ADCMPIE_Msk,0x1 << 1,0,0,compare int disable
EADC,UseEADCCMP2CMPINTBoolean,1,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_ADCMPIE_Msk,0x1 << 1,EADC_CMP_ADCMPIE_Msk,0x1 << 1,compare int enable
EADC,UseEADCCMP2SCMPWBoolean,0,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPWEN_Msk,0x1 << 15,0,0,window disable
EADC,UseEADCCMP2SCMPWBoolean,1,EADC->CMP[2],0x40043000 + 0xE8,EADC_CMP_CMPWEN_Msk,0x1 << 15,EADC_CMP_CMPWEN_Msk,0x1 << 15,window enable
EADC,UseEADCCMP3CMPENBoolean,0,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_ADCMPEN_Msk,0x1 << 0,0,0,compare 1 disable
EADC,UseEADCCMP3CMPENBoolean,1,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_ADCMPEN_Msk,0x1 << 0,EADC_CMP_ADCMPEN_Msk,0x1 << 0,compare 1 enable
EADC,UseEADCCMP3SMSelect,0,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x0,0x0,sample module 0
EADC,UseEADCCMP3SMSelect,1,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x8,0x8,sample module 1
EADC,UseEADCCMP3SMSelect,2,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x10,0x10,sample module 2
EADC,UseEADCCMP3SMSelect,3,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x18,0x18,sample module 3
EADC,UseEADCCMP3SMSelect,4,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x20,0x20,sample module 4
EADC,UseEADCCMP3SMSelect,5,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x28,0x28,sample module 5
EADC,UseEADCCMP3SMSelect,6,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x30,0x30,sample module 6
EADC,UseEADCCMP3SMSelect,7,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x38,0x38,sample module 7
EADC,UseEADCCMP3SMSelect,8,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x40,0x40,sample module 8
EADC,UseEADCCMP3SMSelect,9,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x48,0x48,sample module 9
EADC,UseEADCCMP3SMSelect,10,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x50,0x50,sample module 10
EADC,UseEADCCMP3SMSelect,11,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x58,0x58,sample module 11
EADC,UseEADCCMP3SMSelect,12,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x60,0x60,sample module 12
EADC,UseEADCCMP3SMSelect,13,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x68,0x68,sample module 13
EADC,UseEADCCMP3SMSelect,14,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x70,0x70,sample module 14
EADC,UseEADCCMP3SMSelect,15,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x78,0x78,sample module 15
EADC,UseEADCCMP3SMSelect,16,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x80,0x80,sample module 16
EADC,UseEADCCMP3SMSelect,17,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x88,0x88,sample module 17
EADC,UseEADCCMP3SMSelect,18,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPSPL_Msk,0x1f << 3,0x90,0x90,sample module 18
EADC,UseEADCCMP3CMPDTInteger,0,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x00000000,0x00000000,compare data 0
EADC,UseEADCCMP3CMPDTInteger,4,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x00040000,0x00040000,compare data 4
EADC,UseEADCCMP3CMPDTInteger,16,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x00100000,0x00100000,compare data 16
EADC,UseEADCCMP3CMPDTInteger,32,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x00200000,0x00200000,compare data 32
EADC,UseEADCCMP3CMPDTInteger,64,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x00400000,0x00400000,compare data 64
EADC,UseEADCCMP3CMPDTInteger,128,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x00800000,0x00800000,compare data 128
EADC,UseEADCCMP3CMPDTInteger,256,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x01000000,0x01000000,compare data 256
EADC,UseEADCCMP3CMPDTInteger,512,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x02000000,0x02000000,compare data 512
EADC,UseEADCCMP3CMPDTInteger,1024,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x04000000,0x04000000,compare data 1024
EADC,UseEADCCMP3CMPDTInteger,2048,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x08000000,0x08000000,compare data 2048
EADC,UseEADCCMP3CMPDTInteger,4095,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPDAT_Msk,0xfff << 16,0x0fff0000,0x0fff0000,compare data 4095
EADC,UseEADCCMP3CMPCDRadio,EADC_CMP_CMPCOND_LESS_THAN,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPCOND_Msk,0x1 << 2,0,0,condition <
EADC,UseEADCCMP3CMPCDRadio,EADC_CMP_CMPCOND_GREATER_OR_EQUAL,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPCOND_Msk,0x1 << 2,EADC_CMP_CMPCOND_Msk,0x1 << 2,condition >=
EADC,UseEADCCMP3CMPMCInteger,1,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x000,0x000,match count 1
EADC,UseEADCCMP3CMPMCInteger,2,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x100,0x100,match count 2
EADC,UseEADCCMP3CMPMCInteger,3,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x200,0x200,match count 3
EADC,UseEADCCMP3CMPMCInteger,4,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x300,0x300,match count 4
EADC,UseEADCCMP3CMPMCInteger,5,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x400,0x400,match count 5
EADC,UseEADCCMP3CMPMCInteger,6,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x500,0x500,match count 6
EADC,UseEADCCMP3CMPMCInteger,7,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x600,0x600,match count 7
EADC,UseEADCCMP3CMPMCInteger,8,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x700,0x700,match count 8
EADC,UseEADCCMP3CMPMCInteger,9,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x800,0x800,match count 9
EADC,UseEADCCMP3CMPMCInteger,10,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPMCNT_Msk,0xf << 8,0x900,0x900,match count 10
EADC,UseEADCCMP3CMPMCInteger,11,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPMCNT_Msk,0xf << 8,0xA00,0xA00,match count 11
EADC,UseEADCCMP3CMPMCInteger,12,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPMCNT_Msk,0xf << 8,0xB00,0xB00,match count 12
EADC,UseEADCCMP3CMPMCInteger,13,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPMCNT_Msk,0xf << 8,0xC00,0xC00,match count 13
EADC,UseEADCCMP3CMPMCInteger,14,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPMCNT_Msk,0xf << 8,0xD00,0xD00,match count 14
EADC,UseEADCCMP3CMPMCInteger,15,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_CMPMCNT_Msk,0xf << 8,0xE00,0xE00,match count 15
EADC,UseEADCCMP3CMPINTBoolean,0,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_ADCMPIE_Msk,0x1 << 1,0,0,compare int disable
EADC,UseEADCCMP3CMPINTBoolean,1,EADC->CMP[3],0x40043000 + 0xEC,EADC_CMP_ADCMPIE_Msk,0x1 << 1,EADC_CMP_ADCMPIE_Msk,0x1 << 1,compare int enable
EADC,UseEADCADINTMultipleSelect,0x1,EADC->CTL,0x40043000 + 0x50,EADC_CTL_ADCIEN0_Msk,0x1 << 2,EADC_CTL_ADCIEN0_Msk,0x1 << 2,aint0 enable
EADC,UseEADCADINTMultipleSelect,0x2,EADC->CTL,0x40043000 + 0x50,EADC_CTL_ADCIEN1_Msk,0x1 << 3,EADC_CTL_ADCIEN1_Msk,0x1 << 3,aint1 enable
EADC,UseEADCADINTMultipleSelect,0x4,EADC->CTL,0x40043000 + 0x50,EADC_CTL_ADCIEN2_Msk,0x1 << 4,EADC_CTL_ADCIEN2_Msk,0x1 << 4,aint2 enable
EADC,UseEADCADINTMultipleSelect,0x8,EADC->CTL,0x40043000 + 0x50,EADC_CTL_ADCIEN3_Msk,0x1 << 5,EADC_CTL_ADCIEN3_Msk,0x1 << 5,aint3 enable
EADC,UseEADCAUTOOFFENBoolean,0,EADC->PWRCTL,0x40043000 + 0x110,EADC_PWRCTL_AUTOFF_Msk,0x1 << 5,0,auto off disable
EADC,UseEADCAUTOOFFENBoolean,1,EADC->PWRCTL,0x40043000 + 0x110,EADC_PWRCTL_AUTOFF_Msk,0x1 << 5,EADC_PWRCTL_AUTOFF_Msk,0x1 << 5,auto off enable
EADC,UseEADCATOFFTHSelect,EADC_PWRCTL_AUTOPDTHT_8,EADC->PWRCTL,0x40043000 + 0x110,EADC_PWRCTL_AUTOPDTHT_Msk,0xf << 20,0x700000,0x700000,auto power off depth 8
EADC,UseEADCATOFFTHSelect,EADC_PWRCTL_AUTOPDTHT_16,EADC->PWRCTL,0x40043000 + 0x110,EADC_PWRCTL_AUTOPDTHT_Msk,0xf << 20,0x800000,0x800000,auto power off depth 16
EADC,UseEADCATOFFTHSelect,EADC_PWRCTL_AUTOPDTHT_32,EADC->PWRCTL,0x40043000 + 0x110,EADC_PWRCTL_AUTOPDTHT_Msk,0xf << 20,0x900000,0x900000,auto power off depth 32
EADC,UseEADCATOFFTHSelect,EADC_PWRCTL_AUTOPDTHT_64,EADC->PWRCTL,0x40043000 + 0x110,EADC_PWRCTL_AUTOPDTHT_Msk,0xf << 20,0xA00000,0xA00000,auto power off depth 64
EADC,UseEADCATOFFTHSelect,EADC_PWRCTL_AUTOPDTHT_128,EADC->PWRCTL,0x40043000 + 0x110,EADC_PWRCTL_AUTOPDTHT_Msk,0xf << 20,0xB00000,0xB00000,auto power off depth 128
EADC,UseEADCATOFFTHSelect,EADC_PWRCTL_AUTOPDTHT_256,EADC->PWRCTL,0x40043000 + 0x110,EADC_PWRCTL_AUTOPDTHT_Msk,0xf << 20,0xC00000,0xC00000,auto power off depth 256
EADC,UseEADCATOFFPOTInteger,0,EADC->PWRCTL,0x40043000 + 0x110,EADC_PWRCTL_STUPT_Msk,0xfff << 8,0x00000,0x00000,auto off setup up 0 
EADC,UseEADCATOFFPOTInteger,4,EADC->PWRCTL,0x40043000 + 0x110,EADC_PWRCTL_STUPT_Msk,0xfff << 8,0x00400,0x00400,auto off setup up 4
EADC,UseEADCATOFFPOTInteger,16,EADC->PWRCTL,0x40043000 + 0x110,EADC_PWRCTL_STUPT_Msk,0xfff << 8,0x01000,0x01000,auto off setup up 16
EADC,UseEADCATOFFPOTInteger,32,EADC->PWRCTL,0x40043000 + 0x110,EADC_PWRCTL_STUPT_Msk,0xfff << 8,0x02000,0x02000,auto off setup up 32
EADC,UseEADCATOFFPOTInteger,64,EADC->PWRCTL,0x40043000 + 0x110,EADC_PWRCTL_STUPT_Msk,0xfff << 8,0x04000,0x04000,auto off setup up 64
EADC,UseEADCATOFFPOTInteger,128,EADC->PWRCTL,0x40043000 + 0x110,EADC_PWRCTL_STUPT_Msk,0xfff << 8,0x08000,0x08000,auto off setup up 128
EADC,UseEADCATOFFPOTInteger,256,EADC->PWRCTL,0x40043000 + 0x110,EADC_PWRCTL_STUPT_Msk,0xfff << 8,0x10000,0x10000,auto off setup up 256
EADC,UseEADCATOFFPOTInteger,512,EADC->PWRCTL,0x40043000 + 0x110,EADC_PWRCTL_STUPT_Msk,0xfff << 8,0x20000,0x20000,auto off setup up 512
EADC,UseEADCATOFFPOTInteger,1024,EADC->PWRCTL,0x40043000 + 0x110,EADC_PWRCTL_STUPT_Msk,0xfff << 8,0x40000,0x40000,auto off setup up 1024
EADC,UseEADCATOFFPOTInteger,2048,EADC->PWRCTL,0x40043000 + 0x110,EADC_PWRCTL_STUPT_Msk,0xfff << 8,0x80000,0x80000,auto off setup up 2048
EADC,UseEADCATOFFPOTInteger,4095,EADC->PWRCTL,0x40043000 + 0x110,EADC_PWRCTL_STUPT_Msk,0xfff << 8,0xfff00,0xfff00,auto off setup up 4095
DAC0,UseDAC0EnRadio,0,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_DACEN_Msk,0x1 << 0,0,0x0 << 0,DAC Enable Bit
DAC0,UseDAC0EnRadio,1,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_DACEN_Msk,0x1 << 0,DAC_CTL_DACEN_Msk,0x1 << 0,DAC Enable Bit
DAC0,UseDAC0TriggerSelect,DAC_WRITE_DAT_TRIGGER,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_TRGEN_Msk,0x1 << 4,0,0,Trigger event disable
DAC0,UseDAC0TriggerSelect,DAC_WRITE_DAT_TRIGGER,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_TRGSEL_Msk,0x7 << 5,0,0,Software trigger,[7:5]
DAC0,UseDAC0TriggerSelect,DAC_SOFTWARE_TRIGGER,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_TRGEN_Msk,0x1 << 4,DAC_CTL_TRGEN_Msk,0x1 << 4,Trigger event disable
DAC0,UseDAC0TriggerSelect,DAC_SOFTWARE_TRIGGER,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_TRGSEL_Msk,0x7 << 5,0,0,Software trigger
DAC0,UseDAC0TriggerSelect,DAC_LOW_LEVEL_TRIGGER,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_TRGEN_Msk,0x1 << 4,DAC_CTL_TRGEN_Msk,0x1 << 4,Trigger event enable,[7:5]
DAC0,UseDAC0TriggerSelect,DAC_LOW_LEVEL_TRIGGER,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_TRGSEL_Msk,0x7 << 5,0x20,0x20,Low
DAC0,UseDAC0TriggerSelect,DAC_LOW_LEVEL_TRIGGER,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_ETRGSEL_Msk,0x3 << 12,0,0,STADC,[7:5]
DAC0,UseDAC0TriggerSelect,DAC_HIGH_LEVEL_TRIGGER,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_TRGEN_Msk,0x1 << 4,DAC_CTL_TRGEN_Msk,0x1 << 4,Trigger event enable
DAC0,UseDAC0TriggerSelect,DAC_HIGH_LEVEL_TRIGGER,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_TRGSEL_Msk,0x7 << 5,0x20,0x20,STADC
DAC0,UseDAC0TriggerSelect,DAC_HIGH_LEVEL_TRIGGER,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_ETRGSEL_Msk,0x3 << 12,1 << 12,1 << 12,High,[7:5]
DAC0,UseDAC0TriggerSelect,DAC_FALLING_EDGE_TRIGGER,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_TRGEN_Msk,0x1 << 4,DAC_CTL_TRGEN_Msk,0x1 << 4,Trigger event enable
DAC0,UseDAC0TriggerSelect,DAC_FALLING_EDGE_TRIGGER,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_TRGSEL_Msk,0x7 << 5,0x20,0x20,STADC
DAC0,UseDAC0TriggerSelect,DAC_FALLING_EDGE_TRIGGER,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_ETRGSEL_Msk,0x3 << 12,2 << 12,2 << 12,Falling,[7:5]
DAC0,UseDAC0TriggerSelect,DAC_RISING_EDGE_TRIGGER,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_TRGEN_Msk,0x1 << 4,DAC_CTL_TRGEN_Msk,0x1 << 4,Trigger event enable
DAC0,UseDAC0TriggerSelect,DAC_RISING_EDGE_TRIGGER,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_TRGSEL_Msk,0x7 << 5,0x20,0x20,STADC
DAC0,UseDAC0TriggerSelect,DAC_RISING_EDGE_TRIGGER,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_ETRGSEL_Msk,0x3 << 12,3 << 12,3 << 12,Rising,[7:5]
DAC0,UseDAC0TriggerSelect,DAC_TIMER0_TRIGGER,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_TRGEN_Msk,0x1 << 4,DAC_CTL_TRGEN_Msk,0x1 << 4,Trigger event enable
DAC0,UseDAC0TriggerSelect,DAC_TIMER0_TRIGGER,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_TRGSEL_Msk,0x7 << 5,0x40,0x40,Timer0,[7:5]
DAC0,UseDAC0TriggerSelect,DAC_TIMER1_TRIGGER,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_TRGEN_Msk,0x1 << 4,DAC_CTL_TRGEN_Msk,0x1 << 4,Trigger event enable
DAC0,UseDAC0TriggerSelect,DAC_TIMER1_TRIGGER,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_TRGSEL_Msk,0x7 << 5,0x60,0x60,Timer1,[7:5]
DAC0,UseDAC0TriggerSelect,DAC_TIMER2_TRIGGER,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_TRGEN_Msk,0x1 << 4,DAC_CTL_TRGEN_Msk,0x1 << 4,Trigger event enable
DAC0,UseDAC0TriggerSelect,DAC_TIMER2_TRIGGER,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_TRGSEL_Msk,0x7 << 5,0x80,0x80,Timer2,[7:5]
DAC0,UseDAC0TriggerSelect,DAC_TIMER3_TRIGGER,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_TRGEN_Msk,0x1 << 4,DAC_CTL_TRGEN_Msk,0x1 << 4,Trigger event enable
DAC0,UseDAC0TriggerSelect,DAC_TIMER3_TRIGGER,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_TRGSEL_Msk,0x7 << 5,0xA0,0xA0,Timer3
DAC0,UseDAC0DataWidthSelect,0,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_BWSEL_Msk,0x3 << 14,0,0,12
DAC0,UseDAC0DataWidthSelect,1,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_BWSEL_Msk,0x3 << 14,DAC_CTL_BWSEL_Msk,0x1 << 14,8
DAC0,UseDAC0DatAlignRadio,0,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_LALIGN_Msk,0x1 << 10,0,0,Right
DAC0,UseDAC0DatAlignRadio,1,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_LALIGN_Msk,0x1 << 10,DAC_CTL_LALIGN_Msk,0x1 << 10,Left
DAC0,UseDAC0DlyTimeInteger,1,DAC0->TCTL,0x40047000 + 0x14,DAC_TCTL_SETTLET_Msk,0x3FF << 0,(0 * 48000000 / 1000000)&0x3FF,(1 * 48000000 / 1000000)&0x3FF,stable time
DAC0,UseDAC0DlyTimeInteger,21,DAC0->TCTL,0x40047000 + 0x14,DAC_TCTL_SETTLET_Msk,0x3FF << 0,(21 * 48000000 / 1000000)&0x3FF,(21 * 48000000 / 1000000)&0x3FF,stable time
DAC0,UseDAC0DlyTimeInteger,1023,DAC0->TCTL,0x40047000 + 0x14,DAC_TCTL_SETTLET_Msk,0x3FF << 0,(1023 * 48000000 / 1000000)&0x3FF,(1023 * 48000000 / 1000000)&0x3FF,stable time
DAC0,UseDAC0INTEnRadio,0,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_DACIEN_Msk,0x1 << 1,0,0,Disable
DAC0,UseDAC0INTEnRadio,1,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_DACIEN_Msk,0x1 << 1,DAC_CTL_DACIEN_Msk,0x1 << 1,Enable
DAC0,UseDAC0DMAEnRadio,0,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_DMAEN_Msk,0x1 << 2,0,0,Disable
DAC0,UseDAC0DMAEnRadio,1,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_DMAEN_Msk,0x1 << 2,DAC_CTL_DMAEN_Msk,0x1 << 2,Enable
DAC0,UseDAC0INTDMAURRadio,0,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_DMAURIEN_Msk,0x1 << 3,0,0,Disable
DAC0,UseDAC0INTDMAURRadio,1,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_DMAURIEN_Msk,0x1 << 3,DAC_CTL_DMAURIEN_Msk,0x1 << 3,Enable
DAC0,UseDAC0VTGBUFEnRadio,0,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_BYPASS_Msk,0x1 << 8,DAC_CTL_BYPASS_Msk,0x1 << 8,Disable output volatge buffer
DAC0,UseDAC0VTGBUFEnRadio,1,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_BYPASS_Msk,0x1 << 8,0,0,Enable output volatge buffer
DAC1,UseDAC1EnRadio,0,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_DACEN_Msk,0x1 << 0,0,0x0 << 0,DAC Enable Bit
DAC1,UseDAC1EnRadio,1,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_DACEN_Msk,0x1 << 0,DAC_CTL_DACEN_Msk,0x1 << 0,DAC Enable Bit
DAC1,UseDAC0GROUPEnRadio,0,DAC0->CTL,0x40047000 + 0x00,DAC_CTL_GRPEN_Msk,0x1 << 16,0,0x0 << 16,DAC0 and DAC1 are not grouped
DAC1,UseDAC0GROUPEnRadio,1,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_TRGSEL_Msk,0x7 << 5,0,0,Software trigger
DAC1,UseDAC0GROUPEnRadio,1,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_TRGEN_Msk,0x1 << 4,DAC_CTL_TRGEN_Msk,0x1 << 4,Trigger event enable
DAC1,UseDAC1TriggerSelect,DAC_WRITE_DAT_TRIGGER,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_TRGEN_Msk,0x1 << 4,0,0,Trigger event disable
DAC1,UseDAC1TriggerSelect,DAC_WRITE_DAT_TRIGGER,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_TRGSEL_Msk,0x7 << 5,0,0,Software trigger
DAC1,UseDAC1TriggerSelect,DAC_SOFTWARE_TRIGGER,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_TRGEN_Msk,0x1 << 4,DAC_CTL_TRGEN_Msk,0x1 << 4,Trigger event disable
DAC1,UseDAC1TriggerSelect,DAC_SOFTWARE_TRIGGER,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_TRGSEL_Msk,0x7 << 5,0,0,Software trigger
DAC1,UseDAC1TriggerSelect,DAC_LOW_LEVEL_TRIGGER,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_TRGEN_Msk,0x1 << 4,DAC_CTL_TRGEN_Msk,0x1 << 4,Trigger event enable
DAC1,UseDAC1TriggerSelect,DAC_LOW_LEVEL_TRIGGER,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_TRGSEL_Msk,0x7 << 5,0x20,0x20,Low
DAC1,UseDAC1TriggerSelect,DAC_LOW_LEVEL_TRIGGER,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_ETRGSEL_Msk,0x3 << 12,0,0,STADC
DAC1,UseDAC1TriggerSelect,DAC_HIGH_LEVEL_TRIGGER,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_TRGEN_Msk,0x1 << 4,DAC_CTL_TRGEN_Msk,0x1 << 4,Trigger event enable
DAC1,UseDAC1TriggerSelect,DAC_HIGH_LEVEL_TRIGGER,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_TRGSEL_Msk,0x7 << 5,0x20,0x20,STADC
DAC1,UseDAC1TriggerSelect,DAC_HIGH_LEVEL_TRIGGER,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_ETRGSEL_Msk,0x3 << 12,1 << 12,1 << 12,High
DAC1,UseDAC1TriggerSelect,DAC_FALLING_EDGE_TRIGGER,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_TRGEN_Msk,0x1 << 4,DAC_CTL_TRGEN_Msk,0x1 << 4,Trigger event enable
DAC1,UseDAC1TriggerSelect,DAC_FALLING_EDGE_TRIGGER,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_TRGSEL_Msk,0x7 << 5,0x20,0x20,STADC
DAC1,UseDAC1TriggerSelect,DAC_FALLING_EDGE_TRIGGER,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_ETRGSEL_Msk,0x3 << 12,2 << 12,2 << 12,Falling
DAC1,UseDAC1TriggerSelect,DAC_RISING_EDGE_TRIGGER,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_TRGEN_Msk,0x1 << 4,DAC_CTL_TRGEN_Msk,0x1 << 4,Trigger event enable
DAC1,UseDAC1TriggerSelect,DAC_RISING_EDGE_TRIGGER,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_TRGSEL_Msk,0x7 << 5,0x20,0x20,STADC
DAC1,UseDAC1TriggerSelect,DAC_RISING_EDGE_TRIGGER,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_ETRGSEL_Msk,0x3 << 12,3 << 12,3 << 12,Rising
DAC1,UseDAC1TriggerSelect,DAC_TIMER0_TRIGGER,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_TRGEN_Msk,0x1 << 4,DAC_CTL_TRGEN_Msk,0x1 << 4,Trigger event enable
DAC1,UseDAC1TriggerSelect,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_TRGSEL_Msk,0x7 << 5,0x40,0x40,Timer0
DAC1,UseDAC1TriggerSelect,DAC_TIMER1_TRIGGER,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_TRGEN_Msk,0x1 << 4,DAC_CTL_TRGEN_Msk,0x1 << 4,Trigger event enable
DAC1,UseDAC1TriggerSelect,DAC_TIMER1_TRIGGER,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_TRGSEL_Msk,0x7 << 5,0x60,0x60,Timer1
DAC1,UseDAC1TriggerSelect,DAC_TIMER2_TRIGGER,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_TRGEN_Msk,0x1 << 4,DAC_CTL_TRGEN_Msk,0x1 << 4,Trigger event enable
DAC1,UseDAC1TriggerSelect,DAC_TIMER2_TRIGGER,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_TRGSEL_Msk,0x7 << 5,0x80,0x80,Timer2
DAC1,UseDAC1TriggerSelect,DAC_TIMER3_TRIGGER,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_TRGEN_Msk,0x1 << 4,DAC_CTL_TRGEN_Msk,0x1 << 4,Trigger event enable
DAC1,UseDAC1TriggerSelect,DAC_TIMER3_TRIGGER,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_TRGSEL_Msk,0x7 << 5,0xA0,0xA0,Timer3
DAC1,UseDAC1DataWidthSelect,0,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_BWSEL_Msk,0x3 << 14,0,0,12
DAC1,UseDAC1DataWidthSelect,1,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_BWSEL_Msk,0x3 << 14,DAC_CTL_BWSEL_Msk,0x1 << 14,8
DAC1,UseDAC1DatAlignRadio,0,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_LALIGN_Msk,0x1 << 10,0,0,Right
DAC1,UseDAC1DatAlignRadio,1,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_LALIGN_Msk,0x1 << 10,DAC_CTL_LALIGN_Msk,0x1 << 10,Left
DAC1,UseDAC1DlyTimeInteger,1,DAC1->TCTL,0x40047040 + 0x14,DAC_TCTL_SETTLET_Msk,0x3FF << 0,(1 * 48000000 / 1000000)&0x3FF,(1 * 48000000 / 1000000)&0x3FF,stable time
DAC1,UseDAC1DlyTimeInteger,21,DAC1->TCTL,0x40047040 + 0x14,DAC_TCTL_SETTLET_Msk,0x3FF << 0,(21 * 48000000 / 1000000)&0x3FF,(21 * 48000000 / 1000000)&0x3FF,stable time
DAC1,UseDAC1DlyTimeInteger,1023,DAC1->TCTL,0x40047040 + 0x14,DAC_TCTL_SETTLET_Msk,0x3FF << 0,(1023 * 48000000 / 1000000)&0x3FF,(1023 * 48000000 / 1000000)&0x3FF,stable time
DAC1,UseDAC1INTEnRadio,0,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_DACIEN_Msk,0x1 << 1,0,0,Disable
DAC1,UseDAC1INTEnRadio,1,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_DACIEN_Msk,0x1 << 1,DAC_CTL_DACIEN_Msk,0x1 << 1,Enable
DAC1,UseDAC1DMAEnRadio,0,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_DMAEN_Msk,0x1 << 2,0,0,Disable
DAC1,UseDAC1DMAEnRadio,1,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_DMAEN_Msk,0x1 << 2,DAC_CTL_DMAEN_Msk,0x1 << 2,Enable
DAC1,UseDAC1INTDMAURRadio,0,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_DMAURIEN_Msk,0x1 << 3,0,0,Disable
DAC1,UseDAC1INTDMAURRadio,1,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_DMAURIEN_Msk,0x1 << 3,DAC_CTL_DMAURIEN_Msk,0x1 << 3,Enable
DAC1,UseDAC1VTGBUFEnRadio,0,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_BYPASS_Msk,0x1 << 8,DAC_CTL_BYPASS_Msk,0x1 << 8,Disable output volatge buffer
DAC1,UseDAC1VTGBUFEnRadio,1,DAC1->CTL,0x40047040 + 0x00,DAC_CTL_BYPASS_Msk,0x1 << 8,0,0,Enable output volatge buffer
PWM0_CH4CH5,TagID,0
PWM0_CH4CH5,PWM0CH45FuncSelect,0
PWM0_CH4CH5,PWM0CH45FuncSelect,1,IP_BASE,0x4000C000,FMC->ISPCTL,0x00
PWM0_CH4CH5,PWM0CH45CapUnitTimeInterger,10,PWM0->CLKPSC[2],0x40058000+0x1C,PWM_CLKPSC_CLKPSC_Msk,0xfff,10,0
PWM0_CH4CH5,PWM0CH45CapUnitTimeInterger,1000,PWM0->CLKPSC[2],0x40058000+0x1C,PWM_CLKPSC_CLKPSC_Msk,0xfff,1000,47
PWM0_CH4CH5,PWM0CH45CapUnitTimeInterger,85000,PWM0->CLKPSC[2],0x40058000+0x1C,PWM_CLKPSC_CLKPSC_Msk,0xfff,85000,0xfef
PWM0_CH4CH5,UsePWM0CH45PDMAENCapBoolean,0
PWM0_CH4CH5,UsePWM0CH45PDMAENCapBoolean,1
PWM0_CH4CH5,UsePWM0CH45CapPDMACHSel,4,PWM0->PDMACTL,0x40058000+0x23C,PWM_PDMACTL_CHSEL4_5_Msk,0x11<<16,4,0x1<<16
PWM0_CH4CH5,UsePWM0CH45CapPDMACHSel,5,PWM0->PDMACTL,0x40058000+0x23C,PWM_PDMACTL_CHSEL4_5_Msk,0x11<<16,5,0x11<<16
PWM0_CH4CH5,UsePWM0CH4CapPDMADataSel,PWM_CAPTURE_PDMA_RISING_LATCH,PWM0->PDMACTL,0x40058000+0x23C,PWM_PDMACTL_CAPMOD4_5_Msk,0x3<<17,PWM_CAPTURE_PDMA_RISING_LATCH,0x1<<17
PWM0_CH4CH5,UsePWM0CH4CapPDMADataSel,PWM_CAPTURE_PDMA_FALLING_LATCH,PWM0->PDMACTL,0x40058000+0x23C,PWM_PDMACTL_CAPMOD4_5_Msk,0x3<<17,PWM_CAPTURE_PDMA_FALLING_LATCH,0x2<<17
PWM0_CH4CH5,UsePWM0CH4CapPDMADataSel,PWM_CAPTURE_PDMA_RISING_FALLING_LATCH,PWM0->PDMACTL,0x40058000+0x23C,PWM_PDMACTL_CAPMOD4_5_Msk,0x3<<17,PWM_CAPTURE_PDMA_RISING_FALLING_LATCH,0x3<<17
PWM0_CH4CH5,UsePWM0CH4CapPDMAFirstSel,0,PWM0->PDMACTL,0x40058000+0x23C,PWM_PDMACTL_CAPORD4_5_Msk,0x1<<19,0,0x0<<19
PWM0_CH4CH5,UsePWM0CH4CapPDMAFirstSel,1,PWM0->PDMACTL,0x40058000+0x23C,PWM_PDMACTL_CAPORD4_5_Msk,0x1<<19,1,0x1<<19
PWM0_CH4CH5,UsePWM0CH4ENCapBoolean,0
PWM0_CH4CH5,UsePWM0CH4ENCapBoolean,1
PWM0_CH4CH5,UsePWM0CH4AdvanceCapBoolean,0
PWM0_CH4CH5,UsePWM0CH4AdvanceCapBoolean,1
PWM0_CH4CH5,UsePWM0CH4CapReloadMultiselect,PWM_CAPTURE_INT_RISING_LATCH,PWM0->CAPCTL,0x40058000+0x204,PWM_CAPCTL_FCRLDEN4_Msk|PWM_CAPCTL_RCRLDEN4_Msk,0x1<<20,PWM_CAPTURE_INT_RISING_LATCH,0x1<<20
PWM0_CH4CH5,UsePWM0CH4CapReloadMultiselect,PWM_CAPTURE_INT_FALLING_LATCH,PWM0->CAPCTL,0x40058000+0x204,PWM_CAPCTL_FCRLDEN4_Msk|PWM_CAPCTL_RCRLDEN4_Msk,0x100<<20,PWM_CAPTURE_INT_FALLING_LATCH,0x100<<20
PWM0_CH4CH5,UsePWM0CH4CapReloadMultiselect,PWM_CAPTURE_INT_RISING_LATCH|PWM_CAPTURE_INT_FALLING_LATCH,PWM0->CAPCTL,0x40058000+0x204,PWM_CAPCTL_FCRLDEN4_Msk|PWM_CAPCTL_RCRLDEN4_Msk,0x101<<20,PWM_CAPTURE_INT_RISING_LATCH|PWM_CAPTURE_INT_FALLING_LATCH,0x101<<20
PWM0_CH4CH5,PWM0CH4CapINTSelect,0
PWM0_CH4CH5,PWM0CH4CapINTSelect,1,PWM0->CAPIEN,0x40058000+0x250,0x101<<4,0x101<<4,1,0x1<<4
PWM0_CH4CH5,PWM0CH4CapINTSelect,2,PWM0->CAPIEN,0x40058000+0x250,0x101<<4,0x101<<4,2,0x100<<4
PWM0_CH4CH5,PWM0CH4CapINTSelect,3,PWM0->CAPIEN,0x40058000+0x250,0x101<<4,0x101<<4,3,0x101<<4
PWM0_CH4CH5,UsePWM0CH5ENCapBoolean,0
PWM0_CH4CH5,UsePWM0CH5ENCapBoolean,1
PWM0_CH4CH5,UsePWM0CH5AdvanceCapBoolean,0
PWM0_CH4CH5,UsePWM0CH5AdvanceCapBoolean,1
PWM0_CH4CH5,UsePWM0CH5CapReloadMultiselect,PWM_CAPTURE_INT_RISING_LATCH,PWM0->CAPCTL,0x40058000+0x204,PWM_CAPCTL_FCRLDEN5_Msk|PWM_CAPCTL_RCRLDEN5_Msk,0x1<<21,PWM_CAPTURE_INT_RISING_LATCH,0x1<<21
PWM0_CH4CH5,UsePWM0CH5CapReloadMultiselect,PWM_CAPTURE_INT_FALLING_LATCH,PWM0->CAPCTL,0x40058000+0x204,PWM_CAPCTL_FCRLDEN5_Msk|PWM_CAPCTL_RCRLDEN5_Msk,0x100<<21,PWM_CAPTURE_INT_FALLING_LATCH,0x100<<21
PWM0_CH4CH5,UsePWM0CH5CapReloadMultiselect,PWM_CAPTURE_INT_RISING_LATCH|PWM_CAPTURE_INT_FALLING_LATCH,PWM0->CAPCTL,0x40058000+0x204,PWM_CAPCTL_FCRLDEN5_Msk|PWM_CAPCTL_RCRLDEN5_Msk,0x101<<21,PWM_CAPTURE_INT_RISING_LATCH|PWM_CAPTURE_INT_FALLING_LATCH,0x101<<21
PWM0_CH4CH5,PWM0CH5CapINTSelect,0
PWM0_CH4CH5,PWM0CH5CapINTSelect,1,PWM0->CAPIEN,0x40058000+0x250,0x101<<5,0x101<<5,1,0x1<<5
PWM0_CH4CH5,PWM0CH5CapINTSelect,2,PWM0->CAPIEN,0x40058000+0x250,0x101<<5,0x101<<5,2,0x100<<5
PWM0_CH4CH5,PWM0CH5CapINTSelect,3,PWM0->CAPIEN,0x40058000+0x250,0x101<<5,0x101<<5,3,0x101<<5
PWM0_CH4CH5,PWM0CH45OutputFuncSetmode,0
PWM0_CH4CH5,PWM0CH45OutputFuncSetmode,1
PWM0_CH4CH5,PWM0CH45FREQInteger,1,PWM0->CLKPSC[2],0x40058000+0x1C,PWM_CLKPSC_CLKPSC_Msk,0xfff,1,0x2DC
PWM0_CH4CH5,PWM0CH45FREQInteger,1,PWM0->PERIOD[4],0x40058000+0x40,PWM_PERIOD_PERIOD_Msk,0xffff,1,0xFFCB
PWM0_CH4CH5,PWM0CH45FREQInteger,1000,PWM0->CLKPSC[2],0x40058000+0x1C,PWM_CLKPSC_CLKPSC_Msk,0xfff,1000,0x0
PWM0_CH4CH5,PWM0CH45FREQInteger,1000,PWM0->PERIOD[4],0x40058000+0x40,PWM_PERIOD_PERIOD_Msk,0xffff,1000,0xBB7F
PWM0_CH4CH5,PWM0CH45FREQInteger,24000000,PWM0->CLKPSC[2],0x40058000+0x1C,PWM_CLKPSC_CLKPSC_Msk,0xfff,24000000,0x0
PWM0_CH4CH5,PWM0CH45FREQInteger,24000000,PWM0->PERIOD[4],0x40058000+0x40,PWM_PERIOD_PERIOD_Msk,0xffff,24000000,0x1
PWM0_CH4CH5,PWM0CH45CLKSRCSelect,PWM_CLKSRC_PWM_CLK,PWM0->CLKSRC,0x40058000+0x10,PWM_CLKSRC_ECLKSRC4_Msk,0x7<<16,PWM_CLKSRC_PWM_CLK,0x0<<16
PWM0_CH4CH5,PWM0CH45CLKSRCSelect,PWM_CLKSRC_TIMER0,PWM0->CLKSRC,0x40058000+0x10,PWM_CLKSRC_ECLKSRC4_Msk,0x7<<16,PWM_CLKSRC_TIMER0,0x1<<16
PWM0_CH4CH5,PWM0CH45CLKSRCSelect,PWM_CLKSRC_TIMER1,PWM0->CLKSRC,0x40058000+0x10,PWM_CLKSRC_ECLKSRC4_Msk,0x7<<16,PWM_CLKSRC_TIMER1,0x2<<16
PWM0_CH4CH5,PWM0CH45CLKSRCSelect,PWM_CLKSRC_TIMER2,PWM0->CLKSRC,0x40058000+0x10,PWM_CLKSRC_ECLKSRC4_Msk,0x7<<16,PWM_CLKSRC_TIMER2,0x3<<16
PWM0_CH4CH5,PWM0CH45CLKSRCSelect,PWM_CLKSRC_TIMER3,PWM0->CLKSRC,0x40058000+0x10,PWM_CLKSRC_ECLKSRC4_Msk,0x7<<16,PWM_CLKSRC_TIMER3,0x4<<16
PWM0_CH4CH5,PWM0CH45CNTTypeSelect,PWM_UP_COUNTER,PWM0->CTL1,0x40058000+0x4,PWM_CTL1_CNTTYPE4_Msk,0x3<<8,PWM_UP_COUNTER,0x0<<8
PWM0_CH4CH5,PWM0CH45CNTTypeSelect,PWM_DOWN_COUNTER,PWM0->CTL1,0x40058000+0x4,PWM_CTL1_CNTTYPE4_Msk,0x3<<8,PWM_DOWN_COUNTER,0x1<<8
PWM0_CH4CH5,PWM0CH45CNTTypeSelect,PWM_UP_DOWN_COUNTER,PWM0->CTL1,0x40058000+0x4,PWM_CTL1_CNTTYPE4_Msk,0x3<<8,PWM_UP_DOWN_COUNTER,0x2<<8
PWM0_CH4CH5,PWM0CH45PrescalerInteger,0,PWM0->CLKPSC[2],0x40058000+0x1C,PWM_CLKPSC_CLKPSC_Msk,0xfff,0,0
PWM0_CH4CH5,PWM0CH45PrescalerInteger,10,PWM0->CLKPSC[2],0x40058000+0x1C,PWM_CLKPSC_CLKPSC_Msk,0xfff,10,10
PWM0_CH4CH5,PWM0CH45PrescalerInteger,4095,PWM0->CLKPSC[2],0x40058000+0x1C,PWM_CLKPSC_CLKPSC_Msk,0xfff,4095,4095
PWM0_CH4CH5,PWM0CH45PeriodInteger,0,PWM0->PERIOD[4],0x40058000+0x40,PWM_PERIOD_PERIOD_Msk,0xffff,0,0
PWM0_CH4CH5,PWM0CH45PeriodInteger,1000,PWM0->PERIOD[4],0x40058000+0x40,PWM_PERIOD_PERIOD_Msk,0xffff,1000,1000
PWM0_CH4CH5,PWM0CH45PeriodInteger,65535,PWM0->PERIOD[4],0x40058000+0x40,PWM_PERIOD_PERIOD_Msk,0xffff,65535,65535
PWM0_CH4CH5,UsePWM0CH45SyncStartENBoolean,0
PWM0_CH4CH5,UsePWM0CH45SyncStartENBoolean,1
PWM0_CH4CH5,UsePWM0CH45SyncStartSrcSelect,PWM_SSCTL_SSRC_PWM0,PWM0->SSCTL,0x40058000+0x110,PWM_SSCTL_SSRC_Msk | PWM_SSCTL_SSEN1_Msk,0x310,PWM_SSCTL_SSRC_PWM0,0x10
PWM0_CH4CH5,UsePWM0CH45SyncStartSrcSelect,PWM_SSCTL_SSRC_PWM1,PWM0->SSCTL,0x40058000+0x110,PWM_SSCTL_SSRC_Msk | PWM_SSCTL_SSEN1_Msk,0x310,PWM_SSCTL_SSRC_PWM1,0x110
PWM0_CH4CH5,UsePWM0CH45SyncStartSrcSelect,PWM_SSCTL_SSRC_BPWM0,PWM0->SSCTL,0x40058000+0x110,PWM_SSCTL_SSRC_Msk | PWM_SSCTL_SSEN1_Msk,0x310,PWM_SSCTL_SSRC_BPWM0,0x210
PWM0_CH4CH5,UsePWM0CH45SyncStartSrcSelect,PWM_SSCTL_SSRC_BPWM1,PWM0->SSCTL,0x40058000+0x110,PWM_SSCTL_SSRC_Msk | PWM_SSCTL_SSEN1_Msk,0x310,PWM_SSCTL_SSRC_BPWM1,0x310
PWM0_CH4CH5,UsePWM0CH45ComplemataryENBoolean,0
PWM0_CH4CH5,UsePWM0CH45ComplemataryENBoolean,1,PWM0->CTL1,0x40058000+0x4,PWM_CTL1_OUTMODE4_Msk,0x1<<26,PWM_CTL1_OUTMODE4_Msk,0x1<<26
PWM0_CH4CH5,UsePWM0CH45DeadtimeENBoolean,0
PWM0_CH4CH5,UsePWM0CH45DeadtimeENBoolean,1
PWM0_CH4CH5,PWM0CH45DeadtimeCNTInteger,0,PWM0->DTCTL[2],0x40058000+0x78,PWM_DTCTL4_5_DTEN_Msk | PWM_DTCTL4_5_DTCNT_Msk,0x10fff,0,0x10000
PWM0_CH4CH5,PWM0CH45DeadtimeCNTInteger,10,PWM0->DTCTL[2],0x40058000+0x78,PWM_DTCTL4_5_DTEN_Msk | PWM_DTCTL4_5_DTCNT_Msk,0x10fff,10,0x1000A
PWM0_CH4CH5,PWM0CH45DeadtimeCNTInteger,4095,PWM0->DTCTL[2],0x40058000+0x78,PWM_DTCTL4_5_DTEN_Msk | PWM_DTCTL4_5_DTCNT_Msk,0x10fff,4095,0x10FFF
PWM0_CH4CH5,PWM0CH45DeadtimeCLKSRCSelect,0,PWM0->DTCTL[2],0x40058000+0x78,PWM_DTCTL_DTCKSEL_Msk,0x1<<24,0,0x0<<24
PWM0_CH4CH5,PWM0CH45DeadtimeCLKSRCSelect,1,PWM0->DTCTL[2],0x40058000+0x78,PWM_DTCTL_DTCKSEL_Msk,0x1<<24,PWM_DTCTL_DTCKSEL_Msk,0x1<<24
PWM0_CH4CH5,UsePWM0CH45BrakeENBoolean,0
PWM0_CH4CH5,UsePWM0CH45BrakeENBoolean,1
PWM0_CH4CH5,PWM0CH45BrakeSRCMultiselect,PWM_FB_EDGE_BKP0,PWM0->BRKCTL[2],0x40058000+0xD0,PWM_BRKCTL_BRKP0EEN_Msk,0x1<<4,PWM_FB_EDGE_BKP0,0x1<<4
PWM0_CH4CH5,PWM0CH45BrakeSRCMultiselect,PWM_FB_EDGE_BKP1,PWM0->BRKCTL[2],0x40058000+0xD0,PWM_BRKCTL_BRKP1EEN_Msk,0x1<<5,PWM_FB_EDGE_BKP1,0x1<<5
PWM0_CH4CH5,PWM0CH45BrakeSRCMultiselect,PWM_FB_EDGE_ACMP0,PWM0->BRKCTL[2],0x40058000+0xD0,PWM_BRKCTL_CPO0EBEN_Msk,0x1<<0,PWM_FB_EDGE_ACMP0,0x1<<0
PWM0_CH4CH5,PWM0CH45BrakeSRCMultiselect,PWM_FB_EDGE_ACMP1,PWM0->BRKCTL[2],0x40058000+0xD0,PWM_BRKCTL_CPO1EBEN_Msk,0x1<<1,PWM_FB_EDGE_ACMP1,0x1<<1
PWM0_CH4CH5,PWM0CH45BrakeSRCMultiselect,0x180,PWM0->BRKCTL[2],0x40058000+0xD0,PWM_BRKCTL_SYSEBEN_Msk,0x1<<7,0x180,0x1<<7
PWM0_CH4CH5,PWM0CH45BrakeSRCMultiselect,0x180,PWM0->FAILBRK,0x40058000+0xC4,0xB,0xB,0x180,0x1
PWM0_CH4CH5,PWM0CH45BrakeSRCMultiselect,0x280,PWM0->BRKCTL[2],0x40058000+0xD0,PWM_BRKCTL_SYSEBEN_Msk,0x1<<7,0x280,0x1<<7
PWM0_CH4CH5,PWM0CH45BrakeSRCMultiselect,0x280,PWM0->FAILBRK,0x40058000+0xC4,0xB,0xB,0x280,0x2
PWM0_CH4CH5,PWM0CH45BrakeSRCMultiselect,0x880,PWM0->BRKCTL[2],0x40058000+0xD0,PWM_BRKCTL_SYSEBEN_Msk,0x1<<7,0x880,0x1<<7
PWM0_CH4CH5,PWM0CH45BrakeSRCMultiselect,0x880,PWM0->FAILBRK,0x40058000+0xC4,0xB,0xB,0x880,0x8
PWM0_CH4CH5,PWM0CH45BrakedetecttypeSelect,PWM_FB_EDGE,PWM0->BRKCTL[2],0x40058000+0xD0
PWM0_CH4CH5,PWM0CH45BrakedetecttypeSelect,PWM_FB_LEVEL,PWM0->BRKCTL[2],0x40058000+0xD0
PWM0_CH4CH5,PWM0CH45BrakefiltetEnBoolen,0
PWM0_CH4CH5,PWM0CH45BrakefiltetEnBoolen,1
PWM0_CH4CH5,PWM0CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_1,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_1,0x0<<1
PWM0_CH4CH5,PWM0CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_1,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_1,0x0<<9
PWM0_CH4CH5,PWM0CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_2,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_2,0x1<<1
PWM0_CH4CH5,PWM0CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_2,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_2,0x1<<9
PWM0_CH4CH5,PWM0CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_4,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_4,0x2<<1
PWM0_CH4CH5,PWM0CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_4,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_4,0x2<<9
PWM0_CH4CH5,PWM0CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_8,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_8,0x3<<1
PWM0_CH4CH5,PWM0CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_8,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_8,0x3<<9
PWM0_CH4CH5,PWM0CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_16,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_16,0x4<<1
PWM0_CH4CH5,PWM0CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_16,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_16,0x4<<9
PWM0_CH4CH5,PWM0CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_32,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_32,0x5<<1
PWM0_CH4CH5,PWM0CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_32,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_32,0x5<<9
PWM0_CH4CH5,PWM0CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_64,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_64,0x6<<1
PWM0_CH4CH5,PWM0CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_64,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_64,0x6<<9
PWM0_CH4CH5,PWM0CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_128,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_128,0x7<<1
PWM0_CH4CH5,PWM0CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_128,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_128,0x7<<9
PWM0_CH4CH5,PWM0CH45BrakefilterCNTINT,0,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK0FEN_Msk | PWM_BNF_BRK0NFCNT_Msk,0x71<<0,0,0x1<<0
PWM0_CH4CH5,PWM0CH45BrakefilterCNTINT,0,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1FEN_Msk | PWM_BNF_BRK1FCNT_Msk,0x71<<8,0,0x1<<8
PWM0_CH4CH5,PWM0CH45BrakefilterCNTINT,7,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK0FEN_Msk | PWM_BNF_BRK0NFCNT_Msk,0x71<<0,7,0x71<<0
PWM0_CH4CH5,PWM0CH45BrakefilterCNTINT,7,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1FEN_Msk | PWM_BNF_BRK1FCNT_Msk,0x71<<8,7,0x71<<8
PWM0_CH4CH5,PWM0CH45BrakepininvEn,0,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1PINV_Msk,0x1<<15,0,0x0<<15
PWM0_CH4CH5,PWM0CH45BrakepininvEn,1,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1PINV_Msk,0x1<<15,PWM_BNF_BRK1PINV_Msk,0x1<<15
PWM0_CH4CH5,PWM0CH4BrakeActionSelect,0,PWM0->BRKCTL[2],0x40058000+0xD0,PWM_BRKCTL_BRKAEVEN_Msk,0x3<<16,0,0x0<<16
PWM0_CH4CH5,PWM0CH4BrakeActionSelect,1,PWM0->BRKCTL[2],0x40058000+0xD0,PWM_BRKCTL_BRKAEVEN_Msk,0x3<<16,1,0x1<<16
PWM0_CH4CH5,PWM0CH4BrakeActionSelect,2,PWM0->BRKCTL[2],0x40058000+0xD0,PWM_BRKCTL_BRKAEVEN_Msk,0x3<<16,2,0x2<<16
PWM0_CH4CH5,PWM0CH4BrakeActionSelect,3,PWM0->BRKCTL[2],0x40058000+0xD0,PWM_BRKCTL_BRKAEVEN_Msk,0x3<<16,3,0x3<<16
PWM0_CH4CH5,PWM0CH5BrakeActionSelect,0,PWM0->BRKCTL[2],0x40058000+0xD0,PWM_BRKCTL_BRKAODD_Msk,0x3<<18,0,0x0<<18
PWM0_CH4CH5,PWM0CH5BrakeActionSelect,1,PWM0->BRKCTL[2],0x40058000+0xD0,PWM_BRKCTL_BRKAODD_Msk,0x3<<18,1,0x1<<18
PWM0_CH4CH5,PWM0CH5BrakeActionSelect,2,PWM0->BRKCTL[2],0x40058000+0xD0,PWM_BRKCTL_BRKAODD_Msk,0x3<<18,2,0x2<<18
PWM0_CH4CH5,PWM0CH5BrakeActionSelect,3,PWM0->BRKCTL[2],0x40058000+0xD0,PWM_BRKCTL_BRKAODD_Msk,0x3<<18,3,0x3<<18
PWM0_CH4CH5,UsePWM0CH4ENBoolean,0
PWM0_CH4CH5,UsePWM0CH4ENBoolean,1
PWM0_CH4CH5,UsePWM0CH4AdvanceBoolean,0
PWM0_CH4CH5,UsePWM0CH4AdvanceBoolean,1
PWM0_CH4CH5,PWM0CH4DUTYInteger,0,PWM0->CMPDAT[4],0x40058000+0x60,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
PWM0_CH4CH5,PWM0CH4DUTYInteger,10,PWM0->CMPDAT[4],0x40058000+0x60,PWM_CMPDAT_CMPDAT_Msk,0xffff,10,0x12c0
PWM0_CH4CH5,PWM0CH4DUTYInteger,100,PWM0->CMPDAT[4],0x40058000+0x60,PWM_CMPDAT_CMPDAT_Msk,0xffff,100,0xbb7f
PWM0_CH4CH5,PWM0CH4CmpdataInteger,0,PWM0->CMPDAT[4],0x40058000+0x60,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
PWM0_CH4CH5,PWM0CH4CmpdataInteger,1000,PWM0->CMPDAT[4],0x40058000+0x60,PWM_CMPDAT_CMPDAT_Msk,0xffff,1000,1000
PWM0_CH4CH5,PWM0CH4CmpdataInteger,65535,PWM0->CMPDAT[4],0x40058000+0x60,PWM_CMPDAT_CMPDAT_Msk,0xffff,65535,65535
PWM0_CH4CH5,PWM0CH4WaveOutPeriodSelect,PWM_OUTPUT_NOTHING,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_PRDPCTL4_Msk,0x3<<24,PWM_OUTPUT_NOTHING,0x0<<24
PWM0_CH4CH5,PWM0CH4WaveOutPeriodSelect,PWM_OUTPUT_LOW,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_PRDPCTL4_Msk,0x3<<24,PWM_OUTPUT_LOW,0x1<<24
PWM0_CH4CH5,PWM0CH4WaveOutPeriodSelect,PWM_OUTPUT_HIGH,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_PRDPCTL4_Msk,0x3<<24,PWM_OUTPUT_HIGH,0x2<<24
PWM0_CH4CH5,PWM0CH4WaveOutPeriodSelect,PWM_OUTPUT_TOGGLE,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_PRDPCTL4_Msk,0x3<<24,PWM_OUTPUT_TOGGLE,0x3<<24
PWM0_CH4CH5,PWM0CH4WaveOutZeroSelect,PWM_OUTPUT_NOTHING,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_ZPCTL4_Msk,0x3<<8,PWM_OUTPUT_NOTHING,0x0<<8
PWM0_CH4CH5,PWM0CH4WaveOutZeroSelect,PWM_OUTPUT_LOW,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_ZPCTL4_Msk,0x3<<8,PWM_OUTPUT_LOW,0x1<<8
PWM0_CH4CH5,PWM0CH4WaveOutZeroSelect,PWM_OUTPUT_HIGH,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_ZPCTL4_Msk,0x3<<8,PWM_OUTPUT_HIGH,0x2<<8
PWM0_CH4CH5,PWM0CH4WaveOutZeroSelect,PWM_OUTPUT_TOGGLE,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_ZPCTL4_Msk,0x3<<8,PWM_OUTPUT_TOGGLE,0x3<<8
PWM0_CH4CH5,PWM0CH4WaveOutCmpUpSelect,PWM_OUTPUT_NOTHING,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPUCTL4_Msk,0x3<<8,PWM_OUTPUT_NOTHING,0x0<<8
PWM0_CH4CH5,PWM0CH4WaveOutCmpUpSelect,PWM_OUTPUT_LOW,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPUCTL4_Msk,0x3<<8,PWM_OUTPUT_LOW,0x1<<8
PWM0_CH4CH5,PWM0CH4WaveOutCmpUpSelect,PWM_OUTPUT_HIGH,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPUCTL4_Msk,0x3<<8,PWM_OUTPUT_HIGH,0x2<<8
PWM0_CH4CH5,PWM0CH4WaveOutCmpUpSelect,PWM_OUTPUT_TOGGLE,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPUCTL4_Msk,0x3<<8,PWM_OUTPUT_TOGGLE,0x3<<8
PWM0_CH4CH5,PWM0CH4WaveOutCmpDownSelect,PWM_OUTPUT_NOTHING,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPDCTL4_Msk,0x3<<24,PWM_OUTPUT_NOTHING,0x0<<24
PWM0_CH4CH5,PWM0CH4WaveOutCmpDownSelect,PWM_OUTPUT_LOW,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPDCTL4_Msk,0x3<<24,PWM_OUTPUT_LOW,0x1<<24
PWM0_CH4CH5,PWM0CH4WaveOutCmpDownSelect,PWM_OUTPUT_HIGH,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPDCTL4_Msk,0x3<<24,PWM_OUTPUT_HIGH,0x2<<24
PWM0_CH4CH5,PWM0CH4WaveOutCmpDownSelect,PWM_OUTPUT_TOGGLE,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPDCTL4_Msk,0x3<<24,PWM_OUTPUT_TOGGLE,0x3<<24
PWM0_CH4CH5,PWM0CH4LoadModeSelect,0
PWM0_CH4CH5,PWM0CH4LoadModeSelect,1,PWM0->CTL0,0x40058000+0x0,PWM_CTL0_IMMLDEN4_Msk,0x1<<20,PWM_CTL0_IMMLDEN4_Msk,0x1<<20
PWM0_CH4CH5,PWM0CH4LoadModeSelect,2,PWM0->CTL0,0x40058000+0x0,PWM_CTL0_CTRLD4_Msk,0x1<<4,PWM_CTL0_CTRLD4_Msk,0x1<<4
PWM0_CH4CH5,PWM0CH4otherOutputSelect,0
PWM0_CH4CH5,PWM0CH4otherOutputSelect,1,PWM0->MSKEN,0x40058000+0xB8,PWM_MSKEN_MSKEN4_Msk,0x1<<4,PWM_MSKEN_MSKEN4_Msk,0x1<<4
PWM0_CH4CH5,PWM0CH4otherOutputSelect,2,PWM0->POLCTL,0x40058000+0xD4,PWM_POLCTL_PINV4_Msk,0x1<<4,PWM_POLCTL_PINV4_Msk,0x1<<4
PWM0_CH4CH5,PWM0CH4MaskDataSelect,0,PWM0->MSK,0x40058000+0xBC,PWM_MSK_MSKDAT4_Msk,0x1<<4,0,0x0<<4
PWM0_CH4CH5,PWM0CH4MaskDataSelect,1,PWM0->MSK,0x40058000+0xBC,PWM_MSK_MSKDAT4_Msk,0x1<<4,PWM_MSK_MSKDAT4_Msk,0x1<<4
PWM0_CH4CH5,UsePWM0CH4TrigerEADCENBoolean,0
PWM0_CH4CH5,UsePWM0CH4TrigerEADCENBoolean,1
PWM0_CH4CH5,UsePWM0CH4TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_ZERO_POINT,PWM0->EADCTS1,0x40058000+0xFC,PWM_EADCTS1_TRGEN4_Msk | PWM_EADCTS1_TRGSEL4_Msk,0x8f<<0,PWM_TRIGGER_ADC_EVEN_ZERO_POINT,0x80<<0
PWM0_CH4CH5,UsePWM0CH4TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_PERIOD_POINT,PWM0->EADCTS1,0x40058000+0xFC,PWM_EADCTS1_TRGEN4_Msk | PWM_EADCTS1_TRGSEL4_Msk,0x8f<<0,PWM_TRIGGER_ADC_EVEN_PERIOD_POINT,0x81<<0
PWM0_CH4CH5,UsePWM0CH4TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,PWM0->EADCTS1,0x40058000+0xFC,PWM_EADCTS1_TRGEN4_Msk | PWM_EADCTS1_TRGSEL4_Msk,0x8f<<0,PWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,0x82<<0
PWM0_CH4CH5,UsePWM0CH4TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,PWM0->EADCTS1,0x40058000+0xFC,PWM_EADCTS1_TRGEN4_Msk | PWM_EADCTS1_TRGSEL4_Msk,0x8f<<0,PWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,0x83<<0
PWM0_CH4CH5,UsePWM0CH4TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,PWM0->EADCTS1,0x40058000+0xFC,PWM_EADCTS1_TRGEN4_Msk | PWM_EADCTS1_TRGSEL4_Msk,0x8f<<0,PWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,0x84<<0
PWM0_CH4CH5,UsePWM0CH4TrigerEADCSrcSelect,PWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,PWM0->EADCTS1,0x40058000+0xFC,PWM_EADCTS1_TRGEN4_Msk | PWM_EADCTS1_TRGSEL4_Msk,0x8f<<0,PWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,0x88<<0
PWM0_CH4CH5,UsePWM0CH4TrigerEADCSrcSelect,PWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,PWM0->EADCTS1,0x40058000+0xFC,PWM_EADCTS1_TRGEN4_Msk | PWM_EADCTS1_TRGSEL4_Msk,0x8f<<0,PWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,0x89<<0
PWM0_CH4CH5,PWM0CH4INTSelect,1,PWM0->INTEN0,0x40058000+0xE0,PWM_INTEN0_ZIEN4_Msk,0x1<<4,PWM_INTEN0_ZIEN4_Msk,0x1<<4
PWM0_CH4CH5,PWM0CH4INTSelect,2,PWM0->INTEN0,0x40058000+0xE0,PWM_INTEN0_PIEN4_Msk,0x1<<12,PWM_INTEN0_PIEN4_Msk,0x1<<12
PWM0_CH4CH5,PWM0CH4INTSelect,4,PWM0->INTEN0,0x40058000+0xE0,PWM_INTEN0_CMPUIEN4_Msk,0x1<<20,PWM_INTEN0_CMPUIEN4_Msk,0x1<<20
PWM0_CH4CH5,PWM0CH4INTSelect,8,PWM0->INTEN0,0x40058000+0xE0,PWM_INTEN0_CMPDIEN4_Msk,0x1<<28,PWM_INTEN0_CMPDIEN4_Msk,0x1<<28
PWM0_CH4CH5,PWM0CH4INTSelect,16,PWM0->INTEN1,0x40058000+0xE4,PWM_INTEN1_BRKEIEN4_5_Msk,0x1<<2,PWM_INTEN1_BRKEIEN4_5_Msk,0x1<<2
PWM0_CH4CH5,UsePWM0CH5ENBoolean,0
PWM0_CH4CH5,UsePWM0CH5ENBoolean,1
PWM0_CH4CH5,UsePWM0CH5AdvanceBoolean,0
PWM0_CH4CH5,UsePWM0CH5AdvanceBoolean,1
PWM0_CH4CH5,PWM0CH5DUTYInteger,0,PWM0->CMPDAT[5],0x40058000+0x64,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
PWM0_CH4CH5,PWM0CH5DUTYInteger,10,PWM0->CMPDAT[5],0x40058000+0x64,PWM_CMPDAT_CMPDAT_Msk,0xffff,10,0x12c0
PWM0_CH4CH5,PWM0CH5DUTYInteger,100,PWM0->CMPDAT[5],0x40058000+0x64,PWM_CMPDAT_CMPDAT_Msk,0xffff,100,0xbb7f
PWM0_CH4CH5,PWM0CH5CmpdataInteger,0,PWM0->CMPDAT[5],0x40058000+0x64,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
PWM0_CH4CH5,PWM0CH5CmpdataInteger,1000,PWM0->CMPDAT[5],0x40058000+0x64,PWM_CMPDAT_CMPDAT_Msk,0xffff,1000,1000
PWM0_CH4CH5,PWM0CH5CmpdataInteger,65535,PWM0->CMPDAT[5],0x40058000+0x64,PWM_CMPDAT_CMPDAT_Msk,0xffff,65535,65535
PWM0_CH4CH5,PWM0CH5WaveOutPeriodSelect,PWM_OUTPUT_NOTHING,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_PRDPCTL5_Msk,0x3<<26,PWM_OUTPUT_NOTHING,0x0<<26
PWM0_CH4CH5,PWM0CH5WaveOutPeriodSelect,PWM_OUTPUT_LOW,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_PRDPCTL5_Msk,0x3<<26,PWM_OUTPUT_LOW,0x1<<26
PWM0_CH4CH5,PWM0CH5WaveOutPeriodSelect,PWM_OUTPUT_HIGH,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_PRDPCTL5_Msk,0x3<<26,PWM_OUTPUT_HIGH,0x2<<26
PWM0_CH4CH5,PWM0CH5WaveOutPeriodSelect,PWM_OUTPUT_TOGGLE,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_PRDPCTL5_Msk,0x3<<26,PWM_OUTPUT_TOGGLE,0x3<<26
PWM0_CH4CH5,PWM0CH5WaveOutZeroSelect,PWM_OUTPUT_NOTHING,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_ZPCTL5_Msk,0x3<<10,PWM_OUTPUT_NOTHING,0x0<<10
PWM0_CH4CH5,PWM0CH5WaveOutZeroSelect,PWM_OUTPUT_LOW,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_ZPCTL5_Msk,0x3<<10,PWM_OUTPUT_LOW,0x1<<10
PWM0_CH4CH5,PWM0CH5WaveOutZeroSelect,PWM_OUTPUT_HIGH,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_ZPCTL5_Msk,0x3<<10,PWM_OUTPUT_HIGH,0x2<<10
PWM0_CH4CH5,PWM0CH5WaveOutZeroSelect,PWM_OUTPUT_TOGGLE,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_ZPCTL5_Msk,0x3<<10,PWM_OUTPUT_TOGGLE,0x3<<10
PWM0_CH4CH5,PWM0CH5WaveOutCmpUpSelect,PWM_OUTPUT_NOTHING,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPUCTL5_Msk,0x3<<10,PWM_OUTPUT_NOTHING,0x0<<10
PWM0_CH4CH5,PWM0CH5WaveOutCmpUpSelect,PWM_OUTPUT_LOW,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPUCTL5_Msk,0x3<<10,PWM_OUTPUT_LOW,0x1<<10
PWM0_CH4CH5,PWM0CH5WaveOutCmpUpSelect,PWM_OUTPUT_HIGH,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPUCTL5_Msk,0x3<<10,PWM_OUTPUT_HIGH,0x2<<10
PWM0_CH4CH5,PWM0CH5WaveOutCmpUpSelect,PWM_OUTPUT_TOGGLE,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPUCTL5_Msk,0x3<<10,PWM_OUTPUT_TOGGLE,0x3<<10
PWM0_CH4CH5,PWM0CH5WaveOutCmpDownSelect,PWM_OUTPUT_NOTHING,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPDCTL5_Msk,0x3<<26,PWM_OUTPUT_NOTHING,0x0<<26
PWM0_CH4CH5,PWM0CH5WaveOutCmpDownSelect,PWM_OUTPUT_LOW,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPDCTL5_Msk,0x3<<26,PWM_OUTPUT_LOW,0x1<<26
PWM0_CH4CH5,PWM0CH5WaveOutCmpDownSelect,PWM_OUTPUT_HIGH,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPDCTL5_Msk,0x3<<26,PWM_OUTPUT_HIGH,0x2<<26
PWM0_CH4CH5,PWM0CH5WaveOutCmpDownSelect,PWM_OUTPUT_TOGGLE,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPDCTL5_Msk,0x3<<26,PWM_OUTPUT_TOGGLE,0x3<<26
PWM0_CH4CH5,PWM0CH5LoadModeSelect,0
PWM0_CH4CH5,PWM0CH5LoadModeSelect,1,PWM0->CTL0,0x40058000+0x0,PWM_CTL0_IMMLDEN5_Msk,0x1<<21,PWM_CTL0_IMMLDEN5_Msk,0x1<<21
PWM0_CH4CH5,PWM0CH5LoadModeSelect,2,PWM0->CTL0,0x40058000+0x0,PWM_CTL0_CTRLD5_Msk,0x1<<5,PWM_CTL0_CTRLD5_Msk,0x1<<5
PWM0_CH4CH5,PWM0CH5otherOutputSelect,0
PWM0_CH4CH5,PWM0CH5otherOutputSelect,1,PWM0->MSKEN,0x40058000+0xB8,PWM_MSKEN_MSKEN5_Msk,0x1<<5,PWM_MSKEN_MSKEN5_Msk,0x1<<5
PWM0_CH4CH5,PWM0CH5otherOutputSelect,2,PWM0->POLCTL,0x40058000+0xD4,PWM_POLCTL_PINV5_Msk,0x1<<5,PWM_POLCTL_PINV5_Msk,0x1<<5
PWM0_CH4CH5,PWM0CH5MaskDataSelect,0,PWM0->MSK,0x40058000+0xBC,PWM_MSK_MSKDAT5_Msk,0x1<<5,0,0x0<<5
PWM0_CH4CH5,PWM0CH5MaskDataSelect,1,PWM0->MSK,0x40058000+0xBC,PWM_MSK_MSKDAT5_Msk,0x1<<5,PWM_MSK_MSKDAT5_Msk,0x1<<5
PWM0_CH4CH5,UsePWM0CH5TrigerEADCENBoolean,0
PWM0_CH4CH5,UsePWM0CH5TrigerEADCENBoolean,1
PWM0_CH4CH5,UsePWM0CH5TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_ZERO_POINT,PWM0->EADCTS1,0x40058000+0xFC,PWM_EADCTS1_TRGEN5_Msk | PWM_EADCTS1_TRGSEL5_Msk,0x8f<<8,PWM_TRIGGER_ADC_EVEN_ZERO_POINT,0x80<<8
PWM0_CH4CH5,UsePWM0CH5TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_PERIOD_POINT,PWM0->EADCTS1,0x40058000+0xFC,PWM_EADCTS1_TRGEN5_Msk | PWM_EADCTS1_TRGSEL5_Msk,0x8f<<8,PWM_TRIGGER_ADC_EVEN_PERIOD_POINT,0x81<<8
PWM0_CH4CH5,UsePWM0CH5TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,PWM0->EADCTS1,0x40058000+0xFC,PWM_EADCTS1_TRGEN5_Msk | PWM_EADCTS1_TRGSEL5_Msk,0x8f<<8,PWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,0x82<<8
PWM0_CH4CH5,UsePWM0CH5TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,PWM0->EADCTS1,0x40058000+0xFC,PWM_EADCTS1_TRGEN5_Msk | PWM_EADCTS1_TRGSEL5_Msk,0x8f<<8,PWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,0x83<<8
PWM0_CH4CH5,UsePWM0CH5TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,PWM0->EADCTS1,0x40058000+0xFC,PWM_EADCTS1_TRGEN5_Msk | PWM_EADCTS1_TRGSEL5_Msk,0x8f<<8,PWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,0x84<<8
PWM0_CH4CH5,UsePWM0CH5TrigerEADCSrcSelect,PWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,PWM0->EADCTS1,0x40058000+0xFC,PWM_EADCTS1_TRGEN5_Msk | PWM_EADCTS1_TRGSEL5_Msk,0x8f<<8,PWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,0x88<<8
PWM0_CH4CH5,UsePWM0CH5TrigerEADCSrcSelect,PWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,PWM0->EADCTS1,0x40058000+0xFC,PWM_EADCTS1_TRGEN5_Msk | PWM_EADCTS1_TRGSEL5_Msk,0x8f<<8,PWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,0x89<<8
PWM0_CH4CH5,PWM0CH5INTSelect,1,PWM0->INTEN0,0x40058000+0xE0,PWM_INTEN0_ZIEN4_Msk,0x1<<4,PWM_INTEN0_ZIEN4_Msk,0x1<<4
PWM0_CH4CH5,PWM0CH5INTSelect,2,PWM0->INTEN0,0x40058000+0xE0,PWM_INTEN0_PIEN4_Msk,0x1<<12,PWM_INTEN0_PIEN4_Msk,0x1<<12
PWM0_CH4CH5,PWM0CH5INTSelect,4,PWM0->INTEN0,0x40058000+0xE0,PWM_INTEN_CMPUIEN5_Msk,0x1<<21,PWM_INTEN_CMPUIEN5_Msk,0x1<<21
PWM0_CH4CH5,PWM0CH5INTSelect,8,PWM0->INTEN0,0x40058000+0xE0,PWM_INTEN_CMPDIEN5_Msk,0x1<<29,PWM_INTEN_CMPDIEN5_Msk,0x1<<29
PWM0_CH4CH5,PWM0CH5INTSelect,16,PWM0->INTEN1,0x40058000+0xE4,PWM_INTEN1_BRKEIEN4_5_Msk,0x1<<2,PWM_INTEN1_BRKEIEN4_5_Msk,0x1<<2
BPWM0,BPWM0FuncSelect,0
BPWM0,BPWM0FuncSelect,1
BPWM0,BPWM0CapUnitTimeInterger,10,BPWM0->CLKPSC,0x4005A000+0x14,BPWM_CLKPSC_CLKPSC_Msk,0xfff,10,0
BPWM0,BPWM0CapUnitTimeInterger,1000,BPWM0->CLKPSC,0x4005A000+0x14,BPWM_CLKPSC_CLKPSC_Msk,0xfff,1000,47
BPWM0,BPWM0CapUnitTimeInterger,85000,BPWM0->CLKPSC,0x4005A000+0x14,BPWM_CLKPSC_CLKPSC_Msk,0xfff,85000,0xfef
BPWM0,UseBPWM0CH0ENCapBoolean,0
BPWM0,UseBPWM0CH0ENCapBoolean,1
BPWM0,UseBPWM0CH0AdvanceCapBoolean,0
BPWM0,UseBPWM0CH0AdvanceCapBoolean,1
BPWM0,UseBPWM0CH0CapReloadSelect,BPWM_CAPTURE_INT_RISING_LATCH,BPWM0->CAPCTL,0x4005A000+0x204,BPWM_CAPCTL_FCRLDEN0_Msk|BPWM_CAPCTL_RCRLDEN0_Msk,0x1<<16,BPWM_CAPTURE_INT_RISING_LATCH,0x1<<16
BPWM0,UseBPWM0CH0CapReloadSelect,BPWM_CAPTURE_INT_FALLING_LATCH,BPWM0->CAPCTL,0x4005A000+0x204,BPWM_CAPCTL_FCRLDEN0_Msk|BPWM_CAPCTL_RCRLDEN0_Msk,0x100<<16,BPWM_CAPTURE_INT_FALLING_LATCH,0x100<<16
BPWM0,UseBPWM0CH0CapReloadSelect,BPWM_CAPTURE_INT_RISING_LATCH|BPWM_CAPTURE_INT_FALLING_LATCH,BPWM0->CAPCTL,0x4005A000+0x204,BPWM_CAPCTL_FCRLDEN0_Msk|BPWM_CAPCTL_RCRLDEN0_Msk,0x101<<16,BPWM_CAPTURE_INT_RISING_LATCH|BPWM_CAPTURE_INT_FALLING_LATCH,0x101<<16
BPWM0,BPWM0CH0CapINTSelect,0
BPWM0,BPWM0CH0CapINTSelect,1,BPWM0->CAPIEN,0x4005A000+0x250,0x101<<0,0x101<<0,1,0x1<<0
BPWM0,BPWM0CH0CapINTSelect,2,BPWM0->CAPIEN,0x4005A000+0x250,0x101<<0,0x101<<0,2,0x100<<0
BPWM0,BPWM0CH0CapINTSelect,3,BPWM0->CAPIEN,0x4005A000+0x250,0x101<<0,0x101<<0,3,0x101<<0
BPWM0,UseBPWM0CH1ENCapBoolean,0
BPWM0,UseBPWM0CH1ENCapBoolean,1
BPWM0,UseBPWM0CH1AdvanceCapBoolean,0
BPWM0,UseBPWM0CH1AdvanceCapBoolean,1
BPWM0,UseBPWM0CH1CapReloadSelect,BPWM_CAPTURE_INT_RISING_LATCH,BPWM0->CAPCTL,0x4005A000+0x204,BPWM_CAPCTL_FCRLDEN1_Msk|BPWM_CAPCTL_RCRLDEN1_Msk,0x1<<17,BPWM_CAPTURE_INT_RISING_LATCH,0x1<<17
BPWM0,UseBPWM0CH1CapReloadSelect,BPWM_CAPTURE_INT_FALLING_LATCH,BPWM0->CAPCTL,0x4005A000+0x204,BPWM_CAPCTL_FCRLDEN1_Msk|BPWM_CAPCTL_RCRLDEN1_Msk,0x100<<17,BPWM_CAPTURE_INT_FALLING_LATCH,0x100<<17
BPWM0,UseBPWM0CH1CapReloadSelect,BPWM_CAPTURE_INT_RISING_LATCH|BPWM_CAPTURE_INT_FALLING_LATCH,BPWM0->CAPCTL,0x4005A000+0x204,BPWM_CAPCTL_FCRLDEN1_Msk|BPWM_CAPCTL_RCRLDEN1_Msk,0x101<<17,BPWM_CAPTURE_INT_RISING_LATCH|BPWM_CAPTURE_INT_FALLING_LATCH,0x101<<17
BPWM0,BPWM0CH1CapINTSelect,0
BPWM0,BPWM0CH1CapINTSelect,1,BPWM0->CAPIEN,0x4005A000+0x250,0x101<<1,0x101<<1,1,0x1<<1
BPWM0,BPWM0CH1CapINTSelect,2,BPWM0->CAPIEN,0x4005A000+0x250,0x101<<1,0x101<<1,2,0x100<<1
BPWM0,BPWM0CH1CapINTSelect,3,BPWM0->CAPIEN,0x4005A000+0x250,0x101<<1,0x101<<1,3,0x101<<1
BPWM0,UseBPWM0CH2ENCapBoolean,0
BPWM0,UseBPWM0CH2ENCapBoolean,1
BPWM0,UseBPWM0CH2AdvanceCapBoolean,0
BPWM0,UseBPWM0CH2AdvanceCapBoolean,1
BPWM0,UseBPWM0CH2CapReloadSelect,BPWM_CAPTURE_INT_RISING_LATCH,BPWM0->CAPCTL,0x4005A000+0x204,BPWM_CAPCTL_FCRLDEN2_Msk|BPWM_CAPCTL_RCRLDEN2_Msk,0x1<<18,BPWM_CAPTURE_INT_RISING_LATCH,0x1<<18
BPWM0,UseBPWM0CH2CapReloadSelect,BPWM_CAPTURE_INT_FALLING_LATCH,BPWM0->CAPCTL,0x4005A000+0x204,BPWM_CAPCTL_FCRLDEN2_Msk|BPWM_CAPCTL_RCRLDEN2_Msk,0x100<<18,BPWM_CAPTURE_INT_FALLING_LATCH,0x100<<18
BPWM0,UseBPWM0CH2CapReloadSelect,BPWM_CAPTURE_INT_RISING_LATCH|BPWM_CAPTURE_INT_FALLING_LATCH,BPWM0->CAPCTL,0x4005A000+0x204,BPWM_CAPCTL_FCRLDEN2_Msk|BPWM_CAPCTL_RCRLDEN2_Msk,0x101<<18,BPWM_CAPTURE_INT_RISING_LATCH|BPWM_CAPTURE_INT_FALLING_LATCH,0x101<<18
BPWM0,BPWM0CH2CapINTSelect,0
BPWM0,BPWM0CH2CapINTSelect,1,BPWM0->CAPIEN,0x4005A000+0x250,0x101<<2,0x101<<2,1,0x1<<2
BPWM0,BPWM0CH2CapINTSelect,2,BPWM0->CAPIEN,0x4005A000+0x250,0x101<<2,0x101<<2,2,0x100<<2
BPWM0,BPWM0CH2CapINTSelect,3,BPWM0->CAPIEN,0x4005A000+0x250,0x101<<2,0x101<<2,3,0x101<<2
BPWM0,UseBPWM0CH3ENCapBoolean,0
BPWM0,UseBPWM0CH3ENCapBoolean,1
BPWM0,UseBPWM0CH3AdvanceCapBoolean,0
BPWM0,UseBPWM0CH3AdvanceCapBoolean,1
BPWM0,UseBPWM0CH3CapReloadSelect,BPWM_CAPTURE_INT_RISING_LATCH,BPWM0->CAPCTL,0x4005A000+0x204,BPWM_CAPCTL_FCRLDEN3_Msk|BPWM_CAPCTL_RCRLDEN3_Msk,0x1<<19,BPWM_CAPTURE_INT_RISING_LATCH,0x1<<19
BPWM0,UseBPWM0CH3CapReloadSelect,BPWM_CAPTURE_INT_FALLING_LATCH,BPWM0->CAPCTL,0x4005A000+0x204,BPWM_CAPCTL_FCRLDEN3_Msk|BPWM_CAPCTL_RCRLDEN3_Msk,0x100<<19,BPWM_CAPTURE_INT_FALLING_LATCH,0x100<<19
BPWM0,UseBPWM0CH3CapReloadSelect,BPWM_CAPTURE_INT_RISING_LATCH|BPWM_CAPTURE_INT_FALLING_LATCH,BPWM0->CAPCTL,0x4005A000+0x204,BPWM_CAPCTL_FCRLDEN3_Msk|BPWM_CAPCTL_RCRLDEN3_Msk,0x101<<19,BPWM_CAPTURE_INT_RISING_LATCH|BPWM_CAPTURE_INT_FALLING_LATCH,0x101<<19
BPWM0,BPWM0CH3CapINTSelect,0
BPWM0,BPWM0CH3CapINTSelect,1,BPWM0->CAPIEN,0x4005A000+0x250,0x101<<3,0x101<<3,1,0x1<<3
BPWM0,BPWM0CH3CapINTSelect,2,BPWM0->CAPIEN,0x4005A000+0x250,0x101<<3,0x101<<3,2,0x100<<3
BPWM0,BPWM0CH3CapINTSelect,3,BPWM0->CAPIEN,0x4005A000+0x250,0x101<<3,0x101<<3,3,0x101<<3
BPWM0,UseBPWM0CH4ENCapBoolean,0
BPWM0,UseBPWM0CH4ENCapBoolean,1
BPWM0,UseBPWM0CH4AdvanceCapBoolean,0
BPWM0,UseBPWM0CH4AdvanceCapBoolean,1
BPWM0,UseBPWM0CH4CapReloadSelect,BPWM_CAPTURE_INT_RISING_LATCH,BPWM0->CAPCTL,0x4005A000+0x204,BPWM_CAPCTL_FCRLDEN4_Msk|BPWM_CAPCTL_RCRLDEN4_Msk,0x1<<20,BPWM_CAPTURE_INT_RISING_LATCH,0x1<<20
BPWM0,UseBPWM0CH4CapReloadSelect,BPWM_CAPTURE_INT_FALLING_LATCH,BPWM0->CAPCTL,0x4005A000+0x204,BPWM_CAPCTL_FCRLDEN4_Msk|BPWM_CAPCTL_RCRLDEN4_Msk,0x100<<20,BPWM_CAPTURE_INT_FALLING_LATCH,0x100<<20
BPWM0,UseBPWM0CH4CapReloadSelect,BPWM_CAPTURE_INT_RISING_LATCH|BPWM_CAPTURE_INT_FALLING_LATCH,BPWM0->CAPCTL,0x4005A000+0x204,BPWM_CAPCTL_FCRLDEN4_Msk|BPWM_CAPCTL_RCRLDEN4_Msk,0x101<<20,BPWM_CAPTURE_INT_RISING_LATCH|BPWM_CAPTURE_INT_FALLING_LATCH,0x101<<20
BPWM0,BPWM0CH4CapINTSelect,0
BPWM0,BPWM0CH4CapINTSelect,1,BPWM0->CAPIEN,0x4005A000+0x250,0x101<<4,0x101<<4,1,0x1<<4
BPWM0,BPWM0CH4CapINTSelect,2,BPWM0->CAPIEN,0x4005A000+0x250,0x101<<4,0x101<<4,2,0x100<<4
BPWM0,BPWM0CH4CapINTSelect,3,BPWM0->CAPIEN,0x4005A000+0x250,0x101<<4,0x101<<4,3,0x101<<4
BPWM0,UseBPWM0CH5ENCapBoolean,0
BPWM0,UseBPWM0CH5ENCapBoolean,1
BPWM0,UseBPWM0CH5AdvanceCapBoolean,0
BPWM0,UseBPWM0CH5AdvanceCapBoolean,1
BPWM0,UseBPWM0CH5CapReloadSelect,BPWM_CAPTURE_INT_RISING_LATCH,BPWM0->CAPCTL,0x4005A000+0x204,BPWM_CAPCTL_FCRLDEN5_Msk|BPWM_CAPCTL_RCRLDEN5_Msk,0x1<<21,BPWM_CAPTURE_INT_RISING_LATCH,0x1<<21
BPWM0,UseBPWM0CH5CapReloadSelect,BPWM_CAPTURE_INT_FALLING_LATCH,BPWM0->CAPCTL,0x4005A000+0x204,BPWM_CAPCTL_FCRLDEN5_Msk|BPWM_CAPCTL_RCRLDEN5_Msk,0x100<<21,BPWM_CAPTURE_INT_FALLING_LATCH,0x100<<21
BPWM0,UseBPWM0CH5CapReloadSelect,BPWM_CAPTURE_INT_RISING_LATCH|BPWM_CAPTURE_INT_FALLING_LATCH,BPWM0->CAPCTL,0x4005A000+0x204,BPWM_CAPCTL_FCRLDEN5_Msk|BPWM_CAPCTL_RCRLDEN5_Msk,0x101<<21,BPWM_CAPTURE_INT_RISING_LATCH|BPWM_CAPTURE_INT_FALLING_LATCH,0x101<<21
BPWM0,BPWM0CH5CapINTSelect,0
BPWM0,BPWM0CH5CapINTSelect,1,BPWM0->CAPIEN,0x4005A000+0x250,0x101<<5,0x101<<5,1,0x1<<5
BPWM0,BPWM0CH5CapINTSelect,2,BPWM0->CAPIEN,0x4005A000+0x250,0x101<<5,0x101<<5,2,0x100<<5
BPWM0,BPWM0CH5CapINTSelect,3,BPWM0->CAPIEN,0x4005A000+0x250,0x101<<5,0x101<<5,3,0x101<<5
BPWM0,BPWM0OutputFuncSetmode,0
BPWM0,BPWM0OutputFuncSetmode,1
BPWM0,BPWM0FREQInteger,1,BPWM0->CLKPSC,0x4005A000+0x14,PWM_CLKPSC_CLKPSC_Msk,0xfff,1,0x2DC
BPWM0,BPWM0FREQInteger,1,BPWM0->PERIOD,0x4005A000+0x30,PWM_PERIOD_PERIOD_Msk,0xffff,1,0xFFCB
BPWM0,BPWM0FREQInteger,1000,BPWM0->CLKPSC,0x4005A000+0x14,PWM_CLKPSC_CLKPSC_Msk,0xfff,1000,0x0
BPWM0,BPWM0FREQInteger,1000,BPWM0->PERIOD,0x4005A000+0x30,PWM_PERIOD_PERIOD_Msk,0xffff,1000,0xBB7F
BPWM0,BPWM0FREQInteger,24000000,BPWM0->CLKPSC,0x4005A000+0x14,PWM_CLKPSC_CLKPSC_Msk,0xfff,24000000,0x0
BPWM0,BPWM0FREQInteger,24000000,BPWM0->PERIOD,0x4005A000+0x30,PWM_PERIOD_PERIOD_Msk,0xffff,24000000,0x1
BPWM0,BPWM0CLKSRCSelect,BPWM_CLKSRC_BPWM_CLK,BPWM0->CLKSRC,0x4005A000+0x10,BPWM_CLKSRC_ECLKSRC0_Msk,0x7<<0,BPWM_CLKSRC_BPWM_CLK,0x0
BPWM0,BPWM0CLKSRCSelect,BPWM_CLKSRC_TIMER0,BPWM0->CLKSRC,0x4005A000+0x10,BPWM_CLKSRC_ECLKSRC0_Msk,0x7<<0,BPWM_CLKSRC_TIMER0,0x1
BPWM0,BPWM0CLKSRCSelect,BPWM_CLKSRC_TIMER1,BPWM0->CLKSRC,0x4005A000+0x10,BPWM_CLKSRC_ECLKSRC0_Msk,0x7<<0,BPWM_CLKSRC_TIMER1,0x2
BPWM0,BPWM0CLKSRCSelect,BPWM_CLKSRC_TIMER2,BPWM0->CLKSRC,0x4005A000+0x10,BPWM_CLKSRC_ECLKSRC0_Msk,0x7<<0,BPWM_CLKSRC_TIMER2,0x3
BPWM0,BPWM0CLKSRCSelect,BPWM_CLKSRC_TIMER3,BPWM0->CLKSRC,0x4005A000+0x10,BPWM_CLKSRC_ECLKSRC0_Msk,0x7<<0,BPWM_CLKSRC_TIMER3,0x4
BPWM0,BPWM0CNTTypeSelect,BPWM_UP_COUNTER,BPWM0->CTL1,0x4005A000+0x4,BPWM_CTL1_CNTTYPE0_Msk,0x3<<0,BPWM_UP_COUNTER,0x0
BPWM0,BPWM0CNTTypeSelect,BPWM_DOWN_COUNTER,BPWM0->CTL1,0x4005A000+0x4,BPWM_CTL1_CNTTYPE0_Msk,0x3<<0,BPWM_DOWN_COUNTER,0x1
BPWM0,BPWM0CNTTypeSelect,BPWM_UP_DOWN_COUNTER,BPWM0->CTL1,0x4005A000+0x4,BPWM_CTL1_CNTTYPE0_Msk,0x3<<0,BPWM_UP_DOWN_COUNTER,0x2
BPWM0,BPWM0PrescalerInteger,0,BPWM0->CLKPSC,0x4005A000+0x14,BPWM_CLKPSC_CLKPSC_Msk,0xfff,0,0
BPWM0,BPWM0PrescalerInteger,10,BPWM0->CLKPSC,0x4005A000+0x14,BPWM_CLKPSC_CLKPSC_Msk,0xfff,10,10
BPWM0,BPWM0PrescalerInteger,4095,BPWM0->CLKPSC,0x4005A000+0x14,BPWM_CLKPSC_CLKPSC_Msk,0xfff,4095,4095
BPWM0,BPWM0PeriodInteger,0,BPWM0->PERIOD,0x4005A000+0x30,BPWM_PERIOD_PERIOD_Msk,0xffff,0,0
BPWM0,BPWM0PeriodInteger,1000,BPWM0->PERIOD,0x4005A000+0x30,BPWM_PERIOD_PERIOD_Msk,0xffff,1000,1000
BPWM0,BPWM0PeriodInteger,65535,BPWM0->PERIOD,0x4005A000+0x30,BPWM_PERIOD_PERIOD_Msk,0xffff,65535,65535
BPWM0,UseBPWM0SyncStartENBoolean,0
BPWM0,UseBPWM0SyncStartENBoolean,1
BPWM0,UseBPWM0SyncStartSrcSelect,BPWM_SSCTL_SSRC_PWM0,BPWM0->SSCTL,0x4005A000+0x110,BPWM_SSCTL_SSRC_Msk | BPWM_SSCTL_SSEN0_Msk,0x301<<0,BPWM_SSCTL_SSRC_PWM0,0x1<<0
BPWM0,UseBPWM0SyncStartSrcSelect,BPWM_SSCTL_SSRC_PWM1,BPWM0->SSCTL,0x4005A000+0x110,BPWM_SSCTL_SSRC_Msk | BPWM_SSCTL_SSEN0_Msk,0x301<<0,BPWM_SSCTL_SSRC_PWM1,0x101<<0
BPWM0,UseBPWM0SyncStartSrcSelect,BPWM_SSCTL_SSRC_BPWM0,BPWM0->SSCTL,0x4005A000+0x110,BPWM_SSCTL_SSRC_Msk | BPWM_SSCTL_SSEN0_Msk,0x301<<0,BPWM_SSCTL_SSRC_BPWM0,0x201<<0
BPWM0,UseBPWM0SyncStartSrcSelect,BPWM_SSCTL_SSRC_BPWM1,BPWM0->SSCTL,0x4005A000+0x110,BPWM_SSCTL_SSRC_Msk | BPWM_SSCTL_SSEN0_Msk,0x301<<0,BPWM_SSCTL_SSRC_BPWM1,0x301<<0
BPWM0,UseBPWM0CH0ENBoolean,0
BPWM0,UseBPWM0CH0ENBoolean,1
BPWM0,UseBPWM0CH0AdvanceBoolean,0
BPWM0,UseBPWM0CH0AdvanceBoolean,1
BPWM0,BPWM0CH0DUTYInteger,0,BPWM0->CMPDAT[0],0x4005A000+0x50,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
BPWM0,BPWM0CH0DUTYInteger,10,BPWM0->CMPDAT[0],0x4005A000+0x50,PWM_CMPDAT_CMPDAT_Msk,0xffff,10,0x12c0
BPWM0,BPWM0CH0DUTYInteger,100,BPWM0->CMPDAT[0],0x4005A000+0x50,PWM_CMPDAT_CMPDAT_Msk,0xffff,100,0xbb7f
BPWM0,BPWM0CH0CmpdataInteger,0,BPWM0->CMPDAT[0],0x4005A000+0x50,BPWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
BPWM0,BPWM0CH0CmpdataInteger,1000,BPWM0->CMPDAT[0],0x4005A000+0x50,BPWM_CMPDAT_CMPDAT_Msk,0xffff,1000,1000
BPWM0,BPWM0CH0CmpdataInteger,65535,BPWM0->CMPDAT[0],0x4005A000+0x50,BPWM_CMPDAT_CMPDAT_Msk,0xffff,65535,65535
BPWM0,BPWM0CH0WaveOutPeriodSelect,BPWM_OUTPUT_NOTHING,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_PRDPCTL0_Msk,0x3<<16,BPWM_OUTPUT_NOTHING,0x0<<16
BPWM0,BPWM0CH0WaveOutPeriodSelect,BPWM_OUTPUT_LOW,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_PRDPCTL0_Msk,0x3<<16,BPWM_OUTPUT_LOW,0x1<<16
BPWM0,BPWM0CH0WaveOutPeriodSelect,BPWM_OUTPUT_HIGH,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_PRDPCTL0_Msk,0x3<<16,BPWM_OUTPUT_HIGH,0x2<<16
BPWM0,BPWM0CH0WaveOutPeriodSelect,BPWM_OUTPUT_TOGGLE,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_PRDPCTL0_Msk,0x3<<16,BPWM_OUTPUT_TOGGLE,0x3<<16
BPWM0,BPWM0CH0WaveOutZeroSelect,BPWM_OUTPUT_NOTHING,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_ZPCTL0_Msk,0x3<<0,BPWM_OUTPUT_NOTHING,0x0<<0
BPWM0,BPWM0CH0WaveOutZeroSelect,BPWM_OUTPUT_LOW,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_ZPCTL0_Msk,0x3<<0,BPWM_OUTPUT_LOW,0x1<<0
BPWM0,BPWM0CH0WaveOutZeroSelect,BPWM_OUTPUT_HIGH,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_ZPCTL0_Msk,0x3<<0,BPWM_OUTPUT_HIGH,0x2<<0
BPWM0,BPWM0CH0WaveOutZeroSelect,BPWM_OUTPUT_TOGGLE,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_ZPCTL0_Msk,0x3<<0,BPWM_OUTPUT_TOGGLE,0x3<<0
BPWM0,BPWM0CH0WaveOutCmpUpSelect,BPWM_OUTPUT_NOTHING,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPUCTL0_Msk,0x3<<0,BPWM_OUTPUT_NOTHING,0x0<<0
BPWM0,BPWM0CH0WaveOutCmpUpSelect,BPWM_OUTPUT_LOW,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPUCTL0_Msk,0x3<<0,BPWM_OUTPUT_LOW,0x1<<0
BPWM0,BPWM0CH0WaveOutCmpUpSelect,BPWM_OUTPUT_HIGH,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPUCTL0_Msk,0x3<<0,BPWM_OUTPUT_HIGH,0x2<<0
BPWM0,BPWM0CH0WaveOutCmpUpSelect,BPWM_OUTPUT_TOGGLE,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPUCTL0_Msk,0x3<<0,BPWM_OUTPUT_TOGGLE,0x3<<0
BPWM0,BPWM0CH0WaveOutCmpDownSelect,BPWM_OUTPUT_NOTHING,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPDCTL0_Msk,0x3<<16,BPWM_OUTPUT_NOTHING,0x0<<16
BPWM0,BPWM0CH0WaveOutCmpDownSelect,BPWM_OUTPUT_LOW,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPDCTL0_Msk,0x3<<16,BPWM_OUTPUT_LOW,0x1<<16
BPWM0,BPWM0CH0WaveOutCmpDownSelect,BPWM_OUTPUT_HIGH,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPDCTL0_Msk,0x3<<16,BPWM_OUTPUT_HIGH,0x2<<16
BPWM0,BPWM0CH0WaveOutCmpDownSelect,BPWM_OUTPUT_TOGGLE,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPDCTL0_Msk,0x3<<16,BPWM_OUTPUT_TOGGLE,0x3<<16
BPWM0,BPWM0CH0LoadModeSelect,0
BPWM0,BPWM0CH0LoadModeSelect,1,BPWM0->CTL0,0x4005A000+0x0,BPWM_CTL0_IMMLDEN0_Msk,0x1<<16,BPWM_CTL0_IMMLDEN0_Msk,0x1<<16
BPWM0,BPWM0CH0LoadModeSelect,2,BPWM0->CTL0,0x4005A000+0x0,BPWM_CTL0_CTRLD0_Msk,0x1<<0,BPWM_CTL0_CTRLD0_Msk,0x1<<0
BPWM0,BPWM0CH0otherOutputSelect,0
BPWM0,BPWM0CH0otherOutputSelect,1,BPWM0->MSKEN,0x4005A000+0xB8,BPWM_MSKEN_MSKEN0_Msk,0x1<<0,BPWM_MSKEN_MSKEN0_Msk,0x1<<0
BPWM0,BPWM0CH0otherOutputSelect,2,BPWM0->POLCTL,0x4005A000+0xD4,BPWM_POLCTL_PINV0_Msk,0x1<<0,BPWM_POLCTL_PINV0_Msk,0x1<<0
BPWM0,BPWM0CH0MaskDataSelect,0,BPWM0->MSK,0x4005A000+0xBC,BPWM_MSK_MSKDAT0_Msk,0x1<<0,0,0x0<<0
BPWM0,BPWM0CH0MaskDataSelect,1,BPWM0->MSK,0x4005A000+0xBC,BPWM_MSK_MSKDAT0_Msk,0x1<<0,BPWM_MSK_MSKDAT0_Msk,0x1<<0
BPWM0,UseBPWM0CH0TrigerEADCENBoolean,0
BPWM0,UseBPWM0CH0TrigerEADCENBoolean,1
BPWM0,UseBPWM0CH0TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_ZERO_POINT,BPWM0->EADCTS0,0x4005A000+0xF8,BPWM_EADCTS0_TRGEN0_Msk | BPWM_EADCTS0_TRGSEL0_Msk,0x8f<<0,BPWM_TRIGGER_ADC_EVEN_ZERO_POINT,0x80<<0
BPWM0,UseBPWM0CH0TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_PERIOD_POINT,BPWM0->EADCTS0,0x4005A000+0xF8,BPWM_EADCTS0_TRGEN0_Msk | BPWM_EADCTS0_TRGSEL0_Msk,0x8f<<0,BPWM_TRIGGER_ADC_EVEN_PERIOD_POINT,0x81<<0
BPWM0,UseBPWM0CH0TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,BPWM0->EADCTS0,0x4005A000+0xF8,BPWM_EADCTS0_TRGEN0_Msk | BPWM_EADCTS0_TRGSEL0_Msk,0x8f<<0,BPWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,0x82<<0
BPWM0,UseBPWM0CH0TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,BPWM0->EADCTS0,0x4005A000+0xF8,BPWM_EADCTS0_TRGEN0_Msk | BPWM_EADCTS0_TRGSEL0_Msk,0x8f<<0,BPWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,0x83<<0
BPWM0,UseBPWM0CH0TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,BPWM0->EADCTS0,0x4005A000+0xF8,BPWM_EADCTS0_TRGEN0_Msk | BPWM_EADCTS0_TRGSEL0_Msk,0x8f<<0,BPWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,0x84<<0
BPWM0,UseBPWM0CH0TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,BPWM0->EADCTS0,0x4005A000+0xF8,BPWM_EADCTS0_TRGEN0_Msk | BPWM_EADCTS0_TRGSEL0_Msk,0x8f<<0,BPWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,0x88<<0
BPWM0,UseBPWM0CH0TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,BPWM0->EADCTS0,0x4005A000+0xF8,BPWM_EADCTS0_TRGEN0_Msk | BPWM_EADCTS0_TRGSEL0_Msk,0x8f<<0,BPWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,0x89<<0
BPWM0,BPWM0CH0INTSelect,1,BPWM0->INTEN,0x4005A000+0xE0,BPWM_INTEN_ZIEN0_Msk,0x1<<0,BPWM_INTEN_ZIEN0_Msk,0x1<<0
BPWM0,BPWM0CH0INTSelect,2,BPWM0->INTEN,0x4005A000+0xE0,BPWM_INTEN_PIEN0_Msk,0x1<<8,BPWM_INTEN_PIEN0_Msk,0x1<<8
BPWM0,BPWM0CH0INTSelect,4,BPWM0->INTEN,0x4005A000+0xE0,BPWM_INTEN_CMPUIEN0_Msk,0x1<<16,BPWM_INTEN_CMPUIEN0_Msk,0x1<<16
BPWM0,BPWM0CH0INTSelect,8,BPWM0->INTEN,0x4005A000+0xE0,BPWM_INTEN_CMPDIEN0_Msk,0x1<<24,BPWM_INTEN_CMPDIEN0_Msk,0x1<<24
BPWM0,UseBPWM0CH1ENBoolean,0
BPWM0,UseBPWM0CH1ENBoolean,1
BPWM0,UseBPWM0CH1AdvanceBoolean,0
BPWM0,UseBPWM0CH1AdvanceBoolean,1
BPWM0,BPWM0CH1DUTYInteger,0,BPWM0->CMPDAT[1],0x4005A000+0x54,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
BPWM0,BPWM0CH1DUTYInteger,10,BPWM0->CMPDAT[1],0x4005A000+0x54,PWM_CMPDAT_CMPDAT_Msk,0xffff,10,0x12c0
BPWM0,BPWM0CH1DUTYInteger,100,BPWM0->CMPDAT[1],0x4005A000+0x54,PWM_CMPDAT_CMPDAT_Msk,0xffff,100,0xbb7f
BPWM0,BPWM0CH1CmpdataInteger,0,BPWM0->CMPDAT[1],0x4005A000+0x54,BPWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
BPWM0,BPWM0CH1CmpdataInteger,1000,BPWM0->CMPDAT[1],0x4005A000+0x54,BPWM_CMPDAT_CMPDAT_Msk,0xffff,1000,1000
BPWM0,BPWM0CH1CmpdataInteger,65535,BPWM0->CMPDAT[1],0x4005A000+0x54,BPWM_CMPDAT_CMPDAT_Msk,0xffff,65535,65535
BPWM0,BPWM0CH1WaveOutPeriodSelect,BPWM_OUTPUT_NOTHING,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_PRDPCTL1_Msk,0x3<<18,BPWM_OUTPUT_NOTHING,0x0<<18
BPWM0,BPWM0CH1WaveOutPeriodSelect,BPWM_OUTPUT_LOW,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_PRDPCTL1_Msk,0x3<<18,BPWM_OUTPUT_LOW,0x1<<18
BPWM0,BPWM0CH1WaveOutPeriodSelect,BPWM_OUTPUT_HIGH,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_PRDPCTL1_Msk,0x3<<18,BPWM_OUTPUT_HIGH,0x2<<18
BPWM0,BPWM0CH1WaveOutPeriodSelect,BPWM_OUTPUT_TOGGLE,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_PRDPCTL1_Msk,0x3<<18,BPWM_OUTPUT_TOGGLE,0x3<<18
BPWM0,BPWM0CH1WaveOutZeroSelect,BPWM_OUTPUT_NOTHING,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_ZPCTL1_Msk,0x3<<2,BPWM_OUTPUT_NOTHING,0x0<<2
BPWM0,BPWM0CH1WaveOutZeroSelect,BPWM_OUTPUT_LOW,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_ZPCTL1_Msk,0x3<<2,BPWM_OUTPUT_LOW,0x1<<2
BPWM0,BPWM0CH1WaveOutZeroSelect,BPWM_OUTPUT_HIGH,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_ZPCTL1_Msk,0x3<<2,BPWM_OUTPUT_HIGH,0x2<<2
BPWM0,BPWM0CH1WaveOutZeroSelect,BPWM_OUTPUT_TOGGLE,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_ZPCTL1_Msk,0x3<<2,BPWM_OUTPUT_TOGGLE,0x3<<2
BPWM0,BPWM0CH1WaveOutCmpUpSelect,BPWM_OUTPUT_NOTHING,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPUCTL1_Msk,0x3<<2,BPWM_OUTPUT_NOTHING,0x0<<2
BPWM0,BPWM0CH1WaveOutCmpUpSelect,BPWM_OUTPUT_LOW,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPUCTL1_Msk,0x3<<2,BPWM_OUTPUT_LOW,0x1<<2
BPWM0,BPWM0CH1WaveOutCmpUpSelect,BPWM_OUTPUT_HIGH,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPUCTL1_Msk,0x3<<2,BPWM_OUTPUT_HIGH,0x2<<2
BPWM0,BPWM0CH1WaveOutCmpUpSelect,BPWM_OUTPUT_TOGGLE,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPUCTL1_Msk,0x3<<2,BPWM_OUTPUT_TOGGLE,0x3<<2
BPWM0,BPWM0CH1WaveOutCmpDownSelect,BPWM_OUTPUT_NOTHING,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPDCTL1_Msk,0x3<<18,BPWM_OUTPUT_NOTHING,0x0<<18
BPWM0,BPWM0CH1WaveOutCmpDownSelect,BPWM_OUTPUT_LOW,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPDCTL1_Msk,0x3<<18,BPWM_OUTPUT_LOW,0x1<<18
BPWM0,BPWM0CH1WaveOutCmpDownSelect,BPWM_OUTPUT_HIGH,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPDCTL1_Msk,0x3<<18,BPWM_OUTPUT_HIGH,0x2<<18
BPWM0,BPWM0CH1WaveOutCmpDownSelect,BPWM_OUTPUT_TOGGLE,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPDCTL1_Msk,0x3<<18,BPWM_OUTPUT_TOGGLE,0x3<<18
BPWM0,BPWM0CH1LoadModeSelect,0
BPWM0,BPWM0CH1LoadModeSelect,1,BPWM0->CTL0,0x4005A000+0x0,BPWM_CTL0_IMMLDEN1_Msk,0x1<<17,BPWM_CTL0_IMMLDEN1_Msk,0x1<<17
BPWM0,BPWM0CH1LoadModeSelect,2,BPWM0->CTL0,0x4005A000+0x0,BPWM_CTL0_CTRLD1_Msk,0x1<<1,BPWM_CTL0_CTRLD1_Msk,0x1<<1
BPWM0,BPWM0CH1otherOutputSelect,0
BPWM0,BPWM0CH1otherOutputSelect,1,BPWM0->MSKEN,0x4005A000+0xB8,BPWM_MSKEN_MSKEN1_Msk,0x1<<1,BPWM_MSKEN_MSKEN1_Msk,0x1<<1
BPWM0,BPWM0CH1otherOutputSelect,2,BPWM0->POLCTL,0x4005A000+0xD4,BPWM_POLCTL_PINV1_Msk,0x1<<1,BPWM_POLCTL_PINV1_Msk,0x1<<1
BPWM0,BPWM0CH1MaskDataSelect,0,BPWM0->MSK,0x4005A000+0xBC,BPWM_MSK_MSKDAT1_Msk,0x1<<1,0,0x0<<1
BPWM0,BPWM0CH1MaskDataSelect,1,BPWM0->MSK,0x4005A000+0xBC,BPWM_MSK_MSKDAT1_Msk,0x1<<1,BPWM_MSK_MSKDAT1_Msk,0x1<<1
BPWM0,UseBPWM0CH1TrigerEADCENBoolean,0
BPWM0,UseBPWM0CH1TrigerEADCENBoolean,1
BPWM0,UseBPWM0CH1TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_ZERO_POINT,BPWM0->EADCTS0,0x4005A000+0xF8,BPWM_EADCTS0_TRGEN1_Msk | BPWM_EADCTS0_TRGSEL1_Msk,0x8f<<8,BPWM_TRIGGER_ADC_EVEN_ZERO_POINT,0x80<<8
BPWM0,UseBPWM0CH1TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_PERIOD_POINT,BPWM0->EADCTS0,0x4005A000+0xF8,BPWM_EADCTS0_TRGEN1_Msk | BPWM_EADCTS0_TRGSEL1_Msk,0x8f<<8,BPWM_TRIGGER_ADC_EVEN_PERIOD_POINT,0x81<<8
BPWM0,UseBPWM0CH1TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,BPWM0->EADCTS0,0x4005A000+0xF8,BPWM_EADCTS0_TRGEN1_Msk | BPWM_EADCTS0_TRGSEL1_Msk,0x8f<<8,BPWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,0x82<<8
BPWM0,UseBPWM0CH1TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,BPWM0->EADCTS0,0x4005A000+0xF8,BPWM_EADCTS0_TRGEN1_Msk | BPWM_EADCTS0_TRGSEL1_Msk,0x8f<<8,BPWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,0x83<<8
BPWM0,UseBPWM0CH1TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,BPWM0->EADCTS0,0x4005A000+0xF8,BPWM_EADCTS0_TRGEN1_Msk | BPWM_EADCTS0_TRGSEL1_Msk,0x8f<<8,BPWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,0x84<<8
BPWM0,UseBPWM0CH1TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,BPWM0->EADCTS0,0x4005A000+0xF8,BPWM_EADCTS0_TRGEN1_Msk | BPWM_EADCTS0_TRGSEL1_Msk,0x8f<<8,BPWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,0x88<<8
BPWM0,UseBPWM0CH1TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,BPWM0->EADCTS0,0x4005A000+0xF8,BPWM_EADCTS0_TRGEN1_Msk | BPWM_EADCTS0_TRGSEL1_Msk,0x8f<<8,BPWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,0x89<<8
BPWM0,BPWM0CH1INTSelect,1,BPWM0->INTEN,0x4005A000+0xE0,BPWM_INTEN_ZIEN0_Msk,0x1<<0,BPWM_INTEN_ZIEN0_Msk,0x1<<0
BPWM0,BPWM0CH1INTSelect,2,BPWM0->INTEN,0x4005A000+0xE0,BPWM_INTEN_PIEN0_Msk,0x1<<8,BPWM_INTEN_PIEN0_Msk,0x1<<8
BPWM0,BPWM0CH1INTSelect,4,BPWM0->INTEN,0x4005A000+0xE0,BPWM_INTEN_CMPUIEN1_Msk,0x1<<17,BPWM_INTEN_CMPUIEN1_Msk,0x1<<17
BPWM0,BPWM0CH1INTSelect,8,BPWM0->INTEN,0x4005A000+0xE0,BPWM_INTEN_CMPDIEN1_Msk,0x1<<25,BPWM_INTEN_CMPDIEN1_Msk,0x1<<25
BPWM0,UseBPWM0CH2ENBoolean,0
BPWM0,UseBPWM0CH2ENBoolean,1
BPWM0,UseBPWM0CH2AdvanceBoolean,0
BPWM0,UseBPWM0CH2AdvanceBoolean,1
BPWM0,BPWM0CH2DUTYInteger,0,BPWM0->CMPDAT[2],0x4005A000+0x58,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
BPWM0,BPWM0CH2DUTYInteger,10,BPWM0->CMPDAT[2],0x4005A000+0x58,PWM_CMPDAT_CMPDAT_Msk,0xffff,10,0x12c0
BPWM0,BPWM0CH2DUTYInteger,100,BPWM0->CMPDAT[2],0x4005A000+0x58,PWM_CMPDAT_CMPDAT_Msk,0xffff,100,0xbb7f
BPWM0,BPWM0CH2CmpdataInteger,0,BPWM0->CMPDAT[2],0x4005A000+0x58,BPWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
BPWM0,BPWM0CH2CmpdataInteger,1000,BPWM0->CMPDAT[2],0x4005A000+0x58,BPWM_CMPDAT_CMPDAT_Msk,0xffff,1000,1000
BPWM0,BPWM0CH2CmpdataInteger,65535,BPWM0->CMPDAT[2],0x4005A000+0x58,BPWM_CMPDAT_CMPDAT_Msk,0xffff,65535,65535
BPWM0,BPWM0CH2WaveOutPeriodSelect,BPWM_OUTPUT_NOTHING,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_PRDPCTL2_Msk,0x3<<20,BPWM_OUTPUT_NOTHING,0x0<<20
BPWM0,BPWM0CH2WaveOutPeriodSelect,BPWM_OUTPUT_LOW,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_PRDPCTL2_Msk,0x3<<20,BPWM_OUTPUT_LOW,0x1<<20
BPWM0,BPWM0CH2WaveOutPeriodSelect,BPWM_OUTPUT_HIGH,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_PRDPCTL2_Msk,0x3<<20,BPWM_OUTPUT_HIGH,0x2<<20
BPWM0,BPWM0CH2WaveOutPeriodSelect,BPWM_OUTPUT_TOGGLE,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_PRDPCTL2_Msk,0x3<<20,BPWM_OUTPUT_TOGGLE,0x3<<20
BPWM0,BPWM0CH2WaveOutZeroSelect,BPWM_OUTPUT_NOTHING,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_ZPCTL2_Msk,0x3<<4,BPWM_OUTPUT_NOTHING,0x0<<4
BPWM0,BPWM0CH2WaveOutZeroSelect,BPWM_OUTPUT_LOW,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_ZPCTL2_Msk,0x3<<4,BPWM_OUTPUT_LOW,0x1<<4
BPWM0,BPWM0CH2WaveOutZeroSelect,BPWM_OUTPUT_HIGH,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_ZPCTL2_Msk,0x3<<4,BPWM_OUTPUT_HIGH,0x2<<4
BPWM0,BPWM0CH2WaveOutZeroSelect,BPWM_OUTPUT_TOGGLE,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_ZPCTL2_Msk,0x3<<4,BPWM_OUTPUT_TOGGLE,0x3<<4
BPWM0,BPWM0CH2WaveOutCmpUpSelect,BPWM_OUTPUT_NOTHING,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPUCTL2_Msk,0x3<<4,BPWM_OUTPUT_NOTHING,0x0<<4
BPWM0,BPWM0CH2WaveOutCmpUpSelect,BPWM_OUTPUT_LOW,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPUCTL2_Msk,0x3<<4,BPWM_OUTPUT_LOW,0x1<<4
BPWM0,BPWM0CH2WaveOutCmpUpSelect,BPWM_OUTPUT_HIGH,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPUCTL2_Msk,0x3<<4,BPWM_OUTPUT_HIGH,0x2<<4
BPWM0,BPWM0CH2WaveOutCmpUpSelect,BPWM_OUTPUT_TOGGLE,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPUCTL2_Msk,0x3<<4,BPWM_OUTPUT_TOGGLE,0x3<<4
BPWM0,BPWM0CH2WaveOutCmpDownSelect,BPWM_OUTPUT_NOTHING,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPDCTL2_Msk,0x3<<20,BPWM_OUTPUT_NOTHING,0x0<<20
BPWM0,BPWM0CH2WaveOutCmpDownSelect,BPWM_OUTPUT_LOW,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPDCTL2_Msk,0x3<<20,BPWM_OUTPUT_LOW,0x1<<20
BPWM0,BPWM0CH2WaveOutCmpDownSelect,BPWM_OUTPUT_HIGH,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPDCTL2_Msk,0x3<<20,BPWM_OUTPUT_HIGH,0x2<<20
BPWM0,BPWM0CH2WaveOutCmpDownSelect,BPWM_OUTPUT_TOGGLE,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPDCTL2_Msk,0x3<<20,BPWM_OUTPUT_TOGGLE,0x3<<20
BPWM0,BPWM0CH2LoadModeSelect,0
BPWM0,BPWM0CH2LoadModeSelect,1,BPWM0->CTL0,0x4005A000+0x0,BPWM_CTL0_IMMLDEN2_Msk,0x1<<18,BPWM_CTL0_IMMLDEN2_Msk,0x1<<18
BPWM0,BPWM0CH2LoadModeSelect,2,BPWM0->CTL0,0x4005A000+0x0,BPWM_CTL0_CTRLD2_Msk,0x1<<2,BPWM_CTL0_CTRLD2_Msk,0x1<<2
BPWM0,BPWM0CH2otherOutputSelect,0
BPWM0,BPWM0CH2otherOutputSelect,1,BPWM0->MSKEN,0x4005A000+0xB8,BPWM_MSKEN_MSKEN2_Msk,0x1<<2,BPWM_MSKEN_MSKEN2_Msk,0x1<<2
BPWM0,BPWM0CH2otherOutputSelect,2,BPWM0->POLCTL,0x4005A000+0xD4,BPWM_POLCTL_PINV2_Msk,0x1<<2,BPWM_POLCTL_PINV2_Msk,0x1<<2
BPWM0,BPWM0CH2MaskDataSelect,0,BPWM0->MSK,0x4005A000+0xBC,BPWM_MSK_MSKDAT2_Msk,0x1<<2,0,0x0<<2
BPWM0,BPWM0CH2MaskDataSelect,1,BPWM0->MSK,0x4005A000+0xBC,BPWM_MSK_MSKDAT2_Msk,0x1<<2,BPWM_MSK_MSKDAT2_Msk,0x1<<2
BPWM0,UseBPWM0CH2TrigerEADCENBoolean,0
BPWM0,UseBPWM0CH2TrigerEADCENBoolean,1
BPWM0,UseBPWM0CH2TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_ZERO_POINT,BPWM0->EADCTS0,0x4005A000+0xF8,BPWM_EADCTS0_TRGEN2_Msk | BPWM_EADCTS0_TRGSEL2_Msk,0x8f<<16,BPWM_TRIGGER_ADC_EVEN_ZERO_POINT,0x80<<16
BPWM0,UseBPWM0CH2TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_PERIOD_POINT,BPWM0->EADCTS0,0x4005A000+0xF8,BPWM_EADCTS0_TRGEN2_Msk | BPWM_EADCTS0_TRGSEL2_Msk,0x8f<<16,BPWM_TRIGGER_ADC_EVEN_PERIOD_POINT,0x81<<16
BPWM0,UseBPWM0CH2TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,BPWM0->EADCTS0,0x4005A000+0xF8,BPWM_EADCTS0_TRGEN2_Msk | BPWM_EADCTS0_TRGSEL2_Msk,0x8f<<16,BPWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,0x82<<16
BPWM0,UseBPWM0CH2TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,BPWM0->EADCTS0,0x4005A000+0xF8,BPWM_EADCTS0_TRGEN2_Msk | BPWM_EADCTS0_TRGSEL2_Msk,0x8f<<16,BPWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,0x83<<16
BPWM0,UseBPWM0CH2TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,BPWM0->EADCTS0,0x4005A000+0xF8,BPWM_EADCTS0_TRGEN2_Msk | BPWM_EADCTS0_TRGSEL2_Msk,0x8f<<16,BPWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,0x84<<16
BPWM0,UseBPWM0CH2TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,BPWM0->EADCTS0,0x4005A000+0xF8,BPWM_EADCTS0_TRGEN2_Msk | BPWM_EADCTS0_TRGSEL2_Msk,0x8f<<16,BPWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,0x88<<16
BPWM0,UseBPWM0CH2TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,BPWM0->EADCTS0,0x4005A000+0xF8,BPWM_EADCTS0_TRGEN2_Msk | BPWM_EADCTS0_TRGSEL2_Msk,0x8f<<16,BPWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,0x89<<16
BPWM0,BPWM0CH2INTSelect,1,BPWM0->INTEN,0x4005A000+0xE0,BPWM_INTEN_ZIEN0_Msk,0x1<<0,BPWM_INTEN_ZIEN0_Msk,0x1<<0
BPWM0,BPWM0CH2INTSelect,2,BPWM0->INTEN,0x4005A000+0xE0,BPWM_INTEN_PIEN0_Msk,0x1<<8,BPWM_INTEN_PIEN0_Msk,0x1<<8
BPWM0,BPWM0CH2INTSelect,4,BPWM0->INTEN,0x4005A000+0xE0,BPWM_INTEN_CMPUIEN2_Msk,0x1<<18,BPWM_INTEN_CMPUIEN2_Msk,0x1<<18
BPWM0,BPWM0CH2INTSelect,8,BPWM0->INTEN,0x4005A000+0xE0,BPWM_INTEN_CMPDIEN2_Msk,0x1<<26,BPWM_INTEN_CMPDIEN2_Msk,0x1<<26
BPWM0,UseBPWM0CH3ENBoolean,0
BPWM0,UseBPWM0CH3ENBoolean,1
BPWM0,UseBPWM0CH3AdvanceBoolean,0
BPWM0,UseBPWM0CH3AdvanceBoolean,1
BPWM0,BPWM0CH3DUTYInteger,0,BPWM0->CMPDAT[3],0x4005A000+0x5C,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
BPWM0,BPWM0CH3DUTYInteger,10,BPWM0->CMPDAT[3],0x4005A000+0x5C,PWM_CMPDAT_CMPDAT_Msk,0xffff,10,0x12c0
BPWM0,BPWM0CH3DUTYInteger,100,BPWM0->CMPDAT[3],0x4005A000+0x5C,PWM_CMPDAT_CMPDAT_Msk,0xffff,100,0xbb7f
BPWM0,BPWM0CH3CmpdataInteger,0,BPWM0->CMPDAT[3],0x4005A000+0x5C,BPWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
BPWM0,BPWM0CH3CmpdataInteger,1000,BPWM0->CMPDAT[3],0x4005A000+0x5C,BPWM_CMPDAT_CMPDAT_Msk,0xffff,1000,1000
BPWM0,BPWM0CH3CmpdataInteger,65535,BPWM0->CMPDAT[3],0x4005A000+0x5C,BPWM_CMPDAT_CMPDAT_Msk,0xffff,65535,65535
BPWM0,BPWM0CH3WaveOutPeriodSelect,BPWM_OUTPUT_NOTHING,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_PRDPCTL3_Msk,0x3<<22,BPWM_OUTPUT_NOTHING,0x0<<22
BPWM0,BPWM0CH3WaveOutPeriodSelect,BPWM_OUTPUT_LOW,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_PRDPCTL3_Msk,0x3<<22,BPWM_OUTPUT_LOW,0x1<<22
BPWM0,BPWM0CH3WaveOutPeriodSelect,BPWM_OUTPUT_HIGH,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_PRDPCTL3_Msk,0x3<<22,BPWM_OUTPUT_HIGH,0x2<<22
BPWM0,BPWM0CH3WaveOutPeriodSelect,BPWM_OUTPUT_TOGGLE,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_PRDPCTL3_Msk,0x3<<22,BPWM_OUTPUT_TOGGLE,0x3<<22
BPWM0,BPWM0CH3WaveOutZeroSelect,BPWM_OUTPUT_NOTHING,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_ZPCTL3_Msk,0x3<<6,BPWM_OUTPUT_NOTHING,0x0<<6
BPWM0,BPWM0CH3WaveOutZeroSelect,BPWM_OUTPUT_LOW,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_ZPCTL3_Msk,0x3<<6,BPWM_OUTPUT_LOW,0x1<<6
BPWM0,BPWM0CH3WaveOutZeroSelect,BPWM_OUTPUT_HIGH,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_ZPCTL3_Msk,0x3<<6,BPWM_OUTPUT_HIGH,0x2<<6
BPWM0,BPWM0CH3WaveOutZeroSelect,BPWM_OUTPUT_TOGGLE,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_ZPCTL3_Msk,0x3<<6,BPWM_OUTPUT_TOGGLE,0x3<<6
BPWM0,BPWM0CH3WaveOutCmpUpSelect,BPWM_OUTPUT_NOTHING,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPUCTL3_Msk,0x3<<6,BPWM_OUTPUT_NOTHING,0x0<<6
BPWM0,BPWM0CH3WaveOutCmpUpSelect,BPWM_OUTPUT_LOW,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPUCTL3_Msk,0x3<<6,BPWM_OUTPUT_LOW,0x1<<6
BPWM0,BPWM0CH3WaveOutCmpUpSelect,BPWM_OUTPUT_HIGH,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPUCTL3_Msk,0x3<<6,BPWM_OUTPUT_HIGH,0x2<<6
BPWM0,BPWM0CH3WaveOutCmpUpSelect,BPWM_OUTPUT_TOGGLE,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPUCTL3_Msk,0x3<<6,BPWM_OUTPUT_TOGGLE,0x3<<6
BPWM0,BPWM0CH3WaveOutCmpDownSelect,BPWM_OUTPUT_NOTHING,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPDCTL3_Msk,0x3<<22,BPWM_OUTPUT_NOTHING,0x0<<22
BPWM0,BPWM0CH3WaveOutCmpDownSelect,BPWM_OUTPUT_LOW,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPDCTL3_Msk,0x3<<22,BPWM_OUTPUT_LOW,0x1<<22
BPWM0,BPWM0CH3WaveOutCmpDownSelect,BPWM_OUTPUT_HIGH,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPDCTL3_Msk,0x3<<22,BPWM_OUTPUT_HIGH,0x2<<22
BPWM0,BPWM0CH3WaveOutCmpDownSelect,BPWM_OUTPUT_TOGGLE,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPDCTL3_Msk,0x3<<22,BPWM_OUTPUT_TOGGLE,0x3<<22
BPWM0,BPWM0CH3LoadModeSelect,0
BPWM0,BPWM0CH3LoadModeSelect,1,BPWM0->CTL0,0x4005A000+0x0,BPWM_CTL0_IMMLDEN3_Msk,0x1<<19,BPWM_CTL0_IMMLDEN3_Msk,0x1<<19
BPWM0,BPWM0CH3LoadModeSelect,2,BPWM0->CTL0,0x4005A000+0x0,BPWM_CTL0_CTRLD3_Msk,0x1<<3,BPWM_CTL0_CTRLD3_Msk,0x1<<3
BPWM0,BPWM0CH3otherOutputSelect,0
BPWM0,BPWM0CH3otherOutputSelect,1,BPWM0->MSKEN,0x4005A000+0xB8,BPWM_MSKEN_MSKEN3_Msk,0x1<<3,BPWM_MSKEN_MSKEN3_Msk,0x1<<3
BPWM0,BPWM0CH3otherOutputSelect,2,BPWM0->POLCTL,0x4005A000+0xD4,BPWM_POLCTL_PINV3_Msk,0x1<<3,BPWM_POLCTL_PINV3_Msk,0x1<<3
BPWM0,BPWM0CH3MaskDataSelect,0,BPWM0->MSK,0x4005A000+0xBC,BPWM_MSK_MSKDAT3_Msk,0x1<<3,0,0x0<<3
BPWM0,BPWM0CH3MaskDataSelect,1,BPWM0->MSK,0x4005A000+0xBC,BPWM_MSK_MSKDAT3_Msk,0x1<<3,BPWM_MSK_MSKDAT3_Msk,0x1<<3
BPWM0,UseBPWM0CH3TrigerEADCENBoolean,0
BPWM0,UseBPWM0CH3TrigerEADCENBoolean,1
BPWM0,UseBPWM0CH3TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_ZERO_POINT,BPWM0->EADCTS0,0x4005A000+0xF8,BPWM_EADCTS0_TRGEN3_Msk | BPWM_EADCTS0_TRGSEL3_Msk,0x8f<<24,BPWM_TRIGGER_ADC_EVEN_ZERO_POINT,0x80<<24
BPWM0,UseBPWM0CH3TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_PERIOD_POINT,BPWM0->EADCTS0,0x4005A000+0xF8,BPWM_EADCTS0_TRGEN3_Msk | BPWM_EADCTS0_TRGSEL3_Msk,0x8f<<24,BPWM_TRIGGER_ADC_EVEN_PERIOD_POINT,0x81<<24
BPWM0,UseBPWM0CH3TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,BPWM0->EADCTS0,0x4005A000+0xF8,BPWM_EADCTS0_TRGEN3_Msk | BPWM_EADCTS0_TRGSEL3_Msk,0x8f<<24,BPWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,0x82<<24
BPWM0,UseBPWM0CH3TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,BPWM0->EADCTS0,0x4005A000+0xF8,BPWM_EADCTS0_TRGEN3_Msk | BPWM_EADCTS0_TRGSEL3_Msk,0x8f<<24,BPWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,0x83<<24
BPWM0,UseBPWM0CH3TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,BPWM0->EADCTS0,0x4005A000+0xF8,BPWM_EADCTS0_TRGEN3_Msk | BPWM_EADCTS0_TRGSEL3_Msk,0x8f<<24,BPWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,0x84<<24
BPWM0,UseBPWM0CH3TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,BPWM0->EADCTS0,0x4005A000+0xF8,BPWM_EADCTS0_TRGEN3_Msk | BPWM_EADCTS0_TRGSEL3_Msk,0x8f<<24,BPWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,0x88<<24
BPWM0,UseBPWM0CH3TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,BPWM0->EADCTS0,0x4005A000+0xF8,BPWM_EADCTS0_TRGEN3_Msk | BPWM_EADCTS0_TRGSEL3_Msk,0x8f<<24,BPWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,0x89<<24
BPWM0,BPWM0CH3INTSelect,1,BPWM0->INTEN,0x4005A000+0xE0,BPWM_INTEN_ZIEN0_Msk,0x1<<0,BPWM_INTEN_ZIEN0_Msk,0x1<<0
BPWM0,BPWM0CH3INTSelect,2,BPWM0->INTEN,0x4005A000+0xE0,BPWM_INTEN_PIEN0_Msk,0x1<<8,BPWM_INTEN_PIEN0_Msk,0x1<<8
BPWM0,BPWM0CH3INTSelect,4,BPWM0->INTEN,0x4005A000+0xE0,BPWM_INTEN_CMPUIEN3_Msk,0x1<<19,BPWM_INTEN_CMPUIEN3_Msk,0x1<<19
BPWM0,BPWM0CH3INTSelect,8,BPWM0->INTEN,0x4005A000+0xE0,BPWM_INTEN_CMPDIEN3_Msk,0x1<<27,BPWM_INTEN_CMPDIEN3_Msk,0x1<<27
BPWM0,UseBPWM0CH4ENBoolean,0
BPWM0,UseBPWM0CH4ENBoolean,1
BPWM0,UseBPWM0CH4AdvanceBoolean,0
BPWM0,UseBPWM0CH4AdvanceBoolean,1
BPWM0,BPWM0CH4DUTYInteger,0,BPWM0->CMPDAT[4],0x4005A000+0x60,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
BPWM0,BPWM0CH4DUTYInteger,10,BPWM0->CMPDAT[4],0x4005A000+0x60,PWM_CMPDAT_CMPDAT_Msk,0xffff,10,0x12c0
BPWM0,BPWM0CH4DUTYInteger,100,BPWM0->CMPDAT[4],0x4005A000+0x60,PWM_CMPDAT_CMPDAT_Msk,0xffff,100,0xbb7f
BPWM0,BPWM0CH4CmpdataInteger,0,BPWM0->CMPDAT[4],0x4005A000+0x60,BPWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
BPWM0,BPWM0CH4CmpdataInteger,1000,BPWM0->CMPDAT[4],0x4005A000+0x60,BPWM_CMPDAT_CMPDAT_Msk,0xffff,1000,1000
BPWM0,BPWM0CH4CmpdataInteger,65535,BPWM0->CMPDAT[4],0x4005A000+0x60,BPWM_CMPDAT_CMPDAT_Msk,0xffff,65535,65535
BPWM0,BPWM0CH4WaveOutPeriodSelect,BPWM_OUTPUT_NOTHING,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_PRDPCTL4_Msk,0x3<<24,BPWM_OUTPUT_NOTHING,0x0<<24
BPWM0,BPWM0CH4WaveOutPeriodSelect,BPWM_OUTPUT_LOW,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_PRDPCTL4_Msk,0x3<<24,BPWM_OUTPUT_LOW,0x1<<24
BPWM0,BPWM0CH4WaveOutPeriodSelect,BPWM_OUTPUT_HIGH,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_PRDPCTL4_Msk,0x3<<24,BPWM_OUTPUT_HIGH,0x2<<24
BPWM0,BPWM0CH4WaveOutPeriodSelect,BPWM_OUTPUT_TOGGLE,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_PRDPCTL4_Msk,0x3<<24,BPWM_OUTPUT_TOGGLE,0x3<<24
BPWM0,BPWM0CH4WaveOutZeroSelect,BPWM_OUTPUT_NOTHING,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_ZPCTL4_Msk,0x3<<8,BPWM_OUTPUT_NOTHING,0x0<<8
BPWM0,BPWM0CH4WaveOutZeroSelect,BPWM_OUTPUT_LOW,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_ZPCTL4_Msk,0x3<<8,BPWM_OUTPUT_LOW,0x1<<8
BPWM0,BPWM0CH4WaveOutZeroSelect,BPWM_OUTPUT_HIGH,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_ZPCTL4_Msk,0x3<<8,BPWM_OUTPUT_HIGH,0x2<<8
BPWM0,BPWM0CH4WaveOutZeroSelect,BPWM_OUTPUT_TOGGLE,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_ZPCTL4_Msk,0x3<<8,BPWM_OUTPUT_TOGGLE,0x3<<8
BPWM0,BPWM0CH4WaveOutCmpUpSelect,BPWM_OUTPUT_NOTHING,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPUCTL4_Msk,0x3<<8,BPWM_OUTPUT_NOTHING,0x0<<8
BPWM0,BPWM0CH4WaveOutCmpUpSelect,BPWM_OUTPUT_LOW,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPUCTL4_Msk,0x3<<8,BPWM_OUTPUT_LOW,0x1<<8
BPWM0,BPWM0CH4WaveOutCmpUpSelect,BPWM_OUTPUT_HIGH,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPUCTL4_Msk,0x3<<8,BPWM_OUTPUT_HIGH,0x2<<8
BPWM0,BPWM0CH4WaveOutCmpUpSelect,BPWM_OUTPUT_TOGGLE,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPUCTL4_Msk,0x3<<8,BPWM_OUTPUT_TOGGLE,0x3<<8
BPWM0,BPWM0CH4WaveOutCmpDownSelect,BPWM_OUTPUT_NOTHING,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPDCTL4_Msk,0x3<<24,BPWM_OUTPUT_NOTHING,0x0<<24
BPWM0,BPWM0CH4WaveOutCmpDownSelect,BPWM_OUTPUT_LOW,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPDCTL4_Msk,0x3<<24,BPWM_OUTPUT_LOW,0x1<<24
BPWM0,BPWM0CH4WaveOutCmpDownSelect,BPWM_OUTPUT_HIGH,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPDCTL4_Msk,0x3<<24,BPWM_OUTPUT_HIGH,0x2<<24
BPWM0,BPWM0CH4WaveOutCmpDownSelect,BPWM_OUTPUT_TOGGLE,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPDCTL4_Msk,0x3<<24,BPWM_OUTPUT_TOGGLE,0x3<<24
BPWM0,BPWM0CH4LoadModeSelect,0
BPWM0,BPWM0CH4LoadModeSelect,1,BPWM0->CTL0,0x4005A000+0x0,BPWM_CTL0_IMMLDEN4_Msk,0x1<<20,BPWM_CTL0_IMMLDEN4_Msk,0x1<<20
BPWM0,BPWM0CH4LoadModeSelect,2,BPWM0->CTL0,0x4005A000+0x0,BPWM_CTL0_CTRLD4_Msk,0x1<<4,BPWM_CTL0_CTRLD4_Msk,0x1<<4
BPWM0,BPWM0CH4otherOutputSelect,0
BPWM0,BPWM0CH4otherOutputSelect,1,BPWM0->MSKEN,0x4005A000+0xB8,BPWM_MSKEN_MSKEN4_Msk,0x1<<4,BPWM_MSKEN_MSKEN4_Msk,0x1<<4
BPWM0,BPWM0CH4otherOutputSelect,2,BPWM0->POLCTL,0x4005A000+0xD4,BPWM_POLCTL_PINV4_Msk,0x1<<4,BPWM_POLCTL_PINV4_Msk,0x1<<4
BPWM0,BPWM0CH4MaskDataSelect,0,BPWM0->MSK,0x4005A000+0xBC,BPWM_MSK_MSKDAT4_Msk,0x1<<4,0,0x0<<4
BPWM0,BPWM0CH4MaskDataSelect,1,BPWM0->MSK,0x4005A000+0xBC,BPWM_MSK_MSKDAT4_Msk,0x1<<4,BPWM_MSK_MSKDAT4_Msk,0x1<<4
BPWM0,UseBPWM0CH4TrigerEADCENBoolean,0
BPWM0,UseBPWM0CH4TrigerEADCENBoolean,1
BPWM0,UseBPWM0CH4TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_ZERO_POINT,BPWM0->EADCTS1,0x4005A000+0xFC,BPWM_EADCTS1_TRGEN4_Msk | BPWM_EADCTS1_TRGSEL4_Msk,0x8f<<0,BPWM_TRIGGER_ADC_EVEN_ZERO_POINT,0x80<<0
BPWM0,UseBPWM0CH4TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_PERIOD_POINT,BPWM0->EADCTS1,0x4005A000+0xFC,BPWM_EADCTS1_TRGEN4_Msk | BPWM_EADCTS1_TRGSEL4_Msk,0x8f<<0,BPWM_TRIGGER_ADC_EVEN_PERIOD_POINT,0x81<<0
BPWM0,UseBPWM0CH4TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,BPWM0->EADCTS1,0x4005A000+0xFC,BPWM_EADCTS1_TRGEN4_Msk | BPWM_EADCTS1_TRGSEL4_Msk,0x8f<<0,BPWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,0x82<<0
BPWM0,UseBPWM0CH4TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,BPWM0->EADCTS1,0x4005A000+0xFC,BPWM_EADCTS1_TRGEN4_Msk | BPWM_EADCTS1_TRGSEL4_Msk,0x8f<<0,BPWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,0x83<<0
BPWM0,UseBPWM0CH4TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,BPWM0->EADCTS1,0x4005A000+0xFC,BPWM_EADCTS1_TRGEN4_Msk | BPWM_EADCTS1_TRGSEL4_Msk,0x8f<<0,BPWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,0x84<<0
BPWM0,UseBPWM0CH4TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,BPWM0->EADCTS1,0x4005A000+0xFC,BPWM_EADCTS1_TRGEN4_Msk | BPWM_EADCTS1_TRGSEL4_Msk,0x8f<<0,BPWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,0x88<<0
BPWM0,UseBPWM0CH4TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,BPWM0->EADCTS1,0x4005A000+0xFC,BPWM_EADCTS1_TRGEN4_Msk | BPWM_EADCTS1_TRGSEL4_Msk,0x8f<<0,BPWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,0x89<<0
BPWM0,BPWM0CH4INTSelect,1,BPWM0->INTEN,0x4005A000+0xE0,BPWM_INTEN_ZIEN0_Msk,0x1<<0,BPWM_INTEN_ZIEN0_Msk,0x1<<0
BPWM0,BPWM0CH4INTSelect,2,BPWM0->INTEN,0x4005A000+0xE0,BPWM_INTEN_PIEN0_Msk,0x1<<8,BPWM_INTEN_PIEN0_Msk,0x1<<8
BPWM0,BPWM0CH4INTSelect,4,BPWM0->INTEN,0x4005A000+0xE0,BPWM_INTEN_CMPUIEN4_Msk,0x1<<20,BPWM_INTEN_CMPUIEN4_Msk,0x1<<20
BPWM0,BPWM0CH4INTSelect,8,BPWM0->INTEN,0x4005A000+0xE0,BPWM_INTEN_CMPDIEN4_Msk,0x1<<28,BPWM_INTEN_CMPDIEN4_Msk,0x1<<28
BPWM0,UseBPWM0CH5ENBoolean,0
BPWM0,UseBPWM0CH5ENBoolean,1
BPWM0,UseBPWM0CH5AdvanceBoolean,0
BPWM0,UseBPWM0CH5AdvanceBoolean,1
BPWM0,BPWM0CH5DUTYInteger,0,BPWM0->CMPDAT[5],0x4005A000+0x64,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
BPWM0,BPWM0CH5DUTYInteger,10,BPWM0->CMPDAT[5],0x4005A000+0x64,PWM_CMPDAT_CMPDAT_Msk,0xffff,10,0x12c0
BPWM0,BPWM0CH5DUTYInteger,100,BPWM0->CMPDAT[5],0x4005A000+0x64,PWM_CMPDAT_CMPDAT_Msk,0xffff,100,0xbb7f
BPWM0,BPWM0CH5CmpdataInteger,0,BPWM0->CMPDAT[5],0x4005A000+0x64,BPWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
BPWM0,BPWM0CH5CmpdataInteger,1000,BPWM0->CMPDAT[5],0x4005A000+0x64,BPWM_CMPDAT_CMPDAT_Msk,0xffff,1000,1000
BPWM0,BPWM0CH5CmpdataInteger,65535,BPWM0->CMPDAT[5],0x4005A000+0x64,BPWM_CMPDAT_CMPDAT_Msk,0xffff,65535,65535
BPWM0,BPWM0CH5WaveOutPeriodSelect,BPWM_OUTPUT_NOTHING,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_PRDPCTL5_Msk,0x3<<26,BPWM_OUTPUT_NOTHING,0x0<<26
BPWM0,BPWM0CH5WaveOutPeriodSelect,BPWM_OUTPUT_LOW,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_PRDPCTL5_Msk,0x3<<26,BPWM_OUTPUT_LOW,0x1<<26
BPWM0,BPWM0CH5WaveOutPeriodSelect,BPWM_OUTPUT_HIGH,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_PRDPCTL5_Msk,0x3<<26,BPWM_OUTPUT_HIGH,0x2<<26
BPWM0,BPWM0CH5WaveOutPeriodSelect,BPWM_OUTPUT_TOGGLE,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_PRDPCTL5_Msk,0x3<<26,BPWM_OUTPUT_TOGGLE,0x3<<26
BPWM0,BPWM0CH5WaveOutZeroSelect,BPWM_OUTPUT_NOTHING,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_ZPCTL5_Msk,0x3<<10,BPWM_OUTPUT_NOTHING,0x0<<10
BPWM0,BPWM0CH5WaveOutZeroSelect,BPWM_OUTPUT_LOW,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_ZPCTL5_Msk,0x3<<10,BPWM_OUTPUT_LOW,0x1<<10
BPWM0,BPWM0CH5WaveOutZeroSelect,BPWM_OUTPUT_HIGH,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_ZPCTL5_Msk,0x3<<10,BPWM_OUTPUT_HIGH,0x2<<10
BPWM0,BPWM0CH5WaveOutZeroSelect,BPWM_OUTPUT_TOGGLE,BPWM0->WGCTL0,0x4005A000+0xB0,BPWM_WGCTL0_ZPCTL5_Msk,0x3<<10,BPWM_OUTPUT_TOGGLE,0x3<<10
BPWM0,BPWM0CH5WaveOutCmpUpSelect,BPWM_OUTPUT_NOTHING,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPUCTL5_Msk,0x3<<10,BPWM_OUTPUT_NOTHING,0x0<<10
BPWM0,BPWM0CH5WaveOutCmpUpSelect,BPWM_OUTPUT_LOW,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPUCTL5_Msk,0x3<<10,BPWM_OUTPUT_LOW,0x1<<10
BPWM0,BPWM0CH5WaveOutCmpUpSelect,BPWM_OUTPUT_HIGH,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPUCTL5_Msk,0x3<<10,BPWM_OUTPUT_HIGH,0x2<<10
BPWM0,BPWM0CH5WaveOutCmpUpSelect,BPWM_OUTPUT_TOGGLE,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPUCTL5_Msk,0x3<<10,BPWM_OUTPUT_TOGGLE,0x3<<10
BPWM0,BPWM0CH5WaveOutCmpDownSelect,BPWM_OUTPUT_NOTHING,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPDCTL5_Msk,0x3<<26,BPWM_OUTPUT_NOTHING,0x0<<26
BPWM0,BPWM0CH5WaveOutCmpDownSelect,BPWM_OUTPUT_LOW,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPDCTL5_Msk,0x3<<26,BPWM_OUTPUT_LOW,0x1<<26
BPWM0,BPWM0CH5WaveOutCmpDownSelect,BPWM_OUTPUT_HIGH,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPDCTL5_Msk,0x3<<26,BPWM_OUTPUT_HIGH,0x2<<26
BPWM0,BPWM0CH5WaveOutCmpDownSelect,BPWM_OUTPUT_TOGGLE,BPWM0->WGCTL1,0x4005A000+0xB4,BPWM_WGCTL1_CMPDCTL5_Msk,0x3<<26,BPWM_OUTPUT_TOGGLE,0x3<<26
BPWM0,BPWM0CH5LoadModeSelect,0
BPWM0,BPWM0CH5LoadModeSelect,1,BPWM0->CTL0,0x4005A000+0x0,BPWM_CTL0_IMMLDEN5_Msk,0x1<<21,BPWM_CTL0_IMMLDEN5_Msk,0x1<<21
BPWM0,BPWM0CH5LoadModeSelect,2,BPWM0->CTL0,0x4005A000+0x0,BPWM_CTL0_CTRLD5_Msk,0x1<<5,BPWM_CTL0_CTRLD5_Msk,0x1<<5
BPWM0,BPWM0CH5otherOutputSelect,0
BPWM0,BPWM0CH5otherOutputSelect,1,BPWM0->MSKEN,0x4005A000+0xB8,BPWM_MSKEN_MSKEN5_Msk,0x1<<5,BPWM_MSKEN_MSKEN5_Msk,0x1<<5
BPWM0,BPWM0CH5otherOutputSelect,2,BPWM0->POLCTL,0x4005A000+0xD4,BPWM_POLCTL_PINV5_Msk,0x1<<5,BPWM_POLCTL_PINV5_Msk,0x1<<5
BPWM0,BPWM0CH5MaskDataSelect,0,BPWM0->MSK,0x4005A000+0xBC,BPWM_MSK_MSKDAT5_Msk,0x1<<5,0,0x0<<5
BPWM0,BPWM0CH5MaskDataSelect,1,BPWM0->MSK,0x4005A000+0xBC,BPWM_MSK_MSKDAT5_Msk,0x1<<5,BPWM_MSK_MSKDAT5_Msk,0x1<<5
BPWM0,UseBPWM0CH5TrigerEADCENBoolean,0
BPWM0,UseBPWM0CH5TrigerEADCENBoolean,1
BPWM0,UseBPWM0CH5TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_ZERO_POINT,BPWM0->EADCTS1,0x4005A000+0xFC,BPWM_EADCTS1_TRGEN5_Msk | BPWM_EADCTS1_TRGSEL5_Msk,0x8f<<8,BPWM_TRIGGER_ADC_EVEN_ZERO_POINT,0x80<<8
BPWM0,UseBPWM0CH5TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_PERIOD_POINT,BPWM0->EADCTS1,0x4005A000+0xFC,BPWM_EADCTS1_TRGEN5_Msk | BPWM_EADCTS1_TRGSEL5_Msk,0x8f<<8,BPWM_TRIGGER_ADC_EVEN_PERIOD_POINT,0x81<<8
BPWM0,UseBPWM0CH5TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,BPWM0->EADCTS1,0x4005A000+0xFC,BPWM_EADCTS1_TRGEN5_Msk | BPWM_EADCTS1_TRGSEL5_Msk,0x8f<<8,BPWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,0x82<<8
BPWM0,UseBPWM0CH5TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,BPWM0->EADCTS1,0x4005A000+0xFC,BPWM_EADCTS1_TRGEN5_Msk | BPWM_EADCTS1_TRGSEL5_Msk,0x8f<<8,BPWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,0x83<<8
BPWM0,UseBPWM0CH5TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,BPWM0->EADCTS1,0x4005A000+0xFC,BPWM_EADCTS1_TRGEN5_Msk | BPWM_EADCTS1_TRGSEL5_Msk,0x8f<<8,BPWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,0x84<<8
BPWM0,UseBPWM0CH5TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,BPWM0->EADCTS1,0x4005A000+0xFC,BPWM_EADCTS1_TRGEN5_Msk | BPWM_EADCTS1_TRGSEL5_Msk,0x8f<<8,BPWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,0x88<<8
BPWM0,UseBPWM0CH5TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,BPWM0->EADCTS1,0x4005A000+0xFC,BPWM_EADCTS1_TRGEN5_Msk | BPWM_EADCTS1_TRGSEL5_Msk,0x8f<<8,BPWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,0x89<<8
BPWM0,BPWM0CH5INTSelect,1,BPWM0->INTEN,0x4005A000+0xE0,BPWM_INTEN_ZIEN0_Msk,0x1<<0,BPWM_INTEN_ZIEN0_Msk,0x1<<0
BPWM0,BPWM0CH5INTSelect,2,BPWM0->INTEN,0x4005A000+0xE0,BPWM_INTEN_PIEN0_Msk,0x1<<8,BPWM_INTEN_PIEN0_Msk,0x1<<8
BPWM0,BPWM0CH5INTSelect,4,BPWM0->INTEN,0x4005A000+0xE0,BPWM_INTEN_CMPUIEN5_Msk,0x1<<21,BPWM_INTEN_CMPUIEN5_Msk,0x1<<21
BPWM0,BPWM0CH5INTSelect,8,BPWM0->INTEN,0x4005A000+0xE0,BPWM_INTEN_CMPDIEN5_Msk,0x1<<29,BPWM_INTEN_CMPDIEN5_Msk,0x1<<29
BPWM1,BPWM1FuncSelect,0
BPWM1,BPWM1FuncSelect,1
BPWM1,BPWM1CapUnitTimeInterger,10,BPWM1->CLKPSC,0x4005B000+0x14,BPWM_CLKPSC_CLKPSC_Msk,0xfff,10,0
BPWM1,BPWM1CapUnitTimeInterger,1000,BPWM1->CLKPSC,0x4005B000+0x14,BPWM_CLKPSC_CLKPSC_Msk,0xfff,1000,47
BPWM1,BPWM1CapUnitTimeInterger,85000,BPWM1->CLKPSC,0x4005B000+0x14,BPWM_CLKPSC_CLKPSC_Msk,0xfff,85000,0xfef
BPWM1,UseBPWM1CH0ENCapBoolean,0
BPWM1,UseBPWM1CH0ENCapBoolean,1
BPWM1,UseBPWM1CH0AdvanceCapBoolean,0
BPWM1,UseBPWM1CH0AdvanceCapBoolean,1
BPWM1,UseBPWM1CH0CapReloadSelect,BPWM_CAPTURE_INT_RISING_LATCH,BPWM1->CAPCTL,0x4005B000+0x204,BPWM_CAPCTL_FCRLDEN0_Msk|BPWM_CAPCTL_RCRLDEN0_Msk,0x1<<16,BPWM_CAPTURE_INT_RISING_LATCH,0x1<<16
BPWM1,UseBPWM1CH0CapReloadSelect,BPWM_CAPTURE_INT_FALLING_LATCH,BPWM1->CAPCTL,0x4005B000+0x204,BPWM_CAPCTL_FCRLDEN0_Msk|BPWM_CAPCTL_RCRLDEN0_Msk,0x100<<16,BPWM_CAPTURE_INT_FALLING_LATCH,0x100<<16
BPWM1,UseBPWM1CH0CapReloadSelect,BPWM_CAPTURE_INT_RISING_LATCH|BPWM_CAPTURE_INT_FALLING_LATCH,BPWM1->CAPCTL,0x4005B000+0x204,BPWM_CAPCTL_FCRLDEN0_Msk|BPWM_CAPCTL_RCRLDEN0_Msk,0x101<<16,BPWM_CAPTURE_INT_RISING_LATCH|BPWM_CAPTURE_INT_FALLING_LATCH,0x101<<16
BPWM1,BPWM1CH0CapINTSelect,0
BPWM1,BPWM1CH0CapINTSelect,1,BPWM1->CAPIEN,0x4005B000+0x250,0x101<<0,0x101<<0,1,0x1<<0
BPWM1,BPWM1CH0CapINTSelect,2,BPWM1->CAPIEN,0x4005B000+0x250,0x101<<0,0x101<<0,2,0x100<<0
BPWM1,BPWM1CH0CapINTSelect,3,BPWM1->CAPIEN,0x4005B000+0x250,0x101<<0,0x101<<0,3,0x101<<0
BPWM1,UseBPWM1CH1ENCapBoolean,0
BPWM1,UseBPWM1CH1ENCapBoolean,1
BPWM1,UseBPWM1CH1AdvanceCapBoolean,0
BPWM1,UseBPWM1CH1AdvanceCapBoolean,1
BPWM1,UseBPWM1CH1CapReloadSelect,BPWM_CAPTURE_INT_RISING_LATCH,BPWM1->CAPCTL,0x4005B000+0x204,BPWM_CAPCTL_FCRLDEN1_Msk|BPWM_CAPCTL_RCRLDEN1_Msk,0x1<<17,BPWM_CAPTURE_INT_RISING_LATCH,0x1<<17
BPWM1,UseBPWM1CH1CapReloadSelect,BPWM_CAPTURE_INT_FALLING_LATCH,BPWM1->CAPCTL,0x4005B000+0x204,BPWM_CAPCTL_FCRLDEN1_Msk|BPWM_CAPCTL_RCRLDEN1_Msk,0x100<<17,BPWM_CAPTURE_INT_FALLING_LATCH,0x100<<17
BPWM1,UseBPWM1CH1CapReloadSelect,BPWM_CAPTURE_INT_RISING_LATCH|BPWM_CAPTURE_INT_FALLING_LATCH,BPWM1->CAPCTL,0x4005B000+0x204,BPWM_CAPCTL_FCRLDEN1_Msk|BPWM_CAPCTL_RCRLDEN1_Msk,0x101<<17,BPWM_CAPTURE_INT_RISING_LATCH|BPWM_CAPTURE_INT_FALLING_LATCH,0x101<<17
BPWM1,BPWM1CH1CapINTSelect,0
BPWM1,BPWM1CH1CapINTSelect,1,BPWM1->CAPIEN,0x4005B000+0x250,0x101<<1,0x101<<1,1,0x1<<1
BPWM1,BPWM1CH1CapINTSelect,2,BPWM1->CAPIEN,0x4005B000+0x250,0x101<<1,0x101<<1,2,0x100<<1
BPWM1,BPWM1CH1CapINTSelect,3,BPWM1->CAPIEN,0x4005B000+0x250,0x101<<1,0x101<<1,3,0x101<<1
BPWM1,UseBPWM1CH2ENCapBoolean,0
BPWM1,UseBPWM1CH2ENCapBoolean,1
BPWM1,UseBPWM1CH2AdvanceCapBoolean,0
BPWM1,UseBPWM1CH2AdvanceCapBoolean,1
BPWM1,UseBPWM1CH2CapReloadSelect,BPWM_CAPTURE_INT_RISING_LATCH,BPWM1->CAPCTL,0x4005B000+0x204,BPWM_CAPCTL_FCRLDEN2_Msk|BPWM_CAPCTL_RCRLDEN2_Msk,0x1<<18,BPWM_CAPTURE_INT_RISING_LATCH,0x1<<18
BPWM1,UseBPWM1CH2CapReloadSelect,BPWM_CAPTURE_INT_FALLING_LATCH,BPWM1->CAPCTL,0x4005B000+0x204,BPWM_CAPCTL_FCRLDEN2_Msk|BPWM_CAPCTL_RCRLDEN2_Msk,0x100<<18,BPWM_CAPTURE_INT_FALLING_LATCH,0x100<<18
BPWM1,UseBPWM1CH2CapReloadSelect,BPWM_CAPTURE_INT_RISING_LATCH|BPWM_CAPTURE_INT_FALLING_LATCH,BPWM1->CAPCTL,0x4005B000+0x204,BPWM_CAPCTL_FCRLDEN2_Msk|BPWM_CAPCTL_RCRLDEN2_Msk,0x101<<18,BPWM_CAPTURE_INT_RISING_LATCH|BPWM_CAPTURE_INT_FALLING_LATCH,0x101<<18
BPWM1,BPWM1CH2CapINTSelect,0
BPWM1,BPWM1CH2CapINTSelect,1,BPWM1->CAPIEN,0x4005B000+0x250,0x101<<2,0x101<<2,1,0x1<<2
BPWM1,BPWM1CH2CapINTSelect,2,BPWM1->CAPIEN,0x4005B000+0x250,0x101<<2,0x101<<2,2,0x100<<2
BPWM1,BPWM1CH2CapINTSelect,3,BPWM1->CAPIEN,0x4005B000+0x250,0x101<<2,0x101<<2,3,0x101<<2
BPWM1,UseBPWM1CH3ENCapBoolean,0
BPWM1,UseBPWM1CH3ENCapBoolean,1
BPWM1,UseBPWM1CH3AdvanceCapBoolean,0
BPWM1,UseBPWM1CH3AdvanceCapBoolean,1
BPWM1,UseBPWM1CH3CapReloadSelect,BPWM_CAPTURE_INT_RISING_LATCH,BPWM1->CAPCTL,0x4005B000+0x204,BPWM_CAPCTL_FCRLDEN3_Msk|BPWM_CAPCTL_RCRLDEN3_Msk,0x1<<19,BPWM_CAPTURE_INT_RISING_LATCH,0x1<<19
BPWM1,UseBPWM1CH3CapReloadSelect,BPWM_CAPTURE_INT_FALLING_LATCH,BPWM1->CAPCTL,0x4005B000+0x204,BPWM_CAPCTL_FCRLDEN3_Msk|BPWM_CAPCTL_RCRLDEN3_Msk,0x100<<19,BPWM_CAPTURE_INT_FALLING_LATCH,0x100<<19
BPWM1,UseBPWM1CH3CapReloadSelect,BPWM_CAPTURE_INT_RISING_LATCH|BPWM_CAPTURE_INT_FALLING_LATCH,BPWM1->CAPCTL,0x4005B000+0x204,BPWM_CAPCTL_FCRLDEN3_Msk|BPWM_CAPCTL_RCRLDEN3_Msk,0x101<<19,BPWM_CAPTURE_INT_RISING_LATCH|BPWM_CAPTURE_INT_FALLING_LATCH,0x101<<19
BPWM1,BPWM1CH3CapINTSelect,0
BPWM1,BPWM1CH3CapINTSelect,1,BPWM1->CAPIEN,0x4005B000+0x250,0x101<<3,0x101<<3,1,0x1<<3
BPWM1,BPWM1CH3CapINTSelect,2,BPWM1->CAPIEN,0x4005B000+0x250,0x101<<3,0x101<<3,2,0x100<<3
BPWM1,BPWM1CH3CapINTSelect,3,BPWM1->CAPIEN,0x4005B000+0x250,0x101<<3,0x101<<3,3,0x101<<3
BPWM1,UseBPWM1CH4ENCapBoolean,0
BPWM1,UseBPWM1CH4ENCapBoolean,1
BPWM1,UseBPWM1CH4AdvanceCapBoolean,0
BPWM1,UseBPWM1CH4AdvanceCapBoolean,1
BPWM1,UseBPWM1CH4CapReloadSelect,BPWM_CAPTURE_INT_RISING_LATCH,BPWM1->CAPCTL,0x4005B000+0x204,BPWM_CAPCTL_FCRLDEN4_Msk|BPWM_CAPCTL_RCRLDEN4_Msk,0x1<<20,BPWM_CAPTURE_INT_RISING_LATCH,0x1<<20
BPWM1,UseBPWM1CH4CapReloadSelect,BPWM_CAPTURE_INT_FALLING_LATCH,BPWM1->CAPCTL,0x4005B000+0x204,BPWM_CAPCTL_FCRLDEN4_Msk|BPWM_CAPCTL_RCRLDEN4_Msk,0x100<<20,BPWM_CAPTURE_INT_FALLING_LATCH,0x100<<20
BPWM1,UseBPWM1CH4CapReloadSelect,BPWM_CAPTURE_INT_RISING_LATCH|BPWM_CAPTURE_INT_FALLING_LATCH,BPWM1->CAPCTL,0x4005B000+0x204,BPWM_CAPCTL_FCRLDEN4_Msk|BPWM_CAPCTL_RCRLDEN4_Msk,0x101<<20,BPWM_CAPTURE_INT_RISING_LATCH|BPWM_CAPTURE_INT_FALLING_LATCH,0x101<<20
BPWM1,BPWM1CH4CapINTSelect,0
BPWM1,BPWM1CH4CapINTSelect,1,BPWM1->CAPIEN,0x4005B000+0x250,0x101<<4,0x101<<4,1,0x1<<4
BPWM1,BPWM1CH4CapINTSelect,2,BPWM1->CAPIEN,0x4005B000+0x250,0x101<<4,0x101<<4,2,0x100<<4
BPWM1,BPWM1CH4CapINTSelect,3,BPWM1->CAPIEN,0x4005B000+0x250,0x101<<4,0x101<<4,3,0x101<<4
BPWM1,UseBPWM1CH5ENCapBoolean,0
BPWM1,UseBPWM1CH5ENCapBoolean,1
BPWM1,UseBPWM1CH5AdvanceCapBoolean,0
BPWM1,UseBPWM1CH5AdvanceCapBoolean,1
BPWM1,UseBPWM1CH5CapReloadSelect,BPWM_CAPTURE_INT_RISING_LATCH,BPWM1->CAPCTL,0x4005B000+0x204,BPWM_CAPCTL_FCRLDEN5_Msk|BPWM_CAPCTL_RCRLDEN5_Msk,0x1<<21,BPWM_CAPTURE_INT_RISING_LATCH,0x1<<21
BPWM1,UseBPWM1CH5CapReloadSelect,BPWM_CAPTURE_INT_FALLING_LATCH,BPWM1->CAPCTL,0x4005B000+0x204,BPWM_CAPCTL_FCRLDEN5_Msk|BPWM_CAPCTL_RCRLDEN5_Msk,0x100<<21,BPWM_CAPTURE_INT_FALLING_LATCH,0x100<<21
BPWM1,UseBPWM1CH5CapReloadSelect,BPWM_CAPTURE_INT_RISING_LATCH|BPWM_CAPTURE_INT_FALLING_LATCH,BPWM1->CAPCTL,0x4005B000+0x204,BPWM_CAPCTL_FCRLDEN5_Msk|BPWM_CAPCTL_RCRLDEN5_Msk,0x101<<21,BPWM_CAPTURE_INT_RISING_LATCH|BPWM_CAPTURE_INT_FALLING_LATCH,0x101<<21
BPWM1,BPWM1CH5CapINTSelect,0
BPWM1,BPWM1CH5CapINTSelect,1,BPWM1->CAPIEN,0x4005B000+0x250,0x101<<5,0x101<<5,1,0x1<<5
BPWM1,BPWM1CH5CapINTSelect,2,BPWM1->CAPIEN,0x4005B000+0x250,0x101<<5,0x101<<5,2,0x100<<5
BPWM1,BPWM1CH5CapINTSelect,3,BPWM1->CAPIEN,0x4005B000+0x250,0x101<<5,0x101<<5,3,0x101<<5
BPWM1,BPWM1OutputFuncSetmode,0
BPWM1,BPWM1OutputFuncSetmode,1
BPWM1,BPWM1FREQInteger,1,BPWM1->CLKPSC,0x4005B000+0x14,PWM_CLKPSC_CLKPSC_Msk,0xfff,1,0x2DC
BPWM1,BPWM1FREQInteger,1,BPWM1->PERIOD,0x4005B000+0x30,PWM_PERIOD_PERIOD_Msk,0xffff,1,0xFFCB
BPWM1,BPWM1FREQInteger,1000,BPWM1->CLKPSC,0x4005B000+0x14,PWM_CLKPSC_CLKPSC_Msk,0xfff,1000,0x0
BPWM1,BPWM1FREQInteger,1000,BPWM1->PERIOD,0x4005B000+0x30,PWM_PERIOD_PERIOD_Msk,0xffff,1000,0xBB7F
BPWM1,BPWM1FREQInteger,24000000,BPWM1->CLKPSC,0x4005B000+0x14,PWM_CLKPSC_CLKPSC_Msk,0xfff,24000000,0x0
BPWM1,BPWM1FREQInteger,24000000,BPWM1->PERIOD,0x4005B000+0x30,PWM_PERIOD_PERIOD_Msk,0xffff,24000000,0x1
BPWM1,BPWM1CLKSRCSelect,BPWM_CLKSRC_BPWM_CLK,BPWM1->CLKSRC,0x4005B000+0x10,BPWM_CLKSRC_ECLKSRC0_Msk,0x7<<0,BPWM_CLKSRC_BPWM_CLK,0x0
BPWM1,BPWM1CLKSRCSelect,BPWM_CLKSRC_TIMER0,BPWM1->CLKSRC,0x4005B000+0x10,BPWM_CLKSRC_ECLKSRC0_Msk,0x7<<0,BPWM_CLKSRC_TIMER0,0x1
BPWM1,BPWM1CLKSRCSelect,BPWM_CLKSRC_TIMER1,BPWM1->CLKSRC,0x4005B000+0x10,BPWM_CLKSRC_ECLKSRC0_Msk,0x7<<0,BPWM_CLKSRC_TIMER1,0x2
BPWM1,BPWM1CLKSRCSelect,BPWM_CLKSRC_TIMER2,BPWM1->CLKSRC,0x4005B000+0x10,BPWM_CLKSRC_ECLKSRC0_Msk,0x7<<0,BPWM_CLKSRC_TIMER2,0x3
BPWM1,BPWM1CLKSRCSelect,BPWM_CLKSRC_TIMER3,BPWM1->CLKSRC,0x4005B000+0x10,BPWM_CLKSRC_ECLKSRC0_Msk,0x7<<0,BPWM_CLKSRC_TIMER3,0x4
BPWM1,BPWM1CNTTypeSelect,BPWM_UP_COUNTER,BPWM1->CTL1,0x4005B000+0x4,BPWM_CTL1_CNTTYPE0_Msk,0x3<<0,BPWM_UP_COUNTER,0x0
BPWM1,BPWM1CNTTypeSelect,BPWM_DOWN_COUNTER,BPWM1->CTL1,0x4005B000+0x4,BPWM_CTL1_CNTTYPE0_Msk,0x3<<0,BPWM_DOWN_COUNTER,0x1
BPWM1,BPWM1CNTTypeSelect,BPWM_UP_DOWN_COUNTER,BPWM1->CTL1,0x4005B000+0x4,BPWM_CTL1_CNTTYPE0_Msk,0x3<<0,BPWM_UP_DOWN_COUNTER,0x2
BPWM1,BPWM1PrescalerInteger,0,BPWM1->CLKPSC,0x4005B000+0x14,BPWM_CLKPSC_CLKPSC_Msk,0xfff,0,0
BPWM1,BPWM1PrescalerInteger,10,BPWM1->CLKPSC,0x4005B000+0x14,BPWM_CLKPSC_CLKPSC_Msk,0xfff,10,10
BPWM1,BPWM1PrescalerInteger,4095,BPWM1->CLKPSC,0x4005B000+0x14,BPWM_CLKPSC_CLKPSC_Msk,0xfff,4095,4095
BPWM1,BPWM1PeriodInteger,0,BPWM1->PERIOD,0x4005B000+0x30,BPWM_PERIOD_PERIOD_Msk,0xffff,0,0
BPWM1,BPWM1PeriodInteger,1000,BPWM1->PERIOD,0x4005B000+0x30,BPWM_PERIOD_PERIOD_Msk,0xffff,1000,1000
BPWM1,BPWM1PeriodInteger,65535,BPWM1->PERIOD,0x4005B000+0x30,BPWM_PERIOD_PERIOD_Msk,0xffff,65535,65535
BPWM1,UseBPWM1SyncStartENBoolean,0
BPWM1,UseBPWM1SyncStartENBoolean,1
BPWM1,UseBPWM1SyncStartSrcSelect,BPWM_SSCTL_SSRC_PWM0,BPWM1->SSCTL,0x4005B000+0x110,BPWM_SSCTL_SSRC_Msk | BPWM_SSCTL_SSEN0_Msk,0x301<<0,BPWM_SSCTL_SSRC_PWM0,0x1<<0
BPWM1,UseBPWM1SyncStartSrcSelect,BPWM_SSCTL_SSRC_PWM1,BPWM1->SSCTL,0x4005B000+0x110,BPWM_SSCTL_SSRC_Msk | BPWM_SSCTL_SSEN0_Msk,0x301<<0,BPWM_SSCTL_SSRC_PWM1,0x101<<0
BPWM1,UseBPWM1SyncStartSrcSelect,BPWM_SSCTL_SSRC_BPWM0,BPWM1->SSCTL,0x4005B000+0x110,BPWM_SSCTL_SSRC_Msk | BPWM_SSCTL_SSEN0_Msk,0x301<<0,BPWM_SSCTL_SSRC_BPWM1,0x201<<0
BPWM1,UseBPWM1SyncStartSrcSelect,BPWM_SSCTL_SSRC_BPWM1,BPWM1->SSCTL,0x4005B000+0x110,BPWM_SSCTL_SSRC_Msk | BPWM_SSCTL_SSEN0_Msk,0x301<<0,BPWM_SSCTL_SSRC_BPWM1,0x301<<0
BPWM1,UseBPWM1CH0ENBoolean,0
BPWM1,UseBPWM1CH0ENBoolean,1
BPWM1,UseBPWM1CH0AdvanceBoolean,0
BPWM1,UseBPWM1CH0AdvanceBoolean,1
BPWM1,BPWM1CH0DUTYInteger,0,BPWM1->CMPDAT[0],0x4005B000+0x50,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
BPWM1,BPWM1CH0DUTYInteger,10,BPWM1->CMPDAT[0],0x4005B000+0x50,PWM_CMPDAT_CMPDAT_Msk,0xffff,10,0x12c0
BPWM1,BPWM1CH0DUTYInteger,100,BPWM1->CMPDAT[0],0x4005B000+0x50,PWM_CMPDAT_CMPDAT_Msk,0xffff,100,0xbb7f
BPWM1,BPWM1CH0CmpdataInteger,0,BPWM1->CMPDAT[0],0x4005B000+0x50,BPWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
BPWM1,BPWM1CH0CmpdataInteger,1000,BPWM1->CMPDAT[0],0x4005B000+0x50,BPWM_CMPDAT_CMPDAT_Msk,0xffff,1000,1000
BPWM1,BPWM1CH0CmpdataInteger,65535,BPWM1->CMPDAT[0],0x4005B000+0x50,BPWM_CMPDAT_CMPDAT_Msk,0xffff,65535,65535
BPWM1,BPWM1CH0WaveOutPeriodSelect,BPWM_OUTPUT_NOTHING,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_PRDPCTL0_Msk,0x3<<16,BPWM_OUTPUT_NOTHING,0x0<<16
BPWM1,BPWM1CH0WaveOutPeriodSelect,BPWM_OUTPUT_LOW,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_PRDPCTL0_Msk,0x3<<16,BPWM_OUTPUT_LOW,0x1<<16
BPWM1,BPWM1CH0WaveOutPeriodSelect,BPWM_OUTPUT_HIGH,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_PRDPCTL0_Msk,0x3<<16,BPWM_OUTPUT_HIGH,0x2<<16
BPWM1,BPWM1CH0WaveOutPeriodSelect,BPWM_OUTPUT_TOGGLE,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_PRDPCTL0_Msk,0x3<<16,BPWM_OUTPUT_TOGGLE,0x3<<16
BPWM1,BPWM1CH0WaveOutZeroSelect,BPWM_OUTPUT_NOTHING,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_ZPCTL0_Msk,0x3<<0,BPWM_OUTPUT_NOTHING,0x0<<0
BPWM1,BPWM1CH0WaveOutZeroSelect,BPWM_OUTPUT_LOW,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_ZPCTL0_Msk,0x3<<0,BPWM_OUTPUT_LOW,0x1<<0
BPWM1,BPWM1CH0WaveOutZeroSelect,BPWM_OUTPUT_HIGH,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_ZPCTL0_Msk,0x3<<0,BPWM_OUTPUT_HIGH,0x2<<0
BPWM1,BPWM1CH0WaveOutZeroSelect,BPWM_OUTPUT_TOGGLE,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_ZPCTL0_Msk,0x3<<0,BPWM_OUTPUT_TOGGLE,0x3<<0
BPWM1,BPWM1CH0WaveOutCmpUpSelect,BPWM_OUTPUT_NOTHING,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPUCTL0_Msk,0x3<<0,BPWM_OUTPUT_NOTHING,0x0<<0
BPWM1,BPWM1CH0WaveOutCmpUpSelect,BPWM_OUTPUT_LOW,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPUCTL0_Msk,0x3<<0,BPWM_OUTPUT_LOW,0x1<<0
BPWM1,BPWM1CH0WaveOutCmpUpSelect,BPWM_OUTPUT_HIGH,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPUCTL0_Msk,0x3<<0,BPWM_OUTPUT_HIGH,0x2<<0
BPWM1,BPWM1CH0WaveOutCmpUpSelect,BPWM_OUTPUT_TOGGLE,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPUCTL0_Msk,0x3<<0,BPWM_OUTPUT_TOGGLE,0x3<<0
BPWM1,BPWM1CH0WaveOutCmpDownSelect,BPWM_OUTPUT_NOTHING,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPDCTL0_Msk,0x3<<16,BPWM_OUTPUT_NOTHING,0x0<<16
BPWM1,BPWM1CH0WaveOutCmpDownSelect,BPWM_OUTPUT_LOW,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPDCTL0_Msk,0x3<<16,BPWM_OUTPUT_LOW,0x1<<16
BPWM1,BPWM1CH0WaveOutCmpDownSelect,BPWM_OUTPUT_HIGH,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPDCTL0_Msk,0x3<<16,BPWM_OUTPUT_HIGH,0x2<<16
BPWM1,BPWM1CH0WaveOutCmpDownSelect,BPWM_OUTPUT_TOGGLE,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPDCTL0_Msk,0x3<<16,BPWM_OUTPUT_TOGGLE,0x3<<16
BPWM1,BPWM1CH0LoadModeSelect,0
BPWM1,BPWM1CH0LoadModeSelect,1,BPWM1->CTL0,0x4005B000+0x0,BPWM_CTL0_IMMLDEN0_Msk,0x1<<16,BPWM_CTL0_IMMLDEN0_Msk,0x1<<16
BPWM1,BPWM1CH0LoadModeSelect,2,BPWM1->CTL0,0x4005B000+0x0,BPWM_CTL0_CTRLD0_Msk,0x1<<0,BPWM_CTL0_CTRLD0_Msk,0x1<<0
BPWM1,BPWM1CH0otherOutputSelect,0
BPWM1,BPWM1CH0otherOutputSelect,1,BPWM1->MSKEN,0x4005B000+0xB8,BPWM_MSKEN_MSKEN0_Msk,0x1<<0,BPWM_MSKEN_MSKEN0_Msk,0x1<<0
BPWM1,BPWM1CH0otherOutputSelect,2,BPWM1->POLCTL,0x4005B000+0xD4,BPWM_POLCTL_PINV0_Msk,0x1<<0,BPWM_POLCTL_PINV0_Msk,0x1<<0
BPWM1,BPWM1CH0MaskDataSelect,0,BPWM1->MSK,0x4005B000+0xBC,BPWM_MSK_MSKDAT0_Msk,0x1<<0,0,0x0<<0
BPWM1,BPWM1CH0MaskDataSelect,1,BPWM1->MSK,0x4005B000+0xBC,BPWM_MSK_MSKDAT0_Msk,0x1<<0,BPWM_MSK_MSKDAT0_Msk,0x1<<0
BPWM1,UseBPWM1CH0TrigerEADCENBoolean,0
BPWM1,UseBPWM1CH0TrigerEADCENBoolean,1
BPWM1,UseBPWM1CH0TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_ZERO_POINT,BPWM1->EADCTS0,0x4005B000+0xF8,BPWM_EADCTS0_TRGEN0_Msk | BPWM_EADCTS0_TRGSEL0_Msk,0x8f<<0,BPWM_TRIGGER_ADC_EVEN_ZERO_POINT,0x80<<0
BPWM1,UseBPWM1CH0TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_PERIOD_POINT,BPWM1->EADCTS0,0x4005B000+0xF8,BPWM_EADCTS0_TRGEN0_Msk | BPWM_EADCTS0_TRGSEL0_Msk,0x8f<<0,BPWM_TRIGGER_ADC_EVEN_PERIOD_POINT,0x81<<0
BPWM1,UseBPWM1CH0TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,BPWM1->EADCTS0,0x4005B000+0xF8,BPWM_EADCTS0_TRGEN0_Msk | BPWM_EADCTS0_TRGSEL0_Msk,0x8f<<0,BPWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,0x82<<0
BPWM1,UseBPWM1CH0TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,BPWM1->EADCTS0,0x4005B000+0xF8,BPWM_EADCTS0_TRGEN0_Msk | BPWM_EADCTS0_TRGSEL0_Msk,0x8f<<0,BPWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,0x83<<0
BPWM1,UseBPWM1CH0TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,BPWM1->EADCTS0,0x4005B000+0xF8,BPWM_EADCTS0_TRGEN0_Msk | BPWM_EADCTS0_TRGSEL0_Msk,0x8f<<0,BPWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,0x84<<0
BPWM1,UseBPWM1CH0TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,BPWM1->EADCTS0,0x4005B000+0xF8,BPWM_EADCTS0_TRGEN0_Msk | BPWM_EADCTS0_TRGSEL0_Msk,0x8f<<0,BPWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,0x88<<0
BPWM1,UseBPWM1CH0TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,BPWM1->EADCTS0,0x4005B000+0xF8,BPWM_EADCTS0_TRGEN0_Msk | BPWM_EADCTS0_TRGSEL0_Msk,0x8f<<0,BPWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,0x89<<0
BPWM1,BPWM1CH0INTSelect,1,BPWM1->INTEN,0x4005B000+0xE0,BPWM_INTEN_ZIEN0_Msk,0x1<<0,BPWM_INTEN_ZIEN0_Msk,0x1<<0
BPWM1,BPWM1CH0INTSelect,2,BPWM1->INTEN,0x4005B000+0xE0,BPWM_INTEN_PIEN0_Msk,0x1<<8,BPWM_INTEN_PIEN0_Msk,0x1<<8
BPWM1,BPWM1CH0INTSelect,4,BPWM1->INTEN,0x4005B000+0xE0,BPWM_INTEN_CMPUIEN0_Msk,0x1<<16,BPWM_INTEN_CMPUIEN0_Msk,0x1<<16
BPWM1,BPWM1CH0INTSelect,8,BPWM1->INTEN,0x4005B000+0xE0,BPWM_INTEN_CMPDIEN0_Msk,0x1<<24,BPWM_INTEN_CMPDIEN0_Msk,0x1<<24
BPWM1,UseBPWM1CH1ENBoolean,0
BPWM1,UseBPWM1CH1ENBoolean,1
BPWM1,UseBPWM1CH1AdvanceBoolean,0
BPWM1,UseBPWM1CH1AdvanceBoolean,1
BPWM1,BPWM1CH1DUTYInteger,0,BPWM1->CMPDAT[1],0x4005B000+0x54,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
BPWM1,BPWM1CH1DUTYInteger,10,BPWM1->CMPDAT[1],0x4005B000+0x54,PWM_CMPDAT_CMPDAT_Msk,0xffff,10,0x12c0
BPWM1,BPWM1CH1DUTYInteger,100,BPWM1->CMPDAT[1],0x4005B000+0x54,PWM_CMPDAT_CMPDAT_Msk,0xffff,100,0xbb7f
BPWM1,BPWM1CH1CmpdataInteger,0,BPWM1->CMPDAT[1],0x4005B000+0x54,BPWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
BPWM1,BPWM1CH1CmpdataInteger,1000,BPWM1->CMPDAT[1],0x4005B000+0x54,BPWM_CMPDAT_CMPDAT_Msk,0xffff,1000,1000
BPWM1,BPWM1CH1CmpdataInteger,65535,BPWM1->CMPDAT[1],0x4005B000+0x54,BPWM_CMPDAT_CMPDAT_Msk,0xffff,65535,65535
BPWM1,BPWM1CH1WaveOutPeriodSelect,BPWM_OUTPUT_NOTHING,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_PRDPCTL1_Msk,0x3<<18,BPWM_OUTPUT_NOTHING,0x0<<18
BPWM1,BPWM1CH1WaveOutPeriodSelect,BPWM_OUTPUT_LOW,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_PRDPCTL1_Msk,0x3<<18,BPWM_OUTPUT_LOW,0x1<<18
BPWM1,BPWM1CH1WaveOutPeriodSelect,BPWM_OUTPUT_HIGH,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_PRDPCTL1_Msk,0x3<<18,BPWM_OUTPUT_HIGH,0x2<<18
BPWM1,BPWM1CH1WaveOutPeriodSelect,BPWM_OUTPUT_TOGGLE,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_PRDPCTL1_Msk,0x3<<18,BPWM_OUTPUT_TOGGLE,0x3<<18
BPWM1,BPWM1CH1WaveOutZeroSelect,BPWM_OUTPUT_NOTHING,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_ZPCTL1_Msk,0x3<<2,BPWM_OUTPUT_NOTHING,0x0<<2
BPWM1,BPWM1CH1WaveOutZeroSelect,BPWM_OUTPUT_LOW,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_ZPCTL1_Msk,0x3<<2,BPWM_OUTPUT_LOW,0x1<<2
BPWM1,BPWM1CH1WaveOutZeroSelect,BPWM_OUTPUT_HIGH,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_ZPCTL1_Msk,0x3<<2,BPWM_OUTPUT_HIGH,0x2<<2
BPWM1,BPWM1CH1WaveOutZeroSelect,BPWM_OUTPUT_TOGGLE,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_ZPCTL1_Msk,0x3<<2,BPWM_OUTPUT_TOGGLE,0x3<<2
BPWM1,BPWM1CH1WaveOutCmpUpSelect,BPWM_OUTPUT_NOTHING,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPUCTL1_Msk,0x3<<2,BPWM_OUTPUT_NOTHING,0x0<<2
BPWM1,BPWM1CH1WaveOutCmpUpSelect,BPWM_OUTPUT_LOW,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPUCTL1_Msk,0x3<<2,BPWM_OUTPUT_LOW,0x1<<2
BPWM1,BPWM1CH1WaveOutCmpUpSelect,BPWM_OUTPUT_HIGH,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPUCTL1_Msk,0x3<<2,BPWM_OUTPUT_HIGH,0x2<<2
BPWM1,BPWM1CH1WaveOutCmpUpSelect,BPWM_OUTPUT_TOGGLE,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPUCTL1_Msk,0x3<<2,BPWM_OUTPUT_TOGGLE,0x3<<2
BPWM1,BPWM1CH1WaveOutCmpDownSelect,BPWM_OUTPUT_NOTHING,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPDCTL1_Msk,0x3<<18,BPWM_OUTPUT_NOTHING,0x0<<18
BPWM1,BPWM1CH1WaveOutCmpDownSelect,BPWM_OUTPUT_LOW,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPDCTL1_Msk,0x3<<18,BPWM_OUTPUT_LOW,0x1<<18
BPWM1,BPWM1CH1WaveOutCmpDownSelect,BPWM_OUTPUT_HIGH,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPDCTL1_Msk,0x3<<18,BPWM_OUTPUT_HIGH,0x2<<18
BPWM1,BPWM1CH1WaveOutCmpDownSelect,BPWM_OUTPUT_TOGGLE,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPDCTL1_Msk,0x3<<18,BPWM_OUTPUT_TOGGLE,0x3<<18
BPWM1,BPWM1CH1LoadModeSelect,0
BPWM1,BPWM1CH1LoadModeSelect,1,BPWM1->CTL0,0x4005B000+0x0,BPWM_CTL0_IMMLDEN1_Msk,0x1<<17,BPWM_CTL0_IMMLDEN1_Msk,0x1<<17
BPWM1,BPWM1CH1LoadModeSelect,2,BPWM1->CTL0,0x4005B000+0x0,BPWM_CTL0_CTRLD1_Msk,0x1<<1,BPWM_CTL0_CTRLD1_Msk,0x1<<1
BPWM1,BPWM1CH1otherOutputSelect,0
BPWM1,BPWM1CH1otherOutputSelect,1,BPWM1->MSKEN,0x4005B000+0xB8,BPWM_MSKEN_MSKEN1_Msk,0x1<<1,BPWM_MSKEN_MSKEN1_Msk,0x1<<1
BPWM1,BPWM1CH1otherOutputSelect,2,BPWM1->POLCTL,0x4005B000+0xD4,BPWM_POLCTL_PINV1_Msk,0x1<<1,BPWM_POLCTL_PINV1_Msk,0x1<<1
BPWM1,BPWM1CH1MaskDataSelect,0,BPWM1->MSK,0x4005B000+0xBC,BPWM_MSK_MSKDAT1_Msk,0x1<<1,0,0x0<<1
BPWM1,BPWM1CH1MaskDataSelect,1,BPWM1->MSK,0x4005B000+0xBC,BPWM_MSK_MSKDAT1_Msk,0x1<<1,BPWM_MSK_MSKDAT1_Msk,0x1<<1
BPWM1,UseBPWM1CH1TrigerEADCENBoolean,0
BPWM1,UseBPWM1CH1TrigerEADCENBoolean,1
BPWM1,UseBPWM1CH1TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_ZERO_POINT,BPWM1->EADCTS0,0x4005B000+0xF8,BPWM_EADCTS0_TRGEN1_Msk | BPWM_EADCTS0_TRGSEL1_Msk,0x8f<<8,BPWM_TRIGGER_ADC_EVEN_ZERO_POINT,0x80<<8
BPWM1,UseBPWM1CH1TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_PERIOD_POINT,BPWM1->EADCTS0,0x4005B000+0xF8,BPWM_EADCTS0_TRGEN1_Msk | BPWM_EADCTS0_TRGSEL1_Msk,0x8f<<8,BPWM_TRIGGER_ADC_EVEN_PERIOD_POINT,0x81<<8
BPWM1,UseBPWM1CH1TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,BPWM1->EADCTS0,0x4005B000+0xF8,BPWM_EADCTS0_TRGEN1_Msk | BPWM_EADCTS0_TRGSEL1_Msk,0x8f<<8,BPWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,0x82<<8
BPWM1,UseBPWM1CH1TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,BPWM1->EADCTS0,0x4005B000+0xF8,BPWM_EADCTS0_TRGEN1_Msk | BPWM_EADCTS0_TRGSEL1_Msk,0x8f<<8,BPWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,0x83<<8
BPWM1,UseBPWM1CH1TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,BPWM1->EADCTS0,0x4005B000+0xF8,BPWM_EADCTS0_TRGEN1_Msk | BPWM_EADCTS0_TRGSEL1_Msk,0x8f<<8,BPWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,0x84<<8
BPWM1,UseBPWM1CH1TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,BPWM1->EADCTS0,0x4005B000+0xF8,BPWM_EADCTS0_TRGEN1_Msk | BPWM_EADCTS0_TRGSEL1_Msk,0x8f<<8,BPWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,0x88<<8
BPWM1,UseBPWM1CH1TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,BPWM1->EADCTS0,0x4005B000+0xF8,BPWM_EADCTS0_TRGEN1_Msk | BPWM_EADCTS0_TRGSEL1_Msk,0x8f<<8,BPWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,0x89<<8
BPWM1,BPWM1CH1INTSelect,1,BPWM1->INTEN,0x4005B000+0xE0,BPWM_INTEN_ZIEN0_Msk,0x1<<0,BPWM_INTEN_ZIEN0_Msk,0x1<<0
BPWM1,BPWM1CH1INTSelect,2,BPWM1->INTEN,0x4005B000+0xE0,BPWM_INTEN_PIEN0_Msk,0x1<<8,BPWM_INTEN_PIEN0_Msk,0x1<<8
BPWM1,BPWM1CH1INTSelect,4,BPWM1->INTEN,0x4005B000+0xE0,BPWM_INTEN_CMPUIEN1_Msk,0x1<<17,BPWM_INTEN_CMPUIEN1_Msk,0x1<<17
BPWM1,BPWM1CH1INTSelect,8,BPWM1->INTEN,0x4005B000+0xE0,BPWM_INTEN_CMPDIEN1_Msk,0x1<<25,BPWM_INTEN_CMPDIEN1_Msk,0x1<<25
BPWM1,UseBPWM1CH2ENBoolean,0
BPWM1,UseBPWM1CH2ENBoolean,1
BPWM1,UseBPWM1CH2AdvanceBoolean,0
BPWM1,UseBPWM1CH2AdvanceBoolean,1
BPWM1,BPWM1CH2DUTYInteger,0,BPWM1->CMPDAT[2],0x4005B000+0x58,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
BPWM1,BPWM1CH2DUTYInteger,10,BPWM1->CMPDAT[2],0x4005B000+0x58,PWM_CMPDAT_CMPDAT_Msk,0xffff,10,0x12c0
BPWM1,BPWM1CH2DUTYInteger,100,BPWM1->CMPDAT[2],0x4005B000+0x58,PWM_CMPDAT_CMPDAT_Msk,0xffff,100,0xbb7f
BPWM1,BPWM1CH2CmpdataInteger,0,BPWM1->CMPDAT[2],0x4005B000+0x58,BPWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
BPWM1,BPWM1CH2CmpdataInteger,1000,BPWM1->CMPDAT[2],0x4005B000+0x58,BPWM_CMPDAT_CMPDAT_Msk,0xffff,1000,1000
BPWM1,BPWM1CH2CmpdataInteger,65535,BPWM1->CMPDAT[2],0x4005B000+0x58,BPWM_CMPDAT_CMPDAT_Msk,0xffff,65535,65535
BPWM1,BPWM1CH2WaveOutPeriodSelect,BPWM_OUTPUT_NOTHING,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_PRDPCTL2_Msk,0x3<<20,BPWM_OUTPUT_NOTHING,0x0<<20
BPWM1,BPWM1CH2WaveOutPeriodSelect,BPWM_OUTPUT_LOW,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_PRDPCTL2_Msk,0x3<<20,BPWM_OUTPUT_LOW,0x1<<20
BPWM1,BPWM1CH2WaveOutPeriodSelect,BPWM_OUTPUT_HIGH,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_PRDPCTL2_Msk,0x3<<20,BPWM_OUTPUT_HIGH,0x2<<20
BPWM1,BPWM1CH2WaveOutPeriodSelect,BPWM_OUTPUT_TOGGLE,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_PRDPCTL2_Msk,0x3<<20,BPWM_OUTPUT_TOGGLE,0x3<<20
BPWM1,BPWM1CH2WaveOutZeroSelect,BPWM_OUTPUT_NOTHING,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_ZPCTL2_Msk,0x3<<4,BPWM_OUTPUT_NOTHING,0x0<<4
BPWM1,BPWM1CH2WaveOutZeroSelect,BPWM_OUTPUT_LOW,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_ZPCTL2_Msk,0x3<<4,BPWM_OUTPUT_LOW,0x1<<4
BPWM1,BPWM1CH2WaveOutZeroSelect,BPWM_OUTPUT_HIGH,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_ZPCTL2_Msk,0x3<<4,BPWM_OUTPUT_HIGH,0x2<<4
BPWM1,BPWM1CH2WaveOutZeroSelect,BPWM_OUTPUT_TOGGLE,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_ZPCTL2_Msk,0x3<<4,BPWM_OUTPUT_TOGGLE,0x3<<4
BPWM1,BPWM1CH2WaveOutCmpUpSelect,BPWM_OUTPUT_NOTHING,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPUCTL2_Msk,0x3<<4,BPWM_OUTPUT_NOTHING,0x0<<4
BPWM1,BPWM1CH2WaveOutCmpUpSelect,BPWM_OUTPUT_LOW,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPUCTL2_Msk,0x3<<4,BPWM_OUTPUT_LOW,0x1<<4
BPWM1,BPWM1CH2WaveOutCmpUpSelect,BPWM_OUTPUT_HIGH,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPUCTL2_Msk,0x3<<4,BPWM_OUTPUT_HIGH,0x2<<4
BPWM1,BPWM1CH2WaveOutCmpUpSelect,BPWM_OUTPUT_TOGGLE,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPUCTL2_Msk,0x3<<4,BPWM_OUTPUT_TOGGLE,0x3<<4
BPWM1,BPWM1CH2WaveOutCmpDownSelect,BPWM_OUTPUT_NOTHING,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPDCTL2_Msk,0x3<<20,BPWM_OUTPUT_NOTHING,0x0<<20
BPWM1,BPWM1CH2WaveOutCmpDownSelect,BPWM_OUTPUT_LOW,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPDCTL2_Msk,0x3<<20,BPWM_OUTPUT_LOW,0x1<<20
BPWM1,BPWM1CH2WaveOutCmpDownSelect,BPWM_OUTPUT_HIGH,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPDCTL2_Msk,0x3<<20,BPWM_OUTPUT_HIGH,0x2<<20
BPWM1,BPWM1CH2WaveOutCmpDownSelect,BPWM_OUTPUT_TOGGLE,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPDCTL2_Msk,0x3<<20,BPWM_OUTPUT_TOGGLE,0x3<<20
BPWM1,BPWM1CH2LoadModeSelect,0
BPWM1,BPWM1CH2LoadModeSelect,1,BPWM1->CTL0,0x4005B000+0x0,BPWM_CTL0_IMMLDEN2_Msk,0x1<<18,BPWM_CTL0_IMMLDEN2_Msk,0x1<<18
BPWM1,BPWM1CH2LoadModeSelect,2,BPWM1->CTL0,0x4005B000+0x0,BPWM_CTL0_CTRLD2_Msk,0x1<<2,BPWM_CTL0_CTRLD2_Msk,0x1<<2
BPWM1,BPWM1CH2otherOutputSelect,0
BPWM1,BPWM1CH2otherOutputSelect,1,BPWM1->MSKEN,0x4005B000+0xB8,BPWM_MSKEN_MSKEN2_Msk,0x1<<2,BPWM_MSKEN_MSKEN2_Msk,0x1<<2
BPWM1,BPWM1CH2otherOutputSelect,2,BPWM1->POLCTL,0x4005B000+0xD4,BPWM_POLCTL_PINV2_Msk,0x1<<2,BPWM_POLCTL_PINV2_Msk,0x1<<2
BPWM1,BPWM1CH2MaskDataSelect,0,BPWM1->MSK,0x4005B000+0xBC,BPWM_MSK_MSKDAT2_Msk,0x1<<2,0,0x0<<2
BPWM1,BPWM1CH2MaskDataSelect,1,BPWM1->MSK,0x4005B000+0xBC,BPWM_MSK_MSKDAT2_Msk,0x1<<2,BPWM_MSK_MSKDAT2_Msk,0x1<<2
BPWM1,UseBPWM1CH2TrigerEADCENBoolean,0
BPWM1,UseBPWM1CH2TrigerEADCENBoolean,1
BPWM1,UseBPWM1CH2TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_ZERO_POINT,BPWM1->EADCTS0,0x4005B000+0xF8,BPWM_EADCTS0_TRGEN2_Msk | BPWM_EADCTS0_TRGSEL2_Msk,0x8f<<16,BPWM_TRIGGER_ADC_EVEN_ZERO_POINT,0x80<<16
BPWM1,UseBPWM1CH2TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_PERIOD_POINT,BPWM1->EADCTS0,0x4005B000+0xF8,BPWM_EADCTS0_TRGEN2_Msk | BPWM_EADCTS0_TRGSEL2_Msk,0x8f<<16,BPWM_TRIGGER_ADC_EVEN_PERIOD_POINT,0x81<<16
BPWM1,UseBPWM1CH2TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,BPWM1->EADCTS0,0x4005B000+0xF8,BPWM_EADCTS0_TRGEN2_Msk | BPWM_EADCTS0_TRGSEL2_Msk,0x8f<<16,BPWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,0x82<<16
BPWM1,UseBPWM1CH2TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,BPWM1->EADCTS0,0x4005B000+0xF8,BPWM_EADCTS0_TRGEN2_Msk | BPWM_EADCTS0_TRGSEL2_Msk,0x8f<<16,BPWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,0x83<<16
BPWM1,UseBPWM1CH2TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,BPWM1->EADCTS0,0x4005B000+0xF8,BPWM_EADCTS0_TRGEN2_Msk | BPWM_EADCTS0_TRGSEL2_Msk,0x8f<<16,BPWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,0x84<<16
BPWM1,UseBPWM1CH2TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,BPWM1->EADCTS0,0x4005B000+0xF8,BPWM_EADCTS0_TRGEN2_Msk | BPWM_EADCTS0_TRGSEL2_Msk,0x8f<<16,BPWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,0x88<<16
BPWM1,UseBPWM1CH2TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,BPWM1->EADCTS0,0x4005B000+0xF8,BPWM_EADCTS0_TRGEN2_Msk | BPWM_EADCTS0_TRGSEL2_Msk,0x8f<<16,BPWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,0x89<<16
BPWM1,BPWM1CH2INTSelect,1,BPWM1->INTEN,0x4005B000+0xE0,BPWM_INTEN_ZIEN0_Msk,0x1<<0,BPWM_INTEN_ZIEN0_Msk,0x1<<0
BPWM1,BPWM1CH2INTSelect,2,BPWM1->INTEN,0x4005B000+0xE0,BPWM_INTEN_PIEN0_Msk,0x1<<8,BPWM_INTEN_PIEN0_Msk,0x1<<8
BPWM1,BPWM1CH2INTSelect,4,BPWM1->INTEN,0x4005B000+0xE0,BPWM_INTEN_CMPUIEN2_Msk,0x1<<18,BPWM_INTEN_CMPUIEN2_Msk,0x1<<18
BPWM1,BPWM1CH2INTSelect,8,BPWM1->INTEN,0x4005B000+0xE0,BPWM_INTEN_CMPDIEN2_Msk,0x1<<26,BPWM_INTEN_CMPDIEN2_Msk,0x1<<26
BPWM1,UseBPWM1CH3ENBoolean,0
BPWM1,UseBPWM1CH3ENBoolean,1
BPWM1,UseBPWM1CH3AdvanceBoolean,0
BPWM1,UseBPWM1CH3AdvanceBoolean,1
BPWM1,BPWM1CH3DUTYInteger,0,BPWM1->CMPDAT[3],0x4005B000+0x5C,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
BPWM1,BPWM1CH3DUTYInteger,10,BPWM1->CMPDAT[3],0x4005B000+0x5C,PWM_CMPDAT_CMPDAT_Msk,0xffff,10,0x12c0
BPWM1,BPWM1CH3DUTYInteger,100,BPWM1->CMPDAT[3],0x4005B000+0x5C,PWM_CMPDAT_CMPDAT_Msk,0xffff,100,0xbb7f
BPWM1,BPWM1CH3CmpdataInteger,0,BPWM1->CMPDAT[3],0x4005B000+0x5C,BPWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
BPWM1,BPWM1CH3CmpdataInteger,1000,BPWM1->CMPDAT[3],0x4005B000+0x5C,BPWM_CMPDAT_CMPDAT_Msk,0xffff,1000,1000
BPWM1,BPWM1CH3CmpdataInteger,65535,BPWM1->CMPDAT[3],0x4005B000+0x5C,BPWM_CMPDAT_CMPDAT_Msk,0xffff,65535,65535
BPWM1,BPWM1CH3WaveOutPeriodSelect,BPWM_OUTPUT_NOTHING,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_PRDPCTL3_Msk,0x3<<22,BPWM_OUTPUT_NOTHING,0x0<<22
BPWM1,BPWM1CH3WaveOutPeriodSelect,BPWM_OUTPUT_LOW,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_PRDPCTL3_Msk,0x3<<22,BPWM_OUTPUT_LOW,0x1<<22
BPWM1,BPWM1CH3WaveOutPeriodSelect,BPWM_OUTPUT_HIGH,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_PRDPCTL3_Msk,0x3<<22,BPWM_OUTPUT_HIGH,0x2<<22
BPWM1,BPWM1CH3WaveOutPeriodSelect,BPWM_OUTPUT_TOGGLE,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_PRDPCTL3_Msk,0x3<<22,BPWM_OUTPUT_TOGGLE,0x3<<22
BPWM1,BPWM1CH3WaveOutZeroSelect,BPWM_OUTPUT_NOTHING,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_ZPCTL3_Msk,0x3<<6,BPWM_OUTPUT_NOTHING,0x0<<6
BPWM1,BPWM1CH3WaveOutZeroSelect,BPWM_OUTPUT_LOW,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_ZPCTL3_Msk,0x3<<6,BPWM_OUTPUT_LOW,0x1<<6
BPWM1,BPWM1CH3WaveOutZeroSelect,BPWM_OUTPUT_HIGH,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_ZPCTL3_Msk,0x3<<6,BPWM_OUTPUT_HIGH,0x2<<6
BPWM1,BPWM1CH3WaveOutZeroSelect,BPWM_OUTPUT_TOGGLE,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_ZPCTL3_Msk,0x3<<6,BPWM_OUTPUT_TOGGLE,0x3<<6
BPWM1,BPWM1CH3WaveOutCmpUpSelect,BPWM_OUTPUT_NOTHING,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPUCTL3_Msk,0x3<<6,BPWM_OUTPUT_NOTHING,0x0<<6
BPWM1,BPWM1CH3WaveOutCmpUpSelect,BPWM_OUTPUT_LOW,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPUCTL3_Msk,0x3<<6,BPWM_OUTPUT_LOW,0x1<<6
BPWM1,BPWM1CH3WaveOutCmpUpSelect,BPWM_OUTPUT_HIGH,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPUCTL3_Msk,0x3<<6,BPWM_OUTPUT_HIGH,0x2<<6
BPWM1,BPWM1CH3WaveOutCmpUpSelect,BPWM_OUTPUT_TOGGLE,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPUCTL3_Msk,0x3<<6,BPWM_OUTPUT_TOGGLE,0x3<<6
BPWM1,BPWM1CH3WaveOutCmpDownSelect,BPWM_OUTPUT_NOTHING,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPDCTL3_Msk,0x3<<22,BPWM_OUTPUT_NOTHING,0x0<<22
BPWM1,BPWM1CH3WaveOutCmpDownSelect,BPWM_OUTPUT_LOW,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPDCTL3_Msk,0x3<<22,BPWM_OUTPUT_LOW,0x1<<22
BPWM1,BPWM1CH3WaveOutCmpDownSelect,BPWM_OUTPUT_HIGH,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPDCTL3_Msk,0x3<<22,BPWM_OUTPUT_HIGH,0x2<<22
BPWM1,BPWM1CH3WaveOutCmpDownSelect,BPWM_OUTPUT_TOGGLE,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPDCTL3_Msk,0x3<<22,BPWM_OUTPUT_TOGGLE,0x3<<22
BPWM1,BPWM1CH3LoadModeSelect,0
BPWM1,BPWM1CH3LoadModeSelect,1,BPWM1->CTL0,0x4005B000+0x0,BPWM_CTL0_IMMLDEN3_Msk,0x1<<19,BPWM_CTL0_IMMLDEN3_Msk,0x1<<19
BPWM1,BPWM1CH3LoadModeSelect,2,BPWM1->CTL0,0x4005B000+0x0,BPWM_CTL0_CTRLD3_Msk,0x1<<3,BPWM_CTL0_CTRLD3_Msk,0x1<<3
BPWM1,BPWM1CH3otherOutputSelect,0
BPWM1,BPWM1CH3otherOutputSelect,1,BPWM1->MSKEN,0x4005B000+0xB8,BPWM_MSKEN_MSKEN3_Msk,0x1<<3,BPWM_MSKEN_MSKEN3_Msk,0x1<<3
BPWM1,BPWM1CH3otherOutputSelect,2,BPWM1->POLCTL,0x4005B000+0xD4,BPWM_POLCTL_PINV3_Msk,0x1<<3,BPWM_POLCTL_PINV3_Msk,0x1<<3
BPWM1,BPWM1CH3MaskDataSelect,0,BPWM1->MSK,0x4005B000+0xBC,BPWM_MSK_MSKDAT3_Msk,0x1<<3,0,0x0<<3
BPWM1,BPWM1CH3MaskDataSelect,1,BPWM1->MSK,0x4005B000+0xBC,BPWM_MSK_MSKDAT3_Msk,0x1<<3,BPWM_MSK_MSKDAT3_Msk,0x1<<3
BPWM1,UseBPWM1CH3TrigerEADCENBoolean,0
BPWM1,UseBPWM1CH3TrigerEADCENBoolean,1
BPWM1,UseBPWM1CH3TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_ZERO_POINT,BPWM1->EADCTS0,0x4005B000+0xF8,BPWM_EADCTS0_TRGEN3_Msk | BPWM_EADCTS0_TRGSEL3_Msk,0x8f<<24,BPWM_TRIGGER_ADC_EVEN_ZERO_POINT,0x80<<24
BPWM1,UseBPWM1CH3TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_PERIOD_POINT,BPWM1->EADCTS0,0x4005B000+0xF8,BPWM_EADCTS0_TRGEN3_Msk | BPWM_EADCTS0_TRGSEL3_Msk,0x8f<<24,BPWM_TRIGGER_ADC_EVEN_PERIOD_POINT,0x81<<24
BPWM1,UseBPWM1CH3TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,BPWM1->EADCTS0,0x4005B000+0xF8,BPWM_EADCTS0_TRGEN3_Msk | BPWM_EADCTS0_TRGSEL3_Msk,0x8f<<24,BPWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,0x82<<24
BPWM1,UseBPWM1CH3TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,BPWM1->EADCTS0,0x4005B000+0xF8,BPWM_EADCTS0_TRGEN3_Msk | BPWM_EADCTS0_TRGSEL3_Msk,0x8f<<24,BPWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,0x83<<24
BPWM1,UseBPWM1CH3TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,BPWM1->EADCTS0,0x4005B000+0xF8,BPWM_EADCTS0_TRGEN3_Msk | BPWM_EADCTS0_TRGSEL3_Msk,0x8f<<24,BPWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,0x84<<24
BPWM1,UseBPWM1CH3TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,BPWM1->EADCTS0,0x4005B000+0xF8,BPWM_EADCTS0_TRGEN3_Msk | BPWM_EADCTS0_TRGSEL3_Msk,0x8f<<24,BPWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,0x88<<24
BPWM1,UseBPWM1CH3TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,BPWM1->EADCTS0,0x4005B000+0xF8,BPWM_EADCTS0_TRGEN3_Msk | BPWM_EADCTS0_TRGSEL3_Msk,0x8f<<24,BPWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,0x89<<24
BPWM1,BPWM1CH3INTSelect,1,BPWM1->INTEN,0x4005B000+0xE0,BPWM_INTEN_ZIEN0_Msk,0x1<<0,BPWM_INTEN_ZIEN0_Msk,0x1<<0
BPWM1,BPWM1CH3INTSelect,2,BPWM1->INTEN,0x4005B000+0xE0,BPWM_INTEN_PIEN0_Msk,0x1<<8,BPWM_INTEN_PIEN0_Msk,0x1<<8
BPWM1,BPWM1CH3INTSelect,4,BPWM1->INTEN,0x4005B000+0xE0,BPWM_INTEN_CMPUIEN3_Msk,0x1<<19,BPWM_INTEN_CMPUIEN3_Msk,0x1<<19
BPWM1,BPWM1CH3INTSelect,8,BPWM1->INTEN,0x4005B000+0xE0,BPWM_INTEN_CMPDIEN3_Msk,0x1<<27,BPWM_INTEN_CMPDIEN3_Msk,0x1<<27
BPWM1,UseBPWM1CH4ENBoolean,0
BPWM1,UseBPWM1CH4ENBoolean,1
BPWM1,UseBPWM1CH4AdvanceBoolean,0
BPWM1,UseBPWM1CH4AdvanceBoolean,1
BPWM1,BPWM1CH4DUTYInteger,0,BPWM1->CMPDAT[4],0x4005B000+0x60,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
BPWM1,BPWM1CH4DUTYInteger,10,BPWM1->CMPDAT[4],0x4005B000+0x60,PWM_CMPDAT_CMPDAT_Msk,0xffff,10,0x12c0
BPWM1,BPWM1CH4DUTYInteger,100,BPWM1->CMPDAT[4],0x4005B000+0x60,PWM_CMPDAT_CMPDAT_Msk,0xffff,100,0xbb7f
BPWM1,BPWM1CH4CmpdataInteger,0,BPWM1->CMPDAT[4],0x4005B000+0x60,BPWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
BPWM1,BPWM1CH4CmpdataInteger,1000,BPWM1->CMPDAT[4],0x4005B000+0x60,BPWM_CMPDAT_CMPDAT_Msk,0xffff,1000,1000
BPWM1,BPWM1CH4CmpdataInteger,65535,BPWM1->CMPDAT[4],0x4005B000+0x60,BPWM_CMPDAT_CMPDAT_Msk,0xffff,65535,65535
BPWM1,BPWM1CH4WaveOutPeriodSelect,BPWM_OUTPUT_NOTHING,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_PRDPCTL4_Msk,0x3<<24,BPWM_OUTPUT_NOTHING,0x0<<24
BPWM1,BPWM1CH4WaveOutPeriodSelect,BPWM_OUTPUT_LOW,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_PRDPCTL4_Msk,0x3<<24,BPWM_OUTPUT_LOW,0x1<<24
BPWM1,BPWM1CH4WaveOutPeriodSelect,BPWM_OUTPUT_HIGH,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_PRDPCTL4_Msk,0x3<<24,BPWM_OUTPUT_HIGH,0x2<<24
BPWM1,BPWM1CH4WaveOutPeriodSelect,BPWM_OUTPUT_TOGGLE,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_PRDPCTL4_Msk,0x3<<24,BPWM_OUTPUT_TOGGLE,0x3<<24
BPWM1,BPWM1CH4WaveOutZeroSelect,BPWM_OUTPUT_NOTHING,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_ZPCTL4_Msk,0x3<<8,BPWM_OUTPUT_NOTHING,0x0<<8
BPWM1,BPWM1CH4WaveOutZeroSelect,BPWM_OUTPUT_LOW,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_ZPCTL4_Msk,0x3<<8,BPWM_OUTPUT_LOW,0x1<<8
BPWM1,BPWM1CH4WaveOutZeroSelect,BPWM_OUTPUT_HIGH,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_ZPCTL4_Msk,0x3<<8,BPWM_OUTPUT_HIGH,0x2<<8
BPWM1,BPWM1CH4WaveOutZeroSelect,BPWM_OUTPUT_TOGGLE,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_ZPCTL4_Msk,0x3<<8,BPWM_OUTPUT_TOGGLE,0x3<<8
BPWM1,BPWM1CH4WaveOutCmpUpSelect,BPWM_OUTPUT_NOTHING,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPUCTL4_Msk,0x3<<8,BPWM_OUTPUT_NOTHING,0x0<<8
BPWM1,BPWM1CH4WaveOutCmpUpSelect,BPWM_OUTPUT_LOW,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPUCTL4_Msk,0x3<<8,BPWM_OUTPUT_LOW,0x1<<8
BPWM1,BPWM1CH4WaveOutCmpUpSelect,BPWM_OUTPUT_HIGH,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPUCTL4_Msk,0x3<<8,BPWM_OUTPUT_HIGH,0x2<<8
BPWM1,BPWM1CH4WaveOutCmpUpSelect,BPWM_OUTPUT_TOGGLE,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPUCTL4_Msk,0x3<<8,BPWM_OUTPUT_TOGGLE,0x3<<8
BPWM1,BPWM1CH4WaveOutCmpDownSelect,BPWM_OUTPUT_NOTHING,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPDCTL4_Msk,0x3<<24,BPWM_OUTPUT_NOTHING,0x0<<24
BPWM1,BPWM1CH4WaveOutCmpDownSelect,BPWM_OUTPUT_LOW,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPDCTL4_Msk,0x3<<24,BPWM_OUTPUT_LOW,0x1<<24
BPWM1,BPWM1CH4WaveOutCmpDownSelect,BPWM_OUTPUT_HIGH,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPDCTL4_Msk,0x3<<24,BPWM_OUTPUT_HIGH,0x2<<24
BPWM1,BPWM1CH4WaveOutCmpDownSelect,BPWM_OUTPUT_TOGGLE,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPDCTL4_Msk,0x3<<24,BPWM_OUTPUT_TOGGLE,0x3<<24
BPWM1,BPWM1CH4LoadModeSelect,0
BPWM1,BPWM1CH4LoadModeSelect,1,BPWM1->CTL0,0x4005B000+0x0,BPWM_CTL0_IMMLDEN4_Msk,0x1<<20,BPWM_CTL0_IMMLDEN4_Msk,0x1<<20
BPWM1,BPWM1CH4LoadModeSelect,2,BPWM1->CTL0,0x4005B000+0x0,BPWM_CTL0_CTRLD4_Msk,0x1<<4,BPWM_CTL0_CTRLD4_Msk,0x1<<4
BPWM1,BPWM1CH4otherOutputSelect,0
BPWM1,BPWM1CH4otherOutputSelect,1,BPWM1->MSKEN,0x4005B000+0xB8,BPWM_MSKEN_MSKEN4_Msk,0x1<<4,BPWM_MSKEN_MSKEN4_Msk,0x1<<4
BPWM1,BPWM1CH4otherOutputSelect,2,BPWM1->POLCTL,0x4005B000+0xD4,BPWM_POLCTL_PINV4_Msk,0x1<<4,BPWM_POLCTL_PINV4_Msk,0x1<<4
BPWM1,BPWM1CH4MaskDataSelect,0,BPWM1->MSK,0x4005B000+0xBC,BPWM_MSK_MSKDAT4_Msk,0x1<<4,0,0x0<<4
BPWM1,BPWM1CH4MaskDataSelect,1,BPWM1->MSK,0x4005B000+0xBC,BPWM_MSK_MSKDAT4_Msk,0x1<<4,BPWM_MSK_MSKDAT4_Msk,0x1<<4
BPWM1,UseBPWM1CH4TrigerEADCENBoolean,0
BPWM1,UseBPWM1CH4TrigerEADCENBoolean,1
BPWM1,UseBPWM1CH4TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_ZERO_POINT,BPWM1->EADCTS1,0x4005B000+0xFC,BPWM_EADCTS1_TRGEN4_Msk | BPWM_EADCTS1_TRGSEL4_Msk,0x8f<<0,BPWM_TRIGGER_ADC_EVEN_ZERO_POINT,0x80<<0
BPWM1,UseBPWM1CH4TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_PERIOD_POINT,BPWM1->EADCTS1,0x4005B000+0xFC,BPWM_EADCTS1_TRGEN4_Msk | BPWM_EADCTS1_TRGSEL4_Msk,0x8f<<0,BPWM_TRIGGER_ADC_EVEN_PERIOD_POINT,0x81<<0
BPWM1,UseBPWM1CH4TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,BPWM1->EADCTS1,0x4005B000+0xFC,BPWM_EADCTS1_TRGEN4_Msk | BPWM_EADCTS1_TRGSEL4_Msk,0x8f<<0,BPWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,0x82<<0
BPWM1,UseBPWM1CH4TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,BPWM1->EADCTS1,0x4005B000+0xFC,BPWM_EADCTS1_TRGEN4_Msk | BPWM_EADCTS1_TRGSEL4_Msk,0x8f<<0,BPWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,0x83<<0
BPWM1,UseBPWM1CH4TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,BPWM1->EADCTS1,0x4005B000+0xFC,BPWM_EADCTS1_TRGEN4_Msk | BPWM_EADCTS1_TRGSEL4_Msk,0x8f<<0,BPWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,0x84<<0
BPWM1,UseBPWM1CH4TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,BPWM1->EADCTS1,0x4005B000+0xFC,BPWM_EADCTS1_TRGEN4_Msk | BPWM_EADCTS1_TRGSEL4_Msk,0x8f<<0,BPWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,0x88<<0
BPWM1,UseBPWM1CH4TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,BPWM1->EADCTS1,0x4005B000+0xFC,BPWM_EADCTS1_TRGEN4_Msk | BPWM_EADCTS1_TRGSEL4_Msk,0x8f<<0,BPWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,0x89<<0
BPWM1,BPWM1CH4INTSelect,1,BPWM1->INTEN,0x4005B000+0xE0,BPWM_INTEN_ZIEN0_Msk,0x1<<0,BPWM_INTEN_ZIEN0_Msk,0x1<<0
BPWM1,BPWM1CH4INTSelect,2,BPWM1->INTEN,0x4005B000+0xE0,BPWM_INTEN_PIEN0_Msk,0x1<<8,BPWM_INTEN_PIEN0_Msk,0x1<<8
BPWM1,BPWM1CH4INTSelect,4,BPWM1->INTEN,0x4005B000+0xE0,BPWM_INTEN_CMPUIEN4_Msk,0x1<<20,BPWM_INTEN_CMPUIEN4_Msk,0x1<<20
BPWM1,BPWM1CH4INTSelect,8,BPWM1->INTEN,0x4005B000+0xE0,BPWM_INTEN_CMPDIEN4_Msk,0x1<<28,BPWM_INTEN_CMPDIEN4_Msk,0x1<<28
BPWM1,UseBPWM1CH5ENBoolean,0
BPWM1,UseBPWM1CH5ENBoolean,1
BPWM1,UseBPWM1CH5AdvanceBoolean,0
BPWM1,UseBPWM1CH5AdvanceBoolean,1
BPWM1,BPWM1CH5DUTYInteger,0,BPWM1->CMPDAT[5],0x4005B000+0x64,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
BPWM1,BPWM1CH5DUTYInteger,10,BPWM1->CMPDAT[5],0x4005B000+0x64,PWM_CMPDAT_CMPDAT_Msk,0xffff,10,0x12c0
BPWM1,BPWM1CH5DUTYInteger,100,BPWM1->CMPDAT[5],0x4005B000+0x64,PWM_CMPDAT_CMPDAT_Msk,0xffff,100,0xbb7f
BPWM1,BPWM1CH5CmpdataInteger,0,BPWM1->CMPDAT[5],0x4005B000+0x64,BPWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
BPWM1,BPWM1CH5CmpdataInteger,1000,BPWM1->CMPDAT[5],0x4005B000+0x64,BPWM_CMPDAT_CMPDAT_Msk,0xffff,1000,1000
BPWM1,BPWM1CH5CmpdataInteger,65535,BPWM1->CMPDAT[5],0x4005B000+0x64,BPWM_CMPDAT_CMPDAT_Msk,0xffff,65535,65535
BPWM1,BPWM1CH5WaveOutPeriodSelect,BPWM_OUTPUT_NOTHING,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_PRDPCTL5_Msk,0x3<<26,BPWM_OUTPUT_NOTHING,0x0<<26
BPWM1,BPWM1CH5WaveOutPeriodSelect,BPWM_OUTPUT_LOW,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_PRDPCTL5_Msk,0x3<<26,BPWM_OUTPUT_LOW,0x1<<26
BPWM1,BPWM1CH5WaveOutPeriodSelect,BPWM_OUTPUT_HIGH,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_PRDPCTL5_Msk,0x3<<26,BPWM_OUTPUT_HIGH,0x2<<26
BPWM1,BPWM1CH5WaveOutPeriodSelect,BPWM_OUTPUT_TOGGLE,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_PRDPCTL5_Msk,0x3<<26,BPWM_OUTPUT_TOGGLE,0x3<<26
BPWM1,BPWM1CH5WaveOutZeroSelect,BPWM_OUTPUT_NOTHING,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_ZPCTL5_Msk,0x3<<10,BPWM_OUTPUT_NOTHING,0x0<<10
BPWM1,BPWM1CH5WaveOutZeroSelect,BPWM_OUTPUT_LOW,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_ZPCTL5_Msk,0x3<<10,BPWM_OUTPUT_LOW,0x1<<10
BPWM1,BPWM1CH5WaveOutZeroSelect,BPWM_OUTPUT_HIGH,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_ZPCTL5_Msk,0x3<<10,BPWM_OUTPUT_HIGH,0x2<<10
BPWM1,BPWM1CH5WaveOutZeroSelect,BPWM_OUTPUT_TOGGLE,BPWM1->WGCTL0,0x4005B000+0xB0,BPWM_WGCTL0_ZPCTL5_Msk,0x3<<10,BPWM_OUTPUT_TOGGLE,0x3<<10
BPWM1,BPWM1CH5WaveOutCmpUpSelect,BPWM_OUTPUT_NOTHING,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPUCTL5_Msk,0x3<<10,BPWM_OUTPUT_NOTHING,0x0<<10
BPWM1,BPWM1CH5WaveOutCmpUpSelect,BPWM_OUTPUT_LOW,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPUCTL5_Msk,0x3<<10,BPWM_OUTPUT_LOW,0x1<<10
BPWM1,BPWM1CH5WaveOutCmpUpSelect,BPWM_OUTPUT_HIGH,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPUCTL5_Msk,0x3<<10,BPWM_OUTPUT_HIGH,0x2<<10
BPWM1,BPWM1CH5WaveOutCmpUpSelect,BPWM_OUTPUT_TOGGLE,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPUCTL5_Msk,0x3<<10,BPWM_OUTPUT_TOGGLE,0x3<<10
BPWM1,BPWM1CH5WaveOutCmpDownSelect,BPWM_OUTPUT_NOTHING,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPDCTL5_Msk,0x3<<26,BPWM_OUTPUT_NOTHING,0x0<<26
BPWM1,BPWM1CH5WaveOutCmpDownSelect,BPWM_OUTPUT_LOW,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPDCTL5_Msk,0x3<<26,BPWM_OUTPUT_LOW,0x1<<26
BPWM1,BPWM1CH5WaveOutCmpDownSelect,BPWM_OUTPUT_HIGH,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPDCTL5_Msk,0x3<<26,BPWM_OUTPUT_HIGH,0x2<<26
BPWM1,BPWM1CH5WaveOutCmpDownSelect,BPWM_OUTPUT_TOGGLE,BPWM1->WGCTL1,0x4005B000+0xB4,BPWM_WGCTL1_CMPDCTL5_Msk,0x3<<26,BPWM_OUTPUT_TOGGLE,0x3<<26
BPWM1,BPWM1CH5LoadModeSelect,0
BPWM1,BPWM1CH5LoadModeSelect,1,BPWM1->CTL0,0x4005B000+0x0,BPWM_CTL0_IMMLDEN5_Msk,0x1<<21,BPWM_CTL0_IMMLDEN5_Msk,0x1<<21
BPWM1,BPWM1CH5LoadModeSelect,2,BPWM1->CTL0,0x4005B000+0x0,BPWM_CTL0_CTRLD5_Msk,0x1<<5,BPWM_CTL0_CTRLD5_Msk,0x1<<5
BPWM1,BPWM1CH5otherOutputSelect,0
BPWM1,BPWM1CH5otherOutputSelect,1,BPWM1->MSKEN,0x4005B000+0xB8,BPWM_MSKEN_MSKEN5_Msk,0x1<<5,BPWM_MSKEN_MSKEN5_Msk,0x1<<5
BPWM1,BPWM1CH5otherOutputSelect,2,BPWM1->POLCTL,0x4005B000+0xD4,BPWM_POLCTL_PINV5_Msk,0x1<<5,BPWM_POLCTL_PINV5_Msk,0x1<<5
BPWM1,BPWM1CH5MaskDataSelect,0,BPWM1->MSK,0x4005B000+0xBC,BPWM_MSK_MSKDAT5_Msk,0x1<<5,0,0x0<<5
BPWM1,BPWM1CH5MaskDataSelect,1,BPWM1->MSK,0x4005B000+0xBC,BPWM_MSK_MSKDAT5_Msk,0x1<<5,BPWM_MSK_MSKDAT5_Msk,0x1<<5
BPWM1,UseBPWM1CH5TrigerEADCENBoolean,0
BPWM1,UseBPWM1CH5TrigerEADCENBoolean,1
BPWM1,UseBPWM1CH5TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_ZERO_POINT,BPWM1->EADCTS1,0x4005B000+0xFC,BPWM_EADCTS1_TRGEN5_Msk | BPWM_EADCTS1_TRGSEL5_Msk,0x8f<<8,BPWM_TRIGGER_ADC_EVEN_ZERO_POINT,0x80<<8
BPWM1,UseBPWM1CH5TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_PERIOD_POINT,BPWM1->EADCTS1,0x4005B000+0xFC,BPWM_EADCTS1_TRGEN5_Msk | BPWM_EADCTS1_TRGSEL5_Msk,0x8f<<8,BPWM_TRIGGER_ADC_EVEN_PERIOD_POINT,0x81<<8
BPWM1,UseBPWM1CH5TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,BPWM1->EADCTS1,0x4005B000+0xFC,BPWM_EADCTS1_TRGEN5_Msk | BPWM_EADCTS1_TRGSEL5_Msk,0x8f<<8,BPWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,0x82<<8
BPWM1,UseBPWM1CH5TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,BPWM1->EADCTS1,0x4005B000+0xFC,BPWM_EADCTS1_TRGEN5_Msk | BPWM_EADCTS1_TRGSEL5_Msk,0x8f<<8,BPWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,0x83<<8
BPWM1,UseBPWM1CH5TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,BPWM1->EADCTS1,0x4005B000+0xFC,BPWM_EADCTS1_TRGEN5_Msk | BPWM_EADCTS1_TRGSEL5_Msk,0x8f<<8,BPWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,0x84<<8
BPWM1,UseBPWM1CH5TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,BPWM1->EADCTS1,0x4005B000+0xFC,BPWM_EADCTS1_TRGEN5_Msk | BPWM_EADCTS1_TRGSEL5_Msk,0x8f<<8,BPWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,0x88<<8
BPWM1,UseBPWM1CH5TrigerEADCSrcSelect,BPWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,BPWM1->EADCTS1,0x4005B000+0xFC,BPWM_EADCTS1_TRGEN5_Msk | BPWM_EADCTS1_TRGSEL5_Msk,0x8f<<8,BPWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,0x89<<8
BPWM1,BPWM1CH5INTSelect,1,BPWM1->INTEN,0x4005B000+0xE0,BPWM_INTEN_ZIEN0_Msk,0x1<<0,BPWM_INTEN_ZIEN0_Msk,0x1<<0
BPWM1,BPWM1CH5INTSelect,2,BPWM1->INTEN,0x4005B000+0xE0,BPWM_INTEN_PIEN0_Msk,0x1<<8,BPWM_INTEN_PIEN0_Msk,0x1<<8
BPWM1,BPWM1CH5INTSelect,4,BPWM1->INTEN,0x4005B000+0xE0,BPWM_INTEN_CMPUIEN5_Msk,0x1<<21,BPWM_INTEN_CMPUIEN5_Msk,0x1<<21
BPWM1,BPWM1CH5INTSelect,8,BPWM1->INTEN,0x4005B000+0xE0,BPWM_INTEN_CMPDIEN5_Msk,0x1<<29,BPWM_INTEN_CMPDIEN5_Msk,0x1<<29
PWM0_CH0CH1,TagID,0
PWM0_CH0CH1,PWM0CH01FuncSelect,0
PWM0_CH0CH1,PWM0CH01FuncSelect,1,IP_BASE,0x4000C000,FMC->ISPCTL,0x00
PWM0_CH0CH1,PWM0CH01CapUnitTimeInterger,10,PWM0->CLKPSC[0],0x40058000+0x14,PWM_CLKPSC_CLKPSC_Msk,0xfff,10,0
PWM0_CH0CH1,PWM0CH01CapUnitTimeInterger,1000,PWM0->CLKPSC[0],0x40058000+0x14,PWM_CLKPSC_CLKPSC_Msk,0xfff,1000,47
PWM0_CH0CH1,PWM0CH01CapUnitTimeInterger,85000,PWM0->CLKPSC[0],0x40058000+0x14,PWM_CLKPSC_CLKPSC_Msk,0xfff,85000,0xfef
PWM0_CH0CH1,UsePWM0CH01PDMAENCapBoolean,0
PWM0_CH0CH1,UsePWM0CH01PDMAENCapBoolean,1
PWM0_CH0CH1,UsePWM0CH01CapPDMACHSel,0,PWM0->PDMACTL,0x40058000+0x23C,PWM_PDMACTL_CHSEL0_1_Msk,0x11,0,0x1
PWM0_CH0CH1,UsePWM0CH01CapPDMACHSel,1,PWM0->PDMACTL,0x40058000+0x23C,PWM_PDMACTL_CHSEL0_1_Msk,0x11,1,0x11
PWM0_CH0CH1,UsePWM0CH0CapPDMADataSel,PWM_CAPTURE_PDMA_RISING_LATCH,PWM0->PDMACTL,0x40058000+0x23C,PWM_PDMACTL_CAPMOD0_1_Msk,0x3<<1,PWM_CAPTURE_PDMA_RISING_LATCH,0x1<<1
PWM0_CH0CH1,UsePWM0CH0CapPDMADataSel,PWM_CAPTURE_PDMA_FALLING_LATCH,PWM0->PDMACTL,0x40058000+0x23C,PWM_PDMACTL_CAPMOD0_1_Msk,0x3<<1,PWM_CAPTURE_PDMA_FALLING_LATCH,0x2<<1
PWM0_CH0CH1,UsePWM0CH0CapPDMADataSel,PWM_CAPTURE_PDMA_RISING_FALLING_LATCH,PWM0->PDMACTL,0x40058000+0x23C,PWM_PDMACTL_CAPMOD0_1_Msk,0x3<<1,PWM_CAPTURE_PDMA_RISING_FALLING_LATCH,0x3<<1
PWM0_CH0CH1,UsePWM0CH0CapPDMAFirstSel,0,PWM0->PDMACTL,0x40058000+0x23C,PWM_PDMACTL_CAPORD0_1_Msk,0x1<<3,0,0x0<<3
PWM0_CH0CH1,UsePWM0CH0CapPDMAFirstSel,1,PWM0->PDMACTL,0x40058000+0x23C,PWM_PDMACTL_CAPORD0_1_Msk,0x1<<3,1,0x1<<3
PWM0_CH0CH1,UsePWM0CH0ENCapBoolean,0
PWM0_CH0CH1,UsePWM0CH0ENCapBoolean,1
PWM0_CH0CH1,UsePWM0CH0AdvanceCapBoolean,0
PWM0_CH0CH1,UsePWM0CH0AdvanceCapBoolean,1
PWM0_CH0CH1,UsePWM0CH0CapReloadMultiselect,PWM_CAPTURE_INT_RISING_LATCH,PWM0->CAPCTL,0x40058000+0x204,PWM_CAPCTL_FCRLDEN0_Msk|PWM_CAPCTL_RCRLDEN0_Msk,0x1<<16,PWM_CAPTURE_INT_RISING_LATCH,0x1<<16
PWM0_CH0CH1,UsePWM0CH0CapReloadMultiselect,PWM_CAPTURE_INT_FALLING_LATCH,PWM0->CAPCTL,0x40058000+0x204,PWM_CAPCTL_FCRLDEN0_Msk|PWM_CAPCTL_RCRLDEN0_Msk,0x100<<16,PWM_CAPTURE_INT_FALLING_LATCH,0x100<<16
PWM0_CH0CH1,UsePWM0CH0CapReloadMultiselect,PWM_CAPTURE_INT_RISING_LATCH|PWM_CAPTURE_INT_FALLING_LATCH,PWM0->CAPCTL,0x40058000+0x204,PWM_CAPCTL_FCRLDEN0_Msk|PWM_CAPCTL_RCRLDEN0_Msk,0x101<<16,PWM_CAPTURE_INT_RISING_LATCH|PWM_CAPTURE_INT_FALLING_LATCH,0x101<<16
PWM0_CH0CH1,PWM0CH0CapINTSelect,0
PWM0_CH0CH1,PWM0CH0CapINTSelect,1,PWM0->CAPIEN,0x40058000+0x250,0x101<<0,0x101<<0,1,0x1<<0
PWM0_CH0CH1,PWM0CH0CapINTSelect,2,PWM0->CAPIEN,0x40058000+0x250,0x101<<0,0x101<<0,2,0x100<<0
PWM0_CH0CH1,PWM0CH0CapINTSelect,3,PWM0->CAPIEN,0x40058000+0x250,0x101<<0,0x101<<0,3,0x101<<0
PWM0_CH0CH1,UsePWM0CH1ENCapBoolean,0
PWM0_CH0CH1,UsePWM0CH1ENCapBoolean,1
PWM0_CH0CH1,UsePWM0CH1AdvanceCapBoolean,0
PWM0_CH0CH1,UsePWM0CH1AdvanceCapBoolean,1
PWM0_CH0CH1,UsePWM0CH1CapReloadMultiselect,PWM_CAPTURE_INT_RISING_LATCH,PWM0->CAPCTL,0x40058000+0x204,PWM_CAPCTL_FCRLDEN1_Msk|PWM_CAPCTL_RCRLDEN1_Msk,0x1<<17,PWM_CAPTURE_INT_RISING_LATCH,0x1<<17
PWM0_CH0CH1,UsePWM0CH1CapReloadMultiselect,PWM_CAPTURE_INT_FALLING_LATCH,PWM0->CAPCTL,0x40058000+0x204,PWM_CAPCTL_FCRLDEN1_Msk|PWM_CAPCTL_RCRLDEN1_Msk,0x100<<17,PWM_CAPTURE_INT_FALLING_LATCH,0x100<<17
PWM0_CH0CH1,UsePWM0CH1CapReloadMultiselect,PWM_CAPTURE_INT_RISING_LATCH|PWM_CAPTURE_INT_FALLING_LATCH,PWM0->CAPCTL,0x40058000+0x204,PWM_CAPCTL_FCRLDEN1_Msk|PWM_CAPCTL_RCRLDEN1_Msk,0x101<<17,PWM_CAPTURE_INT_RISING_LATCH|PWM_CAPTURE_INT_FALLING_LATCH,0x101<<17
PWM0_CH0CH1,PWM0CH1CapINTSelect,0
PWM0_CH0CH1,PWM0CH1CapINTSelect,1,PWM0->CAPIEN,0x40058000+0x250,0x101<<1,0x101<<1,1,0x1<<1
PWM0_CH0CH1,PWM0CH1CapINTSelect,2,PWM0->CAPIEN,0x40058000+0x250,0x101<<1,0x101<<1,2,0x100<<1
PWM0_CH0CH1,PWM0CH1CapINTSelect,3,PWM0->CAPIEN,0x40058000+0x250,0x101<<1,0x101<<1,3,0x101<<1
PWM0_CH0CH1,PWM0CH01OutputFuncSetmode,0
PWM0_CH0CH1,PWM0CH01OutputFuncSetmode,1
PWM0_CH0CH1,PWM0CH01FREQInteger,1,PWM0->CLKPSC[0],0x40058000+0x14,PWM_CLKPSC_CLKPSC_Msk,0xfff,1,0x2DC
PWM0_CH0CH1,PWM0CH01FREQInteger,1,PWM0->PERIOD[0],0x40058000+0x30,PWM_PERIOD_PERIOD_Msk,0xffff,1,0xFFCB
PWM0_CH0CH1,PWM0CH01FREQInteger,1000,PWM0->CLKPSC[0],0x40058000+0x14,PWM_CLKPSC_CLKPSC_Msk,0xfff,1000,0x0
PWM0_CH0CH1,PWM0CH01FREQInteger,1000,PWM0->PERIOD[0],0x40058000+0x30,PWM_PERIOD_PERIOD_Msk,0xffff,1000,0xBB7F
PWM0_CH0CH1,PWM0CH01FREQInteger,24000000,PWM0->CLKPSC[0],0x40058000+0x14,PWM_CLKPSC_CLKPSC_Msk,0xfff,24000000,0x0
PWM0_CH0CH1,PWM0CH01FREQInteger,24000000,PWM0->PERIOD[0],0x40058000+0x30,PWM_PERIOD_PERIOD_Msk,0xffff,24000000,0x1
PWM0_CH0CH1,PWM0CH01CLKSRCSelect,PWM_CLKSRC_PWM_CLK,PWM0->CLKSRC,0x40058000+0x10,PWM_CLKSRC_ECLKSRC0_Msk,0x7<<0,PWM_CLKSRC_PWM_CLK,0x0
PWM0_CH0CH1,PWM0CH01CLKSRCSelect,PWM_CLKSRC_TIMER0,PWM0->CLKSRC,0x40058000+0x10,PWM_CLKSRC_ECLKSRC0_Msk,0x7<<0,PWM_CLKSRC_TIMER0,0x1
PWM0_CH0CH1,PWM0CH01CLKSRCSelect,PWM_CLKSRC_TIMER1,PWM0->CLKSRC,0x40058000+0x10,PWM_CLKSRC_ECLKSRC0_Msk,0x7<<0,PWM_CLKSRC_TIMER1,0x2
PWM0_CH0CH1,PWM0CH01CLKSRCSelect,PWM_CLKSRC_TIMER2,PWM0->CLKSRC,0x40058000+0x10,PWM_CLKSRC_ECLKSRC0_Msk,0x7<<0,PWM_CLKSRC_TIMER2,0x3
PWM0_CH0CH1,PWM0CH01CLKSRCSelect,PWM_CLKSRC_TIMER3,PWM0->CLKSRC,0x40058000+0x10,PWM_CLKSRC_ECLKSRC0_Msk,0x7<<0,PWM_CLKSRC_TIMER3,0x4
PWM0_CH0CH1,PWM0CH01CNTTypeSelect,PWM_UP_COUNTER,PWM0->CTL1,0x40058000+0x4,PWM_CTL1_CNTTYPE0_Msk,0x3<<0,PWM_UP_COUNTER,0x0
PWM0_CH0CH1,PWM0CH01CNTTypeSelect,PWM_DOWN_COUNTER,PWM0->CTL1,0x40058000+0x4,PWM_CTL1_CNTTYPE0_Msk,0x3<<0,PWM_DOWN_COUNTER,0x1
PWM0_CH0CH1,PWM0CH01CNTTypeSelect,PWM_UP_DOWN_COUNTER,PWM0->CTL1,0x40058000+0x4,PWM_CTL1_CNTTYPE0_Msk,0x3<<0,PWM_UP_DOWN_COUNTER,0x2
PWM0_CH0CH1,PWM0CH01PrescalerInteger,0,PWM0->CLKPSC[0],0x40058000+0x14,PWM_CLKPSC_CLKPSC_Msk,0xfff,0,0
PWM0_CH0CH1,PWM0CH01PrescalerInteger,10,PWM0->CLKPSC[0],0x40058000+0x14,PWM_CLKPSC_CLKPSC_Msk,0xfff,10,10
PWM0_CH0CH1,PWM0CH01PrescalerInteger,4095,PWM0->CLKPSC[0],0x40058000+0x14,PWM_CLKPSC_CLKPSC_Msk,0xfff,4095,4095
PWM0_CH0CH1,PWM0CH01PeriodInteger,0,PWM0->PERIOD[0],0x40058000+0x30,PWM_PERIOD_PERIOD_Msk,0xffff,0,0
PWM0_CH0CH1,PWM0CH01PeriodInteger,1000,PWM0->PERIOD[0],0x40058000+0x30,PWM_PERIOD_PERIOD_Msk,0xffff,1000,1000
PWM0_CH0CH1,PWM0CH01PeriodInteger,65535,PWM0->PERIOD[0],0x40058000+0x30,PWM_PERIOD_PERIOD_Msk,0xffff,65535,65535
PWM0_CH0CH1,UsePWM0CH01SyncStartENBoolean,0
PWM0_CH0CH1,UsePWM0CH01SyncStartENBoolean,1
PWM0_CH0CH1,UsePWM0CH01SyncStartSrcSelect,PWM_SSCTL_SSRC_PWM0,PWM0->SSCTL,0x40058000+0x110,PWM_SSCTL_SSRC_Msk | PWM_SSCTL_SSEN0_Msk,0x301<<0,PWM_SSCTL_SSRC_PWM0,0x1<<0
PWM0_CH0CH1,UsePWM0CH01SyncStartSrcSelect,PWM_SSCTL_SSRC_PWM1,PWM0->SSCTL,0x40058000+0x110,PWM_SSCTL_SSRC_Msk | PWM_SSCTL_SSEN0_Msk,0x301<<0,PWM_SSCTL_SSRC_PWM1,0x101<<0
PWM0_CH0CH1,UsePWM0CH01SyncStartSrcSelect,PWM_SSCTL_SSRC_BPWM0,PWM0->SSCTL,0x40058000+0x110,PWM_SSCTL_SSRC_Msk | PWM_SSCTL_SSEN0_Msk,0x301<<0,PWM_SSCTL_SSRC_BPWM0,0x201<<0
PWM0_CH0CH1,UsePWM0CH01SyncStartSrcSelect,PWM_SSCTL_SSRC_BPWM1,PWM0->SSCTL,0x40058000+0x110,PWM_SSCTL_SSRC_Msk | PWM_SSCTL_SSEN0_Msk,0x301<<0,PWM_SSCTL_SSRC_BPWM1,0x301<<0
PWM0_CH0CH1,UsePWM0CH01ComplemataryENBoolean,0
PWM0_CH0CH1,UsePWM0CH01ComplemataryENBoolean,1,PWM0->CTL1,0x40058000+0x4,PWM_CTL1_OUTMODE0_Msk,0x1<<24,PWM_CTL1_OUTMODE0_Msk,0x1<<24
PWM0_CH0CH1,UsePWM0CH01DeadtimeENBoolean,0
PWM0_CH0CH1,UsePWM0CH01DeadtimeENBoolean,1
PWM0_CH0CH1,PWM0CH01DeadtimeCNTInteger,0,PWM0->DTCTL[0],0x40058000+0x70,PWM_DTCTL0_1_DTEN_Msk | PWM_DTCTL0_1_DTCNT_Msk,0x10fff,0,0x10000
PWM0_CH0CH1,PWM0CH01DeadtimeCNTInteger,10,PWM0->DTCTL[0],0x40058000+0x70,PWM_DTCTL0_1_DTEN_Msk | PWM_DTCTL0_1_DTCNT_Msk,0x10fff,10,0x1000A
PWM0_CH0CH1,PWM0CH01DeadtimeCNTInteger,4095,PWM0->DTCTL[0],0x40058000+0x70,PWM_DTCTL0_1_DTEN_Msk | PWM_DTCTL0_1_DTCNT_Msk,0x10fff,4095,0x10FFF
PWM0_CH0CH1,PWM0CH01DeadtimeCLKSRCSelect,0,PWM0->DTCTL[0],0x40058000+0x70,PWM_DTCTL_DTCKSEL_Msk,0x1<<24,0,0x0<<24
PWM0_CH0CH1,PWM0CH01DeadtimeCLKSRCSelect,1,PWM0->DTCTL[0],0x40058000+0x70,PWM_DTCTL_DTCKSEL_Msk,0x1<<24,PWM_DTCTL_DTCKSEL_Msk,0x1<<24
PWM0_CH0CH1,UsePWM0CH01BrakeENBoolean,0
PWM0_CH0CH1,UsePWM0CH01BrakeENBoolean,1
PWM0_CH0CH1,PWM0CH01BrakeSRCMultiselect,PWM_FB_EDGE_BKP0,PWM0->BRKCTL[0],0x40058000+0xC8,PWM_BRKCTL_BRKP0EEN_Msk,0x1<<4,PWM_FB_EDGE_BKP0,0x1<<4
PWM0_CH0CH1,PWM0CH01BrakeSRCMultiselect,PWM_FB_EDGE_BKP1,PWM0->BRKCTL[0],0x40058000+0xC8,PWM_BRKCTL_BRKP1EEN_Msk,0x1<<5,PWM_FB_EDGE_BKP1,0x1<<5
PWM0_CH0CH1,PWM0CH01BrakeSRCMultiselect,PWM_FB_EDGE_ACMP0,PWM0->BRKCTL[0],0x40058000+0xC8,PWM_BRKCTL_CPO0EBEN_Msk,0x1<<0,PWM_FB_EDGE_ACMP0,0x1<<0
PWM0_CH0CH1,PWM0CH01BrakeSRCMultiselect,PWM_FB_EDGE_ACMP1,PWM0->BRKCTL[0],0x40058000+0xC8,PWM_BRKCTL_CPO1EBEN_Msk,0x1<<1,PWM_FB_EDGE_ACMP1,0x1<<1
PWM0_CH0CH1,PWM0CH01BrakeSRCMultiselect,0x180,PWM0->BRKCTL[0],0x40058000+0xC8,PWM_BRKCTL_SYSEBEN_Msk,0x1<<7,0x180,0x1<<7
PWM0_CH0CH1,PWM0CH01BrakeSRCMultiselect,0x180,PWM0->FAILBRK,0x40058000+0xC4,0xB,0xB,0x180,0x1
PWM0_CH0CH1,PWM0CH01BrakeSRCMultiselect,0x280,PWM0->BRKCTL[0],0x40058000+0xC8,PWM_BRKCTL_SYSEBEN_Msk,0x1<<7,0x280,0x1<<7
PWM0_CH0CH1,PWM0CH01BrakeSRCMultiselect,0x280,PWM0->FAILBRK,0x40058000+0xC4,0xB,0xB,0x280,0x2
PWM0_CH0CH1,PWM0CH01BrakeSRCMultiselect,0x880,PWM0->BRKCTL[0],0x40058000+0xC8,PWM_BRKCTL_SYSEBEN_Msk,0x1<<7,0x880,0x1<<7
PWM0_CH0CH1,PWM0CH01BrakeSRCMultiselect,0x880,PWM0->FAILBRK,0x40058000+0xC4,0xB,0xB,0x880,0x8
PWM0_CH0CH1,PWM0CH01BrakedetecttypeSelect,PWM_FB_EDGE,PWM0->BRKCTL[0],0x40058000+0xC8
PWM0_CH0CH1,PWM0CH01BrakedetecttypeSelect,PWM_FB_LEVEL,PWM0->BRKCTL[0],0x40058000+0xC8
PWM0_CH0CH1,PWM0CH01BrakefiltetEnBoolen,0
PWM0_CH0CH1,PWM0CH01BrakefiltetEnBoolen,1
PWM0_CH0CH1,PWM0CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_1,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_1,0x0<<1
PWM0_CH0CH1,PWM0CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_1,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_1,0x0<<9
PWM0_CH0CH1,PWM0CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_2,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_2,0x1<<1
PWM0_CH0CH1,PWM0CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_2,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_2,0x1<<9
PWM0_CH0CH1,PWM0CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_4,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_4,0x2<<1
PWM0_CH0CH1,PWM0CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_4,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_4,0x2<<9
PWM0_CH0CH1,PWM0CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_8,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_8,0x3<<1
PWM0_CH0CH1,PWM0CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_8,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_8,0x3<<9
PWM0_CH0CH1,PWM0CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_16,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_16,0x4<<1
PWM0_CH0CH1,PWM0CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_16,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_16,0x4<<9
PWM0_CH0CH1,PWM0CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_32,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_32,0x5<<1
PWM0_CH0CH1,PWM0CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_32,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_32,0x5<<9
PWM0_CH0CH1,PWM0CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_64,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_64,0x6<<1
PWM0_CH0CH1,PWM0CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_64,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_64,0x6<<9
PWM0_CH0CH1,PWM0CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_128,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_128,0x7<<1
PWM0_CH0CH1,PWM0CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_128,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_128,0x7<<9
PWM0_CH0CH1,PWM0CH01BrakefilterCNTINT,0,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK0FEN_Msk | PWM_BNF_BRK0NFCNT_Msk,0x71<<0,0,0x1<<0
PWM0_CH0CH1,PWM0CH01BrakefilterCNTINT,0,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1FEN_Msk | PWM_BNF_BRK1FCNT_Msk,0x71<<8,0,0x1<<8
PWM0_CH0CH1,PWM0CH01BrakefilterCNTINT,7,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK0FEN_Msk | PWM_BNF_BRK0NFCNT_Msk,0x71<<0,7,0x71<<0
PWM0_CH0CH1,PWM0CH01BrakefilterCNTINT,7,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1FEN_Msk | PWM_BNF_BRK1FCNT_Msk,0x71<<8,7,0x71<<8
PWM0_CH0CH1,PWM0CH01BrakepininvEn,0,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1PINV_Msk,0x1<<15,0,0x0<<15
PWM0_CH0CH1,PWM0CH01BrakepininvEn,1,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1PINV_Msk,0x1<<15,PWM_BNF_BRK1PINV_Msk,0x1<<15
PWM0_CH0CH1,PWM0CH0BrakeActionSelect,0,PWM0->BRKCTL[0],0x40058000+0xC8,PWM_BRKCTL_BRKAEVEN_Msk,0x3<<16,0,0x0<<16
PWM0_CH0CH1,PWM0CH0BrakeActionSelect,1,PWM0->BRKCTL[0],0x40058000+0xC8,PWM_BRKCTL_BRKAEVEN_Msk,0x3<<16,1,0x1<<16
PWM0_CH0CH1,PWM0CH0BrakeActionSelect,2,PWM0->BRKCTL[0],0x40058000+0xC8,PWM_BRKCTL_BRKAEVEN_Msk,0x3<<16,2,0x2<<16
PWM0_CH0CH1,PWM0CH0BrakeActionSelect,3,PWM0->BRKCTL[0],0x40058000+0xC8,PWM_BRKCTL_BRKAEVEN_Msk,0x3<<16,3,0x3<<16
PWM0_CH0CH1,PWM0CH1BrakeActionSelect,0,PWM0->BRKCTL[0],0x40058000+0xC8,PWM_BRKCTL_BRKAODD_Msk,0x3<<18,0,0x0<<18
PWM0_CH0CH1,PWM0CH1BrakeActionSelect,1,PWM0->BRKCTL[0],0x40058000+0xC8,PWM_BRKCTL_BRKAODD_Msk,0x3<<18,1,0x1<<18
PWM0_CH0CH1,PWM0CH1BrakeActionSelect,2,PWM0->BRKCTL[0],0x40058000+0xC8,PWM_BRKCTL_BRKAODD_Msk,0x3<<18,2,0x2<<18
PWM0_CH0CH1,PWM0CH1BrakeActionSelect,3,PWM0->BRKCTL[0],0x40058000+0xC8,PWM_BRKCTL_BRKAODD_Msk,0x3<<18,3,0x3<<18
PWM0_CH0CH1,UsePWM0CH0ENBoolean,0
PWM0_CH0CH1,UsePWM0CH0ENBoolean,1
PWM0_CH0CH1,UsePWM0CH0AdvanceBoolean,0
PWM0_CH0CH1,UsePWM0CH0AdvanceBoolean,1
PWM0_CH0CH1,PWM0CH0DUTYInteger,0,PWM0->CMPDAT[0],0x40058000+0x50,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
PWM0_CH0CH1,PWM0CH0DUTYInteger,10,PWM0->CMPDAT[0],0x40058000+0x50,PWM_CMPDAT_CMPDAT_Msk,0xffff,10,0x12c0
PWM0_CH0CH1,PWM0CH0DUTYInteger,100,PWM0->CMPDAT[0],0x40058000+0x50,PWM_CMPDAT_CMPDAT_Msk,0xffff,100,0xbb7f
PWM0_CH0CH1,PWM0CH0CmpdataInteger,0,PWM0->CMPDAT[0],0x40058000+0x50,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
PWM0_CH0CH1,PWM0CH0CmpdataInteger,1000,PWM0->CMPDAT[0],0x40058000+0x50,PWM_CMPDAT_CMPDAT_Msk,0xffff,1000,1000
PWM0_CH0CH1,PWM0CH0CmpdataInteger,65535,PWM0->CMPDAT[0],0x40058000+0x50,PWM_CMPDAT_CMPDAT_Msk,0xffff,65535,65535
PWM0_CH0CH1,PWM0CH0WaveOutPeriodSelect,PWM_OUTPUT_NOTHING,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_PRDPCTL0_Msk,0x3<<16,PWM_OUTPUT_NOTHING,0x0<<16
PWM0_CH0CH1,PWM0CH0WaveOutPeriodSelect,PWM_OUTPUT_LOW,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_PRDPCTL0_Msk,0x3<<16,PWM_OUTPUT_LOW,0x1<<16
PWM0_CH0CH1,PWM0CH0WaveOutPeriodSelect,PWM_OUTPUT_HIGH,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_PRDPCTL0_Msk,0x3<<16,PWM_OUTPUT_HIGH,0x2<<16
PWM0_CH0CH1,PWM0CH0WaveOutPeriodSelect,PWM_OUTPUT_TOGGLE,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_PRDPCTL0_Msk,0x3<<16,PWM_OUTPUT_TOGGLE,0x3<<16
PWM0_CH0CH1,PWM0CH0WaveOutZeroSelect,PWM_OUTPUT_NOTHING,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_ZPCTL0_Msk,0x3<<0,PWM_OUTPUT_NOTHING,0x0<<0
PWM0_CH0CH1,PWM0CH0WaveOutZeroSelect,PWM_OUTPUT_LOW,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_ZPCTL0_Msk,0x3<<0,PWM_OUTPUT_LOW,0x1<<0
PWM0_CH0CH1,PWM0CH0WaveOutZeroSelect,PWM_OUTPUT_HIGH,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_ZPCTL0_Msk,0x3<<0,PWM_OUTPUT_HIGH,0x2<<0
PWM0_CH0CH1,PWM0CH0WaveOutZeroSelect,PWM_OUTPUT_TOGGLE,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_ZPCTL0_Msk,0x3<<0,PWM_OUTPUT_TOGGLE,0x3<<0
PWM0_CH0CH1,PWM0CH0WaveOutCmpUpSelect,PWM_OUTPUT_NOTHING,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPUCTL0_Msk,0x3<<0,PWM_OUTPUT_NOTHING,0x0<<0
PWM0_CH0CH1,PWM0CH0WaveOutCmpUpSelect,PWM_OUTPUT_LOW,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPUCTL0_Msk,0x3<<0,PWM_OUTPUT_LOW,0x1<<0
PWM0_CH0CH1,PWM0CH0WaveOutCmpUpSelect,PWM_OUTPUT_HIGH,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPUCTL0_Msk,0x3<<0,PWM_OUTPUT_HIGH,0x2<<0
PWM0_CH0CH1,PWM0CH0WaveOutCmpUpSelect,PWM_OUTPUT_TOGGLE,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPUCTL0_Msk,0x3<<0,PWM_OUTPUT_TOGGLE,0x3<<0
PWM0_CH0CH1,PWM0CH0WaveOutCmpDownSelect,PWM_OUTPUT_NOTHING,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPDCTL0_Msk,0x3<<16,PWM_OUTPUT_NOTHING,0x0<<16
PWM0_CH0CH1,PWM0CH0WaveOutCmpDownSelect,PWM_OUTPUT_LOW,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPDCTL0_Msk,0x3<<16,PWM_OUTPUT_LOW,0x1<<16
PWM0_CH0CH1,PWM0CH0WaveOutCmpDownSelect,PWM_OUTPUT_HIGH,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPDCTL0_Msk,0x3<<16,PWM_OUTPUT_HIGH,0x2<<16
PWM0_CH0CH1,PWM0CH0WaveOutCmpDownSelect,PWM_OUTPUT_TOGGLE,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPDCTL0_Msk,0x3<<16,PWM_OUTPUT_TOGGLE,0x3<<16
PWM0_CH0CH1,PWM0CH0LoadModeSelect,0
PWM0_CH0CH1,PWM0CH0LoadModeSelect,1,PWM0->CTL0,0x40058000+0x0,PWM_CTL0_IMMLDEN0_Msk,0x1<<16,BPWM_CTL0_IMMLDEN0_Msk,0x1<<16
PWM0_CH0CH1,PWM0CH0LoadModeSelect,2,PWM0->CTL0,0x40058000+0x0,PWM_CTL0_CTRLD0_Msk,0x1<<0,BPWM_CTL0_CTRLD0_Msk,0x1<<0
PWM0_CH0CH1,PWM0CH0otherOutputSelect,0
PWM0_CH0CH1,PWM0CH0otherOutputSelect,1,PWM0->MSKEN,0x40058000+0xB8,PWM_MSKEN_MSKEN0_Msk,0x1<<0,PWM_MSKEN_MSKEN0_Msk,0x1<<0
PWM0_CH0CH1,PWM0CH0otherOutputSelect,2,PWM0->POLCTL,0x40058000+0xD4,PWM_POLCTL_PINV0_Msk,0x1<<0,PWM_POLCTL_PINV0_Msk,0x1<<0
PWM0_CH0CH1,PWM0CH0MaskDataSelect,0,PWM0->MSK,0x40058000+0xBC,PWM_MSK_MSKDAT0_Msk,0x1<<0,0,0x0<<0
PWM0_CH0CH1,PWM0CH0MaskDataSelect,1,PWM0->MSK,0x40058000+0xBC,PWM_MSK_MSKDAT0_Msk,0x1<<0,PWM_MSK_MSKDAT0_Msk,0x1<<0
PWM0_CH0CH1,UsePWM0CH0TrigerEADCENBoolean,0
PWM0_CH0CH1,UsePWM0CH0TrigerEADCENBoolean,1
PWM0_CH0CH1,UsePWM0CH0TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_ZERO_POINT,PWM0->EADCTS0,0x40058000+0xF8,PWM_EADCTS0_TRGEN0_Msk | PWM_EADCTS0_TRGSEL0_Msk,0x8f<<0,PWM_TRIGGER_ADC_EVEN_ZERO_POINT,0x80<<0
PWM0_CH0CH1,UsePWM0CH0TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_PERIOD_POINT,PWM0->EADCTS0,0x40058000+0xF8,PWM_EADCTS0_TRGEN0_Msk | PWM_EADCTS0_TRGSEL0_Msk,0x8f<<0,PWM_TRIGGER_ADC_EVEN_PERIOD_POINT,0x81<<0
PWM0_CH0CH1,UsePWM0CH0TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,PWM0->EADCTS0,0x40058000+0xF8,PWM_EADCTS0_TRGEN0_Msk | PWM_EADCTS0_TRGSEL0_Msk,0x8f<<0,PWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,0x82<<0
PWM0_CH0CH1,UsePWM0CH0TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,PWM0->EADCTS0,0x40058000+0xF8,PWM_EADCTS0_TRGEN0_Msk | PWM_EADCTS0_TRGSEL0_Msk,0x8f<<0,PWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,0x83<<0
PWM0_CH0CH1,UsePWM0CH0TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,PWM0->EADCTS0,0x40058000+0xF8,PWM_EADCTS0_TRGEN0_Msk | PWM_EADCTS0_TRGSEL0_Msk,0x8f<<0,PWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,0x84<<0
PWM0_CH0CH1,UsePWM0CH0TrigerEADCSrcSelect,PWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,PWM0->EADCTS0,0x40058000+0xF8,PWM_EADCTS0_TRGEN0_Msk | PWM_EADCTS0_TRGSEL0_Msk,0x8f<<0,PWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,0x88<<0
PWM0_CH0CH1,UsePWM0CH0TrigerEADCSrcSelect,PWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,PWM0->EADCTS0,0x40058000+0xF8,PWM_EADCTS0_TRGEN0_Msk | PWM_EADCTS0_TRGSEL0_Msk,0x8f<<0,PWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,0x89<<0
PWM0_CH0CH1,PWM0CH0INTSelect,1,PWM0->INTEN0,0x40058000+0xE0,PWM_INTEN0_ZIEN0_Msk,0x1<<0,PWM_INTEN0_ZIEN0_Msk,0x1<<0
PWM0_CH0CH1,PWM0CH0INTSelect,2,PWM0->INTEN0,0x40058000+0xE0,PWM_INTEN0_PIEN0_Msk,0x1<<8,PWM_INTEN0_PIEN0_Msk,0x1<<8
PWM0_CH0CH1,PWM0CH0INTSelect,4,PWM0->INTEN0,0x40058000+0xE0,PWM_INTEN0_CMPUIEN0_Msk,0x1<<16,PWM_INTEN0_CMPUIEN0_Msk,0x1<<16
PWM0_CH0CH1,PWM0CH0INTSelect,8,PWM0->INTEN0,0x40058000+0xE0,PWM_INTEN0_CMPDIEN0_Msk,0x1<<24,PWM_INTEN0_CMPDIEN0_Msk,0x1<<24
PWM0_CH0CH1,PWM0CH0INTSelect,16,PWM0->INTEN1,0x40058000+0xE4,PWM_INTEN1_BRKEIEN0_1_Msk,0x1,PWM_INTEN1_BRKEIEN0_1_Msk,0x1
PWM0_CH0CH1,UsePWM0CH1ENBoolean,0
PWM0_CH0CH1,UsePWM0CH1ENBoolean,1
PWM0_CH0CH1,UsePWM0CH1AdvanceBoolean,0
PWM0_CH0CH1,UsePWM0CH1AdvanceBoolean,1
PWM0_CH0CH1,PWM0CH1DUTYInteger,0,PWM0->CMPDAT[1],0x40058000+0x54,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
PWM0_CH0CH1,PWM0CH1DUTYInteger,10,PWM0->CMPDAT[1],0x40058000+0x54,PWM_CMPDAT_CMPDAT_Msk,0xffff,10,0x12c0
PWM0_CH0CH1,PWM0CH1DUTYInteger,100,PWM0->CMPDAT[1],0x40058000+0x54,PWM_CMPDAT_CMPDAT_Msk,0xffff,100,0xbb7f
PWM0_CH0CH1,PWM0CH1CmpdataInteger,0,PWM0->CMPDAT[1],0x40058000+0x54,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
PWM0_CH0CH1,PWM0CH1CmpdataInteger,1000,PWM0->CMPDAT[1],0x40058000+0x54,PWM_CMPDAT_CMPDAT_Msk,0xffff,1000,1000
PWM0_CH0CH1,PWM0CH1CmpdataInteger,65535,PWM0->CMPDAT[1],0x40058000+0x54,PWM_CMPDAT_CMPDAT_Msk,0xffff,65535,65535
PWM0_CH0CH1,PWM0CH1WaveOutPeriodSelect,PWM_OUTPUT_NOTHING,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_PRDPCTL1_Msk,0x3<<18,PWM_OUTPUT_NOTHING,0x0<<18
PWM0_CH0CH1,PWM0CH1WaveOutPeriodSelect,PWM_OUTPUT_LOW,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_PRDPCTL1_Msk,0x3<<18,PWM_OUTPUT_LOW,0x1<<18
PWM0_CH0CH1,PWM0CH1WaveOutPeriodSelect,PWM_OUTPUT_HIGH,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_PRDPCTL1_Msk,0x3<<18,PWM_OUTPUT_HIGH,0x2<<18
PWM0_CH0CH1,PWM0CH1WaveOutPeriodSelect,PWM_OUTPUT_TOGGLE,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_PRDPCTL1_Msk,0x3<<18,PWM_OUTPUT_TOGGLE,0x3<<18
PWM0_CH0CH1,PWM0CH1WaveOutZeroSelect,PWM_OUTPUT_NOTHING,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_ZPCTL1_Msk,0x3<<2,PWM_OUTPUT_NOTHING,0x0<<2
PWM0_CH0CH1,PWM0CH1WaveOutZeroSelect,PWM_OUTPUT_LOW,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_ZPCTL1_Msk,0x3<<2,PWM_OUTPUT_LOW,0x1<<2
PWM0_CH0CH1,PWM0CH1WaveOutZeroSelect,PWM_OUTPUT_HIGH,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_ZPCTL1_Msk,0x3<<2,PWM_OUTPUT_HIGH,0x2<<2
PWM0_CH0CH1,PWM0CH1WaveOutZeroSelect,PWM_OUTPUT_TOGGLE,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_ZPCTL1_Msk,0x3<<2,PWM_OUTPUT_TOGGLE,0x3<<2
PWM0_CH0CH1,PWM0CH1WaveOutCmpUpSelect,PWM_OUTPUT_NOTHING,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPUCTL1_Msk,0x3<<2,PWM_OUTPUT_NOTHING,0x0<<2
PWM0_CH0CH1,PWM0CH1WaveOutCmpUpSelect,PWM_OUTPUT_LOW,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPUCTL1_Msk,0x3<<2,PWM_OUTPUT_LOW,0x1<<2
PWM0_CH0CH1,PWM0CH1WaveOutCmpUpSelect,PWM_OUTPUT_HIGH,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPUCTL1_Msk,0x3<<2,PWM_OUTPUT_HIGH,0x2<<2
PWM0_CH0CH1,PWM0CH1WaveOutCmpUpSelect,PWM_OUTPUT_TOGGLE,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPUCTL1_Msk,0x3<<2,PWM_OUTPUT_TOGGLE,0x3<<2
PWM0_CH0CH1,PWM0CH1WaveOutCmpDownSelect,PWM_OUTPUT_NOTHING,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPDCTL1_Msk,0x3<<18,PWM_OUTPUT_NOTHING,0x0<<18
PWM0_CH0CH1,PWM0CH1WaveOutCmpDownSelect,PWM_OUTPUT_LOW,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPDCTL1_Msk,0x3<<18,PWM_OUTPUT_LOW,0x1<<18
PWM0_CH0CH1,PWM0CH1WaveOutCmpDownSelect,PWM_OUTPUT_HIGH,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPDCTL1_Msk,0x3<<18,PWM_OUTPUT_HIGH,0x2<<18
PWM0_CH0CH1,PWM0CH1WaveOutCmpDownSelect,PWM_OUTPUT_TOGGLE,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPDCTL1_Msk,0x3<<18,PWM_OUTPUT_TOGGLE,0x3<<18
PWM0_CH0CH1,PWM0CH1LoadModeSelect,0
PWM0_CH0CH1,PWM0CH1LoadModeSelect,1,PWM0->CTL0,0x40058000+0x0,PWM_CTL0_IMMLDEN1_Msk,0x1<<17,PWM_CTL0_IMMLDEN1_Msk,0x1<<17
PWM0_CH0CH1,PWM0CH1LoadModeSelect,2,PWM0->CTL0,0x40058000+0x0,PWM_CTL0_CTRLD1_Msk,0x1<<1,PWM_CTL0_CTRLD1_Msk,0x1<<1
PWM0_CH0CH1,PWM0CH1otherOutputSelect,0
PWM0_CH0CH1,PWM0CH1otherOutputSelect,1,PWM0->MSKEN,0x40058000+0xB8,PWM_MSKEN_MSKEN1_Msk,0x1<<1,PWM_MSKEN_MSKEN1_Msk,0x1<<1
PWM0_CH0CH1,PWM0CH1otherOutputSelect,2,PWM0->POLCTL,0x40058000+0xD4,PWM_POLCTL_PINV1_Msk,0x1<<1,PWM_POLCTL_PINV1_Msk,0x1<<1
PWM0_CH0CH1,PWM0CH1MaskDataSelect,0,PWM0->MSK,0x40058000+0xBC,PWM_MSK_MSKDAT1_Msk,0x1<<1,0,0x0<<1
PWM0_CH0CH1,PWM0CH1MaskDataSelect,1,PWM0->MSK,0x40058000+0xBC,PWM_MSK_MSKDAT1_Msk,0x1<<1,PWM_MSK_MSKDAT1_Msk,0x1<<1
PWM0_CH0CH1,UsePWM0CH1TrigerEADCENBoolean,0
PWM0_CH0CH1,UsePWM0CH1TrigerEADCENBoolean,1
PWM0_CH0CH1,UsePWM0CH1TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_ZERO_POINT,PWM0->EADCTS0,0x40058000+0xF8,PWM_EADCTS0_TRGEN1_Msk | PWM_EADCTS0_TRGSEL1_Msk,0x8f<<8,PWM_TRIGGER_ADC_EVEN_ZERO_POINT,0x80<<8
PWM0_CH0CH1,UsePWM0CH1TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_PERIOD_POINT,PWM0->EADCTS0,0x40058000+0xF8,PWM_EADCTS0_TRGEN1_Msk | PWM_EADCTS0_TRGSEL1_Msk,0x8f<<8,PWM_TRIGGER_ADC_EVEN_PERIOD_POINT,0x81<<8
PWM0_CH0CH1,UsePWM0CH1TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,PWM0->EADCTS0,0x40058000+0xF8,PWM_EADCTS0_TRGEN1_Msk | PWM_EADCTS0_TRGSEL1_Msk,0x8f<<8,PWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,0x82<<8
PWM0_CH0CH1,UsePWM0CH1TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,PWM0->EADCTS0,0x40058000+0xF8,PWM_EADCTS0_TRGEN1_Msk | PWM_EADCTS0_TRGSEL1_Msk,0x8f<<8,PWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,0x83<<8
PWM0_CH0CH1,UsePWM0CH1TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,PWM0->EADCTS0,0x40058000+0xF8,PWM_EADCTS0_TRGEN1_Msk | PWM_EADCTS0_TRGSEL1_Msk,0x8f<<8,PWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,0x84<<8
PWM0_CH0CH1,UsePWM0CH1TrigerEADCSrcSelect,PWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,PWM0->EADCTS0,0x40058000+0xF8,PWM_EADCTS0_TRGEN1_Msk | PWM_EADCTS0_TRGSEL1_Msk,0x8f<<8,PWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,0x88<<8
PWM0_CH0CH1,UsePWM0CH1TrigerEADCSrcSelect,PWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,PWM0->EADCTS0,0x40058000+0xF8,PWM_EADCTS0_TRGEN1_Msk | PWM_EADCTS0_TRGSEL1_Msk,0x8f<<8,PWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,0x89<<8
PWM0_CH0CH1,PWM0CH1INTSelect,1,PWM0->INTEN0,0x40058000+0xE0,PWM_INTEN_ZIEN0_Msk,0x1<<0,PWM_INTEN_ZIEN0_Msk,0x1<<0
PWM0_CH0CH1,PWM0CH1INTSelect,2,PWM0->INTEN0,0x40058000+0xE0,PWM_INTEN_PIEN0_Msk,0x1<<8,PWM_INTEN_PIEN0_Msk,0x1<<8
PWM0_CH0CH1,PWM0CH1INTSelect,4,PWM0->INTEN0,0x40058000+0xE0,PWM_INTEN_CMPUIEN1_Msk,0x1<<17,PWM_INTEN_CMPUIEN1_Msk,0x1<<17
PWM0_CH0CH1,PWM0CH1INTSelect,8,PWM0->INTEN0,0x40058000+0xE0,PWM_INTEN_CMPDIEN1_Msk,0x1<<25,PWM_INTEN_CMPDIEN1_Msk,0x1<<25
PWM0_CH0CH1,PWM0CH1INTSelect,16,PWM0->INTEN1,0x40058000+0xE4,PWM_INTEN1_BRKEIEN0_1_Msk,0x1,PWM_INTEN1_BRKEIEN0_1_Msk,0x1
PWM0_CH2CH3,TagID,0
PWM0_CH2CH3,PWM0CH23FuncSelect,0
PWM0_CH2CH3,PWM0CH23FuncSelect,1,IP_BASE,0x4000C000,FMC->ISPCTL,0x00
PWM0_CH2CH3,PWM0CH23CapUnitTimeInterger,10,PWM0->CLKPSC[1],0x40058000+0x18,PWM_CLKPSC_CLKPSC_Msk,0xfff,10,0
PWM0_CH2CH3,PWM0CH23CapUnitTimeInterger,1000,PWM0->CLKPSC[1],0x40058000+0x18,PWM_CLKPSC_CLKPSC_Msk,0xfff,1000,47
PWM0_CH2CH3,PWM0CH23CapUnitTimeInterger,85000,PWM0->CLKPSC[1],0x40058000+0x18,PWM_CLKPSC_CLKPSC_Msk,0xfff,85000,0xfef
PWM0_CH2CH3,UsePWM0CH23PDMAENCapBoolean,0
PWM0_CH2CH3,UsePWM0CH23PDMAENCapBoolean,1
PWM0_CH2CH3,UsePWM0CH23CapPDMACHSel,2,PWM0->PDMACTL,0x40058000+0x23C,PWM_PDMACTL_CHSEL2_3_Msk,0x11<<8,2,0x1<<8
PWM0_CH2CH3,UsePWM0CH23CapPDMACHSel,3,PWM0->PDMACTL,0x40058000+0x23C,PWM_PDMACTL_CHSEL2_3_Msk,0x11<<8,3,0x11<<8
PWM0_CH2CH3,UsePWM0CH2CapPDMADataSel,PWM_CAPTURE_PDMA_RISING_LATCH,PWM0->PDMACTL,0x40058000+0x23C,PWM_PDMACTL_CAPMOD2_3_Msk,0x3<<9,PWM_CAPTURE_PDMA_RISING_LATCH,0x1<<9
PWM0_CH2CH3,UsePWM0CH2CapPDMADataSel,PWM_CAPTURE_PDMA_FALLING_LATCH,PWM0->PDMACTL,0x40058000+0x23C,PWM_PDMACTL_CAPMOD2_3_Msk,0x3<<9,PWM_CAPTURE_PDMA_FALLING_LATCH,0x2<<9
PWM0_CH2CH3,UsePWM0CH2CapPDMADataSel,PWM_CAPTURE_PDMA_RISING_FALLING_LATCH,PWM0->PDMACTL,0x40058000+0x23C,PWM_PDMACTL_CAPMOD2_3_Msk,0x3<<9,PWM_CAPTURE_PDMA_RISING_FALLING_LATCH,0x3<<9
PWM0_CH2CH3,UsePWM0CH2CapPDMAFirstSel,0,PWM0->PDMACTL,0x40058000+0x23C,PWM_PDMACTL_CAPORD2_3_Msk,0x1<<11,0,0x0<<11
PWM0_CH2CH3,UsePWM0CH2CapPDMAFirstSel,1,PWM0->PDMACTL,0x40058000+0x23C,PWM_PDMACTL_CAPORD2_3_Msk,0x1<<11,1,0x1<<11
PWM0_CH2CH3,UsePWM0CH2ENCapBoolean,0
PWM0_CH2CH3,UsePWM0CH2ENCapBoolean,1
PWM0_CH2CH3,UsePWM0CH2AdvanceCapBoolean,0
PWM0_CH2CH3,UsePWM0CH2AdvanceCapBoolean,1
PWM0_CH2CH3,UsePWM0CH2CapReloadMultiselect,PWM_CAPTURE_INT_RISING_LATCH,PWM0->CAPCTL,0x40058000+0x204,PWM_CAPCTL_FCRLDEN2_Msk|PWM_CAPCTL_RCRLDEN2_Msk,0x1<<18,PWM_CAPTURE_INT_RISING_LATCH,0x1<<18
PWM0_CH2CH3,UsePWM0CH2CapReloadMultiselect,PWM_CAPTURE_INT_FALLING_LATCH,PWM0->CAPCTL,0x40058000+0x204,PWM_CAPCTL_FCRLDEN2_Msk|PWM_CAPCTL_RCRLDEN2_Msk,0x100<<18,PWM_CAPTURE_INT_FALLING_LATCH,0x100<<18
PWM0_CH2CH3,UsePWM0CH2CapReloadMultiselect,PWM_CAPTURE_INT_RISING_LATCH|PWM_CAPTURE_INT_FALLING_LATCH,PWM0->CAPCTL,0x40058000+0x204,PWM_CAPCTL_FCRLDEN2_Msk|PWM_CAPCTL_RCRLDEN2_Msk,0x101<<18,PWM_CAPTURE_INT_RISING_LATCH|PWM_CAPTURE_INT_FALLING_LATCH,0x101<<18
PWM0_CH2CH3,PWM0CH2CapINTSelect,0
PWM0_CH2CH3,PWM0CH2CapINTSelect,1,PWM0->CAPIEN,0x40058000+0x250,0x101<<2,0x101<<2,1,0x1<<2
PWM0_CH2CH3,PWM0CH2CapINTSelect,2,PWM0->CAPIEN,0x40058000+0x250,0x101<<2,0x101<<2,2,0x100<<2
PWM0_CH2CH3,PWM0CH2CapINTSelect,3,PWM0->CAPIEN,0x40058000+0x250,0x101<<2,0x101<<2,3,0x101<<2
PWM0_CH2CH3,UsePWM0CH3ENCapBoolean,0
PWM0_CH2CH3,UsePWM0CH3ENCapBoolean,1
PWM0_CH2CH3,UsePWM0CH3AdvanceCapBoolean,0
PWM0_CH2CH3,UsePWM0CH3AdvanceCapBoolean,1
PWM0_CH2CH3,UsePWM0CH3CapReloadMultiselect,PWM_CAPTURE_INT_RISING_LATCH,PWM0->CAPCTL,0x40058000+0x204,PWM_CAPCTL_FCRLDEN3_Msk|PWM_CAPCTL_RCRLDEN3_Msk,0x1<<19,PWM_CAPTURE_INT_RISING_LATCH,0x1<<19
PWM0_CH2CH3,UsePWM0CH3CapReloadMultiselect,PWM_CAPTURE_INT_FALLING_LATCH,PWM0->CAPCTL,0x40058000+0x204,PWM_CAPCTL_FCRLDEN3_Msk|PWM_CAPCTL_RCRLDEN3_Msk,0x100<<19,PWM_CAPTURE_INT_FALLING_LATCH,0x100<<19
PWM0_CH2CH3,UsePWM0CH3CapReloadMultiselect,PWM_CAPTURE_INT_RISING_LATCH|PWM_CAPTURE_INT_FALLING_LATCH,PWM0->CAPCTL,0x40058000+0x204,PWM_CAPCTL_FCRLDEN3_Msk|PWM_CAPCTL_RCRLDEN3_Msk,0x101<<19,PWM_CAPTURE_INT_RISING_LATCH|PWM_CAPTURE_INT_FALLING_LATCH,0x101<<19
PWM0_CH2CH3,PWM0CH3CapINTSelect,0
PWM0_CH2CH3,PWM0CH3CapINTSelect,1,PWM0->CAPIEN,0x40058000+0x250,0x101<<3,0x101<<3,1,0x1<<3
PWM0_CH2CH3,PWM0CH3CapINTSelect,2,PWM0->CAPIEN,0x40058000+0x250,0x101<<3,0x101<<3,2,0x100<<3
PWM0_CH2CH3,PWM0CH3CapINTSelect,3,PWM0->CAPIEN,0x40058000+0x250,0x101<<3,0x101<<3,3,0x101<<3
PWM0_CH2CH3,PWM0CH23OutputFuncSetmode,0
PWM0_CH2CH3,PWM0CH23OutputFuncSetmode,1
PWM0_CH2CH3,PWM0CH23FREQInteger,1,PWM0->CLKPSC[1],0x40058000+0x18,PWM_CLKPSC_CLKPSC_Msk,0xfff,1,0x2DC
PWM0_CH2CH3,PWM0CH23FREQInteger,1,PWM0->PERIOD[2],0x40058000+0x38,PWM_PERIOD_PERIOD_Msk,0xffff,1,0xFFCB
PWM0_CH2CH3,PWM0CH23FREQInteger,1000,PWM0->CLKPSC[1],0x40058000+0x18,PWM_CLKPSC_CLKPSC_Msk,0xfff,1000,0x0
PWM0_CH2CH3,PWM0CH23FREQInteger,1000,PWM0->PERIOD[2],0x40058000+0x38,PWM_PERIOD_PERIOD_Msk,0xffff,1000,0xBB7F
PWM0_CH2CH3,PWM0CH23FREQInteger,24000000,PWM0->CLKPSC[1],0x40058000+0x18,PWM_CLKPSC_CLKPSC_Msk,0xfff,24000000,0x0
PWM0_CH2CH3,PWM0CH23FREQInteger,24000000,PWM0->PERIOD[2],0x40058000+0x38,PWM_PERIOD_PERIOD_Msk,0xffff,24000000,0x1
PWM0_CH2CH3,PWM0CH23CLKSRCSelect,PWM_CLKSRC_PWM_CLK,PWM0->CLKSRC,0x40058000+0x10,PWM_CLKSRC_ECLKSRC2_Msk,0x7<<8,PWM_CLKSRC_PWM_CLK,0x0<<8
PWM0_CH2CH3,PWM0CH23CLKSRCSelect,PWM_CLKSRC_TIMER0,PWM0->CLKSRC,0x40058000+0x10,PWM_CLKSRC_ECLKSRC2_Msk,0x7<<8,PWM_CLKSRC_TIMER0,0x1<<8
PWM0_CH2CH3,PWM0CH23CLKSRCSelect,PWM_CLKSRC_TIMER1,PWM0->CLKSRC,0x40058000+0x10,PWM_CLKSRC_ECLKSRC2_Msk,0x7<<8,PWM_CLKSRC_TIMER1,0x2<<8
PWM0_CH2CH3,PWM0CH23CLKSRCSelect,PWM_CLKSRC_TIMER2,PWM0->CLKSRC,0x40058000+0x10,PWM_CLKSRC_ECLKSRC2_Msk,0x7<<8,PWM_CLKSRC_TIMER2,0x3<<8
PWM0_CH2CH3,PWM0CH23CLKSRCSelect,PWM_CLKSRC_TIMER3,PWM0->CLKSRC,0x40058000+0x10,PWM_CLKSRC_ECLKSRC2_Msk,0x7<<8,PWM_CLKSRC_TIMER3,0x4<<8
PWM0_CH2CH3,PWM0CH23CNTTypeSelect,PWM_UP_COUNTER,PWM0->CTL1,0x40058000+0x4,PWM_CTL1_CNTTYPE2_Msk,0x3<<4,PWM_UP_COUNTER,0x0<<4
PWM0_CH2CH3,PWM0CH23CNTTypeSelect,PWM_DOWN_COUNTER,PWM0->CTL1,0x40058000+0x4,PWM_CTL1_CNTTYPE2_Msk,0x3<<4,PWM_DOWN_COUNTER,0x1<<4
PWM0_CH2CH3,PWM0CH23CNTTypeSelect,PWM_UP_DOWN_COUNTER,PWM0->CTL1,0x40058000+0x4,PWM_CTL1_CNTTYPE2_Msk,0x3<<4,PWM_UP_DOWN_COUNTER,0x2<<4
PWM0_CH2CH3,PWM0CH23PrescalerInteger,0,PWM0->CLKPSC[1],0x40058000+0x18,PWM_CLKPSC_CLKPSC_Msk,0xfff,0,0
PWM0_CH2CH3,PWM0CH23PrescalerInteger,10,PWM0->CLKPSC[1],0x40058000+0x18,PWM_CLKPSC_CLKPSC_Msk,0xfff,10,10
PWM0_CH2CH3,PWM0CH23PrescalerInteger,4095,PWM0->CLKPSC[1],0x40058000+0x18,PWM_CLKPSC_CLKPSC_Msk,0xfff,4095,4095
PWM0_CH2CH3,PWM0CH23PeriodInteger,0,PWM0->PERIOD[2],0x40058000+0x38,PWM_PERIOD_PERIOD_Msk,0xffff,0,0
PWM0_CH2CH3,PWM0CH23PeriodInteger,1000,PWM0->PERIOD[2],0x40058000+0x38,PWM_PERIOD_PERIOD_Msk,0xffff,1000,1000
PWM0_CH2CH3,PWM0CH23PeriodInteger,65535,PWM0->PERIOD[2],0x40058000+0x38,PWM_PERIOD_PERIOD_Msk,0xffff,65535,65535
PWM0_CH2CH3,UsePWM0CH23SyncStartENBoolean,0
PWM0_CH2CH3,UsePWM0CH23SyncStartENBoolean,1
PWM0_CH2CH3,UsePWM0CH23SyncStartSrcSelect,PWM_SSCTL_SSRC_PWM0,PWM0->SSCTL,0x40058000+0x110,PWM_SSCTL_SSRC_Msk | PWM_SSCTL_SSEN2_Msk,0x304,PWM_SSCTL_SSRC_PWM0,0x4
PWM0_CH2CH3,UsePWM0CH23SyncStartSrcSelect,PWM_SSCTL_SSRC_PWM1,PWM0->SSCTL,0x40058000+0x110,PWM_SSCTL_SSRC_Msk | PWM_SSCTL_SSEN2_Msk,0x304,PWM_SSCTL_SSRC_PWM1,0x104
PWM0_CH2CH3,UsePWM0CH23SyncStartSrcSelect,PWM_SSCTL_SSRC_BPWM0,PWM0->SSCTL,0x40058000+0x110,PWM_SSCTL_SSRC_Msk | PWM_SSCTL_SSEN2_Msk,0x304,PWM_SSCTL_SSRC_BPWM0,0x204
PWM0_CH2CH3,UsePWM0CH23SyncStartSrcSelect,PWM_SSCTL_SSRC_BPWM1,PWM0->SSCTL,0x40058000+0x110,PWM_SSCTL_SSRC_Msk | PWM_SSCTL_SSEN2_Msk,0x304,PWM_SSCTL_SSRC_BPWM1,0x304
PWM0_CH2CH3,UsePWM0CH23ComplemataryENBoolean,0
PWM0_CH2CH3,UsePWM0CH23ComplemataryENBoolean,1,PWM0->CTL1,0x40058000+0x4,PWM_CTL1_OUTMODE2_Msk,0x1<<25,PWM_CTL1_OUTMODE2_Msk,0x1<<25
PWM0_CH2CH3,UsePWM0CH23DeadtimeENBoolean,0
PWM0_CH2CH3,UsePWM0CH23DeadtimeENBoolean,1
PWM0_CH2CH3,PWM0CH23DeadtimeCNTInteger,0,PWM0->DTCTL[1],0x40058000+0x74,PWM_DTCTL2_3_DTEN_Msk | PWM_DTCTL2_3_DTCNT_Msk,0x10fff,0,0x10000
PWM0_CH2CH3,PWM0CH23DeadtimeCNTInteger,10,PWM0->DTCTL[1],0x40058000+0x74,PWM_DTCTL2_3_DTEN_Msk | PWM_DTCTL2_3_DTCNT_Msk,0x10fff,10,0x1000A
PWM0_CH2CH3,PWM0CH23DeadtimeCNTInteger,4095,PWM0->DTCTL[1],0x40058000+0x74,PWM_DTCTL2_3_DTEN_Msk | PWM_DTCTL2_3_DTCNT_Msk,0x10fff,4095,0x10FFF
PWM0_CH2CH3,PWM0CH23DeadtimeCLKSRCSelect,0,PWM0->DTCTL[1],0x40058000+0x74,PWM_DTCTL_DTCKSEL_Msk,0x1<<24,0,0x0<<24
PWM0_CH2CH3,PWM0CH23DeadtimeCLKSRCSelect,1,PWM0->DTCTL[1],0x40058000+0x74,PWM_DTCTL_DTCKSEL_Msk,0x1<<24,PWM_DTCTL_DTCKSEL_Msk,0x1<<24
PWM0_CH2CH3,UsePWM0CH23BrakeENBoolean,0
PWM0_CH2CH3,UsePWM0CH23BrakeENBoolean,1
PWM0_CH2CH3,PWM0CH23BrakeSRCMultiselect,PWM_FB_EDGE_BKP0,PWM0->BRKCTL[1],0x40058000+0xCC,PWM_BRKCTL_BRKP0EEN_Msk,0x1<<4,PWM_FB_EDGE_BKP0,0x1<<4
PWM0_CH2CH3,PWM0CH23BrakeSRCMultiselect,PWM_FB_EDGE_BKP1,PWM0->BRKCTL[1],0x40058000+0xCC,PWM_BRKCTL_BRKP1EEN_Msk,0x1<<5,PWM_FB_EDGE_BKP1,0x1<<5
PWM0_CH2CH3,PWM0CH23BrakeSRCMultiselect,PWM_FB_EDGE_ACMP0,PWM0->BRKCTL[1],0x40058000+0xCC,PWM_BRKCTL_CPO0EBEN_Msk,0x1<<0,PWM_FB_EDGE_ACMP0,0x1<<0
PWM0_CH2CH3,PWM0CH23BrakeSRCMultiselect,PWM_FB_EDGE_ACMP1,PWM0->BRKCTL[1],0x40058000+0xCC,PWM_BRKCTL_CPO1EBEN_Msk,0x1<<1,PWM_FB_EDGE_ACMP1,0x1<<1
PWM0_CH2CH3,PWM0CH23BrakeSRCMultiselect,0x180,PWM0->BRKCTL[1],0x40058000+0xCC,PWM_BRKCTL_SYSEBEN_Msk,0x1<<7,0x180,0x1<<7
PWM0_CH2CH3,PWM0CH23BrakeSRCMultiselect,0x180,PWM0->FAILBRK,0x40058000+0xC4,0xB,0xB,0x180,0x1
PWM0_CH2CH3,PWM0CH23BrakeSRCMultiselect,0x280,PWM0->BRKCTL[1],0x40058000+0xCC,PWM_BRKCTL_SYSEBEN_Msk,0x1<<7,0x280,0x1<<7
PWM0_CH2CH3,PWM0CH23BrakeSRCMultiselect,0x280,PWM0->FAILBRK,0x40058000+0xC4,0xB,0xB,0x280,0x2
PWM0_CH2CH3,PWM0CH23BrakeSRCMultiselect,0x880,PWM0->BRKCTL[1],0x40058000+0xCC,PWM_BRKCTL_SYSEBEN_Msk,0x1<<7,0x880,0x1<<7
PWM0_CH2CH3,PWM0CH23BrakeSRCMultiselect,0x880,PWM0->FAILBRK,0x40058000+0xC4,0xB,0xB,0x880,0x8
PWM0_CH2CH3,PWM0CH23BrakedetecttypeSelect,PWM_FB_EDGE,PWM0->BRKCTL[1],0x40058000+0xCC
PWM0_CH2CH3,PWM0CH23BrakedetecttypeSelect,PWM_FB_LEVEL,PWM0->BRKCTL[1],0x40058000+0xCC
PWM0_CH2CH3,PWM0CH23BrakefiltetEnBoolen,0
PWM0_CH2CH3,PWM0CH23BrakefiltetEnBoolen,1
PWM0_CH2CH3,PWM0CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_1,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_1,0x0<<1
PWM0_CH2CH3,PWM0CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_1,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_1,0x0<<9
PWM0_CH2CH3,PWM0CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_2,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_2,0x1<<1
PWM0_CH2CH3,PWM0CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_2,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_2,0x1<<9
PWM0_CH2CH3,PWM0CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_4,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_4,0x2<<1
PWM0_CH2CH3,PWM0CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_4,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_4,0x2<<9
PWM0_CH2CH3,PWM0CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_8,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_8,0x3<<1
PWM0_CH2CH3,PWM0CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_8,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_8,0x3<<9
PWM0_CH2CH3,PWM0CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_16,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_16,0x4<<1
PWM0_CH2CH3,PWM0CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_16,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_16,0x4<<9
PWM0_CH2CH3,PWM0CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_32,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_32,0x5<<1
PWM0_CH2CH3,PWM0CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_32,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_32,0x5<<9
PWM0_CH2CH3,PWM0CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_64,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_64,0x6<<1
PWM0_CH2CH3,PWM0CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_64,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_64,0x6<<9
PWM0_CH2CH3,PWM0CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_128,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_128,0x7<<1
PWM0_CH2CH3,PWM0CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_128,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_128,0x7<<9
PWM0_CH2CH3,PWM0CH23BrakefilterCNTINT,0,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK0FEN_Msk | PWM_BNF_BRK0NFCNT_Msk,0x71<<0,0,0x1<<0
PWM0_CH2CH3,PWM0CH23BrakefilterCNTINT,0,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1FEN_Msk | PWM_BNF_BRK1FCNT_Msk,0x71<<8,0,0x1<<8
PWM0_CH2CH3,PWM0CH23BrakefilterCNTINT,7,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK0FEN_Msk | PWM_BNF_BRK0NFCNT_Msk,0x71<<0,7,0x71<<0
PWM0_CH2CH3,PWM0CH23BrakefilterCNTINT,7,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1FEN_Msk | PWM_BNF_BRK1FCNT_Msk,0x71<<8,7,0x71<<8
PWM0_CH2CH3,PWM0CH23BrakepininvEn,0,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1PINV_Msk,0x1<<15,0,0x0<<15
PWM0_CH2CH3,PWM0CH23BrakepininvEn,1,PWM0->BNF,0x40058000+0xC0,PWM_BNF_BRK1PINV_Msk,0x1<<15,PWM_BNF_BRK1PINV_Msk,0x1<<15
PWM0_CH2CH3,PWM0CH2BrakeActionSelect,0,PWM0->BRKCTL[1],0x40058000+0xCC,PWM_BRKCTL_BRKAEVEN_Msk,0x3<<16,0,0x0<<16
PWM0_CH2CH3,PWM0CH2BrakeActionSelect,1,PWM0->BRKCTL[1],0x40058000+0xCC,PWM_BRKCTL_BRKAEVEN_Msk,0x3<<16,1,0x1<<16
PWM0_CH2CH3,PWM0CH2BrakeActionSelect,2,PWM0->BRKCTL[1],0x40058000+0xCC,PWM_BRKCTL_BRKAEVEN_Msk,0x3<<16,2,0x2<<16
PWM0_CH2CH3,PWM0CH2BrakeActionSelect,3,PWM0->BRKCTL[1],0x40058000+0xCC,PWM_BRKCTL_BRKAEVEN_Msk,0x3<<16,3,0x3<<16
PWM0_CH2CH3,PWM0CH3BrakeActionSelect,0,PWM0->BRKCTL[1],0x40058000+0xCC,PWM_BRKCTL_BRKAODD_Msk,0x3<<18,0,0x0<<18
PWM0_CH2CH3,PWM0CH3BrakeActionSelect,1,PWM0->BRKCTL[1],0x40058000+0xCC,PWM_BRKCTL_BRKAODD_Msk,0x3<<18,1,0x1<<18
PWM0_CH2CH3,PWM0CH3BrakeActionSelect,2,PWM0->BRKCTL[1],0x40058000+0xCC,PWM_BRKCTL_BRKAODD_Msk,0x3<<18,2,0x2<<18
PWM0_CH2CH3,PWM0CH3BrakeActionSelect,3,PWM0->BRKCTL[1],0x40058000+0xCC,PWM_BRKCTL_BRKAODD_Msk,0x3<<18,3,0x3<<18
PWM0_CH2CH3,UsePWM0CH2ENBoolean,0
PWM0_CH2CH3,UsePWM0CH2ENBoolean,1
PWM0_CH2CH3,UsePWM0CH2AdvanceBoolean,0
PWM0_CH2CH3,UsePWM0CH2AdvanceBoolean,1
PWM0_CH2CH3,PWM0CH2DUTYInteger,0,PWM0->CMPDAT[2],0x40058000+0x58,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
PWM0_CH2CH3,PWM0CH2DUTYInteger,10,PWM0->CMPDAT[2],0x40058000+0x58,PWM_CMPDAT_CMPDAT_Msk,0xffff,10,0x12c0
PWM0_CH2CH3,PWM0CH2DUTYInteger,100,PWM0->CMPDAT[2],0x40058000+0x58,PWM_CMPDAT_CMPDAT_Msk,0xffff,100,0xbb7f
PWM0_CH2CH3,PWM0CH2CmpdataInteger,0,PWM0->CMPDAT[2],0x40058000+0x58,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
PWM0_CH2CH3,PWM0CH2CmpdataInteger,1000,PWM0->CMPDAT[2],0x40058000+0x58,PWM_CMPDAT_CMPDAT_Msk,0xffff,1000,1000
PWM0_CH2CH3,PWM0CH2CmpdataInteger,65535,PWM0->CMPDAT[2],0x40058000+0x58,PWM_CMPDAT_CMPDAT_Msk,0xffff,65535,65535
PWM0_CH2CH3,PWM0CH2WaveOutPeriodSelect,PWM_OUTPUT_NOTHING,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_PRDPCTL2_Msk,0x3<<20,PWM_OUTPUT_NOTHING,0x0<<20
PWM0_CH2CH3,PWM0CH2WaveOutPeriodSelect,PWM_OUTPUT_LOW,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_PRDPCTL2_Msk,0x3<<20,PWM_OUTPUT_LOW,0x1<<20
PWM0_CH2CH3,PWM0CH2WaveOutPeriodSelect,PWM_OUTPUT_HIGH,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_PRDPCTL2_Msk,0x3<<20,PWM_OUTPUT_HIGH,0x2<<20
PWM0_CH2CH3,PWM0CH2WaveOutPeriodSelect,PWM_OUTPUT_TOGGLE,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_PRDPCTL2_Msk,0x3<<20,PWM_OUTPUT_TOGGLE,0x3<<20
PWM0_CH2CH3,PWM0CH2WaveOutZeroSelect,PWM_OUTPUT_NOTHING,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_ZPCTL2_Msk,0x3<<4,PWM_OUTPUT_NOTHING,0x0<<4
PWM0_CH2CH3,PWM0CH2WaveOutZeroSelect,PWM_OUTPUT_LOW,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_ZPCTL2_Msk,0x3<<4,PWM_OUTPUT_LOW,0x1<<4
PWM0_CH2CH3,PWM0CH2WaveOutZeroSelect,PWM_OUTPUT_HIGH,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_ZPCTL2_Msk,0x3<<4,PWM_OUTPUT_HIGH,0x2<<4
PWM0_CH2CH3,PWM0CH2WaveOutZeroSelect,PWM_OUTPUT_TOGGLE,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_ZPCTL2_Msk,0x3<<4,PWM_OUTPUT_TOGGLE,0x3<<4
PWM0_CH2CH3,PWM0CH2WaveOutCmpUpSelect,PWM_OUTPUT_NOTHING,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPUCTL2_Msk,0x3<<4,PWM_OUTPUT_NOTHING,0x0<<4
PWM0_CH2CH3,PWM0CH2WaveOutCmpUpSelect,PWM_OUTPUT_LOW,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPUCTL2_Msk,0x3<<4,PWM_OUTPUT_LOW,0x1<<4
PWM0_CH2CH3,PWM0CH2WaveOutCmpUpSelect,PWM_OUTPUT_HIGH,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPUCTL2_Msk,0x3<<4,PWM_OUTPUT_HIGH,0x2<<4
PWM0_CH2CH3,PWM0CH2WaveOutCmpUpSelect,PWM_OUTPUT_TOGGLE,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPUCTL2_Msk,0x3<<4,PWM_OUTPUT_TOGGLE,0x3<<4
PWM0_CH2CH3,PWM0CH2WaveOutCmpDownSelect,PWM_OUTPUT_NOTHING,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPDCTL2_Msk,0x3<<20,PWM_OUTPUT_NOTHING,0x0<<20
PWM0_CH2CH3,PWM0CH2WaveOutCmpDownSelect,PWM_OUTPUT_LOW,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPDCTL2_Msk,0x3<<20,PWM_OUTPUT_LOW,0x1<<20
PWM0_CH2CH3,PWM0CH2WaveOutCmpDownSelect,PWM_OUTPUT_HIGH,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPDCTL2_Msk,0x3<<20,PWM_OUTPUT_HIGH,0x2<<20
PWM0_CH2CH3,PWM0CH2WaveOutCmpDownSelect,PWM_OUTPUT_TOGGLE,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPDCTL2_Msk,0x3<<20,PWM_OUTPUT_TOGGLE,0x3<<20
PWM0_CH2CH3,PWM0CH2LoadModeSelect,0
PWM0_CH2CH3,PWM0CH2LoadModeSelect,1,PWM0->CTL0,0x40058000+0x0,PWM_CTL2_IMMLDEN2_Msk,0x1<<18,BPWM_CTL2_IMMLDEN2_Msk,0x1<<18
PWM0_CH2CH3,PWM0CH2LoadModeSelect,2,PWM0->CTL0,0x40058000+0x0,PWM_CTL2_CTRLD2_Msk,0x1<<2,BPWM_CTL2_CTRLD2_Msk,0x1<<2
PWM0_CH2CH3,PWM0CH2otherOutputSelect,0
PWM0_CH2CH3,PWM0CH2otherOutputSelect,1,PWM0->MSKEN,0x40058000+0xB8,PWM_MSKEN_MSKEN2_Msk,0x1<<2,PWM_MSKEN_MSKEN2_Msk,0x1<<2
PWM0_CH2CH3,PWM0CH2otherOutputSelect,2,PWM0->POLCTL,0x40058000+0xD4,PWM_POLCTL_PINV2_Msk,0x1<<2,PWM_POLCTL_PINV2_Msk,0x1<<2
PWM0_CH2CH3,PWM0CH2MaskDataSelect,0,PWM0->MSK,0x40058000+0xBC,PWM_MSK_MSKDAT2_Msk,0x1<<2,0,0x0<<2
PWM0_CH2CH3,PWM0CH2MaskDataSelect,1,PWM0->MSK,0x40058000+0xBC,PWM_MSK_MSKDAT2_Msk,0x1<<2,PWM_MSK_MSKDAT2_Msk,0x1<<2
PWM0_CH2CH3,UsePWM0CH2TrigerEADCENBoolean,0
PWM0_CH2CH3,UsePWM0CH2TrigerEADCENBoolean,1
PWM0_CH2CH3,UsePWM0CH2TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_ZERO_POINT,PWM0->EADCTS0,0x40058000+0xF8,PWM_EADCTS0_TRGEN2_Msk | PWM_EADCTS0_TRGSEL2_Msk,0x8f<<16,PWM_TRIGGER_ADC_EVEN_ZERO_POINT,0x80<<16
PWM0_CH2CH3,UsePWM0CH2TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_PERIOD_POINT,PWM0->EADCTS0,0x40058000+0xF8,PWM_EADCTS0_TRGEN2_Msk | PWM_EADCTS0_TRGSEL2_Msk,0x8f<<16,PWM_TRIGGER_ADC_EVEN_PERIOD_POINT,0x81<<16
PWM0_CH2CH3,UsePWM0CH2TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,PWM0->EADCTS0,0x40058000+0xF8,PWM_EADCTS0_TRGEN2_Msk | PWM_EADCTS0_TRGSEL2_Msk,0x8f<<16,PWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,0x82<<16
PWM0_CH2CH3,UsePWM0CH2TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,PWM0->EADCTS0,0x40058000+0xF8,PWM_EADCTS0_TRGEN2_Msk | PWM_EADCTS0_TRGSEL2_Msk,0x8f<<16,PWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,0x83<<16
PWM0_CH2CH3,UsePWM0CH2TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,PWM0->EADCTS0,0x40058000+0xF8,PWM_EADCTS0_TRGEN2_Msk | PWM_EADCTS0_TRGSEL2_Msk,0x8f<<16,PWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,0x84<<16
PWM0_CH2CH3,UsePWM0CH2TrigerEADCSrcSelect,PWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,PWM0->EADCTS0,0x40058000+0xF8,PWM_EADCTS0_TRGEN2_Msk | PWM_EADCTS0_TRGSEL2_Msk,0x8f<<16,PWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,0x88<<16
PWM0_CH2CH3,UsePWM0CH2TrigerEADCSrcSelect,PWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,PWM0->EADCTS0,0x40058000+0xF8,PWM_EADCTS0_TRGEN2_Msk | PWM_EADCTS0_TRGSEL2_Msk,0x8f<<16,PWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,0x89<<16
PWM0_CH2CH3,PWM0CH2INTSelect,1,PWM0->INTEN0,0x40058000+0xE0,PWM_INTEN0_ZIEN2_Msk,0x1<<2,PWM_INTEN0_ZIEN2_Msk,0x1<<2
PWM0_CH2CH3,PWM0CH2INTSelect,2,PWM0->INTEN0,0x40058000+0xE0,PWM_INTEN0_PIEN2_Msk,0x1<<10,PWM_INTEN0_PIEN2_Msk,0x1<<10
PWM0_CH2CH3,PWM0CH2INTSelect,4,PWM0->INTEN0,0x40058000+0xE0,PWM_INTEN0_CMPUIEN2_Msk,0x1<<18,PWM_INTEN0_CMPUIEN2_Msk,0x1<<18
PWM0_CH2CH3,PWM0CH2INTSelect,8,PWM0->INTEN0,0x40058000+0xE0,PWM_INTEN0_CMPDIEN2_Msk,0x1<<26,PWM_INTEN0_CMPDIEN2_Msk,0x1<<26
PWM0_CH2CH3,PWM0CH2INTSelect,16,PWM0->INTEN1,0x40058000+0xE4,PWM_INTEN1_BRKEIEN2_3_Msk,0x1<<1,PWM_INTEN1_BRKEIEN2_3_Msk,0x1<<1
PWM0_CH2CH3,UsePWM0CH3ENBoolean,0
PWM0_CH2CH3,UsePWM0CH3ENBoolean,1
PWM0_CH2CH3,UsePWM0CH3AdvanceBoolean,0
PWM0_CH2CH3,UsePWM0CH3AdvanceBoolean,1
PWM0_CH2CH3,PWM0CH3DUTYInteger,0,PWM0->CMPDAT[3],0x40058000+0x5C,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
PWM0_CH2CH3,PWM0CH3DUTYInteger,10,PWM0->CMPDAT[3],0x40058000+0x5C,PWM_CMPDAT_CMPDAT_Msk,0xffff,10,0x12c0
PWM0_CH2CH3,PWM0CH3DUTYInteger,100,PWM0->CMPDAT[3],0x40058000+0x5C,PWM_CMPDAT_CMPDAT_Msk,0xffff,100,0xbb7f
PWM0_CH2CH3,PWM0CH3CmpdataInteger,0,PWM0->CMPDAT[3],0x40058000+0x5C,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
PWM0_CH2CH3,PWM0CH3CmpdataInteger,1000,PWM0->CMPDAT[3],0x40058000+0x5C,PWM_CMPDAT_CMPDAT_Msk,0xffff,1000,1000
PWM0_CH2CH3,PWM0CH3CmpdataInteger,65535,PWM0->CMPDAT[3],0x40058000+0x5C,PWM_CMPDAT_CMPDAT_Msk,0xffff,65535,65535
PWM0_CH2CH3,PWM0CH3WaveOutPeriodSelect,PWM_OUTPUT_NOTHING,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_PRDPCTL3_Msk,0x3<<22,PWM_OUTPUT_NOTHING,0x0<<22
PWM0_CH2CH3,PWM0CH3WaveOutPeriodSelect,PWM_OUTPUT_LOW,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_PRDPCTL3_Msk,0x3<<22,PWM_OUTPUT_LOW,0x1<<22
PWM0_CH2CH3,PWM0CH3WaveOutPeriodSelect,PWM_OUTPUT_HIGH,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_PRDPCTL3_Msk,0x3<<22,PWM_OUTPUT_HIGH,0x2<<22
PWM0_CH2CH3,PWM0CH3WaveOutPeriodSelect,PWM_OUTPUT_TOGGLE,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_PRDPCTL3_Msk,0x3<<22,PWM_OUTPUT_TOGGLE,0x3<<22
PWM0_CH2CH3,PWM0CH3WaveOutZeroSelect,PWM_OUTPUT_NOTHING,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_ZPCTL3_Msk,0x3<<6,PWM_OUTPUT_NOTHING,0x0<<6
PWM0_CH2CH3,PWM0CH3WaveOutZeroSelect,PWM_OUTPUT_LOW,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_ZPCTL3_Msk,0x3<<6,PWM_OUTPUT_LOW,0x1<<6
PWM0_CH2CH3,PWM0CH3WaveOutZeroSelect,PWM_OUTPUT_HIGH,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_ZPCTL3_Msk,0x3<<6,PWM_OUTPUT_HIGH,0x2<<6
PWM0_CH2CH3,PWM0CH3WaveOutZeroSelect,PWM_OUTPUT_TOGGLE,PWM0->WGCTL0,0x40058000+0xB0,PWM_WGCTL0_ZPCTL3_Msk,0x3<<6,PWM_OUTPUT_TOGGLE,0x3<<6
PWM0_CH2CH3,PWM0CH3WaveOutCmpUpSelect,PWM_OUTPUT_NOTHING,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPUCTL3_Msk,0x3<<6,PWM_OUTPUT_NOTHING,0x0<<6
PWM0_CH2CH3,PWM0CH3WaveOutCmpUpSelect,PWM_OUTPUT_LOW,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPUCTL3_Msk,0x3<<6,PWM_OUTPUT_LOW,0x1<<6
PWM0_CH2CH3,PWM0CH3WaveOutCmpUpSelect,PWM_OUTPUT_HIGH,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPUCTL3_Msk,0x3<<6,PWM_OUTPUT_HIGH,0x2<<6
PWM0_CH2CH3,PWM0CH3WaveOutCmpUpSelect,PWM_OUTPUT_TOGGLE,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPUCTL3_Msk,0x3<<6,PWM_OUTPUT_TOGGLE,0x3<<6
PWM0_CH2CH3,PWM0CH3WaveOutCmpDownSelect,PWM_OUTPUT_NOTHING,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPDCTL3_Msk,0x3<<22,PWM_OUTPUT_NOTHING,0x0<<22
PWM0_CH2CH3,PWM0CH3WaveOutCmpDownSelect,PWM_OUTPUT_LOW,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPDCTL3_Msk,0x3<<22,PWM_OUTPUT_LOW,0x1<<22
PWM0_CH2CH3,PWM0CH3WaveOutCmpDownSelect,PWM_OUTPUT_HIGH,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPDCTL3_Msk,0x3<<22,PWM_OUTPUT_HIGH,0x2<<22
PWM0_CH2CH3,PWM0CH3WaveOutCmpDownSelect,PWM_OUTPUT_TOGGLE,PWM0->WGCTL1,0x40058000+0xB4,PWM_WGCTL1_CMPDCTL3_Msk,0x3<<22,PWM_OUTPUT_TOGGLE,0x3<<22
PWM0_CH2CH3,PWM0CH3LoadModeSelect,0
PWM0_CH2CH3,PWM0CH3LoadModeSelect,1,PWM0->CTL0,0x40058000+0x0,PWM_CTL0_IMMLDEN3_Msk,0x1<<19,PWM_CTL0_IMMLDEN3_Msk,0x1<<19
PWM0_CH2CH3,PWM0CH3LoadModeSelect,2,PWM0->CTL0,0x40058000+0x0,PWM_CTL0_CTRLD3_Msk,0x1<<3,PWM_CTL0_CTRLD3_Msk,0x1<<3
PWM0_CH2CH3,PWM0CH3otherOutputSelect,0
PWM0_CH2CH3,PWM0CH3otherOutputSelect,1,PWM0->MSKEN,0x40058000+0xB8,PWM_MSKEN_MSKEN3_Msk,0x1<<3,PWM_MSKEN_MSKEN3_Msk,0x1<<3
PWM0_CH2CH3,PWM0CH3otherOutputSelect,2,PWM0->POLCTL,0x40058000+0xD4,PWM_POLCTL_PINV3_Msk,0x1<<3,PWM_POLCTL_PINV3_Msk,0x1<<3
PWM0_CH2CH3,PWM0CH3MaskDataSelect,0,PWM0->MSK,0x40058000+0xBC,PWM_MSK_MSKDAT3_Msk,0x1<<3,0,0x0<<3
PWM0_CH2CH3,PWM0CH3MaskDataSelect,1,PWM0->MSK,0x40058000+0xBC,PWM_MSK_MSKDAT3_Msk,0x1<<3,PWM_MSK_MSKDAT3_Msk,0x1<<3
PWM0_CH2CH3,UsePWM0CH3TrigerEADCENBoolean,0
PWM0_CH2CH3,UsePWM0CH3TrigerEADCENBoolean,1
PWM0_CH2CH3,UsePWM0CH3TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_ZERO_POINT,PWM0->EADCTS0,0x40058000+0xF8,PWM_EADCTS0_TRGEN3_Msk | PWM_EADCTS0_TRGSEL3_Msk,0x8f<<24,PWM_TRIGGER_ADC_EVEN_ZERO_POINT,0x80<<24
PWM0_CH2CH3,UsePWM0CH3TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_PERIOD_POINT,PWM0->EADCTS0,0x40058000+0xF8,PWM_EADCTS0_TRGEN3_Msk | PWM_EADCTS0_TRGSEL3_Msk,0x8f<<24,PWM_TRIGGER_ADC_EVEN_PERIOD_POINT,0x81<<24
PWM0_CH2CH3,UsePWM0CH3TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,PWM0->EADCTS0,0x40058000+0xF8,PWM_EADCTS0_TRGEN3_Msk | PWM_EADCTS0_TRGSEL3_Msk,0x8f<<24,PWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,0x82<<24
PWM0_CH2CH3,UsePWM0CH3TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,PWM0->EADCTS0,0x40058000+0xF8,PWM_EADCTS0_TRGEN3_Msk | PWM_EADCTS0_TRGSEL3_Msk,0x8f<<24,PWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,0x83<<24
PWM0_CH2CH3,UsePWM0CH3TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,PWM0->EADCTS0,0x40058000+0xF8,PWM_EADCTS0_TRGEN3_Msk | PWM_EADCTS0_TRGSEL3_Msk,0x8f<<24,PWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,0x84<<24
PWM0_CH2CH3,UsePWM0CH3TrigerEADCSrcSelect,PWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,PWM0->EADCTS0,0x40058000+0xF8,PWM_EADCTS0_TRGEN3_Msk | PWM_EADCTS0_TRGSEL3_Msk,0x8f<<24,PWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,0x88<<24
PWM0_CH2CH3,UsePWM0CH3TrigerEADCSrcSelect,PWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,PWM0->EADCTS0,0x40058000+0xF8,PWM_EADCTS0_TRGEN3_Msk | PWM_EADCTS0_TRGSEL3_Msk,0x8f<<24,PWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,0x89<<24
PWM0_CH2CH3,PWM0CH3INTSelect,1,PWM0->INTEN0,0x40058000+0xE0,PWM_INTEN0_ZIEN2_Msk,0x1<<2,PWM_INTEN0_ZIEN2_Msk,0x1<<2
PWM0_CH2CH3,PWM0CH3INTSelect,2,PWM0->INTEN0,0x40058000+0xE0,PWM_INTEN0_PIEN2_Msk,0x1<<10,PWM_INTEN0_PIEN2_Msk,0x1<<10
PWM0_CH2CH3,PWM0CH3INTSelect,4,PWM0->INTEN0,0x40058000+0xE0,PWM_INTEN_CMPUIEN3_Msk,0x1<<19,PWM_INTEN_CMPUIEN3_Msk,0x1<<19
PWM0_CH2CH3,PWM0CH3INTSelect,8,PWM0->INTEN0,0x40058000+0xE0,PWM_INTEN_CMPDIEN3_Msk,0x1<<27,PWM_INTEN_CMPDIEN3_Msk,0x1<<27
PWM0_CH2CH3,PWM0CH3INTSelect,16,PWM0->INTEN1,0x40058000+0xE4,PWM_INTEN1_BRKEIEN2_3_Msk,0x1<<1,PWM_INTEN1_BRKEIEN2_3_Msk,0x1<<1
PWM1_CH0CH1,TagID,0
PWM1_CH0CH1,PWM1CH01FuncSelect,0
PWM1_CH0CH1,PWM1CH01FuncSelect,1,IP_BASE,0x4000C000,FMC->ISPCTL,0x00
PWM1_CH0CH1,PWM1CH01CapUnitTimeInterger,10,PWM1->CLKPSC[0],0x40059000+0x14,PWM_CLKPSC_CLKPSC_Msk,0xfff,10,0
PWM1_CH0CH1,PWM1CH01CapUnitTimeInterger,1000,PWM1->CLKPSC[0],0x40059000+0x14,PWM_CLKPSC_CLKPSC_Msk,0xfff,1000,47
PWM1_CH0CH1,PWM1CH01CapUnitTimeInterger,85000,PWM1->CLKPSC[0],0x40059000+0x14,PWM_CLKPSC_CLKPSC_Msk,0xfff,85000,0xfef
PWM1_CH0CH1,UsePWM1CH01PDMAENCapBoolean,0
PWM1_CH0CH1,UsePWM1CH01PDMAENCapBoolean,1
PWM1_CH0CH1,UsePWM1CH01CapPDMACHSel,0,PWM1->PDMACTL,0x40059000+0x23C,PWM_PDMACTL_CHSEL0_1_Msk,0x11,0,0x1
PWM1_CH0CH1,UsePWM1CH01CapPDMACHSel,1,PWM1->PDMACTL,0x40059000+0x23C,PWM_PDMACTL_CHSEL0_1_Msk,0x11,1,0x11
PWM1_CH0CH1,UsePWM1CH0CapPDMADataSel,PWM_CAPTURE_PDMA_RISING_LATCH,PWM1->PDMACTL,0x40059000+0x23C,PWM_PDMACTL_CAPMOD0_1_Msk,0x3<<1,PWM_CAPTURE_PDMA_RISING_LATCH,0x1<<1
PWM1_CH0CH1,UsePWM1CH0CapPDMADataSel,PWM_CAPTURE_PDMA_FALLING_LATCH,PWM1->PDMACTL,0x40059000+0x23C,PWM_PDMACTL_CAPMOD0_1_Msk,0x3<<1,PWM_CAPTURE_PDMA_FALLING_LATCH,0x2<<1
PWM1_CH0CH1,UsePWM1CH0CapPDMADataSel,PWM_CAPTURE_PDMA_RISING_FALLING_LATCH,PWM1->PDMACTL,0x40059000+0x23C,PWM_PDMACTL_CAPMOD0_1_Msk,0x3<<1,PWM_CAPTURE_PDMA_RISING_FALLING_LATCH,0x3<<1
PWM1_CH0CH1,UsePWM1CH0CapPDMAFirstSel,0,PWM1->PDMACTL,0x40059000+0x23C,PWM_PDMACTL_CAPORD0_1_Msk,0x1<<3,0,0x0<<3
PWM1_CH0CH1,UsePWM1CH0CapPDMAFirstSel,1,PWM1->PDMACTL,0x40059000+0x23C,PWM_PDMACTL_CAPORD0_1_Msk,0x1<<3,1,0x1<<3
PWM1_CH0CH1,UsePWM1CH0ENCapBoolean,0
PWM1_CH0CH1,UsePWM1CH0ENCapBoolean,1
PWM1_CH0CH1,UsePWM1CH0AdvanceCapBoolean,0
PWM1_CH0CH1,UsePWM1CH0AdvanceCapBoolean,1
PWM1_CH0CH1,UsePWM1CH0CapReloadMultiselect,PWM_CAPTURE_INT_RISING_LATCH,PWM1->CAPCTL,0x40059000+0x204,PWM_CAPCTL_FCRLDEN0_Msk|PWM_CAPCTL_RCRLDEN0_Msk,0x1<<16,PWM_CAPTURE_INT_RISING_LATCH,0x1<<16
PWM1_CH0CH1,UsePWM1CH0CapReloadMultiselect,PWM_CAPTURE_INT_FALLING_LATCH,PWM1->CAPCTL,0x40059000+0x204,PWM_CAPCTL_FCRLDEN0_Msk|PWM_CAPCTL_RCRLDEN0_Msk,0x100<<16,PWM_CAPTURE_INT_FALLING_LATCH,0x100<<16
PWM1_CH0CH1,UsePWM1CH0CapReloadMultiselect,PWM_CAPTURE_INT_RISING_LATCH|PWM_CAPTURE_INT_FALLING_LATCH,PWM1->CAPCTL,0x40059000+0x204,PWM_CAPCTL_FCRLDEN0_Msk|PWM_CAPCTL_RCRLDEN0_Msk,0x101<<16,PWM_CAPTURE_INT_RISING_LATCH|PWM_CAPTURE_INT_FALLING_LATCH,0x101<<16
PWM1_CH0CH1,PWM1CH0CapINTSelect,0
PWM1_CH0CH1,PWM1CH0CapINTSelect,1,PWM1->CAPIEN,0x40059000+0x250,0x101<<0,0x101<<0,1,0x1<<0
PWM1_CH0CH1,PWM1CH0CapINTSelect,2,PWM1->CAPIEN,0x40059000+0x250,0x101<<0,0x101<<0,2,0x100<<0
PWM1_CH0CH1,PWM1CH0CapINTSelect,3,PWM1->CAPIEN,0x40059000+0x250,0x101<<0,0x101<<0,3,0x101<<0
PWM1_CH0CH1,UsePWM1CH1ENCapBoolean,0
PWM1_CH0CH1,UsePWM1CH1ENCapBoolean,1
PWM1_CH0CH1,UsePWM1CH1AdvanceCapBoolean,0
PWM1_CH0CH1,UsePWM1CH1AdvanceCapBoolean,1
PWM1_CH0CH1,UsePWM1CH1CapReloadMultiselect,PWM_CAPTURE_INT_RISING_LATCH,PWM1->CAPCTL,0x40059000+0x204,PWM_CAPCTL_FCRLDEN1_Msk|PWM_CAPCTL_RCRLDEN1_Msk,0x1<<17,PWM_CAPTURE_INT_RISING_LATCH,0x1<<17
PWM1_CH0CH1,UsePWM1CH1CapReloadMultiselect,PWM_CAPTURE_INT_FALLING_LATCH,PWM1->CAPCTL,0x40059000+0x204,PWM_CAPCTL_FCRLDEN1_Msk|PWM_CAPCTL_RCRLDEN1_Msk,0x100<<17,PWM_CAPTURE_INT_FALLING_LATCH,0x100<<17
PWM1_CH0CH1,UsePWM1CH1CapReloadMultiselect,PWM_CAPTURE_INT_RISING_LATCH|PWM_CAPTURE_INT_FALLING_LATCH,PWM1->CAPCTL,0x40059000+0x204,PWM_CAPCTL_FCRLDEN1_Msk|PWM_CAPCTL_RCRLDEN1_Msk,0x101<<17,PWM_CAPTURE_INT_RISING_LATCH|PWM_CAPTURE_INT_FALLING_LATCH,0x101<<17
PWM1_CH0CH1,PWM1CH1CapINTSelect,0
PWM1_CH0CH1,PWM1CH1CapINTSelect,1,PWM1->CAPIEN,0x40059000+0x250,0x101<<1,0x101<<1,1,0x1<<1
PWM1_CH0CH1,PWM1CH1CapINTSelect,2,PWM1->CAPIEN,0x40059000+0x250,0x101<<1,0x101<<1,2,0x100<<1
PWM1_CH0CH1,PWM1CH1CapINTSelect,3,PWM1->CAPIEN,0x40059000+0x250,0x101<<1,0x101<<1,3,0x101<<1
PWM1_CH0CH1,PWM1CH01OutputFuncSetmode,0
PWM1_CH0CH1,PWM1CH01OutputFuncSetmode,1
PWM1_CH0CH1,PWM1CH01FREQInteger,1,PWM1->CLKPSC[0],0x40059000+0x14,PWM_CLKPSC_CLKPSC_Msk,0xfff,1,0x2DC
PWM1_CH0CH1,PWM1CH01FREQInteger,1,PWM1->PERIOD[0],0x40059000+0x30,PWM_PERIOD_PERIOD_Msk,0xffff,1,0xFFCB
PWM1_CH0CH1,PWM1CH01FREQInteger,1000,PWM1->CLKPSC[0],0x40059000+0x14,PWM_CLKPSC_CLKPSC_Msk,0xfff,1000,0x0
PWM1_CH0CH1,PWM1CH01FREQInteger,1000,PWM1->PERIOD[0],0x40059000+0x30,PWM_PERIOD_PERIOD_Msk,0xffff,1000,0xBB7F
PWM1_CH0CH1,PWM1CH01FREQInteger,24000000,PWM1->CLKPSC[0],0x40059000+0x14,PWM_CLKPSC_CLKPSC_Msk,0xfff,24000000,0x0
PWM1_CH0CH1,PWM1CH01FREQInteger,24000000,PWM1->PERIOD[0],0x40059000+0x30,PWM_PERIOD_PERIOD_Msk,0xffff,24000000,0x1
PWM1_CH0CH1,PWM1CH01CLKSRCSelect,PWM_CLKSRC_PWM_CLK,PWM1->CLKSRC,0x40059000+0x10,PWM_CLKSRC_ECLKSRC0_Msk,0x7<<0,PWM_CLKSRC_PWM_CLK,0x0
PWM1_CH0CH1,PWM1CH01CLKSRCSelect,PWM_CLKSRC_TIMER0,PWM1->CLKSRC,0x40059000+0x10,PWM_CLKSRC_ECLKSRC0_Msk,0x7<<0,PWM_CLKSRC_TIMER0,0x1
PWM1_CH0CH1,PWM1CH01CLKSRCSelect,PWM_CLKSRC_TIMER1,PWM1->CLKSRC,0x40059000+0x10,PWM_CLKSRC_ECLKSRC0_Msk,0x7<<0,PWM_CLKSRC_TIMER1,0x2
PWM1_CH0CH1,PWM1CH01CLKSRCSelect,PWM_CLKSRC_TIMER2,PWM1->CLKSRC,0x40059000+0x10,PWM_CLKSRC_ECLKSRC0_Msk,0x7<<0,PWM_CLKSRC_TIMER2,0x3
PWM1_CH0CH1,PWM1CH01CLKSRCSelect,PWM_CLKSRC_TIMER3,PWM1->CLKSRC,0x40059000+0x10,PWM_CLKSRC_ECLKSRC0_Msk,0x7<<0,PWM_CLKSRC_TIMER3,0x4
PWM1_CH0CH1,PWM1CH01CNTTypeSelect,PWM_UP_COUNTER,PWM1->CTL1,0x40059000+0x4,PWM_CTL1_CNTTYPE0_Msk,0x3<<0,PWM_UP_COUNTER,0x0
PWM1_CH0CH1,PWM1CH01CNTTypeSelect,PWM_DOWN_COUNTER,PWM1->CTL1,0x40059000+0x4,PWM_CTL1_CNTTYPE0_Msk,0x3<<0,PWM_DOWN_COUNTER,0x1
PWM1_CH0CH1,PWM1CH01CNTTypeSelect,PWM_UP_DOWN_COUNTER,PWM1->CTL1,0x40059000+0x4,PWM_CTL1_CNTTYPE0_Msk,0x3<<0,PWM_UP_DOWN_COUNTER,0x2
PWM1_CH0CH1,PWM1CH01PrescalerInteger,0,PWM1->CLKPSC[0],0x40059000+0x14,PWM_CLKPSC_CLKPSC_Msk,0xfff,0,0
PWM1_CH0CH1,PWM1CH01PrescalerInteger,10,PWM1->CLKPSC[0],0x40059000+0x14,PWM_CLKPSC_CLKPSC_Msk,0xfff,10,10
PWM1_CH0CH1,PWM1CH01PrescalerInteger,4095,PWM1->CLKPSC[0],0x40059000+0x14,PWM_CLKPSC_CLKPSC_Msk,0xfff,4095,4095
PWM1_CH0CH1,PWM1CH01PeriodInteger,0,PWM1->PERIOD[0],0x40059000+0x30,PWM_PERIOD_PERIOD_Msk,0xffff,0,0
PWM1_CH0CH1,PWM1CH01PeriodInteger,1000,PWM1->PERIOD[0],0x40059000+0x30,PWM_PERIOD_PERIOD_Msk,0xffff,1000,1000
PWM1_CH0CH1,PWM1CH01PeriodInteger,65535,PWM1->PERIOD[0],0x40059000+0x30,PWM_PERIOD_PERIOD_Msk,0xffff,65535,65535
PWM1_CH0CH1,UsePWM1CH01SyncStartENBoolean,0
PWM1_CH0CH1,UsePWM1CH01SyncStartENBoolean,1
PWM1_CH0CH1,UsePWM1CH01SyncStartSrcSelect,PWM_SSCTL_SSRC_PWM0,PWM1->SSCTL,0x40059000+0x110,PWM_SSCTL_SSRC_Msk | PWM_SSCTL_SSEN0_Msk,0x301<<0,PWM_SSCTL_SSRC_PWM0,0x1<<0
PWM1_CH0CH1,UsePWM1CH01SyncStartSrcSelect,PWM_SSCTL_SSRC_PWM1,PWM1->SSCTL,0x40059000+0x110,PWM_SSCTL_SSRC_Msk | PWM_SSCTL_SSEN0_Msk,0x301<<0,PWM_SSCTL_SSRC_PWM1,0x101<<0
PWM1_CH0CH1,UsePWM1CH01SyncStartSrcSelect,PWM_SSCTL_SSRC_BPWM0,PWM1->SSCTL,0x40059000+0x110,PWM_SSCTL_SSRC_Msk | PWM_SSCTL_SSEN0_Msk,0x301<<0,PWM_SSCTL_SSRC_BPWM0,0x201<<0
PWM1_CH0CH1,UsePWM1CH01SyncStartSrcSelect,PWM_SSCTL_SSRC_BPWM1,PWM1->SSCTL,0x40059000+0x110,PWM_SSCTL_SSRC_Msk | PWM_SSCTL_SSEN0_Msk,0x301<<0,PWM_SSCTL_SSRC_BPWM1,0x301<<0
PWM1_CH0CH1,UsePWM1CH01ComplemataryENBoolean,0
PWM1_CH0CH1,UsePWM1CH01ComplemataryENBoolean,1,PWM1->CTL1,0x40059000+0x4,PWM_CTL1_OUTMODE0_Msk,0x1<<24,PWM_CTL1_OUTMODE0_Msk,0x1<<24
PWM1_CH0CH1,UsePWM1CH01DeadtimeENBoolean,0
PWM1_CH0CH1,UsePWM1CH01DeadtimeENBoolean,1
PWM1_CH0CH1,PWM1CH01DeadtimeCNTInteger,0,PWM1->DTCTL[0],0x40059000+0x70,PWM_DTCTL0_1_DTEN_Msk | PWM_DTCTL0_1_DTCNT_Msk,0x10fff,0,0x10000
PWM1_CH0CH1,PWM1CH01DeadtimeCNTInteger,10,PWM1->DTCTL[0],0x40059000+0x70,PWM_DTCTL0_1_DTEN_Msk | PWM_DTCTL0_1_DTCNT_Msk,0x10fff,10,0x1000A
PWM1_CH0CH1,PWM1CH01DeadtimeCNTInteger,4095,PWM1->DTCTL[0],0x40059000+0x70,PWM_DTCTL0_1_DTEN_Msk | PWM_DTCTL0_1_DTCNT_Msk,0x10fff,4095,0x10FFF
PWM1_CH0CH1,PWM1CH01DeadtimeCLKSRCSelect,0,PWM1->DTCTL[0],0x40059000+0x70,PWM_DTCTL_DTCKSEL_Msk,0x1<<24,0,0x0<<24
PWM1_CH0CH1,PWM1CH01DeadtimeCLKSRCSelect,1,PWM1->DTCTL[0],0x40059000+0x70,PWM_DTCTL_DTCKSEL_Msk,0x1<<24,PWM_DTCTL_DTCKSEL_Msk,0x1<<24
PWM1_CH0CH1,UsePWM1CH01BrakeENBoolean,0
PWM1_CH0CH1,UsePWM1CH01BrakeENBoolean,1
PWM1_CH0CH1,PWM1CH01BrakeSRCMultiselect,PWM_FB_EDGE_BKP0,PWM1->BRKCTL[0],0x40059000+0xC8,PWM_BRKCTL_BRKP0EEN_Msk,0x1<<4,PWM_FB_EDGE_BKP0,0x1<<4
PWM1_CH0CH1,PWM1CH01BrakeSRCMultiselect,PWM_FB_EDGE_BKP1,PWM1->BRKCTL[0],0x40059000+0xC8,PWM_BRKCTL_BRKP1EEN_Msk,0x1<<5,PWM_FB_EDGE_BKP1,0x1<<5
PWM1_CH0CH1,PWM1CH01BrakeSRCMultiselect,PWM_FB_EDGE_ACMP0,PWM1->BRKCTL[0],0x40059000+0xC8,PWM_BRKCTL_CPO0EBEN_Msk,0x1<<0,PWM_FB_EDGE_ACMP0,0x1<<0
PWM1_CH0CH1,PWM1CH01BrakeSRCMultiselect,PWM_FB_EDGE_ACMP1,PWM1->BRKCTL[0],0x40059000+0xC8,PWM_BRKCTL_CPO1EBEN_Msk,0x1<<1,PWM_FB_EDGE_ACMP1,0x1<<1
PWM1_CH0CH1,PWM1CH01BrakeSRCMultiselect,0x180,PWM1->BRKCTL[0],0x40059000+0xC8,PWM_BRKCTL_SYSEBEN_Msk,0x1<<7,0x180,0x1<<7
PWM1_CH0CH1,PWM1CH01BrakeSRCMultiselect,0x180,PWM1->FAILBRK,0x40059000+0xC4,0xB,0xB,0x180,0x1
PWM1_CH0CH1,PWM1CH01BrakeSRCMultiselect,0x280,PWM1->BRKCTL[0],0x40059000+0xC8,PWM_BRKCTL_SYSEBEN_Msk,0x1<<7,0x280,0x1<<7
PWM1_CH0CH1,PWM1CH01BrakeSRCMultiselect,0x280,PWM1->FAILBRK,0x40059000+0xC4,0xB,0xB,0x280,0x2
PWM1_CH0CH1,PWM1CH01BrakeSRCMultiselect,0x880,PWM1->BRKCTL[0],0x40059000+0xC8,PWM_BRKCTL_SYSEBEN_Msk,0x1<<7,0x880,0x1<<7
PWM1_CH0CH1,PWM1CH01BrakeSRCMultiselect,0x880,PWM1->FAILBRK,0x40059000+0xC4,0xB,0xB,0x880,0x8
PWM1_CH0CH1,PWM1CH01BrakedetecttypeSelect,PWM_FB_EDGE,PWM1->BRKCTL[0],0x40059000+0xC8
PWM1_CH0CH1,PWM1CH01BrakedetecttypeSelect,PWM_FB_LEVEL,PWM1->BRKCTL[0],0x40059000+0xC8
PWM1_CH0CH1,PWM1CH01BrakefiltetEnBoolen,0
PWM1_CH0CH1,PWM1CH01BrakefiltetEnBoolen,1
PWM1_CH0CH1,PWM1CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_1,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_1,0x0<<1
PWM1_CH0CH1,PWM1CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_1,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_1,0x0<<9
PWM1_CH0CH1,PWM1CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_2,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_2,0x1<<1
PWM1_CH0CH1,PWM1CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_2,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_2,0x1<<9
PWM1_CH0CH1,PWM1CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_4,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_4,0x2<<1
PWM1_CH0CH1,PWM1CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_4,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_4,0x2<<9
PWM1_CH0CH1,PWM1CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_8,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_8,0x3<<1
PWM1_CH0CH1,PWM1CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_8,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_8,0x3<<9
PWM1_CH0CH1,PWM1CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_16,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_16,0x4<<1
PWM1_CH0CH1,PWM1CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_16,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_16,0x4<<9
PWM1_CH0CH1,PWM1CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_32,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_32,0x5<<1
PWM1_CH0CH1,PWM1CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_32,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_32,0x5<<9
PWM1_CH0CH1,PWM1CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_64,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_64,0x6<<1
PWM1_CH0CH1,PWM1CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_64,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_64,0x6<<9
PWM1_CH0CH1,PWM1CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_128,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_128,0x7<<1
PWM1_CH0CH1,PWM1CH01BrakefilterCLKSelect,PWM_NF_CLK_DIV_128,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_128,0x7<<9
PWM1_CH0CH1,PWM1CH01BrakefilterCNTINT,0,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK0FEN_Msk | PWM_BNF_BRK0NFCNT_Msk,0x71<<0,0,0x1<<0
PWM1_CH0CH1,PWM1CH01BrakefilterCNTINT,0,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1FEN_Msk | PWM_BNF_BRK1FCNT_Msk,0x71<<8,0,0x1<<8
PWM1_CH0CH1,PWM1CH01BrakefilterCNTINT,7,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK0FEN_Msk | PWM_BNF_BRK0NFCNT_Msk,0x71<<0,7,0x71<<0
PWM1_CH0CH1,PWM1CH01BrakefilterCNTINT,7,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1FEN_Msk | PWM_BNF_BRK1FCNT_Msk,0x71<<8,7,0x71<<8
PWM1_CH0CH1,PWM1CH01BrakepininvEn,0,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1PINV_Msk,0x1<<15,0,0x0<<15
PWM1_CH0CH1,PWM1CH01BrakepininvEn,1,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1PINV_Msk,0x1<<15,PWM_BNF_BRK1PINV_Msk,0x1<<15
PWM1_CH0CH1,PWM1CH0BrakeActionSelect,0,PWM1->BRKCTL[0],0x40059000+0xC8,PWM_BRKCTL_BRKAEVEN_Msk,0x3<<16,0,0x0<<16
PWM1_CH0CH1,PWM1CH0BrakeActionSelect,1,PWM1->BRKCTL[0],0x40059000+0xC8,PWM_BRKCTL_BRKAEVEN_Msk,0x3<<16,1,0x1<<16
PWM1_CH0CH1,PWM1CH0BrakeActionSelect,2,PWM1->BRKCTL[0],0x40059000+0xC8,PWM_BRKCTL_BRKAEVEN_Msk,0x3<<16,2,0x2<<16
PWM1_CH0CH1,PWM1CH0BrakeActionSelect,3,PWM1->BRKCTL[0],0x40059000+0xC8,PWM_BRKCTL_BRKAEVEN_Msk,0x3<<16,3,0x3<<16
PWM1_CH0CH1,PWM1CH1BrakeActionSelect,0,PWM1->BRKCTL[0],0x40059000+0xC8,PWM_BRKCTL_BRKAODD_Msk,0x3<<18,0,0x0<<18
PWM1_CH0CH1,PWM1CH1BrakeActionSelect,1,PWM1->BRKCTL[0],0x40059000+0xC8,PWM_BRKCTL_BRKAODD_Msk,0x3<<18,1,0x1<<18
PWM1_CH0CH1,PWM1CH1BrakeActionSelect,2,PWM1->BRKCTL[0],0x40059000+0xC8,PWM_BRKCTL_BRKAODD_Msk,0x3<<18,2,0x2<<18
PWM1_CH0CH1,PWM1CH1BrakeActionSelect,3,PWM1->BRKCTL[0],0x40059000+0xC8,PWM_BRKCTL_BRKAODD_Msk,0x3<<18,3,0x3<<18
PWM1_CH0CH1,UsePWM1CH0ENBoolean,0
PWM1_CH0CH1,UsePWM1CH0ENBoolean,1
PWM1_CH0CH1,UsePWM1CH0AdvanceBoolean,0
PWM1_CH0CH1,UsePWM1CH0AdvanceBoolean,1
PWM1_CH0CH1,PWM1CH0DUTYInteger,0,PWM1->CMPDAT[0],0x40059000+0x50,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
PWM1_CH0CH1,PWM1CH0DUTYInteger,10,PWM1->CMPDAT[0],0x40059000+0x50,PWM_CMPDAT_CMPDAT_Msk,0xffff,10,0x12c0
PWM1_CH0CH1,PWM1CH0DUTYInteger,100,PWM1->CMPDAT[0],0x40059000+0x50,PWM_CMPDAT_CMPDAT_Msk,0xffff,100,0xbb7f
PWM1_CH0CH1,PWM1CH0CmpdataInteger,0,PWM1->CMPDAT[0],0x40059000+0x50,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
PWM1_CH0CH1,PWM1CH0CmpdataInteger,1000,PWM1->CMPDAT[0],0x40059000+0x50,PWM_CMPDAT_CMPDAT_Msk,0xffff,1000,1000
PWM1_CH0CH1,PWM1CH0CmpdataInteger,65535,PWM1->CMPDAT[0],0x40059000+0x50,PWM_CMPDAT_CMPDAT_Msk,0xffff,65535,65535
PWM1_CH0CH1,PWM1CH0WaveOutPeriodSelect,PWM_OUTPUT_NOTHING,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_PRDPCTL0_Msk,0x3<<16,PWM_OUTPUT_NOTHING,0x0<<16
PWM1_CH0CH1,PWM1CH0WaveOutPeriodSelect,PWM_OUTPUT_LOW,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_PRDPCTL0_Msk,0x3<<16,PWM_OUTPUT_LOW,0x1<<16
PWM1_CH0CH1,PWM1CH0WaveOutPeriodSelect,PWM_OUTPUT_HIGH,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_PRDPCTL0_Msk,0x3<<16,PWM_OUTPUT_HIGH,0x2<<16
PWM1_CH0CH1,PWM1CH0WaveOutPeriodSelect,PWM_OUTPUT_TOGGLE,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_PRDPCTL0_Msk,0x3<<16,PWM_OUTPUT_TOGGLE,0x3<<16
PWM1_CH0CH1,PWM1CH0WaveOutZeroSelect,PWM_OUTPUT_NOTHING,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_ZPCTL0_Msk,0x3<<0,PWM_OUTPUT_NOTHING,0x0<<0
PWM1_CH0CH1,PWM1CH0WaveOutZeroSelect,PWM_OUTPUT_LOW,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_ZPCTL0_Msk,0x3<<0,PWM_OUTPUT_LOW,0x1<<0
PWM1_CH0CH1,PWM1CH0WaveOutZeroSelect,PWM_OUTPUT_HIGH,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_ZPCTL0_Msk,0x3<<0,PWM_OUTPUT_HIGH,0x2<<0
PWM1_CH0CH1,PWM1CH0WaveOutZeroSelect,PWM_OUTPUT_TOGGLE,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_ZPCTL0_Msk,0x3<<0,PWM_OUTPUT_TOGGLE,0x3<<0
PWM1_CH0CH1,PWM1CH0WaveOutCmpUpSelect,PWM_OUTPUT_NOTHING,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPUCTL0_Msk,0x3<<0,PWM_OUTPUT_NOTHING,0x0<<0
PWM1_CH0CH1,PWM1CH0WaveOutCmpUpSelect,PWM_OUTPUT_LOW,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPUCTL0_Msk,0x3<<0,PWM_OUTPUT_LOW,0x1<<0
PWM1_CH0CH1,PWM1CH0WaveOutCmpUpSelect,PWM_OUTPUT_HIGH,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPUCTL0_Msk,0x3<<0,PWM_OUTPUT_HIGH,0x2<<0
PWM1_CH0CH1,PWM1CH0WaveOutCmpUpSelect,PWM_OUTPUT_TOGGLE,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPUCTL0_Msk,0x3<<0,PWM_OUTPUT_TOGGLE,0x3<<0
PWM1_CH0CH1,PWM1CH0WaveOutCmpDownSelect,PWM_OUTPUT_NOTHING,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPDCTL0_Msk,0x3<<16,PWM_OUTPUT_NOTHING,0x0<<16
PWM1_CH0CH1,PWM1CH0WaveOutCmpDownSelect,PWM_OUTPUT_LOW,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPDCTL0_Msk,0x3<<16,PWM_OUTPUT_LOW,0x1<<16
PWM1_CH0CH1,PWM1CH0WaveOutCmpDownSelect,PWM_OUTPUT_HIGH,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPDCTL0_Msk,0x3<<16,PWM_OUTPUT_HIGH,0x2<<16
PWM1_CH0CH1,PWM1CH0WaveOutCmpDownSelect,PWM_OUTPUT_TOGGLE,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPDCTL0_Msk,0x3<<16,PWM_OUTPUT_TOGGLE,0x3<<16
PWM1_CH0CH1,PWM1CH0LoadModeSelect,0
PWM1_CH0CH1,PWM1CH0LoadModeSelect,1,PWM1->CTL0,0x40059000+0x0,PWM_CTL0_IMMLDEN0_Msk,0x1<<16,BPWM_CTL0_IMMLDEN0_Msk,0x1<<16
PWM1_CH0CH1,PWM1CH0LoadModeSelect,2,PWM1->CTL0,0x40059000+0x0,PWM_CTL0_CTRLD0_Msk,0x1<<0,BPWM_CTL0_CTRLD0_Msk,0x1<<0
PWM1_CH0CH1,PWM1CH0otherOutputSelect,0
PWM1_CH0CH1,PWM1CH0otherOutputSelect,1,PWM1->MSKEN,0x40059000+0xB8,PWM_MSKEN_MSKEN0_Msk,0x1<<0,PWM_MSKEN_MSKEN0_Msk,0x1<<0
PWM1_CH0CH1,PWM1CH0otherOutputSelect,2,PWM1->POLCTL,0x40059000+0xD4,PWM_POLCTL_PINV0_Msk,0x1<<0,PWM_POLCTL_PINV0_Msk,0x1<<0
PWM1_CH0CH1,PWM1CH0MaskDataSelect,0,PWM1->MSK,0x40059000+0xBC,PWM_MSK_MSKDAT0_Msk,0x1<<0,0,0x0<<0
PWM1_CH0CH1,PWM1CH0MaskDataSelect,1,PWM1->MSK,0x40059000+0xBC,PWM_MSK_MSKDAT0_Msk,0x1<<0,PWM_MSK_MSKDAT0_Msk,0x1<<0
PWM1_CH0CH1,UsePWM1CH0TrigerEADCENBoolean,0
PWM1_CH0CH1,UsePWM1CH0TrigerEADCENBoolean,1
PWM1_CH0CH1,UsePWM1CH0TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_ZERO_POINT,PWM1->EADCTS0,0x40059000+0xF8,PWM_EADCTS0_TRGEN0_Msk | PWM_EADCTS0_TRGSEL0_Msk,0x8f<<0,PWM_TRIGGER_ADC_EVEN_ZERO_POINT,0x80<<0
PWM1_CH0CH1,UsePWM1CH0TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_PERIOD_POINT,PWM1->EADCTS0,0x40059000+0xF8,PWM_EADCTS0_TRGEN0_Msk | PWM_EADCTS0_TRGSEL0_Msk,0x8f<<0,PWM_TRIGGER_ADC_EVEN_PERIOD_POINT,0x81<<0
PWM1_CH0CH1,UsePWM1CH0TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,PWM1->EADCTS0,0x40059000+0xF8,PWM_EADCTS0_TRGEN0_Msk | PWM_EADCTS0_TRGSEL0_Msk,0x8f<<0,PWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,0x82<<0
PWM1_CH0CH1,UsePWM1CH0TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,PWM1->EADCTS0,0x40059000+0xF8,PWM_EADCTS0_TRGEN0_Msk | PWM_EADCTS0_TRGSEL0_Msk,0x8f<<0,PWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,0x83<<0
PWM1_CH0CH1,UsePWM1CH0TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,PWM1->EADCTS0,0x40059000+0xF8,PWM_EADCTS0_TRGEN0_Msk | PWM_EADCTS0_TRGSEL0_Msk,0x8f<<0,PWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,0x84<<0
PWM1_CH0CH1,UsePWM1CH0TrigerEADCSrcSelect,PWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,PWM1->EADCTS0,0x40059000+0xF8,PWM_EADCTS0_TRGEN0_Msk | PWM_EADCTS0_TRGSEL0_Msk,0x8f<<0,PWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,0x88<<0
PWM1_CH0CH1,UsePWM1CH0TrigerEADCSrcSelect,PWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,PWM1->EADCTS0,0x40059000+0xF8,PWM_EADCTS0_TRGEN0_Msk | PWM_EADCTS0_TRGSEL0_Msk,0x8f<<0,PWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,0x89<<0
PWM1_CH0CH1,PWM1CH0INTSelect,1,PWM1->INTEN0,0x40059000+0xE0,PWM_INTEN0_ZIEN0_Msk,0x1<<0,PWM_INTEN0_ZIEN0_Msk,0x1<<0
PWM1_CH0CH1,PWM1CH0INTSelect,2,PWM1->INTEN0,0x40059000+0xE0,PWM_INTEN0_PIEN0_Msk,0x1<<8,PWM_INTEN0_PIEN0_Msk,0x1<<8
PWM1_CH0CH1,PWM1CH0INTSelect,4,PWM1->INTEN0,0x40059000+0xE0,PWM_INTEN0_CMPUIEN0_Msk,0x1<<16,PWM_INTEN0_CMPUIEN0_Msk,0x1<<16
PWM1_CH0CH1,PWM1CH0INTSelect,8,PWM1->INTEN0,0x40059000+0xE0,PWM_INTEN0_CMPDIEN0_Msk,0x1<<24,PWM_INTEN0_CMPDIEN0_Msk,0x1<<24
PWM1_CH0CH1,PWM1CH0INTSelect,16,PWM1->INTEN1,0x40059000+0xE4,PWM_INTEN1_BRKEIEN0_1_Msk,0x1,PWM_INTEN1_BRKEIEN0_1_Msk,0x1
PWM1_CH0CH1,UsePWM1CH1ENBoolean,0
PWM1_CH0CH1,UsePWM1CH1ENBoolean,1
PWM1_CH0CH1,UsePWM1CH1AdvanceBoolean,0
PWM1_CH0CH1,UsePWM1CH1AdvanceBoolean,1
PWM1_CH0CH1,PWM1CH1DUTYInteger,0,PWM1->CMPDAT[1],0x40059000+0x54,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
PWM1_CH0CH1,PWM1CH1DUTYInteger,10,PWM1->CMPDAT[1],0x40059000+0x54,PWM_CMPDAT_CMPDAT_Msk,0xffff,10,0x12c0
PWM1_CH0CH1,PWM1CH1DUTYInteger,100,PWM1->CMPDAT[1],0x40059000+0x54,PWM_CMPDAT_CMPDAT_Msk,0xffff,100,0xbb7f
PWM1_CH0CH1,PWM1CH1CmpdataInteger,0,PWM1->CMPDAT[1],0x40059000+0x54,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
PWM1_CH0CH1,PWM1CH1CmpdataInteger,1000,PWM1->CMPDAT[1],0x40059000+0x54,PWM_CMPDAT_CMPDAT_Msk,0xffff,1000,1000
PWM1_CH0CH1,PWM1CH1CmpdataInteger,65535,PWM1->CMPDAT[1],0x40059000+0x54,PWM_CMPDAT_CMPDAT_Msk,0xffff,65535,65535
PWM1_CH0CH1,PWM1CH1WaveOutPeriodSelect,PWM_OUTPUT_NOTHING,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_PRDPCTL1_Msk,0x3<<18,PWM_OUTPUT_NOTHING,0x0<<18
PWM1_CH0CH1,PWM1CH1WaveOutPeriodSelect,PWM_OUTPUT_LOW,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_PRDPCTL1_Msk,0x3<<18,PWM_OUTPUT_LOW,0x1<<18
PWM1_CH0CH1,PWM1CH1WaveOutPeriodSelect,PWM_OUTPUT_HIGH,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_PRDPCTL1_Msk,0x3<<18,PWM_OUTPUT_HIGH,0x2<<18
PWM1_CH0CH1,PWM1CH1WaveOutPeriodSelect,PWM_OUTPUT_TOGGLE,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_PRDPCTL1_Msk,0x3<<18,PWM_OUTPUT_TOGGLE,0x3<<18
PWM1_CH0CH1,PWM1CH1WaveOutZeroSelect,PWM_OUTPUT_NOTHING,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_ZPCTL1_Msk,0x3<<2,PWM_OUTPUT_NOTHING,0x0<<2
PWM1_CH0CH1,PWM1CH1WaveOutZeroSelect,PWM_OUTPUT_LOW,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_ZPCTL1_Msk,0x3<<2,PWM_OUTPUT_LOW,0x1<<2
PWM1_CH0CH1,PWM1CH1WaveOutZeroSelect,PWM_OUTPUT_HIGH,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_ZPCTL1_Msk,0x3<<2,PWM_OUTPUT_HIGH,0x2<<2
PWM1_CH0CH1,PWM1CH1WaveOutZeroSelect,PWM_OUTPUT_TOGGLE,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_ZPCTL1_Msk,0x3<<2,PWM_OUTPUT_TOGGLE,0x3<<2
PWM1_CH0CH1,PWM1CH1WaveOutCmpUpSelect,PWM_OUTPUT_NOTHING,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPUCTL1_Msk,0x3<<2,PWM_OUTPUT_NOTHING,0x0<<2
PWM1_CH0CH1,PWM1CH1WaveOutCmpUpSelect,PWM_OUTPUT_LOW,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPUCTL1_Msk,0x3<<2,PWM_OUTPUT_LOW,0x1<<2
PWM1_CH0CH1,PWM1CH1WaveOutCmpUpSelect,PWM_OUTPUT_HIGH,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPUCTL1_Msk,0x3<<2,PWM_OUTPUT_HIGH,0x2<<2
PWM1_CH0CH1,PWM1CH1WaveOutCmpUpSelect,PWM_OUTPUT_TOGGLE,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPUCTL1_Msk,0x3<<2,PWM_OUTPUT_TOGGLE,0x3<<2
PWM1_CH0CH1,PWM1CH1WaveOutCmpDownSelect,PWM_OUTPUT_NOTHING,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPDCTL1_Msk,0x3<<18,PWM_OUTPUT_NOTHING,0x0<<18
PWM1_CH0CH1,PWM1CH1WaveOutCmpDownSelect,PWM_OUTPUT_LOW,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPDCTL1_Msk,0x3<<18,PWM_OUTPUT_LOW,0x1<<18
PWM1_CH0CH1,PWM1CH1WaveOutCmpDownSelect,PWM_OUTPUT_HIGH,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPDCTL1_Msk,0x3<<18,PWM_OUTPUT_HIGH,0x2<<18
PWM1_CH0CH1,PWM1CH1WaveOutCmpDownSelect,PWM_OUTPUT_TOGGLE,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPDCTL1_Msk,0x3<<18,PWM_OUTPUT_TOGGLE,0x3<<18
PWM1_CH0CH1,PWM1CH1LoadModeSelect,0
PWM1_CH0CH1,PWM1CH1LoadModeSelect,1,PWM1->CTL0,0x40059000+0x0,PWM_CTL0_IMMLDEN1_Msk,0x1<<17,PWM_CTL0_IMMLDEN1_Msk,0x1<<17
PWM1_CH0CH1,PWM1CH1LoadModeSelect,2,PWM1->CTL0,0x40059000+0x0,PWM_CTL0_CTRLD1_Msk,0x1<<1,PWM_CTL0_CTRLD1_Msk,0x1<<1
PWM1_CH0CH1,PWM1CH1otherOutputSelect,0
PWM1_CH0CH1,PWM1CH1otherOutputSelect,1,PWM1->MSKEN,0x40059000+0xB8,PWM_MSKEN_MSKEN1_Msk,0x1<<1,PWM_MSKEN_MSKEN1_Msk,0x1<<1
PWM1_CH0CH1,PWM1CH1otherOutputSelect,2,PWM1->POLCTL,0x40059000+0xD4,PWM_POLCTL_PINV1_Msk,0x1<<1,PWM_POLCTL_PINV1_Msk,0x1<<1
PWM1_CH0CH1,PWM1CH1MaskDataSelect,0,PWM1->MSK,0x40059000+0xBC,PWM_MSK_MSKDAT1_Msk,0x1<<1,0,0x0<<1
PWM1_CH0CH1,PWM1CH1MaskDataSelect,1,PWM1->MSK,0x40059000+0xBC,PWM_MSK_MSKDAT1_Msk,0x1<<1,PWM_MSK_MSKDAT1_Msk,0x1<<1
PWM1_CH0CH1,UsePWM1CH1TrigerEADCENBoolean,0
PWM1_CH0CH1,UsePWM1CH1TrigerEADCENBoolean,1
PWM1_CH0CH1,UsePWM1CH1TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_ZERO_POINT,PWM1->EADCTS0,0x40059000+0xF8,PWM_EADCTS0_TRGEN1_Msk | PWM_EADCTS0_TRGSEL1_Msk,0x8f<<8,PWM_TRIGGER_ADC_EVEN_ZERO_POINT,0x80<<8
PWM1_CH0CH1,UsePWM1CH1TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_PERIOD_POINT,PWM1->EADCTS0,0x40059000+0xF8,PWM_EADCTS0_TRGEN1_Msk | PWM_EADCTS0_TRGSEL1_Msk,0x8f<<8,PWM_TRIGGER_ADC_EVEN_PERIOD_POINT,0x81<<8
PWM1_CH0CH1,UsePWM1CH1TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,PWM1->EADCTS0,0x40059000+0xF8,PWM_EADCTS0_TRGEN1_Msk | PWM_EADCTS0_TRGSEL1_Msk,0x8f<<8,PWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,0x82<<8
PWM1_CH0CH1,UsePWM1CH1TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,PWM1->EADCTS0,0x40059000+0xF8,PWM_EADCTS0_TRGEN1_Msk | PWM_EADCTS0_TRGSEL1_Msk,0x8f<<8,PWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,0x83<<8
PWM1_CH0CH1,UsePWM1CH1TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,PWM1->EADCTS0,0x40059000+0xF8,PWM_EADCTS0_TRGEN1_Msk | PWM_EADCTS0_TRGSEL1_Msk,0x8f<<8,PWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,0x84<<8
PWM1_CH0CH1,UsePWM1CH1TrigerEADCSrcSelect,PWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,PWM1->EADCTS0,0x40059000+0xF8,PWM_EADCTS0_TRGEN1_Msk | PWM_EADCTS0_TRGSEL1_Msk,0x8f<<8,PWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,0x88<<8
PWM1_CH0CH1,UsePWM1CH1TrigerEADCSrcSelect,PWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,PWM1->EADCTS0,0x40059000+0xF8,PWM_EADCTS0_TRGEN1_Msk | PWM_EADCTS0_TRGSEL1_Msk,0x8f<<8,PWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,0x89<<8
PWM1_CH0CH1,PWM1CH1INTSelect,1,PWM1->INTEN0,0x40059000+0xE0,PWM_INTEN_ZIEN0_Msk,0x1<<0,PWM_INTEN_ZIEN0_Msk,0x1<<0
PWM1_CH0CH1,PWM1CH1INTSelect,2,PWM1->INTEN0,0x40059000+0xE0,PWM_INTEN_PIEN0_Msk,0x1<<8,PWM_INTEN_PIEN0_Msk,0x1<<8
PWM1_CH0CH1,PWM1CH1INTSelect,4,PWM1->INTEN0,0x40059000+0xE0,PWM_INTEN_CMPUIEN1_Msk,0x1<<17,PWM_INTEN_CMPUIEN1_Msk,0x1<<17
PWM1_CH0CH1,PWM1CH1INTSelect,8,PWM1->INTEN0,0x40059000+0xE0,PWM_INTEN_CMPDIEN1_Msk,0x1<<25,PWM_INTEN_CMPDIEN1_Msk,0x1<<25
PWM1_CH0CH1,PWM1CH1INTSelect,16,PWM1->INTEN1,0x40059000+0xE4,PWM_INTEN1_BRKEIEN0_1_Msk,0x1,PWM_INTEN1_BRKEIEN0_1_Msk,0x1
PWM1_CH2CH3,TagID,0
PWM1_CH2CH3,PWM1CH23FuncSelect,0
PWM1_CH2CH3,PWM1CH23FuncSelect,1,IP_BASE,0x4000C000,FMC->ISPCTL,0x00
PWM1_CH2CH3,PWM1CH23CapUnitTimeInterger,10,PWM1->CLKPSC[1],0x40059000+0x18,PWM_CLKPSC_CLKPSC_Msk,0xfff,10,0
PWM1_CH2CH3,PWM1CH23CapUnitTimeInterger,1000,PWM1->CLKPSC[1],0x40059000+0x18,PWM_CLKPSC_CLKPSC_Msk,0xfff,1000,47
PWM1_CH2CH3,PWM1CH23CapUnitTimeInterger,85000,PWM1->CLKPSC[1],0x40059000+0x18,PWM_CLKPSC_CLKPSC_Msk,0xfff,85000,0xfef
PWM1_CH2CH3,UsePWM1CH23PDMAENCapBoolean,0
PWM1_CH2CH3,UsePWM1CH23PDMAENCapBoolean,1
PWM1_CH2CH3,UsePWM1CH23CapPDMACHSel,2,PWM1->PDMACTL,0x40059000+0x23C,PWM_PDMACTL_CHSEL2_3_Msk,0x11<<8,2,0x1<<8
PWM1_CH2CH3,UsePWM1CH23CapPDMACHSel,3,PWM1->PDMACTL,0x40059000+0x23C,PWM_PDMACTL_CHSEL2_3_Msk,0x11<<8,3,0x11<<8
PWM1_CH2CH3,UsePWM1CH2CapPDMADataSel,PWM_CAPTURE_PDMA_RISING_LATCH,PWM1->PDMACTL,0x40059000+0x23C,PWM_PDMACTL_CAPMOD2_3_Msk,0x3<<9,PWM_CAPTURE_PDMA_RISING_LATCH,0x1<<9
PWM1_CH2CH3,UsePWM1CH2CapPDMADataSel,PWM_CAPTURE_PDMA_FALLING_LATCH,PWM1->PDMACTL,0x40059000+0x23C,PWM_PDMACTL_CAPMOD2_3_Msk,0x3<<9,PWM_CAPTURE_PDMA_FALLING_LATCH,0x2<<9
PWM1_CH2CH3,UsePWM1CH2CapPDMADataSel,PWM_CAPTURE_PDMA_RISING_FALLING_LATCH,PWM1->PDMACTL,0x40059000+0x23C,PWM_PDMACTL_CAPMOD2_3_Msk,0x3<<9,PWM_CAPTURE_PDMA_RISING_FALLING_LATCH,0x3<<9
PWM1_CH2CH3,UsePWM1CH2CapPDMAFirstSel,0,PWM1->PDMACTL,0x40059000+0x23C,PWM_PDMACTL_CAPORD2_3_Msk,0x1<<11,0,0x0<<11
PWM1_CH2CH3,UsePWM1CH2CapPDMAFirstSel,1,PWM1->PDMACTL,0x40059000+0x23C,PWM_PDMACTL_CAPORD2_3_Msk,0x1<<11,1,0x1<<11
PWM1_CH2CH3,UsePWM1CH2ENCapBoolean,0
PWM1_CH2CH3,UsePWM1CH2ENCapBoolean,1
PWM1_CH2CH3,UsePWM1CH2AdvanceCapBoolean,0
PWM1_CH2CH3,UsePWM1CH2AdvanceCapBoolean,1
PWM1_CH2CH3,UsePWM1CH2CapReloadMultiselect,PWM_CAPTURE_INT_RISING_LATCH,PWM1->CAPCTL,0x40059000+0x204,PWM_CAPCTL_FCRLDEN2_Msk|PWM_CAPCTL_RCRLDEN2_Msk,0x1<<18,PWM_CAPTURE_INT_RISING_LATCH,0x1<<18
PWM1_CH2CH3,UsePWM1CH2CapReloadMultiselect,PWM_CAPTURE_INT_FALLING_LATCH,PWM1->CAPCTL,0x40059000+0x204,PWM_CAPCTL_FCRLDEN2_Msk|PWM_CAPCTL_RCRLDEN2_Msk,0x100<<18,PWM_CAPTURE_INT_FALLING_LATCH,0x100<<18
PWM1_CH2CH3,UsePWM1CH2CapReloadMultiselect,PWM_CAPTURE_INT_RISING_LATCH|PWM_CAPTURE_INT_FALLING_LATCH,PWM1->CAPCTL,0x40059000+0x204,PWM_CAPCTL_FCRLDEN2_Msk|PWM_CAPCTL_RCRLDEN2_Msk,0x101<<18,PWM_CAPTURE_INT_RISING_LATCH|PWM_CAPTURE_INT_FALLING_LATCH,0x101<<18
PWM1_CH2CH3,PWM1CH2CapINTSelect,0
PWM1_CH2CH3,PWM1CH2CapINTSelect,1,PWM1->CAPIEN,0x40059000+0x250,0x101<<2,0x101<<2,1,0x1<<2
PWM1_CH2CH3,PWM1CH2CapINTSelect,2,PWM1->CAPIEN,0x40059000+0x250,0x101<<2,0x101<<2,2,0x100<<2
PWM1_CH2CH3,PWM1CH2CapINTSelect,3,PWM1->CAPIEN,0x40059000+0x250,0x101<<2,0x101<<2,3,0x101<<2
PWM1_CH2CH3,UsePWM1CH3ENCapBoolean,0
PWM1_CH2CH3,UsePWM1CH3ENCapBoolean,1
PWM1_CH2CH3,UsePWM1CH3AdvanceCapBoolean,0
PWM1_CH2CH3,UsePWM1CH3AdvanceCapBoolean,1
PWM1_CH2CH3,UsePWM1CH3CapReloadMultiselect,PWM_CAPTURE_INT_RISING_LATCH,PWM1->CAPCTL,0x40059000+0x204,PWM_CAPCTL_FCRLDEN3_Msk|PWM_CAPCTL_RCRLDEN3_Msk,0x1<<19,PWM_CAPTURE_INT_RISING_LATCH,0x1<<19
PWM1_CH2CH3,UsePWM1CH3CapReloadMultiselect,PWM_CAPTURE_INT_FALLING_LATCH,PWM1->CAPCTL,0x40059000+0x204,PWM_CAPCTL_FCRLDEN3_Msk|PWM_CAPCTL_RCRLDEN3_Msk,0x100<<19,PWM_CAPTURE_INT_FALLING_LATCH,0x100<<19
PWM1_CH2CH3,UsePWM1CH3CapReloadMultiselect,PWM_CAPTURE_INT_RISING_LATCH|PWM_CAPTURE_INT_FALLING_LATCH,PWM1->CAPCTL,0x40059000+0x204,PWM_CAPCTL_FCRLDEN3_Msk|PWM_CAPCTL_RCRLDEN3_Msk,0x101<<19,PWM_CAPTURE_INT_RISING_LATCH|PWM_CAPTURE_INT_FALLING_LATCH,0x101<<19
PWM1_CH2CH3,PWM1CH3CapINTSelect,0
PWM1_CH2CH3,PWM1CH3CapINTSelect,1,PWM1->CAPIEN,0x40059000+0x250,0x101<<3,0x101<<3,1,0x1<<3
PWM1_CH2CH3,PWM1CH3CapINTSelect,2,PWM1->CAPIEN,0x40059000+0x250,0x101<<3,0x101<<3,2,0x100<<3
PWM1_CH2CH3,PWM1CH3CapINTSelect,3,PWM1->CAPIEN,0x40059000+0x250,0x101<<3,0x101<<3,3,0x101<<3
PWM1_CH2CH3,PWM1CH23OutputFuncSetmode,0
PWM1_CH2CH3,PWM1CH23OutputFuncSetmode,1
PWM1_CH2CH3,PWM1CH23FREQInteger,1,PWM1->CLKPSC[1],0x40059000+0x18,PWM_CLKPSC_CLKPSC_Msk,0xfff,1,0x2DC
PWM1_CH2CH3,PWM1CH23FREQInteger,1,PWM1->PERIOD[2],0x40059000+0x38,PWM_PERIOD_PERIOD_Msk,0xffff,1,0xFFCB
PWM1_CH2CH3,PWM1CH23FREQInteger,1000,PWM1->CLKPSC[1],0x40059000+0x18,PWM_CLKPSC_CLKPSC_Msk,0xfff,1000,0x0
PWM1_CH2CH3,PWM1CH23FREQInteger,1000,PWM1->PERIOD[2],0x40059000+0x38,PWM_PERIOD_PERIOD_Msk,0xffff,1000,0xBB7F
PWM1_CH2CH3,PWM1CH23FREQInteger,24000000,PWM1->CLKPSC[1],0x40059000+0x18,PWM_CLKPSC_CLKPSC_Msk,0xfff,24000000,0x0
PWM1_CH2CH3,PWM1CH23FREQInteger,24000000,PWM1->PERIOD[2],0x40059000+0x38,PWM_PERIOD_PERIOD_Msk,0xffff,24000000,0x1
PWM1_CH2CH3,PWM1CH23CLKSRCSelect,PWM_CLKSRC_PWM_CLK,PWM1->CLKSRC,0x40059000+0x10,PWM_CLKSRC_ECLKSRC2_Msk,0x7<<8,PWM_CLKSRC_PWM_CLK,0x0<<8
PWM1_CH2CH3,PWM1CH23CLKSRCSelect,PWM_CLKSRC_TIMER0,PWM1->CLKSRC,0x40059000+0x10,PWM_CLKSRC_ECLKSRC2_Msk,0x7<<8,PWM_CLKSRC_TIMER0,0x1<<8
PWM1_CH2CH3,PWM1CH23CLKSRCSelect,PWM_CLKSRC_TIMER1,PWM1->CLKSRC,0x40059000+0x10,PWM_CLKSRC_ECLKSRC2_Msk,0x7<<8,PWM_CLKSRC_TIMER1,0x2<<8
PWM1_CH2CH3,PWM1CH23CLKSRCSelect,PWM_CLKSRC_TIMER2,PWM1->CLKSRC,0x40059000+0x10,PWM_CLKSRC_ECLKSRC2_Msk,0x7<<8,PWM_CLKSRC_TIMER2,0x3<<8
PWM1_CH2CH3,PWM1CH23CLKSRCSelect,PWM_CLKSRC_TIMER3,PWM1->CLKSRC,0x40059000+0x10,PWM_CLKSRC_ECLKSRC2_Msk,0x7<<8,PWM_CLKSRC_TIMER3,0x4<<8
PWM1_CH2CH3,PWM1CH23CNTTypeSelect,PWM_UP_COUNTER,PWM1->CTL1,0x40059000+0x4,PWM_CTL1_CNTTYPE2_Msk,0x3<<4,PWM_UP_COUNTER,0x0<<4
PWM1_CH2CH3,PWM1CH23CNTTypeSelect,PWM_DOWN_COUNTER,PWM1->CTL1,0x40059000+0x4,PWM_CTL1_CNTTYPE2_Msk,0x3<<4,PWM_DOWN_COUNTER,0x1<<4
PWM1_CH2CH3,PWM1CH23CNTTypeSelect,PWM_UP_DOWN_COUNTER,PWM1->CTL1,0x40059000+0x4,PWM_CTL1_CNTTYPE2_Msk,0x3<<4,PWM_UP_DOWN_COUNTER,0x2<<4
PWM1_CH2CH3,PWM1CH23PrescalerInteger,0,PWM1->CLKPSC[1],0x40059000+0x18,PWM_CLKPSC_CLKPSC_Msk,0xfff,0,0
PWM1_CH2CH3,PWM1CH23PrescalerInteger,10,PWM1->CLKPSC[1],0x40059000+0x18,PWM_CLKPSC_CLKPSC_Msk,0xfff,10,10
PWM1_CH2CH3,PWM1CH23PrescalerInteger,4095,PWM1->CLKPSC[1],0x40059000+0x18,PWM_CLKPSC_CLKPSC_Msk,0xfff,4095,4095
PWM1_CH2CH3,PWM1CH23PeriodInteger,0,PWM1->PERIOD[2],0x40059000+0x38,PWM_PERIOD_PERIOD_Msk,0xffff,0,0
PWM1_CH2CH3,PWM1CH23PeriodInteger,1000,PWM1->PERIOD[2],0x40059000+0x38,PWM_PERIOD_PERIOD_Msk,0xffff,1000,1000
PWM1_CH2CH3,PWM1CH23PeriodInteger,65535,PWM1->PERIOD[2],0x40059000+0x38,PWM_PERIOD_PERIOD_Msk,0xffff,65535,65535
PWM1_CH2CH3,UsePWM1CH23SyncStartENBoolean,0
PWM1_CH2CH3,UsePWM1CH23SyncStartENBoolean,1
PWM1_CH2CH3,UsePWM1CH23SyncStartSrcSelect,PWM_SSCTL_SSRC_PWM0,PWM1->SSCTL,0x40059000+0x110,PWM_SSCTL_SSRC_Msk | PWM_SSCTL_SSEN2_Msk,0x304,PWM_SSCTL_SSRC_PWM0,0x4
PWM1_CH2CH3,UsePWM1CH23SyncStartSrcSelect,PWM_SSCTL_SSRC_PWM1,PWM1->SSCTL,0x40059000+0x110,PWM_SSCTL_SSRC_Msk | PWM_SSCTL_SSEN2_Msk,0x304,PWM_SSCTL_SSRC_PWM1,0x104
PWM1_CH2CH3,UsePWM1CH23SyncStartSrcSelect,PWM_SSCTL_SSRC_BPWM0,PWM1->SSCTL,0x40059000+0x110,PWM_SSCTL_SSRC_Msk | PWM_SSCTL_SSEN2_Msk,0x304,PWM_SSCTL_SSRC_BPWM0,0x204
PWM1_CH2CH3,UsePWM1CH23SyncStartSrcSelect,PWM_SSCTL_SSRC_BPWM1,PWM1->SSCTL,0x40059000+0x110,PWM_SSCTL_SSRC_Msk | PWM_SSCTL_SSEN2_Msk,0x304,PWM_SSCTL_SSRC_BPWM1,0x304
PWM1_CH2CH3,UsePWM1CH23ComplemataryENBoolean,0
PWM1_CH2CH3,UsePWM1CH23ComplemataryENBoolean,1,PWM1->CTL1,0x40059000+0x4,PWM_CTL1_OUTMODE2_Msk,0x1<<25,PWM_CTL1_OUTMODE2_Msk,0x1<<25
PWM1_CH2CH3,UsePWM1CH23DeadtimeENBoolean,0
PWM1_CH2CH3,UsePWM1CH23DeadtimeENBoolean,1
PWM1_CH2CH3,PWM1CH23DeadtimeCNTInteger,0,PWM1->DTCTL[1],0x40059000+0x74,PWM_DTCTL2_3_DTEN_Msk | PWM_DTCTL2_3_DTCNT_Msk,0x10fff,0,0x10000
PWM1_CH2CH3,PWM1CH23DeadtimeCNTInteger,10,PWM1->DTCTL[1],0x40059000+0x74,PWM_DTCTL2_3_DTEN_Msk | PWM_DTCTL2_3_DTCNT_Msk,0x10fff,10,0x1000A
PWM1_CH2CH3,PWM1CH23DeadtimeCNTInteger,4095,PWM1->DTCTL[1],0x40059000+0x74,PWM_DTCTL2_3_DTEN_Msk | PWM_DTCTL2_3_DTCNT_Msk,0x10fff,4095,0x10FFF
PWM1_CH2CH3,PWM1CH23DeadtimeCLKSRCSelect,0,PWM1->DTCTL[1],0x40059000+0x74,PWM_DTCTL_DTCKSEL_Msk,0x1<<24,0,0x0<<24
PWM1_CH2CH3,PWM1CH23DeadtimeCLKSRCSelect,1,PWM1->DTCTL[1],0x40059000+0x74,PWM_DTCTL_DTCKSEL_Msk,0x1<<24,PWM_DTCTL_DTCKSEL_Msk,0x1<<24
PWM1_CH2CH3,UsePWM1CH23BrakeENBoolean,0
PWM1_CH2CH3,UsePWM1CH23BrakeENBoolean,1
PWM1_CH2CH3,PWM1CH23BrakeSRCMultiselect,PWM_FB_EDGE_BKP0,PWM1->BRKCTL[1],0x40059000+0xCC,PWM_BRKCTL_BRKP0EEN_Msk,0x1<<4,PWM_FB_EDGE_BKP0,0x1<<4
PWM1_CH2CH3,PWM1CH23BrakeSRCMultiselect,PWM_FB_EDGE_BKP1,PWM1->BRKCTL[1],0x40059000+0xCC,PWM_BRKCTL_BRKP1EEN_Msk,0x1<<5,PWM_FB_EDGE_BKP1,0x1<<5
PWM1_CH2CH3,PWM1CH23BrakeSRCMultiselect,PWM_FB_EDGE_ACMP0,PWM1->BRKCTL[1],0x40059000+0xCC,PWM_BRKCTL_CPO0EBEN_Msk,0x1<<0,PWM_FB_EDGE_ACMP0,0x1<<0
PWM1_CH2CH3,PWM1CH23BrakeSRCMultiselect,PWM_FB_EDGE_ACMP1,PWM1->BRKCTL[1],0x40059000+0xCC,PWM_BRKCTL_CPO1EBEN_Msk,0x1<<1,PWM_FB_EDGE_ACMP1,0x1<<1
PWM1_CH2CH3,PWM1CH23BrakeSRCMultiselect,0x180,PWM1->BRKCTL[1],0x40059000+0xCC,PWM_BRKCTL_SYSEBEN_Msk,0x1<<7,0x180,0x1<<7
PWM1_CH2CH3,PWM1CH23BrakeSRCMultiselect,0x180,PWM1->FAILBRK,0x40059000+0xC4,0xB,0xB,0x180,0x1
PWM1_CH2CH3,PWM1CH23BrakeSRCMultiselect,0x280,PWM1->BRKCTL[1],0x40059000+0xCC,PWM_BRKCTL_SYSEBEN_Msk,0x1<<7,0x280,0x1<<7
PWM1_CH2CH3,PWM1CH23BrakeSRCMultiselect,0x280,PWM1->FAILBRK,0x40059000+0xC4,0xB,0xB,0x280,0x2
PWM1_CH2CH3,PWM1CH23BrakeSRCMultiselect,0x880,PWM1->BRKCTL[1],0x40059000+0xCC,PWM_BRKCTL_SYSEBEN_Msk,0x1<<7,0x880,0x1<<7
PWM1_CH2CH3,PWM1CH23BrakeSRCMultiselect,0x880,PWM1->FAILBRK,0x40059000+0xC4,0xB,0xB,0x880,0x8
PWM1_CH2CH3,PWM1CH23BrakedetecttypeSelect,PWM_FB_EDGE,PWM1->BRKCTL[1],0x40059000+0xCC
PWM1_CH2CH3,PWM1CH23BrakedetecttypeSelect,PWM_FB_LEVEL,PWM1->BRKCTL[1],0x40059000+0xCC
PWM1_CH2CH3,PWM1CH23BrakefiltetEnBoolen,0
PWM1_CH2CH3,PWM1CH23BrakefiltetEnBoolen,1
PWM1_CH2CH3,PWM1CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_1,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_1,0x0<<1
PWM1_CH2CH3,PWM1CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_1,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_1,0x0<<9
PWM1_CH2CH3,PWM1CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_2,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_2,0x1<<1
PWM1_CH2CH3,PWM1CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_2,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_2,0x1<<9
PWM1_CH2CH3,PWM1CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_4,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_4,0x2<<1
PWM1_CH2CH3,PWM1CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_4,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_4,0x2<<9
PWM1_CH2CH3,PWM1CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_8,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_8,0x3<<1
PWM1_CH2CH3,PWM1CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_8,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_8,0x3<<9
PWM1_CH2CH3,PWM1CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_16,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_16,0x4<<1
PWM1_CH2CH3,PWM1CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_16,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_16,0x4<<9
PWM1_CH2CH3,PWM1CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_32,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_32,0x5<<1
PWM1_CH2CH3,PWM1CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_32,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_32,0x5<<9
PWM1_CH2CH3,PWM1CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_64,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_64,0x6<<1
PWM1_CH2CH3,PWM1CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_64,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_64,0x6<<9
PWM1_CH2CH3,PWM1CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_128,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_128,0x7<<1
PWM1_CH2CH3,PWM1CH23BrakefilterCLKSelect,PWM_NF_CLK_DIV_128,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_128,0x7<<9
PWM1_CH2CH3,PWM1CH23BrakefilterCNTINT,0,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK0FEN_Msk | PWM_BNF_BRK0NFCNT_Msk,0x71<<0,0,0x1<<0
PWM1_CH2CH3,PWM1CH23BrakefilterCNTINT,0,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1FEN_Msk | PWM_BNF_BRK1FCNT_Msk,0x71<<8,0,0x1<<8
PWM1_CH2CH3,PWM1CH23BrakefilterCNTINT,7,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK0FEN_Msk | PWM_BNF_BRK0NFCNT_Msk,0x71<<0,7,0x71<<0
PWM1_CH2CH3,PWM1CH23BrakefilterCNTINT,7,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1FEN_Msk | PWM_BNF_BRK1FCNT_Msk,0x71<<8,7,0x71<<8
PWM1_CH2CH3,PWM1CH23BrakepininvEn,0,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1PINV_Msk,0x1<<15,0,0x0<<15
PWM1_CH2CH3,PWM1CH23BrakepininvEn,1,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1PINV_Msk,0x1<<15,PWM_BNF_BRK1PINV_Msk,0x1<<15
PWM1_CH2CH3,PWM1CH2BrakeActionSelect,0,PWM1->BRKCTL[1],0x40059000+0xCC,PWM_BRKCTL_BRKAEVEN_Msk,0x3<<16,0,0x0<<16
PWM1_CH2CH3,PWM1CH2BrakeActionSelect,1,PWM1->BRKCTL[1],0x40059000+0xCC,PWM_BRKCTL_BRKAEVEN_Msk,0x3<<16,1,0x1<<16
PWM1_CH2CH3,PWM1CH2BrakeActionSelect,2,PWM1->BRKCTL[1],0x40059000+0xCC,PWM_BRKCTL_BRKAEVEN_Msk,0x3<<16,2,0x2<<16
PWM1_CH2CH3,PWM1CH2BrakeActionSelect,3,PWM1->BRKCTL[1],0x40059000+0xCC,PWM_BRKCTL_BRKAEVEN_Msk,0x3<<16,3,0x3<<16
PWM1_CH2CH3,PWM1CH3BrakeActionSelect,0,PWM1->BRKCTL[1],0x40059000+0xCC,PWM_BRKCTL_BRKAODD_Msk,0x3<<18,0,0x0<<18
PWM1_CH2CH3,PWM1CH3BrakeActionSelect,1,PWM1->BRKCTL[1],0x40059000+0xCC,PWM_BRKCTL_BRKAODD_Msk,0x3<<18,1,0x1<<18
PWM1_CH2CH3,PWM1CH3BrakeActionSelect,2,PWM1->BRKCTL[1],0x40059000+0xCC,PWM_BRKCTL_BRKAODD_Msk,0x3<<18,2,0x2<<18
PWM1_CH2CH3,PWM1CH3BrakeActionSelect,3,PWM1->BRKCTL[1],0x40059000+0xCC,PWM_BRKCTL_BRKAODD_Msk,0x3<<18,3,0x3<<18
PWM1_CH2CH3,UsePWM1CH2ENBoolean,0
PWM1_CH2CH3,UsePWM1CH2ENBoolean,1
PWM1_CH2CH3,UsePWM1CH2AdvanceBoolean,0
PWM1_CH2CH3,UsePWM1CH2AdvanceBoolean,1
PWM1_CH2CH3,PWM1CH2DUTYInteger,0,PWM1->CMPDAT[2],0x40059000+0x58,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
PWM1_CH2CH3,PWM1CH2DUTYInteger,10,PWM1->CMPDAT[2],0x40059000+0x58,PWM_CMPDAT_CMPDAT_Msk,0xffff,10,0x12c0
PWM1_CH2CH3,PWM1CH2DUTYInteger,100,PWM1->CMPDAT[2],0x40059000+0x58,PWM_CMPDAT_CMPDAT_Msk,0xffff,100,0xbb7f
PWM1_CH2CH3,PWM1CH2CmpdataInteger,0,PWM1->CMPDAT[2],0x40059000+0x58,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
PWM1_CH2CH3,PWM1CH2CmpdataInteger,1000,PWM1->CMPDAT[2],0x40059000+0x58,PWM_CMPDAT_CMPDAT_Msk,0xffff,1000,1000
PWM1_CH2CH3,PWM1CH2CmpdataInteger,65535,PWM1->CMPDAT[2],0x40059000+0x58,PWM_CMPDAT_CMPDAT_Msk,0xffff,65535,65535
PWM1_CH2CH3,PWM1CH2WaveOutPeriodSelect,PWM_OUTPUT_NOTHING,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_PRDPCTL2_Msk,0x3<<20,PWM_OUTPUT_NOTHING,0x0<<20
PWM1_CH2CH3,PWM1CH2WaveOutPeriodSelect,PWM_OUTPUT_LOW,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_PRDPCTL2_Msk,0x3<<20,PWM_OUTPUT_LOW,0x1<<20
PWM1_CH2CH3,PWM1CH2WaveOutPeriodSelect,PWM_OUTPUT_HIGH,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_PRDPCTL2_Msk,0x3<<20,PWM_OUTPUT_HIGH,0x2<<20
PWM1_CH2CH3,PWM1CH2WaveOutPeriodSelect,PWM_OUTPUT_TOGGLE,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_PRDPCTL2_Msk,0x3<<20,PWM_OUTPUT_TOGGLE,0x3<<20
PWM1_CH2CH3,PWM1CH2WaveOutZeroSelect,PWM_OUTPUT_NOTHING,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_ZPCTL2_Msk,0x3<<4,PWM_OUTPUT_NOTHING,0x0<<4
PWM1_CH2CH3,PWM1CH2WaveOutZeroSelect,PWM_OUTPUT_LOW,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_ZPCTL2_Msk,0x3<<4,PWM_OUTPUT_LOW,0x1<<4
PWM1_CH2CH3,PWM1CH2WaveOutZeroSelect,PWM_OUTPUT_HIGH,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_ZPCTL2_Msk,0x3<<4,PWM_OUTPUT_HIGH,0x2<<4
PWM1_CH2CH3,PWM1CH2WaveOutZeroSelect,PWM_OUTPUT_TOGGLE,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_ZPCTL2_Msk,0x3<<4,PWM_OUTPUT_TOGGLE,0x3<<4
PWM1_CH2CH3,PWM1CH2WaveOutCmpUpSelect,PWM_OUTPUT_NOTHING,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPUCTL2_Msk,0x3<<4,PWM_OUTPUT_NOTHING,0x0<<4
PWM1_CH2CH3,PWM1CH2WaveOutCmpUpSelect,PWM_OUTPUT_LOW,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPUCTL2_Msk,0x3<<4,PWM_OUTPUT_LOW,0x1<<4
PWM1_CH2CH3,PWM1CH2WaveOutCmpUpSelect,PWM_OUTPUT_HIGH,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPUCTL2_Msk,0x3<<4,PWM_OUTPUT_HIGH,0x2<<4
PWM1_CH2CH3,PWM1CH2WaveOutCmpUpSelect,PWM_OUTPUT_TOGGLE,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPUCTL2_Msk,0x3<<4,PWM_OUTPUT_TOGGLE,0x3<<4
PWM1_CH2CH3,PWM1CH2WaveOutCmpDownSelect,PWM_OUTPUT_NOTHING,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPDCTL2_Msk,0x3<<20,PWM_OUTPUT_NOTHING,0x0<<20
PWM1_CH2CH3,PWM1CH2WaveOutCmpDownSelect,PWM_OUTPUT_LOW,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPDCTL2_Msk,0x3<<20,PWM_OUTPUT_LOW,0x1<<20
PWM1_CH2CH3,PWM1CH2WaveOutCmpDownSelect,PWM_OUTPUT_HIGH,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPDCTL2_Msk,0x3<<20,PWM_OUTPUT_HIGH,0x2<<20
PWM1_CH2CH3,PWM1CH2WaveOutCmpDownSelect,PWM_OUTPUT_TOGGLE,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPDCTL2_Msk,0x3<<20,PWM_OUTPUT_TOGGLE,0x3<<20
PWM1_CH2CH3,PWM1CH2LoadModeSelect,0
PWM1_CH2CH3,PWM1CH2LoadModeSelect,1,PWM1->CTL0,0x40059000+0x0,PWM_CTL2_IMMLDEN2_Msk,0x1<<18,BPWM_CTL2_IMMLDEN2_Msk,0x1<<18
PWM1_CH2CH3,PWM1CH2LoadModeSelect,2,PWM1->CTL0,0x40059000+0x0,PWM_CTL2_CTRLD2_Msk,0x1<<2,BPWM_CTL2_CTRLD2_Msk,0x1<<2
PWM1_CH2CH3,PWM1CH2otherOutputSelect,0
PWM1_CH2CH3,PWM1CH2otherOutputSelect,1,PWM1->MSKEN,0x40059000+0xB8,PWM_MSKEN_MSKEN2_Msk,0x1<<2,PWM_MSKEN_MSKEN2_Msk,0x1<<2
PWM1_CH2CH3,PWM1CH2otherOutputSelect,2,PWM1->POLCTL,0x40059000+0xD4,PWM_POLCTL_PINV2_Msk,0x1<<2,PWM_POLCTL_PINV2_Msk,0x1<<2
PWM1_CH2CH3,PWM1CH2MaskDataSelect,0,PWM1->MSK,0x40059000+0xBC,PWM_MSK_MSKDAT2_Msk,0x1<<2,0,0x0<<2
PWM1_CH2CH3,PWM1CH2MaskDataSelect,1,PWM1->MSK,0x40059000+0xBC,PWM_MSK_MSKDAT2_Msk,0x1<<2,PWM_MSK_MSKDAT2_Msk,0x1<<2
PWM1_CH2CH3,UsePWM1CH2TrigerEADCENBoolean,0
PWM1_CH2CH3,UsePWM1CH2TrigerEADCENBoolean,1
PWM1_CH2CH3,UsePWM1CH2TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_ZERO_POINT,PWM1->EADCTS0,0x40059000+0xF8,PWM_EADCTS0_TRGEN2_Msk | PWM_EADCTS0_TRGSEL2_Msk,0x8f<<16,PWM_TRIGGER_ADC_EVEN_ZERO_POINT,0x80<<16
PWM1_CH2CH3,UsePWM1CH2TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_PERIOD_POINT,PWM1->EADCTS0,0x40059000+0xF8,PWM_EADCTS0_TRGEN2_Msk | PWM_EADCTS0_TRGSEL2_Msk,0x8f<<16,PWM_TRIGGER_ADC_EVEN_PERIOD_POINT,0x81<<16
PWM1_CH2CH3,UsePWM1CH2TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,PWM1->EADCTS0,0x40059000+0xF8,PWM_EADCTS0_TRGEN2_Msk | PWM_EADCTS0_TRGSEL2_Msk,0x8f<<16,PWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,0x82<<16
PWM1_CH2CH3,UsePWM1CH2TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,PWM1->EADCTS0,0x40059000+0xF8,PWM_EADCTS0_TRGEN2_Msk | PWM_EADCTS0_TRGSEL2_Msk,0x8f<<16,PWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,0x83<<16
PWM1_CH2CH3,UsePWM1CH2TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,PWM1->EADCTS0,0x40059000+0xF8,PWM_EADCTS0_TRGEN2_Msk | PWM_EADCTS0_TRGSEL2_Msk,0x8f<<16,PWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,0x84<<16
PWM1_CH2CH3,UsePWM1CH2TrigerEADCSrcSelect,PWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,PWM1->EADCTS0,0x40059000+0xF8,PWM_EADCTS0_TRGEN2_Msk | PWM_EADCTS0_TRGSEL2_Msk,0x8f<<16,PWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,0x88<<16
PWM1_CH2CH3,UsePWM1CH2TrigerEADCSrcSelect,PWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,PWM1->EADCTS0,0x40059000+0xF8,PWM_EADCTS0_TRGEN2_Msk | PWM_EADCTS0_TRGSEL2_Msk,0x8f<<16,PWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,0x89<<16
PWM1_CH2CH3,PWM1CH2INTSelect,1,PWM1->INTEN0,0x40059000+0xE0,PWM_INTEN0_ZIEN2_Msk,0x1<<2,PWM_INTEN0_ZIEN2_Msk,0x1<<2
PWM1_CH2CH3,PWM1CH2INTSelect,2,PWM1->INTEN0,0x40059000+0xE0,PWM_INTEN0_PIEN2_Msk,0x1<<10,PWM_INTEN0_PIEN2_Msk,0x1<<10
PWM1_CH2CH3,PWM1CH2INTSelect,4,PWM1->INTEN0,0x40059000+0xE0,PWM_INTEN0_CMPUIEN2_Msk,0x1<<18,PWM_INTEN0_CMPUIEN2_Msk,0x1<<18
PWM1_CH2CH3,PWM1CH2INTSelect,8,PWM1->INTEN0,0x40059000+0xE0,PWM_INTEN0_CMPDIEN2_Msk,0x1<<26,PWM_INTEN0_CMPDIEN2_Msk,0x1<<26
PWM1_CH2CH3,PWM1CH2INTSelect,16,PWM1->INTEN1,0x40059000+0xE4,PWM_INTEN1_BRKEIEN2_3_Msk,0x1<<1,PWM_INTEN1_BRKEIEN2_3_Msk,0x1<<1
PWM1_CH2CH3,UsePWM1CH3ENBoolean,0
PWM1_CH2CH3,UsePWM1CH3ENBoolean,1
PWM1_CH2CH3,UsePWM1CH3AdvanceBoolean,0
PWM1_CH2CH3,UsePWM1CH3AdvanceBoolean,1
PWM1_CH2CH3,PWM1CH3DUTYInteger,0,PWM1->CMPDAT[3],0x40059000+0x5C,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
PWM1_CH2CH3,PWM1CH3DUTYInteger,10,PWM1->CMPDAT[3],0x40059000+0x5C,PWM_CMPDAT_CMPDAT_Msk,0xffff,10,0x12c0
PWM1_CH2CH3,PWM1CH3DUTYInteger,100,PWM1->CMPDAT[3],0x40059000+0x5C,PWM_CMPDAT_CMPDAT_Msk,0xffff,100,0xbb7f
PWM1_CH2CH3,PWM1CH3CmpdataInteger,0,PWM1->CMPDAT[3],0x40059000+0x5C,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
PWM1_CH2CH3,PWM1CH3CmpdataInteger,1000,PWM1->CMPDAT[3],0x40059000+0x5C,PWM_CMPDAT_CMPDAT_Msk,0xffff,1000,1000
PWM1_CH2CH3,PWM1CH3CmpdataInteger,65535,PWM1->CMPDAT[3],0x40059000+0x5C,PWM_CMPDAT_CMPDAT_Msk,0xffff,65535,65535
PWM1_CH2CH3,PWM1CH3WaveOutPeriodSelect,PWM_OUTPUT_NOTHING,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_PRDPCTL3_Msk,0x3<<22,PWM_OUTPUT_NOTHING,0x0<<22
PWM1_CH2CH3,PWM1CH3WaveOutPeriodSelect,PWM_OUTPUT_LOW,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_PRDPCTL3_Msk,0x3<<22,PWM_OUTPUT_LOW,0x1<<22
PWM1_CH2CH3,PWM1CH3WaveOutPeriodSelect,PWM_OUTPUT_HIGH,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_PRDPCTL3_Msk,0x3<<22,PWM_OUTPUT_HIGH,0x2<<22
PWM1_CH2CH3,PWM1CH3WaveOutPeriodSelect,PWM_OUTPUT_TOGGLE,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_PRDPCTL3_Msk,0x3<<22,PWM_OUTPUT_TOGGLE,0x3<<22
PWM1_CH2CH3,PWM1CH3WaveOutZeroSelect,PWM_OUTPUT_NOTHING,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_ZPCTL3_Msk,0x3<<6,PWM_OUTPUT_NOTHING,0x0<<6
PWM1_CH2CH3,PWM1CH3WaveOutZeroSelect,PWM_OUTPUT_LOW,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_ZPCTL3_Msk,0x3<<6,PWM_OUTPUT_LOW,0x1<<6
PWM1_CH2CH3,PWM1CH3WaveOutZeroSelect,PWM_OUTPUT_HIGH,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_ZPCTL3_Msk,0x3<<6,PWM_OUTPUT_HIGH,0x2<<6
PWM1_CH2CH3,PWM1CH3WaveOutZeroSelect,PWM_OUTPUT_TOGGLE,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_ZPCTL3_Msk,0x3<<6,PWM_OUTPUT_TOGGLE,0x3<<6
PWM1_CH2CH3,PWM1CH3WaveOutCmpUpSelect,PWM_OUTPUT_NOTHING,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPUCTL3_Msk,0x3<<6,PWM_OUTPUT_NOTHING,0x0<<6
PWM1_CH2CH3,PWM1CH3WaveOutCmpUpSelect,PWM_OUTPUT_LOW,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPUCTL3_Msk,0x3<<6,PWM_OUTPUT_LOW,0x1<<6
PWM1_CH2CH3,PWM1CH3WaveOutCmpUpSelect,PWM_OUTPUT_HIGH,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPUCTL3_Msk,0x3<<6,PWM_OUTPUT_HIGH,0x2<<6
PWM1_CH2CH3,PWM1CH3WaveOutCmpUpSelect,PWM_OUTPUT_TOGGLE,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPUCTL3_Msk,0x3<<6,PWM_OUTPUT_TOGGLE,0x3<<6
PWM1_CH2CH3,PWM1CH3WaveOutCmpDownSelect,PWM_OUTPUT_NOTHING,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPDCTL3_Msk,0x3<<22,PWM_OUTPUT_NOTHING,0x0<<22
PWM1_CH2CH3,PWM1CH3WaveOutCmpDownSelect,PWM_OUTPUT_LOW,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPDCTL3_Msk,0x3<<22,PWM_OUTPUT_LOW,0x1<<22
PWM1_CH2CH3,PWM1CH3WaveOutCmpDownSelect,PWM_OUTPUT_HIGH,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPDCTL3_Msk,0x3<<22,PWM_OUTPUT_HIGH,0x2<<22
PWM1_CH2CH3,PWM1CH3WaveOutCmpDownSelect,PWM_OUTPUT_TOGGLE,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPDCTL3_Msk,0x3<<22,PWM_OUTPUT_TOGGLE,0x3<<22
PWM1_CH2CH3,PWM1CH3LoadModeSelect,0
PWM1_CH2CH3,PWM1CH3LoadModeSelect,1,PWM1->CTL0,0x40059000+0x0,PWM_CTL0_IMMLDEN3_Msk,0x1<<19,PWM_CTL0_IMMLDEN3_Msk,0x1<<19
PWM1_CH2CH3,PWM1CH3LoadModeSelect,2,PWM1->CTL0,0x40059000+0x0,PWM_CTL0_CTRLD3_Msk,0x1<<3,PWM_CTL0_CTRLD3_Msk,0x1<<3
PWM1_CH2CH3,PWM1CH3otherOutputSelect,0
PWM1_CH2CH3,PWM1CH3otherOutputSelect,1,PWM1->MSKEN,0x40059000+0xB8,PWM_MSKEN_MSKEN3_Msk,0x1<<3,PWM_MSKEN_MSKEN3_Msk,0x1<<3
PWM1_CH2CH3,PWM1CH3otherOutputSelect,2,PWM1->POLCTL,0x40059000+0xD4,PWM_POLCTL_PINV3_Msk,0x1<<3,PWM_POLCTL_PINV3_Msk,0x1<<3
PWM1_CH2CH3,PWM1CH3MaskDataSelect,0,PWM1->MSK,0x40059000+0xBC,PWM_MSK_MSKDAT3_Msk,0x1<<3,0,0x0<<3
PWM1_CH2CH3,PWM1CH3MaskDataSelect,1,PWM1->MSK,0x40059000+0xBC,PWM_MSK_MSKDAT3_Msk,0x1<<3,PWM_MSK_MSKDAT3_Msk,0x1<<3
PWM1_CH2CH3,UsePWM1CH3TrigerEADCENBoolean,0
PWM1_CH2CH3,UsePWM1CH3TrigerEADCENBoolean,1
PWM1_CH2CH3,UsePWM1CH3TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_ZERO_POINT,PWM1->EADCTS0,0x40059000+0xF8,PWM_EADCTS0_TRGEN3_Msk | PWM_EADCTS0_TRGSEL3_Msk,0x8f<<24,PWM_TRIGGER_ADC_EVEN_ZERO_POINT,0x80<<24
PWM1_CH2CH3,UsePWM1CH3TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_PERIOD_POINT,PWM1->EADCTS0,0x40059000+0xF8,PWM_EADCTS0_TRGEN3_Msk | PWM_EADCTS0_TRGSEL3_Msk,0x8f<<24,PWM_TRIGGER_ADC_EVEN_PERIOD_POINT,0x81<<24
PWM1_CH2CH3,UsePWM1CH3TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,PWM1->EADCTS0,0x40059000+0xF8,PWM_EADCTS0_TRGEN3_Msk | PWM_EADCTS0_TRGSEL3_Msk,0x8f<<24,PWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,0x82<<24
PWM1_CH2CH3,UsePWM1CH3TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,PWM1->EADCTS0,0x40059000+0xF8,PWM_EADCTS0_TRGEN3_Msk | PWM_EADCTS0_TRGSEL3_Msk,0x8f<<24,PWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,0x83<<24
PWM1_CH2CH3,UsePWM1CH3TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,PWM1->EADCTS0,0x40059000+0xF8,PWM_EADCTS0_TRGEN3_Msk | PWM_EADCTS0_TRGSEL3_Msk,0x8f<<24,PWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,0x84<<24
PWM1_CH2CH3,UsePWM1CH3TrigerEADCSrcSelect,PWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,PWM1->EADCTS0,0x40059000+0xF8,PWM_EADCTS0_TRGEN3_Msk | PWM_EADCTS0_TRGSEL3_Msk,0x8f<<24,PWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,0x88<<24
PWM1_CH2CH3,UsePWM1CH3TrigerEADCSrcSelect,PWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,PWM1->EADCTS0,0x40059000+0xF8,PWM_EADCTS0_TRGEN3_Msk | PWM_EADCTS0_TRGSEL3_Msk,0x8f<<24,PWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,0x89<<24
PWM1_CH2CH3,PWM1CH3INTSelect,1,PWM1->INTEN0,0x40059000+0xE0,PWM_INTEN0_ZIEN2_Msk,0x1<<2,PWM_INTEN0_ZIEN2_Msk,0x1<<2
PWM1_CH2CH3,PWM1CH3INTSelect,2,PWM1->INTEN0,0x40059000+0xE0,PWM_INTEN0_PIEN2_Msk,0x1<<10,PWM_INTEN0_PIEN2_Msk,0x1<<10
PWM1_CH2CH3,PWM1CH3INTSelect,4,PWM1->INTEN0,0x40059000+0xE0,PWM_INTEN_CMPUIEN3_Msk,0x1<<19,PWM_INTEN_CMPUIEN3_Msk,0x1<<19
PWM1_CH2CH3,PWM1CH3INTSelect,8,PWM1->INTEN0,0x40059000+0xE0,PWM_INTEN_CMPDIEN3_Msk,0x1<<27,PWM_INTEN_CMPDIEN3_Msk,0x1<<27
PWM1_CH2CH3,PWM1CH3INTSelect,16,PWM1->INTEN1,0x40059000+0xE4,PWM_INTEN1_BRKEIEN2_3_Msk,0x1<<1,PWM_INTEN1_BRKEIEN2_3_Msk,0x1<<1
PWM1_CH4CH5,TagID,0
PWM1_CH4CH5,PWM1CH45FuncSelect,0
PWM1_CH4CH5,PWM1CH45FuncSelect,1,IP_BASE,0x4000C000,FMC->ISPCTL,0x00
PWM1_CH4CH5,PWM1CH45CapUnitTimeInterger,10,PWM1->CLKPSC[2],0x40059000+0x1C,PWM_CLKPSC_CLKPSC_Msk,0xfff,10,0
PWM1_CH4CH5,PWM1CH45CapUnitTimeInterger,1000,PWM1->CLKPSC[2],0x40059000+0x1C,PWM_CLKPSC_CLKPSC_Msk,0xfff,1000,47
PWM1_CH4CH5,PWM1CH45CapUnitTimeInterger,85000,PWM1->CLKPSC[2],0x40059000+0x1C,PWM_CLKPSC_CLKPSC_Msk,0xfff,85000,0xfef
PWM1_CH4CH5,UsePWM1CH45PDMAENCapBoolean,0
PWM1_CH4CH5,UsePWM1CH45PDMAENCapBoolean,1
PWM1_CH4CH5,UsePWM1CH45CapPDMACHSel,4,PWM1->PDMACTL,0x40059000+0x23C,PWM_PDMACTL_CHSEL4_5_Msk,0x11<<16,4,0x1<<16
PWM1_CH4CH5,UsePWM1CH45CapPDMACHSel,5,PWM1->PDMACTL,0x40059000+0x23C,PWM_PDMACTL_CHSEL4_5_Msk,0x11<<16,5,0x11<<16
PWM1_CH4CH5,UsePWM1CH4CapPDMADataSel,PWM_CAPTURE_PDMA_RISING_LATCH,PWM1->PDMACTL,0x40059000+0x23C,PWM_PDMACTL_CAPMOD4_5_Msk,0x3<<17,PWM_CAPTURE_PDMA_RISING_LATCH,0x1<<17
PWM1_CH4CH5,UsePWM1CH4CapPDMADataSel,PWM_CAPTURE_PDMA_FALLING_LATCH,PWM1->PDMACTL,0x40059000+0x23C,PWM_PDMACTL_CAPMOD4_5_Msk,0x3<<17,PWM_CAPTURE_PDMA_FALLING_LATCH,0x2<<17
PWM1_CH4CH5,UsePWM1CH4CapPDMADataSel,PWM_CAPTURE_PDMA_RISING_FALLING_LATCH,PWM1->PDMACTL,0x40059000+0x23C,PWM_PDMACTL_CAPMOD4_5_Msk,0x3<<17,PWM_CAPTURE_PDMA_RISING_FALLING_LATCH,0x3<<17
PWM1_CH4CH5,UsePWM1CH4CapPDMAFirstSel,0,PWM1->PDMACTL,0x40059000+0x23C,PWM_PDMACTL_CAPORD4_5_Msk,0x1<<19,0,0x0<<19
PWM1_CH4CH5,UsePWM1CH4CapPDMAFirstSel,1,PWM1->PDMACTL,0x40059000+0x23C,PWM_PDMACTL_CAPORD4_5_Msk,0x1<<19,1,0x1<<19
PWM1_CH4CH5,UsePWM1CH4ENCapBoolean,0
PWM1_CH4CH5,UsePWM1CH4ENCapBoolean,1
PWM1_CH4CH5,UsePWM1CH4AdvanceCapBoolean,0
PWM1_CH4CH5,UsePWM1CH4AdvanceCapBoolean,1
PWM1_CH4CH5,UsePWM1CH4CapReloadMultiselect,PWM_CAPTURE_INT_RISING_LATCH,PWM1->CAPCTL,0x40059000+0x204,PWM_CAPCTL_FCRLDEN4_Msk|PWM_CAPCTL_RCRLDEN4_Msk,0x1<<20,PWM_CAPTURE_INT_RISING_LATCH,0x1<<20
PWM1_CH4CH5,UsePWM1CH4CapReloadMultiselect,PWM_CAPTURE_INT_FALLING_LATCH,PWM1->CAPCTL,0x40059000+0x204,PWM_CAPCTL_FCRLDEN4_Msk|PWM_CAPCTL_RCRLDEN4_Msk,0x100<<20,PWM_CAPTURE_INT_FALLING_LATCH,0x100<<20
PWM1_CH4CH5,UsePWM1CH4CapReloadMultiselect,PWM_CAPTURE_INT_RISING_LATCH|PWM_CAPTURE_INT_FALLING_LATCH,PWM1->CAPCTL,0x40059000+0x204,PWM_CAPCTL_FCRLDEN4_Msk|PWM_CAPCTL_RCRLDEN4_Msk,0x101<<20,PWM_CAPTURE_INT_RISING_LATCH|PWM_CAPTURE_INT_FALLING_LATCH,0x101<<20
PWM1_CH4CH5,PWM1CH4CapINTSelect,0
PWM1_CH4CH5,PWM1CH4CapINTSelect,1,PWM1->CAPIEN,0x40059000+0x250,0x101<<4,0x101<<4,1,0x1<<4
PWM1_CH4CH5,PWM1CH4CapINTSelect,2,PWM1->CAPIEN,0x40059000+0x250,0x101<<4,0x101<<4,2,0x100<<4
PWM1_CH4CH5,PWM1CH4CapINTSelect,3,PWM1->CAPIEN,0x40059000+0x250,0x101<<4,0x101<<4,3,0x101<<4
PWM1_CH4CH5,UsePWM1CH5ENCapBoolean,0
PWM1_CH4CH5,UsePWM1CH5ENCapBoolean,1
PWM1_CH4CH5,UsePWM1CH5AdvanceCapBoolean,0
PWM1_CH4CH5,UsePWM1CH5AdvanceCapBoolean,1
PWM1_CH4CH5,UsePWM1CH5CapReloadMultiselect,PWM_CAPTURE_INT_RISING_LATCH,PWM1->CAPCTL,0x40059000+0x204,PWM_CAPCTL_FCRLDEN5_Msk|PWM_CAPCTL_RCRLDEN5_Msk,0x1<<21,PWM_CAPTURE_INT_RISING_LATCH,0x1<<21
PWM1_CH4CH5,UsePWM1CH5CapReloadMultiselect,PWM_CAPTURE_INT_FALLING_LATCH,PWM1->CAPCTL,0x40059000+0x204,PWM_CAPCTL_FCRLDEN5_Msk|PWM_CAPCTL_RCRLDEN5_Msk,0x100<<21,PWM_CAPTURE_INT_FALLING_LATCH,0x100<<21
PWM1_CH4CH5,UsePWM1CH5CapReloadMultiselect,PWM_CAPTURE_INT_RISING_LATCH|PWM_CAPTURE_INT_FALLING_LATCH,PWM1->CAPCTL,0x40059000+0x204,PWM_CAPCTL_FCRLDEN5_Msk|PWM_CAPCTL_RCRLDEN5_Msk,0x101<<21,PWM_CAPTURE_INT_RISING_LATCH|PWM_CAPTURE_INT_FALLING_LATCH,0x101<<21
PWM1_CH4CH5,PWM1CH5CapINTSelect,0
PWM1_CH4CH5,PWM1CH5CapINTSelect,1,PWM1->CAPIEN,0x40059000+0x250,0x101<<5,0x101<<5,1,0x1<<5
PWM1_CH4CH5,PWM1CH5CapINTSelect,2,PWM1->CAPIEN,0x40059000+0x250,0x101<<5,0x101<<5,2,0x100<<5
PWM1_CH4CH5,PWM1CH5CapINTSelect,3,PWM1->CAPIEN,0x40059000+0x250,0x101<<5,0x101<<5,3,0x101<<5
PWM1_CH4CH5,PWM1CH45OutputFuncSetmode,0
PWM1_CH4CH5,PWM1CH45OutputFuncSetmode,1
PWM1_CH4CH5,PWM1CH45FREQInteger,1,PWM1->CLKPSC[2],0x40059000+0x1C,PWM_CLKPSC_CLKPSC_Msk,0xfff,1,0x2DC
PWM1_CH4CH5,PWM1CH45FREQInteger,1,PWM1->PERIOD[4],0x40059000+0x40,PWM_PERIOD_PERIOD_Msk,0xffff,1,0xFFCB
PWM1_CH4CH5,PWM1CH45FREQInteger,1000,PWM1->CLKPSC[2],0x40059000+0x1C,PWM_CLKPSC_CLKPSC_Msk,0xfff,1000,0x0
PWM1_CH4CH5,PWM1CH45FREQInteger,1000,PWM1->PERIOD[4],0x40059000+0x40,PWM_PERIOD_PERIOD_Msk,0xffff,1000,0xBB7F
PWM1_CH4CH5,PWM1CH45FREQInteger,24000000,PWM1->CLKPSC[2],0x40059000+0x1C,PWM_CLKPSC_CLKPSC_Msk,0xfff,24000000,0x0
PWM1_CH4CH5,PWM1CH45FREQInteger,24000000,PWM1->PERIOD[4],0x40059000+0x40,PWM_PERIOD_PERIOD_Msk,0xffff,24000000,0x1
PWM1_CH4CH5,PWM1CH45CLKSRCSelect,PWM_CLKSRC_PWM_CLK,PWM1->CLKSRC,0x40059000+0x10,PWM_CLKSRC_ECLKSRC4_Msk,0x7<<16,PWM_CLKSRC_PWM_CLK,0x0<<16
PWM1_CH4CH5,PWM1CH45CLKSRCSelect,PWM_CLKSRC_TIMER0,PWM1->CLKSRC,0x40059000+0x10,PWM_CLKSRC_ECLKSRC4_Msk,0x7<<16,PWM_CLKSRC_TIMER0,0x1<<16
PWM1_CH4CH5,PWM1CH45CLKSRCSelect,PWM_CLKSRC_TIMER1,PWM1->CLKSRC,0x40059000+0x10,PWM_CLKSRC_ECLKSRC4_Msk,0x7<<16,PWM_CLKSRC_TIMER1,0x2<<16
PWM1_CH4CH5,PWM1CH45CLKSRCSelect,PWM_CLKSRC_TIMER2,PWM1->CLKSRC,0x40059000+0x10,PWM_CLKSRC_ECLKSRC4_Msk,0x7<<16,PWM_CLKSRC_TIMER2,0x3<<16
PWM1_CH4CH5,PWM1CH45CLKSRCSelect,PWM_CLKSRC_TIMER3,PWM1->CLKSRC,0x40059000+0x10,PWM_CLKSRC_ECLKSRC4_Msk,0x7<<16,PWM_CLKSRC_TIMER3,0x4<<16
PWM1_CH4CH5,PWM1CH45CNTTypeSelect,PWM_UP_COUNTER,PWM1->CTL1,0x40059000+0x4,PWM_CTL1_CNTTYPE4_Msk,0x3<<8,PWM_UP_COUNTER,0x0<<8
PWM1_CH4CH5,PWM1CH45CNTTypeSelect,PWM_DOWN_COUNTER,PWM1->CTL1,0x40059000+0x4,PWM_CTL1_CNTTYPE4_Msk,0x3<<8,PWM_DOWN_COUNTER,0x1<<8
PWM1_CH4CH5,PWM1CH45CNTTypeSelect,PWM_UP_DOWN_COUNTER,PWM1->CTL1,0x40059000+0x4,PWM_CTL1_CNTTYPE4_Msk,0x3<<8,PWM_UP_DOWN_COUNTER,0x2<<8
PWM1_CH4CH5,PWM1CH45PrescalerInteger,0,PWM1->CLKPSC[2],0x40059000+0x1C,PWM_CLKPSC_CLKPSC_Msk,0xfff,0,0
PWM1_CH4CH5,PWM1CH45PrescalerInteger,10,PWM1->CLKPSC[2],0x40059000+0x1C,PWM_CLKPSC_CLKPSC_Msk,0xfff,10,10
PWM1_CH4CH5,PWM1CH45PrescalerInteger,4095,PWM1->CLKPSC[2],0x40059000+0x1C,PWM_CLKPSC_CLKPSC_Msk,0xfff,4095,4095
PWM1_CH4CH5,PWM1CH45PeriodInteger,0,PWM1->PERIOD[4],0x40059000+0x40,PWM_PERIOD_PERIOD_Msk,0xffff,0,0
PWM1_CH4CH5,PWM1CH45PeriodInteger,1000,PWM1->PERIOD[4],0x40059000+0x40,PWM_PERIOD_PERIOD_Msk,0xffff,1000,1000
PWM1_CH4CH5,PWM1CH45PeriodInteger,65535,PWM1->PERIOD[4],0x40059000+0x40,PWM_PERIOD_PERIOD_Msk,0xffff,65535,65535
PWM1_CH4CH5,UsePWM1CH45SyncStartENBoolean,0
PWM1_CH4CH5,UsePWM1CH45SyncStartENBoolean,1
PWM1_CH4CH5,UsePWM1CH45SyncStartSrcSelect,PWM_SSCTL_SSRC_PWM0,PWM1->SSCTL,0x40059000+0x110,PWM_SSCTL_SSRC_Msk | PWM_SSCTL_SSEN1_Msk,0x310,PWM_SSCTL_SSRC_PWM0,0x10
PWM1_CH4CH5,UsePWM1CH45SyncStartSrcSelect,PWM_SSCTL_SSRC_PWM1,PWM1->SSCTL,0x40059000+0x110,PWM_SSCTL_SSRC_Msk | PWM_SSCTL_SSEN1_Msk,0x310,PWM_SSCTL_SSRC_PWM1,0x110
PWM1_CH4CH5,UsePWM1CH45SyncStartSrcSelect,PWM_SSCTL_SSRC_BPWM0,PWM1->SSCTL,0x40059000+0x110,PWM_SSCTL_SSRC_Msk | PWM_SSCTL_SSEN1_Msk,0x310,PWM_SSCTL_SSRC_BPWM0,0x210
PWM1_CH4CH5,UsePWM1CH45SyncStartSrcSelect,PWM_SSCTL_SSRC_BPWM1,PWM1->SSCTL,0x40059000+0x110,PWM_SSCTL_SSRC_Msk | PWM_SSCTL_SSEN1_Msk,0x310,PWM_SSCTL_SSRC_BPWM1,0x310
PWM1_CH4CH5,UsePWM1CH45ComplemataryENBoolean,0
PWM1_CH4CH5,UsePWM1CH45ComplemataryENBoolean,1,PWM1->CTL1,0x40059000+0x4,PWM_CTL1_OUTMODE4_Msk,0x1<<26,PWM_CTL1_OUTMODE4_Msk,0x1<<26
PWM1_CH4CH5,UsePWM1CH45DeadtimeENBoolean,0
PWM1_CH4CH5,UsePWM1CH45DeadtimeENBoolean,1
PWM1_CH4CH5,PWM1CH45DeadtimeCNTInteger,0,PWM1->DTCTL[2],0x40059000+0x78,PWM_DTCTL4_5_DTEN_Msk | PWM_DTCTL4_5_DTCNT_Msk,0x10fff,0,0x10000
PWM1_CH4CH5,PWM1CH45DeadtimeCNTInteger,10,PWM1->DTCTL[2],0x40059000+0x78,PWM_DTCTL4_5_DTEN_Msk | PWM_DTCTL4_5_DTCNT_Msk,0x10fff,10,0x1000A
PWM1_CH4CH5,PWM1CH45DeadtimeCNTInteger,4095,PWM1->DTCTL[2],0x40059000+0x78,PWM_DTCTL4_5_DTEN_Msk | PWM_DTCTL4_5_DTCNT_Msk,0x10fff,4095,0x10FFF
PWM1_CH4CH5,PWM1CH45DeadtimeCLKSRCSelect,0,PWM1->DTCTL[2],0x40059000+0x78,PWM_DTCTL_DTCKSEL_Msk,0x1<<24,0,0x0<<24
PWM1_CH4CH5,PWM1CH45DeadtimeCLKSRCSelect,1,PWM1->DTCTL[2],0x40059000+0x78,PWM_DTCTL_DTCKSEL_Msk,0x1<<24,PWM_DTCTL_DTCKSEL_Msk,0x1<<24
PWM1_CH4CH5,UsePWM1CH45BrakeENBoolean,0
PWM1_CH4CH5,UsePWM1CH45BrakeENBoolean,1
PWM1_CH4CH5,PWM1CH45BrakeSRCMultiselect,PWM_FB_EDGE_BKP0,PWM1->BRKCTL[2],0x40059000+0xD0,PWM_BRKCTL_BRKP0EEN_Msk,0x1<<4,PWM_FB_EDGE_BKP0,0x1<<4
PWM1_CH4CH5,PWM1CH45BrakeSRCMultiselect,PWM_FB_EDGE_BKP1,PWM1->BRKCTL[2],0x40059000+0xD0,PWM_BRKCTL_BRKP1EEN_Msk,0x1<<5,PWM_FB_EDGE_BKP1,0x1<<5
PWM1_CH4CH5,PWM1CH45BrakeSRCMultiselect,PWM_FB_EDGE_ACMP0,PWM1->BRKCTL[2],0x40059000+0xD0,PWM_BRKCTL_CPO0EBEN_Msk,0x1<<0,PWM_FB_EDGE_ACMP0,0x1<<0
PWM1_CH4CH5,PWM1CH45BrakeSRCMultiselect,PWM_FB_EDGE_ACMP1,PWM1->BRKCTL[2],0x40059000+0xD0,PWM_BRKCTL_CPO1EBEN_Msk,0x1<<1,PWM_FB_EDGE_ACMP1,0x1<<1
PWM1_CH4CH5,PWM1CH45BrakeSRCMultiselect,0x180,PWM1->BRKCTL[2],0x40059000+0xD0,PWM_BRKCTL_SYSEBEN_Msk,0x1<<7,0x180,0x1<<7
PWM1_CH4CH5,PWM1CH45BrakeSRCMultiselect,0x180,PWM1->FAILBRK,0x40059000+0xC4,0xB,0xB,0x180,0x1
PWM1_CH4CH5,PWM1CH45BrakeSRCMultiselect,0x280,PWM1->BRKCTL[2],0x40059000+0xD0,PWM_BRKCTL_SYSEBEN_Msk,0x1<<7,0x280,0x1<<7
PWM1_CH4CH5,PWM1CH45BrakeSRCMultiselect,0x280,PWM1->FAILBRK,0x40059000+0xC4,0xB,0xB,0x280,0x2
PWM1_CH4CH5,PWM1CH45BrakeSRCMultiselect,0x880,PWM1->BRKCTL[2],0x40059000+0xD0,PWM_BRKCTL_SYSEBEN_Msk,0x1<<7,0x880,0x1<<7
PWM1_CH4CH5,PWM1CH45BrakeSRCMultiselect,0x880,PWM1->FAILBRK,0x40059000+0xC4,0xB,0xB,0x880,0x8
PWM1_CH4CH5,PWM1CH45BrakedetecttypeSelect,PWM_FB_EDGE,PWM1->BRKCTL[2],0x40059000+0xD0
PWM1_CH4CH5,PWM1CH45BrakedetecttypeSelect,PWM_FB_LEVEL,PWM1->BRKCTL[2],0x40059000+0xD0
PWM1_CH4CH5,PWM1CH45BrakefiltetEnBoolen,0
PWM1_CH4CH5,PWM1CH45BrakefiltetEnBoolen,1
PWM1_CH4CH5,PWM1CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_1,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_1,0x0<<1
PWM1_CH4CH5,PWM1CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_1,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_1,0x0<<9
PWM1_CH4CH5,PWM1CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_2,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_2,0x1<<1
PWM1_CH4CH5,PWM1CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_2,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_2,0x1<<9
PWM1_CH4CH5,PWM1CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_4,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_4,0x2<<1
PWM1_CH4CH5,PWM1CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_4,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_4,0x2<<9
PWM1_CH4CH5,PWM1CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_8,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_8,0x3<<1
PWM1_CH4CH5,PWM1CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_8,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_8,0x3<<9
PWM1_CH4CH5,PWM1CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_16,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_16,0x4<<1
PWM1_CH4CH5,PWM1CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_16,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_16,0x4<<9
PWM1_CH4CH5,PWM1CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_32,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_32,0x5<<1
PWM1_CH4CH5,PWM1CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_32,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_32,0x5<<9
PWM1_CH4CH5,PWM1CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_64,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_64,0x6<<1
PWM1_CH4CH5,PWM1CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_64,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_64,0x6<<9
PWM1_CH4CH5,PWM1CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_128,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK0NFSEL_Msk,0x7<<1,PWM_NF_CLK_DIV_128,0x7<<1
PWM1_CH4CH5,PWM1CH45BrakefilterCLKSelect,PWM_NF_CLK_DIV_128,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1NFSEL_Msk,0x7<<9,PWM_NF_CLK_DIV_128,0x7<<9
PWM1_CH4CH5,PWM1CH45BrakefilterCNTINT,0,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK0FEN_Msk | PWM_BNF_BRK0NFCNT_Msk,0x71<<0,0,0x1<<0
PWM1_CH4CH5,PWM1CH45BrakefilterCNTINT,0,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1FEN_Msk | PWM_BNF_BRK1FCNT_Msk,0x71<<8,0,0x1<<8
PWM1_CH4CH5,PWM1CH45BrakefilterCNTINT,7,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK0FEN_Msk | PWM_BNF_BRK0NFCNT_Msk,0x71<<0,7,0x71<<0
PWM1_CH4CH5,PWM1CH45BrakefilterCNTINT,7,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1FEN_Msk | PWM_BNF_BRK1FCNT_Msk,0x71<<8,7,0x71<<8
PWM1_CH4CH5,PWM1CH45BrakepininvEn,0,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1PINV_Msk,0x1<<15,0,0x0<<15
PWM1_CH4CH5,PWM1CH45BrakepininvEn,1,PWM1->BNF,0x40059000+0xC0,PWM_BNF_BRK1PINV_Msk,0x1<<15,PWM_BNF_BRK1PINV_Msk,0x1<<15
PWM1_CH4CH5,PWM1CH4BrakeActionSelect,0,PWM1->BRKCTL[2],0x40059000+0xD0,PWM_BRKCTL_BRKAEVEN_Msk,0x3<<16,0,0x0<<16
PWM1_CH4CH5,PWM1CH4BrakeActionSelect,1,PWM1->BRKCTL[2],0x40059000+0xD0,PWM_BRKCTL_BRKAEVEN_Msk,0x3<<16,1,0x1<<16
PWM1_CH4CH5,PWM1CH4BrakeActionSelect,2,PWM1->BRKCTL[2],0x40059000+0xD0,PWM_BRKCTL_BRKAEVEN_Msk,0x3<<16,2,0x2<<16
PWM1_CH4CH5,PWM1CH4BrakeActionSelect,3,PWM1->BRKCTL[2],0x40059000+0xD0,PWM_BRKCTL_BRKAEVEN_Msk,0x3<<16,3,0x3<<16
PWM1_CH4CH5,PWM1CH5BrakeActionSelect,0,PWM1->BRKCTL[2],0x40059000+0xD0,PWM_BRKCTL_BRKAODD_Msk,0x3<<18,0,0x0<<18
PWM1_CH4CH5,PWM1CH5BrakeActionSelect,1,PWM1->BRKCTL[2],0x40059000+0xD0,PWM_BRKCTL_BRKAODD_Msk,0x3<<18,1,0x1<<18
PWM1_CH4CH5,PWM1CH5BrakeActionSelect,2,PWM1->BRKCTL[2],0x40059000+0xD0,PWM_BRKCTL_BRKAODD_Msk,0x3<<18,2,0x2<<18
PWM1_CH4CH5,PWM1CH5BrakeActionSelect,3,PWM1->BRKCTL[2],0x40059000+0xD0,PWM_BRKCTL_BRKAODD_Msk,0x3<<18,3,0x3<<18
PWM1_CH4CH5,UsePWM1CH4ENBoolean,0
PWM1_CH4CH5,UsePWM1CH4ENBoolean,1
PWM1_CH4CH5,UsePWM1CH4AdvanceBoolean,0
PWM1_CH4CH5,UsePWM1CH4AdvanceBoolean,1
PWM1_CH4CH5,PWM1CH4DUTYInteger,0,PWM1->CMPDAT[4],0x40059000+0x60,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
PWM1_CH4CH5,PWM1CH4DUTYInteger,10,PWM1->CMPDAT[4],0x40059000+0x60,PWM_CMPDAT_CMPDAT_Msk,0xffff,10,0x12c0
PWM1_CH4CH5,PWM1CH4DUTYInteger,100,PWM1->CMPDAT[4],0x40059000+0x60,PWM_CMPDAT_CMPDAT_Msk,0xffff,100,0xbb7f
PWM1_CH4CH5,PWM1CH4CmpdataInteger,0,PWM1->CMPDAT[4],0x40059000+0x60,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
PWM1_CH4CH5,PWM1CH4CmpdataInteger,1000,PWM1->CMPDAT[4],0x40059000+0x60,PWM_CMPDAT_CMPDAT_Msk,0xffff,1000,1000
PWM1_CH4CH5,PWM1CH4CmpdataInteger,65535,PWM1->CMPDAT[4],0x40059000+0x60,PWM_CMPDAT_CMPDAT_Msk,0xffff,65535,65535
PWM1_CH4CH5,PWM1CH4WaveOutPeriodSelect,PWM_OUTPUT_NOTHING,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_PRDPCTL4_Msk,0x3<<24,PWM_OUTPUT_NOTHING,0x0<<24
PWM1_CH4CH5,PWM1CH4WaveOutPeriodSelect,PWM_OUTPUT_LOW,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_PRDPCTL4_Msk,0x3<<24,PWM_OUTPUT_LOW,0x1<<24
PWM1_CH4CH5,PWM1CH4WaveOutPeriodSelect,PWM_OUTPUT_HIGH,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_PRDPCTL4_Msk,0x3<<24,PWM_OUTPUT_HIGH,0x2<<24
PWM1_CH4CH5,PWM1CH4WaveOutPeriodSelect,PWM_OUTPUT_TOGGLE,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_PRDPCTL4_Msk,0x3<<24,PWM_OUTPUT_TOGGLE,0x3<<24
PWM1_CH4CH5,PWM1CH4WaveOutZeroSelect,PWM_OUTPUT_NOTHING,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_ZPCTL4_Msk,0x3<<8,PWM_OUTPUT_NOTHING,0x0<<8
PWM1_CH4CH5,PWM1CH4WaveOutZeroSelect,PWM_OUTPUT_LOW,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_ZPCTL4_Msk,0x3<<8,PWM_OUTPUT_LOW,0x1<<8
PWM1_CH4CH5,PWM1CH4WaveOutZeroSelect,PWM_OUTPUT_HIGH,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_ZPCTL4_Msk,0x3<<8,PWM_OUTPUT_HIGH,0x2<<8
PWM1_CH4CH5,PWM1CH4WaveOutZeroSelect,PWM_OUTPUT_TOGGLE,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_ZPCTL4_Msk,0x3<<8,PWM_OUTPUT_TOGGLE,0x3<<8
PWM1_CH4CH5,PWM1CH4WaveOutCmpUpSelect,PWM_OUTPUT_NOTHING,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPUCTL4_Msk,0x3<<8,PWM_OUTPUT_NOTHING,0x0<<8
PWM1_CH4CH5,PWM1CH4WaveOutCmpUpSelect,PWM_OUTPUT_LOW,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPUCTL4_Msk,0x3<<8,PWM_OUTPUT_LOW,0x1<<8
PWM1_CH4CH5,PWM1CH4WaveOutCmpUpSelect,PWM_OUTPUT_HIGH,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPUCTL4_Msk,0x3<<8,PWM_OUTPUT_HIGH,0x2<<8
PWM1_CH4CH5,PWM1CH4WaveOutCmpUpSelect,PWM_OUTPUT_TOGGLE,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPUCTL4_Msk,0x3<<8,PWM_OUTPUT_TOGGLE,0x3<<8
PWM1_CH4CH5,PWM1CH4WaveOutCmpDownSelect,PWM_OUTPUT_NOTHING,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPDCTL4_Msk,0x3<<24,PWM_OUTPUT_NOTHING,0x0<<24
PWM1_CH4CH5,PWM1CH4WaveOutCmpDownSelect,PWM_OUTPUT_LOW,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPDCTL4_Msk,0x3<<24,PWM_OUTPUT_LOW,0x1<<24
PWM1_CH4CH5,PWM1CH4WaveOutCmpDownSelect,PWM_OUTPUT_HIGH,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPDCTL4_Msk,0x3<<24,PWM_OUTPUT_HIGH,0x2<<24
PWM1_CH4CH5,PWM1CH4WaveOutCmpDownSelect,PWM_OUTPUT_TOGGLE,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPDCTL4_Msk,0x3<<24,PWM_OUTPUT_TOGGLE,0x3<<24
PWM1_CH4CH5,PWM1CH4LoadModeSelect,0
PWM1_CH4CH5,PWM1CH4LoadModeSelect,1,PWM1->CTL0,0x40059000+0x0,PWM_CTL0_IMMLDEN4_Msk,0x1<<20,PWM_CTL0_IMMLDEN4_Msk,0x1<<20
PWM1_CH4CH5,PWM1CH4LoadModeSelect,2,PWM1->CTL0,0x40059000+0x0,PWM_CTL0_CTRLD4_Msk,0x1<<4,PWM_CTL0_CTRLD4_Msk,0x1<<4
PWM1_CH4CH5,PWM1CH4otherOutputSelect,0
PWM1_CH4CH5,PWM1CH4otherOutputSelect,1,PWM1->MSKEN,0x40059000+0xB8,PWM_MSKEN_MSKEN4_Msk,0x1<<4,PWM_MSKEN_MSKEN4_Msk,0x1<<4
PWM1_CH4CH5,PWM1CH4otherOutputSelect,2,PWM1->POLCTL,0x40059000+0xD4,PWM_POLCTL_PINV4_Msk,0x1<<4,PWM_POLCTL_PINV4_Msk,0x1<<4
PWM1_CH4CH5,PWM1CH4MaskDataSelect,0,PWM1->MSK,0x40059000+0xBC,PWM_MSK_MSKDAT4_Msk,0x1<<4,0,0x0<<4
PWM1_CH4CH5,PWM1CH4MaskDataSelect,1,PWM1->MSK,0x40059000+0xBC,PWM_MSK_MSKDAT4_Msk,0x1<<4,PWM_MSK_MSKDAT4_Msk,0x1<<4
PWM1_CH4CH5,UsePWM1CH4TrigerEADCENBoolean,0
PWM1_CH4CH5,UsePWM1CH4TrigerEADCENBoolean,1
PWM1_CH4CH5,UsePWM1CH4TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_ZERO_POINT,PWM1->EADCTS1,0x40059000+0xFC,PWM_EADCTS1_TRGEN4_Msk | PWM_EADCTS1_TRGSEL4_Msk,0x8f<<0,PWM_TRIGGER_ADC_EVEN_ZERO_POINT,0x80<<0
PWM1_CH4CH5,UsePWM1CH4TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_PERIOD_POINT,PWM1->EADCTS1,0x40059000+0xFC,PWM_EADCTS1_TRGEN4_Msk | PWM_EADCTS1_TRGSEL4_Msk,0x8f<<0,PWM_TRIGGER_ADC_EVEN_PERIOD_POINT,0x81<<0
PWM1_CH4CH5,UsePWM1CH4TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,PWM1->EADCTS1,0x40059000+0xFC,PWM_EADCTS1_TRGEN4_Msk | PWM_EADCTS1_TRGSEL4_Msk,0x8f<<0,PWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,0x82<<0
PWM1_CH4CH5,UsePWM1CH4TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,PWM1->EADCTS1,0x40059000+0xFC,PWM_EADCTS1_TRGEN4_Msk | PWM_EADCTS1_TRGSEL4_Msk,0x8f<<0,PWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,0x83<<0
PWM1_CH4CH5,UsePWM1CH4TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,PWM1->EADCTS1,0x40059000+0xFC,PWM_EADCTS1_TRGEN4_Msk | PWM_EADCTS1_TRGSEL4_Msk,0x8f<<0,PWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,0x84<<0
PWM1_CH4CH5,UsePWM1CH4TrigerEADCSrcSelect,PWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,PWM1->EADCTS1,0x40059000+0xFC,PWM_EADCTS1_TRGEN4_Msk | PWM_EADCTS1_TRGSEL4_Msk,0x8f<<0,PWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,0x88<<0
PWM1_CH4CH5,UsePWM1CH4TrigerEADCSrcSelect,PWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,PWM1->EADCTS1,0x40059000+0xFC,PWM_EADCTS1_TRGEN4_Msk | PWM_EADCTS1_TRGSEL4_Msk,0x8f<<0,PWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,0x89<<0
PWM1_CH4CH5,PWM1CH4INTSelect,1,PWM1->INTEN0,0x40059000+0xE0,PWM_INTEN0_ZIEN4_Msk,0x1<<4,PWM_INTEN0_ZIEN4_Msk,0x1<<4
PWM1_CH4CH5,PWM1CH4INTSelect,2,PWM1->INTEN0,0x40059000+0xE0,PWM_INTEN0_PIEN4_Msk,0x1<<12,PWM_INTEN0_PIEN4_Msk,0x1<<12
PWM1_CH4CH5,PWM1CH4INTSelect,4,PWM1->INTEN0,0x40059000+0xE0,PWM_INTEN0_CMPUIEN4_Msk,0x1<<20,PWM_INTEN0_CMPUIEN4_Msk,0x1<<20
PWM1_CH4CH5,PWM1CH4INTSelect,8,PWM1->INTEN0,0x40059000+0xE0,PWM_INTEN0_CMPDIEN4_Msk,0x1<<28,PWM_INTEN0_CMPDIEN4_Msk,0x1<<28
PWM1_CH4CH5,PWM1CH4INTSelect,16,PWM1->INTEN1,0x40059000+0xE4,PWM_INTEN1_BRKEIEN4_5_Msk,0x1<<2,PWM_INTEN1_BRKEIEN4_5_Msk,0x1<<2
PWM1_CH4CH5,UsePWM1CH5ENBoolean,0
PWM1_CH4CH5,UsePWM1CH5ENBoolean,1
PWM1_CH4CH5,UsePWM1CH5AdvanceBoolean,0
PWM1_CH4CH5,UsePWM1CH5AdvanceBoolean,1
PWM1_CH4CH5,PWM1CH5DUTYInteger,0,PWM1->CMPDAT[5],0x40059000+0x64,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
PWM1_CH4CH5,PWM1CH5DUTYInteger,10,PWM1->CMPDAT[5],0x40059000+0x64,PWM_CMPDAT_CMPDAT_Msk,0xffff,10,0x12c0
PWM1_CH4CH5,PWM1CH5DUTYInteger,100,PWM1->CMPDAT[5],0x40059000+0x64,PWM_CMPDAT_CMPDAT_Msk,0xffff,100,0xbb7f
PWM1_CH4CH5,PWM1CH5CmpdataInteger,0,PWM1->CMPDAT[5],0x40059000+0x64,PWM_CMPDAT_CMPDAT_Msk,0xffff,0,0
PWM1_CH4CH5,PWM1CH5CmpdataInteger,1000,PWM1->CMPDAT[5],0x40059000+0x64,PWM_CMPDAT_CMPDAT_Msk,0xffff,1000,1000
PWM1_CH4CH5,PWM1CH5CmpdataInteger,65535,PWM1->CMPDAT[5],0x40059000+0x64,PWM_CMPDAT_CMPDAT_Msk,0xffff,65535,65535
PWM1_CH4CH5,PWM1CH5WaveOutPeriodSelect,PWM_OUTPUT_NOTHING,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_PRDPCTL5_Msk,0x3<<26,PWM_OUTPUT_NOTHING,0x0<<26
PWM1_CH4CH5,PWM1CH5WaveOutPeriodSelect,PWM_OUTPUT_LOW,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_PRDPCTL5_Msk,0x3<<26,PWM_OUTPUT_LOW,0x1<<26
PWM1_CH4CH5,PWM1CH5WaveOutPeriodSelect,PWM_OUTPUT_HIGH,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_PRDPCTL5_Msk,0x3<<26,PWM_OUTPUT_HIGH,0x2<<26
PWM1_CH4CH5,PWM1CH5WaveOutPeriodSelect,PWM_OUTPUT_TOGGLE,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_PRDPCTL5_Msk,0x3<<26,PWM_OUTPUT_TOGGLE,0x3<<26
PWM1_CH4CH5,PWM1CH5WaveOutZeroSelect,PWM_OUTPUT_NOTHING,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_ZPCTL5_Msk,0x3<<10,PWM_OUTPUT_NOTHING,0x0<<10
PWM1_CH4CH5,PWM1CH5WaveOutZeroSelect,PWM_OUTPUT_LOW,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_ZPCTL5_Msk,0x3<<10,PWM_OUTPUT_LOW,0x1<<10
PWM1_CH4CH5,PWM1CH5WaveOutZeroSelect,PWM_OUTPUT_HIGH,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_ZPCTL5_Msk,0x3<<10,PWM_OUTPUT_HIGH,0x2<<10
PWM1_CH4CH5,PWM1CH5WaveOutZeroSelect,PWM_OUTPUT_TOGGLE,PWM1->WGCTL0,0x40059000+0xB0,PWM_WGCTL0_ZPCTL5_Msk,0x3<<10,PWM_OUTPUT_TOGGLE,0x3<<10
PWM1_CH4CH5,PWM1CH5WaveOutCmpUpSelect,PWM_OUTPUT_NOTHING,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPUCTL5_Msk,0x3<<10,PWM_OUTPUT_NOTHING,0x0<<10
PWM1_CH4CH5,PWM1CH5WaveOutCmpUpSelect,PWM_OUTPUT_LOW,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPUCTL5_Msk,0x3<<10,PWM_OUTPUT_LOW,0x1<<10
PWM1_CH4CH5,PWM1CH5WaveOutCmpUpSelect,PWM_OUTPUT_HIGH,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPUCTL5_Msk,0x3<<10,PWM_OUTPUT_HIGH,0x2<<10
PWM1_CH4CH5,PWM1CH5WaveOutCmpUpSelect,PWM_OUTPUT_TOGGLE,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPUCTL5_Msk,0x3<<10,PWM_OUTPUT_TOGGLE,0x3<<10
PWM1_CH4CH5,PWM1CH5WaveOutCmpDownSelect,PWM_OUTPUT_NOTHING,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPDCTL5_Msk,0x3<<26,PWM_OUTPUT_NOTHING,0x0<<26
PWM1_CH4CH5,PWM1CH5WaveOutCmpDownSelect,PWM_OUTPUT_LOW,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPDCTL5_Msk,0x3<<26,PWM_OUTPUT_LOW,0x1<<26
PWM1_CH4CH5,PWM1CH5WaveOutCmpDownSelect,PWM_OUTPUT_HIGH,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPDCTL5_Msk,0x3<<26,PWM_OUTPUT_HIGH,0x2<<26
PWM1_CH4CH5,PWM1CH5WaveOutCmpDownSelect,PWM_OUTPUT_TOGGLE,PWM1->WGCTL1,0x40059000+0xB4,PWM_WGCTL1_CMPDCTL5_Msk,0x3<<26,PWM_OUTPUT_TOGGLE,0x3<<26
PWM1_CH4CH5,PWM1CH5LoadModeSelect,0
PWM1_CH4CH5,PWM1CH5LoadModeSelect,1,PWM1->CTL0,0x40059000+0x0,PWM_CTL0_IMMLDEN5_Msk,0x1<<21,PWM_CTL0_IMMLDEN5_Msk,0x1<<21
PWM1_CH4CH5,PWM1CH5LoadModeSelect,2,PWM1->CTL0,0x40059000+0x0,PWM_CTL0_CTRLD5_Msk,0x1<<5,PWM_CTL0_CTRLD5_Msk,0x1<<5
PWM1_CH4CH5,PWM1CH5otherOutputSelect,0
PWM1_CH4CH5,PWM1CH5otherOutputSelect,1,PWM1->MSKEN,0x40059000+0xB8,PWM_MSKEN_MSKEN5_Msk,0x1<<5,PWM_MSKEN_MSKEN5_Msk,0x1<<5
PWM1_CH4CH5,PWM1CH5otherOutputSelect,2,PWM1->POLCTL,0x40059000+0xD4,PWM_POLCTL_PINV5_Msk,0x1<<5,PWM_POLCTL_PINV5_Msk,0x1<<5
PWM1_CH4CH5,PWM1CH5MaskDataSelect,0,PWM1->MSK,0x40059000+0xBC,PWM_MSK_MSKDAT5_Msk,0x1<<5,0,0x0<<5
PWM1_CH4CH5,PWM1CH5MaskDataSelect,1,PWM1->MSK,0x40059000+0xBC,PWM_MSK_MSKDAT5_Msk,0x1<<5,PWM_MSK_MSKDAT5_Msk,0x1<<5
PWM1_CH4CH5,UsePWM1CH5TrigerEADCENBoolean,0
PWM1_CH4CH5,UsePWM1CH5TrigerEADCENBoolean,1
PWM1_CH4CH5,UsePWM1CH5TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_ZERO_POINT,PWM1->EADCTS1,0x40059000+0xFC,PWM_EADCTS1_TRGEN5_Msk | PWM_EADCTS1_TRGSEL5_Msk,0x8f<<8,PWM_TRIGGER_ADC_EVEN_ZERO_POINT,0x80<<8
PWM1_CH4CH5,UsePWM1CH5TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_PERIOD_POINT,PWM1->EADCTS1,0x40059000+0xFC,PWM_EADCTS1_TRGEN5_Msk | PWM_EADCTS1_TRGSEL5_Msk,0x8f<<8,PWM_TRIGGER_ADC_EVEN_PERIOD_POINT,0x81<<8
PWM1_CH4CH5,UsePWM1CH5TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,PWM1->EADCTS1,0x40059000+0xFC,PWM_EADCTS1_TRGEN5_Msk | PWM_EADCTS1_TRGSEL5_Msk,0x8f<<8,PWM_TRIGGER_ADC_EVEN_ZERO_OR_PERIOD_POINT,0x82<<8
PWM1_CH4CH5,UsePWM1CH5TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,PWM1->EADCTS1,0x40059000+0xFC,PWM_EADCTS1_TRGEN5_Msk | PWM_EADCTS1_TRGSEL5_Msk,0x8f<<8,PWM_TRIGGER_ADC_EVEN_CMP_UP_COUNT_POINT,0x83<<8
PWM1_CH4CH5,UsePWM1CH5TrigerEADCSrcSelect,PWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,PWM1->EADCTS1,0x40059000+0xFC,PWM_EADCTS1_TRGEN5_Msk | PWM_EADCTS1_TRGSEL5_Msk,0x8f<<8,PWM_TRIGGER_ADC_EVEN_CMP_DOWN_COUNT_POINT,0x84<<8
PWM1_CH4CH5,UsePWM1CH5TrigerEADCSrcSelect,PWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,PWM1->EADCTS1,0x40059000+0xFC,PWM_EADCTS1_TRGEN5_Msk | PWM_EADCTS1_TRGSEL5_Msk,0x8f<<8,PWM_TRIGGER_ADC_ODD_CMP_UP_COUNT_POINT,0x88<<8
PWM1_CH4CH5,UsePWM1CH5TrigerEADCSrcSelect,PWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,PWM1->EADCTS1,0x40059000+0xFC,PWM_EADCTS1_TRGEN5_Msk | PWM_EADCTS1_TRGSEL5_Msk,0x8f<<8,PWM_TRIGGER_ADC_ODD_CMP_DOWN_COUNT_POINT,0x89<<8
PWM1_CH4CH5,PWM1CH5INTSelect,1,PWM1->INTEN0,0x40059000+0xE0,PWM_INTEN0_ZIEN4_Msk,0x1<<4,PWM_INTEN0_ZIEN4_Msk,0x1<<4
PWM1_CH4CH5,PWM1CH5INTSelect,2,PWM1->INTEN0,0x40059000+0xE0,PWM_INTEN0_PIEN4_Msk,0x1<<12,PWM_INTEN0_PIEN4_Msk,0x1<<12
PWM1_CH4CH5,PWM1CH5INTSelect,4,PWM1->INTEN0,0x40059000+0xE0,PWM_INTEN_CMPUIEN5_Msk,0x1<<21,PWM_INTEN_CMPUIEN5_Msk,0x1<<21
PWM1_CH4CH5,PWM1CH5INTSelect,8,PWM1->INTEN0,0x40059000+0xE0,PWM_INTEN_CMPDIEN5_Msk,0x1<<29,PWM_INTEN_CMPDIEN5_Msk,0x1<<29
PWM1_CH4CH5,PWM1CH5INTSelect,16,PWM1->INTEN1,0x40059000+0xE4,PWM_INTEN1_BRKEIEN4_5_Msk,0x1<<2,PWM_INTEN1_BRKEIEN4_5_Msk,0x1<<2
SPII2S0,ModeSelect,NUCODEGEN_SPI0_MODE
SPII2S0,ModeSelect,NUCODEGEN_I2S0_MODE,IP_BASE,0x4000C000,FMC->ISPCTL,0x00
SPII2S0,SPIMasterSlave,SPI_MASTER,SPI0->CTL,0x40061000+0x0,SPI_CTL_SLAVE_Msk,0x1<<18,0,0x0<<18
SPII2S0,SPIMasterSlave,SPI_SLAVE,SPI0->CTL,0x40061000+0x0,SPI_CTL_SLAVE_Msk,0x1<<18,SPI_CTL_SLAVE_Msk,0x1<<18
SPII2S0,SPIByteReorder,0,SPI0->CTL,0x40061000+0x0,SPI_CTL_REORDER_Msk,0x1<<19,0,0x0<<19
SPII2S0,SPIByteReorder,1,SPI0->CTL,0x40061000+0x0,SPI_CTL_REORDER_Msk,0x1<<19,SPI_CTL_REORDER_Msk,0x1<<19
SPII2S0,SPIHalfDuplex,0,SPI0->CTL,0x40061000+0x0,SPI_CTL_HALFDPX_Msk,0x1<<14,0,0x0<<14
SPII2S0,SPIHalfDuplex,1,SPI0->CTL,0x40061000+0x0,SPI_CTL_HALFDPX_Msk,0x1<<14,SPI_CTL_HALFDPX_Msk,0x1<<14
SPII2S0,SPIDataDirection,0,SPI0->CTL,0x40061000+0x0,SPI_CTL_DATDIR_Msk,0x1<<20,0,0x0<<20
SPII2S0,SPIDataDirection,1,SPI0->CTL,0x40061000+0x0,SPI_CTL_DATDIR_Msk,0x1<<20,SPI_CTL_DATDIR_Msk,0x1<<20
SPII2S0,SPIReceiveOnly,0,SPI0->CTL,0x40061000+0x0,SPI_CTL_RXONLY_Msk,0x1<<15,0,0x0<<15
SPII2S0,SPIReceiveOnly,1,SPI0->CTL,0x40061000+0x0,SPI_CTL_RXONLY_Msk,0x1<<15,SPI_CTL_RXONLY_Msk,0x1<<15
SPII2S0,SPIMode,SPI_MODE_0,SPI0->CTL,0x40061000+0x0,SPI_CTL_CLKPOL_Msk|SPI_CTL_TXNEG_Msk|SPI_CTL_RXNEG_Msk,0x7<<1,SPI_MODE_0,0x2<<1
SPII2S0,SPIMode,SPI_MODE_1,SPI0->CTL,0x40061000+0x0,SPI_CTL_CLKPOL_Msk|SPI_CTL_TXNEG_Msk|SPI_CTL_RXNEG_Msk,0x7<<1,SPI_MODE_1,0x1<<1
SPII2S0,SPIMode,SPI_MODE_2,SPI0->CTL,0x40061000+0x0,SPI_CTL_CLKPOL_Msk|SPI_CTL_TXNEG_Msk|SPI_CTL_RXNEG_Msk,0x7<<1,SPI_MODE_2,0x5<<1
SPII2S0,SPIMode,SPI_MODE_3,SPI0->CTL,0x40061000+0x0,SPI_CTL_CLKPOL_Msk|SPI_CTL_TXNEG_Msk|SPI_CTL_RXNEG_Msk,0x7<<1,SPI_MODE_3,0x6<<1
SPII2S0,SPIDataWidth,8,SPI0->CTL,0x40061000+0x0,SPI_CTL_DWIDTH_Msk,0x1f<<8,8,0x8<<8
SPII2S0,SPIDataWidth,9,SPI0->CTL,0x40061000+0x0,SPI_CTL_DWIDTH_Msk,0x1f<<8,9,0x9<<8
SPII2S0,SPIDataWidth,10,SPI0->CTL,0x40061000+0x0,SPI_CTL_DWIDTH_Msk,0x1f<<8,10,0xA<<8
SPII2S0,SPIDataWidth,11,SPI0->CTL,0x40061000+0x0,SPI_CTL_DWIDTH_Msk,0x1f<<8,11,0xB<<8
SPII2S0,SPIDataWidth,12,SPI0->CTL,0x40061000+0x0,SPI_CTL_DWIDTH_Msk,0x1f<<8,12,0XC<<8
SPII2S0,SPIDataWidth,13,SPI0->CTL,0x40061000+0x0,SPI_CTL_DWIDTH_Msk,0x1f<<8,13,0XD<<8
SPII2S0,SPIDataWidth,14,SPI0->CTL,0x40061000+0x0,SPI_CTL_DWIDTH_Msk,0x1f<<8,14,0xE<<8
SPII2S0,SPIDataWidth,15,SPI0->CTL,0x40061000+0x0,SPI_CTL_DWIDTH_Msk,0x1f<<8,15,0xF<<8
SPII2S0,SPIDataWidth,16,SPI0->CTL,0x40061000+0x0,SPI_CTL_DWIDTH_Msk,0x1f<<8,16,0x10<<8
SPII2S0,SPIDataWidth,17,SPI0->CTL,0x40061000+0x0,SPI_CTL_DWIDTH_Msk,0x1f<<8,17,0x11<<8
SPII2S0,SPIDataWidth,18,SPI0->CTL,0x40061000+0x0,SPI_CTL_DWIDTH_Msk,0x1f<<8,18,0x12<<8
SPII2S0,SPIDataWidth,19,SPI0->CTL,0x40061000+0x0,SPI_CTL_DWIDTH_Msk,0x1f<<8,19,0x13<<8
SPII2S0,SPIDataWidth,20,SPI0->CTL,0x40061000+0x0,SPI_CTL_DWIDTH_Msk,0x1f<<8,20,0x14<<8
SPII2S0,SPIDataWidth,21,SPI0->CTL,0x40061000+0x0,SPI_CTL_DWIDTH_Msk,0x1f<<8,21,0x15<<8
SPII2S0,SPIDataWidth,22,SPI0->CTL,0x40061000+0x0,SPI_CTL_DWIDTH_Msk,0x1f<<8,22,0x16<<8
SPII2S0,SPIDataWidth,23,SPI0->CTL,0x40061000+0x0,SPI_CTL_DWIDTH_Msk,0x1f<<8,23,0x17<<8
SPII2S0,SPIDataWidth,24,SPI0->CTL,0x40061000+0x0,SPI_CTL_DWIDTH_Msk,0x1f<<8,24,0x18<<8
SPII2S0,SPIDataWidth,25,SPI0->CTL,0x40061000+0x0,SPI_CTL_DWIDTH_Msk,0x1f<<8,25,0x19<<8
SPII2S0,SPIDataWidth,26,SPI0->CTL,0x40061000+0x0,SPI_CTL_DWIDTH_Msk,0x1f<<8,26,0x1A<<8
SPII2S0,SPIDataWidth,27,SPI0->CTL,0x40061000+0x0,SPI_CTL_DWIDTH_Msk,0x1f<<8,27,0x1B<<8
SPII2S0,SPIDataWidth,28,SPI0->CTL,0x40061000+0x0,SPI_CTL_DWIDTH_Msk,0x1f<<8,28,0x1C<<8
SPII2S0,SPIDataWidth,29,SPI0->CTL,0x40061000+0x0,SPI_CTL_DWIDTH_Msk,0x1f<<8,29,0x1D<<8
SPII2S0,SPIDataWidth,30,SPI0->CTL,0x40061000+0x0,SPI_CTL_DWIDTH_Msk,0x1f<<8,30,0x1E<<8
SPII2S0,SPIDataWidth,31,SPI0->CTL,0x40061000+0x0,SPI_CTL_DWIDTH_Msk,0x1f<<8,31,0x1F<<8
SPII2S0,SPIDataWidth,32,SPI0->CTL,0x40061000+0x0,SPI_CTL_DWIDTH_Msk,0x1f<<8,32,0x0<<8
SPII2S0,SPIBusClock,1,SPI0->CLKDIV,0x40061000+0x4,SPI_CLKDIV_DIVIDER_Msk,0x1ff<<0,1,0x1ff
SPII2S0,SPIBusClock,20000000,SPI0->CLKDIV,0x40061000+0x4,SPI_CLKDIV_DIVIDER_Msk,0x1ff<<0,20000000,0x1
SPII2S0,SPIBusClock,24000000,SPI0->CLKDIV,0x40061000+0x4,SPI_CLKDIV_DIVIDER_Msk,0x1ff<<0,24000000,0x1
SPII2S0,SPIDataOrder,0,SPI0->CTL,0x40061000+0x0,SPI_CTL_LSB_Msk,0x1<<13,0,0x0<<13
SPII2S0,SPIDataOrder,1,SPI0->CTL,0x40061000+0x0,SPI_CTL_LSB_Msk,0x1<<13,SPI_CTL_LSB_Msk,0x1<<13
SPII2S0,SPIAutoSSEn,0,SPI0->SSCTL,0x40061000+0x8,SPI_SSCTL_AUTOSS_Msk,0x1<<3,0,0x0<<3
SPII2S0,SPIAutoSSEn,1,SPI0->SSCTL,0x40061000+0x8,SPI_SSCTL_AUTOSS_Msk,0x1<<3,SPI_SSCTL_AUTOSS_Msk,0x1<<3
SPII2S0,SPISSEn,0,SPI0->SSCTL,0x40061000+0x8,SPI_SSCTL_SS_Msk,0x1<<0,0,0x0<<0
SPII2S0,SPISSEn,1,SPI0->SSCTL,0x40061000+0x8,SPI_SSCTL_SS_Msk,0x1<<0,SPI_SSCTL_SS_Msk,0x1<<0
SPII2S0,SPISSLevel,SPI_SS_ACTIVE_HIGH,SPI0->SSCTL,0x40061000+0x8,SPI_SSCTL_SSACTPOL_Msk,0x1<<2,SPI_SSCTL_SSACTPOL_Msk,0x1<<2
SPII2S0,SPISSLevel,SPI_SS_ACTIVE_LOW,SPI0->SSCTL,0x40061000+0x8,SPI_SSCTL_SSACTPOL_Msk,0x1<<2,0,0x0<<2
SPII2S0,SPITxThreshold0,0,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_TXTH_Msk,0x7<<28,0,0x0<<28
SPII2S0,SPITxThreshold0,1,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_TXTH_Msk,0x7<<28,1,0x1<<28
SPII2S0,SPITxThreshold0,2,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_TXTH_Msk,0x7<<28,2,0x2<<28
SPII2S0,SPITxThreshold0,3,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_TXTH_Msk,0x7<<28,3,0x3<<28
SPII2S0,SPITxThreshold1,0,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_TXTH_Msk,0x7<<28,0,0x0<<28
SPII2S0,SPITxThreshold1,1,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_TXTH_Msk,0x7<<28,1,0x1<<28
SPII2S0,SPITxThreshold1,2,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_TXTH_Msk,0x7<<28,2,0x2<<28
SPII2S0,SPITxThreshold1,3,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_TXTH_Msk,0x7<<28,3,0x3<<28
SPII2S0,SPITxThreshold1,4,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_TXTH_Msk,0x7<<28,4,0x4<<28
SPII2S0,SPITxThreshold1,5,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_TXTH_Msk,0x7<<28,5,0x5<<28
SPII2S0,SPITxThreshold1,6,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_TXTH_Msk,0x7<<28,6,0x6<<28
SPII2S0,SPITxThreshold1,7,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_TXTH_Msk,0x7<<28,7,0x7<<28
SPII2S0,SPIRxThreshold0,0,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_RXTH_Msk,0x7<<24,0,0x0<<24
SPII2S0,SPIRxThreshold0,1,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_RXTH_Msk,0x7<<24,1,0x1<<24
SPII2S0,SPIRxThreshold0,2,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_RXTH_Msk,0x7<<24,2,0x2<<24
SPII2S0,SPIRxThreshold0,3,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_RXTH_Msk,0x7<<24,3,0x3<<24
SPII2S0,SPIRxThreshold1,0,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_RXTH_Msk,0x7<<24,0,0x0<<24
SPII2S0,SPIRxThreshold1,1,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_RXTH_Msk,0x7<<24,1,0x1<<24
SPII2S0,SPIRxThreshold1,2,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_RXTH_Msk,0x7<<24,2,0x2<<24
SPII2S0,SPIRxThreshold1,3,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_RXTH_Msk,0x7<<24,3,0x3<<24
SPII2S0,SPIRxThreshold1,4,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_RXTH_Msk,0x7<<24,4,0x4<<24
SPII2S0,SPIRxThreshold1,5,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_RXTH_Msk,0x7<<24,5,0x5<<24
SPII2S0,SPIRxThreshold1,6,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_RXTH_Msk,0x7<<24,6,0x6<<24
SPII2S0,SPIRxThreshold1,7,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_RXTH_Msk,0x7<<24,7,0x7<<24
SPII2S0,SPIINTEn,0
SPII2S0,SPIINTEn,1
SPII2S0,SPIINTSel,SPI_UNIT_INT_MASK,SPI0->CTL,0x40061000+0x0,SPI_CTL_UNITIEN_Msk,0x1<<17,SPI_CTL_UNITIEN_Msk,0x1<<17
SPII2S0,SPIINTSel,SPI_SSACT_INT_MASK,SPI0->SSCTL,0x40061000+0x8,SPI_SSCTL_SSACTIEN_Msk,0x1<<12,SPI_SSCTL_SSACTIEN_Msk,0x1<<12
SPII2S0,SPIINTSel,SPI_SSINACT_INT_MASK,SPI0->SSCTL,0x40061000+0x8,SPI_SSCTL_SSINAIEN_Msk,0x1<<13,SPI_SSCTL_SSINAIEN_Msk,0x1<<13
SPII2S0,SPIINTSel,SPI_SLVUR_INT_MASK,SPI0->SSCTL,0x40061000+0x8,SPI_SSCTL_SLVURIEN_Msk,0x1<<9,SPI_SSCTL_SLVURIEN_Msk,0x1<<9
SPII2S0,SPIINTSel,SPI_SLVBE_INT_MASK,SPI0->SSCTL,0x40061000+0x8,SPI_SSCTL_SLVBEIEN_Msk,0x1<<8,SPI_SSCTL_SLVBEIEN_Msk,0x1<<8
SPII2S0,SPIINTSel,SPI_TXUF_INT_MASK,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_TXUFIEN_Msk,0x1<<7,SPI_FIFOCTL_TXUFIEN_Msk,0x1<<7
SPII2S0,SPIINTSel,SPI_FIFO_RXOV_INT_MASK,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_RXOVIEN_Msk,0x1<<5,SPI_FIFOCTL_RXOVIEN_Msk,0x1<<5
SPII2S0,SPIINTSel,SPI_FIFO_RXTO_INT_MASK,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_RXTOIEN_Msk,0x1<<4,SPI_FIFOCTL_RXTOIEN_Msk,0x1<<4
SPII2S0,I2SMasterSlave,SPII2S_MODE_MASTER,SPI0->I2SCTL,0x40061000+0x60,SPI_I2SCTL_SLAVE_Msk,0x1<<8,0,0x0<<8
SPII2S0,I2SMasterSlave,SPII2S_MODE_SLAVE,SPI0->I2SCTL,0x40061000+0x60,SPI_I2SCTL_SLAVE_Msk,0x1<<8,SPI_I2SCTL_SLAVE_Msk,0x1<<8
SPII2S0,I2SAudioFormat,SPII2S_MONO,SPI0->I2SCTL,0x40061000+0x60,SPI_I2SCTL_MONO_Msk,0x1<<6,SPI_I2SCTL_MONO_Msk,0x1<<6
SPII2S0,I2SAudioFormat,SPII2S_STEREO,SPI0->I2SCTL,0x40061000+0x60,SPI_I2SCTL_MONO_Msk,0x1<<6,0,0x0<<6
SPII2S0,I2SDataFormat,SPII2S_FORMAT_I2S,SPI0->I2SCTL,0x40061000+0x60,SPI_I2SCTL_FORMAT_Msk,0x3<<28,SPII2S_FORMAT_I2S,0x0<<28
SPII2S0,I2SDataFormat,SPII2S_FORMAT_MSB,SPI0->I2SCTL,0x40061000+0x60,SPI_I2SCTL_FORMAT_Msk,0x3<<28,SPII2S_FORMAT_MSB,0x1<<28
SPII2S0,I2SDataFormat,SPII2S_FORMAT_PCMA,SPI0->I2SCTL,0x40061000+0x60,SPI_I2SCTL_FORMAT_Msk,0x3<<28,SPII2S_FORMAT_PCMA,0x2<<28
SPII2S0,I2SDataFormat,SPII2S_FORMAT_PCMB,SPI0->I2SCTL,0x40061000+0x60,SPI_I2SCTL_FORMAT_Msk,0x3<<28,SPII2S_FORMAT_PCMB,0x3<<28
SPII2S0,I2SDataWidth,SPII2S_DATABIT_8,SPI0->I2SCTL,0x40061000+0x60,SPI_I2SCTL_WDWIDTH_Msk,0x3<<4,SPII2S_DATABIT_8,0x0<<4
SPII2S0,I2SDataWidth,SPII2S_DATABIT_16,SPI0->I2SCTL,0x40061000+0x60,SPI_I2SCTL_WDWIDTH_Msk,0x3<<4,SPII2S_DATABIT_16,0x1<<4
SPII2S0,I2SDataWidth,SPII2S_DATABIT_24,SPI0->I2SCTL,0x40061000+0x60,SPI_I2SCTL_WDWIDTH_Msk,0x3<<4,SPII2S_DATABIT_24,0x2<<4
SPII2S0,I2SDataWidth,SPII2S_DATABIT_32,SPI0->I2SCTL,0x40061000+0x60,SPI_I2SCTL_WDWIDTH_Msk,0x3<<4,SPII2S_DATABIT_32,0x3<<4
SPII2S0,I2SSampleRate,1465,SPI0->I2SCLK,0x40061000+0x64,SPI_I2SCLK_BCLKDIV_Msk,0x3ff<<8,1465,0xff<<8
SPII2S0,I2SSampleRate,24000,SPI0->I2SCLK,0x40061000+0x64,SPI_I2SCLK_BCLKDIV_Msk,0x3ff<<8,24000,0xf<<8
SPII2S0,I2SSampleRate,375000,SPI0->I2SCLK,0x40061000+0x64,SPI_I2SCLK_BCLKDIV_Msk,0x3ff<<8,375000,0x0<<8
SPII2S0,I2SMCLKEn,0,SPI0->I2SCTL,0x40061000+0x60,SPI_I2SCTL_MCLKEN_Msk,0x1<<15,0,0x0<<15
SPII2S0,I2SMCLKEn,1,SPI0->I2SCTL,0x40061000+0x60,SPI_I2SCTL_MCLKEN_Msk,0x1<<15,SPI_I2SCTL_MCLKEN_Msk,0x1<<15
SPII2S0,I2SMCLK,1,SPI0->I2SCLK,0x40061000+0x64,SPI_I2SCLK_MCLKDIV_Msk,0x7f,1,0x7f
SPII2S0,I2SMCLK,12000000,SPI0->I2SCLK,0x40061000+0x64,SPI_I2SCLK_MCLKDIV_Msk,0x7f,12000000,0x2
SPII2S0,I2SMCLK,24000000,SPI0->I2SCLK,0x40061000+0x64,SPI_I2SCLK_MCLKDIV_Msk,0x7f,24000000,0x1
SPII2S0,I2SINTEn,0
SPII2S0,I2SINTEn,1
SPII2S0,I2SINTSel,SPII2S_FIFO_RXOV_INT_MASK,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_RXOVIEN_Msk,0x1<<5,SPI_FIFOCTL_RXOVIEN_Msk,0x1<<5
SPII2S0,I2SINTSel,SPII2S_FIFO_RXTO_INT_MASK,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_RXTOIEN_Msk,0x1<<4,SPI_FIFOCTL_RXTOIEN_Msk,0x1<<4
SPII2S0,I2SINTSel,SPII2S_TXUF_INT_MASK,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_TXUFIEN_Msk,0x1<<7,SPI_FIFOCTL_TXUFIEN_Msk,0x1<<7
SPII2S0,I2SINTSel,SPII2S_RIGHT_ZC_INT_MASK,SPI0->I2SCTL,0x40061000+0x60,SPI_I2SCTL_RZCIEN_Msk,0x1<<24,SPI_I2SCTL_RZCIEN_Msk,0x1<<24
SPII2S0,I2SINTSel,SPII2S_LEFT_ZC_INT_MASK,SPI0->I2SCTL,0x40061000+0x60,SPI_I2SCTL_LZCIEN_Msk,0x1<<25,SPI_I2SCTL_LZCIEN_Msk,0x1<<25
SPII2S0,I2SINTSel,SPII2S_SLV_CLKERR_INT_MASK,SPI0->I2SCTL,0x40061000+0x60,SPI_I2SCTL_SLVERRIEN_Msk,0x1<<31,SPI_I2SCTL_SLVERRIEN_Msk,0x1<<31
SPII2S0,I2STxThreshold0,0,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_TXTH_Msk,0x7<<28,0,0x0<<28
SPII2S0,I2STxThreshold0,1,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_TXTH_Msk,0x7<<28,1,0x1<<28
SPII2S0,I2STxThreshold0,2,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_TXTH_Msk,0x7<<28,2,0x2<<28
SPII2S0,I2STxThreshold0,3,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_TXTH_Msk,0x7<<28,3,0x3<<28
SPII2S0,I2STxThreshold1,0,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_TXTH_Msk,0x7<<28,0,0x0<<28
SPII2S0,I2STxThreshold1,1,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_TXTH_Msk,0x7<<28,1,0x1<<28
SPII2S0,I2STxThreshold1,2,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_TXTH_Msk,0x7<<28,2,0x2<<28
SPII2S0,I2STxThreshold1,3,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_TXTH_Msk,0x7<<28,3,0x3<<28
SPII2S0,I2STxThreshold1,4,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_TXTH_Msk,0x7<<28,4,0x4<<28
SPII2S0,I2STxThreshold1,5,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_TXTH_Msk,0x7<<28,5,0x5<<28
SPII2S0,I2STxThreshold1,6,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_TXTH_Msk,0x7<<28,6,0x6<<28
SPII2S0,I2STxThreshold1,7,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_TXTH_Msk,0x7<<28,7,0x7<<28
SPII2S0,I2SRxThreshold0,0,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_RXTH_Msk,0x7<<24,0,0x0<<24
SPII2S0,I2SRxThreshold0,1,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_RXTH_Msk,0x7<<24,1,0x1<<24
SPII2S0,I2SRxThreshold0,2,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_RXTH_Msk,0x7<<24,2,0x2<<24
SPII2S0,I2SRxThreshold0,3,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_RXTH_Msk,0x7<<24,3,0x3<<24
SPII2S0,I2SRxThreshold1,0,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_RXTH_Msk,0x7<<24,0,0x0<<24
SPII2S0,I2SRxThreshold1,1,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_RXTH_Msk,0x7<<24,1,0x1<<24
SPII2S0,I2SRxThreshold1,2,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_RXTH_Msk,0x7<<24,2,0x2<<24
SPII2S0,I2SRxThreshold1,3,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_RXTH_Msk,0x7<<24,3,0x3<<24
SPII2S0,I2SRxThreshold1,4,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_RXTH_Msk,0x7<<24,4,0x4<<24
SPII2S0,I2SRxThreshold1,5,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_RXTH_Msk,0x7<<24,5,0x5<<24
SPII2S0,I2SRxThreshold1,6,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_RXTH_Msk,0x7<<24,6,0x6<<24
SPII2S0,I2SRxThreshold1,7,SPI0->FIFOCTL,0x40061000+0x10,SPI_FIFOCTL_RXTH_Msk,0x7<<24,7,0x7<<24
QSPI0,QSPIMasterSlave,QSPI_MASTER,QSPI->CTL,0x40060000+0x0,QSPI_CTL_SLAVE_Msk,0x1<<18,0,0x0<<18
QSPI0,QSPIMasterSlave,QSPI_SLAVE,QSPI->CTL,0x40060000+0x0,QSPI_CTL_SLAVE_Msk,0x1<<18,QSPI_CTL_SLAVE_Msk,0x1<<18,IP_BASE,0x4000C000,FMC->ISPCTL,0x00
QSPI0,QSPIMode,QSPI_MODE_0,QSPI->CTL,0x40060000+0x0,QSPI_CTL_CLKPOL_Msk|QSPI_CTL_TXNEG_Msk|QSPI_CTL_RXNEG_Msk,0x7<<1,QSPI_MODE_0,0x2<<1
QSPI0,QSPIMode,QSPI_MODE_1,QSPI->CTL,0x40060000+0x0,QSPI_CTL_CLKPOL_Msk|QSPI_CTL_TXNEG_Msk|QSPI_CTL_RXNEG_Msk,0x7<<1,QSPI_MODE_1,0x1<<1
QSPI0,QSPIMode,QSPI_MODE_2,QSPI->CTL,0x40060000+0x0,QSPI_CTL_CLKPOL_Msk|QSPI_CTL_TXNEG_Msk|QSPI_CTL_RXNEG_Msk,0x7<<1,QSPI_MODE_2,0x5<<1
QSPI0,QSPIMode,QSPI_MODE_3,QSPI->CTL,0x40060000+0x0,QSPI_CTL_CLKPOL_Msk|QSPI_CTL_TXNEG_Msk|QSPI_CTL_RXNEG_Msk,0x7<<1,QSPI_MODE_3,0x6<<1
QSPI0,QSPIDualModeEn,NUCODEGEN_QSPI0_CTL_NORMALEN
QSPI0,QSPIDualModeEn,NUCODEGEN_QSPI0_CTL_DUALIOEN,QSPI->CTL,0x40060000+0x0,QSPI_CTL_DUALIOEN_Msk,0x1<<21,QSPI_CTL_DUALIOEN_Msk,0x1<<21
QSPI0,QSPIDualModeEn,NUCODEGEN_QSPI0_CTL_QUADIOEN,QSPI->CTL,0x40060000+0x0,QSPI_CTL_QUADIOEN_Msk,0x1<<22,QSPI_CTL_QUADIOEN_Msk,0x1<<22
QSPI0,QSPIDualModeEn,NUCODEGEN_QSPI0_CTL_HALFIOEN,QSPI->CTL,0x40060000+0x0,QSPI_CTL_HALFDPX_Msk,0x1<<14,QSPI_CTL_HALFDPX_Msk,0x1<<14
QSPI0,QSPIDataDirection,0,QSPI->CTL,0x40060000+0x0,QSPI_CTL_DATDIR_Msk,0x1<<20,0,0x0<<20
QSPI0,QSPIDataDirection,1,QSPI->CTL,0x40060000+0x0,QSPI_CTL_DATDIR_Msk,0x1<<20,QSPI_CTL_DATDIR_Msk,0x1<<20
QSPI0,QSPIByteReorder,0,QSPI->CTL,0x40060000+0x0,QSPI_CTL_REORDER_Msk,0x1<<19,0,0x0<<19
QSPI0,QSPIByteReorder,1,QSPI->CTL,0x40060000+0x0,QSPI_CTL_REORDER_Msk,0x1<<19,QSPI_CTL_REORDER_Msk,0x1<<19
QSPI0,QSPI3WireModeEn,0,QSPI->SSCTL,0x40060000+0x8,QSPI_SSCTL_SLV3WIRE_Msk,0x1<<4,0,0x0<<4
QSPI0,QSPI3WireModeEn,1,QSPI->SSCTL,0x40060000+0x8,QSPI_SSCTL_SLV3WIRE_Msk,0x1<<4,QSPI_SSCTL_SLV3WIRE_Msk,0x1<<4
QSPI0,QSPI2BitModeEn,0,QSPI->CTL,0x40060000+0x0,QSPI_CTL_TWOBIT_Msk,0x1<<16,0,0x0<<16
QSPI0,QSPI2BitModeEn,1,QSPI->CTL,0x40060000+0x0,QSPI_CTL_TWOBIT_Msk,0x1<<16,QSPI_CTL_TWOBIT_Msk,0x1<<16
QSPI0,QSPIReceiveOnly,0,QSPI->CTL,0x40060000+0x0,QSPI_CTL_RXONLY_Msk,0x1<<15,0,0x0<<15
QSPI0,QSPIReceiveOnly,1,QSPI->CTL,0x40060000+0x0,QSPI_CTL_RXONLY_Msk,0x1<<15,QSPI_CTL_RXONLY_Msk,0x1<<15
QSPI0,QSPIDataWidth,8,QSPI->CTL,0x40060000+0x0,QSPI_CTL_DWIDTH_Msk,0x1f<<8,8,0x8<<8
QSPI0,QSPIDataWidth,9,QSPI->CTL,0x40060000+0x0,QSPI_CTL_DWIDTH_Msk,0x1f<<8,9,0x9<<8
QSPI0,QSPIDataWidth,10,QSPI->CTL,0x40060000+0x0,QSPI_CTL_DWIDTH_Msk,0x1f<<8,10,0xA<<8
QSPI0,QSPIDataWidth,11,QSPI->CTL,0x40060000+0x0,QSPI_CTL_DWIDTH_Msk,0x1f<<8,11,0xB<<8
QSPI0,QSPIDataWidth,12,QSPI->CTL,0x40060000+0x0,QSPI_CTL_DWIDTH_Msk,0x1f<<8,12,0XC<<8
QSPI0,QSPIDataWidth,13,QSPI->CTL,0x40060000+0x0,QSPI_CTL_DWIDTH_Msk,0x1f<<8,13,0XD<<8
QSPI0,QSPIDataWidth,14,QSPI->CTL,0x40060000+0x0,QSPI_CTL_DWIDTH_Msk,0x1f<<8,14,0xE<<8
QSPI0,QSPIDataWidth,15,QSPI->CTL,0x40060000+0x0,QSPI_CTL_DWIDTH_Msk,0x1f<<8,15,0xF<<8
QSPI0,QSPIDataWidth,16,QSPI->CTL,0x40060000+0x0,QSPI_CTL_DWIDTH_Msk,0x1f<<8,16,0x10<<8
QSPI0,QSPIDataWidth,17,QSPI->CTL,0x40060000+0x0,QSPI_CTL_DWIDTH_Msk,0x1f<<8,17,0x11<<8
QSPI0,QSPIDataWidth,18,QSPI->CTL,0x40060000+0x0,QSPI_CTL_DWIDTH_Msk,0x1f<<8,18,0x12<<8
QSPI0,QSPIDataWidth,19,QSPI->CTL,0x40060000+0x0,QSPI_CTL_DWIDTH_Msk,0x1f<<8,19,0x13<<8
QSPI0,QSPIDataWidth,20,QSPI->CTL,0x40060000+0x0,QSPI_CTL_DWIDTH_Msk,0x1f<<8,20,0x14<<8
QSPI0,QSPIDataWidth,21,QSPI->CTL,0x40060000+0x0,QSPI_CTL_DWIDTH_Msk,0x1f<<8,21,0x15<<8
QSPI0,QSPIDataWidth,22,QSPI->CTL,0x40060000+0x0,QSPI_CTL_DWIDTH_Msk,0x1f<<8,22,0x16<<8
QSPI0,QSPIDataWidth,23,QSPI->CTL,0x40060000+0x0,QSPI_CTL_DWIDTH_Msk,0x1f<<8,23,0x17<<8
QSPI0,QSPIDataWidth,24,QSPI->CTL,0x40060000+0x0,QSPI_CTL_DWIDTH_Msk,0x1f<<8,24,0x18<<8
QSPI0,QSPIDataWidth,25,QSPI->CTL,0x40060000+0x0,QSPI_CTL_DWIDTH_Msk,0x1f<<8,25,0x19<<8
QSPI0,QSPIDataWidth,26,QSPI->CTL,0x40060000+0x0,QSPI_CTL_DWIDTH_Msk,0x1f<<8,26,0x1A<<8
QSPI0,QSPIDataWidth,27,QSPI->CTL,0x40060000+0x0,QSPI_CTL_DWIDTH_Msk,0x1f<<8,27,0x1B<<8
QSPI0,QSPIDataWidth,28,QSPI->CTL,0x40060000+0x0,QSPI_CTL_DWIDTH_Msk,0x1f<<8,28,0x1C<<8
QSPI0,QSPIDataWidth,29,QSPI->CTL,0x40060000+0x0,QSPI_CTL_DWIDTH_Msk,0x1f<<8,29,0x1D<<8
QSPI0,QSPIDataWidth,30,QSPI->CTL,0x40060000+0x0,QSPI_CTL_DWIDTH_Msk,0x1f<<8,30,0x1E<<8
QSPI0,QSPIDataWidth,31,QSPI->CTL,0x40060000+0x0,QSPI_CTL_DWIDTH_Msk,0x1f<<8,31,0x1F<<8
QSPI0,QSPIDataWidth,32,QSPI->CTL,0x40060000+0x0,QSPI_CTL_DWIDTH_Msk,0x1f<<8,32,0x0<<8
QSPI0,QSPIBusClock,1,QSPI0->CLKDIV,0x40060000+0x4,QSPI_CLKDIV_DIVIDER_Msk,0x1ff<<0,1,0x1ff
QSPI0,QSPIBusClock,20000000,QSPI0->CLKDIV,0x40060000+0x4,QSPI_CLKDIV_DIVIDER_Msk,0x1ff<<0,20000000,0x1
QSPI0,QSPIBusClock,24000000,QSPI0->CLKDIV,0x40060000+0x4,QSPI_CLKDIV_DIVIDER_Msk,0x1ff<<0,24000000,0x1
QSPI0,QSPIDataOrder,0,QSPI->CTL,0x40060000+0x0,QSPI_CTL_LSB_Msk,0x1<<13,0,0x0<<13
QSPI0,QSPIDataOrder,1,QSPI->CTL,0x40060000+0x0,QSPI_CTL_LSB_Msk,0x1<<13,QSPI_CTL_LSB_Msk,0x1<<13
QSPI0,QSPIAutoSSEn,0,QSPI->SSCTL,0x40060000+0x8,QSPI_SSCTL_AUTOSS_Msk,0x1<<3,0,0x0<<3
QSPI0,QSPIAutoSSEn,1,QSPI->SSCTL,0x40060000+0x8,QSPI_SSCTL_AUTOSS_Msk,0x1<<3,QSPI_SSCTL_AUTOSS_Msk,0x1<<3
QSPI0,QSPISSEn,0,QSPI->SSCTL,0x40060000+0x8,QSPI_SSCTL_SS_Msk,0x1<<0,0,0x0<<0
QSPI0,QSPISSEn,1,QSPI->SSCTL,0x40060000+0x8,QSPI_SSCTL_SS_Msk,0x1<<0,QSPI_SSCTL_SS_Msk,0x1<<0
QSPI0,QSPISSLevel,QSPI_SS_ACTIVE_HIGH,QSPI->SSCTL,0x40060000+0x8,QSPI_SSCTL_SSACTPOL_Msk,0x1<<2,QSPI_SSCTL_SSACTPOL_Msk,0x1<<2
QSPI0,QSPISSLevel,QSPI_SS_ACTIVE_LOW,QSPI->SSCTL,0x40060000+0x8,QSPI_SSCTL_SSACTPOL_Msk,0x1<<2,0,0x0<<2
QSPI0,QSPITxThreshold,0,QSPI->FIFOCTL,0x40060000+0x10,QSPI_FIFOCTL_TXTH_Msk,0x7<<28,0,0x0<<28
QSPI0,QSPITxThreshold,1,QSPI->FIFOCTL,0x40060000+0x10,QSPI_FIFOCTL_TXTH_Msk,0x7<<28,1,0x1<<28
QSPI0,QSPITxThreshold,2,QSPI->FIFOCTL,0x40060000+0x10,QSPI_FIFOCTL_TXTH_Msk,0x7<<28,2,0x2<<28
QSPI0,QSPITxThreshold,3,QSPI->FIFOCTL,0x40060000+0x10,QSPI_FIFOCTL_TXTH_Msk,0x7<<28,3,0x3<<28
QSPI0,QSPITxThreshold,4,QSPI->FIFOCTL,0x40060000+0x10,QSPI_FIFOCTL_TXTH_Msk,0x7<<28,4,0x4<<28
QSPI0,QSPITxThreshold,5,QSPI->FIFOCTL,0x40060000+0x10,QSPI_FIFOCTL_TXTH_Msk,0x7<<28,5,0x5<<28
QSPI0,QSPITxThreshold,6,QSPI->FIFOCTL,0x40060000+0x10,QSPI_FIFOCTL_TXTH_Msk,0x7<<28,6,0x6<<28
QSPI0,QSPITxThreshold,7,QSPI->FIFOCTL,0x40060000+0x10,QSPI_FIFOCTL_TXTH_Msk,0x7<<28,7,0x7<<28
QSPI0,QSPIRxThreshold,0,QSPI->FIFOCTL,0x40060000+0x10,QSPI_FIFOCTL_RXTH_Msk,0x7<<24,0,0x0<<24
QSPI0,QSPIRxThreshold,1,QSPI->FIFOCTL,0x40060000+0x10,QSPI_FIFOCTL_RXTH_Msk,0x7<<24,1,0x1<<24
QSPI0,QSPIRxThreshold,2,QSPI->FIFOCTL,0x40060000+0x10,QSPI_FIFOCTL_RXTH_Msk,0x7<<24,2,0x2<<24
QSPI0,QSPIRxThreshold,3,QSPI->FIFOCTL,0x40060000+0x10,QSPI_FIFOCTL_RXTH_Msk,0x7<<24,3,0x3<<24
QSPI0,QSPIRxThreshold,4,QSPI->FIFOCTL,0x40060000+0x10,QSPI_FIFOCTL_RXTH_Msk,0x7<<24,4,0x4<<24
QSPI0,QSPIRxThreshold,5,QSPI->FIFOCTL,0x40060000+0x10,QSPI_FIFOCTL_RXTH_Msk,0x7<<24,5,0x5<<24
QSPI0,QSPIRxThreshold,6,QSPI->FIFOCTL,0x40060000+0x10,QSPI_FIFOCTL_RXTH_Msk,0x7<<24,6,0x6<<24
QSPI0,QSPIRxThreshold,7,QSPI->FIFOCTL,0x40060000+0x10,QSPI_FIFOCTL_RXTH_Msk,0x7<<24,7,0x7<<24
QSPI0,QSPIINTEn,0
QSPI0,QSPIINTEn,1
QSPI0,QSPISSINTSel,QSPI_UNIT_INT_MASK,QSPI->CTL,0x40060000+0x0,QSPI_CTL_UNITIEN_Msk,0x1<<17,QSPI_CTL_UNITIEN_Msk,0x1<<17
QSPI0,QSPISSINTSel,QSPI_SSACT_INT_MASK,QSPI->SSCTL,0x40060000+0x8,QSPI_SSCTL_SSACTIEN_Msk,0x1<<12,QSPI_SSCTL_SSACTIEN_Msk,0x1<<12
QSPI0,QSPISSINTSel,QSPI_SSINACT_INT_MASK,QSPI->SSCTL,0x40060000+0x8,QSPI_SSCTL_SSINAIEN_Msk,0x1<<13,QSPI_SSCTL_SSINAIEN_Msk,0x1<<13
QSPI0,QSPISSINTSel,QSPI_SLVUR_INT_MASK,QSPI->SSCTL,0x40060000+0x8,QSPI_SSCTL_SLVURIEN_Msk,0x1<<9,QSPI_SSCTL_SLVURIEN_Msk,0x1<<9
QSPI0,QSPISSINTSel,QSPI_SLVBE_INT_MASK,QSPI->SSCTL,0x40060000+0x8,QSPI_SSCTL_SLVBEIEN_Msk,0x1<<8,QSPI_SSCTL_SLVBEIEN_Msk,0x1<<8
QSPI0,QSPISSINTSel,QSPI_SLVTO_INT_MASK,QSPI->SSCTL,0x40060000+0x8,QSPI_SSCTL_SLVTOIEN_Msk,0x1<<5,QSPI_SSCTL_SLVTOIEN_Msk,0x1<<5
QSPI0,QSPISSINTSel,QSPI_TXUF_INT_MASK,QSPI->FIFOCTL,0x40060000+0x10,QSPI_FIFOCTL_TXUFIEN_Msk,0x1<<7,QSPI_FIFOCTL_TXUFIEN_Msk,0x1<<7
QSPI0,QSPISSINTSel,QSPI_FIFO_RXOV_INT_MASK,QSPI->FIFOCTL,0x40060000+0x10,QSPI_FIFOCTL_RXOVIEN_Msk,0x1<<5,QSPI_FIFOCTL_RXOVIEN_Msk,0x1<<5
QSPI0,QSPISSINTSel,QSPI_FIFO_RXTO_INT_MASK,QSPI->FIFOCTL,0x40060000+0x10,QSPI_FIFOCTL_RXTOIEN_Msk,0x1<<4,QSPI_FIFOCTL_RXTOIEN_Msk,0x1<<4
USCI0_SPI,USPI0MasterSlave,USPI_MASTER,USPI0->PROTCTL,0x400D0000+0x5C,USPI_PROTCTL_SLAVE_Msk,0x1<<0,0,0x0<<0
USCI0_SPI,USPI0MasterSlave,USPI_SLAVE,USPI0->PROTCTL,0x400D0000+0x5C,USPI_PROTCTL_SLAVE_Msk,0x1<<0,USPI_PROTCTL_SLAVE_Msk,0x1<<0,IP_BASE,0x4000C000,FMC->ISPCTL,0x00
USCI0_SPI,USPI0Mode,USPI_MODE_0,USPI0->PROTCTL,0x400D0000+0x5C,USPI_PROTCTL_SCLKMODE_Msk,0x3<<6,0x0,0x0<<6
USCI0_SPI,USPI0Mode,USPI_MODE_1,USPI0->PROTCTL,0x400D0000+0x5C,USPI_PROTCTL_SCLKMODE_Msk,0x3<<6,0x1,0x1<<6
USCI0_SPI,USPI0Mode,USPI_MODE_2,USPI0->PROTCTL,0x400D0000+0x5C,USPI_PROTCTL_SCLKMODE_Msk,0x3<<6,0x2,0x2<<6
USCI0_SPI,USPI0Mode,USPI_MODE_3,USPI0->PROTCTL,0x400D0000+0x5C,USPI_PROTCTL_SCLKMODE_Msk,0x3<<6,0x3,0x3<<6
USCI0_SPI,USPI0DataWidth,4,USPI0->LINECTL,0x400D0000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0x4,0x4<<8
USCI0_SPI,USPI0DataWidth,5,USPI0->LINECTL,0x400D0000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0x5,0x5<<8
USCI0_SPI,USPI0DataWidth,6,USPI0->LINECTL,0x400D0000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0x6,0x6<<8
USCI0_SPI,USPI0DataWidth,7,USPI0->LINECTL,0x400D0000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0x7,0x7<<8
USCI0_SPI,USPI0DataWidth,8,USPI0->LINECTL,0x400D0000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0x8,0x8<<8
USCI0_SPI,USPI0DataWidth,9,USPI0->LINECTL,0x400D0000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0x9,0x9<<8
USCI0_SPI,USPI0DataWidth,10,USPI0->LINECTL,0x400D0000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0xA,0xA<<8
USCI0_SPI,USPI0DataWidth,11,USPI0->LINECTL,0x400D0000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0xB,0xB<<8
USCI0_SPI,USPI0DataWidth,12,USPI0->LINECTL,0x400D0000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0xC,0xC<<8
USCI0_SPI,USPI0DataWidth,13,USPI0->LINECTL,0x400D0000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0xD,0xD<<8
USCI0_SPI,USPI0DataWidth,14,USPI0->LINECTL,0x400D0000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0xE,0xE<<8
USCI0_SPI,USPI0DataWidth,15,USPI0->LINECTL,0x400D0000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0xF,0xF<<8
USCI0_SPI,USPI0DataWidth,16,USPI0->LINECTL,0x400D0000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0x0,0x0<<8
USCI0_SPI,USPI0BusClock,23438,USPI0->BRGEN,0x400D0000+0x8,USPI_BRGEN_CLKDIV_Msk,0x3ff<<16,1,0x3ff<<16
USCI0_SPI,USPI0BusClock,2000000,USPI0->BRGEN,0x400D0000+0x8,USPI_BRGEN_CLKDIV_Msk,0x3ff<<16,2000000,0xb<<16
USCI0_SPI,USPI0BusClock,24000000,USPI0->BRGEN,0x400D0000+0x8,USPI_BRGEN_CLKDIV_Msk,0x3ff<<16,24000000,0x0<<16
USCI0_SPI,USPI03WireModeEn,0,USPI0->PROTCTL,0x400D0000+0x5C,USPI_PROTCTL_SLV3WIRE_Msk,0x1<<1,0,0x0<<1
USCI0_SPI,USPI03WireModeEn,1,USPI0->PROTCTL,0x400D0000+0x5C,USPI_PROTCTL_SLV3WIRE_Msk,0x1<<1,USPI_PROTCTL_SLV3WIRE_Msk,0x1<<1
USCI0_SPI,USPI0HalfDuplexEn,0,USPI0->PROTCTL,0x400D0000+0x5C,USPI_PROTCTL_TSMSEL_Msk,0x7<<12,0,0x0<<12
USCI0_SPI,USPI0HalfDuplexEn,1,USPI0->PROTCTL,0x400D0000+0x5C,USPI_PROTCTL_TSMSEL_Msk,0x7<<12,0x4<<12,0x4<<12
USCI0_SPI,USPI0DataDirection,0,USPI0->TXDAT,0x400D0000+0x30,USPI_TXDAT_PORTDIR_Msk,0x1<<16,0,0x0<<16
USCI0_SPI,USPI0DataDirection,1,USPI0->TXDAT,0x400D0000+0x30,USPI_TXDAT_PORTDIR_Msk,0x1<<16,USPI_TXDAT_PORTDIR_Msk,0x0<<16,write register
USCI0_SPI,USPI0MasterSSLevel,0,USPI0->LINECTL,0x400D0000+0x2C,USPI_LINECTL_CTLOINV_Msk,0x1<<7,0,0x0<<7
USCI0_SPI,USPI0MasterSSLevel,1,USPI0->LINECTL,0x400D0000+0x2C,USPI_LINECTL_CTLOINV_Msk,0x1<<7,USPI_LINECTL_CTLOINV_Msk,0x1<<7
USCI0_SPI,USPI0SlaveSSLevel,0,USPI0->CTLIN0,0x400D0000+0x20,USPI_CTLIN0_ININV_Msk,0x1<<2,0,0x0<<2
USCI0_SPI,USPI0SlaveSSLevel,1,USPI0->CTLIN0,0x400D0000+0x20,USPI_CTLIN0_ININV_Msk,0x1<<2,USPI_CTLIN0_ININV_Msk,0x1<<2
USCI0_SPI,USPI0AutoSSEn,0,USPI0->PROTCTL,0x400D0000+0x5C,USPI_PROTCTL_AUTOSS_Msk,0x1<<3,0,0x0<<3
USCI0_SPI,USPI0AutoSSEn,1,USPI0->PROTCTL,0x400D0000+0x5C,USPI_PROTCTL_AUTOSS_Msk,0x1<<3,USPI_PROTCTL_AUTOSS_Msk,0x1<<3
USCI0_SPI,USPI0SSEn,0,USPI0->PROTCTL,0x400D0000+0x5C,USPI_PROTCTL_SS_Msk,0x1<<2,0,0x0<<2
USCI0_SPI,USPI0SSEn,1,USPI0->PROTCTL,0x400D0000+0x5C,USPI_PROTCTL_SS_Msk,0x1<<2,USPI_PROTCTL_SS_Msk,0x1<<2
USCI0_SPI,USPI0Order,0,USPI0->LINECTL,0x400D0000+0x2C,USPI_LINECTL_LSB_Msk,0x1<<0,USPI_LINECTL_LSB_Msk,0x1<<0
USCI0_SPI,USPI0Order,1,USPI0->LINECTL,0x400D0000+0x2C,USPI_LINECTL_LSB_Msk,0x1<<0,0,0x0<<0
USCI0_SPI,USPI0TxPDMAEn,0,USPI0->PDMACTL,0x400D0000+0x40,USPI_PDMACTL_TXPDMAEN_Msk,0x1<<1,0,0x0<<1
USCI0_SPI,USPI0TxPDMAEn,1,USPI0->PDMACTL,0x400D0000+0x40,USPI_PDMACTL_TXPDMAEN_Msk,0x1<<1,USPI_PDMACTL_TXPDMAEN_Msk,0x1<<1
USCI0_SPI,USPI0RxPDMAEn,0,USPI0->PDMACTL,0x400D0000+0x40,USPI_PDMACTL_RXPDMAEN_Msk,0x1<<2,0,0x0<<2
USCI0_SPI,USPI0RxPDMAEn,1,USPI0->PDMACTL,0x400D0000+0x40,USPI_PDMACTL_RXPDMAEN_Msk,0x1<<2,USPI_PDMACTL_RXPDMAEN_Msk,0x1<<2
USCI0_SPI,USPI0WAKEUPEn,0,USPI0->WKCTL,0x400D0000+0x54,USPI_WKCTL_WKEN_Msk,0x1<<0,0,0x0<<0
USCI0_SPI,USPI0WAKEUPEn,1,USPI0->WKCTL,0x400D0000+0x54,USPI_WKCTL_WKEN_Msk,0x1<<0,USPI_WKCTL_WKEN_Msk,0x1<<0
USCI0_SPI,USPI0INTEn,0
USCI0_SPI,USPI0INTEn,1
USCI0_SPI,USPI0INTSel,USPI_SSINACT_INT_MASK,USPI0->PROTIEN,0x400D0000+0x60,USPI_PROTIEN_SSINAIEN_Msk,0x1<<0,USPI_PROTIEN_SSINAIEN_Msk,0x1<<0
USCI0_SPI,USPI0INTSel,USPI_SSACT_INT_MASK,USPI0->PROTIEN,0x400D0000+0x60,USPI_PROTIEN_SSACTIEN_Msk,0x1<<1,USPI_PROTIEN_SSACTIEN_Msk,0x1<<1
USCI0_SPI,USPI0INTSel,USPI_SLVTO_INT_MASK,USPI0->PROTIEN,0x400D0000+0x60,USPI_PROTIEN_SLVTOIEN_Msk,0x1<<2,USPI_PROTIEN_SLVTOIEN_Msk,0x1<<2
USCI0_SPI,USPI0INTSel,USPI_SLVBE_INT_MASK,USPI0->PROTIEN,0x400D0000+0x60,USPI_PROTIEN_SLVBEIEN_Msk,0x1<<3,USPI_PROTIEN_SLVBEIEN_Msk,0x1<<3
USCI0_SPI,USPI0INTSel,USPI_TXUDR_INT_MASK,USPI0->BUFCTL,0x400D0000+0x38,USPI_BUFCTL_TXUDRIEN_Msk,0x1<<6,USPI_BUFCTL_TXUDRIEN_Msk,0x1<<6
USCI0_SPI,USPI0INTSel,USPI_RXOV_INT_MASK,USPI0->BUFCTL,0x400D0000+0x38,USPI_BUFCTL_RXOVIEN_Msk,0x1<<14,USPI_BUFCTL_RXOVIEN_Msk,0x1<<14
USCI0_SPI,USPI0INTSel,USPI_TXST_INT_MASK,USPI0->INTEN,0x400D0000+0x4,USPI_INTEN_TXSTIEN_Msk,0x1<<1,USPI_INTEN_TXSTIEN_Msk,0x1<<1
USCI0_SPI,USPI0INTSel,USPI_TXEND_INT_MASK,USPI0->INTEN,0x400D0000+0x4,USPI_INTEN_TXENDIEN_Msk,0x1<<2,USPI_INTEN_TXENDIEN_Msk,0x1<<2
USCI0_SPI,USPI0INTSel,USPI_RXST_INT_MASK,USPI0->INTEN,0x400D0000+0x4,USPI_INTEN_RXSTIEN_Msk,0x1<<3,USPI_INTEN_RXSTIEN_Msk,0x1<<3
USCI0_SPI,USPI0INTSel,USPI_RXEND_INT_MASK,USPI0->INTEN,0x400D0000+0x4,USPI_INTEN_RXENDIEN_Msk,0x1<<4,USPI_INTEN_RXENDIEN_Msk,0x1<<4
USCI1_SPI,USPI1MasterSlave,USPI_MASTER,USPI1->PROTCTL,0x400D1000+0x5C,USPI_PROTCTL_SLAVE_Msk,0x1<<0,0,0x0<<0
USCI1_SPI,USPI1MasterSlave,USPI_SLAVE,USPI1->PROTCTL,0x400D1000+0x5C,USPI_PROTCTL_SLAVE_Msk,0x1<<0,USPI_PROTCTL_SLAVE_Msk,0x1<<0,IP_BASE,0x4000C000,FMC->ISPCTL,0x00
USCI1_SPI,USPI1Mode,USPI_MODE_0,USPI1->PROTCTL,0x400D1000+0x5C,USPI_PROTCTL_SCLKMODE_Msk,0x3<<6,0x0,0x0<<6
USCI1_SPI,USPI1Mode,USPI_MODE_1,USPI1->PROTCTL,0x400D1000+0x5C,USPI_PROTCTL_SCLKMODE_Msk,0x3<<6,0x1,0x1<<6
USCI1_SPI,USPI1Mode,USPI_MODE_2,USPI1->PROTCTL,0x400D1000+0x5C,USPI_PROTCTL_SCLKMODE_Msk,0x3<<6,0x2,0x2<<6
USCI1_SPI,USPI1Mode,USPI_MODE_3,USPI1->PROTCTL,0x400D1000+0x5C,USPI_PROTCTL_SCLKMODE_Msk,0x3<<6,0x3,0x3<<6
USCI1_SPI,USPI1DataWidth,4,USPI1->LINECTL,0x400D1000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0x4,0x4<<8
USCI1_SPI,USPI1DataWidth,5,USPI1->LINECTL,0x400D1000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0x5,0x5<<8
USCI1_SPI,USPI1DataWidth,6,USPI1->LINECTL,0x400D1000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0x6,0x6<<8
USCI1_SPI,USPI1DataWidth,7,USPI1->LINECTL,0x400D1000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0x7,0x7<<8
USCI1_SPI,USPI1DataWidth,8,USPI1->LINECTL,0x400D1000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0x8,0x8<<8
USCI1_SPI,USPI1DataWidth,9,USPI1->LINECTL,0x400D1000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0x9,0x9<<8
USCI1_SPI,USPI1DataWidth,10,USPI1->LINECTL,0x400D1000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0xA,0xA<<8
USCI1_SPI,USPI1DataWidth,11,USPI1->LINECTL,0x400D1000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0xB,0xB<<8
USCI1_SPI,USPI1DataWidth,12,USPI1->LINECTL,0x400D1000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0xC,0xC<<8
USCI1_SPI,USPI1DataWidth,13,USPI1->LINECTL,0x400D1000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0xD,0xD<<8
USCI1_SPI,USPI1DataWidth,14,USPI1->LINECTL,0x400D1000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0xE,0xE<<8
USCI1_SPI,USPI1DataWidth,15,USPI1->LINECTL,0x400D1000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0xF,0xF<<8
USCI1_SPI,USPI1DataWidth,16,USPI1->LINECTL,0x400D1000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0x0,0x0<<8
USCI1_SPI,USPI1BusClock,23438,USPI1->BRGEN,0x400D1000+0x8,USPI_BRGEN_CLKDIV_Msk,0x3ff<<16,1,0x3ff<<16
USCI1_SPI,USPI1BusClock,2000000,USPI1->BRGEN,0x400D1000+0x8,USPI_BRGEN_CLKDIV_Msk,0x3ff<<16,2000000,0xb<<16
USCI1_SPI,USPI1BusClock,24000000,USPI1->BRGEN,0x400D1000+0x8,USPI_BRGEN_CLKDIV_Msk,0x3ff<<16,24000000,0x0<<16
USCI1_SPI,USPI13WireModeEn,0,USPI1->PROTCTL,0x400D1000+0x5C,USPI_PROTCTL_SLV3WIRE_Msk,0x1<<1,0,0x0<<1
USCI1_SPI,USPI13WireModeEn,1,USPI1->PROTCTL,0x400D1000+0x5C,USPI_PROTCTL_SLV3WIRE_Msk,0x1<<1,USPI_PROTCTL_SLV3WIRE_Msk,0x1<<1
USCI1_SPI,USPI1HalfDuplexEn,0,USPI1->PROTCTL,0x400D1000+0x5C,USPI_PROTCTL_TSMSEL_Msk,0x7<<12,0,0x0<<12
USCI1_SPI,USPI1HalfDuplexEn,1,USPI1->PROTCTL,0x400D1000+0x5C,USPI_PROTCTL_TSMSEL_Msk,0x7<<12,0x4<<12,0x4<<12
USCI1_SPI,USPI1DataDirection,0,USPI1->TXDAT,0x400D1000+0x30,USPI_TXDAT_PORTDIR_Msk,0x1<<16,0,0x0<<16
USCI1_SPI,USPI1DataDirection,1,USPI1->TXDAT,0x400D1000+0x30,USPI_TXDAT_PORTDIR_Msk,0x1<<16,USPI_TXDAT_PORTDIR_Msk,0x0<<16,write register
USCI1_SPI,USPI1MasterSSLevel,0,USPI1->LINECTL,0x400D1000+0x2C,USPI_LINECTL_CTLOINV_Msk,0x1<<7,0,0x0<<7
USCI1_SPI,USPI1MasterSSLevel,1,USPI1->LINECTL,0x400D1000+0x2C,USPI_LINECTL_CTLOINV_Msk,0x1<<7,USPI_LINECTL_CTLOINV_Msk,0x1<<7
USCI1_SPI,USPI1SlaveSSLevel,0,USPI1->CTLIN0,0x400D1000+0x20,USPI_CTLIN0_ININV_Msk,0x1<<2,0,0x0<<2
USCI1_SPI,USPI1SlaveSSLevel,1,USPI1->CTLIN0,0x400D1000+0x20,USPI_CTLIN0_ININV_Msk,0x1<<2,USPI_CTLIN0_ININV_Msk,0x1<<2
USCI1_SPI,USPI1AutoSSEn,0,USPI1->PROTCTL,0x400D1000+0x5C,USPI_PROTCTL_AUTOSS_Msk,0x1<<3,0,0x0<<3
USCI1_SPI,USPI1AutoSSEn,1,USPI1->PROTCTL,0x400D1000+0x5C,USPI_PROTCTL_AUTOSS_Msk,0x1<<3,USPI_PROTCTL_AUTOSS_Msk,0x1<<3
USCI1_SPI,USPI1SSEn,0,USPI1->PROTCTL,0x400D1000+0x5C,USPI_PROTCTL_SS_Msk,0x1<<2,0,0x0<<2
USCI1_SPI,USPI1SSEn,1,USPI1->PROTCTL,0x400D1000+0x5C,USPI_PROTCTL_SS_Msk,0x1<<2,USPI_PROTCTL_SS_Msk,0x1<<2
USCI1_SPI,USPI1Order,0,USPI1->LINECTL,0x400D1000+0x2C,USPI_LINECTL_LSB_Msk,0x1<<0,USPI_LINECTL_LSB_Msk,0x1<<0
USCI1_SPI,USPI1Order,1,USPI1->LINECTL,0x400D1000+0x2C,USPI_LINECTL_LSB_Msk,0x1<<0,0,0x0<<0
USCI1_SPI,USPI1TxPDMAEn,0,USPI1->PDMACTL,0x400D1000+0x40,USPI_PDMACTL_TXPDMAEN_Msk,0x1<<1,0,0x0<<1
USCI1_SPI,USPI1TxPDMAEn,1,USPI1->PDMACTL,0x400D1000+0x40,USPI_PDMACTL_TXPDMAEN_Msk,0x1<<1,USPI_PDMACTL_TXPDMAEN_Msk,0x1<<1
USCI1_SPI,USPI1RxPDMAEn,0,USPI1->PDMACTL,0x400D1000+0x40,USPI_PDMACTL_RXPDMAEN_Msk,0x1<<2,0,0x0<<2
USCI1_SPI,USPI1RxPDMAEn,1,USPI1->PDMACTL,0x400D1000+0x40,USPI_PDMACTL_RXPDMAEN_Msk,0x1<<2,USPI_PDMACTL_RXPDMAEN_Msk,0x1<<2
USCI1_SPI,USPI1WAKEUPEn,0,USPI1->WKCTL,0x400D1000+0x54,USPI_WKCTL_WKEN_Msk,0x1<<0,0,0x0<<0
USCI1_SPI,USPI1WAKEUPEn,1,USPI1->WKCTL,0x400D1000+0x54,USPI_WKCTL_WKEN_Msk,0x1<<0,USPI_WKCTL_WKEN_Msk,0x1<<0
USCI1_SPI,USPI1INTEn,0
USCI1_SPI,USPI1INTEn,1
USCI1_SPI,USPI1INTSel,USPI_SSINACT_INT_MASK,USPI1->PROTIEN,0x400D1000+0x60,USPI_PROTIEN_SSINAIEN_Msk,0x1<<0,USPI_PROTIEN_SSINAIEN_Msk,0x1<<0
USCI1_SPI,USPI1INTSel,USPI_SSACT_INT_MASK,USPI1->PROTIEN,0x400D1000+0x60,USPI_PROTIEN_SSACTIEN_Msk,0x1<<1,USPI_PROTIEN_SSACTIEN_Msk,0x1<<1
USCI1_SPI,USPI1INTSel,USPI_SLVTO_INT_MASK,USPI1->PROTIEN,0x400D1000+0x60,USPI_PROTIEN_SLVTOIEN_Msk,0x1<<2,USPI_PROTIEN_SLVTOIEN_Msk,0x1<<2
USCI1_SPI,USPI1INTSel,USPI_SLVBE_INT_MASK,USPI1->PROTIEN,0x400D1000+0x60,USPI_PROTIEN_SLVBEIEN_Msk,0x1<<3,USPI_PROTIEN_SLVBEIEN_Msk,0x1<<3
USCI1_SPI,USPI1INTSel,USPI_TXUDR_INT_MASK,USPI1->BUFCTL,0x400D1000+0x38,USPI_BUFCTL_TXUDRIEN_Msk,0x1<<6,USPI_BUFCTL_TXUDRIEN_Msk,0x1<<6
USCI1_SPI,USPI1INTSel,USPI_RXOV_INT_MASK,USPI1->BUFCTL,0x400D1000+0x38,USPI_BUFCTL_RXOVIEN_Msk,0x1<<14,USPI_BUFCTL_RXOVIEN_Msk,0x1<<14
USCI1_SPI,USPI1INTSel,USPI_TXST_INT_MASK,USPI1->INTEN,0x400D1000+0x4,USPI_INTEN_TXSTIEN_Msk,0x1<<1,USPI_INTEN_TXSTIEN_Msk,0x1<<1
USCI1_SPI,USPI1INTSel,USPI_TXEND_INT_MASK,USPI1->INTEN,0x400D1000+0x4,USPI_INTEN_TXENDIEN_Msk,0x1<<2,USPI_INTEN_TXENDIEN_Msk,0x1<<2
USCI1_SPI,USPI1INTSel,USPI_RXST_INT_MASK,USPI1->INTEN,0x400D1000+0x4,USPI_INTEN_RXSTIEN_Msk,0x1<<3,USPI_INTEN_RXSTIEN_Msk,0x1<<3
USCI1_SPI,USPI1INTSel,USPI_RXEND_INT_MASK,USPI1->INTEN,0x400D1000+0x4,USPI_INTEN_RXENDIEN_Msk,0x1<<4,USPI_INTEN_RXENDIEN_Msk,0x1<<4
USCI2_SPI,USPI2MasterSlave,USPI_MASTER,USPI2->PROTCTL,0x400D2000+0x5C,USPI_PROTCTL_SLAVE_Msk,0x1<<0,0,0x0<<0
USCI2_SPI,USPI2MasterSlave,USPI_SLAVE,USPI2->PROTCTL,0x400D2000+0x5C,USPI_PROTCTL_SLAVE_Msk,0x1<<0,USPI_PROTCTL_SLAVE_Msk,0x1<<0,IP_BASE,0x4000C000,FMC->ISPCTL,0x00
USCI2_SPI,USPI2Mode,USPI_MODE_0,USPI2->PROTCTL,0x400D2000+0x5C,USPI_PROTCTL_SCLKMODE_Msk,0x3<<6,0x0,0x0<<6
USCI2_SPI,USPI2Mode,USPI_MODE_1,USPI2->PROTCTL,0x400D2000+0x5C,USPI_PROTCTL_SCLKMODE_Msk,0x3<<6,0x1,0x1<<6
USCI2_SPI,USPI2Mode,USPI_MODE_2,USPI2->PROTCTL,0x400D2000+0x5C,USPI_PROTCTL_SCLKMODE_Msk,0x3<<6,0x2,0x2<<6
USCI2_SPI,USPI2Mode,USPI_MODE_3,USPI2->PROTCTL,0x400D2000+0x5C,USPI_PROTCTL_SCLKMODE_Msk,0x3<<6,0x3,0x3<<6
USCI2_SPI,USPI2DataWidth,4,USPI2->LINECTL,0x400D2000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0x4,0x4<<8
USCI2_SPI,USPI2DataWidth,5,USPI2->LINECTL,0x400D2000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0x5,0x5<<8
USCI2_SPI,USPI2DataWidth,6,USPI2->LINECTL,0x400D2000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0x6,0x6<<8
USCI2_SPI,USPI2DataWidth,7,USPI2->LINECTL,0x400D2000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0x7,0x7<<8
USCI2_SPI,USPI2DataWidth,8,USPI2->LINECTL,0x400D2000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0x8,0x8<<8
USCI2_SPI,USPI2DataWidth,9,USPI2->LINECTL,0x400D2000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0x9,0x9<<8
USCI2_SPI,USPI2DataWidth,10,USPI2->LINECTL,0x400D2000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0xA,0xA<<8
USCI2_SPI,USPI2DataWidth,11,USPI2->LINECTL,0x400D2000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0xB,0xB<<8
USCI2_SPI,USPI2DataWidth,12,USPI2->LINECTL,0x400D2000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0xC,0xC<<8
USCI2_SPI,USPI2DataWidth,13,USPI2->LINECTL,0x400D2000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0xD,0xD<<8
USCI2_SPI,USPI2DataWidth,14,USPI2->LINECTL,0x400D2000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0xE,0xE<<8
USCI2_SPI,USPI2DataWidth,15,USPI2->LINECTL,0x400D2000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0xF,0xF<<8
USCI2_SPI,USPI2DataWidth,16,USPI2->LINECTL,0x400D2000+0x2C,USPI_LINECTL_DWIDTH_Msk,0xf<<8,0x0,0x0<<8
USCI2_SPI,USPI2BusClock,23438,USPI2->BRGEN,0x400D2000+0x8,USPI_BRGEN_CLKDIV_Msk,0x3ff<<16,1,0x3ff<<16
USCI2_SPI,USPI2BusClock,2000000,USPI2->BRGEN,0x400D2000+0x8,USPI_BRGEN_CLKDIV_Msk,0x3ff<<16,2000000,0xb<<16
USCI2_SPI,USPI2BusClock,24000000,USPI2->BRGEN,0x400D2000+0x8,USPI_BRGEN_CLKDIV_Msk,0x3ff<<16,24000000,0x0<<16
USCI2_SPI,USPI23WireModeEn,0,USPI2->PROTCTL,0x400D2000+0x5C,USPI_PROTCTL_SLV3WIRE_Msk,0x1<<1,0,0x0<<1
USCI2_SPI,USPI23WireModeEn,1,USPI2->PROTCTL,0x400D2000+0x5C,USPI_PROTCTL_SLV3WIRE_Msk,0x1<<1,USPI_PROTCTL_SLV3WIRE_Msk,0x1<<1
USCI2_SPI,USPI2HalfDuplexEn,0,USPI2->PROTCTL,0x400D2000+0x5C,USPI_PROTCTL_TSMSEL_Msk,0x7<<12,0,0x0<<12
USCI2_SPI,USPI2HalfDuplexEn,1,USPI2->PROTCTL,0x400D2000+0x5C,USPI_PROTCTL_TSMSEL_Msk,0x7<<12,0x4<<12,0x4<<12
USCI2_SPI,USPI2DataDirection,0,USPI2->TXDAT,0x400D2000+0x30,USPI_TXDAT_PORTDIR_Msk,0x1<<16,0,0x0<<16
USCI2_SPI,USPI2DataDirection,1,USPI2->TXDAT,0x400D2000+0x30,USPI_TXDAT_PORTDIR_Msk,0x1<<16,USPI_TXDAT_PORTDIR_Msk,0x0<<16,write register
USCI2_SPI,USPI2MasterSSLevel,0,USPI2->LINECTL,0x400D2000+0x2C,USPI_LINECTL_CTLOINV_Msk,0x1<<7,0,0x0<<7
USCI2_SPI,USPI2MasterSSLevel,1,USPI2->LINECTL,0x400D2000+0x2C,USPI_LINECTL_CTLOINV_Msk,0x1<<7,USPI_LINECTL_CTLOINV_Msk,0x1<<7
USCI2_SPI,USPI2SlaveSSLevel,0,USPI2->CTLIN0,0x400D2000+0x20,USPI_CTLIN0_ININV_Msk,0x1<<2,0,0x0<<2
USCI2_SPI,USPI2SlaveSSLevel,1,USPI2->CTLIN0,0x400D2000+0x20,USPI_CTLIN0_ININV_Msk,0x1<<2,USPI_CTLIN0_ININV_Msk,0x1<<2
USCI2_SPI,USPI2AutoSSEn,0,USPI2->PROTCTL,0x400D2000+0x5C,USPI_PROTCTL_AUTOSS_Msk,0x1<<3,0,0x0<<3
USCI2_SPI,USPI2AutoSSEn,1,USPI2->PROTCTL,0x400D2000+0x5C,USPI_PROTCTL_AUTOSS_Msk,0x1<<3,USPI_PROTCTL_AUTOSS_Msk,0x1<<3
USCI2_SPI,USPI2SSEn,0,USPI2->PROTCTL,0x400D2000+0x5C,USPI_PROTCTL_SS_Msk,0x1<<2,0,0x0<<2
USCI2_SPI,USPI2SSEn,1,USPI2->PROTCTL,0x400D2000+0x5C,USPI_PROTCTL_SS_Msk,0x1<<2,USPI_PROTCTL_SS_Msk,0x1<<2
USCI2_SPI,USPI2Order,0,USPI2->LINECTL,0x400D2000+0x2C,USPI_LINECTL_LSB_Msk,0x1<<0,USPI_LINECTL_LSB_Msk,0x1<<0
USCI2_SPI,USPI2Order,1,USPI2->LINECTL,0x400D2000+0x2C,USPI_LINECTL_LSB_Msk,0x1<<0,0,0x0<<0
USCI2_SPI,USPI2TxPDMAEn,0,USPI2->PDMACTL,0x400D2000+0x40,USPI_PDMACTL_TXPDMAEN_Msk,0x1<<1,0,0x0<<1
USCI2_SPI,USPI2TxPDMAEn,1,USPI2->PDMACTL,0x400D2000+0x40,USPI_PDMACTL_TXPDMAEN_Msk,0x1<<1,USPI_PDMACTL_TXPDMAEN_Msk,0x1<<1
USCI2_SPI,USPI2RxPDMAEn,0,USPI2->PDMACTL,0x400D2000+0x40,USPI_PDMACTL_RXPDMAEN_Msk,0x1<<2,0,0x0<<2
USCI2_SPI,USPI2RxPDMAEn,1,USPI2->PDMACTL,0x400D2000+0x40,USPI_PDMACTL_RXPDMAEN_Msk,0x1<<2,USPI_PDMACTL_RXPDMAEN_Msk,0x1<<2
USCI2_SPI,USPI2WAKEUPEn,0,USPI2->WKCTL,0x400D2000+0x54,USPI_WKCTL_WKEN_Msk,0x1<<0,0,0x0<<0
USCI2_SPI,USPI2WAKEUPEn,1,USPI2->WKCTL,0x400D2000+0x54,USPI_WKCTL_WKEN_Msk,0x1<<0,USPI_WKCTL_WKEN_Msk,0x1<<0
USCI2_SPI,USPI2INTEn,0
USCI2_SPI,USPI2INTEn,1
USCI2_SPI,USPI2INTSel,USPI_SSINACT_INT_MASK,USPI2->PROTIEN,0x400D2000+0x60,USPI_PROTIEN_SSINAIEN_Msk,0x1<<0,USPI_PROTIEN_SSINAIEN_Msk,0x1<<0
USCI2_SPI,USPI2INTSel,USPI_SSACT_INT_MASK,USPI2->PROTIEN,0x400D2000+0x60,USPI_PROTIEN_SSACTIEN_Msk,0x1<<1,USPI_PROTIEN_SSACTIEN_Msk,0x1<<1
USCI2_SPI,USPI2INTSel,USPI_SLVTO_INT_MASK,USPI2->PROTIEN,0x400D2000+0x60,USPI_PROTIEN_SLVTOIEN_Msk,0x1<<2,USPI_PROTIEN_SLVTOIEN_Msk,0x1<<2
USCI2_SPI,USPI2INTSel,USPI_SLVBE_INT_MASK,USPI2->PROTIEN,0x400D2000+0x60,USPI_PROTIEN_SLVBEIEN_Msk,0x1<<3,USPI_PROTIEN_SLVBEIEN_Msk,0x1<<3
USCI2_SPI,USPI2INTSel,USPI_TXUDR_INT_MASK,USPI2->BUFCTL,0x400D2000+0x38,USPI_BUFCTL_TXUDRIEN_Msk,0x1<<6,USPI_BUFCTL_TXUDRIEN_Msk,0x1<<6
USCI2_SPI,USPI2INTSel,USPI_RXOV_INT_MASK,USPI2->BUFCTL,0x400D2000+0x38,USPI_BUFCTL_RXOVIEN_Msk,0x1<<14,USPI_BUFCTL_RXOVIEN_Msk,0x1<<14
USCI2_SPI,USPI2INTSel,USPI_TXST_INT_MASK,USPI2->INTEN,0x400D2000+0x4,USPI_INTEN_TXSTIEN_Msk,0x1<<1,USPI_INTEN_TXSTIEN_Msk,0x1<<1
USCI2_SPI,USPI2INTSel,USPI_TXEND_INT_MASK,USPI2->INTEN,0x400D2000+0x4,USPI_INTEN_TXENDIEN_Msk,0x1<<2,USPI_INTEN_TXENDIEN_Msk,0x1<<2
USCI2_SPI,USPI2INTSel,USPI_RXST_INT_MASK,USPI2->INTEN,0x400D2000+0x4,USPI_INTEN_RXSTIEN_Msk,0x1<<3,USPI_INTEN_RXSTIEN_Msk,0x1<<3
USCI2_SPI,USPI2INTSel,USPI_RXEND_INT_MASK,USPI2->INTEN,0x400D2000+0x4,USPI_INTEN_RXENDIEN_Msk,0x1<<4,USPI_INTEN_RXENDIEN_Msk,0x1<<4
PDMA_CH0,PDMACH0SrcDesSel,PDMA_MEM,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_MEM << 0,0 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_UART0_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_UART0_TX << 0,4 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_UART0_TX,PDMA->DSCT[0].DA,0x40008000+0x8,0xFFFFFFFF,0xFFFFFFFF,&UART0->DAT,0x40070000
PDMA_CH0,PDMACH0SrcDesSel,PDMA_UART0_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_UART0_RX << 0,5 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_UART0_RX,PDMA->DSCT[0].SA,0x40008000+0x4,0xFFFFFFFF,0xFFFFFFFF,&UART0->DAT,0x40070000
PDMA_CH0,PDMACH0SrcDesSel,PDMA_UART1_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_UART1_TX << 0,6 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_UART1_TX,PDMA->DSCT[0].DA,0x40008000+0x8,0xFFFFFFFF,0xFFFFFFFF,&UART1->DAT,0x40071000
PDMA_CH0,PDMACH0SrcDesSel,PDMA_UART1_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_UART1_RX << 0,7 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_UART1_RX,PDMA->DSCT[0].SA,0x40008000+0x4,0xFFFFFFFF,0xFFFFFFFF,&UART1->DAT,0x40071000
PDMA_CH0,PDMACH0SrcDesSel,PDMA_UART2_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_UART2_TX << 0,8 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_UART2_TX,PDMA->DSCT[0].DA,0x40008000+0x8,0xFFFFFFFF,0xFFFFFFFF,&UART2->DAT,0x40072000
PDMA_CH0,PDMACH0SrcDesSel,PDMA_UART2_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_UART2_RX << 0,9 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_UART2_RX,PDMA->DSCT[0].SA,0x40008000+0x4,0xFFFFFFFF,0xFFFFFFFF,&UART2->DAT,0x40072000
PDMA_CH0,PDMACH0SrcDesSel,PDMA_USCI0_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_USCI0_TX << 0,16 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_USCI0_TX,PDMA->DSCT[0].DA,0x40008000+0x8,0xFFFFFFFF,0xFFFFFFFF,0x400D0030,0x400D0030
PDMA_CH0,PDMACH0SrcDesSel,PDMA_USCI0_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_USCI0_RX << 0,17 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_USCI0_RX,PDMA->DSCT[0].SA,0x40008000+0x4,0xFFFFFFFF,0xFFFFFFFF,0x400D0034,0x400D0034
PDMA_CH0,PDMACH0SrcDesSel,PDMA_USCI1_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_USCI1_TX << 0,18 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_USCI1_TX,PDMA->DSCT[0].DA,0x40008000+0x8,0xFFFFFFFF,0xFFFFFFFF,0x400D1030,0x400D1030
PDMA_CH0,PDMACH0SrcDesSel,PDMA_USCI1_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_USCI1_RX << 0,19 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_USCI1_RX,PDMA->DSCT[0].SA,0x40008000+0x4,0xFFFFFFFF,0xFFFFFFFF,0x400D1034,0x400D1034
PDMA_CH0,PDMACH0SrcDesSel,PDMA_QSPI0_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_QSPI0_TX << 0,20 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_QSPI0_TX,PDMA->DSCT[0].DA,0x40008000+0x8,0xFFFFFFFF,0xFFFFFFFF,&QSPI0->TX,0x40060000+0x20
PDMA_CH0,PDMACH0SrcDesSel,PDMA_QSPI0_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_QSPI0_RX << 0,21 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_QSPI0_RX,PDMA->DSCT[0].SA,0x40008000+0x4,0xFFFFFFFF,0xFFFFFFFF,&QSPI0->RX,0x40060000+0x30
PDMA_CH0,PDMACH0SrcDesSel,PDMA_SPI0_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_SPI0_TX << 0,22 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_SPI0_TX,PDMA->DSCT[0].DA,0x40008000+0x8,0xFFFFFFFF,0xFFFFFFFF,&SPI0->TX,0x40061000+0x20
PDMA_CH0,PDMACH0SrcDesSel,PDMA_SPI0_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_SPI0_RX << 0,23 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_SPI0_RX,PDMA->DSCT[0].SA,0x40008000+0x4,0xFFFFFFFF,0xFFFFFFFF,&SPI0->RX,0x40061000+0x30
PDMA_CH0,PDMACH0SrcDesSel,PDMA_PWM0_P1_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_PWM0_P1_RX << 0,32 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_PWM0_P1_RX,PDMA->DSCT[0].SA,0x40008000+0x4,0xFFFFFFFF,0xFFFFFFFF,&PWM0->PDMACAP[0],0x40058000+0x240
PDMA_CH0,PDMACH0SrcDesSel,PDMA_PWM0_P2_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_PWM0_P2_RX << 0,33 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_PWM0_P2_RX,PDMA->DSCT[0].SA,0x40008000+0x4,0xFFFFFFFF,0xFFFFFFFF,&PWM0->PDMACAP[1],0x40058000+0x244
PDMA_CH0,PDMACH0SrcDesSel,PDMA_PWM0_P3_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_PWM0_P3_RX << 0,34 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_PWM0_P3_RX,PDMA->DSCT[0].SA,0x40008000+0x4,0xFFFFFFFF,0xFFFFFFFF,&PWM0->PDMACAP[2],0x40058000+0x248
PDMA_CH0,PDMACH0SrcDesSel,PDMA_PWM1_P1_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_PWM1_P1_RX << 0,35 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_PWM1_P1_RX,PDMA->DSCT[0].SA,0x40008000+0x4,0xFFFFFFFF,0xFFFFFFFF,&PWM1->PDMACAP[0],0x40059000+0x240
PDMA_CH0,PDMACH0SrcDesSel,PDMA_PWM1_P2_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_PWM1_P2_RX << 0,36 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_PWM1_P2_RX,PDMA->DSCT[0].SA,0x40008000+0x4,0xFFFFFFFF,0xFFFFFFFF,&PWM1->PDMACAP[1],0x40059000+0x244
PDMA_CH0,PDMACH0SrcDesSel,PDMA_PWM1_P3_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_PWM1_P3_RX << 0,37 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_PWM1_P3_RX,PDMA->DSCT[0].SA,0x40008000+0x4,0xFFFFFFFF,0xFFFFFFFF,&PWM1->PDMACAP[2],0x40059000+0x248
PDMA_CH0,PDMACH0SrcDesSel,PDMA_I2C0_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_I2C0_TX << 0,38 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_I2C0_TX,PDMA->DSCT[0].DA,0x40008000+0x8,0xFFFFFFFF,0xFFFFFFFF,&I2C0->DAT,0x40080000+0x8
PDMA_CH0,PDMACH0SrcDesSel,PDMA_I2C0_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_I2C0_RX << 0,39 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_I2C0_RX,PDMA->DSCT[0].SA,0x40008000+0x4,0xFFFFFFFF,0xFFFFFFFF,&I2C0->DAT,0x40080000+0x8
PDMA_CH0,PDMACH0SrcDesSel,PDMA_I2C1_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_I2C1_TX << 0,40 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_I2C1_TX,PDMA->DSCT[0].DA,0x40008000+0x8,0xFFFFFFFF,0xFFFFFFFF,&I2C1->DAT,0x40081000+0x8
PDMA_CH0,PDMACH0SrcDesSel,PDMA_I2C1_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_I2C1_RX << 0,41 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_I2C1_RX,PDMA->DSCT[0].SA,0x40008000+0x4,0xFFFFFFFF,0xFFFFFFFF,&I2C1->DAT,0x40081000+0x8
PDMA_CH0,PDMACH0SrcDesSel,PDMA_TMR0,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_TMR0 << 0,46 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_TMR0,PDMA->DSCT[0].SA,0x40008000+0x4,0xFFFFFFFF,0xFFFFFFFF,&TIMER0->CAP,0x40050000+0x10
PDMA_CH0,PDMACH0SrcDesSel,PDMA_TMR1,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_TMR1 << 0,47 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_TMR1,PDMA->DSCT[0].SA,0x40008000+0x4,0xFFFFFFFF,0xFFFFFFFF,&TIMER1->CAP,0x40050000+0x110
PDMA_CH0,PDMACH0SrcDesSel,PDMA_TMR2,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_TMR2 << 0,48 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_TMR2,PDMA->DSCT[0].SA,0x40008000+0x4,0xFFFFFFFF,0xFFFFFFFF,&TIMER2->CAP,0x40051000+0x10
PDMA_CH0,PDMACH0SrcDesSel,PDMA_TMR3,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_TMR3 << 0,49 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_TMR3,PDMA->DSCT[0].SA,0x40008000+0x4,0xFFFFFFFF,0xFFFFFFFF,&TIMER3->CAP,0x40051000+0x110
PDMA_CH0,PDMACH0SrcDesSel,PDMA_EADC_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_EADC_RX << 0,50 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_EADC_RX,PDMA->DSCT[0].SA,0x40008000+0x4,0xFFFFFFFF,0xFFFFFFFF,&EADC->CURDAT,0x40043000+0x4C
PDMA_CH0,PDMACH0SrcDesSel,PDMA_DAC0_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_DAC0_TX << 0,51 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_DAC0_TX,PDMA->DSCT[0].DA,0x40008000+0x8,0xFFFFFFFF,0xFFFFFFFF,&DAC->DATOUT,0x40047000+0xC
PDMA_CH0,PDMACH0SrcDesSel,PDMA_PSIO_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_PSIO_TX << 0,66 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_PSIO_TX,PDMA->DSCT[0].DA,0x40008000+0x8,0xFFFFFFFF,0xFFFFFFFF,&PSIO->PODAT,0x400C3000+0x18
PDMA_CH0,PDMACH0SrcDesSel,PDMA_PSIO_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_PSIO_RX << 0,67 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_PSIO_RX,PDMA->DSCT[0].SA,0x40008000+0x4,0xFFFFFFFF,0xFFFFFFFF,&PSIO->PIDAT,0x400C3000+0x1C
PDMA_CH0,PDMACH0SrcDesSel,PDMA_USCI2_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_USCI2_TX << 0,68 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_USCI2_TX,PDMA->DSCT[0].DA,0x40008000+0x8,0xFFFFFFFF,0xFFFFFFFF,0x400D2030,0x400D2030
PDMA_CH0,PDMACH0SrcDesSel,PDMA_USCI2_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC0_Msk,0x7F << 0,PDMA_USCI2_RX << 0,69 << 0
PDMA_CH0,PDMACH0SrcDesSel,PDMA_USCI2_RX,PDMA->DSCT[0].SA,0x40008000+0x4,0xFFFFFFFF,0xFFFFFFFF,0x400D2034,0x400D2034
PDMA_CH0,PDMACH0OpMode,PDMA_OP_BASIC,PDMA->DSCT[0].CTL,0x40008000+0x0,PDMA_DSCT_CTL_OPMODE_Msk,3 << 0,PDMA_OP_BASIC,1 << 0
PDMA_CH0,PDMACH0OpMode,PDMA_OP_SCATTER,PDMA->DSCT[0].CTL,0x40008000+0x0,PDMA_DSCT_CTL_OPMODE_Msk,3 << 0,PDMA_OP_SCATTER,2 << 0
PDMA_CH0,PDMACH0Width,PDMA_WIDTH_8,PDMA->DSCT[0].CTL,0x40008000+0x0,PDMA_DSCT_CTL_TXWIDTH_Msk,0x3 << 12,PDMA_WIDTH_8 ,0
PDMA_CH0,PDMACH0Width,PDMA_WIDTH_16,PDMA->DSCT[0].CTL,0x40008000+0x0,PDMA_DSCT_CTL_TXWIDTH_Msk,0x3 << 12,PDMA_WIDTH_16,0x00001000
PDMA_CH0,PDMACH0Width,PDMA_WIDTH_32,PDMA->DSCT[0].CTL,0x40008000+0x0,PDMA_DSCT_CTL_TXWIDTH_Msk,0x3 << 12,PDMA_WIDTH_32,0x00002000
PDMA_CH0,PDMACH0TXCNTInteger,1,PDMA->DSCT[0].CTL,0x40008000+0x0,PDMA_DSCT_CTL_TXCNT_Msk,0xFFFF << 16,0 << 16,0 << 16
PDMA_CH0,PDMACH0TXCNTInteger,65535,PDMA->DSCT[0].CTL,0x40008000+0x0,PDMA_DSCT_CTL_TXCNT_Msk,0xFFFF << 16,65534 << 16,65534 << 16
PDMA_CH0,PDMACH0TXCNTInteger,1,PDMA->DSCT[0].CTL,0x40008000+0x0,PDMA_DSCT_CTL_TXCNT_Msk,0xFFFF << 16,0 << 16,0 << 16
PDMA_CH0,PDMACH0SourceType0,PDMA_SAR_FIX,PDMA->DSCT[0].CTL,0x40008000+0x0,PDMA_DSCT_CTL_SAINC_Msk,0x3 << 8,PDMA_SAR_FIX,0x00000300
PDMA_CH0,PDMACH0SourceType1,PDMA_SAR_INC,PDMA->DSCT[0].CTL,0x40008000+0x0,PDMA_DSCT_CTL_SAINC_Msk,0x3 << 8,PDMA_SAR_INC,0x00000000
PDMA_CH0,PDMACH0SourceType1,PDMA_SAR_FIX,PDMA->DSCT[0].CTL,0x40008000+0x0,PDMA_DSCT_CTL_SAINC_Msk,0x3 << 8,PDMA_SAR_FIX,0x00000300
PDMA_CH0,PDMACH0DestinationType0,PDMA_DAR_FIX,PDMA->DSCT[0].CTL,0x40008000+0x0,PDMA_DSCT_CTL_DAINC_Msk,0x3 << 10,PDMA_DAR_FIX,0x00000C00
PDMA_CH0,PDMACH0DestinationType1,PDMA_DAR_INC,PDMA->DSCT[0].CTL,0x40008000+0x0,PDMA_DSCT_CTL_DAINC_Msk,0x3 << 10,PDMA_DAR_INC,0x00000000
PDMA_CH0,PDMACH0DestinationType1,PDMA_DAR_FIX,PDMA->DSCT[0].CTL,0x40008000+0x0,PDMA_DSCT_CTL_DAINC_Msk,0x3 << 10,PDMA_DAR_FIX,0x00000C00
PDMA_CH0,PDMACH0Mode0,PDMA_REQ_SINGLE,PDMA->DSCT[0].CTL,0x40008000+0x0,PDMA_DSCT_CTL_TXTYPE_Msk,0x1 << 2,PDMA_REQ_SINGLE,0x4
PDMA_CH0,PDMACH0Mode0,PDMA_REQ_BURST,PDMA->DSCT[0].CTL,0x40008000+0x0,PDMA_DSCT_CTL_TXTYPE_Msk,0x1 << 2,PDMA_REQ_BURST,0x0
PDMA_CH0,PDMACH0Mode1,PDMA_REQ_SINGLE,PDMA->DSCT[0].CTL,0x40008000+0x0,PDMA_DSCT_CTL_TXTYPE_Msk,0x1 << 2,PDMA_REQ_SINGLE,0x4
PDMA_CH0,PDMACH0BurstSize,PDMA_BURST_128,PDMA->DSCT[0].CTL,0x40008000+0x0,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_128,0x00000000
PDMA_CH0,PDMACH0BurstSize,PDMA_BURST_64,PDMA->DSCT[0].CTL,0x40008000+0x0,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_64,0x00000010
PDMA_CH0,PDMACH0BurstSize,PDMA_BURST_32,PDMA->DSCT[0].CTL,0x40008000+0x0,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_32,0x00000020
PDMA_CH0,PDMACH0BurstSize,PDMA_BURST_16,PDMA->DSCT[0].CTL,0x40008000+0x0,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_16,0x00000030
PDMA_CH0,PDMACH0BurstSize,PDMA_BURST_8,PDMA->DSCT[0].CTL,0x40008000+0x0,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_8,0x00000040
PDMA_CH0,PDMACH0BurstSize,PDMA_BURST_4,PDMA->DSCT[0].CTL,0x40008000+0x0,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_4,0x00000050
PDMA_CH0,PDMACH0BurstSize,PDMA_BURST_2,PDMA->DSCT[0].CTL,0x40008000+0x0,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_2,0x00000060
PDMA_CH0,PDMACH0BurstSize,PDMA_BURST_1,PDMA->DSCT[0].CTL,0x40008000+0x0,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_1,0x00000070
PDMA_CH0,PDMACH0Timeout,1,PDMA->TOUTEN,0x40008000+0x434,0x1 << Channel,0x1 << 0,0x1 << Channel,0x1 << 0
PDMA_CH0,PDMACH0TimeoutCounter,1,PDMA->TOC0_1,0x40008000+0x440,PDMA_TOC0_1_TOC0_Msk,0xFFFF,0x1,0x1,Min
PDMA_CH0,PDMACH0TimeoutCounter,65535,PDMA->TOC0_1,0x40008000+0x440,PDMA_TOC0_1_TOC0_Msk,0xFFFF,65535,65535,Max
PDMA_CH0,PDMACH0TimeoutCounter,1,PDMA->TOC0_1,0x40008000+0x440,PDMA_TOC0_1_TOC0_Msk,0xFFFF,0x1,0x1,Default
PDMA_CH0,PDMACH0StrideEn,1,PDMA->DSCT[0].CTL,0x40008000+0x0,PDMA_DSCT_CTL_STRIDE_EN_Msk,0x1 << 15,PDMA_DSCT_CTL_STRIDE_EN_Msk,0x1 << 15
PDMA_CH0,PDMACH0StrideTXCNT,1,PDMA->STRIDE[0].STC,0x40008000+0x500,PDMA_STCR_STC_Msk,0xFFFF,1,1,Min
PDMA_CH0,PDMACH0StrideTXCNT,65535,PDMA->STRIDE[0].STC,0x40008000+0x500,PDMA_STCR_STC_Msk,0xFFFF,65535,65535,Max
PDMA_CH0,PDMACH0StrideTXCNT,1,PDMA->STRIDE[0].STC,0x40008000+0x500,PDMA_STCR_STC_Msk,0xFFFF,1,1,Default
PDMA_CH0,PDMACH0StrideSrcLength,1,PDMA->STRIDE[0].ASOCR,0x40008000+0x504,PDMA_ASOCR_SASOL_Msk,0xFFFF,1,1,Min
PDMA_CH0,PDMACH0StrideSrcLength,65535,PDMA->STRIDE[0].ASOCR,0x40008000+0x504,PDMA_ASOCR_SASOL_Msk,0xFFFF,65535,65535,Max
PDMA_CH0,PDMACH0StrideSrcLength,1,PDMA->STRIDE[0].ASOCR,0x40008000+0x504,PDMA_ASOCR_SASOL_Msk,0xFFFF,1,1,Default
PDMA_CH0,PDMACH0StrideDesLength,1,PDMA->STRIDE[0].ASOCR,0x40008000+0x504,PDMA_ASOCR_DASOL_Msk,0xFFFF << 16,1 << 16,1 << 16,Min
PDMA_CH0,PDMACH0StrideDesLength,65535,PDMA->STRIDE[0].ASOCR,0x40008000+0x504,PDMA_ASOCR_DASOL_Msk,0xFFFF << 16,65535 << 16,65535 << 16,Max
PDMA_CH0,PDMACH0StrideDesLength,1,PDMA->STRIDE[0].ASOCR,0x40008000+0x504,PDMA_ASOCR_DASOL_Msk,0xFFFF << 16,1 << 16,1 << 16,Default
PDMA_CH0,PDMAINTTxDoneCheckbox,1,PDMA->INTEN,0x40008000+0x418,1 << Channel,0x1 << 0,0x1 << 0,0x1 << 0,PDMA_INT_TRANS_DONE
PDMA_CH0,PDMAINTTBDisableCheckbox,1,PDMA->DSCT[0].CTL,0x40008000+0x0,PDMA_DSCT_CTL_TBINTDIS_Msk,0x1 << 7,PDMA_DSCT_CTL_TBINTDIS_Msk,0x1 << 7,PDMA_INT_TEMPTY
PDMA_CH0,PDMAINTTimeOutCheckbox,1,PDMA->TOUTIEN,0x40008000+0x434,0x1 << Channel,0x1 << 0,0x1 << Channel,0x1 << 0,PDMA_INT_TIMEOUT
PDMA_CH1,PDMACH1SrcDesSel,PDMA_MEM,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_MEM << 8,0 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_UART0_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_UART0_TX << 8,4 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_UART0_TX,PDMA->DSCT[1].DA,0x40008000+0x18,0xFFFFFFFF,0xFFFFFFFF,&UART0->DAT,0x40070000
PDMA_CH1,PDMACH1SrcDesSel,PDMA_UART0_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_UART0_RX << 8,5 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_UART0_RX,PDMA->DSCT[1].SA,0x40008000+0x14,0xFFFFFFFF,0xFFFFFFFF,&UART0->DAT,0x40070000
PDMA_CH1,PDMACH1SrcDesSel,PDMA_UART1_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_UART1_TX << 8,6 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_UART1_TX,PDMA->DSCT[1].DA,0x40008000+0x18,0xFFFFFFFF,0xFFFFFFFF,&UART1->DAT,0x40071000
PDMA_CH1,PDMACH1SrcDesSel,PDMA_UART1_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_UART1_RX << 8,7 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_UART1_RX,PDMA->DSCT[1].SA,0x40008000+0x14,0xFFFFFFFF,0xFFFFFFFF,&UART1->DAT,0x40071000
PDMA_CH1,PDMACH1SrcDesSel,PDMA_UART2_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_UART2_TX << 8,8 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_UART2_TX,PDMA->DSCT[1].DA,0x40008000+0x18,0xFFFFFFFF,0xFFFFFFFF,&UART2->DAT,0x40072000
PDMA_CH1,PDMACH1SrcDesSel,PDMA_UART2_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_UART2_RX << 8,9 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_UART2_RX,PDMA->DSCT[1].SA,0x40008000+0x14,0xFFFFFFFF,0xFFFFFFFF,&UART2->DAT,0x40072000
PDMA_CH1,PDMACH1SrcDesSel,PDMA_USCI0_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_USCI0_TX << 8,16 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_USCI0_TX,PDMA->DSCT[1].DA,0x40008000+0x18,0xFFFFFFFF,0xFFFFFFFF,0x400D0030,0x400D0030
PDMA_CH1,PDMACH1SrcDesSel,PDMA_USCI0_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_USCI0_RX << 8,17 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_USCI0_RX,PDMA->DSCT[1].SA,0x40008000+0x14,0xFFFFFFFF,0xFFFFFFFF,0x400D0034,0x400D0034
PDMA_CH1,PDMACH1SrcDesSel,PDMA_USCI1_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_USCI1_TX << 8,18 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_USCI1_TX,PDMA->DSCT[1].DA,0x40008000+0x18,0xFFFFFFFF,0xFFFFFFFF,0x400D1030,0x400D1030
PDMA_CH1,PDMACH1SrcDesSel,PDMA_USCI1_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_USCI1_RX << 8,19 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_USCI1_RX,PDMA->DSCT[1].SA,0x40008000+0x14,0xFFFFFFFF,0xFFFFFFFF,0x400D1034,0x400D1034
PDMA_CH1,PDMACH1SrcDesSel,PDMA_QSPI0_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_QSPI0_TX << 8,20 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_QSPI0_TX,PDMA->DSCT[1].DA,0x40008000+0x18,0xFFFFFFFF,0xFFFFFFFF,&QSPI0->TX,0x40060000+0x20
PDMA_CH1,PDMACH1SrcDesSel,PDMA_QSPI0_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_QSPI0_RX << 8,21 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_QSPI0_RX,PDMA->DSCT[1].SA,0x40008000+0x14,0xFFFFFFFF,0xFFFFFFFF,&QSPI0->RX,0x40060000+0x30
PDMA_CH1,PDMACH1SrcDesSel,PDMA_SPI0_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_SPI0_TX << 8,22 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_SPI0_TX,PDMA->DSCT[1].DA,0x40008000+0x18,0xFFFFFFFF,0xFFFFFFFF,&SPI0->TX,0x40061000+0x20
PDMA_CH1,PDMACH1SrcDesSel,PDMA_SPI0_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_SPI0_RX << 8,23 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_SPI0_RX,PDMA->DSCT[1].SA,0x40008000+0x14,0xFFFFFFFF,0xFFFFFFFF,&SPI0->RX,0x40061000+0x30
PDMA_CH1,PDMACH1SrcDesSel,PDMA_PWM0_P1_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_PWM0_P1_RX << 8,32 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_PWM0_P1_RX,PDMA->DSCT[1].SA,0x40008000+0x14,0xFFFFFFFF,0xFFFFFFFF,&PWM0->PDMACAP[0],0x40058000+0x240
PDMA_CH1,PDMACH1SrcDesSel,PDMA_PWM0_P2_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_PWM0_P2_RX << 8,33 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_PWM0_P2_RX,PDMA->DSCT[1].SA,0x40008000+0x14,0xFFFFFFFF,0xFFFFFFFF,&PWM0->PDMACAP[1],0x40058000+0x244
PDMA_CH1,PDMACH1SrcDesSel,PDMA_PWM0_P3_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_PWM0_P3_RX << 8,34 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_PWM0_P3_RX,PDMA->DSCT[1].SA,0x40008000+0x14,0xFFFFFFFF,0xFFFFFFFF,&PWM0->PDMACAP[2],0x40058000+0x248
PDMA_CH1,PDMACH1SrcDesSel,PDMA_PWM1_P1_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_PWM1_P1_RX << 8,35 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_PWM1_P1_RX,PDMA->DSCT[1].SA,0x40008000+0x14,0xFFFFFFFF,0xFFFFFFFF,&PWM1->PDMACAP[0],0x40059000+0x240
PDMA_CH1,PDMACH1SrcDesSel,PDMA_PWM1_P2_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_PWM1_P2_RX << 8,36 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_PWM1_P2_RX,PDMA->DSCT[1].SA,0x40008000+0x14,0xFFFFFFFF,0xFFFFFFFF,&PWM1->PDMACAP[1],0x40059000+0x244
PDMA_CH1,PDMACH1SrcDesSel,PDMA_PWM1_P3_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_PWM1_P3_RX << 8,37 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_PWM1_P3_RX,PDMA->DSCT[1].SA,0x40008000+0x14,0xFFFFFFFF,0xFFFFFFFF,&PWM1->PDMACAP[2],0x40059000+0x248
PDMA_CH1,PDMACH1SrcDesSel,PDMA_I2C0_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_I2C0_TX << 8,38 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_I2C0_TX,PDMA->DSCT[1].DA,0x40008000+0x18,0xFFFFFFFF,0xFFFFFFFF,&I2C0->DAT,0x40080000+0x8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_I2C0_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_I2C0_RX << 8,39 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_I2C0_RX,PDMA->DSCT[1].SA,0x40008000+0x14,0xFFFFFFFF,0xFFFFFFFF,&I2C0->DAT,0x40080000+0x8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_I2C1_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_I2C1_TX << 8,40 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_I2C1_TX,PDMA->DSCT[1].DA,0x40008000+0x18,0xFFFFFFFF,0xFFFFFFFF,&I2C1->DAT,0x40081000+0x8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_I2C1_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_I2C1_RX << 8,41 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_I2C1_RX,PDMA->DSCT[1].SA,0x40008000+0x14,0xFFFFFFFF,0xFFFFFFFF,&I2C1->DAT,0x40081000+0x8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_TMR0,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_TMR0 << 8,46 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_TMR0,PDMA->DSCT[1].SA,0x40008000+0x14,0xFFFFFFFF,0xFFFFFFFF,&TIMER0->CAP,0x40050000+0x10
PDMA_CH1,PDMACH1SrcDesSel,PDMA_TMR1,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_TMR1 << 8,47 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_TMR1,PDMA->DSCT[1].SA,0x40008000+0x14,0xFFFFFFFF,0xFFFFFFFF,&TIMER1->CAP,0x40050000+0x110
PDMA_CH1,PDMACH1SrcDesSel,PDMA_TMR2,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_TMR2 << 8,48 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_TMR2,PDMA->DSCT[1].SA,0x40008000+0x14,0xFFFFFFFF,0xFFFFFFFF,&TIMER2->CAP,0x40051000+0x10
PDMA_CH1,PDMACH1SrcDesSel,PDMA_TMR3,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_TMR3 << 8,49 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_TMR3,PDMA->DSCT[1].SA,0x40008000+0x14,0xFFFFFFFF,0xFFFFFFFF,&TIMER3->CAP,0x40051000+0x110
PDMA_CH1,PDMACH1SrcDesSel,PDMA_EADC_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_EADC_RX << 8,50 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_EADC_RX,PDMA->DSCT[1].SA,0x40008000+0x14,0xFFFFFFFF,0xFFFFFFFF,&EADC->CURDAT,0x40043000+0x4C
PDMA_CH1,PDMACH1SrcDesSel,PDMA_DAC0_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_DAC0_TX << 8,51 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_DAC0_TX,PDMA->DSCT[1].DA,0x40008000+0x18,0xFFFFFFFF,0xFFFFFFFF,&DAC->DATOUT,0x40047000+0xC
PDMA_CH1,PDMACH1SrcDesSel,PDMA_PSIO_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_PSIO_TX << 8,66 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_PSIO_TX,PDMA->DSCT[1].DA,0x40008000+0x18,0xFFFFFFFF,0xFFFFFFFF,&PSIO->PODAT,0x400C3000+0x18
PDMA_CH1,PDMACH1SrcDesSel,PDMA_PSIO_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_PSIO_RX << 8,67 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_PSIO_RX,PDMA->DSCT[1].SA,0x40008000+0x14,0xFFFFFFFF,0xFFFFFFFF,&PSIO->PIDAT,0x400C3000+0x1C
PDMA_CH1,PDMACH1SrcDesSel,PDMA_USCI2_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_USCI2_TX << 8,68 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_USCI2_TX,PDMA->DSCT[1].DA,0x40008000+0x18,0xFFFFFFFF,0xFFFFFFFF,0x400D2030,0x400D2030
PDMA_CH1,PDMACH1SrcDesSel,PDMA_USCI2_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC1_Msk,0x7F << 8,PDMA_USCI2_RX << 8,69 << 8
PDMA_CH1,PDMACH1SrcDesSel,PDMA_USCI2_RX,PDMA->DSCT[1].SA,0x40008000+0x14,0xFFFFFFFF,0xFFFFFFFF,0x400D2034,0x400D2034
PDMA_CH1,PDMACH1OpMode,PDMA_OP_BASIC,PDMA->DSCT[1].CTL,0x40008000+0x10,PDMA_DSCT_CTL_OPMODE_Msk,3 << 0,PDMA_OP_BASIC,1 << 0
PDMA_CH1,PDMACH1OpMode,PDMA_OP_SCATTER,PDMA->DSCT[1].CTL,0x40008000+0x10,PDMA_DSCT_CTL_OPMODE_Msk,3 << 0,PDMA_OP_SCATTER,2 << 0
PDMA_CH1,PDMACH1Width,PDMA_WIDTH_8,PDMA->DSCT[1].CTL,0x40008000+0x10,PDMA_DSCT_CTL_TXWIDTH_Msk,0x3 << 12,PDMA_WIDTH_8 ,0
PDMA_CH1,PDMACH1Width,PDMA_WIDTH_16,PDMA->DSCT[1].CTL,0x40008000+0x10,PDMA_DSCT_CTL_TXWIDTH_Msk,0x3 << 12,PDMA_WIDTH_16,0x00001000
PDMA_CH1,PDMACH1Width,PDMA_WIDTH_32,PDMA->DSCT[1].CTL,0x40008000+0x10,PDMA_DSCT_CTL_TXWIDTH_Msk,0x3 << 12,PDMA_WIDTH_32,0x00002000
PDMA_CH1,PDMACH1TXCNTInteger,1,PDMA->DSCT[1].CTL,0x40008000+0x10,PDMA_DSCT_CTL_TXCNT_Msk,0xFFFF << 16,0 << 16,0 << 16
PDMA_CH1,PDMACH1TXCNTInteger,65535,PDMA->DSCT[1].CTL,0x40008000+0x10,PDMA_DSCT_CTL_TXCNT_Msk,0xFFFF << 16,65534 << 16,65534 << 16
PDMA_CH1,PDMACH1TXCNTInteger,1,PDMA->DSCT[1].CTL,0x40008000+0x10,PDMA_DSCT_CTL_TXCNT_Msk,0xFFFF << 16,0 << 16,0 << 16
PDMA_CH1,PDMACH1SourceType0,PDMA_SAR_FIX,PDMA->DSCT[1].CTL,0x40008000+0x10,PDMA_DSCT_CTL_SAINC_Msk,0x3 << 8,PDMA_SAR_FIX,0x00000300
PDMA_CH1,PDMACH1SourceType1,PDMA_SAR_INC,PDMA->DSCT[1].CTL,0x40008000+0x10,PDMA_DSCT_CTL_SAINC_Msk,0x3 << 8,PDMA_SAR_INC,0x00000000
PDMA_CH1,PDMACH1SourceType1,PDMA_SAR_FIX,PDMA->DSCT[1].CTL,0x40008000+0x10,PDMA_DSCT_CTL_SAINC_Msk,0x3 << 8,PDMA_SAR_FIX,0x00000300
PDMA_CH1,PDMACH1DestinationType0,PDMA_DAR_FIX,PDMA->DSCT[1].CTL,0x40008000+0x10,PDMA_DSCT_CTL_DAINC_Msk,0x3 << 10,PDMA_DAR_FIX,0x00000C00
PDMA_CH1,PDMACH1DestinationType1,PDMA_DAR_INC,PDMA->DSCT[1].CTL,0x40008000+0x10,PDMA_DSCT_CTL_DAINC_Msk,0x3 << 10,PDMA_DAR_INC,0x00000000
PDMA_CH1,PDMACH1DestinationType1,PDMA_DAR_FIX,PDMA->DSCT[1].CTL,0x40008000+0x10,PDMA_DSCT_CTL_DAINC_Msk,0x3 << 10,PDMA_DAR_FIX,0x00000C00
PDMA_CH1,PDMACH1Mode0,PDMA_REQ_SINGLE,PDMA->DSCT[1].CTL,0x40008000+0x10,PDMA_DSCT_CTL_TXTYPE_Msk,0x1 << 2,PDMA_REQ_SINGLE,0x4
PDMA_CH1,PDMACH1Mode0,PDMA_REQ_BURST,PDMA->DSCT[1].CTL,0x40008000+0x10,PDMA_DSCT_CTL_TXTYPE_Msk,0x1 << 2,PDMA_REQ_BURST,0x0
PDMA_CH1,PDMACH1Mode1,PDMA_REQ_SINGLE,PDMA->DSCT[1].CTL,0x40008000+0x10,PDMA_DSCT_CTL_TXTYPE_Msk,0x1 << 2,PDMA_REQ_SINGLE,0x4
PDMA_CH1,PDMACH1BurstSize,PDMA_BURST_128,PDMA->DSCT[1].CTL,0x40008000+0x10,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_128,0x00000000
PDMA_CH1,PDMACH1BurstSize,PDMA_BURST_64,PDMA->DSCT[1].CTL,0x40008000+0x10,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_64,0x00000010
PDMA_CH1,PDMACH1BurstSize,PDMA_BURST_32,PDMA->DSCT[1].CTL,0x40008000+0x10,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_32,0x00000020
PDMA_CH1,PDMACH1BurstSize,PDMA_BURST_16,PDMA->DSCT[1].CTL,0x40008000+0x10,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_16,0x00000030
PDMA_CH1,PDMACH1BurstSize,PDMA_BURST_8,PDMA->DSCT[1].CTL,0x40008000+0x10,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_8,0x00000040
PDMA_CH1,PDMACH1BurstSize,PDMA_BURST_4,PDMA->DSCT[1].CTL,0x40008000+0x10,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_4,0x00000050
PDMA_CH1,PDMACH1BurstSize,PDMA_BURST_2,PDMA->DSCT[1].CTL,0x40008000+0x10,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_2,0x00000060
PDMA_CH1,PDMACH1BurstSize,PDMA_BURST_1,PDMA->DSCT[1].CTL,0x40008000+0x10,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_1,0x00000070
PDMA_CH1,PDMACH1Timeout,1,PDMA->TOUTEN,0x40008000+0x434,0x1 << Channel,0x1 << 1,0x1 << Channel,0x1 << 1
PDMA_CH1,PDMACH1TimeoutCounter,1,PDMA->TOC0_1,0x40008000+0x440,PDMA_TOC0_1_TOC1_Msk,0xFFFF << 16,0x1 << 16,0x1<< 16,Min
PDMA_CH1,PDMACH1TimeoutCounter,65535,PDMA->TOC0_1,0x40008000+0x440,PDMA_TOC0_1_TOC1_Msk,0xFFFF << 16,65535 << 16,65535<< 16,Max
PDMA_CH1,PDMACH1TimeoutCounter,1,PDMA->TOC0_1,0x40008000+0x440,PDMA_TOC0_1_TOC1_Msk,0xFFFF << 16,0x1 << 16,0x1<< 16,Default
PDMA_CH1,PDMACH1StrideEn,1,PDMA->DSCT[1].CTL,0x40008000+0x10,PDMA_DSCT_CTL_STRIDE_EN_Msk,0x1 << 15,PDMA_DSCT_CTL_STRIDE_EN_Msk,0x1 << 15
PDMA_CH1,PDMACH1StrideTXCNT,1,PDMA->STRIDE[1].STC,0x40008000+0x508,PDMA_STCR_STC_Msk,0xFFFF,1,1,Min
PDMA_CH1,PDMACH1StrideTXCNT,65535,PDMA->STRIDE[1].STC,0x40008000+0x508,PDMA_STCR_STC_Msk,0xFFFF,65535,65535,Max
PDMA_CH1,PDMACH1StrideTXCNT,1,PDMA->STRIDE[1].STC,0x40008000+0x508,PDMA_STCR_STC_Msk,0xFFFF,1,1,Default
PDMA_CH1,PDMACH1StrideSrcLength,1,PDMA->STRIDE[1].ASOCR,0x40008000+0x50C,PDMA_ASOCR_SASOL_Msk,0xFFFF,1,1,Min
PDMA_CH1,PDMACH1StrideSrcLength,65535,PDMA->STRIDE[1].ASOCR,0x40008000+0x50C,PDMA_ASOCR_SASOL_Msk,0xFFFF,65535,65535,Max
PDMA_CH1,PDMACH1StrideSrcLength,1,PDMA->STRIDE[1].ASOCR,0x40008000+0x50C,PDMA_ASOCR_SASOL_Msk,0xFFFF,1,1,Default
PDMA_CH1,PDMACH1StrideDesLength,1,PDMA->STRIDE[1].ASOCR,0x40008000+0x50C,PDMA_ASOCR_DASOL_Msk,0xFFFF << 16,1 << 16,1 << 16,Min
PDMA_CH1,PDMACH1StrideDesLength,65535,PDMA->STRIDE[1].ASOCR,0x40008000+0x50C,PDMA_ASOCR_DASOL_Msk,0xFFFF << 16,65535 << 16,65535 << 16,Max
PDMA_CH1,PDMACH1StrideDesLength,1,PDMA->STRIDE[1].ASOCR,0x40008000+0x50C,PDMA_ASOCR_DASOL_Msk,0xFFFF << 16,1 << 16,1 << 16,Default
PDMA_CH1,PDMAINTTxDoneCheckbox,1,PDMA->INTEN,0x40008000+0x418,1 << Channel,0x1 << 1,0x1 << 1,0x1 << 1,PDMA_INT_TRANS_DONE
PDMA_CH1,PDMAINTTBDisableCheckbox,1,PDMA->DSCT[1].CTL,0x40008000+0x10,PDMA_DSCT_CTL_TBINTDIS_Msk,0x1 << 7,PDMA_DSCT_CTL_TBINTDIS_Msk,0x1 << 7,PDMA_INT_TEMPTY
PDMA_CH1,PDMAINTTimeOutCheckbox,1,PDMA->TOUTIEN,0x40008000+0x434,0x1 << Channel,0x1 << 1,0x1 << Channel,0x1 << 1,PDMA_INT_TIMEOUT
PDMA_CH2,PDMACH2SrcDesSel,PDMA_MEM,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_MEM << 16,0 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_UART0_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_UART0_TX << 16,4 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_UART0_TX,PDMA->DSCT[2].DA,0x40008000+0x28,0xFFFFFFFF,0xFFFFFFFF,&UART0->DAT,0x40070000
PDMA_CH2,PDMACH2SrcDesSel,PDMA_UART0_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_UART0_RX << 16,5 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_UART0_RX,PDMA->DSCT[2].SA,0x40008000+0x24,0xFFFFFFFF,0xFFFFFFFF,&UART0->DAT,0x40070000
PDMA_CH2,PDMACH2SrcDesSel,PDMA_UART1_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_UART1_TX << 16,6 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_UART1_TX,PDMA->DSCT[2].DA,0x40008000+0x28,0xFFFFFFFF,0xFFFFFFFF,&UART1->DAT,0x40071000
PDMA_CH2,PDMACH2SrcDesSel,PDMA_UART1_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_UART1_RX << 16,7 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_UART1_RX,PDMA->DSCT[2].SA,0x40008000+0x24,0xFFFFFFFF,0xFFFFFFFF,&UART1->DAT,0x40071000
PDMA_CH2,PDMACH2SrcDesSel,PDMA_UART2_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_UART2_TX << 16,8 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_UART2_TX,PDMA->DSCT[2].DA,0x40008000+0x28,0xFFFFFFFF,0xFFFFFFFF,&UART2->DAT,0x40072000
PDMA_CH2,PDMACH2SrcDesSel,PDMA_UART2_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_UART2_RX << 16,9 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_UART2_RX,PDMA->DSCT[2].SA,0x40008000+0x24,0xFFFFFFFF,0xFFFFFFFF,&UART2->DAT,0x40072000
PDMA_CH2,PDMACH2SrcDesSel,PDMA_USCI0_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_USCI0_TX << 16,16 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_USCI0_TX,PDMA->DSCT[2].DA,0x40008000+0x28,0xFFFFFFFF,0xFFFFFFFF,0x400D0030,0x400D0030
PDMA_CH2,PDMACH2SrcDesSel,PDMA_USCI0_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_USCI0_RX << 16,17 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_USCI0_RX,PDMA->DSCT[2].SA,0x40008000+0x24,0xFFFFFFFF,0xFFFFFFFF,0x400D0034,0x400D0034
PDMA_CH2,PDMACH2SrcDesSel,PDMA_USCI1_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_USCI1_TX << 16,18 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_USCI1_TX,PDMA->DSCT[2].DA,0x40008000+0x28,0xFFFFFFFF,0xFFFFFFFF,0x400D1030,0x400D1030
PDMA_CH2,PDMACH2SrcDesSel,PDMA_USCI1_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_USCI1_RX << 16,19 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_USCI1_RX,PDMA->DSCT[2].SA,0x40008000+0x24,0xFFFFFFFF,0xFFFFFFFF,0x400D1034,0x400D1034
PDMA_CH2,PDMACH2SrcDesSel,PDMA_QSPI0_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_QSPI0_TX << 16,20 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_QSPI0_TX,PDMA->DSCT[2].DA,0x40008000+0x28,0xFFFFFFFF,0xFFFFFFFF,&QSPI0->TX,0x40060000+0x20
PDMA_CH2,PDMACH2SrcDesSel,PDMA_QSPI0_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_QSPI0_RX << 16,21 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_QSPI0_RX,PDMA->DSCT[2].SA,0x40008000+0x24,0xFFFFFFFF,0xFFFFFFFF,&QSPI0->RX,0x40060000+0x30
PDMA_CH2,PDMACH2SrcDesSel,PDMA_SPI0_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_SPI0_TX << 16,22 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_SPI0_TX,PDMA->DSCT[2].DA,0x40008000+0x28,0xFFFFFFFF,0xFFFFFFFF,&SPI0->TX,0x40061000+0x20
PDMA_CH2,PDMACH2SrcDesSel,PDMA_SPI0_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_SPI0_RX << 16,23 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_SPI0_RX,PDMA->DSCT[2].SA,0x40008000+0x24,0xFFFFFFFF,0xFFFFFFFF,&SPI0->RX,0x40061000+0x30
PDMA_CH2,PDMACH2SrcDesSel,PDMA_PWM0_P1_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_PWM0_P1_RX << 16,32 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_PWM0_P1_RX,PDMA->DSCT[2].SA,0x40008000+0x24,0xFFFFFFFF,0xFFFFFFFF,&PWM0->PDMACAP[0],0x40058000+0x240
PDMA_CH2,PDMACH2SrcDesSel,PDMA_PWM0_P2_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_PWM0_P2_RX << 16,33 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_PWM0_P2_RX,PDMA->DSCT[2].SA,0x40008000+0x24,0xFFFFFFFF,0xFFFFFFFF,&PWM0->PDMACAP[1],0x40058000+0x244
PDMA_CH2,PDMACH2SrcDesSel,PDMA_PWM0_P3_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_PWM0_P3_RX << 16,34 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_PWM0_P3_RX,PDMA->DSCT[2].SA,0x40008000+0x24,0xFFFFFFFF,0xFFFFFFFF,&PWM0->PDMACAP[2],0x40058000+0x248
PDMA_CH2,PDMACH2SrcDesSel,PDMA_PWM1_P1_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_PWM1_P1_RX << 16,35 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_PWM1_P1_RX,PDMA->DSCT[2].SA,0x40008000+0x24,0xFFFFFFFF,0xFFFFFFFF,&PWM1->PDMACAP[0],0x40059000+0x240
PDMA_CH2,PDMACH2SrcDesSel,PDMA_PWM1_P2_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_PWM1_P2_RX << 16,36 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_PWM1_P2_RX,PDMA->DSCT[2].SA,0x40008000+0x24,0xFFFFFFFF,0xFFFFFFFF,&PWM1->PDMACAP[1],0x40059000+0x244
PDMA_CH2,PDMACH2SrcDesSel,PDMA_PWM1_P3_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_PWM1_P3_RX << 16,37 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_PWM1_P3_RX,PDMA->DSCT[2].SA,0x40008000+0x24,0xFFFFFFFF,0xFFFFFFFF,&PWM1->PDMACAP[2],0x40059000+0x248
PDMA_CH2,PDMACH2SrcDesSel,PDMA_I2C0_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_I2C0_TX << 16,38 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_I2C0_TX,PDMA->DSCT[2].DA,0x40008000+0x28,0xFFFFFFFF,0xFFFFFFFF,&I2C0->DAT,0x40080000+0x8
PDMA_CH2,PDMACH2SrcDesSel,PDMA_I2C0_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_I2C0_RX << 16,39 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_I2C0_RX,PDMA->DSCT[2].SA,0x40008000+0x24,0xFFFFFFFF,0xFFFFFFFF,&I2C0->DAT,0x40080000+0x8
PDMA_CH2,PDMACH2SrcDesSel,PDMA_I2C1_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_I2C1_TX << 16,40 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_I2C1_TX,PDMA->DSCT[2].DA,0x40008000+0x28,0xFFFFFFFF,0xFFFFFFFF,&I2C1->DAT,0x40081000+0x8
PDMA_CH2,PDMACH2SrcDesSel,PDMA_I2C1_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_I2C1_RX << 16,41 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_I2C1_RX,PDMA->DSCT[2].SA,0x40008000+0x24,0xFFFFFFFF,0xFFFFFFFF,&I2C1->DAT,0x40081000+0x8
PDMA_CH2,PDMACH2SrcDesSel,PDMA_TMR0,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_TMR0 << 16,46 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_TMR0,PDMA->DSCT[2].SA,0x40008000+0x24,0xFFFFFFFF,0xFFFFFFFF,&TIMER0->CAP,0x40050000+0x10
PDMA_CH2,PDMACH2SrcDesSel,PDMA_TMR1,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_TMR1 << 16,47 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_TMR1,PDMA->DSCT[2].SA,0x40008000+0x24,0xFFFFFFFF,0xFFFFFFFF,&TIMER1->CAP,0x40050000+0x110
PDMA_CH2,PDMACH2SrcDesSel,PDMA_TMR2,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_TMR2 << 16,48 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_TMR2,PDMA->DSCT[2].SA,0x40008000+0x24,0xFFFFFFFF,0xFFFFFFFF,&TIMER2->CAP,0x40051000+0x10
PDMA_CH2,PDMACH2SrcDesSel,PDMA_TMR3,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_TMR3 << 16,49 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_TMR3,PDMA->DSCT[2].SA,0x40008000+0x24,0xFFFFFFFF,0xFFFFFFFF,&TIMER3->CAP,0x40051000+0x110
PDMA_CH2,PDMACH2SrcDesSel,PDMA_EADC_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_EADC_RX << 16,50 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_EADC_RX,PDMA->DSCT[2].SA,0x40008000+0x24,0xFFFFFFFF,0xFFFFFFFF,&EADC->CURDAT,0x40043000+0x4C
PDMA_CH2,PDMACH2SrcDesSel,PDMA_DAC0_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_DAC0_TX << 16,51 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_DAC0_TX,PDMA->DSCT[2].DA,0x40008000+0x28,0xFFFFFFFF,0xFFFFFFFF,&DAC->DATOUT,0x40047000+0xC
PDMA_CH2,PDMACH2SrcDesSel,PDMA_PSIO_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_PSIO_TX << 16,66 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_PSIO_TX,PDMA->DSCT[2].DA,0x40008000+0x28,0xFFFFFFFF,0xFFFFFFFF,&PSIO->PODAT,0x400C3000+0x18
PDMA_CH2,PDMACH2SrcDesSel,PDMA_PSIO_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_PSIO_RX << 16,67 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_PSIO_RX,PDMA->DSCT[2].SA,0x40008000+0x24,0xFFFFFFFF,0xFFFFFFFF,&PSIO->PIDAT,0x400C3000+0x1C
PDMA_CH2,PDMACH2SrcDesSel,PDMA_USCI2_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_USCI2_TX << 16,68 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_USCI2_TX,PDMA->DSCT[2].DA,0x40008000+0x28,0xFFFFFFFF,0xFFFFFFFF,0x400D2030,0x400D2030
PDMA_CH2,PDMACH2SrcDesSel,PDMA_USCI2_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC2_Msk,0x7F << 16,PDMA_USCI2_RX << 16,69 << 16
PDMA_CH2,PDMACH2SrcDesSel,PDMA_USCI2_RX,PDMA->DSCT[2].SA,0x40008000+0x24,0xFFFFFFFF,0xFFFFFFFF,0x400D2034,0x400D2034
PDMA_CH2,PDMACH2OpMode,PDMA_OP_BASIC,PDMA->DSCT[2].CTL,0x40008000+0x20,PDMA_DSCT_CTL_OPMODE_Msk,3 << 0,PDMA_OP_BASIC,1 << 0
PDMA_CH2,PDMACH2OpMode,PDMA_OP_SCATTER,PDMA->DSCT[2].CTL,0x40008000+0x20,PDMA_DSCT_CTL_OPMODE_Msk,3 << 0,PDMA_OP_SCATTER,2 << 0
PDMA_CH2,PDMACH2Width,PDMA_WIDTH_8,PDMA->DSCT[2].CTL,0x40008000+0x20,PDMA_DSCT_CTL_TXWIDTH_Msk,0x3 << 12,PDMA_WIDTH_8 ,0
PDMA_CH2,PDMACH2Width,PDMA_WIDTH_16,PDMA->DSCT[2].CTL,0x40008000+0x20,PDMA_DSCT_CTL_TXWIDTH_Msk,0x3 << 12,PDMA_WIDTH_16,0x00001000
PDMA_CH2,PDMACH2Width,PDMA_WIDTH_32,PDMA->DSCT[2].CTL,0x40008000+0x20,PDMA_DSCT_CTL_TXWIDTH_Msk,0x3 << 12,PDMA_WIDTH_32,0x00002000
PDMA_CH2,PDMACH2TXCNTInteger,1,PDMA->DSCT[2].CTL,0x40008000+0x20,PDMA_DSCT_CTL_TXCNT_Msk,0xFFFF << 16,0 << 16,0 << 16
PDMA_CH2,PDMACH2TXCNTInteger,65535,PDMA->DSCT[2].CTL,0x40008000+0x20,PDMA_DSCT_CTL_TXCNT_Msk,0xFFFF << 16,65534 << 16,65534 << 16
PDMA_CH2,PDMACH2TXCNTInteger,1,PDMA->DSCT[2].CTL,0x40008000+0x20,PDMA_DSCT_CTL_TXCNT_Msk,0xFFFF << 16,0 << 16,0 << 16
PDMA_CH2,PDMACH2SourceType0,PDMA_SAR_FIX,PDMA->DSCT[2].CTL,0x40008000+0x20,PDMA_DSCT_CTL_SAINC_Msk,0x3 << 8,PDMA_SAR_FIX,0x00000300
PDMA_CH2,PDMACH2SourceType1,PDMA_SAR_INC,PDMA->DSCT[2].CTL,0x40008000+0x20,PDMA_DSCT_CTL_SAINC_Msk,0x3 << 8,PDMA_SAR_INC,0x00000000
PDMA_CH2,PDMACH2SourceType1,PDMA_SAR_FIX,PDMA->DSCT[2].CTL,0x40008000+0x20,PDMA_DSCT_CTL_SAINC_Msk,0x3 << 8,PDMA_SAR_FIX,0x00000300
PDMA_CH2,PDMACH2DestinationType0,PDMA_DAR_FIX,PDMA->DSCT[2].CTL,0x40008000+0x20,PDMA_DSCT_CTL_DAINC_Msk,0x3 << 10,PDMA_DAR_FIX,0x00000C00
PDMA_CH2,PDMACH2DestinationType1,PDMA_DAR_INC,PDMA->DSCT[2].CTL,0x40008000+0x20,PDMA_DSCT_CTL_DAINC_Msk,0x3 << 10,PDMA_DAR_INC,0x00000000
PDMA_CH2,PDMACH2DestinationType1,PDMA_DAR_FIX,PDMA->DSCT[2].CTL,0x40008000+0x20,PDMA_DSCT_CTL_DAINC_Msk,0x3 << 10,PDMA_DAR_FIX,0x00000C00
PDMA_CH2,PDMACH2Mode0,PDMA_REQ_SINGLE,PDMA->DSCT[2].CTL,0x40008000+0x20,PDMA_DSCT_CTL_TXTYPE_Msk,0x1 << 2,PDMA_REQ_SINGLE,0x4
PDMA_CH2,PDMACH2Mode0,PDMA_REQ_BURST,PDMA->DSCT[2].CTL,0x40008000+0x20,PDMA_DSCT_CTL_TXTYPE_Msk,0x1 << 2,PDMA_REQ_BURST,0x0
PDMA_CH2,PDMACH2Mode1,PDMA_REQ_SINGLE,PDMA->DSCT[2].CTL,0x40008000+0x20,PDMA_DSCT_CTL_TXTYPE_Msk,0x1 << 2,PDMA_REQ_SINGLE,0x4
PDMA_CH2,PDMACH2BurstSize,PDMA_BURST_128,PDMA->DSCT[2].CTL,0x40008000+0x20,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_128,0x00000000
PDMA_CH2,PDMACH2BurstSize,PDMA_BURST_64,PDMA->DSCT[2].CTL,0x40008000+0x20,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_64,0x00000010
PDMA_CH2,PDMACH2BurstSize,PDMA_BURST_32,PDMA->DSCT[2].CTL,0x40008000+0x20,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_32,0x00000020
PDMA_CH2,PDMACH2BurstSize,PDMA_BURST_16,PDMA->DSCT[2].CTL,0x40008000+0x20,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_16,0x00000030
PDMA_CH2,PDMACH2BurstSize,PDMA_BURST_8,PDMA->DSCT[2].CTL,0x40008000+0x20,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_8,0x00000040
PDMA_CH2,PDMACH2BurstSize,PDMA_BURST_4,PDMA->DSCT[2].CTL,0x40008000+0x20,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_4,0x00000050
PDMA_CH2,PDMACH2BurstSize,PDMA_BURST_2,PDMA->DSCT[2].CTL,0x40008000+0x20,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_2,0x00000060
PDMA_CH2,PDMACH2BurstSize,PDMA_BURST_1,PDMA->DSCT[2].CTL,0x40008000+0x20,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_1,0x00000070
PDMA_CH2,PDMACH2Timeout,1
PDMA_CH2,PDMACH2TimeoutCounter,1
PDMA_CH2,PDMACH2TimeoutCounter,65535
PDMA_CH2,PDMACH2TimeoutCounter,1
PDMA_CH2,PDMACH2StrideEn,1,PDMA->DSCT[2].CTL,0x40008000+0x20,PDMA_DSCT_CTL_STRIDE_EN_Msk,0x1 << 15,PDMA_DSCT_CTL_STRIDE_EN_Msk,0x1 << 15
PDMA_CH2,PDMACH2StrideTXCNT,1,PDMA->STRIDE[2].STC,0x40008000+0x510,PDMA_STCR_STC_Msk,0xFFFF,1,1,Min
PDMA_CH2,PDMACH2StrideTXCNT,65535,PDMA->STRIDE[2].STC,0x40008000+0x510,PDMA_STCR_STC_Msk,0xFFFF,65535,65535,Max
PDMA_CH2,PDMACH2StrideTXCNT,1,PDMA->STRIDE[2].STC,0x40008000+0x510,PDMA_STCR_STC_Msk,0xFFFF,1,1,Default
PDMA_CH2,PDMACH2StrideSrcLength,1,PDMA->STRIDE[2].ASOCR,0x40008000+0x514,PDMA_ASOCR_SASOL_Msk,0xFFFF,1,1,Min
PDMA_CH2,PDMACH2StrideSrcLength,65535,PDMA->STRIDE[2].ASOCR,0x40008000+0x514,PDMA_ASOCR_SASOL_Msk,0xFFFF,65535,65535,Max
PDMA_CH2,PDMACH2StrideSrcLength,1,PDMA->STRIDE[2].ASOCR,0x40008000+0x514,PDMA_ASOCR_SASOL_Msk,0xFFFF,1,1,Default
PDMA_CH2,PDMACH2StrideDesLength,1,PDMA->STRIDE[2].ASOCR,0x40008000+0x514,PDMA_ASOCR_DASOL_Msk,0xFFFF << 16,1 << 16,1 << 16,Min
PDMA_CH2,PDMACH2StrideDesLength,65535,PDMA->STRIDE[2].ASOCR,0x40008000+0x514,PDMA_ASOCR_DASOL_Msk,0xFFFF << 16,65535 << 16,65535 << 16,Max
PDMA_CH2,PDMACH2StrideDesLength,1,PDMA->STRIDE[2].ASOCR,0x40008000+0x514,PDMA_ASOCR_DASOL_Msk,0xFFFF << 16,1 << 16,1 << 16,Default
PDMA_CH2,PDMAINTTxDoneCheckbox,1,PDMA->INTEN,0x40008000+0x418,1 << Channel,0x1 << 2,0x1 << 2,0x1 << 2,PDMA_INT_TRANS_DONE
PDMA_CH2,PDMAINTTBDisableCheckbox,1,PDMA->DSCT[2].CTL,0x40008000+0x20,PDMA_DSCT_CTL_TBINTDIS_Msk,0x1 << 7,PDMA_DSCT_CTL_TBINTDIS_Msk,0x1 << 7,PDMA_INT_TEMPTY
PDMA_CH2,PDMAINTTimeOutCheckbox,1,PDMA->TOUTIEN,0x40008000+0x434,0x1 << Channel,0x1 << 2,0x1 << Channel,0x1 << 2,PDMA_INT_TIMEOUT
PDMA_CH3,PDMACH3SrcDesSel,PDMA_MEM,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_MEM << 24,0 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_UART0_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_UART0_TX << 24,4 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_UART0_TX,PDMA->DSCT[3].DA,0x40008000+0x38,0xFFFFFFFF,0xFFFFFFFF,&UART0->DAT,0x40070000
PDMA_CH3,PDMACH3SrcDesSel,PDMA_UART0_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_UART0_RX << 24,5 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_UART0_RX,PDMA->DSCT[3].SA,0x40008000+0x34,0xFFFFFFFF,0xFFFFFFFF,&UART0->DAT,0x40070000
PDMA_CH3,PDMACH3SrcDesSel,PDMA_UART1_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_UART1_TX << 24,6 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_UART1_TX,PDMA->DSCT[3].DA,0x40008000+0x38,0xFFFFFFFF,0xFFFFFFFF,&UART1->DAT,0x40071000
PDMA_CH3,PDMACH3SrcDesSel,PDMA_UART1_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_UART1_RX << 24,7 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_UART1_RX,PDMA->DSCT[3].SA,0x40008000+0x34,0xFFFFFFFF,0xFFFFFFFF,&UART1->DAT,0x40071000
PDMA_CH3,PDMACH3SrcDesSel,PDMA_UART2_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_UART2_TX << 24,8 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_UART2_TX,PDMA->DSCT[3].DA,0x40008000+0x38,0xFFFFFFFF,0xFFFFFFFF,&UART2->DAT,0x40072000
PDMA_CH3,PDMACH3SrcDesSel,PDMA_UART2_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_UART2_RX << 24,9 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_UART2_RX,PDMA->DSCT[3].SA,0x40008000+0x34,0xFFFFFFFF,0xFFFFFFFF,&UART2->DAT,0x40072000
PDMA_CH3,PDMACH3SrcDesSel,PDMA_USCI0_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_USCI0_TX << 24,16 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_USCI0_TX,PDMA->DSCT[3].DA,0x40008000+0x38,0xFFFFFFFF,0xFFFFFFFF,0x400D0030,0x400D0030
PDMA_CH3,PDMACH3SrcDesSel,PDMA_USCI0_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_USCI0_RX << 24,17 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_USCI0_RX,PDMA->DSCT[3].SA,0x40008000+0x34,0xFFFFFFFF,0xFFFFFFFF,0x400D0034,0x400D0034
PDMA_CH3,PDMACH3SrcDesSel,PDMA_USCI1_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_USCI1_TX << 24,18 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_USCI1_TX,PDMA->DSCT[3].DA,0x40008000+0x38,0xFFFFFFFF,0xFFFFFFFF,0x400D1030,0x400D1030
PDMA_CH3,PDMACH3SrcDesSel,PDMA_USCI1_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_USCI1_RX << 24,19 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_USCI1_RX,PDMA->DSCT[3].SA,0x40008000+0x34,0xFFFFFFFF,0xFFFFFFFF,0x400D1034,0x400D1034
PDMA_CH3,PDMACH3SrcDesSel,PDMA_QSPI0_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_QSPI0_TX << 24,20 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_QSPI0_TX,PDMA->DSCT[3].DA,0x40008000+0x38,0xFFFFFFFF,0xFFFFFFFF,&QSPI0->TX,0x40060000+0x20
PDMA_CH3,PDMACH3SrcDesSel,PDMA_QSPI0_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_QSPI0_RX << 24,21 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_QSPI0_RX,PDMA->DSCT[3].SA,0x40008000+0x34,0xFFFFFFFF,0xFFFFFFFF,&QSPI0->RX,0x40060000+0x30
PDMA_CH3,PDMACH3SrcDesSel,PDMA_SPI0_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_SPI0_TX << 24,22 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_SPI0_TX,PDMA->DSCT[3].DA,0x40008000+0x38,0xFFFFFFFF,0xFFFFFFFF,&SPI0->TX,0x40061000+0x20
PDMA_CH3,PDMACH3SrcDesSel,PDMA_SPI0_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_SPI0_RX << 24,23 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_SPI0_RX,PDMA->DSCT[3].SA,0x40008000+0x34,0xFFFFFFFF,0xFFFFFFFF,&SPI0->RX,0x40061000+0x30
PDMA_CH3,PDMACH3SrcDesSel,PDMA_PWM0_P1_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_PWM0_P1_RX << 24,32 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_PWM0_P1_RX,PDMA->DSCT[3].SA,0x40008000+0x34,0xFFFFFFFF,0xFFFFFFFF,&PWM0->PDMACAP[0],0x40058000+0x240
PDMA_CH3,PDMACH3SrcDesSel,PDMA_PWM0_P2_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_PWM0_P2_RX << 24,33 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_PWM0_P2_RX,PDMA->DSCT[3].SA,0x40008000+0x34,0xFFFFFFFF,0xFFFFFFFF,&PWM0->PDMACAP[1],0x40058000+0x244
PDMA_CH3,PDMACH3SrcDesSel,PDMA_PWM0_P3_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_PWM0_P3_RX << 24,34 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_PWM0_P3_RX,PDMA->DSCT[3].SA,0x40008000+0x34,0xFFFFFFFF,0xFFFFFFFF,&PWM0->PDMACAP[2],0x40058000+0x248
PDMA_CH3,PDMACH3SrcDesSel,PDMA_PWM1_P1_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_PWM1_P1_RX << 24,35 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_PWM1_P1_RX,PDMA->DSCT[3].SA,0x40008000+0x34,0xFFFFFFFF,0xFFFFFFFF,&PWM1->PDMACAP[0],0x40059000+0x240
PDMA_CH3,PDMACH3SrcDesSel,PDMA_PWM1_P2_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_PWM1_P2_RX << 24,36 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_PWM1_P2_RX,PDMA->DSCT[3].SA,0x40008000+0x34,0xFFFFFFFF,0xFFFFFFFF,&PWM1->PDMACAP[1],0x40059000+0x244
PDMA_CH3,PDMACH3SrcDesSel,PDMA_PWM1_P3_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_PWM1_P3_RX << 24,37 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_PWM1_P3_RX,PDMA->DSCT[3].SA,0x40008000+0x34,0xFFFFFFFF,0xFFFFFFFF,&PWM1->PDMACAP[2],0x40059000+0x248
PDMA_CH3,PDMACH3SrcDesSel,PDMA_I2C0_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_I2C0_TX << 24,38 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_I2C0_TX,PDMA->DSCT[3].DA,0x40008000+0x38,0xFFFFFFFF,0xFFFFFFFF,&I2C0->DAT,0x40080000+0x8
PDMA_CH3,PDMACH3SrcDesSel,PDMA_I2C0_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_I2C0_RX << 24,39 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_I2C0_RX,PDMA->DSCT[3].SA,0x40008000+0x34,0xFFFFFFFF,0xFFFFFFFF,&I2C0->DAT,0x40080000+0x8
PDMA_CH3,PDMACH3SrcDesSel,PDMA_I2C1_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_I2C1_TX << 24,40 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_I2C1_TX,PDMA->DSCT[3].DA,0x40008000+0x38,0xFFFFFFFF,0xFFFFFFFF,&I2C1->DAT,0x40081000+0x8
PDMA_CH3,PDMACH3SrcDesSel,PDMA_I2C1_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_I2C1_RX << 24,41 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_I2C1_RX,PDMA->DSCT[3].SA,0x40008000+0x34,0xFFFFFFFF,0xFFFFFFFF,&I2C1->DAT,0x40081000+0x8
PDMA_CH3,PDMACH3SrcDesSel,PDMA_TMR0,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_TMR0 << 24,46 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_TMR0,PDMA->DSCT[3].SA,0x40008000+0x34,0xFFFFFFFF,0xFFFFFFFF,&TIMER0->CAP,0x40050000+0x10
PDMA_CH3,PDMACH3SrcDesSel,PDMA_TMR1,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_TMR1 << 24,47 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_TMR1,PDMA->DSCT[3].SA,0x40008000+0x34,0xFFFFFFFF,0xFFFFFFFF,&TIMER1->CAP,0x40050000+0x110
PDMA_CH3,PDMACH3SrcDesSel,PDMA_TMR2,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_TMR2 << 24,48 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_TMR2,PDMA->DSCT[3].SA,0x40008000+0x34,0xFFFFFFFF,0xFFFFFFFF,&TIMER2->CAP,0x40051000+0x10
PDMA_CH3,PDMACH3SrcDesSel,PDMA_TMR3,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_TMR3 << 24,49 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_TMR3,PDMA->DSCT[3].SA,0x40008000+0x34,0xFFFFFFFF,0xFFFFFFFF,&TIMER3->CAP,0x40051000+0x110
PDMA_CH3,PDMACH3SrcDesSel,PDMA_EADC_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_EADC_RX << 24,50 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_EADC_RX,PDMA->DSCT[3].SA,0x40008000+0x34,0xFFFFFFFF,0xFFFFFFFF,&EADC->CURDAT,0x40043000+0x4C
PDMA_CH3,PDMACH3SrcDesSel,PDMA_DAC0_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_DAC0_TX << 24,51 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_DAC0_TX,PDMA->DSCT[3].DA,0x40008000+0x38,0xFFFFFFFF,0xFFFFFFFF,&DAC->DATOUT,0x40047000+0xC
PDMA_CH3,PDMACH3SrcDesSel,PDMA_PSIO_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_PSIO_TX << 24,66 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_PSIO_TX,PDMA->DSCT[3].DA,0x40008000+0x38,0xFFFFFFFF,0xFFFFFFFF,&PSIO->PODAT,0x400C3000+0x18
PDMA_CH3,PDMACH3SrcDesSel,PDMA_PSIO_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_PSIO_RX << 24,67 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_PSIO_RX,PDMA->DSCT[3].SA,0x40008000+0x34,0xFFFFFFFF,0xFFFFFFFF,&PSIO->PIDAT,0x400C3000+0x1C
PDMA_CH3,PDMACH3SrcDesSel,PDMA_USCI2_TX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_USCI2_TX << 24,68 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_USCI2_TX,PDMA->DSCT[3].DA,0x40008000+0x38,0xFFFFFFFF,0xFFFFFFFF,0x400D2030,0x400D2030
PDMA_CH3,PDMACH3SrcDesSel,PDMA_USCI2_RX,PDMA->REQSEL0_3,0x40008000+0x480,PDMA_REQSEL0_3_REQSRC3_Msk,0x7F << 24,PDMA_USCI2_RX << 24,69 << 24
PDMA_CH3,PDMACH3SrcDesSel,PDMA_USCI2_RX,PDMA->DSCT[3].SA,0x40008000+0x34,0xFFFFFFFF,0xFFFFFFFF,0x400D2034,0x400D2034
PDMA_CH3,PDMACH3OpMode,PDMA_OP_BASIC,PDMA->DSCT[3].CTL,0x40008000+0x30,PDMA_DSCT_CTL_OPMODE_Msk,3 << 0,PDMA_OP_BASIC,1 << 0
PDMA_CH3,PDMACH3OpMode,PDMA_OP_SCATTER,PDMA->DSCT[3].CTL,0x40008000+0x30,PDMA_DSCT_CTL_OPMODE_Msk,3 << 0,PDMA_OP_SCATTER,2 << 0
PDMA_CH3,PDMACH3Width,PDMA_WIDTH_8,PDMA->DSCT[3].CTL,0x40008000+0x30,PDMA_DSCT_CTL_TXWIDTH_Msk,0x3 << 12,PDMA_WIDTH_8 ,0
PDMA_CH3,PDMACH3Width,PDMA_WIDTH_16,PDMA->DSCT[3].CTL,0x40008000+0x30,PDMA_DSCT_CTL_TXWIDTH_Msk,0x3 << 12,PDMA_WIDTH_16,0x00001000
PDMA_CH3,PDMACH3Width,PDMA_WIDTH_32,PDMA->DSCT[3].CTL,0x40008000+0x30,PDMA_DSCT_CTL_TXWIDTH_Msk,0x3 << 12,PDMA_WIDTH_32,0x00002000
PDMA_CH3,PDMACH3TXCNTInteger,1,PDMA->DSCT[3].CTL,0x40008000+0x30,PDMA_DSCT_CTL_TXCNT_Msk,0xFFFF << 16,0 << 16,0 << 16
PDMA_CH3,PDMACH3TXCNTInteger,65535,PDMA->DSCT[3].CTL,0x40008000+0x30,PDMA_DSCT_CTL_TXCNT_Msk,0xFFFF << 16,65534 << 16,65534 << 16
PDMA_CH3,PDMACH3TXCNTInteger,1,PDMA->DSCT[3].CTL,0x40008000+0x30,PDMA_DSCT_CTL_TXCNT_Msk,0xFFFF << 16,0 << 16,0 << 16
PDMA_CH3,PDMACH3SourceType0,PDMA_SAR_FIX,PDMA->DSCT[3].CTL,0x40008000+0x30,PDMA_DSCT_CTL_SAINC_Msk,0x3 << 8,PDMA_SAR_FIX,0x00000300
PDMA_CH3,PDMACH3SourceType1,PDMA_SAR_INC,PDMA->DSCT[3].CTL,0x40008000+0x30,PDMA_DSCT_CTL_SAINC_Msk,0x3 << 8,PDMA_SAR_INC,0x00000000
PDMA_CH3,PDMACH3SourceType1,PDMA_SAR_FIX,PDMA->DSCT[3].CTL,0x40008000+0x30,PDMA_DSCT_CTL_SAINC_Msk,0x3 << 8,PDMA_SAR_FIX,0x00000300
PDMA_CH3,PDMACH3DestinationType0,PDMA_DAR_FIX,PDMA->DSCT[3].CTL,0x40008000+0x30,PDMA_DSCT_CTL_DAINC_Msk,0x3 << 10,PDMA_DAR_FIX,0x00000C00
PDMA_CH3,PDMACH3DestinationType1,PDMA_DAR_INC,PDMA->DSCT[3].CTL,0x40008000+0x30,PDMA_DSCT_CTL_DAINC_Msk,0x3 << 10,PDMA_DAR_INC,0x00000000
PDMA_CH3,PDMACH3DestinationType1,PDMA_DAR_FIX,PDMA->DSCT[3].CTL,0x40008000+0x30,PDMA_DSCT_CTL_DAINC_Msk,0x3 << 10,PDMA_DAR_FIX,0x00000C00
PDMA_CH3,PDMACH3Mode0,PDMA_REQ_SINGLE,PDMA->DSCT[3].CTL,0x40008000+0x30,PDMA_DSCT_CTL_TXTYPE_Msk,0x1 << 2,PDMA_REQ_SINGLE,0x4
PDMA_CH3,PDMACH3Mode0,PDMA_REQ_BURST,PDMA->DSCT[3].CTL,0x40008000+0x30,PDMA_DSCT_CTL_TXTYPE_Msk,0x1 << 2,PDMA_REQ_BURST,0x0
PDMA_CH3,PDMACH3Mode1,PDMA_REQ_SINGLE,PDMA->DSCT[3].CTL,0x40008000+0x30,PDMA_DSCT_CTL_TXTYPE_Msk,0x1 << 2,PDMA_REQ_SINGLE,0x4
PDMA_CH3,PDMACH3BurstSize,PDMA_BURST_128,PDMA->DSCT[3].CTL,0x40008000+0x30,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_128,0x00000000
PDMA_CH3,PDMACH3BurstSize,PDMA_BURST_64,PDMA->DSCT[3].CTL,0x40008000+0x30,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_64,0x00000010
PDMA_CH3,PDMACH3BurstSize,PDMA_BURST_32,PDMA->DSCT[3].CTL,0x40008000+0x30,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_32,0x00000020
PDMA_CH3,PDMACH3BurstSize,PDMA_BURST_16,PDMA->DSCT[3].CTL,0x40008000+0x30,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_16,0x00000030
PDMA_CH3,PDMACH3BurstSize,PDMA_BURST_8,PDMA->DSCT[3].CTL,0x40008000+0x30,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_8,0x00000040
PDMA_CH3,PDMACH3BurstSize,PDMA_BURST_4,PDMA->DSCT[3].CTL,0x40008000+0x30,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_4,0x00000050
PDMA_CH3,PDMACH3BurstSize,PDMA_BURST_2,PDMA->DSCT[3].CTL,0x40008000+0x30,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_2,0x00000060
PDMA_CH3,PDMACH3BurstSize,PDMA_BURST_1,PDMA->DSCT[3].CTL,0x40008000+0x30,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_1,0x00000070
PDMA_CH3,PDMACH3StrideEn,1,PDMA->DSCT[3].CTL,0x40008000+0x30,PDMA_DSCT_CTL_STRIDE_EN_Msk,0x1 << 15,PDMA_DSCT_CTL_STRIDE_EN_Msk,0x1 << 15
PDMA_CH3,PDMACH3StrideTXCNT,1,PDMA->STRIDE[3].STC,0x40008000+0x518,PDMA_STCR_STC_Msk,0xFFFF,1,1,Min
PDMA_CH3,PDMACH3StrideTXCNT,65535,PDMA->STRIDE[3].STC,0x40008000+0x518,PDMA_STCR_STC_Msk,0xFFFF,65535,65535,Max
PDMA_CH3,PDMACH3StrideTXCNT,1,PDMA->STRIDE[3].STC,0x40008000+0x518,PDMA_STCR_STC_Msk,0xFFFF,1,1,Default
PDMA_CH3,PDMACH3StrideSrcLength,1,PDMA->STRIDE[3].ASOCR,0x40008000+0x51C,PDMA_ASOCR_SASOL_Msk,0xFFFF,1,1,Min
PDMA_CH3,PDMACH3StrideSrcLength,65535,PDMA->STRIDE[3].ASOCR,0x40008000+0x51C,PDMA_ASOCR_SASOL_Msk,0xFFFF,65535,65535,Max
PDMA_CH3,PDMACH3StrideSrcLength,1,PDMA->STRIDE[3].ASOCR,0x40008000+0x51C,PDMA_ASOCR_SASOL_Msk,0xFFFF,1,1,Default
PDMA_CH3,PDMACH3StrideDesLength,1,PDMA->STRIDE[3].ASOCR,0x40008000+0x51C,PDMA_ASOCR_DASOL_Msk,0xFFFF << 16,1 << 16,1 << 16,Min
PDMA_CH3,PDMACH3StrideDesLength,65535,PDMA->STRIDE[3].ASOCR,0x40008000+0x51C,PDMA_ASOCR_DASOL_Msk,0xFFFF << 16,65535 << 16,65535 << 16,Max
PDMA_CH3,PDMACH3StrideDesLength,1,PDMA->STRIDE[3].ASOCR,0x40008000+0x51C,PDMA_ASOCR_DASOL_Msk,0xFFFF << 16,1 << 16,1 << 16,Default
PDMA_CH3,PDMAINTTxDoneCheckbox,1,PDMA->INTEN,0x40008000+0x418,1 << Channel,0x1 << 3,0x1 << Channel,0x1 << 3,PDMA_INT_TRANS_DONE
PDMA_CH3,PDMAINTTBDisableCheckbox,1,PDMA->DSCT[3].CTL,0x40008000+0x30,PDMA_DSCT_CTL_TBINTDIS_Msk,0x1 << 7,PDMA_DSCT_CTL_TBINTDIS_Msk,0x1 << 7,PDMA_INT_TEMPTY
PDMA_CH3,PDMAINTTimeOutCheckbox,1,PDMA->TOUTIEN,0x40008000+0x434,0x1 << Channel,0x1 << 3,0x1 << Channel,0x1 << 3,PDMA_INT_TIMEOUT
PDMA_CH4,PDMACH4SrcDesSel,PDMA_MEM,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_MEM << 0,0 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_UART0_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_UART0_TX << 0,4 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_UART0_TX,PDMA->DSCT[4].DA,0x40008000+0x48,0xFFFFFFFF,0xFFFFFFFF,&UART0->DAT,0x40070000
PDMA_CH4,PDMACH4SrcDesSel,PDMA_UART0_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_UART0_RX << 0,5 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_UART0_RX,PDMA->DSCT[4].SA,0x40008000+0x44,0xFFFFFFFF,0xFFFFFFFF,&UART0->DAT,0x40070000
PDMA_CH4,PDMACH4SrcDesSel,PDMA_UART1_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_UART1_TX << 0,6 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_UART1_TX,PDMA->DSCT[4].DA,0x40008000+0x48,0xFFFFFFFF,0xFFFFFFFF,&UART1->DAT,0x40071000
PDMA_CH4,PDMACH4SrcDesSel,PDMA_UART1_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_UART1_RX << 0,7 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_UART1_RX,PDMA->DSCT[4].SA,0x40008000+0x44,0xFFFFFFFF,0xFFFFFFFF,&UART1->DAT,0x40071000
PDMA_CH4,PDMACH4SrcDesSel,PDMA_UART2_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_UART2_TX << 0,8 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_UART2_TX,PDMA->DSCT[4].DA,0x40008000+0x48,0xFFFFFFFF,0xFFFFFFFF,&UART2->DAT,0x40072000
PDMA_CH4,PDMACH4SrcDesSel,PDMA_UART2_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_UART2_RX << 0,9 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_UART2_RX,PDMA->DSCT[4].SA,0x40008000+0x44,0xFFFFFFFF,0xFFFFFFFF,&UART2->DAT,0x40072000
PDMA_CH4,PDMACH4SrcDesSel,PDMA_USCI0_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_USCI0_TX << 0,16 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_USCI0_TX,PDMA->DSCT[4].DA,0x40008000+0x48,0xFFFFFFFF,0xFFFFFFFF,0x400D0030,0x400D0030
PDMA_CH4,PDMACH4SrcDesSel,PDMA_USCI0_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_USCI0_RX << 0,17 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_USCI0_RX,PDMA->DSCT[4].SA,0x40008000+0x44,0xFFFFFFFF,0xFFFFFFFF,0x400D0034,0x400D0034
PDMA_CH4,PDMACH4SrcDesSel,PDMA_USCI1_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_USCI1_TX << 0,18 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_USCI1_TX,PDMA->DSCT[4].DA,0x40008000+0x48,0xFFFFFFFF,0xFFFFFFFF,0x400D1030,0x400D1030
PDMA_CH4,PDMACH4SrcDesSel,PDMA_USCI1_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_USCI1_RX << 0,19 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_USCI1_RX,PDMA->DSCT[4].SA,0x40008000+0x44,0xFFFFFFFF,0xFFFFFFFF,0x400D1034,0x400D1034
PDMA_CH4,PDMACH4SrcDesSel,PDMA_QSPI0_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_QSPI0_TX << 0,20 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_QSPI0_TX,PDMA->DSCT[4].DA,0x40008000+0x48,0xFFFFFFFF,0xFFFFFFFF,&QSPI0->TX,0x40060000+0x20
PDMA_CH4,PDMACH4SrcDesSel,PDMA_QSPI0_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_QSPI0_RX << 0,21 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_QSPI0_RX,PDMA->DSCT[4].SA,0x40008000+0x44,0xFFFFFFFF,0xFFFFFFFF,&QSPI0->RX,0x40060000+0x30
PDMA_CH4,PDMACH4SrcDesSel,PDMA_SPI0_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_SPI0_TX << 0,22 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_SPI0_TX,PDMA->DSCT[4].DA,0x40008000+0x48,0xFFFFFFFF,0xFFFFFFFF,&SPI0->TX,0x40061000+0x20
PDMA_CH4,PDMACH4SrcDesSel,PDMA_SPI0_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_SPI0_RX << 0,23 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_SPI0_RX,PDMA->DSCT[4].SA,0x40008000+0x44,0xFFFFFFFF,0xFFFFFFFF,&SPI0->RX,0x40061000+0x30
PDMA_CH4,PDMACH4SrcDesSel,PDMA_PWM0_P1_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_PWM0_P1_RX << 0,32 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_PWM0_P1_RX,PDMA->DSCT[4].SA,0x40008000+0x44,0xFFFFFFFF,0xFFFFFFFF,&PWM0->PDMACAP[0],0x40058000+0x240
PDMA_CH4,PDMACH4SrcDesSel,PDMA_PWM0_P2_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_PWM0_P2_RX << 0,33 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_PWM0_P2_RX,PDMA->DSCT[4].SA,0x40008000+0x44,0xFFFFFFFF,0xFFFFFFFF,&PWM0->PDMACAP[1],0x40058000+0x244
PDMA_CH4,PDMACH4SrcDesSel,PDMA_PWM0_P3_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_PWM0_P3_RX << 0,34 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_PWM0_P3_RX,PDMA->DSCT[4].SA,0x40008000+0x44,0xFFFFFFFF,0xFFFFFFFF,&PWM0->PDMACAP[2],0x40058000+0x248
PDMA_CH4,PDMACH4SrcDesSel,PDMA_PWM1_P1_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_PWM1_P1_RX << 0,35 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_PWM1_P1_RX,PDMA->DSCT[4].SA,0x40008000+0x44,0xFFFFFFFF,0xFFFFFFFF,&PWM1->PDMACAP[0],0x40059000+0x240
PDMA_CH4,PDMACH4SrcDesSel,PDMA_PWM1_P2_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_PWM1_P2_RX << 0,36 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_PWM1_P2_RX,PDMA->DSCT[4].SA,0x40008000+0x44,0xFFFFFFFF,0xFFFFFFFF,&PWM1->PDMACAP[1],0x40059000+0x244
PDMA_CH4,PDMACH4SrcDesSel,PDMA_PWM1_P3_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_PWM1_P3_RX << 0,37 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_PWM1_P3_RX,PDMA->DSCT[4].SA,0x40008000+0x44,0xFFFFFFFF,0xFFFFFFFF,&PWM1->PDMACAP[2],0x40059000+0x248
PDMA_CH4,PDMACH4SrcDesSel,PDMA_I2C0_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_I2C0_TX << 0,38 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_I2C0_TX,PDMA->DSCT[4].DA,0x40008000+0x48,0xFFFFFFFF,0xFFFFFFFF,&I2C0->DAT,0x40080000+0x8
PDMA_CH4,PDMACH4SrcDesSel,PDMA_I2C0_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_I2C0_RX << 0,39 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_I2C0_RX,PDMA->DSCT[4].SA,0x40008000+0x44,0xFFFFFFFF,0xFFFFFFFF,&I2C0->DAT,0x40080000+0x8
PDMA_CH4,PDMACH4SrcDesSel,PDMA_I2C1_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_I2C1_TX << 0,40 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_I2C1_TX,PDMA->DSCT[4].DA,0x40008000+0x48,0xFFFFFFFF,0xFFFFFFFF,&I2C1->DAT,0x40081000+0x8
PDMA_CH4,PDMACH4SrcDesSel,PDMA_I2C1_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_I2C1_RX << 0,41 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_I2C1_RX,PDMA->DSCT[4].SA,0x40008000+0x44,0xFFFFFFFF,0xFFFFFFFF,&I2C1->DAT,0x40081000+0x8
PDMA_CH4,PDMACH4SrcDesSel,PDMA_TMR0,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_TMR0 << 0,46 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_TMR0,PDMA->DSCT[4].SA,0x40008000+0x44,0xFFFFFFFF,0xFFFFFFFF,&TIMER0->CAP,0x40050000+0x10
PDMA_CH4,PDMACH4SrcDesSel,PDMA_TMR1,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_TMR1 << 0,47 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_TMR1,PDMA->DSCT[4].SA,0x40008000+0x44,0xFFFFFFFF,0xFFFFFFFF,&TIMER1->CAP,0x40050000+0x110
PDMA_CH4,PDMACH4SrcDesSel,PDMA_TMR2,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_TMR2 << 0,48 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_TMR2,PDMA->DSCT[4].SA,0x40008000+0x44,0xFFFFFFFF,0xFFFFFFFF,&TIMER2->CAP,0x40051000+0x10
PDMA_CH4,PDMACH4SrcDesSel,PDMA_TMR3,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_TMR3 << 0,49 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_TMR3,PDMA->DSCT[4].SA,0x40008000+0x44,0xFFFFFFFF,0xFFFFFFFF,&TIMER3->CAP,0x40051000+0x110
PDMA_CH4,PDMACH4SrcDesSel,PDMA_EADC_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_EADC_RX << 0,50 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_EADC_RX,PDMA->DSCT[4].SA,0x40008000+0x44,0xFFFFFFFF,0xFFFFFFFF,&EADC->CURDAT,0x40043000+0x4C
PDMA_CH4,PDMACH4SrcDesSel,PDMA_DAC0_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_DAC0_TX << 0,51 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_DAC0_TX,PDMA->DSCT[4].DA,0x40008000+0x48,0xFFFFFFFF,0xFFFFFFFF,&DAC->DATOUT,0x40047000+0xC
PDMA_CH4,PDMACH4SrcDesSel,PDMA_PSIO_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_PSIO_TX << 0,66 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_PSIO_TX,PDMA->DSCT[4].DA,0x40008000+0x48,0xFFFFFFFF,0xFFFFFFFF,&PSIO->PODAT,0x400C3000+0x18
PDMA_CH4,PDMACH4SrcDesSel,PDMA_PSIO_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_PSIO_RX << 0,67 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_PSIO_RX,PDMA->DSCT[4].SA,0x40008000+0x44,0xFFFFFFFF,0xFFFFFFFF,&PSIO->PIDAT,0x400C3000+0x1C
PDMA_CH4,PDMACH4SrcDesSel,PDMA_USCI2_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_USCI2_TX << 0,68 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_USCI2_TX,PDMA->DSCT[4].DA,0x40008000+0x48,0xFFFFFFFF,0xFFFFFFFF,0x400D2030,0x400D2030
PDMA_CH4,PDMACH4SrcDesSel,PDMA_USCI2_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 0,PDMA_USCI2_RX << 0,69 << 0
PDMA_CH4,PDMACH4SrcDesSel,PDMA_USCI2_RX,PDMA->DSCT[4].SA,0x40008000+0x44,0xFFFFFFFF,0xFFFFFFFF,0x400D2034,0x400D2034
PDMA_CH4,PDMACH4OpMode,PDMA_OP_BASIC,PDMA->DSCT[4].CTL,0x40008000+0x40,PDMA_DSCT_CTL_OPMODE_Msk,3 << 0,PDMA_OP_BASIC,1 << 0
PDMA_CH4,PDMACH4OpMode,PDMA_OP_SCATTER,PDMA->DSCT[4].CTL,0x40008000+0x40,PDMA_DSCT_CTL_OPMODE_Msk,3 << 0,PDMA_OP_SCATTER,2 << 0
PDMA_CH4,PDMACH4Width,PDMA_WIDTH_8,PDMA->DSCT[4].CTL,0x40008000+0x40,PDMA_DSCT_CTL_TXWIDTH_Msk,0x3 << 12,PDMA_WIDTH_8 ,0
PDMA_CH4,PDMACH4Width,PDMA_WIDTH_16,PDMA->DSCT[4].CTL,0x40008000+0x40,PDMA_DSCT_CTL_TXWIDTH_Msk,0x3 << 12,PDMA_WIDTH_16,0x00001000
PDMA_CH4,PDMACH4Width,PDMA_WIDTH_32,PDMA->DSCT[4].CTL,0x40008000+0x40,PDMA_DSCT_CTL_TXWIDTH_Msk,0x3 << 12,PDMA_WIDTH_32,0x00002000
PDMA_CH4,PDMACH4TXCNTInteger,1,PDMA->DSCT[4].CTL,0x40008000+0x40,PDMA_DSCT_CTL_TXCNT_Msk,0xFFFF << 16,0 << 16,0 << 16
PDMA_CH4,PDMACH4TXCNTInteger,65535,PDMA->DSCT[4].CTL,0x40008000+0x40,PDMA_DSCT_CTL_TXCNT_Msk,0xFFFF << 16,65534 << 16,65534 << 16
PDMA_CH4,PDMACH4TXCNTInteger,1,PDMA->DSCT[4].CTL,0x40008000+0x40,PDMA_DSCT_CTL_TXCNT_Msk,0xFFFF << 16,0 << 16,0 << 16
PDMA_CH4,PDMACH4SourceType0,PDMA_SAR_FIX,PDMA->DSCT[4].CTL,0x40008000+0x40,PDMA_DSCT_CTL_SAINC_Msk,0x3 << 8,PDMA_SAR_FIX,0x00000300
PDMA_CH4,PDMACH4SourceType1,PDMA_SAR_INC,PDMA->DSCT[4].CTL,0x40008000+0x40,PDMA_DSCT_CTL_SAINC_Msk,0x3 << 8,PDMA_SAR_INC,0x00000000
PDMA_CH4,PDMACH4SourceType1,PDMA_SAR_FIX,PDMA->DSCT[4].CTL,0x40008000+0x40,PDMA_DSCT_CTL_SAINC_Msk,0x3 << 8,PDMA_SAR_FIX,0x00000300
PDMA_CH4,PDMACH4DestinationType0,PDMA_DAR_FIX,PDMA->DSCT[4].CTL,0x40008000+0x40,PDMA_DSCT_CTL_DAINC_Msk,0x3 << 10,PDMA_DAR_FIX,0x00000C00
PDMA_CH4,PDMACH4DestinationType1,PDMA_DAR_INC,PDMA->DSCT[4].CTL,0x40008000+0x40,PDMA_DSCT_CTL_DAINC_Msk,0x3 << 10,PDMA_DAR_INC,0x00000000
PDMA_CH4,PDMACH4DestinationType1,PDMA_DAR_FIX,PDMA->DSCT[4].CTL,0x40008000+0x40,PDMA_DSCT_CTL_DAINC_Msk,0x3 << 10,PDMA_DAR_FIX,0x00000C00
PDMA_CH4,PDMACH4Mode0,PDMA_REQ_SINGLE,PDMA->DSCT[4].CTL,0x40008000+0x40,PDMA_DSCT_CTL_TXTYPE_Msk,0x1 << 2,PDMA_REQ_SINGLE,0x4
PDMA_CH4,PDMACH4Mode0,PDMA_REQ_BURST,PDMA->DSCT[4].CTL,0x40008000+0x40,PDMA_DSCT_CTL_TXTYPE_Msk,0x1 << 2,PDMA_REQ_BURST,0x0
PDMA_CH4,PDMACH4Mode1,PDMA_REQ_SINGLE,PDMA->DSCT[4].CTL,0x40008000+0x40,PDMA_DSCT_CTL_TXTYPE_Msk,0x1 << 2,PDMA_REQ_SINGLE,0x4
PDMA_CH4,PDMACH4BurstSize,PDMA_BURST_128,PDMA->DSCT[4].CTL,0x40008000+0x40,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_128,0x00000000
PDMA_CH4,PDMACH4BurstSize,PDMA_BURST_64,PDMA->DSCT[4].CTL,0x40008000+0x40,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_64,0x00000010
PDMA_CH4,PDMACH4BurstSize,PDMA_BURST_32,PDMA->DSCT[4].CTL,0x40008000+0x40,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_32,0x00000020
PDMA_CH4,PDMACH4BurstSize,PDMA_BURST_16,PDMA->DSCT[4].CTL,0x40008000+0x40,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_16,0x00000030
PDMA_CH4,PDMACH4BurstSize,PDMA_BURST_8,PDMA->DSCT[4].CTL,0x40008000+0x40,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_8,0x00000040
PDMA_CH4,PDMACH4BurstSize,PDMA_BURST_4,PDMA->DSCT[4].CTL,0x40008000+0x40,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_4,0x00000050
PDMA_CH4,PDMACH4BurstSize,PDMA_BURST_2,PDMA->DSCT[4].CTL,0x40008000+0x40,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_2,0x00000060
PDMA_CH4,PDMACH4BurstSize,PDMA_BURST_1,PDMA->DSCT[4].CTL,0x40008000+0x40,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_1,0x00000070
PDMA_CH4,PDMACH4StrideEn,1,PDMA->DSCT[4].CTL,0x40008000+0x40,PDMA_DSCT_CTL_STRIDE_EN_Msk,0x1 << 15,PDMA_DSCT_CTL_STRIDE_EN_Msk,0x1 << 15
PDMA_CH4,PDMACH4StrideTXCNT,1,PDMA->STRIDE[4].STC,0x40008000+0x520,PDMA_STCR_STC_Msk,0xFFFF,1,1,Min
PDMA_CH4,PDMACH4StrideTXCNT,65535,PDMA->STRIDE[4].STC,0x40008000+0x520,PDMA_STCR_STC_Msk,0xFFFF,65535,65535,Max
PDMA_CH4,PDMACH4StrideTXCNT,1,PDMA->STRIDE[4].STC,0x40008000+0x520,PDMA_STCR_STC_Msk,0xFFFF,1,1,Default
PDMA_CH4,PDMACH4StrideSrcLength,1,PDMA->STRIDE[4].ASOCR,0x40008000+0x524,PDMA_ASOCR_SASOL_Msk,0xFFFF,1,1,Min
PDMA_CH4,PDMACH4StrideSrcLength,65535,PDMA->STRIDE[4].ASOCR,0x40008000+0x524,PDMA_ASOCR_SASOL_Msk,0xFFFF,65535,65535,Max
PDMA_CH4,PDMACH4StrideSrcLength,1,PDMA->STRIDE[4].ASOCR,0x40008000+0x524,PDMA_ASOCR_SASOL_Msk,0xFFFF,1,1,Default
PDMA_CH4,PDMACH4StrideDesLength,1,PDMA->STRIDE[4].ASOCR,0x40008000+0x524,PDMA_ASOCR_DASOL_Msk,0xFFFF << 16,1 << 16,1 << 16,Min
PDMA_CH4,PDMACH4StrideDesLength,65535,PDMA->STRIDE[4].ASOCR,0x40008000+0x524,PDMA_ASOCR_DASOL_Msk,0xFFFF << 16,65535 << 16,65535 << 16,Max
PDMA_CH4,PDMACH4StrideDesLength,1,PDMA->STRIDE[4].ASOCR,0x40008000+0x524,PDMA_ASOCR_DASOL_Msk,0xFFFF << 16,1 << 16,1 << 16,Default
PDMA_CH4,PDMAINTTxDoneCheckbox,1,PDMA->INTEN,0x40008000+0x418,1 << Channel,0x1 << 4,0x1 << Channel,0x1 << 4,PDMA_INT_TRANS_DONE
PDMA_CH4,PDMAINTTBDisableCheckbox,1,PDMA->DSCT[4].CTL,0x40008000+0x40,PDMA_DSCT_CTL_TBINTDIS_Msk,0x1 << 7,PDMA_DSCT_CTL_TBINTDIS_Msk,0x1 << 7,PDMA_INT_TEMPTY
PDMA_CH4,PDMAINTTimeOutCheckbox,1,PDMA->TOUTIEN,0x40008000+0x434,0x1 << Channel,0x1 << 4,0x1 << Channel,0x1 << 4,PDMA_INT_TIMEOUT
PDMA_CH5,PDMACH5SrcDesSel,PDMA_MEM,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_MEM << 8,0 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_UART0_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_UART0_TX << 8,4 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_UART0_TX,PDMA->DSCT[5].DA,0x40008000+0x58,0xFFFFFFFF,0xFFFFFFFF,&UART0->DAT,0x40070000
PDMA_CH5,PDMACH5SrcDesSel,PDMA_UART0_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_UART0_RX << 8,5 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_UART0_RX,PDMA->DSCT[5].SA,0x40008000+0x54,0xFFFFFFFF,0xFFFFFFFF,&UART0->DAT,0x40070000
PDMA_CH5,PDMACH5SrcDesSel,PDMA_UART1_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_UART1_TX << 8,6 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_UART1_TX,PDMA->DSCT[5].DA,0x40008000+0x58,0xFFFFFFFF,0xFFFFFFFF,&UART1->DAT,0x40071000
PDMA_CH5,PDMACH5SrcDesSel,PDMA_UART1_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_UART1_RX << 8,7 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_UART1_RX,PDMA->DSCT[5].SA,0x40008000+0x54,0xFFFFFFFF,0xFFFFFFFF,&UART1->DAT,0x40071000
PDMA_CH5,PDMACH5SrcDesSel,PDMA_UART2_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_UART2_TX << 8,8 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_UART2_TX,PDMA->DSCT[5].DA,0x40008000+0x58,0xFFFFFFFF,0xFFFFFFFF,&UART2->DAT,0x40072000
PDMA_CH5,PDMACH5SrcDesSel,PDMA_UART2_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_UART2_RX << 8,9 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_UART2_RX,PDMA->DSCT[5].SA,0x40008000+0x54,0xFFFFFFFF,0xFFFFFFFF,&UART2->DAT,0x40072000
PDMA_CH5,PDMACH5SrcDesSel,PDMA_USCI0_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_USCI0_TX << 8,16 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_USCI0_TX,PDMA->DSCT[5].DA,0x40008000+0x58,0xFFFFFFFF,0xFFFFFFFF,0x400D0030,0x400D0030
PDMA_CH5,PDMACH5SrcDesSel,PDMA_USCI0_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_USCI0_RX << 8,17 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_USCI0_RX,PDMA->DSCT[5].SA,0x40008000+0x54,0xFFFFFFFF,0xFFFFFFFF,0x400D0034,0x400D0034
PDMA_CH5,PDMACH5SrcDesSel,PDMA_USCI1_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_USCI1_TX << 8,18 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_USCI1_TX,PDMA->DSCT[5].DA,0x40008000+0x58,0xFFFFFFFF,0xFFFFFFFF,0x400D1030,0x400D1030
PDMA_CH5,PDMACH5SrcDesSel,PDMA_USCI1_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_USCI1_RX << 8,19 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_USCI1_RX,PDMA->DSCT[5].SA,0x40008000+0x54,0xFFFFFFFF,0xFFFFFFFF,0x400D1034,0x400D1034
PDMA_CH5,PDMACH5SrcDesSel,PDMA_QSPI0_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_QSPI0_TX << 8,20 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_QSPI0_TX,PDMA->DSCT[5].DA,0x40008000+0x58,0xFFFFFFFF,0xFFFFFFFF,&QSPI0->TX,0x40060000+0x20
PDMA_CH5,PDMACH5SrcDesSel,PDMA_QSPI0_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_QSPI0_RX << 8,21 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_QSPI0_RX,PDMA->DSCT[5].SA,0x40008000+0x54,0xFFFFFFFF,0xFFFFFFFF,&QSPI0->RX,0x40060000+0x30
PDMA_CH5,PDMACH5SrcDesSel,PDMA_SPI0_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_SPI0_TX << 8,22 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_SPI0_TX,PDMA->DSCT[5].DA,0x40008000+0x58,0xFFFFFFFF,0xFFFFFFFF,&SPI0->TX,0x40061000+0x20
PDMA_CH5,PDMACH5SrcDesSel,PDMA_SPI0_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_SPI0_RX << 8,23 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_SPI0_RX,PDMA->DSCT[5].SA,0x40008000+0x54,0xFFFFFFFF,0xFFFFFFFF,&SPI0->RX,0x40061000+0x30
PDMA_CH5,PDMACH5SrcDesSel,PDMA_PWM0_P1_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_PWM0_P1_RX << 8,32 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_PWM0_P1_RX,PDMA->DSCT[5].SA,0x40008000+0x54,0xFFFFFFFF,0xFFFFFFFF,&PWM0->PDMACAP[0],0x40058000+0x240
PDMA_CH5,PDMACH5SrcDesSel,PDMA_PWM0_P2_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_PWM0_P2_RX << 8,33 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_PWM0_P2_RX,PDMA->DSCT[5].SA,0x40008000+0x54,0xFFFFFFFF,0xFFFFFFFF,&PWM0->PDMACAP[1],0x40058000+0x244
PDMA_CH5,PDMACH5SrcDesSel,PDMA_PWM0_P3_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_PWM0_P3_RX << 8,34 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_PWM0_P3_RX,PDMA->DSCT[5].SA,0x40008000+0x54,0xFFFFFFFF,0xFFFFFFFF,&PWM0->PDMACAP[2],0x40058000+0x248
PDMA_CH5,PDMACH5SrcDesSel,PDMA_PWM1_P1_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_PWM1_P1_RX << 8,35 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_PWM1_P1_RX,PDMA->DSCT[5].SA,0x40008000+0x54,0xFFFFFFFF,0xFFFFFFFF,&PWM1->PDMACAP[0],0x40059000+0x240
PDMA_CH5,PDMACH5SrcDesSel,PDMA_PWM1_P2_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_PWM1_P2_RX << 8,36 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_PWM1_P2_RX,PDMA->DSCT[5].SA,0x40008000+0x54,0xFFFFFFFF,0xFFFFFFFF,&PWM1->PDMACAP[1],0x40059000+0x244
PDMA_CH5,PDMACH5SrcDesSel,PDMA_PWM1_P3_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_PWM1_P3_RX << 8,37 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_PWM1_P3_RX,PDMA->DSCT[5].SA,0x40008000+0x54,0xFFFFFFFF,0xFFFFFFFF,&PWM1->PDMACAP[2],0x40059000+0x248
PDMA_CH5,PDMACH5SrcDesSel,PDMA_I2C0_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_I2C0_TX << 8,38 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_I2C0_TX,PDMA->DSCT[5].DA,0x40008000+0x58,0xFFFFFFFF,0xFFFFFFFF,&I2C0->DAT,0x40080000+0x8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_I2C0_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_I2C0_RX << 8,39 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_I2C0_RX,PDMA->DSCT[5].SA,0x40008000+0x54,0xFFFFFFFF,0xFFFFFFFF,&I2C0->DAT,0x40080000+0x8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_I2C1_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_I2C1_TX << 8,40 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_I2C1_TX,PDMA->DSCT[5].DA,0x40008000+0x58,0xFFFFFFFF,0xFFFFFFFF,&I2C1->DAT,0x40081000+0x8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_I2C1_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_I2C1_RX << 8,41 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_I2C1_RX,PDMA->DSCT[5].SA,0x40008000+0x54,0xFFFFFFFF,0xFFFFFFFF,&I2C1->DAT,0x40081000+0x8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_TMR0,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_TMR0 << 8,46 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_TMR0,PDMA->DSCT[5].SA,0x40008000+0x54,0xFFFFFFFF,0xFFFFFFFF,&TIMER0->CAP,0x40050000+0x10
PDMA_CH5,PDMACH5SrcDesSel,PDMA_TMR1,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_TMR1 << 8,47 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_TMR1,PDMA->DSCT[5].SA,0x40008000+0x54,0xFFFFFFFF,0xFFFFFFFF,&TIMER1->CAP,0x40050000+0x110
PDMA_CH5,PDMACH5SrcDesSel,PDMA_TMR2,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_TMR2 << 8,48 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_TMR2,PDMA->DSCT[5].SA,0x40008000+0x54,0xFFFFFFFF,0xFFFFFFFF,&TIMER2->CAP,0x40051000+0x10
PDMA_CH5,PDMACH5SrcDesSel,PDMA_TMR3,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_TMR3 << 8,49 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_TMR3,PDMA->DSCT[5].SA,0x40008000+0x54,0xFFFFFFFF,0xFFFFFFFF,&TIMER3->CAP,0x40051000+0x110
PDMA_CH5,PDMACH5SrcDesSel,PDMA_EADC_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_EADC_RX << 8,50 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_EADC_RX,PDMA->DSCT[5].SA,0x40008000+0x54,0xFFFFFFFF,0xFFFFFFFF,&EADC->CURDAT,0x40043000+0x4C
PDMA_CH5,PDMACH5SrcDesSel,PDMA_DAC0_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_DAC0_TX << 8,51 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_DAC0_TX,PDMA->DSCT[5].DA,0x40008000+0x58,0xFFFFFFFF,0xFFFFFFFF,&DAC->DATOUT,0x40047000+0xC
PDMA_CH5,PDMACH5SrcDesSel,PDMA_PSIO_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_PSIO_TX << 8,66 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_PSIO_TX,PDMA->DSCT[5].DA,0x40008000+0x58,0xFFFFFFFF,0xFFFFFFFF,&PSIO->PODAT,0x400C3000+0x18
PDMA_CH5,PDMACH5SrcDesSel,PDMA_PSIO_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_PSIO_RX << 8,67 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_PSIO_RX,PDMA->DSCT[5].SA,0x40008000+0x54,0xFFFFFFFF,0xFFFFFFFF,&PSIO->PIDAT,0x400C3000+0x1C
PDMA_CH5,PDMACH5SrcDesSel,PDMA_USCI2_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_USCI2_TX << 8,68 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_USCI2_TX,PDMA->DSCT[5].DA,0x40008000+0x58,0xFFFFFFFF,0xFFFFFFFF,0x400D2030,0x400D2030
PDMA_CH5,PDMACH5SrcDesSel,PDMA_USCI2_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 8,PDMA_USCI2_RX << 8,69 << 8
PDMA_CH5,PDMACH5SrcDesSel,PDMA_USCI2_RX,PDMA->DSCT[5].SA,0x40008000+0x54,0xFFFFFFFF,0xFFFFFFFF,0x400D2034,0x400D2034
PDMA_CH5,PDMACH5OpMode,PDMA_OP_BASIC,PDMA->DSCT[5].CTL,0x40008000+0x50,PDMA_DSCT_CTL_OPMODE_Msk,3 << 0,PDMA_OP_BASIC,1 << 0
PDMA_CH5,PDMACH5OpMode,PDMA_OP_SCATTER,PDMA->DSCT[5].CTL,0x40008000+0x50,PDMA_DSCT_CTL_OPMODE_Msk,3 << 0,PDMA_OP_SCATTER,2 << 0
PDMA_CH5,PDMACH5Width,PDMA_WIDTH_8,PDMA->DSCT[5].CTL,0x40008000+0x50,PDMA_DSCT_CTL_TXWIDTH_Msk,0x3 << 12,PDMA_WIDTH_8 ,0
PDMA_CH5,PDMACH5Width,PDMA_WIDTH_16,PDMA->DSCT[5].CTL,0x40008000+0x50,PDMA_DSCT_CTL_TXWIDTH_Msk,0x3 << 12,PDMA_WIDTH_16,0x00001000
PDMA_CH5,PDMACH5Width,PDMA_WIDTH_32,PDMA->DSCT[5].CTL,0x40008000+0x50,PDMA_DSCT_CTL_TXWIDTH_Msk,0x3 << 12,PDMA_WIDTH_32,0x00002000
PDMA_CH5,PDMACH5TXCNTInteger,1,PDMA->DSCT[5].CTL,0x40008000+0x50,PDMA_DSCT_CTL_TXCNT_Msk,0xFFFF << 16,0 << 16,0 << 16
PDMA_CH5,PDMACH5TXCNTInteger,65535,PDMA->DSCT[5].CTL,0x40008000+0x50,PDMA_DSCT_CTL_TXCNT_Msk,0xFFFF << 16,65534 << 16,65534 << 16
PDMA_CH5,PDMACH5TXCNTInteger,1,PDMA->DSCT[5].CTL,0x40008000+0x50,PDMA_DSCT_CTL_TXCNT_Msk,0xFFFF << 16,0 << 16,0 << 16
PDMA_CH5,PDMACH5SourceType0,PDMA_SAR_FIX,PDMA->DSCT[5].CTL,0x40008000+0x50,PDMA_DSCT_CTL_SAINC_Msk,0x3 << 8,PDMA_SAR_FIX,0x00000300
PDMA_CH5,PDMACH5SourceType1,PDMA_SAR_INC,PDMA->DSCT[5].CTL,0x40008000+0x50,PDMA_DSCT_CTL_SAINC_Msk,0x3 << 8,PDMA_SAR_INC,0x00000000
PDMA_CH5,PDMACH5SourceType1,PDMA_SAR_FIX,PDMA->DSCT[5].CTL,0x40008000+0x50,PDMA_DSCT_CTL_SAINC_Msk,0x3 << 8,PDMA_SAR_FIX,0x00000300
PDMA_CH5,PDMACH5DestinationType0,PDMA_DAR_FIX,PDMA->DSCT[5].CTL,0x40008000+0x50,PDMA_DSCT_CTL_DAINC_Msk,0x3 << 10,PDMA_DAR_FIX,0x00000C00
PDMA_CH5,PDMACH5DestinationType1,PDMA_DAR_INC,PDMA->DSCT[5].CTL,0x40008000+0x50,PDMA_DSCT_CTL_DAINC_Msk,0x3 << 10,PDMA_DAR_INC,0x00000000
PDMA_CH5,PDMACH5DestinationType1,PDMA_DAR_FIX,PDMA->DSCT[5].CTL,0x40008000+0x50,PDMA_DSCT_CTL_DAINC_Msk,0x3 << 10,PDMA_DAR_FIX,0x00000C00
PDMA_CH5,PDMACH5Mode0,PDMA_REQ_SINGLE,PDMA->DSCT[5].CTL,0x40008000+0x50,PDMA_DSCT_CTL_TXTYPE_Msk,0x1 << 2,PDMA_REQ_SINGLE,0x4
PDMA_CH5,PDMACH5Mode0,PDMA_REQ_BURST,PDMA->DSCT[5].CTL,0x40008000+0x50,PDMA_DSCT_CTL_TXTYPE_Msk,0x1 << 2,PDMA_REQ_BURST,0x0
PDMA_CH5,PDMACH5Mode1,PDMA_REQ_SINGLE,PDMA->DSCT[5].CTL,0x40008000+0x50,PDMA_DSCT_CTL_TXTYPE_Msk,0x1 << 2,PDMA_REQ_SINGLE,0x4
PDMA_CH5,PDMACH5BurstSize,PDMA_BURST_128,PDMA->DSCT[5].CTL,0x40008000+0x50,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_128,0x00000000
PDMA_CH5,PDMACH5BurstSize,PDMA_BURST_64,PDMA->DSCT[5].CTL,0x40008000+0x50,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_64,0x00000010
PDMA_CH5,PDMACH5BurstSize,PDMA_BURST_32,PDMA->DSCT[5].CTL,0x40008000+0x50,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_32,0x00000020
PDMA_CH5,PDMACH5BurstSize,PDMA_BURST_16,PDMA->DSCT[5].CTL,0x40008000+0x50,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_16,0x00000030
PDMA_CH5,PDMACH5BurstSize,PDMA_BURST_8,PDMA->DSCT[5].CTL,0x40008000+0x50,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_8,0x00000040
PDMA_CH5,PDMACH5BurstSize,PDMA_BURST_4,PDMA->DSCT[5].CTL,0x40008000+0x50,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_4,0x00000050
PDMA_CH5,PDMACH5BurstSize,PDMA_BURST_2,PDMA->DSCT[5].CTL,0x40008000+0x50,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_2,0x00000060
PDMA_CH5,PDMACH5BurstSize,PDMA_BURST_1,PDMA->DSCT[5].CTL,0x40008000+0x50,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_1,0x00000070
PDMA_CH5,PDMACH5StrideEn,1,PDMA->DSCT[5].CTL,0x40008000+0x50,PDMA_DSCT_CTL_STRIDE_EN_Msk,0x1 << 15,PDMA_DSCT_CTL_STRIDE_EN_Msk,0x1 << 15
PDMA_CH5,PDMACH5StrideTXCNT,1,PDMA->STRIDE[5].STC,0x40008000+0x528,PDMA_STCR_STC_Msk,0xFFFF,1,1,Min
PDMA_CH5,PDMACH5StrideTXCNT,65535,PDMA->STRIDE[5].STC,0x40008000+0x528,PDMA_STCR_STC_Msk,0xFFFF,65535,65535,Max
PDMA_CH5,PDMACH5StrideTXCNT,1,PDMA->STRIDE[5].STC,0x40008000+0x528,PDMA_STCR_STC_Msk,0xFFFF,1,1,Default
PDMA_CH5,PDMACH5StrideSrcLength,1,PDMA->STRIDE[5].ASOCR,0x40008000+0x52C,PDMA_ASOCR_SASOL_Msk,0xFFFF,1,1,Min
PDMA_CH5,PDMACH5StrideSrcLength,65535,PDMA->STRIDE[5].ASOCR,0x40008000+0x52C,PDMA_ASOCR_SASOL_Msk,0xFFFF,65535,65535,Max
PDMA_CH5,PDMACH5StrideSrcLength,1,PDMA->STRIDE[5].ASOCR,0x40008000+0x52C,PDMA_ASOCR_SASOL_Msk,0xFFFF,1,1,Default
PDMA_CH5,PDMACH5StrideDesLength,1,PDMA->STRIDE[5].ASOCR,0x40008000+0x52C,PDMA_ASOCR_DASOL_Msk,0xFFFF << 16,1 << 16,1 << 16,Min
PDMA_CH5,PDMACH5StrideDesLength,65535,PDMA->STRIDE[5].ASOCR,0x40008000+0x52C,PDMA_ASOCR_DASOL_Msk,0xFFFF << 16,65535 << 16,65535 << 16,Max
PDMA_CH5,PDMACH5StrideDesLength,1,PDMA->STRIDE[5].ASOCR,0x40008000+0x52C,PDMA_ASOCR_DASOL_Msk,0xFFFF << 16,1 << 16,1 << 16,Default
PDMA_CH5,PDMAINTTxDoneCheckbox,1,PDMA->INTEN,0x40008000+0x418,1 << Channel,0x1 << 5,0x1 << Channel,0x1 << 5,PDMA_INT_TRANS_DONE
PDMA_CH5,PDMAINTTBDisableCheckbox,1,PDMA->DSCT[5].CTL,0x40008000+0x50,PDMA_DSCT_CTL_TBINTDIS_Msk,0x1 << 7,PDMA_DSCT_CTL_TBINTDIS_Msk,0x1 << 7,PDMA_INT_TEMPTY
PDMA_CH5,PDMAINTTimeOutCheckbox,1,PDMA->TOUTIEN,0x40008000+0x434,0x1 << Channel,0x1 << 5,0x1 << Channel,0x1 << 5,PDMA_INT_TIMEOUT
PDMA_CH6,PDMACH6SrcDesSel,PDMA_MEM,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_MEM << 16,0 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_UART0_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_UART0_TX << 16,4 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_UART0_TX,PDMA->DSCT[6].DA,0x40008000+0x68,0xFFFFFFFF,0xFFFFFFFF,&UART0->DAT,0x40070000
PDMA_CH6,PDMACH6SrcDesSel,PDMA_UART0_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_UART0_RX << 16,5 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_UART0_RX,PDMA->DSCT[6].SA,0x40008000+0x64,0xFFFFFFFF,0xFFFFFFFF,&UART0->DAT,0x40070000
PDMA_CH6,PDMACH6SrcDesSel,PDMA_UART1_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_UART1_TX << 16,6 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_UART1_TX,PDMA->DSCT[6].DA,0x40008000+0x68,0xFFFFFFFF,0xFFFFFFFF,&UART1->DAT,0x40071000
PDMA_CH6,PDMACH6SrcDesSel,PDMA_UART1_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_UART1_RX << 16,7 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_UART1_RX,PDMA->DSCT[6].SA,0x40008000+0x64,0xFFFFFFFF,0xFFFFFFFF,&UART1->DAT,0x40071000
PDMA_CH6,PDMACH6SrcDesSel,PDMA_UART2_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_UART2_TX << 16,8 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_UART2_TX,PDMA->DSCT[6].DA,0x40008000+0x68,0xFFFFFFFF,0xFFFFFFFF,&UART2->DAT,0x40072000
PDMA_CH6,PDMACH6SrcDesSel,PDMA_UART2_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_UART2_RX << 16,9 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_UART2_RX,PDMA->DSCT[6].SA,0x40008000+0x64,0xFFFFFFFF,0xFFFFFFFF,&UART2->DAT,0x40072000
PDMA_CH6,PDMACH6SrcDesSel,PDMA_USCI0_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_USCI0_TX << 16,16 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_USCI0_TX,PDMA->DSCT[6].DA,0x40008000+0x68,0xFFFFFFFF,0xFFFFFFFF,0x400D0030,0x400D0030
PDMA_CH6,PDMACH6SrcDesSel,PDMA_USCI0_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_USCI0_RX << 16,17 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_USCI0_RX,PDMA->DSCT[6].SA,0x40008000+0x64,0xFFFFFFFF,0xFFFFFFFF,0x400D0034,0x400D0034
PDMA_CH6,PDMACH6SrcDesSel,PDMA_USCI1_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_USCI1_TX << 16,18 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_USCI1_TX,PDMA->DSCT[6].DA,0x40008000+0x68,0xFFFFFFFF,0xFFFFFFFF,0x400D1030,0x400D1030
PDMA_CH6,PDMACH6SrcDesSel,PDMA_USCI1_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_USCI1_RX << 16,19 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_USCI1_RX,PDMA->DSCT[6].SA,0x40008000+0x64,0xFFFFFFFF,0xFFFFFFFF,0x400D1034,0x400D1034
PDMA_CH6,PDMACH6SrcDesSel,PDMA_QSPI0_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_QSPI0_TX << 16,20 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_QSPI0_TX,PDMA->DSCT[6].DA,0x40008000+0x68,0xFFFFFFFF,0xFFFFFFFF,&QSPI0->TX,0x40060000+0x20
PDMA_CH6,PDMACH6SrcDesSel,PDMA_QSPI0_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_QSPI0_RX << 16,21 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_QSPI0_RX,PDMA->DSCT[6].SA,0x40008000+0x64,0xFFFFFFFF,0xFFFFFFFF,&QSPI0->RX,0x40060000+0x30
PDMA_CH6,PDMACH6SrcDesSel,PDMA_SPI0_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_SPI0_TX << 16,22 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_SPI0_TX,PDMA->DSCT[6].DA,0x40008000+0x68,0xFFFFFFFF,0xFFFFFFFF,&SPI0->TX,0x40061000+0x20
PDMA_CH6,PDMACH6SrcDesSel,PDMA_SPI0_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_SPI0_RX << 16,23 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_SPI0_RX,PDMA->DSCT[6].SA,0x40008000+0x64,0xFFFFFFFF,0xFFFFFFFF,&SPI0->RX,0x40061000+0x30
PDMA_CH6,PDMACH6SrcDesSel,PDMA_PWM0_P1_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_PWM0_P1_RX << 16,32 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_PWM0_P1_RX,PDMA->DSCT[6].SA,0x40008000+0x64,0xFFFFFFFF,0xFFFFFFFF,&PWM0->PDMACAP[0],0x40058000+0x240
PDMA_CH6,PDMACH6SrcDesSel,PDMA_PWM0_P2_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_PWM0_P2_RX << 16,33 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_PWM0_P2_RX,PDMA->DSCT[6].SA,0x40008000+0x64,0xFFFFFFFF,0xFFFFFFFF,&PWM0->PDMACAP[1],0x40058000+0x244
PDMA_CH6,PDMACH6SrcDesSel,PDMA_PWM0_P3_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_PWM0_P3_RX << 16,34 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_PWM0_P3_RX,PDMA->DSCT[6].SA,0x40008000+0x64,0xFFFFFFFF,0xFFFFFFFF,&PWM0->PDMACAP[2],0x40058000+0x248
PDMA_CH6,PDMACH6SrcDesSel,PDMA_PWM1_P1_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_PWM1_P1_RX << 16,35 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_PWM1_P1_RX,PDMA->DSCT[6].SA,0x40008000+0x64,0xFFFFFFFF,0xFFFFFFFF,&PWM1->PDMACAP[0],0x40059000+0x240
PDMA_CH6,PDMACH6SrcDesSel,PDMA_PWM1_P2_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_PWM1_P2_RX << 16,36 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_PWM1_P2_RX,PDMA->DSCT[6].SA,0x40008000+0x64,0xFFFFFFFF,0xFFFFFFFF,&PWM1->PDMACAP[1],0x40059000+0x244
PDMA_CH6,PDMACH6SrcDesSel,PDMA_PWM1_P3_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_PWM1_P3_RX << 16,37 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_PWM1_P3_RX,PDMA->DSCT[6].SA,0x40008000+0x64,0xFFFFFFFF,0xFFFFFFFF,&PWM1->PDMACAP[2],0x40059000+0x248
PDMA_CH6,PDMACH6SrcDesSel,PDMA_I2C0_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_I2C0_TX << 16,38 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_I2C0_TX,PDMA->DSCT[6].DA,0x40008000+0x68,0xFFFFFFFF,0xFFFFFFFF,&I2C0->DAT,0x40080000+0x8
PDMA_CH6,PDMACH6SrcDesSel,PDMA_I2C0_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_I2C0_RX << 16,39 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_I2C0_RX,PDMA->DSCT[6].SA,0x40008000+0x64,0xFFFFFFFF,0xFFFFFFFF,&I2C0->DAT,0x40080000+0x8
PDMA_CH6,PDMACH6SrcDesSel,PDMA_I2C1_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_I2C1_TX << 16,40 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_I2C1_TX,PDMA->DSCT[6].DA,0x40008000+0x68,0xFFFFFFFF,0xFFFFFFFF,&I2C1->DAT,0x40081000+0x8
PDMA_CH6,PDMACH6SrcDesSel,PDMA_I2C1_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_I2C1_RX << 16,41 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_I2C1_RX,PDMA->DSCT[6].SA,0x40008000+0x64,0xFFFFFFFF,0xFFFFFFFF,&I2C1->DAT,0x40081000+0x8
PDMA_CH6,PDMACH6SrcDesSel,PDMA_TMR0,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_TMR0 << 16,46 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_TMR0,PDMA->DSCT[6].SA,0x40008000+0x64,0xFFFFFFFF,0xFFFFFFFF,&TIMER0->CAP,0x40050000+0x10
PDMA_CH6,PDMACH6SrcDesSel,PDMA_TMR1,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_TMR1 << 16,47 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_TMR1,PDMA->DSCT[6].SA,0x40008000+0x64,0xFFFFFFFF,0xFFFFFFFF,&TIMER1->CAP,0x40050000+0x110
PDMA_CH6,PDMACH6SrcDesSel,PDMA_TMR2,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_TMR2 << 16,48 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_TMR2,PDMA->DSCT[6].SA,0x40008000+0x64,0xFFFFFFFF,0xFFFFFFFF,&TIMER2->CAP,0x40051000+0x10
PDMA_CH6,PDMACH6SrcDesSel,PDMA_TMR3,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_TMR3 << 16,49 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_TMR3,PDMA->DSCT[6].SA,0x40008000+0x64,0xFFFFFFFF,0xFFFFFFFF,&TIMER3->CAP,0x40051000+0x110
PDMA_CH6,PDMACH6SrcDesSel,PDMA_EADC_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_EADC_RX << 16,50 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_EADC_RX,PDMA->DSCT[6].SA,0x40008000+0x64,0xFFFFFFFF,0xFFFFFFFF,&EADC->CURDAT,0x40043000+0x4C
PDMA_CH6,PDMACH6SrcDesSel,PDMA_DAC0_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_DAC0_TX << 16,51 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_DAC0_TX,PDMA->DSCT[6].DA,0x40008000+0x68,0xFFFFFFFF,0xFFFFFFFF,&DAC->DATOUT,0x40047000+0xC
PDMA_CH6,PDMACH6SrcDesSel,PDMA_PSIO_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_PSIO_TX << 16,66 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_PSIO_TX,PDMA->DSCT[6].DA,0x40008000+0x68,0xFFFFFFFF,0xFFFFFFFF,&PSIO->PODAT,0x400C3000+0x18
PDMA_CH6,PDMACH6SrcDesSel,PDMA_PSIO_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_PSIO_RX << 16,67 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_PSIO_RX,PDMA->DSCT[6].SA,0x40008000+0x64,0xFFFFFFFF,0xFFFFFFFF,&PSIO->PIDAT,0x400C3000+0x1C
PDMA_CH6,PDMACH6SrcDesSel,PDMA_USCI2_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_USCI2_TX << 16,68 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_USCI2_TX,PDMA->DSCT[6].DA,0x40008000+0x68,0xFFFFFFFF,0xFFFFFFFF,0x400D2030,0x400D2030
PDMA_CH6,PDMACH6SrcDesSel,PDMA_USCI2_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 16,PDMA_USCI2_RX << 16,69 << 16
PDMA_CH6,PDMACH6SrcDesSel,PDMA_USCI2_RX,PDMA->DSCT[6].SA,0x40008000+0x64,0xFFFFFFFF,0xFFFFFFFF,0x400D2034,0x400D2034
PDMA_CH6,PDMACH6OpMode,PDMA_OP_BASIC,PDMA->DSCT[6].CTL,0x40008000+0x60,PDMA_DSCT_CTL_OPMODE_Msk,3 << 0,PDMA_OP_BASIC,1 << 0
PDMA_CH6,PDMACH6OpMode,PDMA_OP_SCATTER,PDMA->DSCT[6].CTL,0x40008000+0x60,PDMA_DSCT_CTL_OPMODE_Msk,3 << 0,PDMA_OP_SCATTER,2 << 0
PDMA_CH6,PDMACH6Width,PDMA_WIDTH_8,PDMA->DSCT[6].CTL,0x40008000+0x60,PDMA_DSCT_CTL_TXWIDTH_Msk,0x3 << 12,PDMA_WIDTH_8 ,0
PDMA_CH6,PDMACH6Width,PDMA_WIDTH_16,PDMA->DSCT[6].CTL,0x40008000+0x60,PDMA_DSCT_CTL_TXWIDTH_Msk,0x3 << 12,PDMA_WIDTH_16,0x00001000
PDMA_CH6,PDMACH6Width,PDMA_WIDTH_32,PDMA->DSCT[6].CTL,0x40008000+0x60,PDMA_DSCT_CTL_TXWIDTH_Msk,0x3 << 12,PDMA_WIDTH_32,0x00002000
PDMA_CH6,PDMACH6TXCNTInteger,1,PDMA->DSCT[6].CTL,0x40008000+0x60,PDMA_DSCT_CTL_TXCNT_Msk,0xFFFF << 16,0 << 16,0 << 16
PDMA_CH6,PDMACH6TXCNTInteger,65535,PDMA->DSCT[6].CTL,0x40008000+0x60,PDMA_DSCT_CTL_TXCNT_Msk,0xFFFF << 16,65534 << 16,65534 << 16
PDMA_CH6,PDMACH6TXCNTInteger,1,PDMA->DSCT[6].CTL,0x40008000+0x60,PDMA_DSCT_CTL_TXCNT_Msk,0xFFFF << 16,0 << 16,0 << 16
PDMA_CH6,PDMACH6SourceType0,PDMA_SAR_FIX,PDMA->DSCT[6].CTL,0x40008000+0x60,PDMA_DSCT_CTL_SAINC_Msk,0x3 << 8,PDMA_SAR_FIX,0x00000300
PDMA_CH6,PDMACH6SourceType1,PDMA_SAR_INC,PDMA->DSCT[6].CTL,0x40008000+0x60,PDMA_DSCT_CTL_SAINC_Msk,0x3 << 8,PDMA_SAR_INC,0x00000000
PDMA_CH6,PDMACH6SourceType1,PDMA_SAR_FIX,PDMA->DSCT[6].CTL,0x40008000+0x60,PDMA_DSCT_CTL_SAINC_Msk,0x3 << 8,PDMA_SAR_FIX,0x00000300
PDMA_CH6,PDMACH6DestinationType0,PDMA_DAR_FIX,PDMA->DSCT[6].CTL,0x40008000+0x60,PDMA_DSCT_CTL_DAINC_Msk,0x3 << 10,PDMA_DAR_FIX,0x00000C00
PDMA_CH6,PDMACH6DestinationType1,PDMA_DAR_INC,PDMA->DSCT[6].CTL,0x40008000+0x60,PDMA_DSCT_CTL_DAINC_Msk,0x3 << 10,PDMA_DAR_INC,0x00000000
PDMA_CH6,PDMACH6DestinationType1,PDMA_DAR_FIX,PDMA->DSCT[6].CTL,0x40008000+0x60,PDMA_DSCT_CTL_DAINC_Msk,0x3 << 10,PDMA_DAR_FIX,0x00000C00
PDMA_CH6,PDMACH6Mode0,PDMA_REQ_SINGLE,PDMA->DSCT[6].CTL,0x40008000+0x60,PDMA_DSCT_CTL_TXTYPE_Msk,0x1 << 2,PDMA_REQ_SINGLE,0x4
PDMA_CH6,PDMACH6Mode0,PDMA_REQ_BURST,PDMA->DSCT[6].CTL,0x40008000+0x60,PDMA_DSCT_CTL_TXTYPE_Msk,0x1 << 2,PDMA_REQ_BURST,0x0
PDMA_CH6,PDMACH6Mode1,PDMA_REQ_SINGLE,PDMA->DSCT[6].CTL,0x40008000+0x60,PDMA_DSCT_CTL_TXTYPE_Msk,0x1 << 2,PDMA_REQ_SINGLE,0x4
PDMA_CH6,PDMACH6BurstSize,PDMA_BURST_128,PDMA->DSCT[6].CTL,0x40008000+0x60,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_128,0x00000000
PDMA_CH6,PDMACH6BurstSize,PDMA_BURST_64,PDMA->DSCT[6].CTL,0x40008000+0x60,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_64,0x00000010
PDMA_CH6,PDMACH6BurstSize,PDMA_BURST_32,PDMA->DSCT[6].CTL,0x40008000+0x60,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_32,0x00000020
PDMA_CH6,PDMACH6BurstSize,PDMA_BURST_16,PDMA->DSCT[6].CTL,0x40008000+0x60,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_16,0x00000030
PDMA_CH6,PDMACH6BurstSize,PDMA_BURST_8,PDMA->DSCT[6].CTL,0x40008000+0x60,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_8,0x00000040
PDMA_CH6,PDMACH6BurstSize,PDMA_BURST_4,PDMA->DSCT[6].CTL,0x40008000+0x60,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_4,0x00000050
PDMA_CH6,PDMACH6BurstSize,PDMA_BURST_2,PDMA->DSCT[6].CTL,0x40008000+0x60,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_2,0x00000060
PDMA_CH6,PDMACH6BurstSize,PDMA_BURST_1,PDMA->DSCT[6].CTL,0x40008000+0x60,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_1,0x00000070
PDMA_CH6,PDMACH6StrideEn,1,PDMA->DSCT[6].CTL,0x40008000+0x60,PDMA_DSCT_CTL_STRIDE_EN_Msk,0x1 << 15,PDMA_DSCT_CTL_STRIDE_EN_Msk,0x1 << 15
PDMA_CH6,PDMAINTTxDoneCheckbox,1,PDMA->INTEN,0x40008000+0x418,1 << Channel,0x1 << 6,0x1 << Channel,0x1 << 6,PDMA_INT_TRANS_DONE
PDMA_CH6,PDMAINTTBDisableCheckbox,1,PDMA->DSCT[6].CTL,0x40008000+0x60,PDMA_DSCT_CTL_TBINTDIS_Msk,0x1 << 7,PDMA_DSCT_CTL_TBINTDIS_Msk,0x1 << 7,PDMA_INT_TEMPTY
PDMA_CH6,PDMAINTTimeOutCheckbox,1,PDMA->TOUTIEN,0x40008000+0x434,0x1 << Channel,0x1 << 6,0x1 << Channel,0x1 << 6,PDMA_INT_TIMEOUT
PDMA_CH7,PDMACH7SrcDesSel,PDMA_MEM,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_MEM << 24,0 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_UART0_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_UART0_TX << 24,4 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_UART0_TX,PDMA->DSCT[7].DA,0x40008000+0x78,0xFFFFFFFF,0xFFFFFFFF,&UART0->DAT,0x40070000
PDMA_CH7,PDMACH7SrcDesSel,PDMA_UART0_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_UART0_RX << 24,5 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_UART0_RX,PDMA->DSCT[7].SA,0x40008000+0x74,0xFFFFFFFF,0xFFFFFFFF,&UART0->DAT,0x40070000
PDMA_CH7,PDMACH7SrcDesSel,PDMA_UART1_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_UART1_TX << 24,6 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_UART1_TX,PDMA->DSCT[7].DA,0x40008000+0x78,0xFFFFFFFF,0xFFFFFFFF,&UART1->DAT,0x40071000
PDMA_CH7,PDMACH7SrcDesSel,PDMA_UART1_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_UART1_RX << 24,7 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_UART1_RX,PDMA->DSCT[7].SA,0x40008000+0x74,0xFFFFFFFF,0xFFFFFFFF,&UART1->DAT,0x40071000
PDMA_CH7,PDMACH7SrcDesSel,PDMA_UART2_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_UART2_TX << 24,8 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_UART2_TX,PDMA->DSCT[7].DA,0x40008000+0x78,0xFFFFFFFF,0xFFFFFFFF,&UART2->DAT,0x40072000
PDMA_CH7,PDMACH7SrcDesSel,PDMA_UART2_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_UART2_RX << 24,9 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_UART2_RX,PDMA->DSCT[7].SA,0x40008000+0x74,0xFFFFFFFF,0xFFFFFFFF,&UART2->DAT,0x40072000
PDMA_CH7,PDMACH7SrcDesSel,PDMA_USCI0_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_USCI0_TX << 24,16 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_USCI0_TX,PDMA->DSCT[7].DA,0x40008000+0x78,0xFFFFFFFF,0xFFFFFFFF,0x400D0030,0x400D0030
PDMA_CH7,PDMACH7SrcDesSel,PDMA_USCI0_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_USCI0_RX << 24,17 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_USCI0_RX,PDMA->DSCT[7].SA,0x40008000+0x74,0xFFFFFFFF,0xFFFFFFFF,0x400D0034,0x400D0034
PDMA_CH7,PDMACH7SrcDesSel,PDMA_USCI1_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_USCI1_TX << 24,18 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_USCI1_TX,PDMA->DSCT[7].DA,0x40008000+0x78,0xFFFFFFFF,0xFFFFFFFF,0x400D1030,0x400D1030
PDMA_CH7,PDMACH7SrcDesSel,PDMA_USCI1_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_USCI1_RX << 24,19 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_USCI1_RX,PDMA->DSCT[7].SA,0x40008000+0x74,0xFFFFFFFF,0xFFFFFFFF,0x400D1034,0x400D1034
PDMA_CH7,PDMACH7SrcDesSel,PDMA_QSPI0_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_QSPI0_TX << 24,20 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_QSPI0_TX,PDMA->DSCT[7].DA,0x40008000+0x78,0xFFFFFFFF,0xFFFFFFFF,&QSPI0->TX,0x40060000+0x20
PDMA_CH7,PDMACH7SrcDesSel,PDMA_QSPI0_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_QSPI0_RX << 24,21 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_QSPI0_RX,PDMA->DSCT[7].SA,0x40008000+0x74,0xFFFFFFFF,0xFFFFFFFF,&QSPI0->RX,0x40060000+0x30
PDMA_CH7,PDMACH7SrcDesSel,PDMA_SPI0_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_SPI0_TX << 24,22 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_SPI0_TX,PDMA->DSCT[7].DA,0x40008000+0x78,0xFFFFFFFF,0xFFFFFFFF,&SPI0->TX,0x40061000+0x20
PDMA_CH7,PDMACH7SrcDesSel,PDMA_SPI0_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_SPI0_RX << 24,23 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_SPI0_RX,PDMA->DSCT[7].SA,0x40008000+0x74,0xFFFFFFFF,0xFFFFFFFF,&SPI0->RX,0x40061000+0x30
PDMA_CH7,PDMACH7SrcDesSel,PDMA_PWM0_P1_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_PWM0_P1_RX << 24,32 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_PWM0_P1_RX,PDMA->DSCT[7].SA,0x40008000+0x74,0xFFFFFFFF,0xFFFFFFFF,&PWM0->PDMACAP[0],0x40058000+0x240
PDMA_CH7,PDMACH7SrcDesSel,PDMA_PWM0_P2_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_PWM0_P2_RX << 24,33 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_PWM0_P2_RX,PDMA->DSCT[7].SA,0x40008000+0x74,0xFFFFFFFF,0xFFFFFFFF,&PWM0->PDMACAP[1],0x40058000+0x244
PDMA_CH7,PDMACH7SrcDesSel,PDMA_PWM0_P3_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_PWM0_P3_RX << 24,34 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_PWM0_P3_RX,PDMA->DSCT[7].SA,0x40008000+0x74,0xFFFFFFFF,0xFFFFFFFF,&PWM0->PDMACAP[2],0x40058000+0x248
PDMA_CH7,PDMACH7SrcDesSel,PDMA_PWM1_P1_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_PWM1_P1_RX << 24,35 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_PWM1_P1_RX,PDMA->DSCT[7].SA,0x40008000+0x74,0xFFFFFFFF,0xFFFFFFFF,&PWM1->PDMACAP[0],0x40059000+0x240
PDMA_CH7,PDMACH7SrcDesSel,PDMA_PWM1_P2_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_PWM1_P2_RX << 24,36 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_PWM1_P2_RX,PDMA->DSCT[7].SA,0x40008000+0x74,0xFFFFFFFF,0xFFFFFFFF,&PWM1->PDMACAP[1],0x40059000+0x244
PDMA_CH7,PDMACH7SrcDesSel,PDMA_PWM1_P3_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_PWM1_P3_RX << 24,37 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_PWM1_P3_RX,PDMA->DSCT[7].SA,0x40008000+0x74,0xFFFFFFFF,0xFFFFFFFF,&PWM1->PDMACAP[2],0x40059000+0x248
PDMA_CH7,PDMACH7SrcDesSel,PDMA_I2C0_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_I2C0_TX << 24,38 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_I2C0_TX,PDMA->DSCT[7].DA,0x40008000+0x78,0xFFFFFFFF,0xFFFFFFFF,&I2C0->DAT,0x40080000+0x8
PDMA_CH7,PDMACH7SrcDesSel,PDMA_I2C0_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_I2C0_RX << 24,39 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_I2C0_RX,PDMA->DSCT[7].SA,0x40008000+0x74,0xFFFFFFFF,0xFFFFFFFF,&I2C0->DAT,0x40080000+0x8
PDMA_CH7,PDMACH7SrcDesSel,PDMA_I2C1_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_I2C1_TX << 24,40 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_I2C1_TX,PDMA->DSCT[7].DA,0x40008000+0x78,0xFFFFFFFF,0xFFFFFFFF,&I2C1->DAT,0x40081000+0x8
PDMA_CH7,PDMACH7SrcDesSel,PDMA_I2C1_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_I2C1_RX << 24,41 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_I2C1_RX,PDMA->DSCT[7].SA,0x40008000+0x74,0xFFFFFFFF,0xFFFFFFFF,&I2C1->DAT,0x40081000+0x8
PDMA_CH7,PDMACH7SrcDesSel,PDMA_TMR0,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_TMR0 << 24,46 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_TMR0,PDMA->DSCT[7].SA,0x40008000+0x74,0xFFFFFFFF,0xFFFFFFFF,&TIMER0->CAP,0x40050000+0x10
PDMA_CH7,PDMACH7SrcDesSel,PDMA_TMR1,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_TMR1 << 24,47 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_TMR1,PDMA->DSCT[7].SA,0x40008000+0x74,0xFFFFFFFF,0xFFFFFFFF,&TIMER1->CAP,0x40050000+0x110
PDMA_CH7,PDMACH7SrcDesSel,PDMA_TMR2,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_TMR2 << 24,48 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_TMR2,PDMA->DSCT[7].SA,0x40008000+0x74,0xFFFFFFFF,0xFFFFFFFF,&TIMER2->CAP,0x40051000+0x10
PDMA_CH7,PDMACH7SrcDesSel,PDMA_TMR3,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_TMR3 << 24,49 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_TMR3,PDMA->DSCT[7].SA,0x40008000+0x74,0xFFFFFFFF,0xFFFFFFFF,&TIMER3->CAP,0x40051000+0x110
PDMA_CH7,PDMACH7SrcDesSel,PDMA_EADC_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_EADC_RX << 24,50 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_EADC_RX,PDMA->DSCT[7].SA,0x40008000+0x74,0xFFFFFFFF,0xFFFFFFFF,&EADC->CURDAT,0x40043000+0x4C
PDMA_CH7,PDMACH7SrcDesSel,PDMA_DAC0_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_DAC0_TX << 24,51 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_DAC0_TX,PDMA->DSCT[7].DA,0x40008000+0x78,0xFFFFFFFF,0xFFFFFFFF,&DAC->DATOUT,0x40047000+0xC
PDMA_CH7,PDMACH7SrcDesSel,PDMA_PSIO_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_PSIO_TX << 24,66 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_PSIO_TX,PDMA->DSCT[7].DA,0x40008000+0x78,0xFFFFFFFF,0xFFFFFFFF,&PSIO->PODAT,0x400C3000+0x18
PDMA_CH7,PDMACH7SrcDesSel,PDMA_PSIO_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_PSIO_RX << 24,67 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_PSIO_RX,PDMA->DSCT[7].SA,0x40008000+0x74,0xFFFFFFFF,0xFFFFFFFF,&PSIO->PIDAT,0x400C3000+0x1C
PDMA_CH7,PDMACH7SrcDesSel,PDMA_USCI2_TX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_USCI2_TX << 24,68 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_USCI2_TX,PDMA->DSCT[7].DA,0x40008000+0x78,0xFFFFFFFF,0xFFFFFFFF,0x400D2030,0x400D2030
PDMA_CH7,PDMACH7SrcDesSel,PDMA_USCI2_RX,PDMA->REQSEL4_7,0x40008000+0x484,PDMA_REQSEL4_7_REQSRC0_Msk,0x7F << 24,PDMA_USCI2_RX << 24,69 << 24
PDMA_CH7,PDMACH7SrcDesSel,PDMA_USCI2_RX,PDMA->DSCT[7].SA,0x40008000+0x74,0xFFFFFFFF,0xFFFFFFFF,0x400D2034,0x400D2034
PDMA_CH7,PDMACH7OpMode,PDMA_OP_BASIC,PDMA->DSCT[7].CTL,0x40008000+0x70,PDMA_DSCT_CTL_OPMODE_Msk,3 << 0,PDMA_OP_BASIC,1 << 0
PDMA_CH7,PDMACH7OpMode,PDMA_OP_SCATTER,PDMA->DSCT[7].CTL,0x40008000+0x70,PDMA_DSCT_CTL_OPMODE_Msk,3 << 0,PDMA_OP_SCATTER,2 << 0
PDMA_CH7,PDMACH7Width,PDMA_WIDTH_8,PDMA->DSCT[7].CTL,0x40008000+0x70,PDMA_DSCT_CTL_TXWIDTH_Msk,0x3 << 12,PDMA_WIDTH_8 ,0
PDMA_CH7,PDMACH7Width,PDMA_WIDTH_16,PDMA->DSCT[7].CTL,0x40008000+0x70,PDMA_DSCT_CTL_TXWIDTH_Msk,0x3 << 12,PDMA_WIDTH_16,0x00001000
PDMA_CH7,PDMACH7Width,PDMA_WIDTH_32,PDMA->DSCT[7].CTL,0x40008000+0x70,PDMA_DSCT_CTL_TXWIDTH_Msk,0x3 << 12,PDMA_WIDTH_32,0x00002000
PDMA_CH7,PDMACH7TXCNTInteger,1,PDMA->DSCT[7].CTL,0x40008000+0x70,PDMA_DSCT_CTL_TXCNT_Msk,0xFFFF << 16,0 << 16,0 << 16
PDMA_CH7,PDMACH7TXCNTInteger,65535,PDMA->DSCT[7].CTL,0x40008000+0x70,PDMA_DSCT_CTL_TXCNT_Msk,0xFFFF << 16,65534 << 16,65534 << 16
PDMA_CH7,PDMACH7TXCNTInteger,1,PDMA->DSCT[7].CTL,0x40008000+0x70,PDMA_DSCT_CTL_TXCNT_Msk,0xFFFF << 16,0 << 16,0 << 16
PDMA_CH7,PDMACH7SourceType0,PDMA_SAR_FIX,PDMA->DSCT[7].CTL,0x40008000+0x70,PDMA_DSCT_CTL_SAINC_Msk,0x3 << 8,PDMA_SAR_FIX,0x00000300
PDMA_CH7,PDMACH7SourceType1,PDMA_SAR_INC,PDMA->DSCT[7].CTL,0x40008000+0x70,PDMA_DSCT_CTL_SAINC_Msk,0x3 << 8,PDMA_SAR_INC,0x00000000
PDMA_CH7,PDMACH7SourceType1,PDMA_SAR_FIX,PDMA->DSCT[7].CTL,0x40008000+0x70,PDMA_DSCT_CTL_SAINC_Msk,0x3 << 8,PDMA_SAR_FIX,0x00000300
PDMA_CH7,PDMACH7DestinationType0,PDMA_DAR_FIX,PDMA->DSCT[7].CTL,0x40008000+0x70,PDMA_DSCT_CTL_DAINC_Msk,0x3 << 10,PDMA_DAR_FIX,0x00000C00
PDMA_CH7,PDMACH7DestinationType1,PDMA_DAR_INC,PDMA->DSCT[7].CTL,0x40008000+0x70,PDMA_DSCT_CTL_DAINC_Msk,0x3 << 10,PDMA_DAR_INC,0x00000000
PDMA_CH7,PDMACH7DestinationType1,PDMA_DAR_FIX,PDMA->DSCT[7].CTL,0x40008000+0x70,PDMA_DSCT_CTL_DAINC_Msk,0x3 << 10,PDMA_DAR_FIX,0x00000C00
PDMA_CH7,PDMACH7Mode0,PDMA_REQ_SINGLE,PDMA->DSCT[7].CTL,0x40008000+0x70,PDMA_DSCT_CTL_TXTYPE_Msk,0x1 << 2,PDMA_REQ_SINGLE,0x4
PDMA_CH7,PDMACH7Mode0,PDMA_REQ_BURST,PDMA->DSCT[7].CTL,0x40008000+0x70,PDMA_DSCT_CTL_TXTYPE_Msk,0x1 << 2,PDMA_REQ_BURST,0x0
PDMA_CH7,PDMACH7Mode1,PDMA_REQ_SINGLE,PDMA->DSCT[7].CTL,0x40008000+0x70,PDMA_DSCT_CTL_TXTYPE_Msk,0x1 << 2,PDMA_REQ_SINGLE,0x4
PDMA_CH7,PDMACH7BurstSize,PDMA_BURST_128,PDMA->DSCT[7].CTL,0x40008000+0x70,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_128,0x00000000
PDMA_CH7,PDMACH7BurstSize,PDMA_BURST_64,PDMA->DSCT[7].CTL,0x40008000+0x70,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_64,0x00000010
PDMA_CH7,PDMACH7BurstSize,PDMA_BURST_32,PDMA->DSCT[7].CTL,0x40008000+0x70,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_32,0x00000020
PDMA_CH7,PDMACH7BurstSize,PDMA_BURST_16,PDMA->DSCT[7].CTL,0x40008000+0x70,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_16,0x00000030
PDMA_CH7,PDMACH7BurstSize,PDMA_BURST_8,PDMA->DSCT[7].CTL,0x40008000+0x70,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_8,0x00000040
PDMA_CH7,PDMACH7BurstSize,PDMA_BURST_4,PDMA->DSCT[7].CTL,0x40008000+0x70,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_4,0x00000050
PDMA_CH7,PDMACH7BurstSize,PDMA_BURST_2,PDMA->DSCT[7].CTL,0x40008000+0x70,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_2,0x00000060
PDMA_CH7,PDMACH7BurstSize,PDMA_BURST_1,PDMA->DSCT[7].CTL,0x40008000+0x70,PDMA_DSCT_CTL_BURSIZE_Msk,0x7 << 4,PDMA_BURST_1,0x00000070
PDMA_CH7,PDMACH7StrideEn,1,PDMA->DSCT[7].CTL,0x40008000+0x70,PDMA_DSCT_CTL_STRIDE_EN_Msk,0x1 << 15,PDMA_DSCT_CTL_STRIDE_EN_Msk,0x1 << 15
PDMA_CH7,PDMAINTTxDoneCheckbox,1,PDMA->INTEN,0x40008000+0x418,1 << Channel,0x1 << 7,0x1 << Channel,0x1 << 7,PDMA_INT_TRANS_DONE
PDMA_CH7,PDMAINTTBDisableCheckbox,1,PDMA->DSCT[7].CTL,0x40008000+0x70,PDMA_DSCT_CTL_TBINTDIS_Msk,0x1 << 7,PDMA_DSCT_CTL_TBINTDIS_Msk,0x1 << 7,PDMA_INT_TEMPTY
PDMA_CH7,PDMAINTTimeOutCheckbox,1,PDMA->TOUTIEN,0x40008000+0x434,0x1 << Channel,0x1 << 7,0x1 << Channel,0x1 << 7,PDMA_INT_TIMEOUT
EBI_BANK0,EBIDataWidth,EBI_BUSWIDTH_8BIT,EBI->CTL0,0x40010000,EBI_CTL_DW16_Msk,0x1 << 1,0,0,EBI data width is 8-bit
EBI_BANK0,EBIDataWidth,EBI_BUSWIDTH_16BIT,EBI->CTL0,0x40010000,EBI_CTL_DW16_Msk,0x1 << 1,EBI_CTL_DW16_Msk,0x1<< 1,EBI data width is 16-bit
EBI_BANK0,EBITimingClass,EBI_TIMING_FASTEST,EBI->CTL0,0x40010000,EBI_CTL_EN_Msk,0x1 << 0,EBI_CTL_EN_Msk,0x1 << 0,EBI Enable Bit
EBI_BANK0,EBITimingClass,EBI_TIMING_FASTEST,EBI->CTL0,0x40010000,EBI_CTL_MCLKDIV_Msk,0x7 << 8,EBI_MCLKDIV_1,0,External Output Clock Divider
EBI_BANK0,EBITimingClass,EBI_TIMING_FASTEST,EBI->CTL0,0x40010000,EBI_CTL_TALE_Msk,0x7 << 16,0,0,Extend Time of ALE
EBI_BANK0,EBITimingClass,EBI_TIMING_FASTEST,EBI->TCTL0,0x40010000+0x4,0x0FC0F7F8,0x0FC0F7F8,0,0,Timing Control
EBI_BANK0,EBITimingClass,EBI_TIMING_VERYFAST,EBI->CTL0,0x40010000,EBI_CTL_EN_Msk,0x1 << 0,EBI_CTL_EN_Msk,0x1 << 0,EBI Enable Bit
EBI_BANK0,EBITimingClass,EBI_TIMING_VERYFAST,EBI->CTL0,0x40010000,EBI_CTL_MCLKDIV_Msk,0x7 << 8,EBI_MCLKDIV_1,0,External Output Clock Divider
EBI_BANK0,EBITimingClass,EBI_TIMING_VERYFAST,EBI->CTL0,0x40010000,EBI_CTL_TALE_Msk,0x7 << 16,0x3 << 16,0x3 << 16,Extend Time of ALE
EBI_BANK0,EBITimingClass,EBI_TIMING_VERYFAST,EBI->TCTL0,0x40010000+0x4,0x0FC0F7F8,0x0FC0F7F8,0x03003318,0x03003318,Timing Control
EBI_BANK0,EBITimingClass,EBI_TIMING_FAST,EBI->CTL0,0x40010000,EBI_CTL_EN_Msk,0x1 << 0,EBI_CTL_EN_Msk,0x1 << 0,EBI Enable Bit
EBI_BANK0,EBITimingClass,EBI_TIMING_FAST,EBI->CTL0,0x40010000,EBI_CTL_MCLKDIV_Msk,0x7 << 8,EBI_MCLKDIV_2,1 << 8,External Output Clock Divider
EBI_BANK0,EBITimingClass,EBI_TIMING_FAST,EBI->CTL0,0x40010000,EBI_CTL_TALE_Msk,0x7 << 16,0,0,Extend Time of ALE
EBI_BANK0,EBITimingClass,EBI_TIMING_FAST,EBI->TCTL0,0x40010000+0x4,0x0FC0F7F8,0x0FC0F7F8,0,0,Timing Control
EBI_BANK0,EBITimingClass,EBI_TIMING_NORMAL,EBI->CTL0,0x40010000,EBI_CTL_EN_Msk,0x1 << 0,EBI_CTL_EN_Msk,0x1 << 0,EBI Enable Bit
EBI_BANK0,EBITimingClass,EBI_TIMING_NORMAL,EBI->CTL0,0x40010000,EBI_CTL_MCLKDIV_Msk,0x7 << 8,EBI_MCLKDIV_2,1  << 8,External Output Clock Divider
EBI_BANK0,EBITimingClass,EBI_TIMING_NORMAL,EBI->CTL0,0x40010000,EBI_CTL_TALE_Msk,0x7 << 16,0x3,0x3  << 16,Extend Time of ALE
EBI_BANK0,EBITimingClass,EBI_TIMING_NORMAL,EBI->TCTL0,0x40010000+0x4,0x0FC0F7F8,0x0FC0F7F8,0x03003318,0x03003318,Timing Control
EBI_BANK0,EBITimingClass,EBI_TIMING_SLOW,EBI->CTL0,0x40010000,EBI_CTL_EN_Msk,0x1 << 0,EBI_CTL_EN_Msk,0x1 << 0,EBI Enable Bit
EBI_BANK0,EBITimingClass,EBI_TIMING_SLOW,EBI->CTL0,0x40010000,EBI_CTL_MCLKDIV_Msk,0x7 << 8,EBI_MCLKDIV_2,1  << 8,External Output Clock Divider
EBI_BANK0,EBITimingClass,EBI_TIMING_SLOW,EBI->CTL0,0x40010000,EBI_CTL_TALE_Msk,0x7 << 16,0x7,0x7  << 16,Extend Time of ALE
EBI_BANK0,EBITimingClass,EBI_TIMING_SLOW,EBI->TCTL0,0x40010000+0x4,0x0FC0F7F8,0x0FC0F7F8,0x07007738,0x07007738,Timing Control
EBI_BANK0,EBITimingClass,EBI_TIMING_VERYSLOW,EBI->CTL0,0x40010000,EBI_CTL_EN_Msk,0x1 << 0,EBI_CTL_EN_Msk,0x1 << 0,EBI Enable Bit
EBI_BANK0,EBITimingClass,EBI_TIMING_VERYSLOW,EBI->CTL0,0x40010000,EBI_CTL_MCLKDIV_Msk,0x7 << 8,EBI_MCLKDIV_4,2  << 8,External Output Clock Divider
EBI_BANK0,EBITimingClass,EBI_TIMING_VERYSLOW,EBI->CTL0,0x40010000,EBI_CTL_TALE_Msk,0x7 << 16,0x7,0x7  << 16,Extend Time of ALE
EBI_BANK0,EBITimingClass,EBI_TIMING_VERYSLOW,EBI->TCTL0,0x40010000+0x4,0x0FC0F7F8,0x0FC0F7F8,0x07007738,0x07007738,Timing Control
EBI_BANK0,EBITimingClass,EBI_TIMING_SLOWEST,EBI->CTL0,0x40010000,EBI_CTL_EN_Msk,0x1 << 0,EBI_CTL_EN_Msk,0x1 << 0,EBI Enable Bit
EBI_BANK0,EBITimingClass,EBI_TIMING_SLOWEST,EBI->CTL0,0x40010000,EBI_CTL_MCLKDIV_Msk,0x7 << 8,EBI_MCLKDIV_8,3  << 8,External Output Clock Divider
EBI_BANK0,EBITimingClass,EBI_TIMING_SLOWEST,EBI->CTL0,0x40010000,EBI_CTL_TALE_Msk,0x7 << 16,0x7,0x7  << 16,Extend Time of ALE
EBI_BANK0,EBITimingClass,EBI_TIMING_SLOWEST,EBI->TCTL0,0x40010000+0x4,0x0FC0F7F8,0x0FC0F7F8,0x07007738,0x07007738,Timing Control
EBI_BANK0,EBIBusMode,EBI_OPMODE_NORMAL,EBI->CTL0,0x40010000,EBI_CTL_CACCESS_Msk,0x1 << 4,0,0,Continuous Data Access Mode
EBI_BANK0,EBIBusMode,EBI_OPMODE_CACCESS,EBI->CTL0,0x40010000,EBI_CTL_CACCESS_Msk,0x1 << 4,EBI_CTL_CACCESS_Msk,0x1 << 4,Continuous Data Access Mode
EBI_BANK0,EBICSActiveLevel,EBI_CS_ACTIVE_LOW,EBI->CTL0,0x40010000,EBI_CTL_CSPOLINV_Msk,0x1 << 2,0,0,Chip Select Pin Polar Inverse
EBI_BANK0,EBICSActiveLevel,EBI_CS_ACTIVE_HIGH,EBI->CTL0,0x40010000,EBI_CTL_CSPOLINV_Msk,0x1 << 2,EBI_CTL_CSPOLINV_Msk,0x1 << 2,Chip Select Pin Polar Inverse
EBI_BANK0,EBITimingAdvanceSetting,0
EBI_BANK0,EBITimingAdvanceSetting,1
EBI_BANK0,EBIDataAccessTime,0,EBI->TCTL0,0x40010000+0x4,EBI_TCTL_TACC_Msk,0x1F << 3,0,0,Min
EBI_BANK0,EBIDataAccessTime,31,EBI->TCTL0,0x40010000+0x4,EBI_TCTL_TACC_Msk,0x1F << 3,31 << 3,31 << 3,Max
EBI_BANK0,EBIDataAccessTime,0,EBI->TCTL0,0x40010000+0x4,EBI_TCTL_TACC_Msk,0x1F << 3,0,0,Default
EBI_BANK0,EBIWAHDEn,1,EBI->TCTL0,0x40010000+0x4,EBI_TCTL_WAHDOFF_Msk,0x1 << 23,1 << 23,1 << 23
EBI_BANK0,EBIWAHDEn,0,EBI->TCTL0,0x40010000+0x4,EBI_TCTL_WAHDOFF_Msk,0x1 << 23,0 << 23,0 << 23
EBI_BANK0,EBIRAHDEn,1,EBI->TCTL0,0x40010000+0x4,EBI_TCTL_RAHDOFF_Msk,0x1 << 22,1 << 22,1 << 22
EBI_BANK0,EBIRAHDEn,0,EBI->TCTL0,0x40010000+0x4,EBI_TCTL_RAHDOFF_Msk,0x1 << 22,0 << 22,0 << 22
EBI_BANK0,EBIDataAccessHoldTime,0,EBI->TCTL0,0x40010000+0x4,EBI_TCTL_TAHD_Msk,0x7 << 8,0 << 8,0 << 8
EBI_BANK0,EBIDataAccessHoldTime,7,EBI->TCTL0,0x40010000+0x4,EBI_TCTL_TAHD_Msk,0x7 << 8,7 << 8,7 << 8
EBI_BANK0,EBIDataAccessHoldTime,0,EBI->TCTL0,0x40010000+0x4,EBI_TCTL_TAHD_Msk,0x7 << 8,0 << 8,0 << 8
EBI_BANK1,EBIDataWidth,EBI_BUSWIDTH_8BIT,EBI->CTL0,0x40010010,EBI_CTL_DW16_Msk,0x1 << 1,0,0,EBI data width is 8-bit
EBI_BANK1,EBIDataWidth,EBI_BUSWIDTH_16BIT,EBI->CTL0,0x40010010,EBI_CTL_DW16_Msk,0x1 << 1,EBI_CTL_DW16_Msk,0x1<< 1,EBI data width is 16-bit
EBI_BANK1,EBITimingClass,EBI_TIMING_FASTEST,EBI->CTL0,0x40010010,EBI_CTL_EN_Msk,0x1 << 0,EBI_CTL_EN_Msk,0x1 << 0,EBI Enable Bit
EBI_BANK1,EBITimingClass,EBI_TIMING_FASTEST,EBI->CTL0,0x40010010,EBI_CTL_MCLKDIV_Msk,0x7 << 8,EBI_MCLKDIV_1,0,External Output Clock Divider
EBI_BANK1,EBITimingClass,EBI_TIMING_FASTEST,EBI->TCTL0,0x40010010+0x4,0x0FC0F7F8,0x0FC0F7F8,0,0,Timing Control
EBI_BANK1,EBITimingClass,EBI_TIMING_VERYFAST,EBI->CTL0,0x40010010,EBI_CTL_EN_Msk,0x1 << 0,EBI_CTL_EN_Msk,0x1 << 0,EBI Enable Bit
EBI_BANK1,EBITimingClass,EBI_TIMING_VERYFAST,EBI->CTL0,0x40010010,EBI_CTL_MCLKDIV_Msk,0x7 << 8,EBI_MCLKDIV_1,0,External Output Clock Divider
EBI_BANK1,EBITimingClass,EBI_TIMING_VERYFAST,EBI->TCTL0,0x40010010+0x4,0x0FC0F7F8,0x0FC0F7F8,0x03003318,0x03003318,Timing Control
EBI_BANK1,EBITimingClass,EBI_TIMING_FAST,EBI->CTL0,0x40010010,EBI_CTL_EN_Msk,0x1 << 0,EBI_CTL_EN_Msk,0x1 << 0,EBI Enable Bit
EBI_BANK1,EBITimingClass,EBI_TIMING_FAST,EBI->CTL0,0x40010010,EBI_CTL_MCLKDIV_Msk,0x7 << 8,EBI_MCLKDIV_2,1 << 8,External Output Clock Divider
EBI_BANK1,EBITimingClass,EBI_TIMING_FAST,EBI->TCTL0,0x40010010+0x4,0x0FC0F7F8,0x0FC0F7F8,0,0,Timing Control
EBI_BANK1,EBITimingClass,EBI_TIMING_NORMAL,EBI->CTL0,0x40010010,EBI_CTL_EN_Msk,0x1 << 0,EBI_CTL_EN_Msk,0x1 << 0,EBI Enable Bit
EBI_BANK1,EBITimingClass,EBI_TIMING_NORMAL,EBI->CTL0,0x40010010,EBI_CTL_MCLKDIV_Msk,0x7 << 8,EBI_MCLKDIV_2,1  << 8,External Output Clock Divider
EBI_BANK1,EBITimingClass,EBI_TIMING_NORMAL,EBI->TCTL0,0x40010010+0x4,0x0FC0F7F8,0x0FC0F7F8,0x03003318,0x03003318,Timing Control
EBI_BANK1,EBITimingClass,EBI_TIMING_SLOW,EBI->CTL0,0x40010010,EBI_CTL_EN_Msk,0x1 << 0,EBI_CTL_EN_Msk,0x1 << 0,EBI Enable Bit
EBI_BANK1,EBITimingClass,EBI_TIMING_SLOW,EBI->CTL0,0x40010010,EBI_CTL_MCLKDIV_Msk,0x7 << 8,EBI_MCLKDIV_2,1  << 8,External Output Clock Divider
EBI_BANK1,EBITimingClass,EBI_TIMING_SLOW,EBI->TCTL0,0x40010010+0x4,0x0FC0F7F8,0x0FC0F7F8,0x07007738,0x07007738,Timing Control
EBI_BANK1,EBITimingClass,EBI_TIMING_VERYSLOW,EBI->CTL0,0x40010010,EBI_CTL_EN_Msk,0x1 << 0,EBI_CTL_EN_Msk,0x1 << 0,EBI Enable Bit
EBI_BANK1,EBITimingClass,EBI_TIMING_VERYSLOW,EBI->CTL0,0x40010010,EBI_CTL_MCLKDIV_Msk,0x7 << 8,EBI_MCLKDIV_4,2  << 8,External Output Clock Divider
EBI_BANK1,EBITimingClass,EBI_TIMING_VERYSLOW,EBI->TCTL0,0x40010010+0x4,0x0FC0F7F8,0x0FC0F7F8,0x07007738,0x07007738,Timing Control
EBI_BANK1,EBITimingClass,EBI_TIMING_SLOWEST,EBI->CTL0,0x40010010,EBI_CTL_EN_Msk,0x1 << 0,EBI_CTL_EN_Msk,0x1 << 0,EBI Enable Bit
EBI_BANK1,EBITimingClass,EBI_TIMING_SLOWEST,EBI->CTL0,0x40010010,EBI_CTL_MCLKDIV_Msk,0x7 << 8,EBI_MCLKDIV_8,3  << 8,External Output Clock Divider
EBI_BANK1,EBITimingClass,EBI_TIMING_SLOWEST,EBI->TCTL0,0x40010010+0x4,0x0FC0F7F8,0x0FC0F7F8,0x07007738,0x07007738,Timing Control
EBI_BANK1,EBIBusMode,EBI_OPMODE_NORMAL,EBI->CTL0,0x40010010,EBI_CTL_CACCESS_Msk,0x1 << 4,0,0,Continuous Data Access Mode
EBI_BANK1,EBIBusMode,EBI_OPMODE_CACCESS,EBI->CTL0,0x40010010,EBI_CTL_CACCESS_Msk,0x1 << 4,EBI_CTL_CACCESS_Msk,0x1 << 4,Continuous Data Access Mode
EBI_BANK1,EBICSActiveLevel,EBI_CS_ACTIVE_LOW,EBI->CTL0,0x40010010,EBI_CTL_CSPOLINV_Msk,0x1 << 2,0,0,Chip Select Pin Polar Inverse
EBI_BANK1,EBICSActiveLevel,EBI_CS_ACTIVE_HIGH,EBI->CTL0,0x40010010,EBI_CTL_CSPOLINV_Msk,0x1 << 2,EBI_CTL_CSPOLINV_Msk,0x1 << 2,Chip Select Pin Polar Inverse
EBI_BANK1,EBITimingAdvanceSetting,0
EBI_BANK1,EBITimingAdvanceSetting,1
EBI_BANK1,EBIDataAccessTime,0,EBI->TCTL0,0x40010010+0x4,EBI_TCTL_TACC_Msk,0x1F << 3,0,0,Min
EBI_BANK1,EBIDataAccessTime,31,EBI->TCTL0,0x40010010+0x4,EBI_TCTL_TACC_Msk,0x1F << 3,31 << 3,31 << 3,Max
EBI_BANK1,EBIDataAccessTime,0,EBI->TCTL0,0x40010010+0x4,EBI_TCTL_TACC_Msk,0x1F << 3,0,0,Default
EBI_BANK1,EBIWAHDEn,1,EBI->TCTL0,0x40010010+0x4,EBI_TCTL_WAHDOFF_Msk,0x1 << 23,1 << 23,1 << 23
EBI_BANK1,EBIWAHDEn,0,EBI->TCTL0,0x40010010+0x4,EBI_TCTL_WAHDOFF_Msk,0x1 << 23,0 << 23,0 << 23
EBI_BANK1,EBIRAHDEn,1,EBI->TCTL0,0x40010010+0x4,EBI_TCTL_RAHDOFF_Msk,0x1 << 22,1 << 22,1 << 22
EBI_BANK1,EBIRAHDEn,0,EBI->TCTL0,0x40010010+0x4,EBI_TCTL_RAHDOFF_Msk,0x1 << 22,0 << 22,0 << 22
EBI_BANK1,EBIDataAccessHoldTime,0,EBI->TCTL0,0x40010010+0x4,EBI_TCTL_TAHD_Msk,0x7 << 8,0 << 8,0 << 8
EBI_BANK1,EBIDataAccessHoldTime,7,EBI->TCTL0,0x40010010+0x4,EBI_TCTL_TAHD_Msk,0x7 << 8,7 << 8,7 << 8
EBI_BANK1,EBIDataAccessHoldTime,0,EBI->TCTL0,0x40010010+0x4,EBI_TCTL_TAHD_Msk,0x7 << 8,0 << 8,0 << 8
I2C0,i2c_submode_select,NUCODEGEN_I2C0_SUBMODE_NORMAL,I2C0->CTL0,0x40080000+0x0,I2C_CTL0_I2CEN_Msk,0x1<<6,0x1<<6,0x1<<6
I2C0,i2c_submode_select,NUCODEGEN_I2C0_SUBMODE_SMBUS,I2C0->CTL0,0x40080000+0x0,I2C_CTL0_I2CEN_Msk,0x1<<6,0x1<<6,0x1<<6
I2C0,i2c0_interrupt_en,0,I2C0->CTL0,0x40080000+0x0,I2C_CTL0_INTEN_Msk,0x1<<7,0x1<<7,0x1<<7
I2C0,i2c0_interrupt_en,1,I2C0->CTL0,0x40080000+0x0,I2C_CTL0_INTEN_Msk,0x1<<7,0x1<<7,0x1<<7
I2C0,i2c0_busclock,1000000,I2C0->CLKDIV,0x40080000+0x10,I2C_CLKDIV_DIVIDER_Msk,0x3ff<<0,0xb,0xb,HCLK=48MHz
I2C0,i2c0_busclock,100000,I2C0->CLKDIV,0x40080000+0x10,I2C_CLKDIV_DIVIDER_Msk,0x3ff<<0,0x77,0x77,HCLK=48MHz
I2C0,i2c0_busclock,400000,I2C0->CLKDIV,0x40080000+0x10,I2C_CLKDIV_DIVIDER_Msk,0x3ff<<0,0x1d,0x1d,HCLK=48MHz
I2C0,i2c0_wakeup_en,0,I2C0->WKCTL,0x40080000+0x3C,I2C_WKCTL_WKEN_Msk,0x1<<0,0x1<<0,0x1<<0
I2C0,i2c0_wakeup_en,1,I2C0->WKCTL,0x40080000+0x3C,I2C_WKCTL_WKEN_Msk,0x1<<0,0x1<<0,0x1<<0
I2C0,i2c0_timeout_en,0,I2C0->TOCTL,0x40080000+0x14,I2C_TOCTL_TOCEN_Msk,0x1<<2,0x0,0x0
I2C0,i2c0_timeout_en,1,I2C0->TOCTL,0x40080000+0x14,I2C_TOCTL_TOCEN_Msk,0x1<<2,0x1<<2,0x1<<2
I2C0,i2c0_timeout_period_radio,0,I2C0->TOCTL,0x40080000+0x14,I2C_TOCTL_TOCDIV4_Msk,0x1<<1,0,0
I2C0,i2c0_timeout_period_radio,1,I2C0->TOCTL,0x40080000+0x14,I2C_TOCTL_TOCDIV4_Msk,0x1<<1,0x1<<1,0x1<<1
I2C0,i2c0_pdma_en,0,I2C0->CTL1,0x40080000+0x44,I2C_CTL1_TXPDMAEN_Msk,0x1<<0,0,0
I2C0,i2c0_pdma_en,1,I2C0->CTL1,0x40080000+0x44,I2C_CTL1_TXPDMAEN_Msk,0x1<<0,0x1<<0,0x1<<0
I2C0,i2c0_pdma_en,0,I2C0->CTL1,0x40080000+0x44,I2C_CTL1_RXPDMAEN_Msk,0x1<<1,0,0
I2C0,i2c0_pdma_en,1,I2C0->CTL1,0x40080000+0x44,I2C_CTL1_RXPDMAEN_Msk,0x1<<1,0x1<<1,0x1<<1
I2C0,i2c0_10bit_addressing_en_radio,0,I2C0->CTL1,0x40080000+0x44,I2C_CTL1_ADDR10EN_Msk,0x1<<9,0,0
I2C0,i2c0_10bit_addressing_en_radio,1,I2C0->CTL1,0x40080000+0x44,I2C_CTL1_ADDR10EN_Msk,0x1<<9,0x1<<9,0x1<<9
I2C0,i2c0_smbus_role_sel_radio,I2C_SMBH_ENABLE,I2C0->BUSCTL,0x40080000+0x50,I2C_BUSCTL_BMHEN_Msk,0x1<<3,0x1<<3,0x1<<3
I2C0,i2c0_smbus_role_sel_radio,I2C_SMBH_ENABLE,I2C0->BUSCTL,0x40080000+0x50,I2C_BUSCTL_BMDEN_Msk,0x1<<2,0,0
I2C0,i2c0_smbus_role_sel_radio,I2C_SMBD_ENABLE,I2C0->BUSCTL,0x40080000+0x50,I2C_BUSCTL_BMDEN_Msk,0x1<<2,0x1<<2,0x1<<2
I2C0,i2c0_smbus_role_sel_radio,I2C_SMBD_ENABLE,I2C0->BUSCTL,0x40080000+0x50,I2C_BUSCTL_BMHEN_Msk,0x1<<3,0,0
I2C0,i2c0_smbus_pec_en_radio,I2C_PECTX_ENABLE,I2C0->BUSCTL,0x40080000+0x50,I2C_BUSCTL_PECEN_Msk,0x1<<1,0x1<<1,0x1<<1
I2C0,i2c0_smbus_pec_en_radio,I2C_PECTX_DISABLE,I2C0->BUSCTL,0x40080000+0x50,I2C_BUSCTL_PECEN_Msk,0x1<<1,0x1<<1,0x1<<1
I2C0,i2c0_smbus_pec_en_radio,I2C_PECTX_ENABLE,I2C0->BUSCTL,0x40080000+0x50,I2C_BUSCTL_PECTXEN_Msk,0x1<<8,0x1<<8,0x1<<8
I2C0,i2c0_smbus_pec_en_radio,I2C_PECTX_DISABLE,I2C0->BUSCTL,0x40080000+0x50,I2C_BUSCTL_PECTXEN_Msk,0x1<<8,0,0
I2C0,i2c0_address_enable_0,0,0
I2C0,i2c0_address_enable_0,1,0
I2C0,I2C0_addr0_10bit,0,I2C0->ADDR0,0x40080000+0x04,I2C_ADDR0_ADDR_Msk,0x3ff<<1,0,0
I2C0,I2C0_addr0_10bit,0x3ff,I2C0->ADDR0,0x40080000+0x04,I2C_ADDR0_ADDR_Msk,0x3ff<<1,0x3ff<<1,0x3ff<<1
I2C0,I2C0_addr0_7bit,0,I2C0->ADDR0,0x40080000+0x04,I2C_ADDR0_ADDR_Msk,0x3ff<<1,0,0
I2C0,I2C0_addr0_7bit,0x7f,I2C0->ADDR0,0x40080000+0x04,I2C_ADDR0_ADDR_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C0,I2C0_addr0_7bit_smbus,0,I2C0->ADDR0,0x40080000+0x04,I2C_ADDR0_ADDR_Msk,0x3ff<<1,0,0
I2C0,I2C0_addr0_7bit_smbus,0x7f,I2C0->ADDR0,0x40080000+0x04,I2C_ADDR0_ADDR_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C0,I2C0_address_mask0_10bit,0,I2C0->ADDRMSK0,0x40080000+0x24,I2C_ADDRMSK0_ADDRMSK_Msk,0x3ff<<1,0,0
I2C0,I2C0_address_mask0_10bit,0x3ff,I2C0->ADDRMSK0,0x40080000+0x24,I2C_ADDRMSK0_ADDRMSK_Msk,0x3ff<<1,0x3ff<<1,0x3ff<<1
I2C0,I2C0_address_mask0_7bit,0,I2C0->ADDRMSK0,0x40080000+0x24,I2C_ADDRMSK0_ADDRMSK_Msk,0x3ff<<1,0,0
I2C0,I2C0_address_mask0_7bit,0x7f,I2C0->ADDRMSK0,0x40080000+0x24,I2C_ADDRMSK0_ADDRMSK_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C0,I2C0_address_mask0_7bit_smbus,0,I2C0->ADDRMSK0,0x40080000+0x24,I2C_ADDRMSK0_ADDRMSK_Msk,0x3ff<<1,0,0
I2C0,I2C0_address_mask0_7bit_smbus,0x7f,I2C0->ADDRMSK0,0x40080000+0x24,I2C_ADDRMSK0_ADDRMSK_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C0,i2c0_address_gc_enable_0,I2C_GCMODE_DISABLE,I2C0->ADDR0,0x40080000+0x04,I2C_ADDR0_GC_Msk,0x1<<0,0,0
I2C0,i2c0_address_gc_enable_0,I2C_GCMODE_ENABLE,I2C0->ADDR0,0x40080000+0x04,I2C_ADDR0_GC_Msk,0x1<<0,0x1<<0,0x1<<0
I2C0,i2c0_address_enable_1,0,0
I2C0,i2c0_address_enable_1,1,0
I2C0,I2C0_addr1_10bit,0,I2C0->ADDR1,0x40080000+0x18,I2C_ADDR1_ADDR_Msk,0x3ff<<1,0,0
I2C0,I2C0_addr1_10bit,0x3ff,I2C0->ADDR1,0x40080000+0x18,I2C_ADDR1_ADDR_Msk,0x3ff<<1,0x3ff<<1,0x3ff<<1
I2C0,I2C0_addr1_7bit,0,I2C0->ADDR1,0x40080000+0x18,I2C_ADDR1_ADDR_Msk,0x3ff<<1,0,0
I2C0,I2C0_addr1_7bit,0x7f,I2C0->ADDR1,0x40080000+0x18,I2C_ADDR1_ADDR_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C0,I2C0_addr1_7bit_smbus,0,I2C0->ADDR1,0x40080000+0x18,I2C_ADDR1_ADDR_Msk,0x3ff<<1,0,0
I2C0,I2C0_addr1_7bit_smbus,0x7f,I2C0->ADDR1,0x40080000+0x18,I2C_ADDR1_ADDR_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C0,I2C0_address_mask1_10bit,0,I2C0->ADDRMSK1,0x40080000+0x28,I2C_ADDRMSK1_ADDRMSK_Msk,0x3ff<<1,0,0
I2C0,I2C0_address_mask1_10bit,0x3ff,I2C0->ADDRMSK1,0x40080000+0x28,I2C_ADDRMSK1_ADDRMSK_Msk,0x3ff<<1,0x3ff<<1,0x3ff<<1
I2C0,I2C0_address_mask1_7bit,0,I2C0->ADDRMSK1,0x40080000+0x28,I2C_ADDRMSK1_ADDRMSK_Msk,0x3ff<<1,0,0
I2C0,I2C0_address_mask1_7bit,0x7f,I2C0->ADDRMSK1,0x40080000+0x28,I2C_ADDRMSK1_ADDRMSK_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C0,I2C0_address_mask1_7bit_smbus,0,I2C0->ADDRMSK1,0x40080000+0x28,I2C_ADDRMSK1_ADDRMSK_Msk,0x3ff<<1,0,0
I2C0,I2C0_address_mask1_7bit_smbus,0x7f,I2C0->ADDRMSK1,0x40080000+0x28,I2C_ADDRMSK1_ADDRMSK_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C0,i2c0_address_gc_enable_1,I2C_GCMODE_DISABLE,I2C0->ADDR1,0x40080000+0x18,I2C_ADDR1_GC_Msk,0x1<<0,0,0
I2C0,i2c0_address_gc_enable_1,I2C_GCMODE_ENABLE,I2C0->ADDR1,0x40080000+0x18,I2C_ADDR1_GC_Msk,0x1<<0,0x1<<0,0x1<<0
I2C0,i2c0_address_enable_2,0,0
I2C0,i2c0_address_enable_2,1,0
I2C0,I2C0_addr2_10bit,0,I2C0->ADDR2,0x40080000+0x1C,I2C_ADDR2_ADDR_Msk,0x3ff<<1,0,0
I2C0,I2C0_addr2_10bit,0x3ff,I2C0->ADDR2,0x40080000+0x1C,I2C_ADDR2_ADDR_Msk,0x3ff<<1,0x3ff<<1,0x3ff<<1
I2C0,I2C0_addr2_7bit,0,I2C0->ADDR2,0x40080000+0x1C,I2C_ADDR2_ADDR_Msk,0x3ff<<1,0,0
I2C0,I2C0_addr2_7bit,0x7f,I2C0->ADDR2,0x40080000+0x1C,I2C_ADDR2_ADDR_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C0,I2C0_addr2_7bit_smbus,0,I2C0->ADDR2,0x40080000+0x1C,I2C_ADDR2_ADDR_Msk,0x3ff<<1,0,0
I2C0,I2C0_addr2_7bit_smbus,0x7f,I2C0->ADDR2,0x40080000+0x1C,I2C_ADDR2_ADDR_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C0,I2C0_address_mask2_10bit,0,I2C0->ADDRMSK2,0x40080000+0x2C,I2C_ADDRMSK2_ADDRMSK_Msk,0x3ff<<1,0,0
I2C0,I2C0_address_mask2_10bit,0x3ff,I2C0->ADDRMSK2,0x40080000+0x2C,I2C_ADDRMSK2_ADDRMSK_Msk,0x3ff<<1,0x3ff<<1,0x3ff<<1
I2C0,I2C0_address_mask2_7bit,0,I2C0->ADDRMSK2,0x40080000+0x2C,I2C_ADDRMSK2_ADDRMSK_Msk,0x3ff<<1,0,0
I2C0,I2C0_address_mask2_7bit,0x7f,I2C0->ADDRMSK2,0x40080000+0x2C,I2C_ADDRMSK2_ADDRMSK_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C0,I2C0_address_mask2_7bit_smbus,0,I2C0->ADDRMSK2,0x40080000+0x2C,I2C_ADDRMSK2_ADDRMSK_Msk,0x3ff<<1,0,0
I2C0,I2C0_address_mask2_7bit_smbus,0x7f,I2C0->ADDRMSK2,0x40080000+0x2C,I2C_ADDRMSK2_ADDRMSK_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C0,i2c0_address_gc_enable_2,I2C_GCMODE_DISABLE,I2C0->ADDR2,0x40080000+0x1C,I2C_ADDR2_GC_Msk,0x1<<0,0,0
I2C0,i2c0_address_gc_enable_2,I2C_GCMODE_ENABLE,I2C0->ADDR2,0x40080000+0x1C,I2C_ADDR2_GC_Msk,0x1<<0,0x1<<0,0x1<<0
I2C0,i2c0_address_enable_3,0,0
I2C0,i2c0_address_enable_3,1,0
I2C0,I2C0_addr3_10bit,0,I2C0->ADDR3,0x40080000+0x20,I2C_ADDR3_ADDR_Msk,0x3ff<<1,0,0
I2C0,I2C0_addr3_10bit,0x3ff,I2C0->ADDR3,0x40080000+0x20,I2C_ADDR3_ADDR_Msk,0x3ff<<1,0x3ff<<1,0x3ff<<1
I2C0,I2C0_addr3_7bit,0,I2C0->ADDR3,0x40080000+0x20,I2C_ADDR3_ADDR_Msk,0x3ff<<1,0,0
I2C0,I2C0_addr3_7bit,0x7f,I2C0->ADDR3,0x40080000+0x20,I2C_ADDR3_ADDR_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C0,I2C0_addr3_7bit_smbus,0,I2C0->ADDR3,0x40080000+0x20,I2C_ADDR3_ADDR_Msk,0x3ff<<1,0,0
I2C0,I2C0_addr3_7bit_smbus,0x7f,I2C0->ADDR3,0x40080000+0x20,I2C_ADDR3_ADDR_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C0,I2C0_address_mask3_10bit,0,I2C0->ADDRMSK3,0x40080000+0x30,I2C_ADDRMSK3_ADDRMSK_Msk,0x3ff<<1,0,0
I2C0,I2C0_address_mask3_10bit,0x3ff,I2C0->ADDRMSK3,0x40080000+0x30,I2C_ADDRMSK3_ADDRMSK_Msk,0x3ff<<1,0x3ff<<1,0x3ff<<1
I2C0,I2C0_address_mask3_7bit,0,I2C0->ADDRMSK3,0x40080000+0x30,I2C_ADDRMSK3_ADDRMSK_Msk,0x3ff<<1,0,0
I2C0,I2C0_address_mask3_7bit,0x7f,I2C0->ADDRMSK3,0x40080000+0x30,I2C_ADDRMSK3_ADDRMSK_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C0,I2C0_address_mask3_7bit_smbus,0,I2C0->ADDRMSK3,0x40080000+0x30,I2C_ADDRMSK3_ADDRMSK_Msk,0x3ff<<1,0,0
I2C0,I2C0_address_mask3_7bit_smbus,0x7f,I2C0->ADDRMSK3,0x40080000+0x30,I2C_ADDRMSK3_ADDRMSK_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C0,i2c0_address_gc_enable_3,I2C_GCMODE_DISABLE,I2C0->ADDR3,0x40080000+0x20,I2C_ADDR3_GC_Msk,0x1<<0,0,0
I2C0,i2c0_address_gc_enable_3,I2C_GCMODE_ENABLE,I2C0->ADDR3,0x40080000+0x20,I2C_ADDR3_GC_Msk,0x1<<0,0x1<<0,0x1<<0
I2C1,i2c1_submode_select,NUCODEGEN_I2C1_SUBMODE_NORMAL,I2C1->CTL0,0x40081000+0x0,I2C_CTL0_I2CEN_Msk,0x1<<6,0x1<<6,0x1<<6
I2C1,i2c1_submode_select,NUCODEGEN_I2C1_SUBMODE_SMBUS,I2C1->CTL0,0x40081000+0x0,I2C_CTL0_I2CEN_Msk,0x1<<6,0x1<<6,0x1<<6
I2C1,i2c1_interrupt_en,0,I2C1->CTL0,0x40081000+0x0,I2C_CTL0_INTEN_Msk,0x1<<7,0x1<<7,0x1<<7
I2C1,i2c1_interrupt_en,1,I2C1->CTL0,0x40081000+0x0,I2C_CTL0_INTEN_Msk,0x1<<7,0x1<<7,0x1<<7
I2C1,i2c1_busclock,1000000,I2C1->CLKDIV,0x40081000+0x10,I2C_CLKDIV_DIVIDER_Msk,0x3ff<<0,0xb,0xb,HCLK=48MHz
I2C1,i2c1_busclock,100000,I2C1->CLKDIV,0x40081000+0x10,I2C_CLKDIV_DIVIDER_Msk,0x3ff<<0,0x77,0x77,HCLK=48MHz
I2C1,i2c1_busclock,400000,I2C1->CLKDIV,0x40081000+0x10,I2C_CLKDIV_DIVIDER_Msk,0x3ff<<0,0x1d,0x1<<0,HCLK=48MHz
I2C1,i2c1_wakeup_en,0,I2C1->WKCTL,0x40081000+0x3C,I2C_WKCTL_WKEN_Msk,0x1<<0,0x1<<0,0x1<<0
I2C1,i2c1_wakeup_en,1,I2C1->WKCTL,0x40081000+0x3C,I2C_WKCTL_WKEN_Msk,0x1<<0,0x1<<0,0x1<<0
I2C1,i2c1_timeout_en,0,I2C1->TOCTL,0x40081000+0x14,I2C_TOCTL_TOCEN_Msk,0x1<<2,0x0,0x0
I2C1,i2c1_timeout_en,1,I2C1->TOCTL,0x40081000+0x14,I2C_TOCTL_TOCEN_Msk,0x1<<2,0x1<<2,0x1<<2
I2C1,i2c1_timeout_period_radio,0,I2C1->TOCTL,0x40081000+0x14,I2C_TOCTL_TOCDIV4_Msk,0x1<<1,0,0
I2C1,i2c1_timeout_period_radio,1,I2C1->TOCTL,0x40081000+0x14,I2C_TOCTL_TOCDIV4_Msk,0x1<<1,0x1<<1,0x1<<1
I2C1,i2c1_pdma_en,0,I2C1->CTL1,0x40081000+0x44,I2C_CTL1_TXPDMAEN_Msk,0x1<<0,0,0
I2C1,i2c1_pdma_en,1,I2C1->CTL1,0x40081000+0x44,I2C_CTL1_TXPDMAEN_Msk,0x1<<0,0x1<<0,0x1<<0
I2C1,i2c1_pdma_en,0,I2C1->CTL1,0x40081000+0x44,I2C_CTL1_RXPDMAEN_Msk,0x1<<1,0,0
I2C1,i2c1_pdma_en,1,I2C1->CTL1,0x40081000+0x44,I2C_CTL1_RXPDMAEN_Msk,0x1<<1,0x1<<1,0x1<<1
I2C1,i2c1_10bit_addressing_en_radio,0,I2C1->CTL1,0x40081000+0x44,I2C_CTL1_ADDR10EN_Msk,0x1<<9,0,0
I2C1,i2c1_10bit_addressing_en_radio,1,I2C1->CTL1,0x40081000+0x44,I2C_CTL1_ADDR10EN_Msk,0x1<<9,0x1<<9,0x1<<9
I2C1,i2c1_smbus_role_sel_radio,I2C_SMBH_ENABLE,I2C1->BUSCTL,0x40081000+0x50,I2C_BUSCTL_BMHEN_Msk,0x1<<3,0x1<<3,0x1<<3
I2C1,i2c1_smbus_role_sel_radio,I2C_SMBH_ENABLE,I2C1->BUSCTL,0x40081000+0x50,I2C_BUSCTL_BMDEN_Msk,0x1<<2,0,0
I2C1,i2c1_smbus_role_sel_radio,I2C_SMBD_ENABLE,I2C1->BUSCTL,0x40081000+0x50,I2C_BUSCTL_BMDEN_Msk,0x1<<2,0x1<<2,0x1<<2
I2C1,i2c1_smbus_role_sel_radio,I2C_SMBD_ENABLE,I2C1->BUSCTL,0x40081000+0x50,I2C_BUSCTL_BMHEN_Msk,0x1<<3,0,0
I2C1,i2c1_smbus_pec_en_radio,I2C_PECTX_ENABLE,I2C1->BUSCTL,0x40081000+0x50,I2C_BUSCTL_PECEN_Msk,0x1<<1,0x1<<1,0x1<<1
I2C1,i2c1_smbus_pec_en_radio,I2C_PECTX_DISABLE,I2C1->BUSCTL,0x40081000+0x50,I2C_BUSCTL_PECEN_Msk,0x1<<1,0x1<<1,0x1<<1
I2C1,i2c1_smbus_pec_en_radio,I2C_PECTX_ENABLE,I2C1->BUSCTL,0x40081000+0x50,I2C_BUSCTL_PECTXEN_Msk,0x1<<8,0x1<<8,0x1<<8
I2C1,i2c1_smbus_pec_en_radio,I2C_PECTX_DISABLE,I2C1->BUSCTL,0x40081000+0x50,I2C_BUSCTL_PECTXEN_Msk,0x1<<8,0,0
I2C1,i2c1_address_enable_0,0,0
I2C1,i2c1_address_enable_0,1,0
I2C1,I2C1_addr0_10bit,0,I2C1->ADDR0,0x40081000+0x04,I2C_ADDR0_ADDR_Msk,0x3ff<<1,0,0
I2C1,I2C1_addr0_10bit,0x3ff,I2C1->ADDR0,0x40081000+0x04,I2C_ADDR0_ADDR_Msk,0x3ff<<1,0x3ff<<1,0x3ff<<1
I2C1,I2C1_addr0_7bit,0,I2C1->ADDR0,0x40081000+0x04,I2C_ADDR0_ADDR_Msk,0x3ff<<1,0,0
I2C1,I2C1_addr0_7bit,0x7f,I2C1->ADDR0,0x40081000+0x04,I2C_ADDR0_ADDR_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C1,I2C1_addr0_7bit_smbus,0,I2C1->ADDR0,0x40081000+0x04,I2C_ADDR0_ADDR_Msk,0x3ff<<1,0,0
I2C1,I2C1_addr0_7bit_smbus,0x7f,I2C1->ADDR0,0x40081000+0x04,I2C_ADDR0_ADDR_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C1,I2C1_address_mask0_10bit,0,I2C1->ADDRMSK0,0x40081000+0x24,I2C_ADDRMSK0_ADDRMSK_Msk,0x3ff<<1,0,0
I2C1,I2C1_address_mask0_10bit,0x3ff,I2C1->ADDRMSK0,0x40081000+0x24,I2C_ADDRMSK0_ADDRMSK_Msk,0x3ff<<1,0x3ff<<1,0x3ff<<1
I2C1,I2C1_address_mask0_7bit,0,I2C1->ADDRMSK0,0x40081000+0x24,I2C_ADDRMSK0_ADDRMSK_Msk,0x3ff<<1,0,0
I2C1,I2C1_address_mask0_7bit,0x7f,I2C1->ADDRMSK0,0x40081000+0x24,I2C_ADDRMSK0_ADDRMSK_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C1,I2C1_address_mask0_7bit_smbus,0,I2C1->ADDRMSK0,0x40081000+0x24,I2C_ADDRMSK0_ADDRMSK_Msk,0x3ff<<1,0,0
I2C1,I2C1_address_mask0_7bit_smbus,0x7f,I2C1->ADDRMSK0,0x40081000+0x24,I2C_ADDRMSK0_ADDRMSK_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C1,i2c1_address_gc_enable_0,I2C_GCMODE_DISABLE,I2C1->ADDR0,0x40081000+0x04,I2C_ADDR0_GC_Msk,0x1<<0,0,0
I2C1,i2c1_address_gc_enable_0,I2C_GCMODE_ENABLE,I2C1->ADDR0,0x40081000+0x04,I2C_ADDR0_GC_Msk,0x1<<0,0x1<<0,0x1<<0
I2C1,i2c1_address_enable_1,0,0
I2C1,i2c1_address_enable_1,1,0
I2C1,I2C1_addr1_10bit,0,I2C1->ADDR1,0x40081000+0x18,I2C_ADDR1_ADDR_Msk,0x3ff<<1,0,0
I2C1,I2C1_addr1_10bit,0x3ff,I2C1->ADDR1,0x40081000+0x18,I2C_ADDR1_ADDR_Msk,0x3ff<<1,0x3ff<<1,0x3ff<<1
I2C1,I2C1_addr1_7bit,0,I2C1->ADDR1,0x40081000+0x18,I2C_ADDR1_ADDR_Msk,0x3ff<<1,0,0
I2C1,I2C1_addr1_7bit,0x7f,I2C1->ADDR1,0x40081000+0x18,I2C_ADDR1_ADDR_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C1,I2C1_addr1_7bit_smbus,0,I2C1->ADDR1,0x40081000+0x18,I2C_ADDR1_ADDR_Msk,0x3ff<<1,0,0
I2C1,I2C1_addr1_7bit_smbus,0x7f,I2C1->ADDR1,0x40081000+0x18,I2C_ADDR1_ADDR_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C1,I2C1_address_mask1_10bit,0,I2C1->ADDRMSK1,0x40081000+0x28,I2C_ADDRMSK1_ADDRMSK_Msk,0x3ff<<1,0,0
I2C1,I2C1_address_mask1_10bit,0x3ff,I2C1->ADDRMSK1,0x40081000+0x28,I2C_ADDRMSK1_ADDRMSK_Msk,0x3ff<<1,0x3ff<<1,0x3ff<<1
I2C1,I2C1_address_mask1_7bit,0,I2C1->ADDRMSK1,0x40081000+0x28,I2C_ADDRMSK1_ADDRMSK_Msk,0x3ff<<1,0,0
I2C1,I2C1_address_mask1_7bit,0x7f,I2C1->ADDRMSK1,0x40081000+0x28,I2C_ADDRMSK1_ADDRMSK_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C1,I2C1_address_mask1_7bit_smbus,0,I2C1->ADDRMSK1,0x40081000+0x28,I2C_ADDRMSK1_ADDRMSK_Msk,0x3ff<<1,0,0
I2C1,I2C1_address_mask1_7bit_smbus,0x7f,I2C1->ADDRMSK1,0x40081000+0x28,I2C_ADDRMSK1_ADDRMSK_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C1,i2c1_address_gc_enable_1,I2C_GCMODE_DISABLE,I2C1->ADDR1,0x40081000+0x18,I2C_ADDR1_GC_Msk,0x1<<0,0,0
I2C1,i2c1_address_gc_enable_1,I2C_GCMODE_ENABLE,I2C1->ADDR1,0x40081000+0x18,I2C_ADDR1_GC_Msk,0x1<<0,0x1<<0,0x1<<0
I2C1,i2c1_address_enable_2,0,0
I2C1,i2c1_address_enable_2,1,0
I2C1,I2C1_addr2_10bit,0,I2C1->ADDR2,0x40081000+0x1C,I2C_ADDR2_ADDR_Msk,0x3ff<<1,0,0
I2C1,I2C1_addr2_10bit,0x3ff,I2C1->ADDR2,0x40081000+0x1C,I2C_ADDR2_ADDR_Msk,0x3ff<<1,0x3ff<<1,0x3ff<<1
I2C1,I2C1_addr2_7bit,0,I2C1->ADDR2,0x40081000+0x1C,I2C_ADDR2_ADDR_Msk,0x3ff<<1,0,0
I2C1,I2C1_addr2_7bit,0x7f,I2C1->ADDR2,0x40081000+0x1C,I2C_ADDR2_ADDR_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C1,I2C1_addr2_7bit_smbus,0,I2C1->ADDR2,0x40081000+0x1C,I2C_ADDR2_ADDR_Msk,0x3ff<<1,0,0
I2C1,I2C1_addr2_7bit_smbus,0x7f,I2C1->ADDR2,0x40081000+0x1C,I2C_ADDR2_ADDR_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C1,I2C1_address_mask2_10bit,0,I2C1->ADDRMSK2,0x40081000+0x2C,I2C_ADDRMSK2_ADDRMSK_Msk,0x3ff<<1,0,0
I2C1,I2C1_address_mask2_10bit,0x3ff,I2C1->ADDRMSK2,0x40081000+0x2C,I2C_ADDRMSK2_ADDRMSK_Msk,0x3ff<<1,0x3ff<<1,0x3ff<<1
I2C1,I2C1_address_mask2_7bit,0,I2C1->ADDRMSK2,0x40081000+0x2C,I2C_ADDRMSK2_ADDRMSK_Msk,0x3ff<<1,0,0
I2C1,I2C1_address_mask2_7bit,0x7f,I2C1->ADDRMSK2,0x40081000+0x2C,I2C_ADDRMSK2_ADDRMSK_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C1,I2C1_address_mask2_7bit_smbus,0,I2C1->ADDRMSK2,0x40081000+0x2C,I2C_ADDRMSK2_ADDRMSK_Msk,0x3ff<<1,0,0
I2C1,I2C1_address_mask2_7bit_smbus,0x7f,I2C1->ADDRMSK2,0x40081000+0x2C,I2C_ADDRMSK2_ADDRMSK_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C1,i2c1_address_gc_enable_2,I2C_GCMODE_DISABLE,I2C1->ADDR2,0x40081000+0x1C,I2C_ADDR2_GC_Msk,0x1<<0,0,0
I2C1,i2c1_address_gc_enable_2,I2C_GCMODE_ENABLE,I2C1->ADDR2,0x40081000+0x1C,I2C_ADDR2_GC_Msk,0x1<<0,0x1<<0,0x1<<0
I2C1,i2c1_address_enable_3,0,0
I2C1,i2c1_address_enable_3,1,0
I2C1,I2C1_addr3_10bit,0,I2C1->ADDR3,0x40081000+0x20,I2C_ADDR3_ADDR_Msk,0x3ff<<1,0,0
I2C1,I2C1_addr3_10bit,0x3ff,I2C1->ADDR3,0x40081000+0x20,I2C_ADDR3_ADDR_Msk,0x3ff<<1,0x3ff<<1,0x3ff<<1
I2C1,I2C1_addr3_7bit,0,I2C1->ADDR3,0x40081000+0x20,I2C_ADDR3_ADDR_Msk,0x3ff<<1,0,0
I2C1,I2C1_addr3_7bit,0x7f,I2C1->ADDR3,0x40081000+0x20,I2C_ADDR3_ADDR_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C1,I2C1_addr3_7bit_smbus,0,I2C1->ADDR3,0x40081000+0x20,I2C_ADDR3_ADDR_Msk,0x3ff<<1,0,0
I2C1,I2C1_addr3_7bit_smbus,0x7f,I2C1->ADDR3,0x40081000+0x20,I2C_ADDR3_ADDR_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C1,I2C1_address_mask3_10bit,0,I2C1->ADDRMSK3,0x40081000+0x30,I2C_ADDRMSK3_ADDRMSK_Msk,0x3ff<<1,0,0
I2C1,I2C1_address_mask3_10bit,0x3ff,I2C1->ADDRMSK3,0x40081000+0x30,I2C_ADDRMSK3_ADDRMSK_Msk,0x3ff<<1,0x3ff<<1,0x3ff<<1
I2C1,I2C1_address_mask3_7bit,0,I2C1->ADDRMSK3,0x40081000+0x30,I2C_ADDRMSK3_ADDRMSK_Msk,0x3ff<<1,0,0
I2C1,I2C1_address_mask3_7bit,0x7f,I2C1->ADDRMSK3,0x40081000+0x30,I2C_ADDRMSK3_ADDRMSK_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C1,I2C1_address_mask3_7bit_smbus,0,I2C1->ADDRMSK3,0x40081000+0x30,I2C_ADDRMSK3_ADDRMSK_Msk,0x3ff<<1,0,0
I2C1,I2C1_address_mask3_7bit_smbus,0x7f,I2C1->ADDRMSK3,0x40081000+0x30,I2C_ADDRMSK3_ADDRMSK_Msk,0x3ff<<1,0x7f<<1,0x7f<<1
I2C1,i2c1_address_gc_enable_3,I2C_GCMODE_DISABLE,I2C1->ADDR3,0x40081000+0x20,I2C_ADDR3_GC_Msk,0x1<<0,0,0
I2C1,i2c1_address_gc_enable_3,I2C_GCMODE_ENABLE,I2C1->ADDR3,0x40081000+0x20,I2C_ADDR3_GC_Msk,0x1<<0,0x1<<0,0x1<<0
EBI_BANK2,EBIDataWidth,EBI_BUSWIDTH_8BIT,EBI->CTL0,0x40010020,EBI_CTL_DW16_Msk,0x1 << 1,0,0,EBI data width is 8-bit
EBI_BANK2,EBIDataWidth,EBI_BUSWIDTH_16BIT,EBI->CTL0,0x40010020,EBI_CTL_DW16_Msk,0x1 << 1,EBI_CTL_DW16_Msk,0x1<< 1,EBI data width is 16-bit
EBI_BANK2,EBITimingClass,EBI_TIMING_FASTEST,EBI->CTL0,0x40010020,EBI_CTL_EN_Msk,0x1 << 0,EBI_CTL_EN_Msk,0x1 << 0,EBI Enable Bit
EBI_BANK2,EBITimingClass,EBI_TIMING_FASTEST,EBI->CTL0,0x40010020,EBI_CTL_MCLKDIV_Msk,0x7 << 8,EBI_MCLKDIV_1,0,External Output Clock Divider
EBI_BANK2,EBITimingClass,EBI_TIMING_FASTEST,EBI->TCTL0,0x40010020+0x4,0x0FC0F7F8,0x0FC0F7F8,0,0,Timing Control
EBI_BANK2,EBITimingClass,EBI_TIMING_VERYFAST,EBI->CTL0,0x40010020,EBI_CTL_EN_Msk,0x1 << 0,EBI_CTL_EN_Msk,0x1 << 0,EBI Enable Bit
EBI_BANK2,EBITimingClass,EBI_TIMING_VERYFAST,EBI->CTL0,0x40010020,EBI_CTL_MCLKDIV_Msk,0x7 << 8,EBI_MCLKDIV_1,0,External Output Clock Divider
EBI_BANK2,EBITimingClass,EBI_TIMING_VERYFAST,EBI->TCTL0,0x40010020+0x4,0x0FC0F7F8,0x0FC0F7F8,0x03003318,0x03003318,Timing Control
EBI_BANK2,EBITimingClass,EBI_TIMING_FAST,EBI->CTL0,0x40010020,EBI_CTL_EN_Msk,0x1 << 0,EBI_CTL_EN_Msk,0x1 << 0,EBI Enable Bit
EBI_BANK2,EBITimingClass,EBI_TIMING_FAST,EBI->CTL0,0x40010020,EBI_CTL_MCLKDIV_Msk,0x7 << 8,EBI_MCLKDIV_2,1 << 8,External Output Clock Divider
EBI_BANK2,EBITimingClass,EBI_TIMING_FAST,EBI->TCTL0,0x40010020+0x4,0x0FC0F7F8,0x0FC0F7F8,0,0,Timing Control
EBI_BANK2,EBITimingClass,EBI_TIMING_NORMAL,EBI->CTL0,0x40010020,EBI_CTL_EN_Msk,0x1 << 0,EBI_CTL_EN_Msk,0x1 << 0,EBI Enable Bit
EBI_BANK2,EBITimingClass,EBI_TIMING_NORMAL,EBI->CTL0,0x40010020,EBI_CTL_MCLKDIV_Msk,0x7 << 8,EBI_MCLKDIV_2,1  << 8,External Output Clock Divider
EBI_BANK2,EBITimingClass,EBI_TIMING_NORMAL,EBI->TCTL0,0x40010020+0x4,0x0FC0F7F8,0x0FC0F7F8,0x03003318,0x03003318,Timing Control
EBI_BANK2,EBITimingClass,EBI_TIMING_SLOW,EBI->CTL0,0x40010020,EBI_CTL_EN_Msk,0x1 << 0,EBI_CTL_EN_Msk,0x1 << 0,EBI Enable Bit
EBI_BANK2,EBITimingClass,EBI_TIMING_SLOW,EBI->CTL0,0x40010020,EBI_CTL_MCLKDIV_Msk,0x7 << 8,EBI_MCLKDIV_2,1  << 8,External Output Clock Divider
EBI_BANK2,EBITimingClass,EBI_TIMING_SLOW,EBI->TCTL0,0x40010020+0x4,0x0FC0F7F8,0x0FC0F7F8,0x07007738,0x07007738,Timing Control
EBI_BANK2,EBITimingClass,EBI_TIMING_VERYSLOW,EBI->CTL0,0x40010020,EBI_CTL_EN_Msk,0x1 << 0,EBI_CTL_EN_Msk,0x1 << 0,EBI Enable Bit
EBI_BANK2,EBITimingClass,EBI_TIMING_VERYSLOW,EBI->CTL0,0x40010020,EBI_CTL_MCLKDIV_Msk,0x7 << 8,EBI_MCLKDIV_4,2  << 8,External Output Clock Divider
EBI_BANK2,EBITimingClass,EBI_TIMING_VERYSLOW,EBI->TCTL0,0x40010020+0x4,0x0FC0F7F8,0x0FC0F7F8,0x07007738,0x07007738,Timing Control
EBI_BANK2,EBITimingClass,EBI_TIMING_SLOWEST,EBI->CTL0,0x40010020,EBI_CTL_EN_Msk,0x1 << 0,EBI_CTL_EN_Msk,0x1 << 0,EBI Enable Bit
EBI_BANK2,EBITimingClass,EBI_TIMING_SLOWEST,EBI->CTL0,0x40010020,EBI_CTL_MCLKDIV_Msk,0x7 << 8,EBI_MCLKDIV_8,3  << 8,External Output Clock Divider
EBI_BANK2,EBITimingClass,EBI_TIMING_SLOWEST,EBI->TCTL0,0x40010020+0x4,0x0FC0F7F8,0x0FC0F7F8,0x07007738,0x07007738,Timing Control
EBI_BANK2,EBIBusMode,EBI_OPMODE_NORMAL,EBI->CTL0,0x40010020,EBI_CTL_CACCESS_Msk,0x1 << 4,0,0,Continuous Data Access Mode
EBI_BANK2,EBIBusMode,EBI_OPMODE_CACCESS,EBI->CTL0,0x40010020,EBI_CTL_CACCESS_Msk,0x1 << 4,EBI_CTL_CACCESS_Msk,0x1 << 4,Continuous Data Access Mode
EBI_BANK2,EBICSActiveLevel,EBI_CS_ACTIVE_LOW,EBI->CTL0,0x40010020,EBI_CTL_CSPOLINV_Msk,0x1 << 2,0,0,Chip Select Pin Polar Inverse
EBI_BANK2,EBICSActiveLevel,EBI_CS_ACTIVE_HIGH,EBI->CTL0,0x40010020,EBI_CTL_CSPOLINV_Msk,0x1 << 2,EBI_CTL_CSPOLINV_Msk,0x1 << 2,Chip Select Pin Polar Inverse
EBI_BANK2,EBIDataAccessTime,0,EBI->TCTL0,0x40010020+0x4,EBI_TCTL_TACC_Msk,0x1F << 3,0,0,Min
EBI_BANK2,EBIDataAccessTime,31,EBI->TCTL0,0x40010020+0x4,EBI_TCTL_TACC_Msk,0x1F << 3,31 << 3,31 << 3,Max
EBI_BANK2,EBIDataAccessTime,0,EBI->TCTL0,0x40010020+0x4,EBI_TCTL_TACC_Msk,0x1F << 3,0,0,Default
EBI_BANK2,EBIWAHDEn,1,EBI->TCTL0,0x40010020+0x4,EBI_TCTL_WAHDOFF_Msk,0x1 << 23,1 << 23,1 << 23
EBI_BANK2,EBIWAHDEn,0,EBI->TCTL0,0x40010020+0x4,EBI_TCTL_WAHDOFF_Msk,0x1 << 23,0 << 23,0 << 23
EBI_BANK2,EBIRAHDEn,1,EBI->TCTL0,0x40010020+0x4,EBI_TCTL_RAHDOFF_Msk,0x1 << 22,1 << 22,1 << 22
EBI_BANK2,EBIRAHDEn,0,EBI->TCTL0,0x40010020+0x4,EBI_TCTL_RAHDOFF_Msk,0x1 << 22,0 << 22,0 << 22
EBI_BANK2,EBIDataAccessHoldTime,0,EBI->TCTL0,0x40010020+0x4,EBI_TCTL_TAHD_Msk,0x7 << 8,0 << 8,0 << 8
EBI_BANK2,EBIDataAccessHoldTime,7,EBI->TCTL0,0x40010020+0x4,EBI_TCTL_TAHD_Msk,0x7 << 8,7 << 8,7 << 8
EBI_BANK2,EBIDataAccessHoldTime,0,EBI->TCTL0,0x40010020+0x4,EBI_TCTL_TAHD_Msk,0x7 << 8,0 << 8,0 << 8
PSIO,SlotCtl0En,0
PSIO,SlotCtl0En,1
PSIO,SlotCtl0InitSlot,PSIO_SLOT_DISABLE,PSIO->SCCT[0].SCCTL,0x400C3000+0x20,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT_DISABLE,0x0
PSIO,SlotCtl0InitSlot,PSIO_SLOT0,PSIO->SCCT[0].SCCTL,0x400C3000+0x20,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT0,0x1
PSIO,SlotCtl0InitSlot,PSIO_SLOT1,PSIO->SCCT[0].SCCTL,0x400C3000+0x20,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT1,0x2
PSIO,SlotCtl0InitSlot,PSIO_SLOT2,PSIO->SCCT[0].SCCTL,0x400C3000+0x20,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT2,0x3
PSIO,SlotCtl0InitSlot,PSIO_SLOT3,PSIO->SCCT[0].SCCTL,0x400C3000+0x20,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT3,0x4
PSIO,SlotCtl0InitSlot,PSIO_SLOT4,PSIO->SCCT[0].SCCTL,0x400C3000+0x20,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT4,0x5
PSIO,SlotCtl0InitSlot,PSIO_SLOT5,PSIO->SCCT[0].SCCTL,0x400C3000+0x20,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT5,0x6
PSIO,SlotCtl0InitSlot,PSIO_SLOT6,PSIO->SCCT[0].SCCTL,0x400C3000+0x20,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT6,0x7
PSIO,SlotCtl0InitSlot,PSIO_SLOT7,PSIO->SCCT[0].SCCTL,0x400C3000+0x20,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT7,0x8
PSIO,SlotCtl0EndSlot,PSIO_SLOT_DISABLE,PSIO->SCCT[0].SCCTL,0x400C3000+0x20,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT_DISABLE,0x0 << 4
PSIO,SlotCtl0EndSlot,PSIO_SLOT0,PSIO->SCCT[0].SCCTL,0x400C3000+0x20,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT0,0x1 << 4
PSIO,SlotCtl0EndSlot,PSIO_SLOT1,PSIO->SCCT[0].SCCTL,0x400C3000+0x20,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT1,0x2 << 4
PSIO,SlotCtl0EndSlot,PSIO_SLOT2,PSIO->SCCT[0].SCCTL,0x400C3000+0x20,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT2,0x3 << 4
PSIO,SlotCtl0EndSlot,PSIO_SLOT3,PSIO->SCCT[0].SCCTL,0x400C3000+0x20,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT3,0x4 << 4
PSIO,SlotCtl0EndSlot,PSIO_SLOT4,PSIO->SCCT[0].SCCTL,0x400C3000+0x20,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT4,0x5 << 4
PSIO,SlotCtl0EndSlot,PSIO_SLOT5,PSIO->SCCT[0].SCCTL,0x400C3000+0x20,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT5,0x6 << 4
PSIO,SlotCtl0EndSlot,PSIO_SLOT6,PSIO->SCCT[0].SCCTL,0x400C3000+0x20,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT6,0x7 << 4
PSIO,SlotCtl0EndSlot,PSIO_SLOT7,PSIO->SCCT[0].SCCTL,0x400C3000+0x20,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT7,0x8 << 4
PSIO,SlotCtl0LoopCount,0,PSIO->SCCT[0].SCCTL,0x400C3000+0x20,PSIO_SCCT_SCCTL_SPLCNT_Msk,0x3F << 8,0,0,Min
PSIO,SlotCtl0LoopCount,63,PSIO->SCCT[0].SCCTL,0x400C3000+0x20,PSIO_SCCT_SCCTL_SPLCNT_Msk,0x3F << 8,63 << 8 ,63 << 8 ,Max
PSIO,SlotCtl0TriggerType,PSIO_SW_TRIGGER,PSIO->SCCT[0].SCCTL,0x400C3000+0x20,PSIO_SCCT_SCCTL_TRIGSRC_Msk,0x3 << 14,PSIO_SW_TRIGGER,0x0 << 14
PSIO,SlotCtl0TriggerType,PSIO_FALLING_TRIGGER,PSIO->SCCT[0].SCCTL,0x400C3000+0x20,PSIO_SCCT_SCCTL_TRIGSRC_Msk,0x3 << 14,PSIO_FALLING_TRIGGER,0x1 << 14
PSIO,SlotCtl0TriggerType,PSIO_RISING_TRIGGER,PSIO->SCCT[0].SCCTL,0x400C3000+0x20,PSIO_SCCT_SCCTL_TRIGSRC_Msk,0x3 << 14,PSIO_RISING_TRIGGER,0x2 << 14
PSIO,SlotCtl0TriggerType,PSIO_BOTH_EDGE_TRIGGER,PSIO->SCCT[0].SCCTL,0x400C3000+0x20,PSIO_SCCT_SCCTL_TRIGSRC_Msk,0x3 << 14,PSIO_BOTH_EDGE_TRIGGER,0x3 << 14
PSIO,SlotCtl0RepeatMode,PSIO_REPEAT_ENABLE,PSIO->SCCT[0].SCCTL,0x400C3000+0x20,PSIO_SCCT_SCCTL_REPEAT_Msk,0x1 << 17,PSIO_SCCT_SCCTL_REPEAT_Msk,0x1 << 17
PSIO,SlotCtl0Slot0Count,0,PSIO->SCCT[0].SCSLOT,0x400C3000+0x24,0xF << 0,0xF << 0,0 << 0,0 << 0
PSIO,SlotCtl0Slot0Count,15,PSIO->SCCT[0].SCSLOT,0x400C3000+0x24,0xF << 0,0xF << 0,15 << 0,15 << 0
PSIO,SlotCtl0Slot1Count,0,PSIO->SCCT[0].SCSLOT,0x400C3000+0x24,0xF << 4,0xF << 4,0 << 4,0 << 4
PSIO,SlotCtl0Slot1Count,15,PSIO->SCCT[0].SCSLOT,0x400C3000+0x24,0xF << 4,0xF << 4,15 << 4,15 << 4
PSIO,SlotCtl0Slot2Count,0,PSIO->SCCT[0].SCSLOT,0x400C3000+0x24,0xF << 8,0xF << 8,0 << 8,0 << 8
PSIO,SlotCtl0Slot2Count,15,PSIO->SCCT[0].SCSLOT,0x400C3000+0x24,0xF << 8,0xF << 8,15 << 8,15 << 8
PSIO,SlotCtl0Slot3Count,0,PSIO->SCCT[0].SCSLOT,0x400C3000+0x24,0xF << 12,0xF << 12,0 << 12,0 << 12
PSIO,SlotCtl0Slot3Count,15,PSIO->SCCT[0].SCSLOT,0x400C3000+0x24,0xF << 12,0xF << 12,15 << 12,15 <<12
PSIO,SlotCtl0Slot4Count,0,PSIO->SCCT[0].SCSLOT,0x400C3000+0x24,0xF << 16,0xF << 16,0 << 16,0 << 16
PSIO,SlotCtl0Slot4Count,15,PSIO->SCCT[0].SCSLOT,0x400C3000+0x24,0xF << 16,0xF << 16,15 << 16,15 << 16
PSIO,SlotCtl0Slot5Count,0,PSIO->SCCT[0].SCSLOT,0x400C3000+0x24,0xF << 20,0xF << 20,0 << 20,0 << 20
PSIO,SlotCtl0Slot5Count,15,PSIO->SCCT[0].SCSLOT,0x400C3000+0x24,0xF << 20,0xF << 20,15 << 20,15 << 20
PSIO,SlotCtl0Slot6Count,0,PSIO->SCCT[0].SCSLOT,0x400C3000+0x24,0xF << 24,0xF << 24,0 << 24,0 << 24
PSIO,SlotCtl0Slot6Count,15,PSIO->SCCT[0].SCSLOT,0x400C3000+0x24,0xF << 24,0xF << 24,15 << 24,15 << 24
PSIO,SlotCtl0Slot7Count,0,PSIO->SCCT[0].SCSLOT,0x400C3000+0x24,0xF << 28,0xF << 28,0 << 28,0 << 28
PSIO,SlotCtl0Slot7Count,15,PSIO->SCCT[0].SCSLOT,0x400C3000+0x24,0xF << 28,0xF << 28,15 << 28,15 << 28
PSIO,SlotCtl1En,0
PSIO,SlotCtl1En,1
PSIO,SlotCtl1InitSlot,PSIO_SLOT_DISABLE,PSIO->SCCT[1].SCCTL,0x400C3000+0x28,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT_DISABLE,0x0
PSIO,SlotCtl1InitSlot,PSIO_SLOT0,PSIO->SCCT[1].SCCTL,0x400C3000+0x28,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT0,0x1
PSIO,SlotCtl1InitSlot,PSIO_SLOT1,PSIO->SCCT[1].SCCTL,0x400C3000+0x28,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT1,0x2
PSIO,SlotCtl1InitSlot,PSIO_SLOT2,PSIO->SCCT[1].SCCTL,0x400C3000+0x28,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT2,0x3
PSIO,SlotCtl1InitSlot,PSIO_SLOT3,PSIO->SCCT[1].SCCTL,0x400C3000+0x28,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT3,0x4
PSIO,SlotCtl1InitSlot,PSIO_SLOT4,PSIO->SCCT[1].SCCTL,0x400C3000+0x28,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT4,0x5
PSIO,SlotCtl1InitSlot,PSIO_SLOT5,PSIO->SCCT[1].SCCTL,0x400C3000+0x28,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT5,0x6
PSIO,SlotCtl1InitSlot,PSIO_SLOT6,PSIO->SCCT[1].SCCTL,0x400C3000+0x28,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT6,0x7
PSIO,SlotCtl1InitSlot,PSIO_SLOT7,PSIO->SCCT[1].SCCTL,0x400C3000+0x28,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT7,0x8
PSIO,SlotCtl1EndSlot,PSIO_SLOT_DISABLE,PSIO->SCCT[1].SCCTL,0x400C3000+0x28,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT_DISABLE,0x0 << 4
PSIO,SlotCtl1EndSlot,PSIO_SLOT0,PSIO->SCCT[1].SCCTL,0x400C3000+0x28,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT0,0x1 << 4
PSIO,SlotCtl1EndSlot,PSIO_SLOT1,PSIO->SCCT[1].SCCTL,0x400C3000+0x28,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT1,0x2 << 4
PSIO,SlotCtl1EndSlot,PSIO_SLOT2,PSIO->SCCT[1].SCCTL,0x400C3000+0x28,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT2,0x3 << 4
PSIO,SlotCtl1EndSlot,PSIO_SLOT3,PSIO->SCCT[1].SCCTL,0x400C3000+0x28,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT3,0x4 << 4
PSIO,SlotCtl1EndSlot,PSIO_SLOT4,PSIO->SCCT[1].SCCTL,0x400C3000+0x28,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT4,0x5 << 4
PSIO,SlotCtl1EndSlot,PSIO_SLOT5,PSIO->SCCT[1].SCCTL,0x400C3000+0x28,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT5,0x6 << 4
PSIO,SlotCtl1EndSlot,PSIO_SLOT6,PSIO->SCCT[1].SCCTL,0x400C3000+0x28,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT6,0x7 << 4
PSIO,SlotCtl1EndSlot,PSIO_SLOT7,PSIO->SCCT[1].SCCTL,0x400C3000+0x28,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT7,0x8 << 4
PSIO,SlotCtl1LoopCount,0,PSIO->SCCT[1].SCCTL,0x400C3000+0x28,PSIO_SCCT_SCCTL_SPLCNT_Msk,0x3F << 8,0,0,Min
PSIO,SlotCtl1LoopCount,63,PSIO->SCCT[1].SCCTL,0x400C3000+0x28,PSIO_SCCT_SCCTL_SPLCNT_Msk,0x3F << 8,63 << 8 ,63 << 8 ,Max
PSIO,SlotCtl1TriggerType,PSIO_SW_TRIGGER,PSIO->SCCT[1].SCCTL,0x400C3000+0x28,PSIO_SCCT_SCCTL_TRIGSRC_Msk,0x3 << 14,PSIO_SW_TRIGGER,0x0 << 14
PSIO,SlotCtl1TriggerType,PSIO_FALLING_TRIGGER,PSIO->SCCT[1].SCCTL,0x400C3000+0x28,PSIO_SCCT_SCCTL_TRIGSRC_Msk,0x3 << 14,PSIO_FALLING_TRIGGER,0x1 << 14
PSIO,SlotCtl1TriggerType,PSIO_RISING_TRIGGER,PSIO->SCCT[1].SCCTL,0x400C3000+0x28,PSIO_SCCT_SCCTL_TRIGSRC_Msk,0x3 << 14,PSIO_RISING_TRIGGER,0x2 << 14
PSIO,SlotCtl1TriggerType,PSIO_BOTH_EDGE_TRIGGER,PSIO->SCCT[1].SCCTL,0x400C3000+0x28,PSIO_SCCT_SCCTL_TRIGSRC_Msk,0x3 << 14,PSIO_BOTH_EDGE_TRIGGER,0x3 << 14
PSIO,SlotCtl1RepeatMode,PSIO_REPEAT_ENABLE,PSIO->SCCT[1].SCCTL,0x400C3000+0x28,PSIO_SCCT_SCCTL_REPEAT_Msk,0x1 << 17,PSIO_SCCT_SCCTL_REPEAT_Msk,0x1 << 17
PSIO,SlotCtl1Slot0Count,0,PSIO->SCCT[1].SCSLOT,0x400C3000+0x2C,0xF << 0,0xF << 0,0 << 0,0 << 0
PSIO,SlotCtl1Slot0Count,15,PSIO->SCCT[1].SCSLOT,0x400C3000+0x2C,0xF << 0,0xF << 0,15 << 0,15 << 0
PSIO,SlotCtl1Slot1Count,0,PSIO->SCCT[1].SCSLOT,0x400C3000+0x2C,0xF << 4,0xF << 4,0 << 4,0 << 4
PSIO,SlotCtl1Slot1Count,15,PSIO->SCCT[1].SCSLOT,0x400C3000+0x2C,0xF << 4,0xF << 4,15 << 4,15 << 4
PSIO,SlotCtl1Slot2Count,0,PSIO->SCCT[1].SCSLOT,0x400C3000+0x2C,0xF << 8,0xF << 8,0 << 8,0 << 8
PSIO,SlotCtl1Slot2Count,15,PSIO->SCCT[1].SCSLOT,0x400C3000+0x2C,0xF << 8,0xF << 8,15 << 8,15 << 8
PSIO,SlotCtl1Slot3Count,0,PSIO->SCCT[1].SCSLOT,0x400C3000+0x2C,0xF << 12,0xF << 12,0 << 12,0 << 12
PSIO,SlotCtl1Slot3Count,15,PSIO->SCCT[1].SCSLOT,0x400C3000+0x2C,0xF << 12,0xF << 12,15 << 12,15 <<12
PSIO,SlotCtl1Slot4Count,0,PSIO->SCCT[1].SCSLOT,0x400C3000+0x2C,0xF << 16,0xF << 16,0 << 16,0 << 16
PSIO,SlotCtl1Slot4Count,15,PSIO->SCCT[1].SCSLOT,0x400C3000+0x2C,0xF << 16,0xF << 16,15 << 16,15 << 16
PSIO,SlotCtl1Slot5Count,0,PSIO->SCCT[1].SCSLOT,0x400C3000+0x2C,0xF << 20,0xF << 20,0 << 20,0 << 20
PSIO,SlotCtl1Slot5Count,15,PSIO->SCCT[1].SCSLOT,0x400C3000+0x2C,0xF << 20,0xF << 20,15 << 20,15 << 20
PSIO,SlotCtl1Slot6Count,0,PSIO->SCCT[1].SCSLOT,0x400C3000+0x2C,0xF << 24,0xF << 24,0 << 24,0 << 24
PSIO,SlotCtl1Slot6Count,15,PSIO->SCCT[1].SCSLOT,0x400C3000+0x2C,0xF << 24,0xF << 24,15 << 24,15 << 24
PSIO,SlotCtl1Slot7Count,0,PSIO->SCCT[1].SCSLOT,0x400C3000+0x2C,0xF << 28,0xF << 28,0 << 28,0 << 28
PSIO,SlotCtl1Slot7Count,15,PSIO->SCCT[1].SCSLOT,0x400C3000+0x2C,0xF << 28,0xF << 28,15 << 28,15 << 28
PSIO,SlotCtl2En,0
PSIO,SlotCtl2En,1
PSIO,SlotCtl2InitSlot,PSIO_SLOT_DISABLE,PSIO->SCCT[2].SCCTL,0x400C3000+0x30,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT_DISABLE,0x0
PSIO,SlotCtl2InitSlot,PSIO_SLOT0,PSIO->SCCT[2].SCCTL,0x400C3000+0x30,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT0,0x1
PSIO,SlotCtl2InitSlot,PSIO_SLOT1,PSIO->SCCT[2].SCCTL,0x400C3000+0x30,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT1,0x2
PSIO,SlotCtl2InitSlot,PSIO_SLOT2,PSIO->SCCT[2].SCCTL,0x400C3000+0x30,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT2,0x3
PSIO,SlotCtl2InitSlot,PSIO_SLOT3,PSIO->SCCT[2].SCCTL,0x400C3000+0x30,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT3,0x4
PSIO,SlotCtl2InitSlot,PSIO_SLOT4,PSIO->SCCT[2].SCCTL,0x400C3000+0x30,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT4,0x5
PSIO,SlotCtl2InitSlot,PSIO_SLOT5,PSIO->SCCT[2].SCCTL,0x400C3000+0x30,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT5,0x6
PSIO,SlotCtl2InitSlot,PSIO_SLOT6,PSIO->SCCT[2].SCCTL,0x400C3000+0x30,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT6,0x7
PSIO,SlotCtl2InitSlot,PSIO_SLOT7,PSIO->SCCT[2].SCCTL,0x400C3000+0x30,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT7,0x8
PSIO,SlotCtl2EndSlot,PSIO_SLOT_DISABLE,PSIO->SCCT[2].SCCTL,0x400C3000+0x30,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT_DISABLE,0x0 << 4
PSIO,SlotCtl2EndSlot,PSIO_SLOT0,PSIO->SCCT[2].SCCTL,0x400C3000+0x30,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT0,0x1 << 4
PSIO,SlotCtl2EndSlot,PSIO_SLOT1,PSIO->SCCT[2].SCCTL,0x400C3000+0x30,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT1,0x2 << 4
PSIO,SlotCtl2EndSlot,PSIO_SLOT2,PSIO->SCCT[2].SCCTL,0x400C3000+0x30,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT2,0x3 << 4
PSIO,SlotCtl2EndSlot,PSIO_SLOT3,PSIO->SCCT[2].SCCTL,0x400C3000+0x30,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT3,0x4 << 4
PSIO,SlotCtl2EndSlot,PSIO_SLOT4,PSIO->SCCT[2].SCCTL,0x400C3000+0x30,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT4,0x5 << 4
PSIO,SlotCtl2EndSlot,PSIO_SLOT5,PSIO->SCCT[2].SCCTL,0x400C3000+0x30,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT5,0x6 << 4
PSIO,SlotCtl2EndSlot,PSIO_SLOT6,PSIO->SCCT[2].SCCTL,0x400C3000+0x30,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT6,0x7 << 4
PSIO,SlotCtl2EndSlot,PSIO_SLOT7,PSIO->SCCT[2].SCCTL,0x400C3000+0x30,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT7,0x8 << 4
PSIO,SlotCtl2LoopCount,0,PSIO->SCCT[2].SCCTL,0x400C3000+0x30,PSIO_SCCT_SCCTL_SPLCNT_Msk,0x3F << 8,0,0,Min
PSIO,SlotCtl2LoopCount,63,PSIO->SCCT[2].SCCTL,0x400C3000+0x30,PSIO_SCCT_SCCTL_SPLCNT_Msk,0x3F << 8,63 << 8 ,63 << 8 ,Max
PSIO,SlotCtl2TriggerType,PSIO_SW_TRIGGER,PSIO->SCCT[2].SCCTL,0x400C3000+0x30,PSIO_SCCT_SCCTL_TRIGSRC_Msk,0x3 << 14,PSIO_SW_TRIGGER,0x0 << 14
PSIO,SlotCtl2TriggerType,PSIO_FALLING_TRIGGER,PSIO->SCCT[2].SCCTL,0x400C3000+0x30,PSIO_SCCT_SCCTL_TRIGSRC_Msk,0x3 << 14,PSIO_FALLING_TRIGGER,0x1 << 14
PSIO,SlotCtl2TriggerType,PSIO_RISING_TRIGGER,PSIO->SCCT[2].SCCTL,0x400C3000+0x30,PSIO_SCCT_SCCTL_TRIGSRC_Msk,0x3 << 14,PSIO_RISING_TRIGGER,0x2 << 14
PSIO,SlotCtl2TriggerType,PSIO_BOTH_EDGE_TRIGGER,PSIO->SCCT[2].SCCTL,0x400C3000+0x30,PSIO_SCCT_SCCTL_TRIGSRC_Msk,0x3 << 14,PSIO_BOTH_EDGE_TRIGGER,0x3 << 14
PSIO,SlotCtl2RepeatMode,PSIO_REPEAT_ENABLE,PSIO->SCCT[2].SCCTL,0x400C3000+0x30,PSIO_SCCT_SCCTL_REPEAT_Msk,0x1 << 17,PSIO_SCCT_SCCTL_REPEAT_Msk,0x1 << 17
PSIO,SlotCtl2Slot0Count,0,PSIO->SCCT[2].SCSLOT,0x400C3000+0x34,0xF << 0,0xF << 0,0 << 0,0 << 0
PSIO,SlotCtl2Slot0Count,15,PSIO->SCCT[2].SCSLOT,0x400C3000+0x34,0xF << 0,0xF << 0,15 << 0,15 << 0
PSIO,SlotCtl2Slot1Count,0,PSIO->SCCT[2].SCSLOT,0x400C3000+0x34,0xF << 4,0xF << 4,0 << 4,0 << 4
PSIO,SlotCtl2Slot1Count,15,PSIO->SCCT[2].SCSLOT,0x400C3000+0x34,0xF << 4,0xF << 4,15 << 4,15 << 4
PSIO,SlotCtl2Slot2Count,0,PSIO->SCCT[2].SCSLOT,0x400C3000+0x34,0xF << 8,0xF << 8,0 << 8,0 << 8
PSIO,SlotCtl2Slot2Count,15,PSIO->SCCT[2].SCSLOT,0x400C3000+0x34,0xF << 8,0xF << 8,15 << 8,15 << 8
PSIO,SlotCtl2Slot3Count,0,PSIO->SCCT[2].SCSLOT,0x400C3000+0x34,0xF << 12,0xF << 12,0 << 12,0 << 12
PSIO,SlotCtl2Slot3Count,15,PSIO->SCCT[2].SCSLOT,0x400C3000+0x34,0xF << 12,0xF << 12,15 << 12,15 <<12
PSIO,SlotCtl2Slot4Count,0,PSIO->SCCT[2].SCSLOT,0x400C3000+0x34,0xF << 16,0xF << 16,0 << 16,0 << 16
PSIO,SlotCtl2Slot4Count,15,PSIO->SCCT[2].SCSLOT,0x400C3000+0x34,0xF << 16,0xF << 16,15 << 16,15 << 16
PSIO,SlotCtl2Slot5Count,0,PSIO->SCCT[2].SCSLOT,0x400C3000+0x34,0xF << 20,0xF << 20,0 << 20,0 << 20
PSIO,SlotCtl2Slot5Count,15,PSIO->SCCT[2].SCSLOT,0x400C3000+0x34,0xF << 20,0xF << 20,15 << 20,15 << 20
PSIO,SlotCtl2Slot6Count,0,PSIO->SCCT[2].SCSLOT,0x400C3000+0x34,0xF << 24,0xF << 24,0 << 24,0 << 24
PSIO,SlotCtl2Slot6Count,15,PSIO->SCCT[2].SCSLOT,0x400C3000+0x34,0xF << 24,0xF << 24,15 << 24,15 << 24
PSIO,SlotCtl2Slot7Count,0,PSIO->SCCT[2].SCSLOT,0x400C3000+0x34,0xF << 28,0xF << 28,0 << 28,0 << 28
PSIO,SlotCtl2Slot7Count,15,PSIO->SCCT[2].SCSLOT,0x400C3000+0x34,0xF << 28,0xF << 28,15 << 28,15 << 28
PSIO,SlotCtl3En,0
PSIO,SlotCtl3En,1
PSIO,SlotCtl3InitSlot,PSIO_SLOT_DISABLE,PSIO->SCCT[3].SCCTL,0x400C3000+0x38,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT_DISABLE,0x0
PSIO,SlotCtl3InitSlot,PSIO_SLOT0,PSIO->SCCT[3].SCCTL,0x400C3000+0x38,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT0,0x1
PSIO,SlotCtl3InitSlot,PSIO_SLOT1,PSIO->SCCT[3].SCCTL,0x400C3000+0x38,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT1,0x2
PSIO,SlotCtl3InitSlot,PSIO_SLOT2,PSIO->SCCT[3].SCCTL,0x400C3000+0x38,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT2,0x3
PSIO,SlotCtl3InitSlot,PSIO_SLOT3,PSIO->SCCT[3].SCCTL,0x400C3000+0x38,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT3,0x4
PSIO,SlotCtl3InitSlot,PSIO_SLOT4,PSIO->SCCT[3].SCCTL,0x400C3000+0x38,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT4,0x5
PSIO,SlotCtl3InitSlot,PSIO_SLOT5,PSIO->SCCT[3].SCCTL,0x400C3000+0x38,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT5,0x6
PSIO,SlotCtl3InitSlot,PSIO_SLOT6,PSIO->SCCT[3].SCCTL,0x400C3000+0x38,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT6,0x7
PSIO,SlotCtl3InitSlot,PSIO_SLOT7,PSIO->SCCT[3].SCCTL,0x400C3000+0x38,PSIO_SCCT_SCCTL_INISLOT_Msk,0xF << 0,PSIO_SLOT7,0x8
PSIO,SlotCtl3EndSlot,PSIO_SLOT_DISABLE,PSIO->SCCT[3].SCCTL,0x400C3000+0x38,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT_DISABLE,0x0 << 4
PSIO,SlotCtl3EndSlot,PSIO_SLOT0,PSIO->SCCT[3].SCCTL,0x400C3000+0x38,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT0,0x1 << 4
PSIO,SlotCtl3EndSlot,PSIO_SLOT1,PSIO->SCCT[3].SCCTL,0x400C3000+0x38,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT1,0x2 << 4
PSIO,SlotCtl3EndSlot,PSIO_SLOT2,PSIO->SCCT[3].SCCTL,0x400C3000+0x38,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT2,0x3 << 4
PSIO,SlotCtl3EndSlot,PSIO_SLOT3,PSIO->SCCT[3].SCCTL,0x400C3000+0x38,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT3,0x4 << 4
PSIO,SlotCtl3EndSlot,PSIO_SLOT4,PSIO->SCCT[3].SCCTL,0x400C3000+0x38,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT4,0x5 << 4
PSIO,SlotCtl3EndSlot,PSIO_SLOT5,PSIO->SCCT[3].SCCTL,0x400C3000+0x38,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT5,0x6 << 4
PSIO,SlotCtl3EndSlot,PSIO_SLOT6,PSIO->SCCT[3].SCCTL,0x400C3000+0x38,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT6,0x7 << 4
PSIO,SlotCtl3EndSlot,PSIO_SLOT7,PSIO->SCCT[3].SCCTL,0x400C3000+0x38,PSIO_SCCT_SCCTL_ENDSLOT_Msk,0xF << 4,PSIO_SLOT7,0x8 << 4
PSIO,SlotCtl3LoopCount,0,PSIO->SCCT[3].SCCTL,0x400C3000+0x38,PSIO_SCCT_SCCTL_SPLCNT_Msk,0x3F << 8,0,0,Min
PSIO,SlotCtl3LoopCount,63,PSIO->SCCT[3].SCCTL,0x400C3000+0x38,PSIO_SCCT_SCCTL_SPLCNT_Msk,0x3F << 8,63 << 8 ,63 << 8 ,Max
PSIO,SlotCtl3TriggerType,PSIO_SW_TRIGGER,PSIO->SCCT[3].SCCTL,0x400C3000+0x38,PSIO_SCCT_SCCTL_TRIGSRC_Msk,0x3 << 14,PSIO_SW_TRIGGER,0x0 << 14
PSIO,SlotCtl3TriggerType,PSIO_FALLING_TRIGGER,PSIO->SCCT[3].SCCTL,0x400C3000+0x38,PSIO_SCCT_SCCTL_TRIGSRC_Msk,0x3 << 14,PSIO_FALLING_TRIGGER,0x1 << 14
PSIO,SlotCtl3TriggerType,PSIO_RISING_TRIGGER,PSIO->SCCT[3].SCCTL,0x400C3000+0x38,PSIO_SCCT_SCCTL_TRIGSRC_Msk,0x3 << 14,PSIO_RISING_TRIGGER,0x2 << 14
PSIO,SlotCtl3TriggerType,PSIO_BOTH_EDGE_TRIGGER,PSIO->SCCT[3].SCCTL,0x400C3000+0x38,PSIO_SCCT_SCCTL_TRIGSRC_Msk,0x3 << 14,PSIO_BOTH_EDGE_TRIGGER,0x3 << 14
PSIO,SlotCtl3RepeatMode,PSIO_REPEAT_ENABLE,PSIO->SCCT[3].SCCTL,0x400C3000+0x38,PSIO_SCCT_SCCTL_REPEAT_Msk,0x1 << 17,PSIO_SCCT_SCCTL_REPEAT_Msk,0x1 << 17
PSIO,SlotCtl3Slot0Count,0,PSIO->SCCT[3].SCSLOT,0x400C3000+0x3C,0xF << 0,0xF << 0,0 << 0,0 << 0
PSIO,SlotCtl3Slot0Count,15,PSIO->SCCT[3].SCSLOT,0x400C3000+0x3C,0xF << 0,0xF << 0,15 << 0,15 << 0
PSIO,SlotCtl3Slot1Count,0,PSIO->SCCT[3].SCSLOT,0x400C3000+0x3C,0xF << 4,0xF << 4,0 << 4,0 << 4
PSIO,SlotCtl3Slot1Count,15,PSIO->SCCT[3].SCSLOT,0x400C3000+0x3C,0xF << 4,0xF << 4,15 << 4,15 << 4
PSIO,SlotCtl3Slot2Count,0,PSIO->SCCT[3].SCSLOT,0x400C3000+0x3C,0xF << 8,0xF << 8,0 << 8,0 << 8
PSIO,SlotCtl3Slot2Count,15,PSIO->SCCT[3].SCSLOT,0x400C3000+0x3C,0xF << 8,0xF << 8,15 << 8,15 << 8
PSIO,SlotCtl3Slot3Count,0,PSIO->SCCT[3].SCSLOT,0x400C3000+0x3C,0xF << 12,0xF << 12,0 << 12,0 << 12
PSIO,SlotCtl3Slot3Count,15,PSIO->SCCT[3].SCSLOT,0x400C3000+0x3C,0xF << 12,0xF << 12,15 << 12,15 <<12
PSIO,SlotCtl3Slot4Count,0,PSIO->SCCT[3].SCSLOT,0x400C3000+0x3C,0xF << 16,0xF << 16,0 << 16,0 << 16
PSIO,SlotCtl3Slot4Count,15,PSIO->SCCT[3].SCSLOT,0x400C3000+0x3C,0xF << 16,0xF << 16,15 << 16,15 << 16
PSIO,SlotCtl3Slot5Count,0,PSIO->SCCT[3].SCSLOT,0x400C3000+0x3C,0xF << 20,0xF << 20,0 << 20,0 << 20
PSIO,SlotCtl3Slot5Count,15,PSIO->SCCT[3].SCSLOT,0x400C3000+0x3C,0xF << 20,0xF << 20,15 << 20,15 << 20
PSIO,SlotCtl3Slot6Count,0,PSIO->SCCT[3].SCSLOT,0x400C3000+0x3C,0xF << 24,0xF << 24,0 << 24,0 << 24
PSIO,SlotCtl3Slot6Count,15,PSIO->SCCT[3].SCSLOT,0x400C3000+0x3C,0xF << 24,0xF << 24,15 << 24,15 << 24
PSIO,SlotCtl3Slot7Count,0,PSIO->SCCT[3].SCSLOT,0x400C3000+0x3C,0xF << 28,0xF << 28,0 << 28,0 << 28
PSIO,SlotCtl3Slot7Count,15,PSIO->SCCT[3].SCSLOT,0x400C3000+0x3C,0xF << 28,0xF << 28,15 << 28,15 << 28
PSIO,INTEn,1
PSIO,INTType,PSIO_INTEN_CON0IE_Msk,PSIO->INTEN,0x400C3000+0x4,PSIO_INTEN_CON0IE_Msk,0x1 << 0,PSIO_INTEN_CON0IE_Msk,0x1 << 0
PSIO,INTType,PSIO_INTEN_CON1IE_Msk,PSIO->INTEN,0x400C3000+0x4,PSIO_INTEN_CON1IE_Msk,0x1 << 1,PSIO_INTEN_CON1IE_Msk,0x1 << 1
PSIO,INTType,PSIO_INTEN_MISMATIE_Msk,PSIO->INTEN,0x400C3000+0x4,PSIO_INTEN_MISMATIE_Msk,0x1 << 2,PSIO_INTEN_MISMATIE_Msk,0x1 << 2
PSIO,INTType,PSIO_INTEN_TERRIE_Msk,PSIO->INTEN,0x400C3000+0x4,PSIO_INTEN_TERRIE_Msk,0x1 << 3,PSIO_INTEN_TERRIE_Msk,0x1 << 3
PSIO,INTType,PSIO_INTEN_SC0IE_Msk,PSIO->INTEN,0x400C3000+0x4,PSIO_INTEN_SC0IE_Msk,0x1 << 4,PSIO_INTEN_SC0IE_Msk,0x1 << 4
PSIO,INTType,PSIO_INTEN_SC1IE_Msk,PSIO->INTEN,0x400C3000+0x4,PSIO_INTEN_SC1IE_Msk,0x1 << 5,PSIO_INTEN_SC1IE_Msk,0x1 << 5
PSIO,INTType,PSIO_INTEN_SC2IE_Msk,PSIO->INTEN,0x400C3000+0x4,PSIO_INTEN_SC2IE_Msk,0x1 << 6,PSIO_INTEN_SC2IE_Msk,0x1 << 6
PSIO,INTType,PSIO_INTEN_SC3IE_Msk,PSIO->INTEN,0x400C3000+0x4,PSIO_INTEN_SC3IE_Msk,0x1 << 7,PSIO_INTEN_SC3IE_Msk,0x1 << 7
PSIO,INT0En,1
PSIO,INT0SlotController,PSIO_SC0,PSIO->INTCTL,0x400C3000,PSIO_INTCTL_CONI0SCS_Msk,0x3 << 8,PSIO_SC0 << 8,0x0 << 8
PSIO,INT0SlotController,PSIO_SC1,PSIO->INTCTL,0x400C3000,PSIO_INTCTL_CONI0SCS_Msk,0x3 << 8,PSIO_SC1 << 8,0x1 << 8
PSIO,INT0SlotController,PSIO_SC2,PSIO->INTCTL,0x400C3000,PSIO_INTCTL_CONI0SCS_Msk,0x3 << 8,PSIO_SC2 << 8,0x2 << 8
PSIO,INT0SlotController,PSIO_SC3,PSIO->INTCTL,0x400C3000,PSIO_INTCTL_CONI0SCS_Msk,0x3 << 8,PSIO_SC3 << 8,0x3 << 8
PSIO,INT0Slot,PSIO_SLOT0,PSIO->INTCTL,0x400C3000,PSIO_INTCTL_CONI0SS_Msk,0xF << 0,PSIO_SLOT0,0x1
PSIO,INT0Slot,PSIO_SLOT1,PSIO->INTCTL,0x400C3000,PSIO_INTCTL_CONI0SS_Msk,0xF << 0,PSIO_SLOT1,0x2
PSIO,INT0Slot,PSIO_SLOT2,PSIO->INTCTL,0x400C3000,PSIO_INTCTL_CONI0SS_Msk,0xF << 0,PSIO_SLOT2,0x3
PSIO,INT0Slot,PSIO_SLOT3,PSIO->INTCTL,0x400C3000,PSIO_INTCTL_CONI0SS_Msk,0xF << 0,PSIO_SLOT3,0x4
PSIO,INT0Slot,PSIO_SLOT4,PSIO->INTCTL,0x400C3000,PSIO_INTCTL_CONI0SS_Msk,0xF << 0,PSIO_SLOT4,0x5
PSIO,INT0Slot,PSIO_SLOT5,PSIO->INTCTL,0x400C3000,PSIO_INTCTL_CONI0SS_Msk,0xF << 0,PSIO_SLOT5,0x6
PSIO,INT0Slot,PSIO_SLOT6,PSIO->INTCTL,0x400C3000,PSIO_INTCTL_CONI0SS_Msk,0xF << 0,PSIO_SLOT6,0x7
PSIO,INT0Slot,PSIO_SLOT7,PSIO->INTCTL,0x400C3000,PSIO_INTCTL_CONI0SS_Msk,0xF << 0,PSIO_SLOT7,0x8
PSIO,INT1En,1
PSIO,INT1SlotController,PSIO_SC0,PSIO->INTCTL,0x400C3000,PSIO_INTCTL_CONI1SCS_Msk,0x3 << 12,PSIO_SC0 << 12,0x0 << 12
PSIO,INT1SlotController,PSIO_SC1,PSIO->INTCTL,0x400C3000,PSIO_INTCTL_CONI1SCS_Msk,0x3 << 12,PSIO_SC1 << 12,0x1 << 12
PSIO,INT1SlotController,PSIO_SC2,PSIO->INTCTL,0x400C3000,PSIO_INTCTL_CONI1SCS_Msk,0x3 << 12,PSIO_SC2 << 12,0x2 << 12
PSIO,INT1SlotController,PSIO_SC3,PSIO->INTCTL,0x400C3000,PSIO_INTCTL_CONI1SCS_Msk,0x3 << 12,PSIO_SC3 << 12,0x3 << 12
PSIO,INT1Slot,PSIO_SLOT0,PSIO->INTCTL,0x400C3000,PSIO_INTCTL_CONI1SS_Msk,0xF << 4,PSIO_SLOT0,0x1 << 4
PSIO,INT1Slot,PSIO_SLOT1,PSIO->INTCTL,0x400C3000,PSIO_INTCTL_CONI1SS_Msk,0xF << 4,PSIO_SLOT1,0x2 << 4
PSIO,INT1Slot,PSIO_SLOT2,PSIO->INTCTL,0x400C3000,PSIO_INTCTL_CONI1SS_Msk,0xF << 4,PSIO_SLOT2,0x3 << 4
PSIO,INT1Slot,PSIO_SLOT3,PSIO->INTCTL,0x400C3000,PSIO_INTCTL_CONI1SS_Msk,0xF << 4,PSIO_SLOT3,0x4 << 4
PSIO,INT1Slot,PSIO_SLOT4,PSIO->INTCTL,0x400C3000,PSIO_INTCTL_CONI1SS_Msk,0xF << 4,PSIO_SLOT4,0x5 << 4
PSIO,INT1Slot,PSIO_SLOT5,PSIO->INTCTL,0x400C3000,PSIO_INTCTL_CONI1SS_Msk,0xF << 4,PSIO_SLOT5,0x6 << 4
PSIO,INT1Slot,PSIO_SLOT6,PSIO->INTCTL,0x400C3000,PSIO_INTCTL_CONI1SS_Msk,0xF << 4,PSIO_SLOT6,0x7 << 4
PSIO,INT1Slot,PSIO_SLOT7,PSIO->INTCTL,0x400C3000,PSIO_INTCTL_CONI1SS_Msk,0xF << 4,PSIO_SLOT7,0x8 << 4
PSIO,PIN0En,1,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_PINEN_Msk,0x1 << 26,PSIO_GNCT_GENCTL_PINEN_Msk,0x1 << 26
PSIO,PIN0SlotControllerSelect0,PSIO_SC0,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC0 << 24,0x0 << 24
PSIO,PIN0SlotControllerSelect0,PSIO_SC1,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC1 << 24,0x1 << 24
PSIO,PIN0SlotControllerSelect0,PSIO_SC2,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC2 << 24,0x2 << 24
PSIO,PIN0SlotControllerSelect0,PSIO_SC3,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC3 << 24,0x3 << 24
PSIO,PIN0SlotControllerSelect1,PSIO_SC0,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC0 << 24,0x0 << 24
PSIO,PIN0SlotControllerSelect1,PSIO_SC1,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC1 << 24,0x1 << 24
PSIO,PIN0IOMode,PSIO_INPUT_MODE,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_INPUT_MODE,0x0
PSIO,PIN0IOMode,PSIO_OUTPUT_MODE,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_OUTPUT_MODE,0x1
PSIO,PIN0IOMode,PSIO_OPENDRAIN_MODE,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_OPENDRAIN_MODE,0x2
PSIO,PIN0IOMode,PSIO_QUASI_MODE,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_QUASI_MODE,0x3
PSIO,PIN0InitState,PSIO_LOW_LEVEL,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_LOW_LEVEL,0x0 << 2
PSIO,PIN0InitState,PSIO_HIGH_LEVEL,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_HIGH_LEVEL,0x1 << 2
PSIO,PIN0InitState,PSIO_LAST_OUTPUT,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_LAST_OUTPUT,0x2 << 2
PSIO,PIN0InitState,PSIO_Toggle,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_Toggle,0x3 << 2
PSIO,PIN0IntervalState,PSIO_LOW_LEVEL,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_LOW_LEVEL,0x0 << 4
PSIO,PIN0IntervalState,PSIO_HIGH_LEVEL,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_HIGH_LEVEL,0x1 << 4
PSIO,PIN0IntervalState,PSIO_LAST_OUTPUT,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_LAST_OUTPUT,0x2 << 4
PSIO,PIN0IntervalState,PSIO_Toggle,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_Toggle,0x3 << 4
PSIO,PIN0CP0SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT_DISABLE << 0,0x0 << 0
PSIO,PIN0CP0SLT,PSIO_SLOT0,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT0 << 0,0x1 << 0
PSIO,PIN0CP0SLT,PSIO_SLOT1,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT1 << 0,0x2 << 0
PSIO,PIN0CP0SLT,PSIO_SLOT2,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT2 << 0,0x3 << 0
PSIO,PIN0CP0SLT,PSIO_SLOT3,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT3 << 0,0x4 << 0
PSIO,PIN0CP0SLT,PSIO_SLOT4,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT4 << 0,0x5 << 0
PSIO,PIN0CP0SLT,PSIO_SLOT5,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT5 << 0,0x6 << 0
PSIO,PIN0CP0SLT,PSIO_SLOT6,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT6 << 0,0x7 << 0
PSIO,PIN0CP0SLT,PSIO_SLOT7,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT7 << 0,0x8 << 0
PSIO,PIN0CP0ACT,PSIO_NO_ACTION,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_NO_ACTION << 0,0x0 << 0
PSIO,PIN0CP0ACT,PSIO_OUT_LOW,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_LOW << 0,0x0 << 0
PSIO,PIN0CP0ACT,PSIO_OUT_HIGH,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_HIGH << 0,0x1 << 0
PSIO,PIN0CP0ACT,PSIO_OUT_BUFFER,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_BUFFER << 0,0x2 << 0
PSIO,PIN0CP0ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_TOGGLE << 0,0x3 << 0
PSIO,PIN0CP0ACT,PSIO_IN_BUFFER,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_IN_BUFFER << 0,0x4 << 0
PSIO,PIN0CP0ACT,PSIO_IN_STATUS,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_IN_STATUS << 0,0x5 << 0
PSIO,PIN0CP0ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_IN_STATUS_UPDATE << 0,0x6 << 0
PSIO,PIN0CP1SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT_DISABLE << 4,0x0 << 4
PSIO,PIN0CP1SLT,PSIO_SLOT0,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT0 << 4,0x1 << 4
PSIO,PIN0CP1SLT,PSIO_SLOT1,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT1 << 4,0x2 << 4
PSIO,PIN0CP1SLT,PSIO_SLOT2,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT2 << 4,0x3 << 4
PSIO,PIN0CP1SLT,PSIO_SLOT3,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT3 << 4,0x4 << 4
PSIO,PIN0CP1SLT,PSIO_SLOT4,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT4 << 4,0x5 << 4
PSIO,PIN0CP1SLT,PSIO_SLOT5,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT5 << 4,0x6 << 4
PSIO,PIN0CP1SLT,PSIO_SLOT6,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT6 << 4,0x7 << 4
PSIO,PIN0CP1SLT,PSIO_SLOT7,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT7 << 4,0x8 << 4
PSIO,PIN0CP1ACT,PSIO_NO_ACTION,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_NO_ACTION << 4,0x0 << 4
PSIO,PIN0CP1ACT,PSIO_OUT_LOW,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_LOW << 4,0x0 << 4
PSIO,PIN0CP1ACT,PSIO_OUT_HIGH,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_HIGH << 4,0x1 << 4
PSIO,PIN0CP1ACT,PSIO_OUT_BUFFER,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_BUFFER << 4,0x2 << 4
PSIO,PIN0CP1ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_TOGGLE << 4,0x3 << 4
PSIO,PIN0CP1ACT,PSIO_IN_BUFFER,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_IN_BUFFER << 4,0x4 << 4
PSIO,PIN0CP1ACT,PSIO_IN_STATUS,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_IN_STATUS << 4,0x5 << 4
PSIO,PIN0CP1ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_IN_STATUS_UPDATE << 4,0x6 << 4
PSIO,PIN0CP2SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT_DISABLE << 8,0x0 << 8
PSIO,PIN0CP2SLT,PSIO_SLOT0,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT0 << 8,0x1 << 8
PSIO,PIN0CP2SLT,PSIO_SLOT1,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT1 << 8,0x2 << 8
PSIO,PIN0CP2SLT,PSIO_SLOT2,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT2 << 8,0x3 << 8
PSIO,PIN0CP2SLT,PSIO_SLOT3,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT3 << 8,0x4 << 8
PSIO,PIN0CP2SLT,PSIO_SLOT4,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT4 << 8,0x5 << 8
PSIO,PIN0CP2SLT,PSIO_SLOT5,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT5 << 8,0x6 << 8
PSIO,PIN0CP2SLT,PSIO_SLOT6,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT6 << 8,0x7 << 8
PSIO,PIN0CP2SLT,PSIO_SLOT7,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT7 << 8,0x8 << 8
PSIO,PIN0CP2ACT,PSIO_NO_ACTION,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_NO_ACTION << 8,0x0 << 8
PSIO,PIN0CP2ACT,PSIO_OUT_LOW,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_LOW << 8,0x0 << 8
PSIO,PIN0CP2ACT,PSIO_OUT_HIGH,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_HIGH << 8,0x1 << 8
PSIO,PIN0CP2ACT,PSIO_OUT_BUFFER,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_BUFFER << 8,0x2 << 8
PSIO,PIN0CP2ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_TOGGLE << 8,0x3 << 8
PSIO,PIN0CP2ACT,PSIO_IN_BUFFER,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_IN_BUFFER << 8,0x4 << 8
PSIO,PIN0CP2ACT,PSIO_IN_STATUS,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_IN_STATUS << 8,0x5 << 8
PSIO,PIN0CP2ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_IN_STATUS_UPDATE << 8,0x6 << 8
PSIO,PIN0CP3SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT_DISABLE << 12,0x0 << 12
PSIO,PIN0CP3SLT,PSIO_SLOT0,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT0 << 12,0x1 << 12
PSIO,PIN0CP3SLT,PSIO_SLOT1,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT1 << 12,0x2 << 12
PSIO,PIN0CP3SLT,PSIO_SLOT2,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT2 << 12,0x3 << 12
PSIO,PIN0CP3SLT,PSIO_SLOT3,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT3 << 12,0x4 << 12
PSIO,PIN0CP3SLT,PSIO_SLOT4,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT4 << 12,0x5 << 12
PSIO,PIN0CP3SLT,PSIO_SLOT5,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT5 << 12,0x6 << 12
PSIO,PIN0CP3SLT,PSIO_SLOT6,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT6 << 12,0x7 << 12
PSIO,PIN0CP3SLT,PSIO_SLOT7,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT7 << 12,0x8 << 12
PSIO,PIN0CP3ACT,PSIO_NO_ACTION,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_NO_ACTION << 12,0x0 << 12
PSIO,PIN0CP3ACT,PSIO_OUT_LOW,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_LOW << 12,0x0 << 12
PSIO,PIN0CP3ACT,PSIO_OUT_HIGH,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_HIGH << 12,0x1 << 12
PSIO,PIN0CP3ACT,PSIO_OUT_BUFFER,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_BUFFER << 12,0x2 << 12
PSIO,PIN0CP3ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_TOGGLE << 12,0x3 << 12
PSIO,PIN0CP3ACT,PSIO_IN_BUFFER,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_IN_BUFFER << 12,0x4 << 12
PSIO,PIN0CP3ACT,PSIO_IN_STATUS,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_IN_STATUS << 12,0x5 << 12
PSIO,PIN0CP3ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_IN_STATUS_UPDATE << 12,0x6 << 12
PSIO,PIN0CP4SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT_DISABLE << 16,0x0 << 16
PSIO,PIN0CP4SLT,PSIO_SLOT0,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT0 << 16,0x1 << 16
PSIO,PIN0CP4SLT,PSIO_SLOT1,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT1 << 16,0x2 << 16
PSIO,PIN0CP4SLT,PSIO_SLOT2,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT2 << 16,0x3 << 16
PSIO,PIN0CP4SLT,PSIO_SLOT3,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT3 << 16,0x4 << 16
PSIO,PIN0CP4SLT,PSIO_SLOT4,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT4 << 16,0x5 << 16
PSIO,PIN0CP4SLT,PSIO_SLOT5,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT5 << 16,0x6 << 16
PSIO,PIN0CP4SLT,PSIO_SLOT6,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT6 << 16,0x7 << 16
PSIO,PIN0CP4SLT,PSIO_SLOT7,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT7 << 16,0x8 << 16
PSIO,PIN0CP4ACT,PSIO_NO_ACTION,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_NO_ACTION << 16,0x0 << 16
PSIO,PIN0CP4ACT,PSIO_OUT_LOW,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_LOW << 16,0x0 << 16
PSIO,PIN0CP4ACT,PSIO_OUT_HIGH,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_HIGH << 16,0x1 << 16
PSIO,PIN0CP4ACT,PSIO_OUT_BUFFER,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_BUFFER << 16,0x2 << 16
PSIO,PIN0CP4ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_TOGGLE << 16,0x3 << 16
PSIO,PIN0CP4ACT,PSIO_IN_BUFFER,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_IN_BUFFER << 16,0x4 << 16
PSIO,PIN0CP4ACT,PSIO_IN_STATUS,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_IN_STATUS << 16,0x5 << 16
PSIO,PIN0CP4ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_IN_STATUS_UPDATE << 16,0x6 << 16
PSIO,PIN0CP5SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT_DISABLE << 20,0x0 << 20
PSIO,PIN0CP5SLT,PSIO_SLOT0,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT0 << 20,0x1 << 20
PSIO,PIN0CP5SLT,PSIO_SLOT1,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT1 << 20,0x2 << 20
PSIO,PIN0CP5SLT,PSIO_SLOT2,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT2 << 20,0x3 << 20
PSIO,PIN0CP5SLT,PSIO_SLOT3,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT3 << 20,0x4 << 20
PSIO,PIN0CP5SLT,PSIO_SLOT4,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT4 << 20,0x5 << 20
PSIO,PIN0CP5SLT,PSIO_SLOT5,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT5 << 20,0x6 << 20
PSIO,PIN0CP5SLT,PSIO_SLOT6,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT6 << 20,0x7 << 20
PSIO,PIN0CP5SLT,PSIO_SLOT7,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT7 << 20,0x8 << 20
PSIO,PIN0CP5ACT,PSIO_NO_ACTION,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_NO_ACTION << 20,0x0 << 20
PSIO,PIN0CP5ACT,PSIO_OUT_LOW,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_LOW << 20,0x0 << 20
PSIO,PIN0CP5ACT,PSIO_OUT_HIGH,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_HIGH << 20,0x1 << 20
PSIO,PIN0CP5ACT,PSIO_OUT_BUFFER,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_BUFFER << 20,0x2 << 20
PSIO,PIN0CP5ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_TOGGLE << 20,0x3 << 20
PSIO,PIN0CP5ACT,PSIO_IN_BUFFER,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_IN_BUFFER << 20,0x4 << 20
PSIO,PIN0CP5ACT,PSIO_IN_STATUS,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_IN_STATUS << 20,0x5 << 20
PSIO,PIN0CP5ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_IN_STATUS_UPDATE << 20,0x6 << 20
PSIO,PIN0CP6SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT_DISABLE << 24,0x0 << 24
PSIO,PIN0CP6SLT,PSIO_SLOT0,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT0 << 24,0x1 << 24
PSIO,PIN0CP6SLT,PSIO_SLOT1,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT1 << 24,0x2 << 24
PSIO,PIN0CP6SLT,PSIO_SLOT2,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT2 << 24,0x3 << 24
PSIO,PIN0CP6SLT,PSIO_SLOT3,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT3 << 24,0x4 << 24
PSIO,PIN0CP6SLT,PSIO_SLOT4,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT4 << 24,0x5 << 24
PSIO,PIN0CP6SLT,PSIO_SLOT5,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT5 << 24,0x6 << 24
PSIO,PIN0CP6SLT,PSIO_SLOT6,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT6 << 24,0x7 << 24
PSIO,PIN0CP6SLT,PSIO_SLOT7,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT7 << 24,0x8 << 24
PSIO,PIN0CP6ACT,PSIO_NO_ACTION,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_NO_ACTION << 24,0x0 << 24
PSIO,PIN0CP6ACT,PSIO_OUT_LOW,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_LOW << 24,0x0 << 24
PSIO,PIN0CP6ACT,PSIO_OUT_HIGH,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_HIGH << 24,0x1 << 24
PSIO,PIN0CP6ACT,PSIO_OUT_BUFFER,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_BUFFER << 24,0x2 << 24
PSIO,PIN0CP6ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_TOGGLE << 24,0x3 << 24
PSIO,PIN0CP6ACT,PSIO_IN_BUFFER,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_IN_BUFFER << 24,0x4 << 24
PSIO,PIN0CP6ACT,PSIO_IN_STATUS,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_IN_STATUS << 24,0x5 << 24
PSIO,PIN0CP6ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_IN_STATUS_UPDATE << 24,0x6 << 24
PSIO,PIN0CP7SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT_DISABLE << 28,0x0 << 28
PSIO,PIN0CP7SLT,PSIO_SLOT0,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT0 << 28,0x1 << 28
PSIO,PIN0CP7SLT,PSIO_SLOT1,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT1 << 28,0x2 << 28
PSIO,PIN0CP7SLT,PSIO_SLOT2,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT2 << 28,0x3 << 28
PSIO,PIN0CP7SLT,PSIO_SLOT3,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT3 << 28,0x4 << 28
PSIO,PIN0CP7SLT,PSIO_SLOT4,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT4 << 28,0x5 << 28
PSIO,PIN0CP7SLT,PSIO_SLOT5,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT5 << 28,0x6 << 28
PSIO,PIN0CP7SLT,PSIO_SLOT6,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT6 << 28,0x7 << 28
PSIO,PIN0CP7SLT,PSIO_SLOT7,PSIO->GNCT[0].CPCTL0,0x400C3054,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT7 << 28,0x8 << 28
PSIO,PIN0CP7ACT,PSIO_NO_ACTION,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_NO_ACTION << 28,0x0 << 28
PSIO,PIN0CP7ACT,PSIO_OUT_LOW,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_LOW << 28,0x0 << 28
PSIO,PIN0CP7ACT,PSIO_OUT_HIGH,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_HIGH << 28,0x1 << 28
PSIO,PIN0CP7ACT,PSIO_OUT_BUFFER,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_BUFFER << 28,0x2 << 28
PSIO,PIN0CP7ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_TOGGLE << 28,0x3 << 28
PSIO,PIN0CP7ACT,PSIO_IN_BUFFER,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_IN_BUFFER << 28,0x4 << 28
PSIO,PIN0CP7ACT,PSIO_IN_STATUS,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_IN_STATUS << 28,0x5 << 28
PSIO,PIN0CP7ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[0].CPCTL1,0x400C3058,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_IN_STATUS_UPDATE << 28,0x6 << 28
PSIO,PIN0DataOrder,PSIO_LSB,PSIO->GNCT[0].DATCTL,0x400C3044,PSIO_GNCT_DATCTL_ORDER_Msk,0x1 << 16,PSIO_LSB,0x0 << 16
PSIO,PIN0DataOrder,PSIO_MSB,PSIO->GNCT[0].DATCTL,0x400C3044,PSIO_GNCT_DATCTL_ORDER_Msk,0x1 << 16,PSIO_MSB,0x1 << 16
PSIO,PIN0DataRxDepth,PSIO_DEPTH1,PSIO->GNCT[0].DATCTL,0x400C3044,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH1 << 28,0 << 28
PSIO,PIN0DataRxDepth,PSIO_DEPTH2,PSIO->GNCT[0].DATCTL,0x400C3044,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH2 << 28,1 << 28
PSIO,PIN0DataRxDepth,PSIO_DEPTH3,PSIO->GNCT[0].DATCTL,0x400C3044,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH3 << 28,2 << 28
PSIO,PIN0DataRxDepth,PSIO_DEPTH4,PSIO->GNCT[0].DATCTL,0x400C3044,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH4 << 28,3 << 28
PSIO,PIN0DataRxWidth,1,PSIO->GNCT[0].DATCTL,0x400C3044,PSIO_GNCT_DATCTL_INDATWD_Msk,0x1F << 8,0 << 8,0 << 8,Min
PSIO,PIN0DataRxWidth,32,PSIO->GNCT[0].DATCTL,0x400C3044,PSIO_GNCT_DATCTL_INDATWD_Msk,0x1F << 8,31 << 8,31 << 8,Max
PSIO,PIN0DataRxWidth,0,PSIO->GNCT[0].DATCTL,0x400C3044,PSIO_GNCT_DATCTL_INDATWD_Msk,0x1F << 8,0 << 8,0 << 8,Default
PSIO,PIN0DataTxDepth,PSIO_DEPTH1,PSIO->GNCT[0].DATCTL,0x400C3044,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH1 << 24,0 << 24
PSIO,PIN0DataTxDepth,PSIO_DEPTH2,PSIO->GNCT[0].DATCTL,0x400C3044,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH2 << 24,1 << 24
PSIO,PIN0DataTxDepth,PSIO_DEPTH3,PSIO->GNCT[0].DATCTL,0x400C3044,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH3 << 24,2 << 24
PSIO,PIN0DataTxDepth,PSIO_DEPTH4,PSIO->GNCT[0].DATCTL,0x400C3044,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH4 << 24,3 << 24
PSIO,PIN0DataTxWidth,1,PSIO->GNCT[0].DATCTL,0x400C3044,PSIO_GNCT_DATCTL_OUTDATWD_Msk,0x1F,0,0,Min
PSIO,PIN0DataTxWidth,32,PSIO->GNCT[0].DATCTL,0x400C3044,PSIO_GNCT_DATCTL_OUTDATWD_Msk,0x1F ,31,31,Max
PSIO,PIN0DataTxWidth,0,PSIO->GNCT[0].DATCTL,0x400C3044,PSIO_GNCT_DATCTL_OUTDATWD_Msk,0x1F ,0,0,Default
PSIO,PIN0SwitchPoint0En,0
PSIO,PIN0SwitchPoint0En,1
PSIO,PIN0SwitchPoint0,PSIO_CP0,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP0+1 << 8,0x1 << 8
PSIO,PIN0SwitchPoint0,PSIO_CP1,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP1+1 << 8,0x2 << 8
PSIO,PIN0SwitchPoint0,PSIO_CP2,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP2+1 << 8,0x3 << 8
PSIO,PIN0SwitchPoint0,PSIO_CP3,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP3+1 << 8,0x4 << 8
PSIO,PIN0SwitchPoint0,PSIO_CP4,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP4+1 << 8,0x5 << 8
PSIO,PIN0SwitchPoint0,PSIO_CP5,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP5+1 << 8,0x6 << 8
PSIO,PIN0SwitchPoint0,PSIO_CP6,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP6+1 << 8,0x7 << 8
PSIO,PIN0SwitchPoint0,PSIO_CP7,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP7+1 << 8,0x8 << 8
PSIO,PIN0ModeSwitch0,PSIO_INPUT_MODE,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_INPUT_MODE << 16,0x0 << 16
PSIO,PIN0ModeSwitch0,PSIO_OUTPUT_MODE,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_OUTPUT_MODE << 16,0x1 << 16
PSIO,PIN0ModeSwitch0,PSIO_OPENDRAIN_MODE,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_OPENDRAIN_MODE << 16,0x2 << 16
PSIO,PIN0ModeSwitch0,PSIO_QUASI_MODE,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_QUASI_MODE << 16,0x3 << 16
PSIO,PIN0SwitchPoint1En,0
PSIO,PIN0SwitchPoint1En,1
PSIO,PIN0SwitchPoint1,PSIO_CP0,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP0+1 << 12,0x1 << 12
PSIO,PIN0SwitchPoint1,PSIO_CP1,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP1+1 << 12,0x2 << 12
PSIO,PIN0SwitchPoint1,PSIO_CP2,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP2+1 << 12,0x3 << 12
PSIO,PIN0SwitchPoint1,PSIO_CP3,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP3+1 << 12,0x4 << 12
PSIO,PIN0SwitchPoint1,PSIO_CP4,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP4+1 << 12,0x5 << 12
PSIO,PIN0SwitchPoint1,PSIO_CP5,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP5+1 << 12,0x6 << 12
PSIO,PIN0SwitchPoint1,PSIO_CP6,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP6+1 << 12,0x7 << 12
PSIO,PIN0SwitchPoint1,PSIO_CP7,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP7+1 << 12,0x8 << 12
PSIO,PIN0ModeSwitch1,PSIO_INPUT_MODE,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_INPUT_MODE << 18,0x0 << 18
PSIO,PIN0ModeSwitch1,PSIO_OUTPUT_MODE,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_OUTPUT_MODE << 18,0x1 << 18
PSIO,PIN0ModeSwitch1,PSIO_OPENDRAIN_MODE,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_OPENDRAIN_MODE << 18,0x2 << 18
PSIO,PIN0ModeSwitch1,PSIO_QUASI_MODE,PSIO->GNCT[0].GENCTL,0x400C3040,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_QUASI_MODE << 18,0x3 << 18
PSIO,PIN1En,1,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_PINEN_Msk,0x1 << 26,PSIO_GNCT_GENCTL_PINEN_Msk,0x1 << 26,PIN1En,1,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_PINEN_Msk,0x1 << 26,PSIO_GNCT_GENCTL_PINEN_Msk,0x1 << 26,PIN1En,1,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_PINEN_Msk,0x1 << 26,PSIO_GNCT_GENCTL_PINEN_Msk,0x1 << 26
PSIO,PIN1SlotControllerSelect0,PSIO_SC0,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC0 << 24,0x0 << 24,PIN1SlotControllerSelect0,PSIO_SC0,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC0 << 24,0x0 << 24,PIN1SlotControllerSelect0,PSIO_SC0,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC0 << 24,0x0 << 24
PSIO,PIN1SlotControllerSelect0,PSIO_SC1,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC1 << 24,0x1 << 24,PIN1SlotControllerSelect0,PSIO_SC1,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC1 << 24,0x1 << 24,PIN1SlotControllerSelect0,PSIO_SC1,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC1 << 24,0x1 << 24
PSIO,PIN1SlotControllerSelect0,PSIO_SC2,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC2 << 24,0x2 << 24,PIN1SlotControllerSelect0,PSIO_SC2,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC2 << 24,0x2 << 24,PIN1SlotControllerSelect0,PSIO_SC2,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC2 << 24,0x2 << 24
PSIO,PIN1SlotControllerSelect0,PSIO_SC3,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC3 << 24,0x3 << 24,PIN1SlotControllerSelect0,PSIO_SC3,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC3 << 24,0x3 << 24,PIN1SlotControllerSelect0,PSIO_SC3,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC3 << 24,0x3 << 24
PSIO,PIN1SlotControllerSelect1,PSIO_SC0,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC0 << 24,0x0 << 24,PIN1SlotControllerSelect1,PSIO_SC0,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC0 << 24,0x0 << 24,PIN1SlotControllerSelect1,PSIO_SC0,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC0 << 24,0x0 << 24
PSIO,PIN1SlotControllerSelect1,PSIO_SC1,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC1 << 24,0x1 << 24,PIN1SlotControllerSelect1,PSIO_SC1,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC1 << 24,0x1 << 24,PIN1SlotControllerSelect1,PSIO_SC1,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC1 << 24,0x1 << 24
PSIO,PIN1IOMode,PSIO_INPUT_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_INPUT_MODE,0x0,PIN1IOMode,PSIO_INPUT_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_INPUT_MODE,0x0,PIN1IOMode,PSIO_INPUT_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_INPUT_MODE,0x0
PSIO,PIN1IOMode,PSIO_OUTPUT_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_OUTPUT_MODE,0x1,PIN1IOMode,PSIO_OUTPUT_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_OUTPUT_MODE,0x1,PIN1IOMode,PSIO_OUTPUT_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_OUTPUT_MODE,0x1
PSIO,PIN1IOMode,PSIO_OPENDRAIN_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_OPENDRAIN_MODE,0x2,PIN1IOMode,PSIO_OPENDRAIN_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_OPENDRAIN_MODE,0x2,PIN1IOMode,PSIO_OPENDRAIN_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_OPENDRAIN_MODE,0x2
PSIO,PIN1IOMode,PSIO_QUASI_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_QUASI_MODE,0x3,PIN1IOMode,PSIO_QUASI_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_QUASI_MODE,0x3,PIN1IOMode,PSIO_QUASI_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_QUASI_MODE,0x3
PSIO,PIN1InitState,PSIO_LOW_LEVEL,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_LOW_LEVEL,0x0 << 2,PIN1InitState,PSIO_LOW_LEVEL,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_LOW_LEVEL,0x0 << 2,PIN1InitState,PSIO_LOW_LEVEL,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_LOW_LEVEL,0x0 << 2
PSIO,PIN1InitState,PSIO_HIGH_LEVEL,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_HIGH_LEVEL,0x1 << 2,PIN1InitState,PSIO_HIGH_LEVEL,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_HIGH_LEVEL,0x1 << 2,PIN1InitState,PSIO_HIGH_LEVEL,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_HIGH_LEVEL,0x1 << 2
PSIO,PIN1InitState,PSIO_LAST_OUTPUT,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_LAST_OUTPUT,0x2 << 2,PIN1InitState,PSIO_LAST_OUTPUT,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_LAST_OUTPUT,0x2 << 2,PIN1InitState,PSIO_LAST_OUTPUT,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_LAST_OUTPUT,0x2 << 2
PSIO,PIN1InitState,PSIO_Toggle,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_Toggle,0x3 << 2,PIN1InitState,PSIO_Toggle,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_Toggle,0x3 << 2,PIN1InitState,PSIO_Toggle,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_Toggle,0x3 << 2
PSIO,PIN1IntervalState,PSIO_LOW_LEVEL,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_LOW_LEVEL,0x0 << 4,PIN1IntervalState,PSIO_LOW_LEVEL,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_LOW_LEVEL,0x0 << 4,PIN1IntervalState,PSIO_LOW_LEVEL,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_LOW_LEVEL,0x0 << 4
PSIO,PIN1IntervalState,PSIO_HIGH_LEVEL,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_HIGH_LEVEL,0x1 << 4,PIN1IntervalState,PSIO_HIGH_LEVEL,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_HIGH_LEVEL,0x1 << 4,PIN1IntervalState,PSIO_HIGH_LEVEL,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_HIGH_LEVEL,0x1 << 4
PSIO,PIN1IntervalState,PSIO_LAST_OUTPUT,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_LAST_OUTPUT,0x2 << 4,PIN1IntervalState,PSIO_LAST_OUTPUT,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_LAST_OUTPUT,0x2 << 4,PIN1IntervalState,PSIO_LAST_OUTPUT,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_LAST_OUTPUT,0x2 << 4
PSIO,PIN1IntervalState,PSIO_Toggle,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_Toggle,0x3 << 4,PIN1IntervalState,PSIO_Toggle,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_Toggle,0x3 << 4,PIN1IntervalState,PSIO_Toggle,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_Toggle,0x3 << 4
PSIO,PIN1CP0SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT_DISABLE << 0,0x0 << 0,PIN1CP0SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT_DISABLE << 0,0x0 << 0,PIN1CP0SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT_DISABLE << 0,0x0 << 0
PSIO,PIN1CP0SLT,PSIO_SLOT0,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT0 << 0,0x1 << 0,PIN1CP0SLT,PSIO_SLOT0,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT0 << 0,0x1 << 0,PIN1CP0SLT,PSIO_SLOT0,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT0 << 0,0x1 << 0
PSIO,PIN1CP0SLT,PSIO_SLOT1,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT1 << 0,0x2 << 0,PIN1CP0SLT,PSIO_SLOT1,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT1 << 0,0x2 << 0,PIN1CP0SLT,PSIO_SLOT1,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT1 << 0,0x2 << 0
PSIO,PIN1CP0SLT,PSIO_SLOT2,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT2 << 0,0x3 << 0,PIN1CP0SLT,PSIO_SLOT2,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT2 << 0,0x3 << 0,PIN1CP0SLT,PSIO_SLOT2,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT2 << 0,0x3 << 0
PSIO,PIN1CP0SLT,PSIO_SLOT3,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT3 << 0,0x4 << 0,PIN1CP0SLT,PSIO_SLOT3,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT3 << 0,0x4 << 0,PIN1CP0SLT,PSIO_SLOT3,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT3 << 0,0x4 << 0
PSIO,PIN1CP0SLT,PSIO_SLOT4,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT4 << 0,0x5 << 0,PIN1CP0SLT,PSIO_SLOT4,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT4 << 0,0x5 << 0,PIN1CP0SLT,PSIO_SLOT4,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT4 << 0,0x5 << 0
PSIO,PIN1CP0SLT,PSIO_SLOT5,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT5 << 0,0x6 << 0,PIN1CP0SLT,PSIO_SLOT5,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT5 << 0,0x6 << 0,PIN1CP0SLT,PSIO_SLOT5,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT5 << 0,0x6 << 0
PSIO,PIN1CP0SLT,PSIO_SLOT6,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT6 << 0,0x7 << 0,PIN1CP0SLT,PSIO_SLOT6,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT6 << 0,0x7 << 0,PIN1CP0SLT,PSIO_SLOT6,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT6 << 0,0x7 << 0
PSIO,PIN1CP0SLT,PSIO_SLOT7,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT7 << 0,0x8 << 0,PIN1CP0SLT,PSIO_SLOT7,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT7 << 0,0x8 << 0,PIN1CP0SLT,PSIO_SLOT7,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT7 << 0,0x8 << 0
PSIO,PIN1CP0ACT,PSIO_NO_ACTION,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_NO_ACTION << 0,0x0 << 0,PIN1CP0ACT,PSIO_NO_ACTION,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_NO_ACTION << 0,0x0 << 0,PIN1CP0ACT,PSIO_NO_ACTION,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_NO_ACTION << 0,0x0 << 0
PSIO,PIN1CP0ACT,PSIO_OUT_LOW,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_LOW << 0,0x0 << 0,PIN1CP0ACT,PSIO_OUT_LOW,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_LOW << 0,0x0 << 0,PIN1CP0ACT,PSIO_OUT_LOW,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_LOW << 0,0x0 << 0
PSIO,PIN1CP0ACT,PSIO_OUT_HIGH,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_HIGH << 0,0x1 << 0,PIN1CP0ACT,PSIO_OUT_HIGH,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_HIGH << 0,0x1 << 0,PIN1CP0ACT,PSIO_OUT_HIGH,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_HIGH << 0,0x1 << 0
PSIO,PIN1CP0ACT,PSIO_OUT_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_BUFFER << 0,0x2 << 0,PIN1CP0ACT,PSIO_OUT_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_BUFFER << 0,0x2 << 0,PIN1CP0ACT,PSIO_OUT_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_BUFFER << 0,0x2 << 0
PSIO,PIN1CP0ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_TOGGLE << 0,0x3 << 0,PIN1CP0ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_TOGGLE << 0,0x3 << 0,PIN1CP0ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_TOGGLE << 0,0x3 << 0
PSIO,PIN1CP0ACT,PSIO_IN_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_IN_BUFFER << 0,0x4 << 0,PIN1CP0ACT,PSIO_IN_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_IN_BUFFER << 0,0x4 << 0,PIN1CP0ACT,PSIO_IN_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_IN_BUFFER << 0,0x4 << 0
PSIO,PIN1CP0ACT,PSIO_IN_STATUS,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_IN_STATUS << 0,0x5 << 0,PIN1CP0ACT,PSIO_IN_STATUS,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_IN_STATUS << 0,0x5 << 0,PIN1CP0ACT,PSIO_IN_STATUS,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_IN_STATUS << 0,0x5 << 0
PSIO,PIN1CP0ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_IN_STATUS_UPDATE << 0,0x6 << 0,PIN1CP0ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_IN_STATUS_UPDATE << 0,0x6 << 0,PIN1CP0ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_IN_STATUS_UPDATE << 0,0x6 << 0
PSIO,PIN1CP1SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT_DISABLE << 4,0x0 << 4,PIN1CP1SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT_DISABLE << 4,0x0 << 4,PIN1CP1SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT_DISABLE << 4,0x0 << 4
PSIO,PIN1CP1SLT,PSIO_SLOT0,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT0 << 4,0x1 << 4,PIN1CP1SLT,PSIO_SLOT0,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT0 << 4,0x1 << 4,PIN1CP1SLT,PSIO_SLOT0,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT0 << 4,0x1 << 4
PSIO,PIN1CP1SLT,PSIO_SLOT1,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT1 << 4,0x2 << 4,PIN1CP1SLT,PSIO_SLOT1,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT1 << 4,0x2 << 4,PIN1CP1SLT,PSIO_SLOT1,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT1 << 4,0x2 << 4
PSIO,PIN1CP1SLT,PSIO_SLOT2,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT2 << 4,0x3 << 4,PIN1CP1SLT,PSIO_SLOT2,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT2 << 4,0x3 << 4,PIN1CP1SLT,PSIO_SLOT2,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT2 << 4,0x3 << 4
PSIO,PIN1CP1SLT,PSIO_SLOT3,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT3 << 4,0x4 << 4,PIN1CP1SLT,PSIO_SLOT3,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT3 << 4,0x4 << 4,PIN1CP1SLT,PSIO_SLOT3,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT3 << 4,0x4 << 4
PSIO,PIN1CP1SLT,PSIO_SLOT4,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT4 << 4,0x5 << 4,PIN1CP1SLT,PSIO_SLOT4,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT4 << 4,0x5 << 4,PIN1CP1SLT,PSIO_SLOT4,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT4 << 4,0x5 << 4
PSIO,PIN1CP1SLT,PSIO_SLOT5,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT5 << 4,0x6 << 4,PIN1CP1SLT,PSIO_SLOT5,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT5 << 4,0x6 << 4,PIN1CP1SLT,PSIO_SLOT5,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT5 << 4,0x6 << 4
PSIO,PIN1CP1SLT,PSIO_SLOT6,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT6 << 4,0x7 << 4,PIN1CP1SLT,PSIO_SLOT6,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT6 << 4,0x7 << 4,PIN1CP1SLT,PSIO_SLOT6,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT6 << 4,0x7 << 4
PSIO,PIN1CP1SLT,PSIO_SLOT7,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT7 << 4,0x8 << 4,PIN1CP1SLT,PSIO_SLOT7,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT7 << 4,0x8 << 4,PIN1CP1SLT,PSIO_SLOT7,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT7 << 4,0x8 << 4
PSIO,PIN1CP1ACT,PSIO_NO_ACTION,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_NO_ACTION << 4,0x0 << 4,PIN1CP1ACT,PSIO_NO_ACTION,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_NO_ACTION << 4,0x0 << 4,PIN1CP1ACT,PSIO_NO_ACTION,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_NO_ACTION << 4,0x0 << 4
PSIO,PIN1CP1ACT,PSIO_OUT_LOW,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_LOW << 4,0x0 << 4,PIN1CP1ACT,PSIO_OUT_LOW,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_LOW << 4,0x0 << 4,PIN1CP1ACT,PSIO_OUT_LOW,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_LOW << 4,0x0 << 4
PSIO,PIN1CP1ACT,PSIO_OUT_HIGH,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_HIGH << 4,0x1 << 4,PIN1CP1ACT,PSIO_OUT_HIGH,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_HIGH << 4,0x1 << 4,PIN1CP1ACT,PSIO_OUT_HIGH,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_HIGH << 4,0x1 << 4
PSIO,PIN1CP1ACT,PSIO_OUT_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_BUFFER << 4,0x2 << 4,PIN1CP1ACT,PSIO_OUT_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_BUFFER << 4,0x2 << 4,PIN1CP1ACT,PSIO_OUT_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_BUFFER << 4,0x2 << 4
PSIO,PIN1CP1ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_TOGGLE << 4,0x3 << 4,PIN1CP1ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_TOGGLE << 4,0x3 << 4,PIN1CP1ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_TOGGLE << 4,0x3 << 4
PSIO,PIN1CP1ACT,PSIO_IN_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_IN_BUFFER << 4,0x4 << 4,PIN1CP1ACT,PSIO_IN_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_IN_BUFFER << 4,0x4 << 4,PIN1CP1ACT,PSIO_IN_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_IN_BUFFER << 4,0x4 << 4
PSIO,PIN1CP1ACT,PSIO_IN_STATUS,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_IN_STATUS << 4,0x5 << 4,PIN1CP1ACT,PSIO_IN_STATUS,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_IN_STATUS << 4,0x5 << 4,PIN1CP1ACT,PSIO_IN_STATUS,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_IN_STATUS << 4,0x5 << 4
PSIO,PIN1CP1ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_IN_STATUS_UPDATE << 4,0x6 << 4,PIN1CP1ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_IN_STATUS_UPDATE << 4,0x6 << 4,PIN1CP1ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_IN_STATUS_UPDATE << 4,0x6 << 4
PSIO,PIN1CP2SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT_DISABLE << 8,0x0 << 8,PIN1CP2SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT_DISABLE << 8,0x0 << 8,PIN1CP2SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT_DISABLE << 8,0x0 << 8
PSIO,PIN1CP2SLT,PSIO_SLOT0,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT0 << 8,0x1 << 8,PIN1CP2SLT,PSIO_SLOT0,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT0 << 8,0x1 << 8,PIN1CP2SLT,PSIO_SLOT0,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT0 << 8,0x1 << 8
PSIO,PIN1CP2SLT,PSIO_SLOT1,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT1 << 8,0x2 << 8,PIN1CP2SLT,PSIO_SLOT1,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT1 << 8,0x2 << 8,PIN1CP2SLT,PSIO_SLOT1,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT1 << 8,0x2 << 8
PSIO,PIN1CP2SLT,PSIO_SLOT2,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT2 << 8,0x3 << 8,PIN1CP2SLT,PSIO_SLOT2,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT2 << 8,0x3 << 8,PIN1CP2SLT,PSIO_SLOT2,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT2 << 8,0x3 << 8
PSIO,PIN1CP2SLT,PSIO_SLOT3,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT3 << 8,0x4 << 8,PIN1CP2SLT,PSIO_SLOT3,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT3 << 8,0x4 << 8,PIN1CP2SLT,PSIO_SLOT3,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT3 << 8,0x4 << 8
PSIO,PIN1CP2SLT,PSIO_SLOT4,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT4 << 8,0x5 << 8,PIN1CP2SLT,PSIO_SLOT4,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT4 << 8,0x5 << 8,PIN1CP2SLT,PSIO_SLOT4,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT4 << 8,0x5 << 8
PSIO,PIN1CP2SLT,PSIO_SLOT5,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT5 << 8,0x6 << 8,PIN1CP2SLT,PSIO_SLOT5,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT5 << 8,0x6 << 8,PIN1CP2SLT,PSIO_SLOT5,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT5 << 8,0x6 << 8
PSIO,PIN1CP2SLT,PSIO_SLOT6,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT6 << 8,0x7 << 8,PIN1CP2SLT,PSIO_SLOT6,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT6 << 8,0x7 << 8,PIN1CP2SLT,PSIO_SLOT6,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT6 << 8,0x7 << 8
PSIO,PIN1CP2SLT,PSIO_SLOT7,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT7 << 8,0x8 << 8,PIN1CP2SLT,PSIO_SLOT7,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT7 << 8,0x8 << 8,PIN1CP2SLT,PSIO_SLOT7,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT7 << 8,0x8 << 8
PSIO,PIN1CP2ACT,PSIO_NO_ACTION,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_NO_ACTION << 8,0x0 << 8,PIN1CP2ACT,PSIO_NO_ACTION,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_NO_ACTION << 8,0x0 << 8,PIN1CP2ACT,PSIO_NO_ACTION,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_NO_ACTION << 8,0x0 << 8
PSIO,PIN1CP2ACT,PSIO_OUT_LOW,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_LOW << 8,0x0 << 8,PIN1CP2ACT,PSIO_OUT_LOW,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_LOW << 8,0x0 << 8,PIN1CP2ACT,PSIO_OUT_LOW,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_LOW << 8,0x0 << 8
PSIO,PIN1CP2ACT,PSIO_OUT_HIGH,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_HIGH << 8,0x1 << 8,PIN1CP2ACT,PSIO_OUT_HIGH,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_HIGH << 8,0x1 << 8,PIN1CP2ACT,PSIO_OUT_HIGH,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_HIGH << 8,0x1 << 8
PSIO,PIN1CP2ACT,PSIO_OUT_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_BUFFER << 8,0x2 << 8,PIN1CP2ACT,PSIO_OUT_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_BUFFER << 8,0x2 << 8,PIN1CP2ACT,PSIO_OUT_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_BUFFER << 8,0x2 << 8
PSIO,PIN1CP2ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_TOGGLE << 8,0x3 << 8,PIN1CP2ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_TOGGLE << 8,0x3 << 8,PIN1CP2ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_TOGGLE << 8,0x3 << 8
PSIO,PIN1CP2ACT,PSIO_IN_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_IN_BUFFER << 8,0x4 << 8,PIN1CP2ACT,PSIO_IN_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_IN_BUFFER << 8,0x4 << 8,PIN1CP2ACT,PSIO_IN_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_IN_BUFFER << 8,0x4 << 8
PSIO,PIN1CP2ACT,PSIO_IN_STATUS,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_IN_STATUS << 8,0x5 << 8,PIN1CP2ACT,PSIO_IN_STATUS,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_IN_STATUS << 8,0x5 << 8,PIN1CP2ACT,PSIO_IN_STATUS,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_IN_STATUS << 8,0x5 << 8
PSIO,PIN1CP2ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_IN_STATUS_UPDATE << 8,0x6 << 8,PIN1CP2ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_IN_STATUS_UPDATE << 8,0x6 << 8,PIN1CP2ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_IN_STATUS_UPDATE << 8,0x6 << 8
PSIO,PIN1CP3SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT_DISABLE << 12,0x0 << 12,PIN1CP3SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT_DISABLE << 12,0x0 << 12,PIN1CP3SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT_DISABLE << 12,0x0 << 12
PSIO,PIN1CP3SLT,PSIO_SLOT0,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT0 << 12,0x1 << 12,PIN1CP3SLT,PSIO_SLOT0,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT0 << 12,0x1 << 12,PIN1CP3SLT,PSIO_SLOT0,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT0 << 12,0x1 << 12
PSIO,PIN1CP3SLT,PSIO_SLOT1,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT1 << 12,0x2 << 12,PIN1CP3SLT,PSIO_SLOT1,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT1 << 12,0x2 << 12,PIN1CP3SLT,PSIO_SLOT1,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT1 << 12,0x2 << 12
PSIO,PIN1CP3SLT,PSIO_SLOT2,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT2 << 12,0x3 << 12,PIN1CP3SLT,PSIO_SLOT2,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT2 << 12,0x3 << 12,PIN1CP3SLT,PSIO_SLOT2,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT2 << 12,0x3 << 12
PSIO,PIN1CP3SLT,PSIO_SLOT3,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT3 << 12,0x4 << 12,PIN1CP3SLT,PSIO_SLOT3,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT3 << 12,0x4 << 12,PIN1CP3SLT,PSIO_SLOT3,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT3 << 12,0x4 << 12
PSIO,PIN1CP3SLT,PSIO_SLOT4,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT4 << 12,0x5 << 12,PIN1CP3SLT,PSIO_SLOT4,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT4 << 12,0x5 << 12,PIN1CP3SLT,PSIO_SLOT4,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT4 << 12,0x5 << 12
PSIO,PIN1CP3SLT,PSIO_SLOT5,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT5 << 12,0x6 << 12,PIN1CP3SLT,PSIO_SLOT5,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT5 << 12,0x6 << 12,PIN1CP3SLT,PSIO_SLOT5,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT5 << 12,0x6 << 12
PSIO,PIN1CP3SLT,PSIO_SLOT6,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT6 << 12,0x7 << 12,PIN1CP3SLT,PSIO_SLOT6,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT6 << 12,0x7 << 12,PIN1CP3SLT,PSIO_SLOT6,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT6 << 12,0x7 << 12
PSIO,PIN1CP3SLT,PSIO_SLOT7,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT7 << 12,0x8 << 12,PIN1CP3SLT,PSIO_SLOT7,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT7 << 12,0x8 << 12,PIN1CP3SLT,PSIO_SLOT7,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT7 << 12,0x8 << 12
PSIO,PIN1CP3ACT,PSIO_NO_ACTION,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_NO_ACTION << 12,0x0 << 12,PIN1CP3ACT,PSIO_NO_ACTION,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_NO_ACTION << 12,0x0 << 12,PIN1CP3ACT,PSIO_NO_ACTION,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_NO_ACTION << 12,0x0 << 12
PSIO,PIN1CP3ACT,PSIO_OUT_LOW,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_LOW << 12,0x0 << 12,PIN1CP3ACT,PSIO_OUT_LOW,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_LOW << 12,0x0 << 12,PIN1CP3ACT,PSIO_OUT_LOW,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_LOW << 12,0x0 << 12
PSIO,PIN1CP3ACT,PSIO_OUT_HIGH,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_HIGH << 12,0x1 << 12,PIN1CP3ACT,PSIO_OUT_HIGH,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_HIGH << 12,0x1 << 12,PIN1CP3ACT,PSIO_OUT_HIGH,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_HIGH << 12,0x1 << 12
PSIO,PIN1CP3ACT,PSIO_OUT_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_BUFFER << 12,0x2 << 12,PIN1CP3ACT,PSIO_OUT_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_BUFFER << 12,0x2 << 12,PIN1CP3ACT,PSIO_OUT_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_BUFFER << 12,0x2 << 12
PSIO,PIN1CP3ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_TOGGLE << 12,0x3 << 12,PIN1CP3ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_TOGGLE << 12,0x3 << 12,PIN1CP3ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_TOGGLE << 12,0x3 << 12
PSIO,PIN1CP3ACT,PSIO_IN_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_IN_BUFFER << 12,0x4 << 12,PIN1CP3ACT,PSIO_IN_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_IN_BUFFER << 12,0x4 << 12,PIN1CP3ACT,PSIO_IN_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_IN_BUFFER << 12,0x4 << 12
PSIO,PIN1CP3ACT,PSIO_IN_STATUS,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_IN_STATUS << 12,0x5 << 12,PIN1CP3ACT,PSIO_IN_STATUS,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_IN_STATUS << 12,0x5 << 12,PIN1CP3ACT,PSIO_IN_STATUS,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_IN_STATUS << 12,0x5 << 12
PSIO,PIN1CP3ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_IN_STATUS_UPDATE << 12,0x6 << 12,PIN1CP3ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_IN_STATUS_UPDATE << 12,0x6 << 12,PIN1CP3ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_IN_STATUS_UPDATE << 12,0x6 << 12
PSIO,PIN1CP4SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT_DISABLE << 16,0x0 << 16,PIN1CP4SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT_DISABLE << 16,0x0 << 16,PIN1CP4SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT_DISABLE << 16,0x0 << 16
PSIO,PIN1CP4SLT,PSIO_SLOT0,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT0 << 16,0x1 << 16,PIN1CP4SLT,PSIO_SLOT0,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT0 << 16,0x1 << 16,PIN1CP4SLT,PSIO_SLOT0,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT0 << 16,0x1 << 16
PSIO,PIN1CP4SLT,PSIO_SLOT1,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT1 << 16,0x2 << 16,PIN1CP4SLT,PSIO_SLOT1,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT1 << 16,0x2 << 16,PIN1CP4SLT,PSIO_SLOT1,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT1 << 16,0x2 << 16
PSIO,PIN1CP4SLT,PSIO_SLOT2,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT2 << 16,0x3 << 16,PIN1CP4SLT,PSIO_SLOT2,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT2 << 16,0x3 << 16,PIN1CP4SLT,PSIO_SLOT2,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT2 << 16,0x3 << 16
PSIO,PIN1CP4SLT,PSIO_SLOT3,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT3 << 16,0x4 << 16,PIN1CP4SLT,PSIO_SLOT3,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT3 << 16,0x4 << 16,PIN1CP4SLT,PSIO_SLOT3,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT3 << 16,0x4 << 16
PSIO,PIN1CP4SLT,PSIO_SLOT4,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT4 << 16,0x5 << 16,PIN1CP4SLT,PSIO_SLOT4,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT4 << 16,0x5 << 16,PIN1CP4SLT,PSIO_SLOT4,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT4 << 16,0x5 << 16
PSIO,PIN1CP4SLT,PSIO_SLOT5,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT5 << 16,0x6 << 16,PIN1CP4SLT,PSIO_SLOT5,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT5 << 16,0x6 << 16,PIN1CP4SLT,PSIO_SLOT5,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT5 << 16,0x6 << 16
PSIO,PIN1CP4SLT,PSIO_SLOT6,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT6 << 16,0x7 << 16,PIN1CP4SLT,PSIO_SLOT6,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT6 << 16,0x7 << 16,PIN1CP4SLT,PSIO_SLOT6,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT6 << 16,0x7 << 16
PSIO,PIN1CP4SLT,PSIO_SLOT7,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT7 << 16,0x8 << 16,PIN1CP4SLT,PSIO_SLOT7,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT7 << 16,0x8 << 16,PIN1CP4SLT,PSIO_SLOT7,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT7 << 16,0x8 << 16
PSIO,PIN1CP4ACT,PSIO_NO_ACTION,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_NO_ACTION << 16,0x0 << 16,PIN1CP4ACT,PSIO_NO_ACTION,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_NO_ACTION << 16,0x0 << 16,PIN1CP4ACT,PSIO_NO_ACTION,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_NO_ACTION << 16,0x0 << 16
PSIO,PIN1CP4ACT,PSIO_OUT_LOW,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_LOW << 16,0x0 << 16,PIN1CP4ACT,PSIO_OUT_LOW,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_LOW << 16,0x0 << 16,PIN1CP4ACT,PSIO_OUT_LOW,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_LOW << 16,0x0 << 16
PSIO,PIN1CP4ACT,PSIO_OUT_HIGH,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_HIGH << 16,0x1 << 16,PIN1CP4ACT,PSIO_OUT_HIGH,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_HIGH << 16,0x1 << 16,PIN1CP4ACT,PSIO_OUT_HIGH,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_HIGH << 16,0x1 << 16
PSIO,PIN1CP4ACT,PSIO_OUT_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_BUFFER << 16,0x2 << 16,PIN1CP4ACT,PSIO_OUT_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_BUFFER << 16,0x2 << 16,PIN1CP4ACT,PSIO_OUT_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_BUFFER << 16,0x2 << 16
PSIO,PIN1CP4ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_TOGGLE << 16,0x3 << 16,PIN1CP4ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_TOGGLE << 16,0x3 << 16,PIN1CP4ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_TOGGLE << 16,0x3 << 16
PSIO,PIN1CP4ACT,PSIO_IN_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_IN_BUFFER << 16,0x4 << 16,PIN1CP4ACT,PSIO_IN_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_IN_BUFFER << 16,0x4 << 16,PIN1CP4ACT,PSIO_IN_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_IN_BUFFER << 16,0x4 << 16
PSIO,PIN1CP4ACT,PSIO_IN_STATUS,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_IN_STATUS << 16,0x5 << 16,PIN1CP4ACT,PSIO_IN_STATUS,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_IN_STATUS << 16,0x5 << 16,PIN1CP4ACT,PSIO_IN_STATUS,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_IN_STATUS << 16,0x5 << 16
PSIO,PIN1CP4ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_IN_STATUS_UPDATE << 16,0x6 << 16,PIN1CP4ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_IN_STATUS_UPDATE << 16,0x6 << 16,PIN1CP4ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_IN_STATUS_UPDATE << 16,0x6 << 16
PSIO,PIN1CP5SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT_DISABLE << 20,0x0 << 20,PIN1CP5SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT_DISABLE << 20,0x0 << 20,PIN1CP5SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT_DISABLE << 20,0x0 << 20
PSIO,PIN1CP5SLT,PSIO_SLOT0,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT0 << 20,0x1 << 20,PIN1CP5SLT,PSIO_SLOT0,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT0 << 20,0x1 << 20,PIN1CP5SLT,PSIO_SLOT0,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT0 << 20,0x1 << 20
PSIO,PIN1CP5SLT,PSIO_SLOT1,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT1 << 20,0x2 << 20,PIN1CP5SLT,PSIO_SLOT1,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT1 << 20,0x2 << 20,PIN1CP5SLT,PSIO_SLOT1,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT1 << 20,0x2 << 20
PSIO,PIN1CP5SLT,PSIO_SLOT2,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT2 << 20,0x3 << 20,PIN1CP5SLT,PSIO_SLOT2,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT2 << 20,0x3 << 20,PIN1CP5SLT,PSIO_SLOT2,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT2 << 20,0x3 << 20
PSIO,PIN1CP5SLT,PSIO_SLOT3,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT3 << 20,0x4 << 20,PIN1CP5SLT,PSIO_SLOT3,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT3 << 20,0x4 << 20,PIN1CP5SLT,PSIO_SLOT3,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT3 << 20,0x4 << 20
PSIO,PIN1CP5SLT,PSIO_SLOT4,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT4 << 20,0x5 << 20,PIN1CP5SLT,PSIO_SLOT4,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT4 << 20,0x5 << 20,PIN1CP5SLT,PSIO_SLOT4,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT4 << 20,0x5 << 20
PSIO,PIN1CP5SLT,PSIO_SLOT5,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT5 << 20,0x6 << 20,PIN1CP5SLT,PSIO_SLOT5,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT5 << 20,0x6 << 20,PIN1CP5SLT,PSIO_SLOT5,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT5 << 20,0x6 << 20
PSIO,PIN1CP5SLT,PSIO_SLOT6,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT6 << 20,0x7 << 20,PIN1CP5SLT,PSIO_SLOT6,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT6 << 20,0x7 << 20,PIN1CP5SLT,PSIO_SLOT6,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT6 << 20,0x7 << 20
PSIO,PIN1CP5SLT,PSIO_SLOT7,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT7 << 20,0x8 << 20,PIN1CP5SLT,PSIO_SLOT7,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT7 << 20,0x8 << 20,PIN1CP5SLT,PSIO_SLOT7,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT7 << 20,0x8 << 20
PSIO,PIN1CP5ACT,PSIO_NO_ACTION,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_NO_ACTION << 20,0x0 << 20,PIN1CP5ACT,PSIO_NO_ACTION,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_NO_ACTION << 20,0x0 << 20,PIN1CP5ACT,PSIO_NO_ACTION,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_NO_ACTION << 20,0x0 << 20
PSIO,PIN1CP5ACT,PSIO_OUT_LOW,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_LOW << 20,0x0 << 20,PIN1CP5ACT,PSIO_OUT_LOW,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_LOW << 20,0x0 << 20,PIN1CP5ACT,PSIO_OUT_LOW,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_LOW << 20,0x0 << 20
PSIO,PIN1CP5ACT,PSIO_OUT_HIGH,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_HIGH << 20,0x1 << 20,PIN1CP5ACT,PSIO_OUT_HIGH,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_HIGH << 20,0x1 << 20,PIN1CP5ACT,PSIO_OUT_HIGH,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_HIGH << 20,0x1 << 20
PSIO,PIN1CP5ACT,PSIO_OUT_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_BUFFER << 20,0x2 << 20,PIN1CP5ACT,PSIO_OUT_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_BUFFER << 20,0x2 << 20,PIN1CP5ACT,PSIO_OUT_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_BUFFER << 20,0x2 << 20
PSIO,PIN1CP5ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_TOGGLE << 20,0x3 << 20,PIN1CP5ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_TOGGLE << 20,0x3 << 20,PIN1CP5ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_TOGGLE << 20,0x3 << 20
PSIO,PIN1CP5ACT,PSIO_IN_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_IN_BUFFER << 20,0x4 << 20,PIN1CP5ACT,PSIO_IN_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_IN_BUFFER << 20,0x4 << 20,PIN1CP5ACT,PSIO_IN_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_IN_BUFFER << 20,0x4 << 20
PSIO,PIN1CP5ACT,PSIO_IN_STATUS,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_IN_STATUS << 20,0x5 << 20,PIN1CP5ACT,PSIO_IN_STATUS,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_IN_STATUS << 20,0x5 << 20,PIN1CP5ACT,PSIO_IN_STATUS,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_IN_STATUS << 20,0x5 << 20
PSIO,PIN1CP5ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_IN_STATUS_UPDATE << 20,0x6 << 20,PIN1CP5ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_IN_STATUS_UPDATE << 20,0x6 << 20,PIN1CP5ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_IN_STATUS_UPDATE << 20,0x6 << 20
PSIO,PIN1CP6SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT_DISABLE << 24,0x0 << 24,PIN1CP6SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT_DISABLE << 24,0x0 << 24,PIN1CP6SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT_DISABLE << 24,0x0 << 24
PSIO,PIN1CP6SLT,PSIO_SLOT0,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT0 << 24,0x1 << 24,PIN1CP6SLT,PSIO_SLOT0,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT0 << 24,0x1 << 24,PIN1CP6SLT,PSIO_SLOT0,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT0 << 24,0x1 << 24
PSIO,PIN1CP6SLT,PSIO_SLOT1,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT1 << 24,0x2 << 24,PIN1CP6SLT,PSIO_SLOT1,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT1 << 24,0x2 << 24,PIN1CP6SLT,PSIO_SLOT1,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT1 << 24,0x2 << 24
PSIO,PIN1CP6SLT,PSIO_SLOT2,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT2 << 24,0x3 << 24,PIN1CP6SLT,PSIO_SLOT2,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT2 << 24,0x3 << 24,PIN1CP6SLT,PSIO_SLOT2,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT2 << 24,0x3 << 24
PSIO,PIN1CP6SLT,PSIO_SLOT3,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT3 << 24,0x4 << 24,PIN1CP6SLT,PSIO_SLOT3,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT3 << 24,0x4 << 24,PIN1CP6SLT,PSIO_SLOT3,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT3 << 24,0x4 << 24
PSIO,PIN1CP6SLT,PSIO_SLOT4,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT4 << 24,0x5 << 24,PIN1CP6SLT,PSIO_SLOT4,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT4 << 24,0x5 << 24,PIN1CP6SLT,PSIO_SLOT4,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT4 << 24,0x5 << 24
PSIO,PIN1CP6SLT,PSIO_SLOT5,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT5 << 24,0x6 << 24,PIN1CP6SLT,PSIO_SLOT5,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT5 << 24,0x6 << 24,PIN1CP6SLT,PSIO_SLOT5,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT5 << 24,0x6 << 24
PSIO,PIN1CP6SLT,PSIO_SLOT6,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT6 << 24,0x7 << 24,PIN1CP6SLT,PSIO_SLOT6,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT6 << 24,0x7 << 24,PIN1CP6SLT,PSIO_SLOT6,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT6 << 24,0x7 << 24
PSIO,PIN1CP6SLT,PSIO_SLOT7,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT7 << 24,0x8 << 24,PIN1CP6SLT,PSIO_SLOT7,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT7 << 24,0x8 << 24,PIN1CP6SLT,PSIO_SLOT7,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT7 << 24,0x8 << 24
PSIO,PIN1CP6ACT,PSIO_NO_ACTION,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_NO_ACTION << 24,0x0 << 24,PIN1CP6ACT,PSIO_NO_ACTION,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_NO_ACTION << 24,0x0 << 24,PIN1CP6ACT,PSIO_NO_ACTION,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_NO_ACTION << 24,0x0 << 24
PSIO,PIN1CP6ACT,PSIO_OUT_LOW,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_LOW << 24,0x0 << 24,PIN1CP6ACT,PSIO_OUT_LOW,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_LOW << 24,0x0 << 24,PIN1CP6ACT,PSIO_OUT_LOW,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_LOW << 24,0x0 << 24
PSIO,PIN1CP6ACT,PSIO_OUT_HIGH,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_HIGH << 24,0x1 << 24,PIN1CP6ACT,PSIO_OUT_HIGH,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_HIGH << 24,0x1 << 24,PIN1CP6ACT,PSIO_OUT_HIGH,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_HIGH << 24,0x1 << 24
PSIO,PIN1CP6ACT,PSIO_OUT_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_BUFFER << 24,0x2 << 24,PIN1CP6ACT,PSIO_OUT_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_BUFFER << 24,0x2 << 24,PIN1CP6ACT,PSIO_OUT_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_BUFFER << 24,0x2 << 24
PSIO,PIN1CP6ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_TOGGLE << 24,0x3 << 24,PIN1CP6ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_TOGGLE << 24,0x3 << 24,PIN1CP6ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_TOGGLE << 24,0x3 << 24
PSIO,PIN1CP6ACT,PSIO_IN_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_IN_BUFFER << 24,0x4 << 24,PIN1CP6ACT,PSIO_IN_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_IN_BUFFER << 24,0x4 << 24,PIN1CP6ACT,PSIO_IN_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_IN_BUFFER << 24,0x4 << 24
PSIO,PIN1CP6ACT,PSIO_IN_STATUS,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_IN_STATUS << 24,0x5 << 24,PIN1CP6ACT,PSIO_IN_STATUS,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_IN_STATUS << 24,0x5 << 24,PIN1CP6ACT,PSIO_IN_STATUS,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_IN_STATUS << 24,0x5 << 24
PSIO,PIN1CP6ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_IN_STATUS_UPDATE << 24,0x6 << 24,PIN1CP6ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_IN_STATUS_UPDATE << 24,0x6 << 24,PIN1CP6ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_IN_STATUS_UPDATE << 24,0x6 << 24
PSIO,PIN1CP7SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT_DISABLE << 28,0x0 << 28,PIN1CP7SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT_DISABLE << 28,0x0 << 28,PIN1CP7SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT_DISABLE << 28,0x0 << 28
PSIO,PIN1CP7SLT,PSIO_SLOT0,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT0 << 28,0x1 << 28,PIN1CP7SLT,PSIO_SLOT0,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT0 << 28,0x1 << 28,PIN1CP7SLT,PSIO_SLOT0,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT0 << 28,0x1 << 28
PSIO,PIN1CP7SLT,PSIO_SLOT1,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT1 << 28,0x2 << 28,PIN1CP7SLT,PSIO_SLOT1,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT1 << 28,0x2 << 28,PIN1CP7SLT,PSIO_SLOT1,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT1 << 28,0x2 << 28
PSIO,PIN1CP7SLT,PSIO_SLOT2,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT2 << 28,0x3 << 28,PIN1CP7SLT,PSIO_SLOT2,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT2 << 28,0x3 << 28,PIN1CP7SLT,PSIO_SLOT2,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT2 << 28,0x3 << 28
PSIO,PIN1CP7SLT,PSIO_SLOT3,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT3 << 28,0x4 << 28,PIN1CP7SLT,PSIO_SLOT3,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT3 << 28,0x4 << 28,PIN1CP7SLT,PSIO_SLOT3,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT3 << 28,0x4 << 28
PSIO,PIN1CP7SLT,PSIO_SLOT4,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT4 << 28,0x5 << 28,PIN1CP7SLT,PSIO_SLOT4,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT4 << 28,0x5 << 28,PIN1CP7SLT,PSIO_SLOT4,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT4 << 28,0x5 << 28
PSIO,PIN1CP7SLT,PSIO_SLOT5,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT5 << 28,0x6 << 28,PIN1CP7SLT,PSIO_SLOT5,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT5 << 28,0x6 << 28,PIN1CP7SLT,PSIO_SLOT5,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT5 << 28,0x6 << 28
PSIO,PIN1CP7SLT,PSIO_SLOT6,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT6 << 28,0x7 << 28,PIN1CP7SLT,PSIO_SLOT6,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT6 << 28,0x7 << 28,PIN1CP7SLT,PSIO_SLOT6,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT6 << 28,0x7 << 28
PSIO,PIN1CP7SLT,PSIO_SLOT7,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT7 << 28,0x8 << 28,PIN1CP7SLT,PSIO_SLOT7,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT7 << 28,0x8 << 28,PIN1CP7SLT,PSIO_SLOT7,PSIO->GNCT[1].CPCTL0,0x400C3074,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT7 << 28,0x8 << 28
PSIO,PIN1CP7ACT,PSIO_NO_ACTION,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_NO_ACTION << 28,0x0 << 28,PIN1CP7ACT,PSIO_NO_ACTION,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_NO_ACTION << 28,0x0 << 28,PIN1CP7ACT,PSIO_NO_ACTION,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_NO_ACTION << 28,0x0 << 28
PSIO,PIN1CP7ACT,PSIO_OUT_LOW,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_LOW << 28,0x0 << 28,PIN1CP7ACT,PSIO_OUT_LOW,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_LOW << 28,0x0 << 28,PIN1CP7ACT,PSIO_OUT_LOW,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_LOW << 28,0x0 << 28
PSIO,PIN1CP7ACT,PSIO_OUT_HIGH,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_HIGH << 28,0x1 << 28,PIN1CP7ACT,PSIO_OUT_HIGH,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_HIGH << 28,0x1 << 28,PIN1CP7ACT,PSIO_OUT_HIGH,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_HIGH << 28,0x1 << 28
PSIO,PIN1CP7ACT,PSIO_OUT_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_BUFFER << 28,0x2 << 28,PIN1CP7ACT,PSIO_OUT_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_BUFFER << 28,0x2 << 28,PIN1CP7ACT,PSIO_OUT_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_BUFFER << 28,0x2 << 28
PSIO,PIN1CP7ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_TOGGLE << 28,0x3 << 28,PIN1CP7ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_TOGGLE << 28,0x3 << 28,PIN1CP7ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_TOGGLE << 28,0x3 << 28
PSIO,PIN1CP7ACT,PSIO_IN_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_IN_BUFFER << 28,0x4 << 28,PIN1CP7ACT,PSIO_IN_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_IN_BUFFER << 28,0x4 << 28,PIN1CP7ACT,PSIO_IN_BUFFER,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_IN_BUFFER << 28,0x4 << 28
PSIO,PIN1CP7ACT,PSIO_IN_STATUS,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_IN_STATUS << 28,0x5 << 28,PIN1CP7ACT,PSIO_IN_STATUS,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_IN_STATUS << 28,0x5 << 28,PIN1CP7ACT,PSIO_IN_STATUS,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_IN_STATUS << 28,0x5 << 28
PSIO,PIN1CP7ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_IN_STATUS_UPDATE << 28,0x6 << 28,PIN1CP7ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_IN_STATUS_UPDATE << 28,0x6 << 28,PIN1CP7ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[1].CPCTL1,0x400C3078,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_IN_STATUS_UPDATE << 28,0x6 << 28
PSIO,PIN1DataOrder,PSIO_LSB,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_ORDER_Msk,0x1 << 16,PSIO_LSB,0x0 << 16,PIN1DataOrder,PSIO_LSB,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_ORDER_Msk,0x1 << 16,PSIO_LSB,0x0 << 16,PIN1DataOrder,PSIO_LSB,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_ORDER_Msk,0x1 << 16,PSIO_LSB,0x0 << 16
PSIO,PIN1DataOrder,PSIO_MSB,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_ORDER_Msk,0x1 << 16,PSIO_MSB,0x1 << 16,PIN1DataOrder,PSIO_MSB,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_ORDER_Msk,0x1 << 16,PSIO_MSB,0x1 << 16,PIN1DataOrder,PSIO_MSB,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_ORDER_Msk,0x1 << 16,PSIO_MSB,0x1 << 16
PSIO,PIN1DataRxDepth,PSIO_DEPTH1,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH1 << 28,0 << 28,PIN1DataRxDepth,PSIO_DEPTH1,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH1 << 28,0 << 28,PIN1DataRxDepth,PSIO_DEPTH1,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH1 << 28,0 << 28
PSIO,PIN1DataRxDepth,PSIO_DEPTH2,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH2 << 28,1 << 28,PIN1DataRxDepth,PSIO_DEPTH2,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH2 << 28,1 << 28,PIN1DataRxDepth,PSIO_DEPTH2,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH2 << 28,1 << 28
PSIO,PIN1DataRxDepth,PSIO_DEPTH3,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH3 << 28,2 << 28,PIN1DataRxDepth,PSIO_DEPTH3,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH3 << 28,2 << 28,PIN1DataRxDepth,PSIO_DEPTH3,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH3 << 28,2 << 28
PSIO,PIN1DataRxDepth,PSIO_DEPTH4,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH4 << 28,3 << 28,PIN1DataRxDepth,PSIO_DEPTH4,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH4 << 28,3 << 28,PIN1DataRxDepth,PSIO_DEPTH4,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH4 << 28,3 << 28
PSIO,PIN1DataRxWidth,1,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_INDATWD_Msk,0x1F << 8,0 << 8,0 << 8,Min,PIN1DataRxWidth,1,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_INDATWD_Msk,0x1F << 8,1 << 8,1 << 8,Min,PIN1DataRxWidth,1,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_INDATWD_Msk,0x1F << 8,1 << 8,1 << 8,Min
PSIO,PIN1DataRxWidth,32,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_INDATWD_Msk,0x1F << 8,31 << 8,31 << 8,Max,PIN1DataRxWidth,32,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_INDATWD_Msk,0x1F << 8,32 << 8,32 << 8,Max,PIN1DataRxWidth,32,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_INDATWD_Msk,0x1F << 8,32 << 8,32 << 8,Max
PSIO,PIN1DataRxWidth,0,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_INDATWD_Msk,0x1F << 8,0 << 8,0 << 8,Default,PIN1DataRxWidth,0,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_INDATWD_Msk,0x1F << 8,0 << 8,0 << 8,Default,PIN1DataRxWidth,0,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_INDATWD_Msk,0x1F << 8,0 << 8,0 << 8,Default
PSIO,PIN1DataTxDepth,PSIO_DEPTH1,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH1 << 24,0 << 24,PIN1DataTxDepth,PSIO_DEPTH1,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH1 << 24,0 << 24,PIN1DataTxDepth,PSIO_DEPTH1,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH1 << 24,0 << 24
PSIO,PIN1DataTxDepth,PSIO_DEPTH2,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH2 << 24,1 << 24,PIN1DataTxDepth,PSIO_DEPTH2,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH2 << 24,1 << 24,PIN1DataTxDepth,PSIO_DEPTH2,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH2 << 24,1 << 24
PSIO,PIN1DataTxDepth,PSIO_DEPTH3,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH3 << 24,2 << 24,PIN1DataTxDepth,PSIO_DEPTH3,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH3 << 24,2 << 24,PIN1DataTxDepth,PSIO_DEPTH3,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH3 << 24,2 << 24
PSIO,PIN1DataTxDepth,PSIO_DEPTH4,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH4 << 24,3 << 24,PIN1DataTxDepth,PSIO_DEPTH4,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH4 << 24,3 << 24,PIN1DataTxDepth,PSIO_DEPTH4,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH4 << 24,3 << 24
PSIO,PIN1DataTxWidth,1,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_OUTDATWD_Msk,0x1F,0,0,Min,PIN1DataTxWidth,1,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_OUTDATWD_Msk,0x1F << 8,1 << 8,1 << 8,Min,PIN1DataTxWidth,1,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_OUTDATWD_Msk,0x1F << 8,1 << 8,1 << 8,Min
PSIO,PIN1DataTxWidth,32,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_OUTDATWD_Msk,0x1F ,31,31,Max,PIN1DataTxWidth,32,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_OUTDATWD_Msk,0x1F << 8,32 << 8,32 << 8,Max,PIN1DataTxWidth,32,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_OUTDATWD_Msk,0x1F << 8,32 << 8,32 << 8,Max
PSIO,PIN1DataTxWidth,0,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_OUTDATWD_Msk,0x1F ,0,0,Default,PIN1DataTxWidth,0,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_OUTDATWD_Msk,0x1F << 8,0 << 8,0 << 8,Default,PIN1DataTxWidth,0,PSIO->GNCT[1].DATCTL,0x400C3064,PSIO_GNCT_DATCTL_OUTDATWD_Msk,0x1F << 8,0 << 8,0 << 8,Default
PSIO,PIN1SwitchPoint0En,0,PIN1SwitchPoint0En,0,PIN1SwitchPoint0En,0
PSIO,PIN1SwitchPoint0En,1,PIN1SwitchPoint0En,1,PIN1SwitchPoint0En,1
PSIO,PIN1SwitchPoint0,PSIO_CP0,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP0+1 << 8,0x1 << 8,PIN1SwitchPoint0,PSIO_CP0,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP0+1 << 8,0x1 << 8,PIN1SwitchPoint0,PSIO_CP0,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP0+1 << 8,0x1 << 8
PSIO,PIN1SwitchPoint0,PSIO_CP1,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP1+1 << 8,0x2 << 8,PIN1SwitchPoint0,PSIO_CP1,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP1+1 << 8,0x2 << 8,PIN1SwitchPoint0,PSIO_CP1,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP1+1 << 8,0x2 << 8
PSIO,PIN1SwitchPoint0,PSIO_CP2,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP2+1 << 8,0x3 << 8,PIN1SwitchPoint0,PSIO_CP2,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP2+1 << 8,0x3 << 8,PIN1SwitchPoint0,PSIO_CP2,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP2+1 << 8,0x3 << 8
PSIO,PIN1SwitchPoint0,PSIO_CP3,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP3+1 << 8,0x4 << 8,PIN1SwitchPoint0,PSIO_CP3,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP3+1 << 8,0x4 << 8,PIN1SwitchPoint0,PSIO_CP3,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP3+1 << 8,0x4 << 8
PSIO,PIN1SwitchPoint0,PSIO_CP4,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP4+1 << 8,0x5 << 8,PIN1SwitchPoint0,PSIO_CP4,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP4+1 << 8,0x5 << 8,PIN1SwitchPoint0,PSIO_CP4,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP4+1 << 8,0x5 << 8
PSIO,PIN1SwitchPoint0,PSIO_CP5,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP5+1 << 8,0x6 << 8,PIN1SwitchPoint0,PSIO_CP5,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP5+1 << 8,0x6 << 8,PIN1SwitchPoint0,PSIO_CP5,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP5+1 << 8,0x6 << 8
PSIO,PIN1SwitchPoint0,PSIO_CP6,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP6+1 << 8,0x7 << 8,PIN1SwitchPoint0,PSIO_CP6,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP6+1 << 8,0x7 << 8,PIN1SwitchPoint0,PSIO_CP6,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP6+1 << 8,0x7 << 8
PSIO,PIN1SwitchPoint0,PSIO_CP7,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP7+1 << 8,0x8 << 8,PIN1SwitchPoint0,PSIO_CP7,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP7+1 << 8,0x8 << 8,PIN1SwitchPoint0,PSIO_CP7,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP7+1 << 8,0x8 << 8
PSIO,PIN1ModeSwitch0,PSIO_INPUT_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_INPUT_MODE << 16,0x0 << 16,PIN1ModeSwitch0,PSIO_INPUT_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_INPUT_MODE << 16,0x0 << 16,PIN1ModeSwitch0,PSIO_INPUT_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_INPUT_MODE << 16,0x0 << 16
PSIO,PIN1ModeSwitch0,PSIO_OUTPUT_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_OUTPUT_MODE << 16,0x1 << 16,PIN1ModeSwitch0,PSIO_OUTPUT_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_OUTPUT_MODE << 16,0x1 << 16,PIN1ModeSwitch0,PSIO_OUTPUT_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_OUTPUT_MODE << 16,0x1 << 16
PSIO,PIN1ModeSwitch0,PSIO_OPENDRAIN_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_OPENDRAIN_MODE << 16,0x2 << 16,PIN1ModeSwitch0,PSIO_OPENDRAIN_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_OPENDRAIN_MODE << 16,0x2 << 16,PIN1ModeSwitch0,PSIO_OPENDRAIN_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_OPENDRAIN_MODE << 16,0x2 << 16
PSIO,PIN1ModeSwitch0,PSIO_QUASI_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_QUASI_MODE << 16,0x3 << 16,PIN1ModeSwitch0,PSIO_QUASI_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_QUASI_MODE << 16,0x3 << 16,PIN1ModeSwitch0,PSIO_QUASI_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_QUASI_MODE << 16,0x3 << 16
PSIO,PIN1SwitchPoint1En,0,PIN1SwitchPoint1En,0,PIN1SwitchPoint1En,0
PSIO,PIN1SwitchPoint1En,1,PIN1SwitchPoint1En,1,PIN1SwitchPoint1En,1
PSIO,PIN1SwitchPoint1,PSIO_CP0,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP0+1 << 12,0x1 << 12,PIN1SwitchPoint1,PSIO_CP0,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP0+1 << 12,0x1 << 12,PIN1SwitchPoint1,PSIO_CP0,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP0+1 << 12,0x1 << 12
PSIO,PIN1SwitchPoint1,PSIO_CP1,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP1+1 << 12,0x2 << 12,PIN1SwitchPoint1,PSIO_CP1,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP1+1 << 12,0x2 << 12,PIN1SwitchPoint1,PSIO_CP1,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP1+1 << 12,0x2 << 12
PSIO,PIN1SwitchPoint1,PSIO_CP2,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP2+1 << 12,0x3 << 12,PIN1SwitchPoint1,PSIO_CP2,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP2+1 << 12,0x3 << 12,PIN1SwitchPoint1,PSIO_CP2,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP2+1 << 12,0x3 << 12
PSIO,PIN1SwitchPoint1,PSIO_CP3,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP3+1 << 12,0x4 << 12,PIN1SwitchPoint1,PSIO_CP3,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP3+1 << 12,0x4 << 12,PIN1SwitchPoint1,PSIO_CP3,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP3+1 << 12,0x4 << 12
PSIO,PIN1SwitchPoint1,PSIO_CP4,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP4+1 << 12,0x5 << 12,PIN1SwitchPoint1,PSIO_CP4,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP4+1 << 12,0x5 << 12,PIN1SwitchPoint1,PSIO_CP4,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP4+1 << 12,0x5 << 12
PSIO,PIN1SwitchPoint1,PSIO_CP5,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP5+1 << 12,0x6 << 12,PIN1SwitchPoint1,PSIO_CP5,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP5+1 << 12,0x6 << 12,PIN1SwitchPoint1,PSIO_CP5,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP5+1 << 12,0x6 << 12
PSIO,PIN1SwitchPoint1,PSIO_CP6,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP6+1 << 12,0x7 << 12,PIN1SwitchPoint1,PSIO_CP6,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP6+1 << 12,0x7 << 12,PIN1SwitchPoint1,PSIO_CP6,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP6+1 << 12,0x7 << 12
PSIO,PIN1SwitchPoint1,PSIO_CP7,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP7+1 << 12,0x8 << 12,PIN1SwitchPoint1,PSIO_CP7,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP7+1 << 12,0x8 << 12,PIN1SwitchPoint1,PSIO_CP7,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP7+1 << 12,0x8 << 12
PSIO,PIN1ModeSwitch1,PSIO_INPUT_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_INPUT_MODE << 18,0x0 << 18,PIN1ModeSwitch1,PSIO_INPUT_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_INPUT_MODE << 18,0x0 << 18,PIN1ModeSwitch1,PSIO_INPUT_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_INPUT_MODE << 18,0x0 << 18
PSIO,PIN1ModeSwitch1,PSIO_OUTPUT_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_OUTPUT_MODE << 18,0x1 << 18,PIN1ModeSwitch1,PSIO_OUTPUT_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_OUTPUT_MODE << 18,0x1 << 18,PIN1ModeSwitch1,PSIO_OUTPUT_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_OUTPUT_MODE << 18,0x1 << 18
PSIO,PIN1ModeSwitch1,PSIO_OPENDRAIN_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_OPENDRAIN_MODE << 18,0x2 << 18,PIN1ModeSwitch1,PSIO_OPENDRAIN_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_OPENDRAIN_MODE << 18,0x2 << 18,PIN1ModeSwitch1,PSIO_OPENDRAIN_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_OPENDRAIN_MODE << 18,0x2 << 18
PSIO,PIN1ModeSwitch1,PSIO_QUASI_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_QUASI_MODE << 18,0x3 << 18,PIN1ModeSwitch1,PSIO_QUASI_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_QUASI_MODE << 18,0x3 << 18,PIN1ModeSwitch1,PSIO_QUASI_MODE,PSIO->GNCT[1].GENCTL,0x400C3060,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_QUASI_MODE << 18,0x3 << 18
PSIO,PIN2En,1,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_PINEN_Msk,0x1 << 26,PSIO_GNCT_GENCTL_PINEN_Msk,0x1 << 26
PSIO,PIN2SlotControllerSelect0,PSIO_SC0,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC0 << 24,0x0 << 24
PSIO,PIN2SlotControllerSelect0,PSIO_SC1,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC1 << 24,0x1 << 24
PSIO,PIN2SlotControllerSelect0,PSIO_SC2,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC2 << 24,0x2 << 24
PSIO,PIN2SlotControllerSelect0,PSIO_SC3,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC3 << 24,0x3 << 24
PSIO,PIN2SlotControllerSelect1,PSIO_SC0,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC0 << 24,0x0 << 24
PSIO,PIN2SlotControllerSelect1,PSIO_SC1,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC1 << 24,0x1 << 24
PSIO,PIN2IOMode,PSIO_INPUT_MODE,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_INPUT_MODE,0x0
PSIO,PIN2IOMode,PSIO_OUTPUT_MODE,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_OUTPUT_MODE,0x1
PSIO,PIN2IOMode,PSIO_OPENDRAIN_MODE,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_OPENDRAIN_MODE,0x2
PSIO,PIN2IOMode,PSIO_QUASI_MODE,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_QUASI_MODE,0x3
PSIO,PIN2InitState,PSIO_LOW_LEVEL,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_LOW_LEVEL,0x0 << 2
PSIO,PIN2InitState,PSIO_HIGH_LEVEL,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_HIGH_LEVEL,0x1 << 2
PSIO,PIN2InitState,PSIO_LAST_OUTPUT,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_LAST_OUTPUT,0x2 << 2
PSIO,PIN2InitState,PSIO_Toggle,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_Toggle,0x3 << 2
PSIO,PIN2IntervalState,PSIO_LOW_LEVEL,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_LOW_LEVEL,0x0 << 4
PSIO,PIN2IntervalState,PSIO_HIGH_LEVEL,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_HIGH_LEVEL,0x1 << 4
PSIO,PIN2IntervalState,PSIO_LAST_OUTPUT,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_LAST_OUTPUT,0x2 << 4
PSIO,PIN2IntervalState,PSIO_Toggle,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_Toggle,0x3 << 4
PSIO,PIN2CP0SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT_DISABLE << 0,0x0 << 0
PSIO,PIN2CP0SLT,PSIO_SLOT0,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT0 << 0,0x1 << 0
PSIO,PIN2CP0SLT,PSIO_SLOT1,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT1 << 0,0x2 << 0
PSIO,PIN2CP0SLT,PSIO_SLOT2,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT2 << 0,0x3 << 0
PSIO,PIN2CP0SLT,PSIO_SLOT3,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT3 << 0,0x4 << 0
PSIO,PIN2CP0SLT,PSIO_SLOT4,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT4 << 0,0x5 << 0
PSIO,PIN2CP0SLT,PSIO_SLOT5,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT5 << 0,0x6 << 0
PSIO,PIN2CP0SLT,PSIO_SLOT6,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT6 << 0,0x7 << 0
PSIO,PIN2CP0SLT,PSIO_SLOT7,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT7 << 0,0x8 << 0
PSIO,PIN2CP0ACT,PSIO_NO_ACTION,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_NO_ACTION << 0,0x0 << 0
PSIO,PIN2CP0ACT,PSIO_OUT_LOW,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_LOW << 0,0x0 << 0
PSIO,PIN2CP0ACT,PSIO_OUT_HIGH,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_HIGH << 0,0x1 << 0
PSIO,PIN2CP0ACT,PSIO_OUT_BUFFER,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_BUFFER << 0,0x2 << 0
PSIO,PIN2CP0ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_TOGGLE << 0,0x3 << 0
PSIO,PIN2CP0ACT,PSIO_IN_BUFFER,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_IN_BUFFER << 0,0x4 << 0
PSIO,PIN2CP0ACT,PSIO_IN_STATUS,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_IN_STATUS << 0,0x5 << 0
PSIO,PIN2CP0ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_IN_STATUS_UPDATE << 0,0x6 << 0
PSIO,PIN2CP1SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT_DISABLE << 4,0x0 << 4
PSIO,PIN2CP1SLT,PSIO_SLOT0,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT0 << 4,0x1 << 4
PSIO,PIN2CP1SLT,PSIO_SLOT1,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT1 << 4,0x2 << 4
PSIO,PIN2CP1SLT,PSIO_SLOT2,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT2 << 4,0x3 << 4
PSIO,PIN2CP1SLT,PSIO_SLOT3,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT3 << 4,0x4 << 4
PSIO,PIN2CP1SLT,PSIO_SLOT4,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT4 << 4,0x5 << 4
PSIO,PIN2CP1SLT,PSIO_SLOT5,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT5 << 4,0x6 << 4
PSIO,PIN2CP1SLT,PSIO_SLOT6,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT6 << 4,0x7 << 4
PSIO,PIN2CP1SLT,PSIO_SLOT7,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT7 << 4,0x8 << 4
PSIO,PIN2CP1ACT,PSIO_NO_ACTION,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_NO_ACTION << 4,0x0 << 4
PSIO,PIN2CP1ACT,PSIO_OUT_LOW,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_LOW << 4,0x0 << 4
PSIO,PIN2CP1ACT,PSIO_OUT_HIGH,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_HIGH << 4,0x1 << 4
PSIO,PIN2CP1ACT,PSIO_OUT_BUFFER,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_BUFFER << 4,0x2 << 4
PSIO,PIN2CP1ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_TOGGLE << 4,0x3 << 4
PSIO,PIN2CP1ACT,PSIO_IN_BUFFER,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_IN_BUFFER << 4,0x4 << 4
PSIO,PIN2CP1ACT,PSIO_IN_STATUS,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_IN_STATUS << 4,0x5 << 4
PSIO,PIN2CP1ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_IN_STATUS_UPDATE << 4,0x6 << 4
PSIO,PIN2CP2SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT_DISABLE << 8,0x0 << 8
PSIO,PIN2CP2SLT,PSIO_SLOT0,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT0 << 8,0x1 << 8
PSIO,PIN2CP2SLT,PSIO_SLOT1,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT1 << 8,0x2 << 8
PSIO,PIN2CP2SLT,PSIO_SLOT2,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT2 << 8,0x3 << 8
PSIO,PIN2CP2SLT,PSIO_SLOT3,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT3 << 8,0x4 << 8
PSIO,PIN2CP2SLT,PSIO_SLOT4,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT4 << 8,0x5 << 8
PSIO,PIN2CP2SLT,PSIO_SLOT5,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT5 << 8,0x6 << 8
PSIO,PIN2CP2SLT,PSIO_SLOT6,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT6 << 8,0x7 << 8
PSIO,PIN2CP2SLT,PSIO_SLOT7,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT7 << 8,0x8 << 8
PSIO,PIN2CP2ACT,PSIO_NO_ACTION,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_NO_ACTION << 8,0x0 << 8
PSIO,PIN2CP2ACT,PSIO_OUT_LOW,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_LOW << 8,0x0 << 8
PSIO,PIN2CP2ACT,PSIO_OUT_HIGH,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_HIGH << 8,0x1 << 8
PSIO,PIN2CP2ACT,PSIO_OUT_BUFFER,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_BUFFER << 8,0x2 << 8
PSIO,PIN2CP2ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_TOGGLE << 8,0x3 << 8
PSIO,PIN2CP2ACT,PSIO_IN_BUFFER,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_IN_BUFFER << 8,0x4 << 8
PSIO,PIN2CP2ACT,PSIO_IN_STATUS,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_IN_STATUS << 8,0x5 << 8
PSIO,PIN2CP2ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_IN_STATUS_UPDATE << 8,0x6 << 8
PSIO,PIN2CP3SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT_DISABLE << 12,0x0 << 12
PSIO,PIN2CP3SLT,PSIO_SLOT0,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT0 << 12,0x1 << 12
PSIO,PIN2CP3SLT,PSIO_SLOT1,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT1 << 12,0x2 << 12
PSIO,PIN2CP3SLT,PSIO_SLOT2,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT2 << 12,0x3 << 12
PSIO,PIN2CP3SLT,PSIO_SLOT3,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT3 << 12,0x4 << 12
PSIO,PIN2CP3SLT,PSIO_SLOT4,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT4 << 12,0x5 << 12
PSIO,PIN2CP3SLT,PSIO_SLOT5,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT5 << 12,0x6 << 12
PSIO,PIN2CP3SLT,PSIO_SLOT6,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT6 << 12,0x7 << 12
PSIO,PIN2CP3SLT,PSIO_SLOT7,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT7 << 12,0x8 << 12
PSIO,PIN2CP3ACT,PSIO_NO_ACTION,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_NO_ACTION << 12,0x0 << 12
PSIO,PIN2CP3ACT,PSIO_OUT_LOW,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_LOW << 12,0x0 << 12
PSIO,PIN2CP3ACT,PSIO_OUT_HIGH,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_HIGH << 12,0x1 << 12
PSIO,PIN2CP3ACT,PSIO_OUT_BUFFER,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_BUFFER << 12,0x2 << 12
PSIO,PIN2CP3ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_TOGGLE << 12,0x3 << 12
PSIO,PIN2CP3ACT,PSIO_IN_BUFFER,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_IN_BUFFER << 12,0x4 << 12
PSIO,PIN2CP3ACT,PSIO_IN_STATUS,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_IN_STATUS << 12,0x5 << 12
PSIO,PIN2CP3ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_IN_STATUS_UPDATE << 12,0x6 << 12
PSIO,PIN2CP4SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT_DISABLE << 16,0x0 << 16
PSIO,PIN2CP4SLT,PSIO_SLOT0,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT0 << 16,0x1 << 16
PSIO,PIN2CP4SLT,PSIO_SLOT1,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT1 << 16,0x2 << 16
PSIO,PIN2CP4SLT,PSIO_SLOT2,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT2 << 16,0x3 << 16
PSIO,PIN2CP4SLT,PSIO_SLOT3,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT3 << 16,0x4 << 16
PSIO,PIN2CP4SLT,PSIO_SLOT4,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT4 << 16,0x5 << 16
PSIO,PIN2CP4SLT,PSIO_SLOT5,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT5 << 16,0x6 << 16
PSIO,PIN2CP4SLT,PSIO_SLOT6,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT6 << 16,0x7 << 16
PSIO,PIN2CP4SLT,PSIO_SLOT7,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT7 << 16,0x8 << 16
PSIO,PIN2CP4ACT,PSIO_NO_ACTION,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_NO_ACTION << 16,0x0 << 16
PSIO,PIN2CP4ACT,PSIO_OUT_LOW,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_LOW << 16,0x0 << 16
PSIO,PIN2CP4ACT,PSIO_OUT_HIGH,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_HIGH << 16,0x1 << 16
PSIO,PIN2CP4ACT,PSIO_OUT_BUFFER,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_BUFFER << 16,0x2 << 16
PSIO,PIN2CP4ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_TOGGLE << 16,0x3 << 16
PSIO,PIN2CP4ACT,PSIO_IN_BUFFER,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_IN_BUFFER << 16,0x4 << 16
PSIO,PIN2CP4ACT,PSIO_IN_STATUS,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_IN_STATUS << 16,0x5 << 16
PSIO,PIN2CP4ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_IN_STATUS_UPDATE << 16,0x6 << 16
PSIO,PIN2CP5SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT_DISABLE << 20,0x0 << 20
PSIO,PIN2CP5SLT,PSIO_SLOT0,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT0 << 20,0x1 << 20
PSIO,PIN2CP5SLT,PSIO_SLOT1,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT1 << 20,0x2 << 20
PSIO,PIN2CP5SLT,PSIO_SLOT2,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT2 << 20,0x3 << 20
PSIO,PIN2CP5SLT,PSIO_SLOT3,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT3 << 20,0x4 << 20
PSIO,PIN2CP5SLT,PSIO_SLOT4,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT4 << 20,0x5 << 20
PSIO,PIN2CP5SLT,PSIO_SLOT5,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT5 << 20,0x6 << 20
PSIO,PIN2CP5SLT,PSIO_SLOT6,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT6 << 20,0x7 << 20
PSIO,PIN2CP5SLT,PSIO_SLOT7,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT7 << 20,0x8 << 20
PSIO,PIN2CP5ACT,PSIO_NO_ACTION,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_NO_ACTION << 20,0x0 << 20
PSIO,PIN2CP5ACT,PSIO_OUT_LOW,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_LOW << 20,0x0 << 20
PSIO,PIN2CP5ACT,PSIO_OUT_HIGH,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_HIGH << 20,0x1 << 20
PSIO,PIN2CP5ACT,PSIO_OUT_BUFFER,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_BUFFER << 20,0x2 << 20
PSIO,PIN2CP5ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_TOGGLE << 20,0x3 << 20
PSIO,PIN2CP5ACT,PSIO_IN_BUFFER,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_IN_BUFFER << 20,0x4 << 20
PSIO,PIN2CP5ACT,PSIO_IN_STATUS,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_IN_STATUS << 20,0x5 << 20
PSIO,PIN2CP5ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_IN_STATUS_UPDATE << 20,0x6 << 20
PSIO,PIN2CP6SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT_DISABLE << 24,0x0 << 24
PSIO,PIN2CP6SLT,PSIO_SLOT0,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT0 << 24,0x1 << 24
PSIO,PIN2CP6SLT,PSIO_SLOT1,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT1 << 24,0x2 << 24
PSIO,PIN2CP6SLT,PSIO_SLOT2,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT2 << 24,0x3 << 24
PSIO,PIN2CP6SLT,PSIO_SLOT3,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT3 << 24,0x4 << 24
PSIO,PIN2CP6SLT,PSIO_SLOT4,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT4 << 24,0x5 << 24
PSIO,PIN2CP6SLT,PSIO_SLOT5,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT5 << 24,0x6 << 24
PSIO,PIN2CP6SLT,PSIO_SLOT6,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT6 << 24,0x7 << 24
PSIO,PIN2CP6SLT,PSIO_SLOT7,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT7 << 24,0x8 << 24
PSIO,PIN2CP6ACT,PSIO_NO_ACTION,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_NO_ACTION << 24,0x0 << 24
PSIO,PIN2CP6ACT,PSIO_OUT_LOW,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_LOW << 24,0x0 << 24
PSIO,PIN2CP6ACT,PSIO_OUT_HIGH,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_HIGH << 24,0x1 << 24
PSIO,PIN2CP6ACT,PSIO_OUT_BUFFER,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_BUFFER << 24,0x2 << 24
PSIO,PIN2CP6ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_TOGGLE << 24,0x3 << 24
PSIO,PIN2CP6ACT,PSIO_IN_BUFFER,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_IN_BUFFER << 24,0x4 << 24
PSIO,PIN2CP6ACT,PSIO_IN_STATUS,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_IN_STATUS << 24,0x5 << 24
PSIO,PIN2CP6ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_IN_STATUS_UPDATE << 24,0x6 << 24
PSIO,PIN2CP7SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT_DISABLE << 28,0x0 << 28
PSIO,PIN2CP7SLT,PSIO_SLOT0,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT0 << 28,0x1 << 28
PSIO,PIN2CP7SLT,PSIO_SLOT1,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT1 << 28,0x2 << 28
PSIO,PIN2CP7SLT,PSIO_SLOT2,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT2 << 28,0x3 << 28
PSIO,PIN2CP7SLT,PSIO_SLOT3,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT3 << 28,0x4 << 28
PSIO,PIN2CP7SLT,PSIO_SLOT4,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT4 << 28,0x5 << 28
PSIO,PIN2CP7SLT,PSIO_SLOT5,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT5 << 28,0x6 << 28
PSIO,PIN2CP7SLT,PSIO_SLOT6,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT6 << 28,0x7 << 28
PSIO,PIN2CP7SLT,PSIO_SLOT7,PSIO->GNCT[2].CPCTL0,0x400C3094,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT7 << 28,0x8 << 28
PSIO,PIN2CP7ACT,PSIO_NO_ACTION,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_NO_ACTION << 28,0x0 << 28
PSIO,PIN2CP7ACT,PSIO_OUT_LOW,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_LOW << 28,0x0 << 28
PSIO,PIN2CP7ACT,PSIO_OUT_HIGH,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_HIGH << 28,0x1 << 28
PSIO,PIN2CP7ACT,PSIO_OUT_BUFFER,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_BUFFER << 28,0x2 << 28
PSIO,PIN2CP7ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_TOGGLE << 28,0x3 << 28
PSIO,PIN2CP7ACT,PSIO_IN_BUFFER,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_IN_BUFFER << 28,0x4 << 28
PSIO,PIN2CP7ACT,PSIO_IN_STATUS,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_IN_STATUS << 28,0x5 << 28
PSIO,PIN2CP7ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[2].CPCTL1,0x400C3098,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_IN_STATUS_UPDATE << 28,0x6 << 28
PSIO,PIN2DataOrder,PSIO_LSB,PSIO->GNCT[2].DATCTL,0x400C3084,PSIO_GNCT_DATCTL_ORDER_Msk,0x1 << 16,PSIO_LSB,0x0 << 16
PSIO,PIN2DataOrder,PSIO_MSB,PSIO->GNCT[2].DATCTL,0x400C3084,PSIO_GNCT_DATCTL_ORDER_Msk,0x1 << 16,PSIO_MSB,0x1 << 16
PSIO,PIN2DataRxDepth,PSIO_DEPTH1,PSIO->GNCT[2].DATCTL,0x400C3084,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH1 << 28,0 << 28
PSIO,PIN2DataRxDepth,PSIO_DEPTH2,PSIO->GNCT[2].DATCTL,0x400C3084,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH2 << 28,1 << 28
PSIO,PIN2DataRxDepth,PSIO_DEPTH3,PSIO->GNCT[2].DATCTL,0x400C3084,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH3 << 28,2 << 28
PSIO,PIN2DataRxDepth,PSIO_DEPTH4,PSIO->GNCT[2].DATCTL,0x400C3084,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH4 << 28,3 << 28
PSIO,PIN2DataRxWidth,1,PSIO->GNCT[2].DATCTL,0x400C3084,PSIO_GNCT_DATCTL_INDATWD_Msk,0x1F << 8,0 << 8,0 << 8,Min
PSIO,PIN2DataRxWidth,32,PSIO->GNCT[2].DATCTL,0x400C3084,PSIO_GNCT_DATCTL_INDATWD_Msk,0x1F << 8,31 << 8,31 << 8,Max
PSIO,PIN2DataRxWidth,0,PSIO->GNCT[2].DATCTL,0x400C3084,PSIO_GNCT_DATCTL_INDATWD_Msk,0x1F << 8,0 << 8,0 << 8,Default
PSIO,PIN2DataTxDepth,PSIO_DEPTH1,PSIO->GNCT[2].DATCTL,0x400C3084,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH1 << 24,0 << 24
PSIO,PIN2DataTxDepth,PSIO_DEPTH2,PSIO->GNCT[2].DATCTL,0x400C3084,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH2 << 24,1 << 24
PSIO,PIN2DataTxDepth,PSIO_DEPTH3,PSIO->GNCT[2].DATCTL,0x400C3084,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH3 << 24,2 << 24
PSIO,PIN2DataTxDepth,PSIO_DEPTH4,PSIO->GNCT[2].DATCTL,0x400C3084,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH4 << 24,3 << 24
PSIO,PIN2DataTxWidth,1,PSIO->GNCT[2].DATCTL,0x400C3084,PSIO_GNCT_DATCTL_OUTDATWD_Msk,0x1F,0,0,Min
PSIO,PIN2DataTxWidth,32,PSIO->GNCT[2].DATCTL,0x400C3084,PSIO_GNCT_DATCTL_OUTDATWD_Msk,0x1F ,31,31,Max
PSIO,PIN2DataTxWidth,0,PSIO->GNCT[2].DATCTL,0x400C3084,PSIO_GNCT_DATCTL_OUTDATWD_Msk,0x1F ,0,0,Default
PSIO,PIN2SwitchPoint0En,0
PSIO,PIN2SwitchPoint0En,1
PSIO,PIN2SwitchPoint0,PSIO_CP0,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP0+1 << 8,0x1 << 8
PSIO,PIN2SwitchPoint0,PSIO_CP1,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP1+1 << 8,0x2 << 8
PSIO,PIN2SwitchPoint0,PSIO_CP2,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP2+1 << 8,0x3 << 8
PSIO,PIN2SwitchPoint0,PSIO_CP3,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP3+1 << 8,0x4 << 8
PSIO,PIN2SwitchPoint0,PSIO_CP4,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP4+1 << 8,0x5 << 8
PSIO,PIN2SwitchPoint0,PSIO_CP5,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP5+1 << 8,0x6 << 8
PSIO,PIN2SwitchPoint0,PSIO_CP6,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP6+1 << 8,0x7 << 8
PSIO,PIN2SwitchPoint0,PSIO_CP7,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP7+1 << 8,0x8 << 8
PSIO,PIN2ModeSwitch0,PSIO_INPUT_MODE,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_INPUT_MODE << 16,0x0 << 16
PSIO,PIN2ModeSwitch0,PSIO_OUTPUT_MODE,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_OUTPUT_MODE << 16,0x1 << 16
PSIO,PIN2ModeSwitch0,PSIO_OPENDRAIN_MODE,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_OPENDRAIN_MODE << 16,0x2 << 16
PSIO,PIN2ModeSwitch0,PSIO_QUASI_MODE,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_QUASI_MODE << 16,0x3 << 16
PSIO,PIN2SwitchPoint1En,0
PSIO,PIN2SwitchPoint1En,1
PSIO,PIN2SwitchPoint1,PSIO_CP0,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP0+1 << 12,0x1 << 12
PSIO,PIN2SwitchPoint1,PSIO_CP1,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP1+1 << 12,0x2 << 12
PSIO,PIN2SwitchPoint1,PSIO_CP2,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP2+1 << 12,0x3 << 12
PSIO,PIN2SwitchPoint1,PSIO_CP3,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP3+1 << 12,0x4 << 12
PSIO,PIN2SwitchPoint1,PSIO_CP4,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP4+1 << 12,0x5 << 12
PSIO,PIN2SwitchPoint1,PSIO_CP5,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP5+1 << 12,0x6 << 12
PSIO,PIN2SwitchPoint1,PSIO_CP6,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP6+1 << 12,0x7 << 12
PSIO,PIN2SwitchPoint1,PSIO_CP7,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP7+1 << 12,0x8 << 12
PSIO,PIN2ModeSwitch1,PSIO_INPUT_MODE,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_INPUT_MODE << 18,0x0 << 18
PSIO,PIN2ModeSwitch1,PSIO_OUTPUT_MODE,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_OUTPUT_MODE << 18,0x1 << 18
PSIO,PIN2ModeSwitch1,PSIO_OPENDRAIN_MODE,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_OPENDRAIN_MODE << 18,0x2 << 18
PSIO,PIN2ModeSwitch1,PSIO_QUASI_MODE,PSIO->GNCT[2].GENCTL,0x400C3080,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_QUASI_MODE << 18,0x3 << 18
PSIO,PIN3En,1,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_PINEN_Msk,0x1 << 26,PSIO_GNCT_GENCTL_PINEN_Msk,0x1 << 26
PSIO,PIN3SlotControllerSelect0,PSIO_SC0,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC0 << 24,0x0 << 24
PSIO,PIN3SlotControllerSelect0,PSIO_SC1,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC1 << 24,0x1 << 24
PSIO,PIN3SlotControllerSelect0,PSIO_SC2,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC2 << 24,0x2 << 24
PSIO,PIN3SlotControllerSelect0,PSIO_SC3,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC3 << 24,0x3 << 24
PSIO,PIN3SlotControllerSelect1,PSIO_SC0,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC0 << 24,0x0 << 24
PSIO,PIN3SlotControllerSelect1,PSIO_SC1,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC1 << 24,0x1 << 24
PSIO,PIN3IOMode,PSIO_INPUT_MODE,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_INPUT_MODE,0x0
PSIO,PIN3IOMode,PSIO_OUTPUT_MODE,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_OUTPUT_MODE,0x1
PSIO,PIN3IOMode,PSIO_OPENDRAIN_MODE,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_OPENDRAIN_MODE,0x2
PSIO,PIN3IOMode,PSIO_QUASI_MODE,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_QUASI_MODE,0x3
PSIO,PIN3InitState,PSIO_LOW_LEVEL,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_LOW_LEVEL,0x0 << 2
PSIO,PIN3InitState,PSIO_HIGH_LEVEL,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_HIGH_LEVEL,0x1 << 2
PSIO,PIN3InitState,PSIO_LAST_OUTPUT,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_LAST_OUTPUT,0x2 << 2
PSIO,PIN3InitState,PSIO_Toggle,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_Toggle,0x3 << 2
PSIO,PIN3IntervalState,PSIO_LOW_LEVEL,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_LOW_LEVEL,0x0 << 4
PSIO,PIN3IntervalState,PSIO_HIGH_LEVEL,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_HIGH_LEVEL,0x1 << 4
PSIO,PIN3IntervalState,PSIO_LAST_OUTPUT,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_LAST_OUTPUT,0x2 << 4
PSIO,PIN3IntervalState,PSIO_Toggle,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_Toggle,0x3 << 4
PSIO,PIN3CP0SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT_DISABLE << 0,0x0 << 0
PSIO,PIN3CP0SLT,PSIO_SLOT0,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT0 << 0,0x1 << 0
PSIO,PIN3CP0SLT,PSIO_SLOT1,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT1 << 0,0x2 << 0
PSIO,PIN3CP0SLT,PSIO_SLOT2,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT2 << 0,0x3 << 0
PSIO,PIN3CP0SLT,PSIO_SLOT3,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT3 << 0,0x4 << 0
PSIO,PIN3CP0SLT,PSIO_SLOT4,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT4 << 0,0x5 << 0
PSIO,PIN3CP0SLT,PSIO_SLOT5,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT5 << 0,0x6 << 0
PSIO,PIN3CP0SLT,PSIO_SLOT6,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT6 << 0,0x7 << 0
PSIO,PIN3CP0SLT,PSIO_SLOT7,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT7 << 0,0x8 << 0
PSIO,PIN3CP0ACT,PSIO_NO_ACTION,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_NO_ACTION << 0,0x0 << 0
PSIO,PIN3CP0ACT,PSIO_OUT_LOW,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_LOW << 0,0x0 << 0
PSIO,PIN3CP0ACT,PSIO_OUT_HIGH,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_HIGH << 0,0x1 << 0
PSIO,PIN3CP0ACT,PSIO_OUT_BUFFER,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_BUFFER << 0,0x2 << 0
PSIO,PIN3CP0ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_TOGGLE << 0,0x3 << 0
PSIO,PIN3CP0ACT,PSIO_IN_BUFFER,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_IN_BUFFER << 0,0x4 << 0
PSIO,PIN3CP0ACT,PSIO_IN_STATUS,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_IN_STATUS << 0,0x5 << 0
PSIO,PIN3CP0ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_IN_STATUS_UPDATE << 0,0x6 << 0
PSIO,PIN3CP1SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT_DISABLE << 4,0x0 << 4
PSIO,PIN3CP1SLT,PSIO_SLOT0,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT0 << 4,0x1 << 4
PSIO,PIN3CP1SLT,PSIO_SLOT1,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT1 << 4,0x2 << 4
PSIO,PIN3CP1SLT,PSIO_SLOT2,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT2 << 4,0x3 << 4
PSIO,PIN3CP1SLT,PSIO_SLOT3,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT3 << 4,0x4 << 4
PSIO,PIN3CP1SLT,PSIO_SLOT4,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT4 << 4,0x5 << 4
PSIO,PIN3CP1SLT,PSIO_SLOT5,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT5 << 4,0x6 << 4
PSIO,PIN3CP1SLT,PSIO_SLOT6,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT6 << 4,0x7 << 4
PSIO,PIN3CP1SLT,PSIO_SLOT7,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT7 << 4,0x8 << 4
PSIO,PIN3CP1ACT,PSIO_NO_ACTION,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_NO_ACTION << 4,0x0 << 4
PSIO,PIN3CP1ACT,PSIO_OUT_LOW,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_LOW << 4,0x0 << 4
PSIO,PIN3CP1ACT,PSIO_OUT_HIGH,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_HIGH << 4,0x1 << 4
PSIO,PIN3CP1ACT,PSIO_OUT_BUFFER,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_BUFFER << 4,0x2 << 4
PSIO,PIN3CP1ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_TOGGLE << 4,0x3 << 4
PSIO,PIN3CP1ACT,PSIO_IN_BUFFER,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_IN_BUFFER << 4,0x4 << 4
PSIO,PIN3CP1ACT,PSIO_IN_STATUS,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_IN_STATUS << 4,0x5 << 4
PSIO,PIN3CP1ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_IN_STATUS_UPDATE << 4,0x6 << 4
PSIO,PIN3CP2SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT_DISABLE << 8,0x0 << 8
PSIO,PIN3CP2SLT,PSIO_SLOT0,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT0 << 8,0x1 << 8
PSIO,PIN3CP2SLT,PSIO_SLOT1,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT1 << 8,0x2 << 8
PSIO,PIN3CP2SLT,PSIO_SLOT2,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT2 << 8,0x3 << 8
PSIO,PIN3CP2SLT,PSIO_SLOT3,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT3 << 8,0x4 << 8
PSIO,PIN3CP2SLT,PSIO_SLOT4,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT4 << 8,0x5 << 8
PSIO,PIN3CP2SLT,PSIO_SLOT5,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT5 << 8,0x6 << 8
PSIO,PIN3CP2SLT,PSIO_SLOT6,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT6 << 8,0x7 << 8
PSIO,PIN3CP2SLT,PSIO_SLOT7,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT7 << 8,0x8 << 8
PSIO,PIN3CP2ACT,PSIO_NO_ACTION,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_NO_ACTION << 8,0x0 << 8
PSIO,PIN3CP2ACT,PSIO_OUT_LOW,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_LOW << 8,0x0 << 8
PSIO,PIN3CP2ACT,PSIO_OUT_HIGH,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_HIGH << 8,0x1 << 8
PSIO,PIN3CP2ACT,PSIO_OUT_BUFFER,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_BUFFER << 8,0x2 << 8
PSIO,PIN3CP2ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_TOGGLE << 8,0x3 << 8
PSIO,PIN3CP2ACT,PSIO_IN_BUFFER,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_IN_BUFFER << 8,0x4 << 8
PSIO,PIN3CP2ACT,PSIO_IN_STATUS,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_IN_STATUS << 8,0x5 << 8
PSIO,PIN3CP2ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_IN_STATUS_UPDATE << 8,0x6 << 8
PSIO,PIN3CP3SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT_DISABLE << 12,0x0 << 12
PSIO,PIN3CP3SLT,PSIO_SLOT0,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT0 << 12,0x1 << 12
PSIO,PIN3CP3SLT,PSIO_SLOT1,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT1 << 12,0x2 << 12
PSIO,PIN3CP3SLT,PSIO_SLOT2,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT2 << 12,0x3 << 12
PSIO,PIN3CP3SLT,PSIO_SLOT3,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT3 << 12,0x4 << 12
PSIO,PIN3CP3SLT,PSIO_SLOT4,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT4 << 12,0x5 << 12
PSIO,PIN3CP3SLT,PSIO_SLOT5,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT5 << 12,0x6 << 12
PSIO,PIN3CP3SLT,PSIO_SLOT6,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT6 << 12,0x7 << 12
PSIO,PIN3CP3SLT,PSIO_SLOT7,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT7 << 12,0x8 << 12
PSIO,PIN3CP3ACT,PSIO_NO_ACTION,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_NO_ACTION << 12,0x0 << 12
PSIO,PIN3CP3ACT,PSIO_OUT_LOW,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_LOW << 12,0x0 << 12
PSIO,PIN3CP3ACT,PSIO_OUT_HIGH,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_HIGH << 12,0x1 << 12
PSIO,PIN3CP3ACT,PSIO_OUT_BUFFER,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_BUFFER << 12,0x2 << 12
PSIO,PIN3CP3ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_TOGGLE << 12,0x3 << 12
PSIO,PIN3CP3ACT,PSIO_IN_BUFFER,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_IN_BUFFER << 12,0x4 << 12
PSIO,PIN3CP3ACT,PSIO_IN_STATUS,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_IN_STATUS << 12,0x5 << 12
PSIO,PIN3CP3ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_IN_STATUS_UPDATE << 12,0x6 << 12
PSIO,PIN3CP4SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT_DISABLE << 16,0x0 << 16
PSIO,PIN3CP4SLT,PSIO_SLOT0,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT0 << 16,0x1 << 16
PSIO,PIN3CP4SLT,PSIO_SLOT1,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT1 << 16,0x2 << 16
PSIO,PIN3CP4SLT,PSIO_SLOT2,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT2 << 16,0x3 << 16
PSIO,PIN3CP4SLT,PSIO_SLOT3,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT3 << 16,0x4 << 16
PSIO,PIN3CP4SLT,PSIO_SLOT4,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT4 << 16,0x5 << 16
PSIO,PIN3CP4SLT,PSIO_SLOT5,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT5 << 16,0x6 << 16
PSIO,PIN3CP4SLT,PSIO_SLOT6,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT6 << 16,0x7 << 16
PSIO,PIN3CP4SLT,PSIO_SLOT7,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT7 << 16,0x8 << 16
PSIO,PIN3CP4ACT,PSIO_NO_ACTION,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_NO_ACTION << 16,0x0 << 16
PSIO,PIN3CP4ACT,PSIO_OUT_LOW,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_LOW << 16,0x0 << 16
PSIO,PIN3CP4ACT,PSIO_OUT_HIGH,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_HIGH << 16,0x1 << 16
PSIO,PIN3CP4ACT,PSIO_OUT_BUFFER,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_BUFFER << 16,0x2 << 16
PSIO,PIN3CP4ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_TOGGLE << 16,0x3 << 16
PSIO,PIN3CP4ACT,PSIO_IN_BUFFER,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_IN_BUFFER << 16,0x4 << 16
PSIO,PIN3CP4ACT,PSIO_IN_STATUS,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_IN_STATUS << 16,0x5 << 16
PSIO,PIN3CP4ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_IN_STATUS_UPDATE << 16,0x6 << 16
PSIO,PIN3CP5SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT_DISABLE << 20,0x0 << 20
PSIO,PIN3CP5SLT,PSIO_SLOT0,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT0 << 20,0x1 << 20
PSIO,PIN3CP5SLT,PSIO_SLOT1,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT1 << 20,0x2 << 20
PSIO,PIN3CP5SLT,PSIO_SLOT2,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT2 << 20,0x3 << 20
PSIO,PIN3CP5SLT,PSIO_SLOT3,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT3 << 20,0x4 << 20
PSIO,PIN3CP5SLT,PSIO_SLOT4,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT4 << 20,0x5 << 20
PSIO,PIN3CP5SLT,PSIO_SLOT5,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT5 << 20,0x6 << 20
PSIO,PIN3CP5SLT,PSIO_SLOT6,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT6 << 20,0x7 << 20
PSIO,PIN3CP5SLT,PSIO_SLOT7,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT7 << 20,0x8 << 20
PSIO,PIN3CP5ACT,PSIO_NO_ACTION,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_NO_ACTION << 20,0x0 << 20
PSIO,PIN3CP5ACT,PSIO_OUT_LOW,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_LOW << 20,0x0 << 20
PSIO,PIN3CP5ACT,PSIO_OUT_HIGH,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_HIGH << 20,0x1 << 20
PSIO,PIN3CP5ACT,PSIO_OUT_BUFFER,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_BUFFER << 20,0x2 << 20
PSIO,PIN3CP5ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_TOGGLE << 20,0x3 << 20
PSIO,PIN3CP5ACT,PSIO_IN_BUFFER,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_IN_BUFFER << 20,0x4 << 20
PSIO,PIN3CP5ACT,PSIO_IN_STATUS,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_IN_STATUS << 20,0x5 << 20
PSIO,PIN3CP5ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_IN_STATUS_UPDATE << 20,0x6 << 20
PSIO,PIN3CP6SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT_DISABLE << 24,0x0 << 24
PSIO,PIN3CP6SLT,PSIO_SLOT0,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT0 << 24,0x1 << 24
PSIO,PIN3CP6SLT,PSIO_SLOT1,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT1 << 24,0x2 << 24
PSIO,PIN3CP6SLT,PSIO_SLOT2,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT2 << 24,0x3 << 24
PSIO,PIN3CP6SLT,PSIO_SLOT3,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT3 << 24,0x4 << 24
PSIO,PIN3CP6SLT,PSIO_SLOT4,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT4 << 24,0x5 << 24
PSIO,PIN3CP6SLT,PSIO_SLOT5,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT5 << 24,0x6 << 24
PSIO,PIN3CP6SLT,PSIO_SLOT6,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT6 << 24,0x7 << 24
PSIO,PIN3CP6SLT,PSIO_SLOT7,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT7 << 24,0x8 << 24
PSIO,PIN3CP6ACT,PSIO_NO_ACTION,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_NO_ACTION << 24,0x0 << 24
PSIO,PIN3CP6ACT,PSIO_OUT_LOW,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_LOW << 24,0x0 << 24
PSIO,PIN3CP6ACT,PSIO_OUT_HIGH,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_HIGH << 24,0x1 << 24
PSIO,PIN3CP6ACT,PSIO_OUT_BUFFER,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_BUFFER << 24,0x2 << 24
PSIO,PIN3CP6ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_TOGGLE << 24,0x3 << 24
PSIO,PIN3CP6ACT,PSIO_IN_BUFFER,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_IN_BUFFER << 24,0x4 << 24
PSIO,PIN3CP6ACT,PSIO_IN_STATUS,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_IN_STATUS << 24,0x5 << 24
PSIO,PIN3CP6ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_IN_STATUS_UPDATE << 24,0x6 << 24
PSIO,PIN3CP7SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT_DISABLE << 28,0x0 << 28
PSIO,PIN3CP7SLT,PSIO_SLOT0,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT0 << 28,0x1 << 28
PSIO,PIN3CP7SLT,PSIO_SLOT1,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT1 << 28,0x2 << 28
PSIO,PIN3CP7SLT,PSIO_SLOT2,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT2 << 28,0x3 << 28
PSIO,PIN3CP7SLT,PSIO_SLOT3,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT3 << 28,0x4 << 28
PSIO,PIN3CP7SLT,PSIO_SLOT4,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT4 << 28,0x5 << 28
PSIO,PIN3CP7SLT,PSIO_SLOT5,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT5 << 28,0x6 << 28
PSIO,PIN3CP7SLT,PSIO_SLOT6,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT6 << 28,0x7 << 28
PSIO,PIN3CP7SLT,PSIO_SLOT7,PSIO->GNCT[3].CPCTL0,0x400C30B4,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT7 << 28,0x8 << 28
PSIO,PIN3CP7ACT,PSIO_NO_ACTION,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_NO_ACTION << 28,0x0 << 28
PSIO,PIN3CP7ACT,PSIO_OUT_LOW,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_LOW << 28,0x0 << 28
PSIO,PIN3CP7ACT,PSIO_OUT_HIGH,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_HIGH << 28,0x1 << 28
PSIO,PIN3CP7ACT,PSIO_OUT_BUFFER,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_BUFFER << 28,0x2 << 28
PSIO,PIN3CP7ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_TOGGLE << 28,0x3 << 28
PSIO,PIN3CP7ACT,PSIO_IN_BUFFER,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_IN_BUFFER << 28,0x4 << 28
PSIO,PIN3CP7ACT,PSIO_IN_STATUS,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_IN_STATUS << 28,0x5 << 28
PSIO,PIN3CP7ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[3].CPCTL1,0x400C30B8,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_IN_STATUS_UPDATE << 28,0x6 << 28
PSIO,PIN3DataOrder,PSIO_LSB,PSIO->GNCT[3].DATCTL,0x400C30A4,PSIO_GNCT_DATCTL_ORDER_Msk,0x1 << 16,PSIO_LSB,0x0 << 16
PSIO,PIN3DataOrder,PSIO_MSB,PSIO->GNCT[3].DATCTL,0x400C30A4,PSIO_GNCT_DATCTL_ORDER_Msk,0x1 << 16,PSIO_MSB,0x1 << 16
PSIO,PIN3DataRxDepth,PSIO_DEPTH1,PSIO->GNCT[3].DATCTL,0x400C30A4,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH1 << 28,0 << 28
PSIO,PIN3DataRxDepth,PSIO_DEPTH2,PSIO->GNCT[3].DATCTL,0x400C30A4,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH2 << 28,1 << 28
PSIO,PIN3DataRxDepth,PSIO_DEPTH3,PSIO->GNCT[3].DATCTL,0x400C30A4,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH3 << 28,2 << 28
PSIO,PIN3DataRxDepth,PSIO_DEPTH4,PSIO->GNCT[3].DATCTL,0x400C30A4,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH4 << 28,3 << 28
PSIO,PIN3DataRxWidth,1,PSIO->GNCT[3].DATCTL,0x400C30A4,PSIO_GNCT_DATCTL_INDATWD_Msk,0x1F << 8,0 << 8,0 << 8,Min
PSIO,PIN3DataRxWidth,32,PSIO->GNCT[3].DATCTL,0x400C30A4,PSIO_GNCT_DATCTL_INDATWD_Msk,0x1F << 8,31 << 8,31 << 8,Max
PSIO,PIN3DataRxWidth,0,PSIO->GNCT[3].DATCTL,0x400C30A4,PSIO_GNCT_DATCTL_INDATWD_Msk,0x1F << 8,0 << 8,0 << 8,Default
PSIO,PIN3DataTxDepth,PSIO_DEPTH1,PSIO->GNCT[3].DATCTL,0x400C30A4,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH1 << 24,0 << 24
PSIO,PIN3DataTxDepth,PSIO_DEPTH2,PSIO->GNCT[3].DATCTL,0x400C30A4,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH2 << 24,1 << 24
PSIO,PIN3DataTxDepth,PSIO_DEPTH3,PSIO->GNCT[3].DATCTL,0x400C30A4,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH3 << 24,2 << 24
PSIO,PIN3DataTxDepth,PSIO_DEPTH4,PSIO->GNCT[3].DATCTL,0x400C30A4,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH4 << 24,3 << 24
PSIO,PIN3DataTxWidth,1,PSIO->GNCT[3].DATCTL,0x400C30A4,PSIO_GNCT_DATCTL_OUTDATWD_Msk,0x1F,0,0,Min
PSIO,PIN3DataTxWidth,32,PSIO->GNCT[3].DATCTL,0x400C30A4,PSIO_GNCT_DATCTL_OUTDATWD_Msk,0x1F ,31,31,Max
PSIO,PIN3DataTxWidth,0,PSIO->GNCT[3].DATCTL,0x400C30A4,PSIO_GNCT_DATCTL_OUTDATWD_Msk,0x1F ,0,0,Default
PSIO,PIN3SwitchPoint0En,0
PSIO,PIN3SwitchPoint0En,1
PSIO,PIN3SwitchPoint0,PSIO_CP0,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP0+1 << 8,0x1 << 8
PSIO,PIN3SwitchPoint0,PSIO_CP1,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP1+1 << 8,0x2 << 8
PSIO,PIN3SwitchPoint0,PSIO_CP2,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP2+1 << 8,0x3 << 8
PSIO,PIN3SwitchPoint0,PSIO_CP3,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP3+1 << 8,0x4 << 8
PSIO,PIN3SwitchPoint0,PSIO_CP4,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP4+1 << 8,0x5 << 8
PSIO,PIN3SwitchPoint0,PSIO_CP5,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP5+1 << 8,0x6 << 8
PSIO,PIN3SwitchPoint0,PSIO_CP6,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP6+1 << 8,0x7 << 8
PSIO,PIN3SwitchPoint0,PSIO_CP7,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP7+1 << 8,0x8 << 8
PSIO,PIN3ModeSwitch0,PSIO_INPUT_MODE,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_INPUT_MODE << 16,0x0 << 16
PSIO,PIN3ModeSwitch0,PSIO_OUTPUT_MODE,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_OUTPUT_MODE << 16,0x1 << 16
PSIO,PIN3ModeSwitch0,PSIO_OPENDRAIN_MODE,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_OPENDRAIN_MODE << 16,0x2 << 16
PSIO,PIN3ModeSwitch0,PSIO_QUASI_MODE,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_QUASI_MODE << 16,0x3 << 16
PSIO,PIN3SwitchPoint1En,0
PSIO,PIN3SwitchPoint1En,1
PSIO,PIN3SwitchPoint1,PSIO_CP0,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP0+1 << 12,0x1 << 12
PSIO,PIN3SwitchPoint1,PSIO_CP1,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP1+1 << 12,0x2 << 12
PSIO,PIN3SwitchPoint1,PSIO_CP2,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP2+1 << 12,0x3 << 12
PSIO,PIN3SwitchPoint1,PSIO_CP3,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP3+1 << 12,0x4 << 12
PSIO,PIN3SwitchPoint1,PSIO_CP4,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP4+1 << 12,0x5 << 12
PSIO,PIN3SwitchPoint1,PSIO_CP5,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP5+1 << 12,0x6 << 12
PSIO,PIN3SwitchPoint1,PSIO_CP6,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP6+1 << 12,0x7 << 12
PSIO,PIN3SwitchPoint1,PSIO_CP7,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP7+1 << 12,0x8 << 12
PSIO,PIN3ModeSwitch1,PSIO_INPUT_MODE,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_INPUT_MODE << 18,0x0 << 18
PSIO,PIN3ModeSwitch1,PSIO_OUTPUT_MODE,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_OUTPUT_MODE << 18,0x1 << 18
PSIO,PIN3ModeSwitch1,PSIO_OPENDRAIN_MODE,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_OPENDRAIN_MODE << 18,0x2 << 18
PSIO,PIN3ModeSwitch1,PSIO_QUASI_MODE,PSIO->GNCT[3].GENCTL,0x400C30A0,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_QUASI_MODE << 18,0x3 << 18
PSIO,PIN4En,1,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_PINEN_Msk,0x1 << 26,PSIO_GNCT_GENCTL_PINEN_Msk,0x1 << 26
PSIO,PIN4SlotControllerSelect,PSIO_SC0,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC0 << 24,0x0 << 24
PSIO,PIN4SlotControllerSelect,PSIO_SC1,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC1 << 24,0x1 << 24
PSIO,PIN4SlotControllerSelect,PSIO_SC2,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC2 << 24,0x2 << 24
PSIO,PIN4SlotControllerSelect,PSIO_SC3,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC3 << 24,0x3 << 24
PSIO,PIN4IOMode,PSIO_INPUT_MODE,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_INPUT_MODE,0x0
PSIO,PIN4IOMode,PSIO_OUTPUT_MODE,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_OUTPUT_MODE,0x1
PSIO,PIN4IOMode,PSIO_OPENDRAIN_MODE,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_OPENDRAIN_MODE,0x2
PSIO,PIN4IOMode,PSIO_QUASI_MODE,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_QUASI_MODE,0x3
PSIO,PIN4InitState,PSIO_LOW_LEVEL,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_LOW_LEVEL,0x0 << 2
PSIO,PIN4InitState,PSIO_HIGH_LEVEL,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_HIGH_LEVEL,0x1 << 2
PSIO,PIN4InitState,PSIO_LAST_OUTPUT,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_LAST_OUTPUT,0x2 << 2
PSIO,PIN4InitState,PSIO_Toggle,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_Toggle,0x3 << 2
PSIO,PIN4IntervalState,PSIO_LOW_LEVEL,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_LOW_LEVEL,0x0 << 4
PSIO,PIN4IntervalState,PSIO_HIGH_LEVEL,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_HIGH_LEVEL,0x1 << 4
PSIO,PIN4IntervalState,PSIO_LAST_OUTPUT,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_LAST_OUTPUT,0x2 << 4
PSIO,PIN4IntervalState,PSIO_Toggle,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_Toggle,0x3 << 4
PSIO,PIN4CP0SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT_DISABLE << 0,0x0 << 0
PSIO,PIN4CP0SLT,PSIO_SLOT0,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT0 << 0,0x1 << 0
PSIO,PIN4CP0SLT,PSIO_SLOT1,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT1 << 0,0x2 << 0
PSIO,PIN4CP0SLT,PSIO_SLOT2,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT2 << 0,0x3 << 0
PSIO,PIN4CP0SLT,PSIO_SLOT3,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT3 << 0,0x4 << 0
PSIO,PIN4CP0SLT,PSIO_SLOT4,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT4 << 0,0x5 << 0
PSIO,PIN4CP0SLT,PSIO_SLOT5,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT5 << 0,0x6 << 0
PSIO,PIN4CP0SLT,PSIO_SLOT6,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT6 << 0,0x7 << 0
PSIO,PIN4CP0SLT,PSIO_SLOT7,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT7 << 0,0x8 << 0
PSIO,PIN4CP0ACT,PSIO_NO_ACTION,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_NO_ACTION << 0,0x0 << 0
PSIO,PIN4CP0ACT,PSIO_OUT_LOW,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_LOW << 0,0x0 << 0
PSIO,PIN4CP0ACT,PSIO_OUT_HIGH,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_HIGH << 0,0x1 << 0
PSIO,PIN4CP0ACT,PSIO_OUT_BUFFER,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_BUFFER << 0,0x2 << 0
PSIO,PIN4CP0ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_TOGGLE << 0,0x3 << 0
PSIO,PIN4CP0ACT,PSIO_IN_BUFFER,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_IN_BUFFER << 0,0x4 << 0
PSIO,PIN4CP0ACT,PSIO_IN_STATUS,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_IN_STATUS << 0,0x5 << 0
PSIO,PIN4CP0ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_IN_STATUS_UPDATE << 0,0x6 << 0
PSIO,PIN4CP1SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT_DISABLE << 4,0x0 << 4
PSIO,PIN4CP1SLT,PSIO_SLOT0,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT0 << 4,0x1 << 4
PSIO,PIN4CP1SLT,PSIO_SLOT1,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT1 << 4,0x2 << 4
PSIO,PIN4CP1SLT,PSIO_SLOT2,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT2 << 4,0x3 << 4
PSIO,PIN4CP1SLT,PSIO_SLOT3,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT3 << 4,0x4 << 4
PSIO,PIN4CP1SLT,PSIO_SLOT4,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT4 << 4,0x5 << 4
PSIO,PIN4CP1SLT,PSIO_SLOT5,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT5 << 4,0x6 << 4
PSIO,PIN4CP1SLT,PSIO_SLOT6,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT6 << 4,0x7 << 4
PSIO,PIN4CP1SLT,PSIO_SLOT7,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT7 << 4,0x8 << 4
PSIO,PIN4CP1ACT,PSIO_NO_ACTION,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_NO_ACTION << 4,0x0 << 4
PSIO,PIN4CP1ACT,PSIO_OUT_LOW,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_LOW << 4,0x0 << 4
PSIO,PIN4CP1ACT,PSIO_OUT_HIGH,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_HIGH << 4,0x1 << 4
PSIO,PIN4CP1ACT,PSIO_OUT_BUFFER,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_BUFFER << 4,0x2 << 4
PSIO,PIN4CP1ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_TOGGLE << 4,0x3 << 4
PSIO,PIN4CP1ACT,PSIO_IN_BUFFER,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_IN_BUFFER << 4,0x4 << 4
PSIO,PIN4CP1ACT,PSIO_IN_STATUS,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_IN_STATUS << 4,0x5 << 4
PSIO,PIN4CP1ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_IN_STATUS_UPDATE << 4,0x6 << 4
PSIO,PIN4CP2SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT_DISABLE << 8,0x0 << 8
PSIO,PIN4CP2SLT,PSIO_SLOT0,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT0 << 8,0x1 << 8
PSIO,PIN4CP2SLT,PSIO_SLOT1,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT1 << 8,0x2 << 8
PSIO,PIN4CP2SLT,PSIO_SLOT2,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT2 << 8,0x3 << 8
PSIO,PIN4CP2SLT,PSIO_SLOT3,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT3 << 8,0x4 << 8
PSIO,PIN4CP2SLT,PSIO_SLOT4,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT4 << 8,0x5 << 8
PSIO,PIN4CP2SLT,PSIO_SLOT5,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT5 << 8,0x6 << 8
PSIO,PIN4CP2SLT,PSIO_SLOT6,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT6 << 8,0x7 << 8
PSIO,PIN4CP2SLT,PSIO_SLOT7,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT7 << 8,0x8 << 8
PSIO,PIN4CP2ACT,PSIO_NO_ACTION,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_NO_ACTION << 8,0x0 << 8
PSIO,PIN4CP2ACT,PSIO_OUT_LOW,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_LOW << 8,0x0 << 8
PSIO,PIN4CP2ACT,PSIO_OUT_HIGH,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_HIGH << 8,0x1 << 8
PSIO,PIN4CP2ACT,PSIO_OUT_BUFFER,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_BUFFER << 8,0x2 << 8
PSIO,PIN4CP2ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_TOGGLE << 8,0x3 << 8
PSIO,PIN4CP2ACT,PSIO_IN_BUFFER,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_IN_BUFFER << 8,0x4 << 8
PSIO,PIN4CP2ACT,PSIO_IN_STATUS,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_IN_STATUS << 8,0x5 << 8
PSIO,PIN4CP2ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_IN_STATUS_UPDATE << 8,0x6 << 8
PSIO,PIN4CP3SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT_DISABLE << 12,0x0 << 12
PSIO,PIN4CP3SLT,PSIO_SLOT0,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT0 << 12,0x1 << 12
PSIO,PIN4CP3SLT,PSIO_SLOT1,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT1 << 12,0x2 << 12
PSIO,PIN4CP3SLT,PSIO_SLOT2,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT2 << 12,0x3 << 12
PSIO,PIN4CP3SLT,PSIO_SLOT3,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT3 << 12,0x4 << 12
PSIO,PIN4CP3SLT,PSIO_SLOT4,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT4 << 12,0x5 << 12
PSIO,PIN4CP3SLT,PSIO_SLOT5,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT5 << 12,0x6 << 12
PSIO,PIN4CP3SLT,PSIO_SLOT6,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT6 << 12,0x7 << 12
PSIO,PIN4CP3SLT,PSIO_SLOT7,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT7 << 12,0x8 << 12
PSIO,PIN4CP3ACT,PSIO_NO_ACTION,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_NO_ACTION << 12,0x0 << 12
PSIO,PIN4CP3ACT,PSIO_OUT_LOW,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_LOW << 12,0x0 << 12
PSIO,PIN4CP3ACT,PSIO_OUT_HIGH,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_HIGH << 12,0x1 << 12
PSIO,PIN4CP3ACT,PSIO_OUT_BUFFER,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_BUFFER << 12,0x2 << 12
PSIO,PIN4CP3ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_TOGGLE << 12,0x3 << 12
PSIO,PIN4CP3ACT,PSIO_IN_BUFFER,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_IN_BUFFER << 12,0x4 << 12
PSIO,PIN4CP3ACT,PSIO_IN_STATUS,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_IN_STATUS << 12,0x5 << 12
PSIO,PIN4CP3ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_IN_STATUS_UPDATE << 12,0x6 << 12
PSIO,PIN4CP4SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT_DISABLE << 16,0x0 << 16
PSIO,PIN4CP4SLT,PSIO_SLOT0,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT0 << 16,0x1 << 16
PSIO,PIN4CP4SLT,PSIO_SLOT1,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT1 << 16,0x2 << 16
PSIO,PIN4CP4SLT,PSIO_SLOT2,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT2 << 16,0x3 << 16
PSIO,PIN4CP4SLT,PSIO_SLOT3,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT3 << 16,0x4 << 16
PSIO,PIN4CP4SLT,PSIO_SLOT4,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT4 << 16,0x5 << 16
PSIO,PIN4CP4SLT,PSIO_SLOT5,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT5 << 16,0x6 << 16
PSIO,PIN4CP4SLT,PSIO_SLOT6,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT6 << 16,0x7 << 16
PSIO,PIN4CP4SLT,PSIO_SLOT7,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT7 << 16,0x8 << 16
PSIO,PIN4CP4ACT,PSIO_NO_ACTION,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_NO_ACTION << 16,0x0 << 16
PSIO,PIN4CP4ACT,PSIO_OUT_LOW,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_LOW << 16,0x0 << 16
PSIO,PIN4CP4ACT,PSIO_OUT_HIGH,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_HIGH << 16,0x1 << 16
PSIO,PIN4CP4ACT,PSIO_OUT_BUFFER,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_BUFFER << 16,0x2 << 16
PSIO,PIN4CP4ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_TOGGLE << 16,0x3 << 16
PSIO,PIN4CP4ACT,PSIO_IN_BUFFER,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_IN_BUFFER << 16,0x4 << 16
PSIO,PIN4CP4ACT,PSIO_IN_STATUS,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_IN_STATUS << 16,0x5 << 16
PSIO,PIN4CP4ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_IN_STATUS_UPDATE << 16,0x6 << 16
PSIO,PIN4CP5SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT_DISABLE << 20,0x0 << 20
PSIO,PIN4CP5SLT,PSIO_SLOT0,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT0 << 20,0x1 << 20
PSIO,PIN4CP5SLT,PSIO_SLOT1,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT1 << 20,0x2 << 20
PSIO,PIN4CP5SLT,PSIO_SLOT2,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT2 << 20,0x3 << 20
PSIO,PIN4CP5SLT,PSIO_SLOT3,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT3 << 20,0x4 << 20
PSIO,PIN4CP5SLT,PSIO_SLOT4,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT4 << 20,0x5 << 20
PSIO,PIN4CP5SLT,PSIO_SLOT5,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT5 << 20,0x6 << 20
PSIO,PIN4CP5SLT,PSIO_SLOT6,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT6 << 20,0x7 << 20
PSIO,PIN4CP5SLT,PSIO_SLOT7,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT7 << 20,0x8 << 20
PSIO,PIN4CP5ACT,PSIO_NO_ACTION,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_NO_ACTION << 20,0x0 << 20
PSIO,PIN4CP5ACT,PSIO_OUT_LOW,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_LOW << 20,0x0 << 20
PSIO,PIN4CP5ACT,PSIO_OUT_HIGH,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_HIGH << 20,0x1 << 20
PSIO,PIN4CP5ACT,PSIO_OUT_BUFFER,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_BUFFER << 20,0x2 << 20
PSIO,PIN4CP5ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_TOGGLE << 20,0x3 << 20
PSIO,PIN4CP5ACT,PSIO_IN_BUFFER,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_IN_BUFFER << 20,0x4 << 20
PSIO,PIN4CP5ACT,PSIO_IN_STATUS,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_IN_STATUS << 20,0x5 << 20
PSIO,PIN4CP5ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_IN_STATUS_UPDATE << 20,0x6 << 20
PSIO,PIN4CP6SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT_DISABLE << 24,0x0 << 24
PSIO,PIN4CP6SLT,PSIO_SLOT0,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT0 << 24,0x1 << 24
PSIO,PIN4CP6SLT,PSIO_SLOT1,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT1 << 24,0x2 << 24
PSIO,PIN4CP6SLT,PSIO_SLOT2,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT2 << 24,0x3 << 24
PSIO,PIN4CP6SLT,PSIO_SLOT3,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT3 << 24,0x4 << 24
PSIO,PIN4CP6SLT,PSIO_SLOT4,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT4 << 24,0x5 << 24
PSIO,PIN4CP6SLT,PSIO_SLOT5,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT5 << 24,0x6 << 24
PSIO,PIN4CP6SLT,PSIO_SLOT6,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT6 << 24,0x7 << 24
PSIO,PIN4CP6SLT,PSIO_SLOT7,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT7 << 24,0x8 << 24
PSIO,PIN4CP6ACT,PSIO_NO_ACTION,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_NO_ACTION << 24,0x0 << 24
PSIO,PIN4CP6ACT,PSIO_OUT_LOW,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_LOW << 24,0x0 << 24
PSIO,PIN4CP6ACT,PSIO_OUT_HIGH,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_HIGH << 24,0x1 << 24
PSIO,PIN4CP6ACT,PSIO_OUT_BUFFER,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_BUFFER << 24,0x2 << 24
PSIO,PIN4CP6ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_TOGGLE << 24,0x3 << 24
PSIO,PIN4CP6ACT,PSIO_IN_BUFFER,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_IN_BUFFER << 24,0x4 << 24
PSIO,PIN4CP6ACT,PSIO_IN_STATUS,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_IN_STATUS << 24,0x5 << 24
PSIO,PIN4CP6ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_IN_STATUS_UPDATE << 24,0x6 << 24
PSIO,PIN4CP7SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT_DISABLE << 28,0x0 << 28
PSIO,PIN4CP7SLT,PSIO_SLOT0,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT0 << 28,0x1 << 28
PSIO,PIN4CP7SLT,PSIO_SLOT1,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT1 << 28,0x2 << 28
PSIO,PIN4CP7SLT,PSIO_SLOT2,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT2 << 28,0x3 << 28
PSIO,PIN4CP7SLT,PSIO_SLOT3,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT3 << 28,0x4 << 28
PSIO,PIN4CP7SLT,PSIO_SLOT4,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT4 << 28,0x5 << 28
PSIO,PIN4CP7SLT,PSIO_SLOT5,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT5 << 28,0x6 << 28
PSIO,PIN4CP7SLT,PSIO_SLOT6,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT6 << 28,0x7 << 28
PSIO,PIN4CP7SLT,PSIO_SLOT7,PSIO->GNCT[4].CPCTL0,0x400C30D4,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT7 << 28,0x8 << 28
PSIO,PIN4CP7ACT,PSIO_NO_ACTION,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_NO_ACTION << 28,0x0 << 28
PSIO,PIN4CP7ACT,PSIO_OUT_LOW,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_LOW << 28,0x0 << 28
PSIO,PIN4CP7ACT,PSIO_OUT_HIGH,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_HIGH << 28,0x1 << 28
PSIO,PIN4CP7ACT,PSIO_OUT_BUFFER,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_BUFFER << 28,0x2 << 28
PSIO,PIN4CP7ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_TOGGLE << 28,0x3 << 28
PSIO,PIN4CP7ACT,PSIO_IN_BUFFER,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_IN_BUFFER << 28,0x4 << 28
PSIO,PIN4CP7ACT,PSIO_IN_STATUS,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_IN_STATUS << 28,0x5 << 28
PSIO,PIN4CP7ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[4].CPCTL1,0x400C30D8,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_IN_STATUS_UPDATE << 28,0x6 << 28
PSIO,PIN4DataOrder,PSIO_LSB,PSIO->GNCT[4].DATCTL,0x400C30C4,PSIO_GNCT_DATCTL_ORDER_Msk,0x1 << 16,PSIO_LSB,0x0 << 16
PSIO,PIN4DataOrder,PSIO_MSB,PSIO->GNCT[4].DATCTL,0x400C30C4,PSIO_GNCT_DATCTL_ORDER_Msk,0x1 << 16,PSIO_MSB,0x1 << 16
PSIO,PIN4DataRxDepth,PSIO_DEPTH1,PSIO->GNCT[4].DATCTL,0x400C30C4,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH1 << 28,0 << 28
PSIO,PIN4DataRxDepth,PSIO_DEPTH2,PSIO->GNCT[4].DATCTL,0x400C30C4,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH2 << 28,1 << 28
PSIO,PIN4DataRxDepth,PSIO_DEPTH3,PSIO->GNCT[4].DATCTL,0x400C30C4,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH3 << 28,2 << 28
PSIO,PIN4DataRxDepth,PSIO_DEPTH4,PSIO->GNCT[4].DATCTL,0x400C30C4,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH4 << 28,3 << 28
PSIO,PIN4DataRxWidth,1,PSIO->GNCT[4].DATCTL,0x400C30C4,PSIO_GNCT_DATCTL_INDATWD_Msk,0x1F << 8,0 << 8,0 << 8,Min
PSIO,PIN4DataRxWidth,32,PSIO->GNCT[4].DATCTL,0x400C30C4,PSIO_GNCT_DATCTL_INDATWD_Msk,0x1F << 8,31 << 8,31 << 8,Max
PSIO,PIN4DataRxWidth,0,PSIO->GNCT[4].DATCTL,0x400C30C4,PSIO_GNCT_DATCTL_INDATWD_Msk,0x1F << 8,0 << 8,0 << 8,Default
PSIO,PIN4DataTxDepth,PSIO_DEPTH1,PSIO->GNCT[4].DATCTL,0x400C30C4,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH1 << 24,0 << 24
PSIO,PIN4DataTxDepth,PSIO_DEPTH2,PSIO->GNCT[4].DATCTL,0x400C30C4,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH2 << 24,1 << 24
PSIO,PIN4DataTxDepth,PSIO_DEPTH3,PSIO->GNCT[4].DATCTL,0x400C30C4,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH3 << 24,2 << 24
PSIO,PIN4DataTxDepth,PSIO_DEPTH4,PSIO->GNCT[4].DATCTL,0x400C30C4,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH4 << 24,3 << 24
PSIO,PIN4DataTxWidth,1,PSIO->GNCT[4].DATCTL,0x400C30C4,PSIO_GNCT_DATCTL_OUTDATWD_Msk,0x1F,0,0,Min
PSIO,PIN4DataTxWidth,32,PSIO->GNCT[4].DATCTL,0x400C30C4,PSIO_GNCT_DATCTL_OUTDATWD_Msk,0x1F ,31,31,Max
PSIO,PIN4DataTxWidth,0,PSIO->GNCT[4].DATCTL,0x400C30C4,PSIO_GNCT_DATCTL_OUTDATWD_Msk,0x1F ,0,0,Default
PSIO,PIN4SwitchPoint0En,0
PSIO,PIN4SwitchPoint0En,1
PSIO,PIN4SwitchPoint0,PSIO_CP0,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP0+1 << 8,0x1 << 8
PSIO,PIN4SwitchPoint0,PSIO_CP1,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP1+1 << 8,0x2 << 8
PSIO,PIN4SwitchPoint0,PSIO_CP2,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP2+1 << 8,0x3 << 8
PSIO,PIN4SwitchPoint0,PSIO_CP3,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP3+1 << 8,0x4 << 8
PSIO,PIN4SwitchPoint0,PSIO_CP4,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP4+1 << 8,0x5 << 8
PSIO,PIN4SwitchPoint0,PSIO_CP5,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP5+1 << 8,0x6 << 8
PSIO,PIN4SwitchPoint0,PSIO_CP6,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP6+1 << 8,0x7 << 8
PSIO,PIN4SwitchPoint0,PSIO_CP7,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP7+1 << 8,0x8 << 8
PSIO,PIN4ModeSwitch0,PSIO_INPUT_MODE,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_INPUT_MODE << 16,0x0 << 16
PSIO,PIN4ModeSwitch0,PSIO_OUTPUT_MODE,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_OUTPUT_MODE << 16,0x1 << 16
PSIO,PIN4ModeSwitch0,PSIO_OPENDRAIN_MODE,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_OPENDRAIN_MODE << 16,0x2 << 16
PSIO,PIN4ModeSwitch0,PSIO_QUASI_MODE,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_QUASI_MODE << 16,0x3 << 16
PSIO,PIN4SwitchPoint1En,0
PSIO,PIN4SwitchPoint1En,1
PSIO,PIN4SwitchPoint1,PSIO_CP0,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP0+1 << 12,0x1 << 12
PSIO,PIN4SwitchPoint1,PSIO_CP1,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP1+1 << 12,0x2 << 12
PSIO,PIN4SwitchPoint1,PSIO_CP2,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP2+1 << 12,0x3 << 12
PSIO,PIN4SwitchPoint1,PSIO_CP3,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP3+1 << 12,0x4 << 12
PSIO,PIN4SwitchPoint1,PSIO_CP4,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP4+1 << 12,0x5 << 12
PSIO,PIN4SwitchPoint1,PSIO_CP5,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP5+1 << 12,0x6 << 12
PSIO,PIN4SwitchPoint1,PSIO_CP6,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP6+1 << 12,0x7 << 12
PSIO,PIN4SwitchPoint1,PSIO_CP7,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP7+1 << 12,0x8 << 12
PSIO,PIN4ModeSwitch1,PSIO_INPUT_MODE,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_INPUT_MODE << 18,0x0 << 18
PSIO,PIN4ModeSwitch1,PSIO_OUTPUT_MODE,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_OUTPUT_MODE << 18,0x1 << 18
PSIO,PIN4ModeSwitch1,PSIO_OPENDRAIN_MODE,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_OPENDRAIN_MODE << 18,0x2 << 18
PSIO,PIN4ModeSwitch1,PSIO_QUASI_MODE,PSIO->GNCT[4].GENCTL,0x400C30C0,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_QUASI_MODE << 18,0x3 << 18
PSIO,PIN5En,1,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_PINEN_Msk,0x1 << 26,PSIO_GNCT_GENCTL_PINEN_Msk,0x1 << 26
PSIO,PIN5SlotControllerSelect,PSIO_SC0,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC0 << 24,0x0 << 24
PSIO,PIN5SlotControllerSelect,PSIO_SC1,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC1 << 24,0x1 << 24
PSIO,PIN5SlotControllerSelect,PSIO_SC2,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC2 << 24,0x2 << 24
PSIO,PIN5SlotControllerSelect,PSIO_SC3,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC3 << 24,0x3 << 24
PSIO,PIN5IOMode,PSIO_INPUT_MODE,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_INPUT_MODE,0x0
PSIO,PIN5IOMode,PSIO_OUTPUT_MODE,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_OUTPUT_MODE,0x1
PSIO,PIN5IOMode,PSIO_OPENDRAIN_MODE,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_OPENDRAIN_MODE,0x2
PSIO,PIN5IOMode,PSIO_QUASI_MODE,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_QUASI_MODE,0x3
PSIO,PIN5InitState,PSIO_LOW_LEVEL,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_LOW_LEVEL,0x0 << 2
PSIO,PIN5InitState,PSIO_HIGH_LEVEL,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_HIGH_LEVEL,0x1 << 2
PSIO,PIN5InitState,PSIO_LAST_OUTPUT,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_LAST_OUTPUT,0x2 << 2
PSIO,PIN5InitState,PSIO_Toggle,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_Toggle,0x3 << 2
PSIO,PIN5IntervalState,PSIO_LOW_LEVEL,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_LOW_LEVEL,0x0 << 4
PSIO,PIN5IntervalState,PSIO_HIGH_LEVEL,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_HIGH_LEVEL,0x1 << 4
PSIO,PIN5IntervalState,PSIO_LAST_OUTPUT,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_LAST_OUTPUT,0x2 << 4
PSIO,PIN5IntervalState,PSIO_Toggle,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_Toggle,0x3 << 4
PSIO,PIN5CP0SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT_DISABLE << 0,0x0 << 0
PSIO,PIN5CP0SLT,PSIO_SLOT0,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT0 << 0,0x1 << 0
PSIO,PIN5CP0SLT,PSIO_SLOT1,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT1 << 0,0x2 << 0
PSIO,PIN5CP0SLT,PSIO_SLOT2,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT2 << 0,0x3 << 0
PSIO,PIN5CP0SLT,PSIO_SLOT3,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT3 << 0,0x4 << 0
PSIO,PIN5CP0SLT,PSIO_SLOT4,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT4 << 0,0x5 << 0
PSIO,PIN5CP0SLT,PSIO_SLOT5,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT5 << 0,0x6 << 0
PSIO,PIN5CP0SLT,PSIO_SLOT6,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT6 << 0,0x7 << 0
PSIO,PIN5CP0SLT,PSIO_SLOT7,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT7 << 0,0x8 << 0
PSIO,PIN5CP0ACT,PSIO_NO_ACTION,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_NO_ACTION << 0,0x0 << 0
PSIO,PIN5CP0ACT,PSIO_OUT_LOW,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_LOW << 0,0x0 << 0
PSIO,PIN5CP0ACT,PSIO_OUT_HIGH,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_HIGH << 0,0x1 << 0
PSIO,PIN5CP0ACT,PSIO_OUT_BUFFER,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_BUFFER << 0,0x2 << 0
PSIO,PIN5CP0ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_TOGGLE << 0,0x3 << 0
PSIO,PIN5CP0ACT,PSIO_IN_BUFFER,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_IN_BUFFER << 0,0x4 << 0
PSIO,PIN5CP0ACT,PSIO_IN_STATUS,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_IN_STATUS << 0,0x5 << 0
PSIO,PIN5CP0ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_IN_STATUS_UPDATE << 0,0x6 << 0
PSIO,PIN5CP1SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT_DISABLE << 4,0x0 << 4
PSIO,PIN5CP1SLT,PSIO_SLOT0,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT0 << 4,0x1 << 4
PSIO,PIN5CP1SLT,PSIO_SLOT1,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT1 << 4,0x2 << 4
PSIO,PIN5CP1SLT,PSIO_SLOT2,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT2 << 4,0x3 << 4
PSIO,PIN5CP1SLT,PSIO_SLOT3,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT3 << 4,0x4 << 4
PSIO,PIN5CP1SLT,PSIO_SLOT4,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT4 << 4,0x5 << 4
PSIO,PIN5CP1SLT,PSIO_SLOT5,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT5 << 4,0x6 << 4
PSIO,PIN5CP1SLT,PSIO_SLOT6,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT6 << 4,0x7 << 4
PSIO,PIN5CP1SLT,PSIO_SLOT7,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT7 << 4,0x8 << 4
PSIO,PIN5CP1ACT,PSIO_NO_ACTION,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_NO_ACTION << 4,0x0 << 4
PSIO,PIN5CP1ACT,PSIO_OUT_LOW,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_LOW << 4,0x0 << 4
PSIO,PIN5CP1ACT,PSIO_OUT_HIGH,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_HIGH << 4,0x1 << 4
PSIO,PIN5CP1ACT,PSIO_OUT_BUFFER,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_BUFFER << 4,0x2 << 4
PSIO,PIN5CP1ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_TOGGLE << 4,0x3 << 4
PSIO,PIN5CP1ACT,PSIO_IN_BUFFER,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_IN_BUFFER << 4,0x4 << 4
PSIO,PIN5CP1ACT,PSIO_IN_STATUS,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_IN_STATUS << 4,0x5 << 4
PSIO,PIN5CP1ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_IN_STATUS_UPDATE << 4,0x6 << 4
PSIO,PIN5CP2SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT_DISABLE << 8,0x0 << 8
PSIO,PIN5CP2SLT,PSIO_SLOT0,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT0 << 8,0x1 << 8
PSIO,PIN5CP2SLT,PSIO_SLOT1,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT1 << 8,0x2 << 8
PSIO,PIN5CP2SLT,PSIO_SLOT2,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT2 << 8,0x3 << 8
PSIO,PIN5CP2SLT,PSIO_SLOT3,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT3 << 8,0x4 << 8
PSIO,PIN5CP2SLT,PSIO_SLOT4,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT4 << 8,0x5 << 8
PSIO,PIN5CP2SLT,PSIO_SLOT5,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT5 << 8,0x6 << 8
PSIO,PIN5CP2SLT,PSIO_SLOT6,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT6 << 8,0x7 << 8
PSIO,PIN5CP2SLT,PSIO_SLOT7,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT7 << 8,0x8 << 8
PSIO,PIN5CP2ACT,PSIO_NO_ACTION,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_NO_ACTION << 8,0x0 << 8
PSIO,PIN5CP2ACT,PSIO_OUT_LOW,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_LOW << 8,0x0 << 8
PSIO,PIN5CP2ACT,PSIO_OUT_HIGH,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_HIGH << 8,0x1 << 8
PSIO,PIN5CP2ACT,PSIO_OUT_BUFFER,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_BUFFER << 8,0x2 << 8
PSIO,PIN5CP2ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_TOGGLE << 8,0x3 << 8
PSIO,PIN5CP2ACT,PSIO_IN_BUFFER,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_IN_BUFFER << 8,0x4 << 8
PSIO,PIN5CP2ACT,PSIO_IN_STATUS,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_IN_STATUS << 8,0x5 << 8
PSIO,PIN5CP2ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_IN_STATUS_UPDATE << 8,0x6 << 8
PSIO,PIN5CP3SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT_DISABLE << 12,0x0 << 12
PSIO,PIN5CP3SLT,PSIO_SLOT0,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT0 << 12,0x1 << 12
PSIO,PIN5CP3SLT,PSIO_SLOT1,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT1 << 12,0x2 << 12
PSIO,PIN5CP3SLT,PSIO_SLOT2,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT2 << 12,0x3 << 12
PSIO,PIN5CP3SLT,PSIO_SLOT3,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT3 << 12,0x4 << 12
PSIO,PIN5CP3SLT,PSIO_SLOT4,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT4 << 12,0x5 << 12
PSIO,PIN5CP3SLT,PSIO_SLOT5,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT5 << 12,0x6 << 12
PSIO,PIN5CP3SLT,PSIO_SLOT6,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT6 << 12,0x7 << 12
PSIO,PIN5CP3SLT,PSIO_SLOT7,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT7 << 12,0x8 << 12
PSIO,PIN5CP3ACT,PSIO_NO_ACTION,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_NO_ACTION << 12,0x0 << 12
PSIO,PIN5CP3ACT,PSIO_OUT_LOW,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_LOW << 12,0x0 << 12
PSIO,PIN5CP3ACT,PSIO_OUT_HIGH,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_HIGH << 12,0x1 << 12
PSIO,PIN5CP3ACT,PSIO_OUT_BUFFER,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_BUFFER << 12,0x2 << 12
PSIO,PIN5CP3ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_TOGGLE << 12,0x3 << 12
PSIO,PIN5CP3ACT,PSIO_IN_BUFFER,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_IN_BUFFER << 12,0x4 << 12
PSIO,PIN5CP3ACT,PSIO_IN_STATUS,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_IN_STATUS << 12,0x5 << 12
PSIO,PIN5CP3ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_IN_STATUS_UPDATE << 12,0x6 << 12
PSIO,PIN5CP4SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT_DISABLE << 16,0x0 << 16
PSIO,PIN5CP4SLT,PSIO_SLOT0,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT0 << 16,0x1 << 16
PSIO,PIN5CP4SLT,PSIO_SLOT1,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT1 << 16,0x2 << 16
PSIO,PIN5CP4SLT,PSIO_SLOT2,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT2 << 16,0x3 << 16
PSIO,PIN5CP4SLT,PSIO_SLOT3,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT3 << 16,0x4 << 16
PSIO,PIN5CP4SLT,PSIO_SLOT4,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT4 << 16,0x5 << 16
PSIO,PIN5CP4SLT,PSIO_SLOT5,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT5 << 16,0x6 << 16
PSIO,PIN5CP4SLT,PSIO_SLOT6,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT6 << 16,0x7 << 16
PSIO,PIN5CP4SLT,PSIO_SLOT7,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT7 << 16,0x8 << 16
PSIO,PIN5CP4ACT,PSIO_NO_ACTION,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_NO_ACTION << 16,0x0 << 16
PSIO,PIN5CP4ACT,PSIO_OUT_LOW,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_LOW << 16,0x0 << 16
PSIO,PIN5CP4ACT,PSIO_OUT_HIGH,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_HIGH << 16,0x1 << 16
PSIO,PIN5CP4ACT,PSIO_OUT_BUFFER,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_BUFFER << 16,0x2 << 16
PSIO,PIN5CP4ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_TOGGLE << 16,0x3 << 16
PSIO,PIN5CP4ACT,PSIO_IN_BUFFER,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_IN_BUFFER << 16,0x4 << 16
PSIO,PIN5CP4ACT,PSIO_IN_STATUS,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_IN_STATUS << 16,0x5 << 16
PSIO,PIN5CP4ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_IN_STATUS_UPDATE << 16,0x6 << 16
PSIO,PIN5CP5SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT_DISABLE << 20,0x0 << 20
PSIO,PIN5CP5SLT,PSIO_SLOT0,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT0 << 20,0x1 << 20
PSIO,PIN5CP5SLT,PSIO_SLOT1,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT1 << 20,0x2 << 20
PSIO,PIN5CP5SLT,PSIO_SLOT2,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT2 << 20,0x3 << 20
PSIO,PIN5CP5SLT,PSIO_SLOT3,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT3 << 20,0x4 << 20
PSIO,PIN5CP5SLT,PSIO_SLOT4,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT4 << 20,0x5 << 20
PSIO,PIN5CP5SLT,PSIO_SLOT5,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT5 << 20,0x6 << 20
PSIO,PIN5CP5SLT,PSIO_SLOT6,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT6 << 20,0x7 << 20
PSIO,PIN5CP5SLT,PSIO_SLOT7,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT7 << 20,0x8 << 20
PSIO,PIN5CP5ACT,PSIO_NO_ACTION,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_NO_ACTION << 20,0x0 << 20
PSIO,PIN5CP5ACT,PSIO_OUT_LOW,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_LOW << 20,0x0 << 20
PSIO,PIN5CP5ACT,PSIO_OUT_HIGH,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_HIGH << 20,0x1 << 20
PSIO,PIN5CP5ACT,PSIO_OUT_BUFFER,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_BUFFER << 20,0x2 << 20
PSIO,PIN5CP5ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_TOGGLE << 20,0x3 << 20
PSIO,PIN5CP5ACT,PSIO_IN_BUFFER,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_IN_BUFFER << 20,0x4 << 20
PSIO,PIN5CP5ACT,PSIO_IN_STATUS,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_IN_STATUS << 20,0x5 << 20
PSIO,PIN5CP5ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_IN_STATUS_UPDATE << 20,0x6 << 20
PSIO,PIN5CP6SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT_DISABLE << 24,0x0 << 24
PSIO,PIN5CP6SLT,PSIO_SLOT0,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT0 << 24,0x1 << 24
PSIO,PIN5CP6SLT,PSIO_SLOT1,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT1 << 24,0x2 << 24
PSIO,PIN5CP6SLT,PSIO_SLOT2,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT2 << 24,0x3 << 24
PSIO,PIN5CP6SLT,PSIO_SLOT3,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT3 << 24,0x4 << 24
PSIO,PIN5CP6SLT,PSIO_SLOT4,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT4 << 24,0x5 << 24
PSIO,PIN5CP6SLT,PSIO_SLOT5,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT5 << 24,0x6 << 24
PSIO,PIN5CP6SLT,PSIO_SLOT6,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT6 << 24,0x7 << 24
PSIO,PIN5CP6SLT,PSIO_SLOT7,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT7 << 24,0x8 << 24
PSIO,PIN5CP6ACT,PSIO_NO_ACTION,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_NO_ACTION << 24,0x0 << 24
PSIO,PIN5CP6ACT,PSIO_OUT_LOW,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_LOW << 24,0x0 << 24
PSIO,PIN5CP6ACT,PSIO_OUT_HIGH,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_HIGH << 24,0x1 << 24
PSIO,PIN5CP6ACT,PSIO_OUT_BUFFER,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_BUFFER << 24,0x2 << 24
PSIO,PIN5CP6ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_TOGGLE << 24,0x3 << 24
PSIO,PIN5CP6ACT,PSIO_IN_BUFFER,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_IN_BUFFER << 24,0x4 << 24
PSIO,PIN5CP6ACT,PSIO_IN_STATUS,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_IN_STATUS << 24,0x5 << 24
PSIO,PIN5CP6ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_IN_STATUS_UPDATE << 24,0x6 << 24
PSIO,PIN5CP7SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT_DISABLE << 28,0x0 << 28
PSIO,PIN5CP7SLT,PSIO_SLOT0,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT0 << 28,0x1 << 28
PSIO,PIN5CP7SLT,PSIO_SLOT1,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT1 << 28,0x2 << 28
PSIO,PIN5CP7SLT,PSIO_SLOT2,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT2 << 28,0x3 << 28
PSIO,PIN5CP7SLT,PSIO_SLOT3,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT3 << 28,0x4 << 28
PSIO,PIN5CP7SLT,PSIO_SLOT4,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT4 << 28,0x5 << 28
PSIO,PIN5CP7SLT,PSIO_SLOT5,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT5 << 28,0x6 << 28
PSIO,PIN5CP7SLT,PSIO_SLOT6,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT6 << 28,0x7 << 28
PSIO,PIN5CP7SLT,PSIO_SLOT7,PSIO->GNCT[5].CPCTL0,0x400C30F4,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT7 << 28,0x8 << 28
PSIO,PIN5CP7ACT,PSIO_NO_ACTION,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_NO_ACTION << 28,0x0 << 28
PSIO,PIN5CP7ACT,PSIO_OUT_LOW,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_LOW << 28,0x0 << 28
PSIO,PIN5CP7ACT,PSIO_OUT_HIGH,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_HIGH << 28,0x1 << 28
PSIO,PIN5CP7ACT,PSIO_OUT_BUFFER,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_BUFFER << 28,0x2 << 28
PSIO,PIN5CP7ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_TOGGLE << 28,0x3 << 28
PSIO,PIN5CP7ACT,PSIO_IN_BUFFER,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_IN_BUFFER << 28,0x4 << 28
PSIO,PIN5CP7ACT,PSIO_IN_STATUS,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_IN_STATUS << 28,0x5 << 28
PSIO,PIN5CP7ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[5].CPCTL1,0x400C30F8,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_IN_STATUS_UPDATE << 28,0x6 << 28
PSIO,PIN5DataOrder,PSIO_LSB,PSIO->GNCT[5].DATCTL,0x400C30E4,PSIO_GNCT_DATCTL_ORDER_Msk,0x1 << 16,PSIO_LSB,0x0 << 16
PSIO,PIN5DataOrder,PSIO_MSB,PSIO->GNCT[5].DATCTL,0x400C30E4,PSIO_GNCT_DATCTL_ORDER_Msk,0x1 << 16,PSIO_MSB,0x1 << 16
PSIO,PIN5DataRxDepth,PSIO_DEPTH1,PSIO->GNCT[5].DATCTL,0x400C30E4,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH1 << 28,0 << 28
PSIO,PIN5DataRxDepth,PSIO_DEPTH2,PSIO->GNCT[5].DATCTL,0x400C30E4,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH2 << 28,1 << 28
PSIO,PIN5DataRxDepth,PSIO_DEPTH3,PSIO->GNCT[5].DATCTL,0x400C30E4,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH3 << 28,2 << 28
PSIO,PIN5DataRxDepth,PSIO_DEPTH4,PSIO->GNCT[5].DATCTL,0x400C30E4,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH4 << 28,3 << 28
PSIO,PIN5DataRxWidth,1,PSIO->GNCT[5].DATCTL,0x400C30E4,PSIO_GNCT_DATCTL_INDATWD_Msk,0x1F << 8,0 << 8,0 << 8,Min
PSIO,PIN5DataRxWidth,32,PSIO->GNCT[5].DATCTL,0x400C30E4,PSIO_GNCT_DATCTL_INDATWD_Msk,0x1F << 8,31 << 8,31 << 8,Max
PSIO,PIN5DataRxWidth,0,PSIO->GNCT[5].DATCTL,0x400C30E4,PSIO_GNCT_DATCTL_INDATWD_Msk,0x1F << 8,0 << 8,0 << 8,Default
PSIO,PIN5DataTxDepth,PSIO_DEPTH1,PSIO->GNCT[5].DATCTL,0x400C30E4,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH1 << 24,0 << 24
PSIO,PIN5DataTxDepth,PSIO_DEPTH2,PSIO->GNCT[5].DATCTL,0x400C30E4,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH2 << 24,1 << 24
PSIO,PIN5DataTxDepth,PSIO_DEPTH3,PSIO->GNCT[5].DATCTL,0x400C30E4,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH3 << 24,2 << 24
PSIO,PIN5DataTxDepth,PSIO_DEPTH4,PSIO->GNCT[5].DATCTL,0x400C30E4,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH4 << 24,3 << 24
PSIO,PIN5DataTxWidth,1,PSIO->GNCT[5].DATCTL,0x400C30E4,PSIO_GNCT_DATCTL_OUTDATWD_Msk,0x1F,0,0,Min
PSIO,PIN5DataTxWidth,32,PSIO->GNCT[5].DATCTL,0x400C30E4,PSIO_GNCT_DATCTL_OUTDATWD_Msk,0x1F ,31,31,Max
PSIO,PIN5DataTxWidth,0,PSIO->GNCT[5].DATCTL,0x400C30E4,PSIO_GNCT_DATCTL_OUTDATWD_Msk,0x1F ,0,0,Default
PSIO,PIN5SwitchPoint0En,0
PSIO,PIN5SwitchPoint0En,1
PSIO,PIN5SwitchPoint0,PSIO_CP0,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP0+1 << 8,0x1 << 8
PSIO,PIN5SwitchPoint0,PSIO_CP1,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP1+1 << 8,0x2 << 8
PSIO,PIN5SwitchPoint0,PSIO_CP2,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP2+1 << 8,0x3 << 8
PSIO,PIN5SwitchPoint0,PSIO_CP3,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP3+1 << 8,0x4 << 8
PSIO,PIN5SwitchPoint0,PSIO_CP4,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP4+1 << 8,0x5 << 8
PSIO,PIN5SwitchPoint0,PSIO_CP5,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP5+1 << 8,0x6 << 8
PSIO,PIN5SwitchPoint0,PSIO_CP6,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP6+1 << 8,0x7 << 8
PSIO,PIN5SwitchPoint0,PSIO_CP7,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP7+1 << 8,0x8 << 8
PSIO,PIN5ModeSwitch0,PSIO_INPUT_MODE,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_INPUT_MODE << 16,0x0 << 16
PSIO,PIN5ModeSwitch0,PSIO_OUTPUT_MODE,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_OUTPUT_MODE << 16,0x1 << 16
PSIO,PIN5ModeSwitch0,PSIO_OPENDRAIN_MODE,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_OPENDRAIN_MODE << 16,0x2 << 16
PSIO,PIN5ModeSwitch0,PSIO_QUASI_MODE,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_QUASI_MODE << 16,0x3 << 16
PSIO,PIN5SwitchPoint1En,0
PSIO,PIN5SwitchPoint1En,1
PSIO,PIN5SwitchPoint1,PSIO_CP0,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP0+1 << 12,0x1 << 12
PSIO,PIN5SwitchPoint1,PSIO_CP1,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP1+1 << 12,0x2 << 12
PSIO,PIN5SwitchPoint1,PSIO_CP2,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP2+1 << 12,0x3 << 12
PSIO,PIN5SwitchPoint1,PSIO_CP3,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP3+1 << 12,0x4 << 12
PSIO,PIN5SwitchPoint1,PSIO_CP4,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP4+1 << 12,0x5 << 12
PSIO,PIN5SwitchPoint1,PSIO_CP5,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP5+1 << 12,0x6 << 12
PSIO,PIN5SwitchPoint1,PSIO_CP6,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP6+1 << 12,0x7 << 12
PSIO,PIN5SwitchPoint1,PSIO_CP7,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP7+1 << 12,0x8 << 12
PSIO,PIN5ModeSwitch1,PSIO_INPUT_MODE,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_INPUT_MODE << 18,0x0 << 18
PSIO,PIN5ModeSwitch1,PSIO_OUTPUT_MODE,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_OUTPUT_MODE << 18,0x1 << 18
PSIO,PIN5ModeSwitch1,PSIO_OPENDRAIN_MODE,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_OPENDRAIN_MODE << 18,0x2 << 18
PSIO,PIN5ModeSwitch1,PSIO_QUASI_MODE,PSIO->GNCT[5].GENCTL,0x400C30E0,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_QUASI_MODE << 18,0x3 << 18
PSIO,PIN6En,1,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_PINEN_Msk,0x1 << 26,PSIO_GNCT_GENCTL_PINEN_Msk,0x1 << 26
PSIO,PIN6SlotControllerSelect,PSIO_SC0,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC0 << 24,0x0 << 24
PSIO,PIN6SlotControllerSelect,PSIO_SC1,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC1 << 24,0x1 << 24
PSIO,PIN6SlotControllerSelect,PSIO_SC2,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC2 << 24,0x2 << 24
PSIO,PIN6SlotControllerSelect,PSIO_SC3,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC3 << 24,0x3 << 24
PSIO,PIN6IOMode,PSIO_INPUT_MODE,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_INPUT_MODE,0x0
PSIO,PIN6IOMode,PSIO_OUTPUT_MODE,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_OUTPUT_MODE,0x1
PSIO,PIN6IOMode,PSIO_OPENDRAIN_MODE,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_OPENDRAIN_MODE,0x2
PSIO,PIN6IOMode,PSIO_QUASI_MODE,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_QUASI_MODE,0x3
PSIO,PIN6InitState,PSIO_LOW_LEVEL,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_LOW_LEVEL,0x0 << 2
PSIO,PIN6InitState,PSIO_HIGH_LEVEL,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_HIGH_LEVEL,0x1 << 2
PSIO,PIN6InitState,PSIO_LAST_OUTPUT,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_LAST_OUTPUT,0x2 << 2
PSIO,PIN6InitState,PSIO_Toggle,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_Toggle,0x3 << 2
PSIO,PIN6IntervalState,PSIO_LOW_LEVEL,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_LOW_LEVEL,0x0 << 4
PSIO,PIN6IntervalState,PSIO_HIGH_LEVEL,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_HIGH_LEVEL,0x1 << 4
PSIO,PIN6IntervalState,PSIO_LAST_OUTPUT,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_LAST_OUTPUT,0x2 << 4
PSIO,PIN6IntervalState,PSIO_Toggle,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_Toggle,0x3 << 4
PSIO,PIN6CP0SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT_DISABLE << 0,0x0 << 0
PSIO,PIN6CP0SLT,PSIO_SLOT0,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT0 << 0,0x1 << 0
PSIO,PIN6CP0SLT,PSIO_SLOT1,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT1 << 0,0x2 << 0
PSIO,PIN6CP0SLT,PSIO_SLOT2,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT2 << 0,0x3 << 0
PSIO,PIN6CP0SLT,PSIO_SLOT3,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT3 << 0,0x4 << 0
PSIO,PIN6CP0SLT,PSIO_SLOT4,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT4 << 0,0x5 << 0
PSIO,PIN6CP0SLT,PSIO_SLOT5,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT5 << 0,0x6 << 0
PSIO,PIN6CP0SLT,PSIO_SLOT6,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT6 << 0,0x7 << 0
PSIO,PIN6CP0SLT,PSIO_SLOT7,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT7 << 0,0x8 << 0
PSIO,PIN6CP0ACT,PSIO_NO_ACTION,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_NO_ACTION << 0,0x0 << 0
PSIO,PIN6CP0ACT,PSIO_OUT_LOW,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_LOW << 0,0x0 << 0
PSIO,PIN6CP0ACT,PSIO_OUT_HIGH,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_HIGH << 0,0x1 << 0
PSIO,PIN6CP0ACT,PSIO_OUT_BUFFER,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_BUFFER << 0,0x2 << 0
PSIO,PIN6CP0ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_TOGGLE << 0,0x3 << 0
PSIO,PIN6CP0ACT,PSIO_IN_BUFFER,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_IN_BUFFER << 0,0x4 << 0
PSIO,PIN6CP0ACT,PSIO_IN_STATUS,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_IN_STATUS << 0,0x5 << 0
PSIO,PIN6CP0ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_IN_STATUS_UPDATE << 0,0x6 << 0
PSIO,PIN6CP1SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT_DISABLE << 4,0x0 << 4
PSIO,PIN6CP1SLT,PSIO_SLOT0,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT0 << 4,0x1 << 4
PSIO,PIN6CP1SLT,PSIO_SLOT1,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT1 << 4,0x2 << 4
PSIO,PIN6CP1SLT,PSIO_SLOT2,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT2 << 4,0x3 << 4
PSIO,PIN6CP1SLT,PSIO_SLOT3,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT3 << 4,0x4 << 4
PSIO,PIN6CP1SLT,PSIO_SLOT4,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT4 << 4,0x5 << 4
PSIO,PIN6CP1SLT,PSIO_SLOT5,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT5 << 4,0x6 << 4
PSIO,PIN6CP1SLT,PSIO_SLOT6,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT6 << 4,0x7 << 4
PSIO,PIN6CP1SLT,PSIO_SLOT7,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT7 << 4,0x8 << 4
PSIO,PIN6CP1ACT,PSIO_NO_ACTION,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_NO_ACTION << 4,0x0 << 4
PSIO,PIN6CP1ACT,PSIO_OUT_LOW,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_LOW << 4,0x0 << 4
PSIO,PIN6CP1ACT,PSIO_OUT_HIGH,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_HIGH << 4,0x1 << 4
PSIO,PIN6CP1ACT,PSIO_OUT_BUFFER,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_BUFFER << 4,0x2 << 4
PSIO,PIN6CP1ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_TOGGLE << 4,0x3 << 4
PSIO,PIN6CP1ACT,PSIO_IN_BUFFER,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_IN_BUFFER << 4,0x4 << 4
PSIO,PIN6CP1ACT,PSIO_IN_STATUS,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_IN_STATUS << 4,0x5 << 4
PSIO,PIN6CP1ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_IN_STATUS_UPDATE << 4,0x6 << 4
PSIO,PIN6CP2SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT_DISABLE << 8,0x0 << 8
PSIO,PIN6CP2SLT,PSIO_SLOT0,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT0 << 8,0x1 << 8
PSIO,PIN6CP2SLT,PSIO_SLOT1,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT1 << 8,0x2 << 8
PSIO,PIN6CP2SLT,PSIO_SLOT2,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT2 << 8,0x3 << 8
PSIO,PIN6CP2SLT,PSIO_SLOT3,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT3 << 8,0x4 << 8
PSIO,PIN6CP2SLT,PSIO_SLOT4,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT4 << 8,0x5 << 8
PSIO,PIN6CP2SLT,PSIO_SLOT5,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT5 << 8,0x6 << 8
PSIO,PIN6CP2SLT,PSIO_SLOT6,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT6 << 8,0x7 << 8
PSIO,PIN6CP2SLT,PSIO_SLOT7,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT7 << 8,0x8 << 8
PSIO,PIN6CP2ACT,PSIO_NO_ACTION,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_NO_ACTION << 8,0x0 << 8
PSIO,PIN6CP2ACT,PSIO_OUT_LOW,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_LOW << 8,0x0 << 8
PSIO,PIN6CP2ACT,PSIO_OUT_HIGH,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_HIGH << 8,0x1 << 8
PSIO,PIN6CP2ACT,PSIO_OUT_BUFFER,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_BUFFER << 8,0x2 << 8
PSIO,PIN6CP2ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_TOGGLE << 8,0x3 << 8
PSIO,PIN6CP2ACT,PSIO_IN_BUFFER,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_IN_BUFFER << 8,0x4 << 8
PSIO,PIN6CP2ACT,PSIO_IN_STATUS,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_IN_STATUS << 8,0x5 << 8
PSIO,PIN6CP2ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_IN_STATUS_UPDATE << 8,0x6 << 8
PSIO,PIN6CP3SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT_DISABLE << 12,0x0 << 12
PSIO,PIN6CP3SLT,PSIO_SLOT0,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT0 << 12,0x1 << 12
PSIO,PIN6CP3SLT,PSIO_SLOT1,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT1 << 12,0x2 << 12
PSIO,PIN6CP3SLT,PSIO_SLOT2,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT2 << 12,0x3 << 12
PSIO,PIN6CP3SLT,PSIO_SLOT3,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT3 << 12,0x4 << 12
PSIO,PIN6CP3SLT,PSIO_SLOT4,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT4 << 12,0x5 << 12
PSIO,PIN6CP3SLT,PSIO_SLOT5,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT5 << 12,0x6 << 12
PSIO,PIN6CP3SLT,PSIO_SLOT6,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT6 << 12,0x7 << 12
PSIO,PIN6CP3SLT,PSIO_SLOT7,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT7 << 12,0x8 << 12
PSIO,PIN6CP3ACT,PSIO_NO_ACTION,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_NO_ACTION << 12,0x0 << 12
PSIO,PIN6CP3ACT,PSIO_OUT_LOW,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_LOW << 12,0x0 << 12
PSIO,PIN6CP3ACT,PSIO_OUT_HIGH,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_HIGH << 12,0x1 << 12
PSIO,PIN6CP3ACT,PSIO_OUT_BUFFER,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_BUFFER << 12,0x2 << 12
PSIO,PIN6CP3ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_TOGGLE << 12,0x3 << 12
PSIO,PIN6CP3ACT,PSIO_IN_BUFFER,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_IN_BUFFER << 12,0x4 << 12
PSIO,PIN6CP3ACT,PSIO_IN_STATUS,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_IN_STATUS << 12,0x5 << 12
PSIO,PIN6CP3ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_IN_STATUS_UPDATE << 12,0x6 << 12
PSIO,PIN6CP4SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT_DISABLE << 16,0x0 << 16
PSIO,PIN6CP4SLT,PSIO_SLOT0,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT0 << 16,0x1 << 16
PSIO,PIN6CP4SLT,PSIO_SLOT1,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT1 << 16,0x2 << 16
PSIO,PIN6CP4SLT,PSIO_SLOT2,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT2 << 16,0x3 << 16
PSIO,PIN6CP4SLT,PSIO_SLOT3,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT3 << 16,0x4 << 16
PSIO,PIN6CP4SLT,PSIO_SLOT4,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT4 << 16,0x5 << 16
PSIO,PIN6CP4SLT,PSIO_SLOT5,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT5 << 16,0x6 << 16
PSIO,PIN6CP4SLT,PSIO_SLOT6,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT6 << 16,0x7 << 16
PSIO,PIN6CP4SLT,PSIO_SLOT7,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT7 << 16,0x8 << 16
PSIO,PIN6CP4ACT,PSIO_NO_ACTION,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_NO_ACTION << 16,0x0 << 16
PSIO,PIN6CP4ACT,PSIO_OUT_LOW,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_LOW << 16,0x0 << 16
PSIO,PIN6CP4ACT,PSIO_OUT_HIGH,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_HIGH << 16,0x1 << 16
PSIO,PIN6CP4ACT,PSIO_OUT_BUFFER,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_BUFFER << 16,0x2 << 16
PSIO,PIN6CP4ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_TOGGLE << 16,0x3 << 16
PSIO,PIN6CP4ACT,PSIO_IN_BUFFER,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_IN_BUFFER << 16,0x4 << 16
PSIO,PIN6CP4ACT,PSIO_IN_STATUS,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_IN_STATUS << 16,0x5 << 16
PSIO,PIN6CP4ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_IN_STATUS_UPDATE << 16,0x6 << 16
PSIO,PIN6CP5SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT_DISABLE << 20,0x0 << 20
PSIO,PIN6CP5SLT,PSIO_SLOT0,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT0 << 20,0x1 << 20
PSIO,PIN6CP5SLT,PSIO_SLOT1,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT1 << 20,0x2 << 20
PSIO,PIN6CP5SLT,PSIO_SLOT2,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT2 << 20,0x3 << 20
PSIO,PIN6CP5SLT,PSIO_SLOT3,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT3 << 20,0x4 << 20
PSIO,PIN6CP5SLT,PSIO_SLOT4,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT4 << 20,0x5 << 20
PSIO,PIN6CP5SLT,PSIO_SLOT5,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT5 << 20,0x6 << 20
PSIO,PIN6CP5SLT,PSIO_SLOT6,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT6 << 20,0x7 << 20
PSIO,PIN6CP5SLT,PSIO_SLOT7,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT7 << 20,0x8 << 20
PSIO,PIN6CP5ACT,PSIO_NO_ACTION,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_NO_ACTION << 20,0x0 << 20
PSIO,PIN6CP5ACT,PSIO_OUT_LOW,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_LOW << 20,0x0 << 20
PSIO,PIN6CP5ACT,PSIO_OUT_HIGH,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_HIGH << 20,0x1 << 20
PSIO,PIN6CP5ACT,PSIO_OUT_BUFFER,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_BUFFER << 20,0x2 << 20
PSIO,PIN6CP5ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_TOGGLE << 20,0x3 << 20
PSIO,PIN6CP5ACT,PSIO_IN_BUFFER,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_IN_BUFFER << 20,0x4 << 20
PSIO,PIN6CP5ACT,PSIO_IN_STATUS,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_IN_STATUS << 20,0x5 << 20
PSIO,PIN6CP5ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_IN_STATUS_UPDATE << 20,0x6 << 20
PSIO,PIN6CP6SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT_DISABLE << 24,0x0 << 24
PSIO,PIN6CP6SLT,PSIO_SLOT0,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT0 << 24,0x1 << 24
PSIO,PIN6CP6SLT,PSIO_SLOT1,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT1 << 24,0x2 << 24
PSIO,PIN6CP6SLT,PSIO_SLOT2,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT2 << 24,0x3 << 24
PSIO,PIN6CP6SLT,PSIO_SLOT3,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT3 << 24,0x4 << 24
PSIO,PIN6CP6SLT,PSIO_SLOT4,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT4 << 24,0x5 << 24
PSIO,PIN6CP6SLT,PSIO_SLOT5,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT5 << 24,0x6 << 24
PSIO,PIN6CP6SLT,PSIO_SLOT6,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT6 << 24,0x7 << 24
PSIO,PIN6CP6SLT,PSIO_SLOT7,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT7 << 24,0x8 << 24
PSIO,PIN6CP6ACT,PSIO_NO_ACTION,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_NO_ACTION << 24,0x0 << 24
PSIO,PIN6CP6ACT,PSIO_OUT_LOW,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_LOW << 24,0x0 << 24
PSIO,PIN6CP6ACT,PSIO_OUT_HIGH,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_HIGH << 24,0x1 << 24
PSIO,PIN6CP6ACT,PSIO_OUT_BUFFER,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_BUFFER << 24,0x2 << 24
PSIO,PIN6CP6ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_TOGGLE << 24,0x3 << 24
PSIO,PIN6CP6ACT,PSIO_IN_BUFFER,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_IN_BUFFER << 24,0x4 << 24
PSIO,PIN6CP6ACT,PSIO_IN_STATUS,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_IN_STATUS << 24,0x5 << 24
PSIO,PIN6CP6ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_IN_STATUS_UPDATE << 24,0x6 << 24
PSIO,PIN6CP7SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT_DISABLE << 28,0x0 << 28
PSIO,PIN6CP7SLT,PSIO_SLOT0,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT0 << 28,0x1 << 28
PSIO,PIN6CP7SLT,PSIO_SLOT1,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT1 << 28,0x2 << 28
PSIO,PIN6CP7SLT,PSIO_SLOT2,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT2 << 28,0x3 << 28
PSIO,PIN6CP7SLT,PSIO_SLOT3,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT3 << 28,0x4 << 28
PSIO,PIN6CP7SLT,PSIO_SLOT4,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT4 << 28,0x5 << 28
PSIO,PIN6CP7SLT,PSIO_SLOT5,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT5 << 28,0x6 << 28
PSIO,PIN6CP7SLT,PSIO_SLOT6,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT6 << 28,0x7 << 28
PSIO,PIN6CP7SLT,PSIO_SLOT7,PSIO->GNCT[6].CPCTL0,0x400C3114,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT7 << 28,0x8 << 28
PSIO,PIN6CP7ACT,PSIO_NO_ACTION,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_NO_ACTION << 28,0x0 << 28
PSIO,PIN6CP7ACT,PSIO_OUT_LOW,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_LOW << 28,0x0 << 28
PSIO,PIN6CP7ACT,PSIO_OUT_HIGH,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_HIGH << 28,0x1 << 28
PSIO,PIN6CP7ACT,PSIO_OUT_BUFFER,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_BUFFER << 28,0x2 << 28
PSIO,PIN6CP7ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_TOGGLE << 28,0x3 << 28
PSIO,PIN6CP7ACT,PSIO_IN_BUFFER,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_IN_BUFFER << 28,0x4 << 28
PSIO,PIN6CP7ACT,PSIO_IN_STATUS,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_IN_STATUS << 28,0x5 << 28
PSIO,PIN6CP7ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[6].CPCTL1,0x400C3118,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_IN_STATUS_UPDATE << 28,0x6 << 28
PSIO,PIN6DataOrder,PSIO_LSB,PSIO->GNCT[6].DATCTL,0x400C3104,PSIO_GNCT_DATCTL_ORDER_Msk,0x1 << 16,PSIO_LSB,0x0 << 16
PSIO,PIN6DataOrder,PSIO_MSB,PSIO->GNCT[6].DATCTL,0x400C3104,PSIO_GNCT_DATCTL_ORDER_Msk,0x1 << 16,PSIO_MSB,0x1 << 16
PSIO,PIN6DataRxDepth,PSIO_DEPTH1,PSIO->GNCT[6].DATCTL,0x400C3104,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH1 << 28,0 << 28
PSIO,PIN6DataRxDepth,PSIO_DEPTH2,PSIO->GNCT[6].DATCTL,0x400C3104,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH2 << 28,1 << 28
PSIO,PIN6DataRxDepth,PSIO_DEPTH3,PSIO->GNCT[6].DATCTL,0x400C3104,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH3 << 28,2 << 28
PSIO,PIN6DataRxDepth,PSIO_DEPTH4,PSIO->GNCT[6].DATCTL,0x400C3104,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH4 << 28,3 << 28
PSIO,PIN6DataRxWidth,1,PSIO->GNCT[6].DATCTL,0x400C3104,PSIO_GNCT_DATCTL_INDATWD_Msk,0x1F << 8,0 << 8,0 << 8,Min
PSIO,PIN6DataRxWidth,32,PSIO->GNCT[6].DATCTL,0x400C3104,PSIO_GNCT_DATCTL_INDATWD_Msk,0x1F << 8,31 << 8,31 << 8,Max
PSIO,PIN6DataRxWidth,0,PSIO->GNCT[6].DATCTL,0x400C3104,PSIO_GNCT_DATCTL_INDATWD_Msk,0x1F << 8,0 << 8,0 << 8,Default
PSIO,PIN6DataTxDepth,PSIO_DEPTH1,PSIO->GNCT[6].DATCTL,0x400C3104,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH1 << 24,0 << 24
PSIO,PIN6DataTxDepth,PSIO_DEPTH2,PSIO->GNCT[6].DATCTL,0x400C3104,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH2 << 24,1 << 24
PSIO,PIN6DataTxDepth,PSIO_DEPTH3,PSIO->GNCT[6].DATCTL,0x400C3104,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH3 << 24,2 << 24
PSIO,PIN6DataTxDepth,PSIO_DEPTH4,PSIO->GNCT[6].DATCTL,0x400C3104,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH4 << 24,3 << 24
PSIO,PIN6DataTxWidth,1,PSIO->GNCT[6].DATCTL,0x400C3104,PSIO_GNCT_DATCTL_OUTDATWD_Msk,0x1F,0,0,Min
PSIO,PIN6DataTxWidth,32,PSIO->GNCT[6].DATCTL,0x400C3104,PSIO_GNCT_DATCTL_OUTDATWD_Msk,0x1F ,31,31,Max
PSIO,PIN6DataTxWidth,0,PSIO->GNCT[6].DATCTL,0x400C3104,PSIO_GNCT_DATCTL_OUTDATWD_Msk,0x1F ,0,0,Default
PSIO,PIN6SwitchPoint0En,0
PSIO,PIN6SwitchPoint0En,1
PSIO,PIN6SwitchPoint0,PSIO_CP0,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP0+1 << 8,0x1 << 8
PSIO,PIN6SwitchPoint0,PSIO_CP1,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP1+1 << 8,0x2 << 8
PSIO,PIN6SwitchPoint0,PSIO_CP2,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP2+1 << 8,0x3 << 8
PSIO,PIN6SwitchPoint0,PSIO_CP3,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP3+1 << 8,0x4 << 8
PSIO,PIN6SwitchPoint0,PSIO_CP4,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP4+1 << 8,0x5 << 8
PSIO,PIN6SwitchPoint0,PSIO_CP5,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP5+1 << 8,0x6 << 8
PSIO,PIN6SwitchPoint0,PSIO_CP6,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP6+1 << 8,0x7 << 8
PSIO,PIN6SwitchPoint0,PSIO_CP7,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP7+1 << 8,0x8 << 8
PSIO,PIN6ModeSwitch0,PSIO_INPUT_MODE,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_INPUT_MODE << 16,0x0 << 16
PSIO,PIN6ModeSwitch0,PSIO_OUTPUT_MODE,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_OUTPUT_MODE << 16,0x1 << 16
PSIO,PIN6ModeSwitch0,PSIO_OPENDRAIN_MODE,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_OPENDRAIN_MODE << 16,0x2 << 16
PSIO,PIN6ModeSwitch0,PSIO_QUASI_MODE,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_QUASI_MODE << 16,0x3 << 16
PSIO,PIN6SwitchPoint1En,0
PSIO,PIN6SwitchPoint1En,1
PSIO,PIN6SwitchPoint1,PSIO_CP0,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP0+1 << 12,0x1 << 12
PSIO,PIN6SwitchPoint1,PSIO_CP1,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP1+1 << 12,0x2 << 12
PSIO,PIN6SwitchPoint1,PSIO_CP2,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP2+1 << 12,0x3 << 12
PSIO,PIN6SwitchPoint1,PSIO_CP3,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP3+1 << 12,0x4 << 12
PSIO,PIN6SwitchPoint1,PSIO_CP4,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP4+1 << 12,0x5 << 12
PSIO,PIN6SwitchPoint1,PSIO_CP5,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP5+1 << 12,0x6 << 12
PSIO,PIN6SwitchPoint1,PSIO_CP6,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP6+1 << 12,0x7 << 12
PSIO,PIN6SwitchPoint1,PSIO_CP7,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP7+1 << 12,0x8 << 12
PSIO,PIN6ModeSwitch1,PSIO_INPUT_MODE,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_INPUT_MODE << 18,0x0 << 18
PSIO,PIN6ModeSwitch1,PSIO_OUTPUT_MODE,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_OUTPUT_MODE << 18,0x1 << 18
PSIO,PIN6ModeSwitch1,PSIO_OPENDRAIN_MODE,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_OPENDRAIN_MODE << 18,0x2 << 18
PSIO,PIN6ModeSwitch1,PSIO_QUASI_MODE,PSIO->GNCT[6].GENCTL,0x400C3100,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_QUASI_MODE << 18,0x3 << 18
PSIO,PIN7En,1,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_PINEN_Msk,0x1 << 26,PSIO_GNCT_GENCTL_PINEN_Msk,0x1 << 26
PSIO,PIN7SlotControllerSelect,PSIO_SC0,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC0 << 24,0x0 << 24
PSIO,PIN7SlotControllerSelect,PSIO_SC1,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC1 << 24,0x1 << 24
PSIO,PIN7SlotControllerSelect,PSIO_SC2,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC2 << 24,0x2 << 24
PSIO,PIN7SlotControllerSelect,PSIO_SC3,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_SCSEL_Msk,0x3 << 24,PSIO_SC3 << 24,0x3 << 24
PSIO,PIN7IOMode,PSIO_INPUT_MODE,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_INPUT_MODE,0x0
PSIO,PIN7IOMode,PSIO_OUTPUT_MODE,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_OUTPUT_MODE,0x1
PSIO,PIN7IOMode,PSIO_OPENDRAIN_MODE,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_OPENDRAIN_MODE,0x2
PSIO,PIN7IOMode,PSIO_QUASI_MODE,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_IOMODE_Msk,0x3 << 0,PSIO_QUASI_MODE,0x3
PSIO,PIN7InitState,PSIO_LOW_LEVEL,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_LOW_LEVEL,0x0 << 2
PSIO,PIN7InitState,PSIO_HIGH_LEVEL,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_HIGH_LEVEL,0x1 << 2
PSIO,PIN7InitState,PSIO_LAST_OUTPUT,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_LAST_OUTPUT,0x2 << 2
PSIO,PIN7InitState,PSIO_Toggle,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 2,PSIO_Toggle,0x3 << 2
PSIO,PIN7IntervalState,PSIO_LOW_LEVEL,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_LOW_LEVEL,0x0 << 4
PSIO,PIN7IntervalState,PSIO_HIGH_LEVEL,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_HIGH_LEVEL,0x1 << 4
PSIO,PIN7IntervalState,PSIO_LAST_OUTPUT,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_LAST_OUTPUT,0x2 << 4
PSIO,PIN7IntervalState,PSIO_Toggle,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_INITIAL_Msk,0x3 << 4,PSIO_Toggle,0x3 << 4
PSIO,PIN7CP0SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT_DISABLE << 0,0x0 << 0
PSIO,PIN7CP0SLT,PSIO_SLOT0,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT0 << 0,0x1 << 0
PSIO,PIN7CP0SLT,PSIO_SLOT1,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT1 << 0,0x2 << 0
PSIO,PIN7CP0SLT,PSIO_SLOT2,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT2 << 0,0x3 << 0
PSIO,PIN7CP0SLT,PSIO_SLOT3,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT3 << 0,0x4 << 0
PSIO,PIN7CP0SLT,PSIO_SLOT4,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT4 << 0,0x5 << 0
PSIO,PIN7CP0SLT,PSIO_SLOT5,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT5 << 0,0x6 << 0
PSIO,PIN7CP0SLT,PSIO_SLOT6,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT6 << 0,0x7 << 0
PSIO,PIN7CP0SLT,PSIO_SLOT7,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT0_Msk,0xF,PSIO_SLOT7 << 0,0x8 << 0
PSIO,PIN7CP0ACT,PSIO_NO_ACTION,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_NO_ACTION << 0,0x0 << 0
PSIO,PIN7CP0ACT,PSIO_OUT_LOW,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_LOW << 0,0x0 << 0
PSIO,PIN7CP0ACT,PSIO_OUT_HIGH,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_HIGH << 0,0x1 << 0
PSIO,PIN7CP0ACT,PSIO_OUT_BUFFER,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_BUFFER << 0,0x2 << 0
PSIO,PIN7CP0ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_OUT_TOGGLE << 0,0x3 << 0
PSIO,PIN7CP0ACT,PSIO_IN_BUFFER,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_IN_BUFFER << 0,0x4 << 0
PSIO,PIN7CP0ACT,PSIO_IN_STATUS,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_IN_STATUS << 0,0x5 << 0
PSIO,PIN7CP0ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT0ACT_Msk,0x7,PSIO_IN_STATUS_UPDATE << 0,0x6 << 0
PSIO,PIN7CP1SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT_DISABLE << 4,0x0 << 4
PSIO,PIN7CP1SLT,PSIO_SLOT0,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT0 << 4,0x1 << 4
PSIO,PIN7CP1SLT,PSIO_SLOT1,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT1 << 4,0x2 << 4
PSIO,PIN7CP1SLT,PSIO_SLOT2,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT2 << 4,0x3 << 4
PSIO,PIN7CP1SLT,PSIO_SLOT3,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT3 << 4,0x4 << 4
PSIO,PIN7CP1SLT,PSIO_SLOT4,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT4 << 4,0x5 << 4
PSIO,PIN7CP1SLT,PSIO_SLOT5,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT5 << 4,0x6 << 4
PSIO,PIN7CP1SLT,PSIO_SLOT6,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT6 << 4,0x7 << 4
PSIO,PIN7CP1SLT,PSIO_SLOT7,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT1_Msk,0xF << 4,PSIO_SLOT7 << 4,0x8 << 4
PSIO,PIN7CP1ACT,PSIO_NO_ACTION,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_NO_ACTION << 4,0x0 << 4
PSIO,PIN7CP1ACT,PSIO_OUT_LOW,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_LOW << 4,0x0 << 4
PSIO,PIN7CP1ACT,PSIO_OUT_HIGH,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_HIGH << 4,0x1 << 4
PSIO,PIN7CP1ACT,PSIO_OUT_BUFFER,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_BUFFER << 4,0x2 << 4
PSIO,PIN7CP1ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_OUT_TOGGLE << 4,0x3 << 4
PSIO,PIN7CP1ACT,PSIO_IN_BUFFER,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_IN_BUFFER << 4,0x4 << 4
PSIO,PIN7CP1ACT,PSIO_IN_STATUS,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_IN_STATUS << 4,0x5 << 4
PSIO,PIN7CP1ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT1ACT_Msk,0x7 << 4,PSIO_IN_STATUS_UPDATE << 4,0x6 << 4
PSIO,PIN7CP2SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT_DISABLE << 8,0x0 << 8
PSIO,PIN7CP2SLT,PSIO_SLOT0,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT0 << 8,0x1 << 8
PSIO,PIN7CP2SLT,PSIO_SLOT1,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT1 << 8,0x2 << 8
PSIO,PIN7CP2SLT,PSIO_SLOT2,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT2 << 8,0x3 << 8
PSIO,PIN7CP2SLT,PSIO_SLOT3,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT3 << 8,0x4 << 8
PSIO,PIN7CP2SLT,PSIO_SLOT4,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT4 << 8,0x5 << 8
PSIO,PIN7CP2SLT,PSIO_SLOT5,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT5 << 8,0x6 << 8
PSIO,PIN7CP2SLT,PSIO_SLOT6,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT6 << 8,0x7 << 8
PSIO,PIN7CP2SLT,PSIO_SLOT7,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT2_Msk,0xF << 8,PSIO_SLOT7 << 8,0x8 << 8
PSIO,PIN7CP2ACT,PSIO_NO_ACTION,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_NO_ACTION << 8,0x0 << 8
PSIO,PIN7CP2ACT,PSIO_OUT_LOW,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_LOW << 8,0x0 << 8
PSIO,PIN7CP2ACT,PSIO_OUT_HIGH,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_HIGH << 8,0x1 << 8
PSIO,PIN7CP2ACT,PSIO_OUT_BUFFER,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_BUFFER << 8,0x2 << 8
PSIO,PIN7CP2ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_OUT_TOGGLE << 8,0x3 << 8
PSIO,PIN7CP2ACT,PSIO_IN_BUFFER,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_IN_BUFFER << 8,0x4 << 8
PSIO,PIN7CP2ACT,PSIO_IN_STATUS,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_IN_STATUS << 8,0x5 << 8
PSIO,PIN7CP2ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT2ACT_Msk,0x7 << 8,PSIO_IN_STATUS_UPDATE << 8,0x6 << 8
PSIO,PIN7CP3SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT_DISABLE << 12,0x0 << 12
PSIO,PIN7CP3SLT,PSIO_SLOT0,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT0 << 12,0x1 << 12
PSIO,PIN7CP3SLT,PSIO_SLOT1,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT1 << 12,0x2 << 12
PSIO,PIN7CP3SLT,PSIO_SLOT2,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT2 << 12,0x3 << 12
PSIO,PIN7CP3SLT,PSIO_SLOT3,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT3 << 12,0x4 << 12
PSIO,PIN7CP3SLT,PSIO_SLOT4,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT4 << 12,0x5 << 12
PSIO,PIN7CP3SLT,PSIO_SLOT5,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT5 << 12,0x6 << 12
PSIO,PIN7CP3SLT,PSIO_SLOT6,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT6 << 12,0x7 << 12
PSIO,PIN7CP3SLT,PSIO_SLOT7,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT3_Msk,0xF << 12,PSIO_SLOT7 << 12,0x8 << 12
PSIO,PIN7CP3ACT,PSIO_NO_ACTION,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_NO_ACTION << 12,0x0 << 12
PSIO,PIN7CP3ACT,PSIO_OUT_LOW,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_LOW << 12,0x0 << 12
PSIO,PIN7CP3ACT,PSIO_OUT_HIGH,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_HIGH << 12,0x1 << 12
PSIO,PIN7CP3ACT,PSIO_OUT_BUFFER,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_BUFFER << 12,0x2 << 12
PSIO,PIN7CP3ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_OUT_TOGGLE << 12,0x3 << 12
PSIO,PIN7CP3ACT,PSIO_IN_BUFFER,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_IN_BUFFER << 12,0x4 << 12
PSIO,PIN7CP3ACT,PSIO_IN_STATUS,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_IN_STATUS << 12,0x5 << 12
PSIO,PIN7CP3ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT3ACT_Msk,0x7 << 12,PSIO_IN_STATUS_UPDATE << 12,0x6 << 12
PSIO,PIN7CP4SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT_DISABLE << 16,0x0 << 16
PSIO,PIN7CP4SLT,PSIO_SLOT0,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT0 << 16,0x1 << 16
PSIO,PIN7CP4SLT,PSIO_SLOT1,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT1 << 16,0x2 << 16
PSIO,PIN7CP4SLT,PSIO_SLOT2,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT2 << 16,0x3 << 16
PSIO,PIN7CP4SLT,PSIO_SLOT3,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT3 << 16,0x4 << 16
PSIO,PIN7CP4SLT,PSIO_SLOT4,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT4 << 16,0x5 << 16
PSIO,PIN7CP4SLT,PSIO_SLOT5,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT5 << 16,0x6 << 16
PSIO,PIN7CP4SLT,PSIO_SLOT6,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT6 << 16,0x7 << 16
PSIO,PIN7CP4SLT,PSIO_SLOT7,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT4_Msk,0xF << 16,PSIO_SLOT7 << 16,0x8 << 16
PSIO,PIN7CP4ACT,PSIO_NO_ACTION,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_NO_ACTION << 16,0x0 << 16
PSIO,PIN7CP4ACT,PSIO_OUT_LOW,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_LOW << 16,0x0 << 16
PSIO,PIN7CP4ACT,PSIO_OUT_HIGH,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_HIGH << 16,0x1 << 16
PSIO,PIN7CP4ACT,PSIO_OUT_BUFFER,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_BUFFER << 16,0x2 << 16
PSIO,PIN7CP4ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_OUT_TOGGLE << 16,0x3 << 16
PSIO,PIN7CP4ACT,PSIO_IN_BUFFER,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_IN_BUFFER << 16,0x4 << 16
PSIO,PIN7CP4ACT,PSIO_IN_STATUS,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_IN_STATUS << 16,0x5 << 16
PSIO,PIN7CP4ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT4ACT_Msk,0x7 << 16,PSIO_IN_STATUS_UPDATE << 16,0x6 << 16
PSIO,PIN7CP5SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT_DISABLE << 20,0x0 << 20
PSIO,PIN7CP5SLT,PSIO_SLOT0,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT0 << 20,0x1 << 20
PSIO,PIN7CP5SLT,PSIO_SLOT1,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT1 << 20,0x2 << 20
PSIO,PIN7CP5SLT,PSIO_SLOT2,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT2 << 20,0x3 << 20
PSIO,PIN7CP5SLT,PSIO_SLOT3,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT3 << 20,0x4 << 20
PSIO,PIN7CP5SLT,PSIO_SLOT4,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT4 << 20,0x5 << 20
PSIO,PIN7CP5SLT,PSIO_SLOT5,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT5 << 20,0x6 << 20
PSIO,PIN7CP5SLT,PSIO_SLOT6,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT6 << 20,0x7 << 20
PSIO,PIN7CP5SLT,PSIO_SLOT7,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT5_Msk,0xF << 20,PSIO_SLOT7 << 20,0x8 << 20
PSIO,PIN7CP5ACT,PSIO_NO_ACTION,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_NO_ACTION << 20,0x0 << 20
PSIO,PIN7CP5ACT,PSIO_OUT_LOW,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_LOW << 20,0x0 << 20
PSIO,PIN7CP5ACT,PSIO_OUT_HIGH,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_HIGH << 20,0x1 << 20
PSIO,PIN7CP5ACT,PSIO_OUT_BUFFER,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_BUFFER << 20,0x2 << 20
PSIO,PIN7CP5ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_OUT_TOGGLE << 20,0x3 << 20
PSIO,PIN7CP5ACT,PSIO_IN_BUFFER,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_IN_BUFFER << 20,0x4 << 20
PSIO,PIN7CP5ACT,PSIO_IN_STATUS,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_IN_STATUS << 20,0x5 << 20
PSIO,PIN7CP5ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT5ACT_Msk,0x7 << 20,PSIO_IN_STATUS_UPDATE << 20,0x6 << 20
PSIO,PIN7CP6SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT_DISABLE << 24,0x0 << 24
PSIO,PIN7CP6SLT,PSIO_SLOT0,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT0 << 24,0x1 << 24
PSIO,PIN7CP6SLT,PSIO_SLOT1,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT1 << 24,0x2 << 24
PSIO,PIN7CP6SLT,PSIO_SLOT2,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT2 << 24,0x3 << 24
PSIO,PIN7CP6SLT,PSIO_SLOT3,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT3 << 24,0x4 << 24
PSIO,PIN7CP6SLT,PSIO_SLOT4,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT4 << 24,0x5 << 24
PSIO,PIN7CP6SLT,PSIO_SLOT5,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT5 << 24,0x6 << 24
PSIO,PIN7CP6SLT,PSIO_SLOT6,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT6 << 24,0x7 << 24
PSIO,PIN7CP6SLT,PSIO_SLOT7,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT6_Msk,0xF << 24,PSIO_SLOT7 << 24,0x8 << 24
PSIO,PIN7CP6ACT,PSIO_NO_ACTION,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_NO_ACTION << 24,0x0 << 24
PSIO,PIN7CP6ACT,PSIO_OUT_LOW,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_LOW << 24,0x0 << 24
PSIO,PIN7CP6ACT,PSIO_OUT_HIGH,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_HIGH << 24,0x1 << 24
PSIO,PIN7CP6ACT,PSIO_OUT_BUFFER,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_BUFFER << 24,0x2 << 24
PSIO,PIN7CP6ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_OUT_TOGGLE << 24,0x3 << 24
PSIO,PIN7CP6ACT,PSIO_IN_BUFFER,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_IN_BUFFER << 24,0x4 << 24
PSIO,PIN7CP6ACT,PSIO_IN_STATUS,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_IN_STATUS << 24,0x5 << 24
PSIO,PIN7CP6ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT6ACT_Msk,0x7 << 24,PSIO_IN_STATUS_UPDATE << 24,0x6 << 24
PSIO,PIN7CP7SLT,PSIO_SLOT_DISABLE,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT_DISABLE << 28,0x0 << 28
PSIO,PIN7CP7SLT,PSIO_SLOT0,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT0 << 28,0x1 << 28
PSIO,PIN7CP7SLT,PSIO_SLOT1,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT1 << 28,0x2 << 28
PSIO,PIN7CP7SLT,PSIO_SLOT2,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT2 << 28,0x3 << 28
PSIO,PIN7CP7SLT,PSIO_SLOT3,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT3 << 28,0x4 << 28
PSIO,PIN7CP7SLT,PSIO_SLOT4,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT4 << 28,0x5 << 28
PSIO,PIN7CP7SLT,PSIO_SLOT5,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT5 << 28,0x6 << 28
PSIO,PIN7CP7SLT,PSIO_SLOT6,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT6 << 28,0x7 << 28
PSIO,PIN7CP7SLT,PSIO_SLOT7,PSIO->GNCT[7].CPCTL0,0x400C3134,PSIO_GNCT_CPCTL0_CKPT7_Msk,0xF << 28,PSIO_SLOT7 << 28,0x8 << 28
PSIO,PIN7CP7ACT,PSIO_NO_ACTION,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_NO_ACTION << 28,0x0 << 28
PSIO,PIN7CP7ACT,PSIO_OUT_LOW,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_LOW << 28,0x0 << 28
PSIO,PIN7CP7ACT,PSIO_OUT_HIGH,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_HIGH << 28,0x1 << 28
PSIO,PIN7CP7ACT,PSIO_OUT_BUFFER,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_BUFFER << 28,0x2 << 28
PSIO,PIN7CP7ACT,PSIO_OUT_TOGGLE,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_OUT_TOGGLE << 28,0x3 << 28
PSIO,PIN7CP7ACT,PSIO_IN_BUFFER,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_IN_BUFFER << 28,0x4 << 28
PSIO,PIN7CP7ACT,PSIO_IN_STATUS,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_IN_STATUS << 28,0x5 << 28
PSIO,PIN7CP7ACT,PSIO_IN_STATUS_UPDATE,PSIO->GNCT[7].CPCTL1,0x400C3138,PSIO_GNCT_CPCTL1_CKPT7ACT_Msk,0x7 << 28,PSIO_IN_STATUS_UPDATE << 28,0x6 << 28
PSIO,PIN7DataOrder,PSIO_LSB,PSIO->GNCT[7].DATCTL,0x400C3124,PSIO_GNCT_DATCTL_ORDER_Msk,0x1 << 16,PSIO_LSB,0x0 << 16
PSIO,PIN7DataOrder,PSIO_MSB,PSIO->GNCT[7].DATCTL,0x400C3124,PSIO_GNCT_DATCTL_ORDER_Msk,0x1 << 16,PSIO_MSB,0x1 << 16
PSIO,PIN7DataRxDepth,PSIO_DEPTH1,PSIO->GNCT[7].DATCTL,0x400C3124,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH1 << 28,0 << 28
PSIO,PIN7DataRxDepth,PSIO_DEPTH2,PSIO->GNCT[7].DATCTL,0x400C3124,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH2 << 28,1 << 28
PSIO,PIN7DataRxDepth,PSIO_DEPTH3,PSIO->GNCT[7].DATCTL,0x400C3124,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH3 << 28,2 << 28
PSIO,PIN7DataRxDepth,PSIO_DEPTH4,PSIO->GNCT[7].DATCTL,0x400C3124,PSIO_GNCT_DATCTL_INDEPTH_Msk,3 << 28,PSIO_DEPTH4 << 28,3 << 28
PSIO,PIN7DataRxWidth,1,PSIO->GNCT[7].DATCTL,0x400C3124,PSIO_GNCT_DATCTL_INDATWD_Msk,0x1F << 8,0 << 8,0 << 8,Min
PSIO,PIN7DataRxWidth,32,PSIO->GNCT[7].DATCTL,0x400C3124,PSIO_GNCT_DATCTL_INDATWD_Msk,0x1F << 8,31 << 8,31 << 8,Max
PSIO,PIN7DataRxWidth,0,PSIO->GNCT[7].DATCTL,0x400C3124,PSIO_GNCT_DATCTL_INDATWD_Msk,0x1F << 8,0 << 8,0 << 8,Default
PSIO,PIN7DataTxDepth,PSIO_DEPTH1,PSIO->GNCT[7].DATCTL,0x400C3124,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH1 << 24,0 << 24
PSIO,PIN7DataTxDepth,PSIO_DEPTH2,PSIO->GNCT[7].DATCTL,0x400C3124,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH2 << 24,1 << 24
PSIO,PIN7DataTxDepth,PSIO_DEPTH3,PSIO->GNCT[7].DATCTL,0x400C3124,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH3 << 24,2 << 24
PSIO,PIN7DataTxDepth,PSIO_DEPTH4,PSIO->GNCT[7].DATCTL,0x400C3124,PSIO_GNCT_DATCTL_OUTDEPTH_Msk,3 << 24,PSIO_DEPTH4 << 24,3 << 24
PSIO,PIN7DataTxWidth,1,PSIO->GNCT[7].DATCTL,0x400C3124,PSIO_GNCT_DATCTL_OUTDATWD_Msk,0x1F,0,0,Min
PSIO,PIN7DataTxWidth,32,PSIO->GNCT[7].DATCTL,0x400C3124,PSIO_GNCT_DATCTL_OUTDATWD_Msk,0x1F ,31,31,Max
PSIO,PIN7DataTxWidth,0,PSIO->GNCT[7].DATCTL,0x400C3124,PSIO_GNCT_DATCTL_OUTDATWD_Msk,0x1F ,0,0,Default
PSIO,PIN7SwitchPoint0En,0
PSIO,PIN7SwitchPoint0En,1
PSIO,PIN7SwitchPoint0,PSIO_CP0,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP0+1 << 8,0x1 << 8
PSIO,PIN7SwitchPoint0,PSIO_CP1,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP1+1 << 8,0x2 << 8
PSIO,PIN7SwitchPoint0,PSIO_CP2,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP2+1 << 8,0x3 << 8
PSIO,PIN7SwitchPoint0,PSIO_CP3,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP3+1 << 8,0x4 << 8
PSIO,PIN7SwitchPoint0,PSIO_CP4,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP4+1 << 8,0x5 << 8
PSIO,PIN7SwitchPoint0,PSIO_CP5,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP5+1 << 8,0x6 << 8
PSIO,PIN7SwitchPoint0,PSIO_CP6,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP6+1 << 8,0x7 << 8
PSIO,PIN7SwitchPoint0,PSIO_CP7,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_SW0CP_Msk,0xF << 8,PSIO_CP7+1 << 8,0x8 << 8
PSIO,PIN7ModeSwitch0,PSIO_INPUT_MODE,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_INPUT_MODE << 16,0x0 << 16
PSIO,PIN7ModeSwitch0,PSIO_OUTPUT_MODE,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_OUTPUT_MODE << 16,0x1 << 16
PSIO,PIN7ModeSwitch0,PSIO_OPENDRAIN_MODE,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_OPENDRAIN_MODE << 16,0x2 << 16
PSIO,PIN7ModeSwitch0,PSIO_QUASI_MODE,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_MODESW0_Msk,0x3 << 16,PSIO_QUASI_MODE << 16,0x3 << 16
PSIO,PIN7SwitchPoint1En,0
PSIO,PIN7SwitchPoint1En,1
PSIO,PIN7SwitchPoint1,PSIO_CP0,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP0+1 << 12,0x1 << 12
PSIO,PIN7SwitchPoint1,PSIO_CP1,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP1+1 << 12,0x2 << 12
PSIO,PIN7SwitchPoint1,PSIO_CP2,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP2+1 << 12,0x3 << 12
PSIO,PIN7SwitchPoint1,PSIO_CP3,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP3+1 << 12,0x4 << 12
PSIO,PIN7SwitchPoint1,PSIO_CP4,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP4+1 << 12,0x5 << 12
PSIO,PIN7SwitchPoint1,PSIO_CP5,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP5+1 << 12,0x6 << 12
PSIO,PIN7SwitchPoint1,PSIO_CP6,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP6+1 << 12,0x7 << 12
PSIO,PIN7SwitchPoint1,PSIO_CP7,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_SW1CP_Msk,0xF << 12,PSIO_CP7+1 << 12,0x8 << 12
PSIO,PIN7ModeSwitch1,PSIO_INPUT_MODE,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_INPUT_MODE << 18,0x0 << 18
PSIO,PIN7ModeSwitch1,PSIO_OUTPUT_MODE,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_OUTPUT_MODE << 18,0x1 << 18
PSIO,PIN7ModeSwitch1,PSIO_OPENDRAIN_MODE,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_OPENDRAIN_MODE << 18,0x2 << 18
PSIO,PIN7ModeSwitch1,PSIO_QUASI_MODE,PSIO->GNCT[7].GENCTL,0x400C3120,PSIO_GNCT_GENCTL_MODESW1_Msk,0x3 << 18,PSIO_QUASI_MODE << 18,0x3 << 18
CRC,CRCModeRadio,CRC_CCITT,CRC->CTL,0x40031000+0x0,CRC_CTL_CRCMODE_Msk,0x3 << 30,CRC_CCITT,0x0 << 30
CRC,CRCModeRadio,CRC_8,CRC->CTL,0x40031000+0x0,CRC_CTL_CRCMODE_Msk,0x3 << 30,CRC_8,0x1 << 30
CRC,CRCModeRadio,CRC_16,CRC->CTL,0x40031000+0x0,CRC_CTL_CRCMODE_Msk,0x3 << 30,CRC_16,0x2 << 30
CRC,CRCModeRadio,CRC_32,CRC->CTL,0x40031000+0x0,CRC_CTL_CRCMODE_Msk,0x3 << 30,CRC_32,0x3 << 30
CRC,CRCDataAttributeCheckbox,CRC_CHECKSUM_COM,CRC->CTL,0x40031000+0x0,CRC_CTL_CHKSFMT_Msk,0x1 << 27,CRC_CHECKSUM_COM,0x1 << 27
CRC,CRCDataAttributeCheckbox,CRC_CHECKSUM_RVS,CRC->CTL,0x40031000+0x0,CRC_CTL_CHKSREV_Msk,0x1 << 25,CRC_CHECKSUM_RVS,0x1 << 25
CRC,CRCDataAttributeCheckbox,CRC_WDATA_COM,CRC->CTL,0x40031000+0x0,CRC_CTL_DATFMT_Msk,0x1 << 26,CRC_WDATA_COM,0x1 << 26
CRC,CRCDataAttributeCheckbox,CRC_WDATA_RVS,CRC->CTL,0x40031000+0x0,CRC_CTL_DATREV_Msk,0x1 << 24,CRC_WDATA_RVS,0x1 << 24
CRC,CRCSEEDHexText,0x0,CRC->SEED,0x40031000+0x8,CRC_SEED_SEED_Msk,0xFFFFFFFF,0x0,0x0
CRC,CRCSEEDHexText,0xFFFFFFFF,CRC->SEED,0x40031000+0x8,CRC_SEED_SEED_Msk,0xFFFFFFFF,0xFFFFFFFF,0xFFFFFFFF
CRC,CRCDataLenRadio,CRC_CPU_WDATA_8,CRC->CTL,0x40031000+0x0,CRC_CTL_DATLEN_Msk,0x3 << 28,CRC_CPU_WDATA_8,0x0 << 28
CRC,CRCDataLenRadio,CRC_CPU_WDATA_16,CRC->CTL,0x40031000+0x0,CRC_CTL_DATLEN_Msk,0x3 << 28,CRC_CPU_WDATA_16,0x1 << 28
CRC,CRCDataLenRadio,CRC_CPU_WDATA_32,CRC->CTL,0x40031000+0x0,CRC_CTL_DATLEN_Msk,0x3 << 28,CRC_CPU_WDATA_32,0x2 << 28
CRC,CRCSEEDHexText,0x13579BDF,CRC->SEED,0x40031000+0x8,CRC_SEED_SEED_Msk,0xFFFFFFFF,0x13579BDF,0x13579BDF
CRYPTO,CRYPTOAesCheckbox,0
CRYPTO,CRYPTOAesCheckbox,1
CRYPTO,AESEncryptionRadio,0,CRPT->AES_CTL,0x40032000+0x100,CRPT_AES_CTL_ENCRYPTO_Msk,0x1 << 16,0x0 << 16,0x0 << 16
CRYPTO,AESEncryptionRadio,1,CRPT->AES_CTL,0x40032000+0x100,CRPT_AES_CTL_ENCRYPTO_Msk,0x1 << 16,0x1 << 16,0x1 << 16
CRYPTO,AESKeySizeRadio,AES_KEY_SIZE_128,CRPT->AES_CTL,0x40032000+0x100,CRPT_AES_CTL_KEYSZ_Msk,0x3 << 2,0x0 << 2,0x0 << 2
CRYPTO,AESKeySizeRadio,AES_KEY_SIZE_192,CRPT->AES_CTL,0x40032000+0x100,CRPT_AES_CTL_KEYSZ_Msk,0x3 << 2,0x1 << 2,0x1 << 2
CRYPTO,AESKeySizeRadio,AES_KEY_SIZE_256,CRPT->AES_CTL,0x40032000+0x100,CRPT_AES_CTL_KEYSZ_Msk,0x3 << 2,0x2 << 2,0x2 << 2
CRYPTO,AESOperationModeSelect,AES_MODE_ECB,CRPT->AES_CTL,0x40032000+0x100,CRPT_AES_CTL_OPMODE_Msk,0xFF << 8,0x0 << 8,0x0 << 8
CRYPTO,AESOperationModeSelect,AES_MODE_CBC,CRPT->AES_CTL,0x40032000+0x100,CRPT_AES_CTL_OPMODE_Msk,0xFF << 8,0x1 << 8,0x1 << 8
CRYPTO,AESOperationModeSelect,AES_MODE_CFB,CRPT->AES_CTL,0x40032000+0x100,CRPT_AES_CTL_OPMODE_Msk,0xFF << 8,0x2 << 8,0x2 << 8
CRYPTO,AESOperationModeSelect,AES_MODE_OFB,CRPT->AES_CTL,0x40032000+0x100,CRPT_AES_CTL_OPMODE_Msk,0xFF << 8,0x3 << 8,0x3 << 8
CRYPTO,AESOperationModeSelect,AES_MODE_CTR,CRPT->AES_CTL,0x40032000+0x100,CRPT_AES_CTL_OPMODE_Msk,0xFF << 8,0x4 << 8,0x4 << 8
CRYPTO,AESOperationModeSelect,AES_MODE_CBC_CS1,CRPT->AES_CTL,0x40032000+0x100,CRPT_AES_CTL_OPMODE_Msk,0xFF << 8,0x10 << 8,0x10 << 8
CRYPTO,AESOperationModeSelect,AES_MODE_CBC_CS2,CRPT->AES_CTL,0x40032000+0x100,CRPT_AES_CTL_OPMODE_Msk,0xFF << 8,0x11 << 8,0x11 << 8
CRYPTO,AESOperationModeSelect,AES_MODE_CBC_CS3,CRPT->AES_CTL,0x40032000+0x100,CRPT_AES_CTL_OPMODE_Msk,0xFF << 8,0x12 << 8,0x12 << 8
CRYPTO,AESSwapTypeRadio,AES_NO_SWAP,CRPT->AES_CTL,0x40032000+0x100,0x3 << 22,0x3 << 22,0x0 << 22,0x0 << 22
CRYPTO,AESSwapTypeRadio,AES_OUT_SWAP,CRPT->AES_CTL,0x40032000+0x100,0x3 << 22,0x3 << 22,0x1 << 22,0x1 << 22
CRYPTO,AESSwapTypeRadio,AES_IN_SWAP,CRPT->AES_CTL,0x40032000+0x100,0x3 << 22,0x3 << 22,0x2 << 22,0x2 << 22
CRYPTO,AESSwapTypeRadio,AES_IN_OUT_SWAP,CRPT->AES_CTL,0x40032000+0x100,0x3 << 22,0x3 << 22,0x3 << 22,0x3 << 22
CRYPTO,AESKEY0HexText,0x0,CRPT->AES_KEY[0],0x40032000+0x110,CRPT_AES_KEYx_KEY_Msk,0xFFFFFFFF,0x0,0x0
CRYPTO,AESKEY0HexText,0x00010203,CRPT->AES_KEY[0],0x40032000+0x110,CRPT_AES_KEYx_KEY_Msk,0xFFFFFFFF,0x00010203,0x00010203
CRYPTO,AESKEY0HexText,0xFFFFFFFF,CRPT->AES_KEY[0],0x40032000+0x110,CRPT_AES_KEYx_KEY_Msk,0xFFFFFFFF,0xFFFFFFFF,0xFFFFFFFF
CRYPTO,AESKEY1HexText,0x0,CRPT->AES_KEY[1],0x40032000+0x114,CRPT_AES_KEYx_KEY_Msk,0xFFFFFFFF,0x0,0x0
CRYPTO,AESKEY1HexText,0x04050607,CRPT->AES_KEY[1],0x40032000+0x114,CRPT_AES_KEYx_KEY_Msk,0xFFFFFFFF,0x04050607,0x04050607
CRYPTO,AESKEY1HexText,0xFFFFFFFF,CRPT->AES_KEY[1],0x40032000+0x114,CRPT_AES_KEYx_KEY_Msk,0xFFFFFFFF,0xFFFFFFFF,0xFFFFFFFF
CRYPTO,AESKEY2HexText,0x0,CRPT->AES_KEY[2],0x40032000+0x118,CRPT_AES_KEYx_KEY_Msk,0xFFFFFFFF,0x0,0x0
CRYPTO,AESKEY2HexText,0x08090a0b,CRPT->AES_KEY[2],0x40032000+0x118,CRPT_AES_KEYx_KEY_Msk,0xFFFFFFFF,0x08090a0b,0x08090a0b
CRYPTO,AESKEY2HexText,0xFFFFFFFF,CRPT->AES_KEY[2],0x40032000+0x118,CRPT_AES_KEYx_KEY_Msk,0xFFFFFFFF,0xFFFFFFFF,0xFFFFFFFF
CRYPTO,AESKEY3HexText,0x0,CRPT->AES_KEY[3],0x40032000+0x11C,CRPT_AES_KEYx_KEY_Msk,0xFFFFFFFF,0x0,0x0
CRYPTO,AESKEY3HexText,0x0c0d0e0f,CRPT->AES_KEY[3],0x40032000+0x11C,CRPT_AES_KEYx_KEY_Msk,0xFFFFFFFF,0x0c0d0e0f,0x0c0d0e0f
CRYPTO,AESKEY3HexText,0xFFFFFFFF,CRPT->AES_KEY[3],0x40032000+0x11C,CRPT_AES_KEYx_KEY_Msk,0xFFFFFFFF,0xFFFFFFFF,0xFFFFFFFF
CRYPTO,AESKEY4HexText,0x0,CRPT->AES_KEY[4],0x40032000+0x120,CRPT_AES_KEYx_KEY_Msk,0xFFFFFFFF,0x0,0x0
CRYPTO,AESKEY4HexText,0x00010203,CRPT->AES_KEY[4],0x40032000+0x120,CRPT_AES_KEYx_KEY_Msk,0xFFFFFFFF,0x00010203,0x00010203
CRYPTO,AESKEY4HexText,0xFFFFFFFF,CRPT->AES_KEY[4],0x40032000+0x120,CRPT_AES_KEYx_KEY_Msk,0xFFFFFFFF,0xFFFFFFFF,0xFFFFFFFF
CRYPTO,AESKEY5HexText,0x0,CRPT->AES_KEY[5],0x40032000+0x124,CRPT_AES_KEYx_KEY_Msk,0xFFFFFFFF,0x0,0x0
CRYPTO,AESKEY5HexText,0x04050607,CRPT->AES_KEY[5],0x40032000+0x124,CRPT_AES_KEYx_KEY_Msk,0xFFFFFFFF,0x04050607,0x04050607
CRYPTO,AESKEY5HexText,0xFFFFFFFF,CRPT->AES_KEY[5],0x40032000+0x124,CRPT_AES_KEYx_KEY_Msk,0xFFFFFFFF,0xFFFFFFFF,0xFFFFFFFF
CRYPTO,AESKEY6HexText,0x0,CRPT->AES_KEY[6],0x40032000+0x128,CRPT_AES_KEYx_KEY_Msk,0xFFFFFFFF,0x0,0x0
CRYPTO,AESKEY6HexText,0x08090a0b,CRPT->AES_KEY[6],0x40032000+0x128,CRPT_AES_KEYx_KEY_Msk,0xFFFFFFFF,0x08090a0b,0x08090a0b
CRYPTO,AESKEY6HexText,0xFFFFFFFF,CRPT->AES_KEY[6],0x40032000+0x128,CRPT_AES_KEYx_KEY_Msk,0xFFFFFFFF,0xFFFFFFFF,0xFFFFFFFF
CRYPTO,AESKEY7HexText,0x0,CRPT->AES_KEY[7],0x40032000+0x12C,CRPT_AES_KEYx_KEY_Msk,0xFFFFFFFF,0x0,0x0
CRYPTO,AESKEY7HexText,0x0c0d0e0f,CRPT->AES_KEY[7],0x40032000+0x12C,CRPT_AES_KEYx_KEY_Msk,0xFFFFFFFF,0x0c0d0e0f,0x0c0d0e0f
CRYPTO,AESKEY7HexText,0xFFFFFFFF,CRPT->AES_KEY[7],0x40032000+0x12C,CRPT_AES_KEYx_KEY_Msk,0xFFFFFFFF,0xFFFFFFFF,0xFFFFFFFF
CRYPTO,AESIV0HexText,0x0,CRPT->AES_IV[0],0x40032000+0x130,CRPT_AES_IVx_IV_Msk,0xFFFFFFFF,0x0,0x0
CRYPTO,AESIV0HexText,0x5168ABCD,CRPT->AES_IV[0],0x40032000+0x130,CRPT_AES_IVx_IV_Msk,0xFFFFFFFF,0x5168ABCD,0x5168ABCD
CRYPTO,AESIV0HexText,0xFFFFFFFF,CRPT->AES_IV[0],0x40032000+0x130,CRPT_AES_IVx_IV_Msk,0xFFFFFFFF,0xFFFFFFFF,0xFFFFFFFF
CRYPTO,AESIV1HexText,0x0,CRPT->AES_IV[1],0x40032000+0x134,CRPT_AES_IVx_IV_Msk,0xFFFFFFFF,0x0,0x0
CRYPTO,AESIV1HexText,0x5168ABCD,CRPT->AES_IV[1],0x40032000+0x134,CRPT_AES_IVx_IV_Msk,0xFFFFFFFF,0x5168ABCD,0x5168ABCD
CRYPTO,AESIV1HexText,0xFFFFFFFF,CRPT->AES_IV[1],0x40032000+0x134,CRPT_AES_IVx_IV_Msk,0xFFFFFFFF,0xFFFFFFFF,0xFFFFFFFF
CRYPTO,AESIV2HexText,0x0,CRPT->AES_IV[2],0x40032000+0x138,CRPT_AES_IVx_IV_Msk,0xFFFFFFFF,0x0,0x0
CRYPTO,AESIV2HexText,0x5168ABCD,CRPT->AES_IV[2],0x40032000+0x138,CRPT_AES_IVx_IV_Msk,0xFFFFFFFF,0x5168ABCD,0x5168ABCD
CRYPTO,AESIV2HexText,0xFFFFFFFF,CRPT->AES_IV[2],0x40032000+0x138,CRPT_AES_IVx_IV_Msk,0xFFFFFFFF,0xFFFFFFFF,0xFFFFFFFF
CRYPTO,AESIV3HexText,0x0,CRPT->AES_IV[3],0x40032000+0x13C,CRPT_AES_IVx_IV_Msk,0xFFFFFFFF,0x0,0x0
CRYPTO,AESIV3HexText,0x5168ABCD,CRPT->AES_IV[3],0x40032000+0x13C,CRPT_AES_IVx_IV_Msk,0xFFFFFFFF,0x5168ABCD,0x5168ABCD
CRYPTO,AESIV3HexText,0xFFFFFFFF,CRPT->AES_IV[3],0x40032000+0x13C,CRPT_AES_IVx_IV_Msk,0xFFFFFFFF,0xFFFFFFFF,0xFFFFFFFF
CRYPTO,AESKeyProtCheckbox,0,CRPT->AES_CTL,0x40032000+0x100,CRPT_AES_CTL_KEYPRT_Msk,0x1 << 31,0x0 << 31,0x0 << 31
CRYPTO,AESKeyProtCheckbox,1,CRPT->AES_CTL,0x40032000+0x100,CRPT_AES_CTL_KEYPRT_Msk,0x1 << 31,0x1 << 31,0x1 << 31
CRYPTO,AESIntCheckbox,0,CRPT->INTEN,0x40032000+0x0,CRPT_INTEN_AESIEN_Msk,0x1,0x0,0x0
CRYPTO,AESIntCheckbox,1,CRPT->INTEN,0x40032000+0x0,CRPT_INTEN_AESIEN_Msk,0x1,0x1,0x1
TIMER0,TIMER0FUNCRadio,NUCODEGEN_TIMER0_FUNC_TIMER,TIMER0->CTL,0x40050000,TIMER_CTL_FUNCSEL_Msk,0x1 << 15,0x0 << 15,0x0 << 15
TIMER0,TIMER0FUNCRadio,NUCODEGEN_TIMER0_FUNC_PWM,TIMER0->CTL,0x40050000,TIMER_CTL_FUNCSEL_Msk,0x1 << 15,TIMER_CTL_FUNCSEL_Msk,0x1 << 15
TIMER0,TIMER0ModeRadio,TIMER_ONESHOT_MODE,TIMER0->CTL,0x40050000,TIMER_CTL_OPMODE_Msk,0x3 << 27,TIMER_ONESHOT_MODE,0x0 << 27
TIMER0,TIMER0ModeRadio,TIMER_PERIODIC_MODE,TIMER0->CTL,0x40050000,TIMER_CTL_OPMODE_Msk,0x3 << 27,TIMER_PERIODIC_MODE,0x1 << 27
TIMER0,TIMER0ModeRadio,TIMER_TOGGLE_MODE,TIMER0->CTL,0x40050000,TIMER_CTL_OPMODE_Msk,0x3 << 27,TIMER_TOGGLE_MODE,0x2 << 27
TIMER0,TIMER0ModeRadio,TIMER_CONTINUOUS_MODE,TIMER0->CTL,0x40050000,TIMER_CTL_OPMODE_Msk,0x3 << 27,TIMER_CONTINUOUS_MODE,0x3 << 27
TIMER0,TIMER0OutputPinRadio,TIMER_TOUT_PIN_FROM_TX,TIMER0->CTL,0x40050000,TIMER_CTL_TGLPINSEL_Msk,0x1 << 21,TIMER_TOUT_PIN_FROM_TX,0x0 << 21
TIMER0,TIMER0OutputPinRadio,TIMER_TOUT_PIN_FROM_TX_EXT,TIMER0->CTL,0x40050000,TIMER_CTL_TGLPINSEL_Msk,0x1 << 21,TIMER_TOUT_PIN_FROM_TX_EXT,0x1 << 21
TIMER0,TIMER0FreqInteger,1,TIMER0->CTL,0x40050000,TIMER_CTL_PSC_Msk,0xFF,0x2,0x2
TIMER0,TIMER0FreqInteger,1,TIMER0->CMP,0x40050000+0x4,TIMER_CMP_CMPDAT_Msk,0xFFFFFF,0xF42400,0xF42400
TIMER0,TIMER0FreqInteger,1000000,TIMER0->CTL,0x40050000,TIMER_CTL_PSC_Msk,0xFF,0x0,0x0
TIMER0,TIMER0FreqInteger,1000000,TIMER0->CMP,0x40050000+0x4,TIMER_CMP_CMPDAT_Msk,0xFFFFFF,0x30,0x30
TIMER0,TIMER0FreqInteger,24000000,TIMER0->CTL,0x40050000,TIMER_CTL_PSC_Msk,0xFF,0x0,0x0
TIMER0,TIMER0FreqInteger,24000000,TIMER0->CMP,0x40050000+0x4,TIMER_CMP_CMPDAT_Msk,0xFFFFFF,0x2,0x2
TIMER0,TIMER0SetValueCheckbox,0
TIMER0,TIMER0SetValueCheckbox,1
TIMER0,TIMER0PrescaleInteger,0,TIMER0->CTL,0x40050000,TIMER_CTL_PSC_Msk,0xFF,0,0
TIMER0,TIMER0PrescaleInteger,5,TIMER0->CTL,0x40050000,TIMER_CTL_PSC_Msk,0xFF,0x5,0x5
TIMER0,TIMER0PrescaleInteger,255,TIMER0->CTL,0x40050000,TIMER_CTL_PSC_Msk,0xFF,0xFF,0xFF
TIMER0,TIMER0CMPHexText,2,TIMER0->CMP,0x40050000+0x4,TIMER_CMP_CMPDAT_Msk,0xFFFFFF,2,2
TIMER0,TIMER0CMPHexText,0x5A5A5A,TIMER0->CMP,0x40050000+0x4,TIMER_CMP_CMPDAT_Msk,0xFFFFFF,0x5A5A5A,0x5A5A5A
TIMER0,TIMER0CMPHexText,0xFFFFFF,TIMER0->CMP,0x40050000+0x4,TIMER_CMP_CMPDAT_Msk,0xFFFFFF,0xFFFFFF,0xFFFFFF
TIMER0,TIMER0WakeUpCheckbox,0,TIMER0->CTL,0x40050000,TIMER_CTL_WKEN_Msk,0x1 << 23,0x0 << 23,0x0 << 23
TIMER0,TIMER0WakeUpCheckbox,1,TIMER0->CTL,0x40050000,TIMER_CTL_WKEN_Msk,0x1 << 23,TIMER_CTL_WKEN_Msk,0x1 << 23
TIMER0,TIMER0IntCheckbox,0,TIMER0->CTL,0x40050000,TIMER_CTL_INTEN_Msk,0x1 << 29,0x0 << 29,0x0 << 29
TIMER0,TIMER0IntCheckbox,1,TIMER0->CTL,0x40050000,TIMER_CTL_INTEN_Msk,0x1 << 29,TIMER_CTL_INTEN_Msk,0x1 << 29
TIMER0,TIMER0EventCountCheckbox,0,TIMER0->CTL,0x40050000,TIMER_CTL_EXTCNTEN_Msk,0x1 << 24,0x0 << 24,0x0 << 24
TIMER0,TIMER0EventCountCheckbox,1,TIMER0->CTL,0x40050000,TIMER_CTL_EXTCNTEN_Msk,0x1 << 24,TIMER_CTL_EXTCNTEN_Msk,0x1 << 24
TIMER0,TIMER0PhaseRadio,TIMER_COUNTER_EVENT_FALLING,TIMER0->EXTCTL,0x40050000+0x14,TIMER_EXTCTL_CNTPHASE_Msk,0x1,TIMER_COUNTER_EVENT_FALLING,0x0
TIMER0,TIMER0PhaseRadio,TIMER_COUNTER_EVENT_RISING,TIMER0->EXTCTL,0x40050000+0x14,TIMER_EXTCTL_CNTPHASE_Msk,0x1,TIMER_COUNTER_EVENT_RISING,0x1
TIMER0,TIMER0EventCountDebounceCheckbox,0,TIMER0->EXTCTL,0x40050000+0x14,TIMER_EXTCTL_CNTDBEN_Msk,0x1 << 7,0x0 << 7,0x0 << 7
TIMER0,TIMER0EventCountDebounceCheckbox,1,TIMER0->EXTCTL,0x40050000+0x14,TIMER_EXTCTL_CNTDBEN_Msk,0x1 << 7,TIMER_EXTCTL_CNTDBEN_Msk,0x1 << 7
TIMER0,TIMER0CaptureCheckbox,0,TIMER0->EXTCTL,0x40050000+0x14,TIMER_EXTCTL_CAPEN_Msk,0x1 << 3,0x0 << 3,0x0 << 3
TIMER0,TIMER0CaptureCheckbox,1,TIMER0->EXTCTL,0x40050000+0x14,TIMER_EXTCTL_CAPEN_Msk,0x1 << 3,TIMER_EXTCTL_CAPEN_Msk,0x1 << 3
TIMER0,TIMER0CaptureSourceSelect,TIMER_CAPTURE_FROM_EXTERNAL,TIMER0->CTL,0x40050000,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_TX_EXT,0x0 << 22
TIMER0,TIMER0CaptureSourceSelect,TIMER_CAPTURE_FROM_ACMP0,TIMER0->CTL,0x40050000,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER0,TIMER0CaptureSourceSelect,TIMER_CAPTURE_FROM_ACMP0,TIMER0->EXTCTL,0x40050000+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_ACMP0,0x0 << 8
TIMER0,TIMER0CaptureSourceSelect,TIMER_CAPTURE_FROM_ACMP1,TIMER0->CTL,0x40050000,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER0,TIMER0CaptureSourceSelect,TIMER_CAPTURE_FROM_ACMP1,TIMER0->EXTCTL,0x40050000+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_ACMP1,0x1 << 8
TIMER0,TIMER0CaptureSourceSelect,TIMER_CAPTURE_FROM_HXT,TIMER0->CTL,0x40050000,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER0,TIMER0CaptureSourceSelect,TIMER_CAPTURE_FROM_HXT,TIMER0->EXTCTL,0x40050000+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_HXT,0x2 << 8
TIMER0,TIMER0CaptureSourceSelect,TIMER_CAPTURE_FROM_LXT,TIMER0->CTL,0x40050000,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER0,TIMER0CaptureSourceSelect,TIMER_CAPTURE_FROM_LXT,TIMER0->EXTCTL,0x40050000+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_LXT,0x3 << 8
TIMER0,TIMER0CaptureSourceSelect,TIMER_CAPTURE_FROM_HIRC,TIMER0->CTL,0x40050000,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER0,TIMER0CaptureSourceSelect,TIMER_CAPTURE_FROM_HIRC,TIMER0->EXTCTL,0x40050000+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_HIRC,0x4 << 8
TIMER0,TIMER0CaptureSourceSelect,TIMER_CAPTURE_FROM_LIRC,TIMER0->CTL,0x40050000,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER0,TIMER0CaptureSourceSelect,TIMER_CAPTURE_FROM_LIRC,TIMER0->EXTCTL,0x40050000+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_LIRC,0x5 << 8
TIMER0,TIMER0CaptureSourceSelect,TIMER_CAPTURE_FROM_MIRC,TIMER0->CTL,0x40050000,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER0,TIMER0CaptureSourceSelect,TIMER_CAPTURE_FROM_MIRC,TIMER0->EXTCTL,0x40050000+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_MIRC,0x6 << 8
TIMER0,TIMER0CaptureSourceSelect1,TIMER_CAPTURE_FROM_HXT,TIMER0->CTL,0x40050000,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER0,TIMER0CaptureSourceSelect1,TIMER_CAPTURE_FROM_HXT,TIMER0->EXTCTL,0x40050000+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_HXT,0x2 << 8
TIMER0,TIMER0CaptureSourceSelect1,TIMER_CAPTURE_FROM_LXT,TIMER0->CTL,0x40050000,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER0,TIMER0CaptureSourceSelect1,TIMER_CAPTURE_FROM_LXT,TIMER0->EXTCTL,0x40050000+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_LXT,0x3 << 8
TIMER0,TIMER0CaptureSourceSelect1,TIMER_CAPTURE_FROM_HIRC,TIMER0->CTL,0x40050000,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER0,TIMER0CaptureSourceSelect1,TIMER_CAPTURE_FROM_HIRC,TIMER0->EXTCTL,0x40050000+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_HIRC,0x4 << 8
TIMER0,TIMER0CaptureSourceSelect1,TIMER_CAPTURE_FROM_LIRC,TIMER0->CTL,0x40050000,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER0,TIMER0CaptureSourceSelect1,TIMER_CAPTURE_FROM_LIRC,TIMER0->EXTCTL,0x40050000+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_LIRC,0x5 << 8
TIMER0,TIMER0CaptureSourceSelect1,TIMER_CAPTURE_FROM_MIRC,TIMER0->CTL,0x40050000,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER0,TIMER0CaptureSourceSelect1,TIMER_CAPTURE_FROM_MIRC,TIMER0->EXTCTL,0x40050000+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_MIRC,0x6 << 8
TIMER0,TIMER0CaptureEdgeSelect,TIMER_CAPTURE_EVENT_FALLING,TIMER0->EXTCTL,0x40050000+0x14,TIMER_EXTCTL_CAPEDGE_Msk,0x7 << 12,TIMER_CAPTURE_EVENT_FALLING,0x0 << 12
TIMER0,TIMER0CaptureEdgeSelect,TIMER_CAPTURE_EVENT_RISING,TIMER0->EXTCTL,0x40050000+0x14,TIMER_EXTCTL_CAPEDGE_Msk,0x7 << 12,TIMER_CAPTURE_EVENT_RISING,0x1 << 12
TIMER0,TIMER0CaptureEdgeSelect,TIMER_CAPTURE_EVENT_FALLING_RISING,TIMER0->EXTCTL,0x40050000+0x14,TIMER_EXTCTL_CAPEDGE_Msk,0x7 << 12,TIMER_CAPTURE_EVENT_FALLING_RISING,0x2 << 12
TIMER0,TIMER0CaptureEdgeSelect,TIMER_CAPTURE_EVENT_RISING_FALLING,TIMER0->EXTCTL,0x40050000+0x14,TIMER_EXTCTL_CAPEDGE_Msk,0x7 << 12,TIMER_CAPTURE_EVENT_RISING_FALLING,0x3 << 12
TIMER0,TIMER0CaptureEdgeSelect,TIMER_CAPTURE_EVENT_GET_LOW_PERIOD,TIMER0->EXTCTL,0x40050000+0x14,TIMER_EXTCTL_CAPEDGE_Msk,0x7 << 12,TIMER_CAPTURE_EVENT_GET_LOW_PERIOD,0x6 << 12
TIMER0,TIMER0CaptureEdgeSelect,TIMER_CAPTURE_EVENT_GET_HIGH_PERIOD,TIMER0->EXTCTL,0x40050000+0x14,TIMER_EXTCTL_CAPEDGE_Msk,0x7 << 12,TIMER_CAPTURE_EVENT_GET_HIGH_PERIOD,0x7 << 12
TIMER0,TIMER0CaptureModeRadio,TIMER_CAPTURE_FREE_COUNTING_MODE,TIMER0->EXTCTL,0x40050000+0x14,TIMER_EXTCTL_CAPFUNCS_Msk,0x1 << 4,TIMER_CAPTURE_FREE_COUNTING_MODE,0x0 << 4
TIMER0,TIMER0CaptureModeRadio,TIMER_CAPTURE_COUNTER_RESET_MODE,TIMER0->EXTCTL,0x40050000+0x14,TIMER_EXTCTL_CAPFUNCS_Msk,0x1 << 4,TIMER_CAPTURE_COUNTER_RESET_MODE,0x1 << 4
TIMER0,TIMER0CaptureDebounceCheckbox,0,TIMER0->EXTCTL,0x40050000+0x14,TIMER_EXTCTL_CAPDBEN_Msk,0x1 << 6,0x0 << 6,0x0 << 6
TIMER0,TIMER0CaptureDebounceCheckbox,1,TIMER0->EXTCTL,0x40050000+0x14,TIMER_EXTCTL_CAPDBEN_Msk,0x1 << 6,TIMER_EXTCTL_CAPDBEN_Msk,0x1 << 6
TIMER0,TIMER0CaptureIntCheckbox,0,TIMER0->EXTCTL,0x40050000+0x14,TIMER_EXTCTL_CAPIEN_Msk,0x1 << 5,0x0 << 5,0x0 << 5
TIMER0,TIMER0CaptureIntCheckbox,1,TIMER0->EXTCTL,0x40050000+0x14,TIMER_EXTCTL_CAPIEN_Msk,0x1 << 5,TIMER_EXTCTL_CAPIEN_Msk,0x1 << 5
TIMER0,TIMER0TriggerCheckbox,0
TIMER0,TIMER0TriggerCheckbox,1
TIMER0,TIMER0TriggerConditionRadio,TIMER_TRGSEL_TIMEOUT_EVENT,TIMER0->TRGCTL,0x40050000+0x1C,TIMER_TRGCTL_TRGSSEL_Msk,0x1,TIMER_TRGSEL_TIMEOUT_EVENT,0x0
TIMER0,TIMER0TriggerConditionRadio,TIMER_TRGSEL_CAPTURE_EVENT,TIMER0->TRGCTL,0x40050000+0x1C,TIMER_TRGCTL_TRGSSEL_Msk,0x1,TIMER_TRGSEL_CAPTURE_EVENT,0x1
TIMER0,TIMER0TriggerTargetCheckbox,TIMER_TRGCTL_TRGPDMA_Msk,TIMER0->TRGCTL,0x40050000+0x1C,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4
TIMER0,TIMER0TriggerTargetCheckbox,TIMER_TRGCTL_TRGDAC_Msk,TIMER0->TRGCTL,0x40050000+0x1C,TIMER_TRGCTL_TRGDAC_Msk,0x1 << 3,TIMER_TRGCTL_TRGDAC_Msk,0x1 << 3
TIMER0,TIMER0TriggerTargetCheckbox,TIMER_TRGCTL_TRGEADC_Msk,TIMER0->TRGCTL,0x40050000+0x1C,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2
TIMER0,TIMER0TriggerTargetCheckbox,TIMER_TRGCTL_TRGPWM_Msk,TIMER0->TRGCTL,0x40050000+0x1C,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1
TIMER0,TIMER0TriggerTargetCheckbox,TIMER_TRGCTL_TRGTK_Msk,TIMER0->TRGCTL,0x40050000+0x1C,TIMER_TRGCTL_TRGTK_Msk,0x1 << 8,TIMER_TRGCTL_TRGTK_Msk,0x1 << 8
TIMER0,TIMER0TriggerTargetCheckbox1,TIMER_TRGCTL_TRGPDMA_Msk,TIMER0->TRGCTL,0x40050000+0x1C,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4
TIMER0,TIMER0TriggerTargetCheckbox1,TIMER_TRGCTL_TRGEADC_Msk,TIMER0->TRGCTL,0x40050000+0x1C,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2
TIMER0,TIMER0TriggerTargetCheckbox1,TIMER_TRGCTL_TRGPWM_Msk,TIMER0->TRGCTL,0x40050000+0x1C,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1
TIMER0,TIMER0TriggerTargetCheckbox1,TIMER_TRGCTL_TRGTK_Msk,TIMER0->TRGCTL,0x40050000+0x1C,TIMER_TRGCTL_TRGTK_Msk,0x1 << 8,TIMER_TRGCTL_TRGTK_Msk,0x1 << 8
TIMER0,TIMER0TriggerTargetCheckbox2,TIMER_TRGCTL_TRGPDMA_Msk,TIMER0->TRGCTL,0x40050000+0x1C,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4
TIMER0,TIMER0TriggerTargetCheckbox2,TIMER_TRGCTL_TRGDAC_Msk,TIMER0->TRGCTL,0x40050000+0x1C,TIMER_TRGCTL_TRGDAC_Msk,0x1 << 3,TIMER_TRGCTL_TRGDAC_Msk,0x1 << 3
TIMER0,TIMER0TriggerTargetCheckbox2,TIMER_TRGCTL_TRGEADC_Msk,TIMER0->TRGCTL,0x40050000+0x1C,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2
TIMER0,TIMER0TriggerTargetCheckbox2,TIMER_TRGCTL_TRGPWM_Msk,TIMER0->TRGCTL,0x40050000+0x1C,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1
TIMER0,TIMER0TriggerTargetCheckbox3,TIMER_TRGCTL_TRGPDMA_Msk,TIMER0->TRGCTL,0x40050000+0x1C,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4
TIMER0,TIMER0TriggerTargetCheckbox3,TIMER_TRGCTL_TRGEADC_Msk,TIMER0->TRGCTL,0x40050000+0x1C,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2
TIMER0,TIMER0TriggerTargetCheckbox3,TIMER_TRGCTL_TRGPWM_Msk,TIMER0->TRGCTL,0x40050000+0x1C,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1
TIMER0,TPWM0ConfigRadio,NUCODEGEN_TPWM0_CONFIG_FREQ_DUTY
TIMER0,TPWM0ConfigRadio,NUCODEGEN_TPWM0_CONFIG_VALUE
TIMER0,TPWM0OutputFreqInteger,3,TIMER0->PWMCLKPSC,0x40050000+0x44,TIMER_PWMCLKPSC_CLKPSC_Msk,0xFF,0xF4,0xF4
TIMER0,TPWM0OutputFreqInteger,1000000,TIMER0->PWMCLKPSC,0x40050000+0x44,TIMER_PWMCLKPSC_CLKPSC_Msk,0xFF,0,0
TIMER0,TPWM0OutputFreqInteger,24000000,TIMER0->PWMCLKPSC,0x40050000+0x44,TIMER_PWMCLKPSC_CLKPSC_Msk,0xFF,0,0
TIMER0,TPWM0OutputFreqInteger,3,TIMER0->PWMPERIOD,0x40050000+0x4C,TIMER_PWMPERIOD_PERIOD_Msk,0xFFFF,0xFF19,0xFF19
TIMER0,TPWM0OutputFreqInteger,1000000,TIMER0->PWMPERIOD,0x40050000+0x4C,TIMER_PWMPERIOD_PERIOD_Msk,0xFFFF,0x2F,0x2F
TIMER0,TPWM0OutputFreqInteger,24000000,TIMER0->PWMPERIOD,0x40050000+0x4C,TIMER_PWMPERIOD_PERIOD_Msk,0xFFFF,1,1
TIMER0,TPWM0OutputDutyInteger,0,TIMER0->PWMCMPDAT,0x40050000+0x50,TIMER_PWMCMPDAT_CMP_Msk,0xFFFF,0,0
TIMER0,TPWM0OutputDutyInteger,50,TIMER0->PWMCMPDAT,0x40050000+0x50,TIMER_PWMCMPDAT_CMP_Msk,0xFFFF,1,1
TIMER0,TPWM0OutputDutyInteger,100,TIMER0->PWMCMPDAT,0x40050000+0x50,TIMER_PWMCMPDAT_CMP_Msk,0xFFFF,2,2
TIMER0,TPWM0PrescaleInteger,0,TIMER0->PWMCLKPSC,0x40050000+0x44,TIMER_PWMCLKPSC_CLKPSC_Msk,0xFF,0,0
TIMER0,TPWM0PrescaleInteger,5,TIMER0->PWMCLKPSC,0x40050000+0x44,TIMER_PWMCLKPSC_CLKPSC_Msk,0xFF,0x5,0x5
TIMER0,TPWM0PrescaleInteger,255,TIMER0->PWMCLKPSC,0x40050000+0x44,TIMER_PWMCLKPSC_CLKPSC_Msk,0xFF,0xFF,0xFF
TIMER0,TPWM0PeriodHexText,0,TIMER0->PWMPERIOD,0x40050000+0x4C,TIMER_PWMPERIOD_PERIOD_Msk,0xFFFF,0,0
TIMER0,TPWM0PeriodHexText,0x5A5A,TIMER0->PWMPERIOD,0x40050000+0x4C,TIMER_PWMPERIOD_PERIOD_Msk,0xFFFF,0x5A5A,0x5A5A
TIMER0,TPWM0PeriodHexText,0xFFFF,TIMER0->PWMPERIOD,0x40050000+0x4C,TIMER_PWMPERIOD_PERIOD_Msk,0xFFFF,0xFFFF,0xFFFF
TIMER0,TPWM0CMPHexText,0,TIMER0->PWMCMPDAT,0x40050000+0x50,TIMER_PWMCMPDAT_CMP_Msk,0xFFFF,0,0
TIMER0,TPWM0CMPHexText,0x5A5A,TIMER0->PWMCMPDAT,0x40050000+0x50,TIMER_PWMCMPDAT_CMP_Msk,0xFFFF,0x5A5A,0x5A5A
TIMER0,TPWM0CMPHexText,0xFFFF,TIMER0->PWMCMPDAT,0x40050000+0x50,TIMER_PWMCMPDAT_CMP_Msk,0xFFFF,0xFFFF,0xFFFF
TIMER0,TPWM0WakeUpCheckbox,0,TIMER0->PWMCTL,0x40050000+0x40,TIMER_PWMCTL_PWMINTWKEN_Msk,0x1 << 12,0x0 << 12,0x0 << 12
TIMER0,TPWM0WakeUpCheckbox,1,TIMER0->PWMCTL,0x40050000+0x40,TIMER_PWMCTL_PWMINTWKEN_Msk,0x1 << 12,TIMER_PWMCTL_PWMINTWKEN_Msk,0x1 << 12
TIMER0,TPWM0PeriodIntCheckbox,0,TIMER0->PWMINTEN0,0x40050000+0x60,TIMER_PWMINTEN0_PIEN_Msk,0x1 << 1,0x0 << 1,0x0 << 1
TIMER0,TPWM0PeriodIntCheckbox,1,TIMER0->PWMINTEN0,0x40050000+0x60,TIMER_PWMINTEN0_PIEN_Msk,0x1 << 1,TIMER_PWMINTEN0_PIEN_Msk,0x1 << 1
TIMER0,TPWM0CompareIntCheckbox,0,TIMER0->PWMINTEN0,0x40050000+0x60,TIMER_PWMINTEN0_CMPUIEN_Msk,0x1 << 2,0x0 << 2,0x0 << 2
TIMER0,TPWM0CompareIntCheckbox,1,TIMER0->PWMINTEN0,0x40050000+0x60,TIMER_PWMINTEN0_CMPUIEN_Msk,0x1 << 2,TIMER_PWMINTEN0_CMPUIEN_Msk,0x1 << 2
TIMER0,TPWM0OutputCheckbox,0,TIMER0->PWMPOCTL,0x40050000+0x5C,TIMER_PWMPOCTL_POEN_Msk,0x1,0x0,0x0
TIMER0,TPWM0OutputCheckbox,1,TIMER0->PWMPOCTL,0x40050000+0x5C,TIMER_PWMPOCTL_POEN_Msk,0x1,TIMER_PWMPOCTL_POEN_Msk,0x1
TIMER0,TPWM0OutputPinRadio,TPWM_TOUT_PIN_FROM_TX,TIMER0->PWMPOCTL,0x40050000+0x5C,TIMER_PWMPOCTL_POSEL_Msk,0x1 << 8,0x0 << 8,0x0 << 8
TIMER0,TPWM0OutputPinRadio,TPWM_TOUT_PIN_FROM_TX_EXT,TIMER0->PWMPOCTL,0x40050000+0x5C,TIMER_PWMPOCTL_POSEL_Msk,0x1 << 8,TPWM_TOUT_PIN_FROM_TX_EXT,0x1 << 8
TIMER0,TPWM0OutputInverseCheckbox,0,TIMER0->PWMPOLCTL,0x40050000+0x58,TIMER_PWMPOLCTL_PINV_Msk,0x1,0x0,0x0
TIMER0,TPWM0OutputInverseCheckbox,1,TIMER0->PWMPOLCTL,0x40050000+0x58,TIMER_PWMPOLCTL_PINV_Msk,0x1,TIMER_PWMPOLCTL_PINV_Msk,0x1
TIMER0,TPWM0TriggerCheckbox,0
TIMER0,TPWM0TriggerCheckbox,1
TIMER0,TPWM0TriggerConditionRadio,TPWM_TRIGGER_AT_PERIOD_POINT,TIMER0->PWMTRGCTL,0x40050000+0x68,TIMER_PWMTRGCTL_TRGSEL_Msk,0x3,TPWM_TRIGGER_AT_PERIOD_POINT,0x0
TIMER0,TPWM0TriggerConditionRadio,TPWM_TRIGGER_AT_COMPARE_POINT,TIMER0->PWMTRGCTL,0x40050000+0x68,TIMER_PWMTRGCTL_TRGSEL_Msk,0x3,TPWM_TRIGGER_AT_COMPARE_POINT,0x1
TIMER0,TPWM0TriggerConditionRadio,TPWM_TRIGGER_AT_PERIOD_OR_COMPARE_POINT,TIMER0->PWMTRGCTL,0x40050000+0x68,TIMER_PWMTRGCTL_TRGSEL_Msk,0x3,TPWM_TRIGGER_AT_PERIOD_OR_COMPARE_POINT,0x2
TIMER0,TPWM0TriggerTargetCheckbox,TIMER_PWMTRGCTL_PWMTRGPDMA_Msk,TIMER0->PWMTRGCTL,0x40050000+0x68,TIMER_PWMTRGCTL_PWMTRGPDMA_Msk,0x1 << 9,TIMER_PWMTRGCTL_PWMTRGPDMA_Msk,0x1 << 9
TIMER0,TPWM0TriggerTargetCheckbox,TIMER_PWMTRGCTL_PWMTRGDAC_Msk,TIMER0->PWMTRGCTL,0x40050000+0x68,TIMER_PWMTRGCTL_PWMTRGDAC_Msk,0x1 << 8,TIMER_PWMTRGCTL_PWMTRGDAC_Msk,0x1 << 8
TIMER0,TPWM0TriggerTargetCheckbox,TIMER_PWMTRGCTL_PWMTRGEADC_Msk,TIMER0->PWMTRGCTL,0x40050000+0x68,TIMER_PWMTRGCTL_PWMTRGEADC_Msk,0x1 << 7,TIMER_PWMTRGCTL_PWMTRGEADC_Msk,0x1 << 7
TIMER0,TPWM0TriggerTargetCheckbox1,TIMER_PWMTRGCTL_PWMTRGPDMA_Msk,TIMER0->PWMTRGCTL,0x40050000+0x68,TIMER_PWMTRGCTL_PWMTRGPDMA_Msk,0x1 << 9,TIMER_PWMTRGCTL_PWMTRGPDMA_Msk,0x1 << 9
TIMER0,TPWM0TriggerTargetCheckbox1,TIMER_PWMTRGCTL_PWMTRGEADC_Msk,TIMER0->PWMTRGCTL,0x40050000+0x68,TIMER_PWMTRGCTL_PWMTRGEADC_Msk,0x1 << 7,TIMER_PWMTRGCTL_PWMTRGEADC_Msk,0x1 << 7
TIMER1,TIMER1FUNCRadio,NUCODEGEN_TIMER1_FUNC_TIMER,TIMER1->CTL,0x40050100,TIMER_CTL_FUNCSEL_Msk,0x1 << 15,0x0 << 15,0x0 << 15
TIMER1,TIMER1FUNCRadio,NUCODEGEN_TIMER1_FUNC_PWM,TIMER1->CTL,0x40050100,TIMER_CTL_FUNCSEL_Msk,0x1 << 15,TIMER_CTL_FUNCSEL_Msk,0x1 << 15
TIMER1,TIMER1ModeRadio,TIMER_ONESHOT_MODE,TIMER1->CTL,0x40050100,TIMER_CTL_OPMODE_Msk,0x3 << 27,TIMER_ONESHOT_MODE,0x0 << 27
TIMER1,TIMER1ModeRadio,TIMER_PERIODIC_MODE,TIMER1->CTL,0x40050100,TIMER_CTL_OPMODE_Msk,0x3 << 27,TIMER_PERIODIC_MODE,0x1 << 27
TIMER1,TIMER1ModeRadio,TIMER_TOGGLE_MODE,TIMER1->CTL,0x40050100,TIMER_CTL_OPMODE_Msk,0x3 << 27,TIMER_TOGGLE_MODE,0x2 << 27
TIMER1,TIMER1ModeRadio,TIMER_CONTINUOUS_MODE,TIMER1->CTL,0x40050100,TIMER_CTL_OPMODE_Msk,0x3 << 27,TIMER_CONTINUOUS_MODE,0x3 << 27
TIMER1,TIMER1OutputPinRadio,TIMER_TOUT_PIN_FROM_TX,TIMER1->CTL,0x40050100,TIMER_CTL_TGLPINSEL_Msk,0x1 << 21,TIMER_TOUT_PIN_FROM_TX,0x0 << 21
TIMER1,TIMER1OutputPinRadio,TIMER_TOUT_PIN_FROM_TX_EXT,TIMER1->CTL,0x40050100,TIMER_CTL_TGLPINSEL_Msk,0x1 << 21,TIMER_TOUT_PIN_FROM_TX_EXT,0x1 << 21
TIMER1,TIMER1FreqInteger,1,TIMER1->CTL,0x40050100,TIMER_CTL_PSC_Msk,0xFF,0x2,0x2
TIMER1,TIMER1FreqInteger,1,TIMER1->CMP,0x40050100+0x4,TIMER_CMP_CMPDAT_Msk,0xFFFFFF,0xF42400,0xF42400
TIMER1,TIMER1FreqInteger,1000000,TIMER1->CTL,0x40050100,TIMER_CTL_PSC_Msk,0xFF,0x0,0x0
TIMER1,TIMER1FreqInteger,1000000,TIMER1->CMP,0x40050100+0x4,TIMER_CMP_CMPDAT_Msk,0xFFFFFF,0x30,0x30
TIMER1,TIMER1FreqInteger,24000000,TIMER1->CTL,0x40050100,TIMER_CTL_PSC_Msk,0xFF,0x0,0x0
TIMER1,TIMER1FreqInteger,24000000,TIMER1->CMP,0x40050100+0x4,TIMER_CMP_CMPDAT_Msk,0xFFFFFF,0x2,0x2
TIMER1,TIMER1SetValueCheckbox,0
TIMER1,TIMER1SetValueCheckbox,1
TIMER1,TIMER1PrescaleInteger,0,TIMER1->CTL,0x40050100,TIMER_CTL_PSC_Msk,0xFF,0,0
TIMER1,TIMER1PrescaleInteger,5,TIMER1->CTL,0x40050100,TIMER_CTL_PSC_Msk,0xFF,0x5,0x5
TIMER1,TIMER1PrescaleInteger,255,TIMER1->CTL,0x40050100,TIMER_CTL_PSC_Msk,0xFF,0xFF,0xFF
TIMER1,TIMER1CMPHexText,2,TIMER1->CMP,0x40050100+0x4,TIMER_CMP_CMPDAT_Msk,0xFFFFFF,2,2
TIMER1,TIMER1CMPHexText,0x5A5A5A,TIMER1->CMP,0x40050100+0x4,TIMER_CMP_CMPDAT_Msk,0xFFFFFF,0x5A5A5A,0x5A5A5A
TIMER1,TIMER1CMPHexText,0xFFFFFF,TIMER1->CMP,0x40050100+0x4,TIMER_CMP_CMPDAT_Msk,0xFFFFFF,0xFFFFFF,0xFFFFFF
TIMER1,TIMER1WakeUpCheckbox,0,TIMER1->CTL,0x40050100,TIMER_CTL_WKEN_Msk,0x1 << 23,0x0 << 23,0x0 << 23
TIMER1,TIMER1WakeUpCheckbox,1,TIMER1->CTL,0x40050100,TIMER_CTL_WKEN_Msk,0x1 << 23,TIMER_CTL_WKEN_Msk,0x1 << 23
TIMER1,TIMER1IntCheckbox,0,TIMER1->CTL,0x40050100,TIMER_CTL_INTEN_Msk,0x1 << 29,0x0 << 29,0x0 << 29
TIMER1,TIMER1IntCheckbox,1,TIMER1->CTL,0x40050100,TIMER_CTL_INTEN_Msk,0x1 << 29,TIMER_CTL_INTEN_Msk,0x1 << 29
TIMER1,TIMER1EventCountCheckbox,0,TIMER1->CTL,0x40050100,TIMER_CTL_EXTCNTEN_Msk,0x1 << 24,0x0 << 24,0x0 << 24
TIMER1,TIMER1EventCountCheckbox,1,TIMER1->CTL,0x40050100,TIMER_CTL_EXTCNTEN_Msk,0x1 << 24,TIMER_CTL_EXTCNTEN_Msk,0x1 << 24
TIMER1,TIMER1PhaseRadio,TIMER_COUNTER_EVENT_FALLING,TIMER1->EXTCTL,0x40050100+0x14,TIMER_EXTCTL_CNTPHASE_Msk,0x1,TIMER_COUNTER_EVENT_FALLING,0x0
TIMER1,TIMER1PhaseRadio,TIMER_COUNTER_EVENT_RISING,TIMER1->EXTCTL,0x40050100+0x14,TIMER_EXTCTL_CNTPHASE_Msk,0x1,TIMER_COUNTER_EVENT_RISING,0x1
TIMER1,TIMER1EventCountDebounceCheckbox,0,TIMER1->EXTCTL,0x40050100+0x14,TIMER_EXTCTL_CNTDBEN_Msk,0x1 << 7,0x0 << 7,0x0 << 7
TIMER1,TIMER1EventCountDebounceCheckbox,1,TIMER1->EXTCTL,0x40050100+0x14,TIMER_EXTCTL_CNTDBEN_Msk,0x1 << 7,TIMER_EXTCTL_CNTDBEN_Msk,0x1 << 7
TIMER1,TIMER1CaptureCheckbox,0,TIMER1->EXTCTL,0x40050100+0x14,TIMER_EXTCTL_CAPEN_Msk,0x1 << 3,0x0 << 3,0x0 << 3
TIMER1,TIMER1CaptureCheckbox,1,TIMER1->EXTCTL,0x40050100+0x14,TIMER_EXTCTL_CAPEN_Msk,0x1 << 3,TIMER_EXTCTL_CAPEN_Msk,0x1 << 3
TIMER1,TIMER1CaptureSourceSelect,TIMER_CAPTURE_FROM_EXTERNAL,TIMER1->CTL,0x40050100,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_TX_EXT,0x0 << 22
TIMER1,TIMER1CaptureSourceSelect,TIMER_CAPTURE_FROM_ACMP0,TIMER1->CTL,0x40050100,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER1,TIMER1CaptureSourceSelect,TIMER_CAPTURE_FROM_ACMP0,TIMER1->EXTCTL,0x40050100+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_ACMP0,0x0 << 8
TIMER1,TIMER1CaptureSourceSelect,TIMER_CAPTURE_FROM_ACMP1,TIMER1->CTL,0x40050100,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER1,TIMER1CaptureSourceSelect,TIMER_CAPTURE_FROM_ACMP1,TIMER1->EXTCTL,0x40050100+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_ACMP1,0x1 << 8
TIMER1,TIMER1CaptureSourceSelect,TIMER_CAPTURE_FROM_HXT,TIMER1->CTL,0x40050100,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER1,TIMER1CaptureSourceSelect,TIMER_CAPTURE_FROM_HXT,TIMER1->EXTCTL,0x40050100+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_HXT,0x2 << 8
TIMER1,TIMER1CaptureSourceSelect,TIMER_CAPTURE_FROM_LXT,TIMER1->CTL,0x40050100,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER1,TIMER1CaptureSourceSelect,TIMER_CAPTURE_FROM_LXT,TIMER1->EXTCTL,0x40050100+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_LXT,0x3 << 8
TIMER1,TIMER1CaptureSourceSelect,TIMER_CAPTURE_FROM_HIRC,TIMER1->CTL,0x40050100,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER1,TIMER1CaptureSourceSelect,TIMER_CAPTURE_FROM_HIRC,TIMER1->EXTCTL,0x40050100+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_HIRC,0x4 << 8
TIMER1,TIMER1CaptureSourceSelect,TIMER_CAPTURE_FROM_LIRC,TIMER1->CTL,0x40050100,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER1,TIMER1CaptureSourceSelect,TIMER_CAPTURE_FROM_LIRC,TIMER1->EXTCTL,0x40050100+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_LIRC,0x5 << 8
TIMER1,TIMER1CaptureSourceSelect,TIMER_CAPTURE_FROM_MIRC,TIMER1->CTL,0x40050100,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER1,TIMER1CaptureSourceSelect,TIMER_CAPTURE_FROM_MIRC,TIMER1->EXTCTL,0x40050100+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_MIRC,0x6 << 8
TIMER1,TIMER1CaptureSourceSelect1,TIMER_CAPTURE_FROM_HXT,TIMER1->CTL,0x40050100,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER1,TIMER1CaptureSourceSelect1,TIMER_CAPTURE_FROM_HXT,TIMER1->EXTCTL,0x40050100+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_HXT,0x2 << 8
TIMER1,TIMER1CaptureSourceSelect1,TIMER_CAPTURE_FROM_LXT,TIMER1->CTL,0x40050100,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER1,TIMER1CaptureSourceSelect1,TIMER_CAPTURE_FROM_LXT,TIMER1->EXTCTL,0x40050100+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_LXT,0x3 << 8
TIMER1,TIMER1CaptureSourceSelect1,TIMER_CAPTURE_FROM_HIRC,TIMER1->CTL,0x40050100,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER1,TIMER1CaptureSourceSelect1,TIMER_CAPTURE_FROM_HIRC,TIMER1->EXTCTL,0x40050100+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_HIRC,0x4 << 8
TIMER1,TIMER1CaptureSourceSelect1,TIMER_CAPTURE_FROM_LIRC,TIMER1->CTL,0x40050100,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER1,TIMER1CaptureSourceSelect1,TIMER_CAPTURE_FROM_LIRC,TIMER1->EXTCTL,0x40050100+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_LIRC,0x5 << 8
TIMER1,TIMER1CaptureSourceSelect1,TIMER_CAPTURE_FROM_MIRC,TIMER1->CTL,0x40050100,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER1,TIMER1CaptureSourceSelect1,TIMER_CAPTURE_FROM_MIRC,TIMER1->EXTCTL,0x40050100+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_MIRC,0x6 << 8
TIMER1,TIMER1CaptureEdgeSelect,TIMER_CAPTURE_EVENT_FALLING,TIMER1->EXTCTL,0x40050100+0x14,TIMER_EXTCTL_CAPEDGE_Msk,0x7 << 12,TIMER_CAPTURE_EVENT_FALLING,0x0 << 12
TIMER1,TIMER1CaptureEdgeSelect,TIMER_CAPTURE_EVENT_RISING,TIMER1->EXTCTL,0x40050100+0x14,TIMER_EXTCTL_CAPEDGE_Msk,0x7 << 12,TIMER_CAPTURE_EVENT_RISING,0x1 << 12
TIMER1,TIMER1CaptureEdgeSelect,TIMER_CAPTURE_EVENT_FALLING_RISING,TIMER1->EXTCTL,0x40050100+0x14,TIMER_EXTCTL_CAPEDGE_Msk,0x7 << 12,TIMER_CAPTURE_EVENT_FALLING_RISING,0x2 << 12
TIMER1,TIMER1CaptureEdgeSelect,TIMER_CAPTURE_EVENT_RISING_FALLING,TIMER1->EXTCTL,0x40050100+0x14,TIMER_EXTCTL_CAPEDGE_Msk,0x7 << 12,TIMER_CAPTURE_EVENT_RISING_FALLING,0x3 << 12
TIMER1,TIMER1CaptureEdgeSelect,TIMER_CAPTURE_EVENT_GET_LOW_PERIOD,TIMER1->EXTCTL,0x40050100+0x14,TIMER_EXTCTL_CAPEDGE_Msk,0x7 << 12,TIMER_CAPTURE_EVENT_GET_LOW_PERIOD,0x6 << 12
TIMER1,TIMER1CaptureEdgeSelect,TIMER_CAPTURE_EVENT_GET_HIGH_PERIOD,TIMER1->EXTCTL,0x40050100+0x14,TIMER_EXTCTL_CAPEDGE_Msk,0x7 << 12,TIMER_CAPTURE_EVENT_GET_HIGH_PERIOD,0x7 << 12
TIMER1,TIMER1CaptureModeRadio,TIMER_CAPTURE_FREE_COUNTING_MODE,TIMER1->EXTCTL,0x40050100+0x14,TIMER_EXTCTL_CAPFUNCS_Msk,0x1 << 4,TIMER_CAPTURE_FREE_COUNTING_MODE,0x0 << 4
TIMER1,TIMER1CaptureModeRadio,TIMER_CAPTURE_COUNTER_RESET_MODE,TIMER1->EXTCTL,0x40050100+0x14,TIMER_EXTCTL_CAPFUNCS_Msk,0x1 << 4,TIMER_CAPTURE_COUNTER_RESET_MODE,0x1 << 4
TIMER1,TIMER1CaptureDebounceCheckbox,0,TIMER1->EXTCTL,0x40050100+0x14,TIMER_EXTCTL_CAPDBEN_Msk,0x1 << 6,0x0 << 6,0x0 << 6
TIMER1,TIMER1CaptureDebounceCheckbox,1,TIMER1->EXTCTL,0x40050100+0x14,TIMER_EXTCTL_CAPDBEN_Msk,0x1 << 6,TIMER_EXTCTL_CAPDBEN_Msk,0x1 << 6
TIMER1,TIMER1CaptureIntCheckbox,0,TIMER1->EXTCTL,0x40050100+0x14,TIMER_EXTCTL_CAPIEN_Msk,0x1 << 5,0x0 << 5,0x0 << 5
TIMER1,TIMER1CaptureIntCheckbox,1,TIMER1->EXTCTL,0x40050100+0x14,TIMER_EXTCTL_CAPIEN_Msk,0x1 << 5,TIMER_EXTCTL_CAPIEN_Msk,0x1 << 5
TIMER1,TIMER1TriggerCheckbox,0
TIMER1,TIMER1TriggerCheckbox,1
TIMER1,TIMER1TriggerConditionRadio,TIMER_TRGSEL_TIMEOUT_EVENT,TIMER1->TRGCTL,0x40050100+0x1C,TIMER_TRGCTL_TRGSSEL_Msk,0x1,TIMER_TRGSEL_TIMEOUT_EVENT,0x0
TIMER1,TIMER1TriggerConditionRadio,TIMER_TRGSEL_CAPTURE_EVENT,TIMER1->TRGCTL,0x40050100+0x1C,TIMER_TRGCTL_TRGSSEL_Msk,0x1,TIMER_TRGSEL_CAPTURE_EVENT,0x1
TIMER1,TIMER1TriggerTargetCheckbox,TIMER_TRGCTL_TRGPDMA_Msk,TIMER1->TRGCTL,0x40050100+0x1C,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4
TIMER1,TIMER1TriggerTargetCheckbox,TIMER_TRGCTL_TRGDAC_Msk,TIMER1->TRGCTL,0x40050100+0x1C,TIMER_TRGCTL_TRGDAC_Msk,0x1 << 3,TIMER_TRGCTL_TRGDAC_Msk,0x1 << 3
TIMER1,TIMER1TriggerTargetCheckbox,TIMER_TRGCTL_TRGEADC_Msk,TIMER1->TRGCTL,0x40050100+0x1C,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2
TIMER1,TIMER1TriggerTargetCheckbox,TIMER_TRGCTL_TRGPWM_Msk,TIMER1->TRGCTL,0x40050100+0x1C,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1
TIMER1,TIMER1TriggerTargetCheckbox,TIMER_TRGCTL_TRGTK_Msk,TIMER1->TRGCTL,0x40050100+0x1C,TIMER_TRGCTL_TRGTK_Msk,0x1 << 8,TIMER_TRGCTL_TRGTK_Msk,0x1 << 8
TIMER1,TIMER1TriggerTargetCheckbox1,TIMER_TRGCTL_TRGPDMA_Msk,TIMER1->TRGCTL,0x40050100+0x1C,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4
TIMER1,TIMER1TriggerTargetCheckbox1,TIMER_TRGCTL_TRGEADC_Msk,TIMER1->TRGCTL,0x40050100+0x1C,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2
TIMER1,TIMER1TriggerTargetCheckbox1,TIMER_TRGCTL_TRGPWM_Msk,TIMER1->TRGCTL,0x40050100+0x1C,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1
TIMER1,TIMER1TriggerTargetCheckbox1,TIMER_TRGCTL_TRGTK_Msk,TIMER1->TRGCTL,0x40050100+0x1C,TIMER_TRGCTL_TRGTK_Msk,0x1 << 8,TIMER_TRGCTL_TRGTK_Msk,0x1 << 8
TIMER1,TIMER1TriggerTargetCheckbox2,TIMER_TRGCTL_TRGPDMA_Msk,TIMER1->TRGCTL,0x40050100+0x1C,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4
TIMER1,TIMER1TriggerTargetCheckbox2,TIMER_TRGCTL_TRGDAC_Msk,TIMER1->TRGCTL,0x40050100+0x1C,TIMER_TRGCTL_TRGDAC_Msk,0x1 << 3,TIMER_TRGCTL_TRGDAC_Msk,0x1 << 3
TIMER1,TIMER1TriggerTargetCheckbox2,TIMER_TRGCTL_TRGEADC_Msk,TIMER1->TRGCTL,0x40050100+0x1C,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2
TIMER1,TIMER1TriggerTargetCheckbox2,TIMER_TRGCTL_TRGPWM_Msk,TIMER1->TRGCTL,0x40050100+0x1C,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1
TIMER1,TIMER1TriggerTargetCheckbox3,TIMER_TRGCTL_TRGPDMA_Msk,TIMER1->TRGCTL,0x40050100+0x1C,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4
TIMER1,TIMER1TriggerTargetCheckbox3,TIMER_TRGCTL_TRGEADC_Msk,TIMER1->TRGCTL,0x40050100+0x1C,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2
TIMER1,TIMER1TriggerTargetCheckbox3,TIMER_TRGCTL_TRGPWM_Msk,TIMER1->TRGCTL,0x40050100+0x1C,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1
TIMER1,TPWM1ConfigRadio,NUCODEGEN_TPWM1_CONFIG_FREQ_DUTY
TIMER1,TPWM1ConfigRadio,NUCODEGEN_TPWM1_CONFIG_VALUE
TIMER1,TPWM1OutputFreqInteger,3,TIMER1->PWMCLKPSC,0x40050100+0x44,TIMER_PWMCLKPSC_CLKPSC_Msk,0xFF,0xF4,0xF4
TIMER1,TPWM1OutputFreqInteger,1000000,TIMER1->PWMCLKPSC,0x40050100+0x44,TIMER_PWMCLKPSC_CLKPSC_Msk,0xFF,0,0
TIMER1,TPWM1OutputFreqInteger,24000000,TIMER1->PWMCLKPSC,0x40050100+0x44,TIMER_PWMCLKPSC_CLKPSC_Msk,0xFF,0,0
TIMER1,TPWM1OutputFreqInteger,3,TIMER1->PWMPERIOD,0x40050100+0x4C,TIMER_PWMPERIOD_PERIOD_Msk,0xFFFF,0xFF19,0xFF19
TIMER1,TPWM1OutputFreqInteger,1000000,TIMER1->PWMPERIOD,0x40050100+0x4C,TIMER_PWMPERIOD_PERIOD_Msk,0xFFFF,0x2F,0x2F
TIMER1,TPWM1OutputFreqInteger,24000000,TIMER1->PWMPERIOD,0x40050100+0x4C,TIMER_PWMPERIOD_PERIOD_Msk,0xFFFF,1,1
TIMER1,TPWM1OutputDutyInteger,0,TIMER1->PWMCMPDAT,0x40050100+0x50,TIMER_PWMCMPDAT_CMP_Msk,0xFFFF,0,0
TIMER1,TPWM1OutputDutyInteger,50,TIMER1->PWMCMPDAT,0x40050100+0x50,TIMER_PWMCMPDAT_CMP_Msk,0xFFFF,1,1
TIMER1,TPWM1OutputDutyInteger,100,TIMER1->PWMCMPDAT,0x40050100+0x50,TIMER_PWMCMPDAT_CMP_Msk,0xFFFF,2,2
TIMER1,TPWM1PrescaleInteger,0,TIMER1->PWMCLKPSC,0x40050100+0x44,TIMER_PWMCLKPSC_CLKPSC_Msk,0xFF,0,0
TIMER1,TPWM1PrescaleInteger,5,TIMER1->PWMCLKPSC,0x40050100+0x44,TIMER_PWMCLKPSC_CLKPSC_Msk,0xFF,0x5,0x5
TIMER1,TPWM1PrescaleInteger,255,TIMER1->PWMCLKPSC,0x40050100+0x44,TIMER_PWMCLKPSC_CLKPSC_Msk,0xFF,0xFF,0xFF
TIMER1,TPWM1PeriodHexText,0,TIMER1->PWMPERIOD,0x40050100+0x4C,TIMER_PWMPERIOD_PERIOD_Msk,0xFFFF,0,0
TIMER1,TPWM1PeriodHexText,0x5A5A,TIMER1->PWMPERIOD,0x40050100+0x4C,TIMER_PWMPERIOD_PERIOD_Msk,0xFFFF,0x5A5A,0x5A5A
TIMER1,TPWM1PeriodHexText,0xFFFF,TIMER1->PWMPERIOD,0x40050100+0x4C,TIMER_PWMPERIOD_PERIOD_Msk,0xFFFF,0xFFFF,0xFFFF
TIMER1,TPWM1CMPHexText,0,TIMER1->PWMCMPDAT,0x40050100+0x50,TIMER_PWMCMPDAT_CMP_Msk,0xFFFF,0,0
TIMER1,TPWM1CMPHexText,0x5A5A,TIMER1->PWMCMPDAT,0x40050100+0x50,TIMER_PWMCMPDAT_CMP_Msk,0xFFFF,0x5A5A,0x5A5A
TIMER1,TPWM1CMPHexText,0xFFFF,TIMER1->PWMCMPDAT,0x40050100+0x50,TIMER_PWMCMPDAT_CMP_Msk,0xFFFF,0xFFFF,0xFFFF
TIMER1,TPWM1WakeUpCheckbox,0,TIMER1->PWMCTL,0x40050100+0x40,TIMER_PWMCTL_PWMINTWKEN_Msk,0x1 << 12,0x0 << 12,0x0 << 12
TIMER1,TPWM1WakeUpCheckbox,1,TIMER1->PWMCTL,0x40050100+0x40,TIMER_PWMCTL_PWMINTWKEN_Msk,0x1 << 12,TIMER_PWMCTL_PWMINTWKEN_Msk,0x1 << 12
TIMER1,TPWM1PeriodIntCheckbox,0,TIMER1->PWMINTEN0,0x40050100+0x60,TIMER_PWMINTEN0_PIEN_Msk,0x1 << 1,0x0 << 1,0x0 << 1
TIMER1,TPWM1PeriodIntCheckbox,1,TIMER1->PWMINTEN0,0x40050100+0x60,TIMER_PWMINTEN0_PIEN_Msk,0x1 << 1,TIMER_PWMINTEN0_PIEN_Msk,0x1 << 1
TIMER1,TPWM1CompareIntCheckbox,0,TIMER1->PWMINTEN0,0x40050100+0x60,TIMER_PWMINTEN0_CMPUIEN_Msk,0x1 << 2,0x0 << 2,0x0 << 2
TIMER1,TPWM1CompareIntCheckbox,1,TIMER1->PWMINTEN0,0x40050100+0x60,TIMER_PWMINTEN0_CMPUIEN_Msk,0x1 << 2,TIMER_PWMINTEN0_CMPUIEN_Msk,0x1 << 2
TIMER1,TPWM1OutputCheckbox,0,TIMER1->PWMPOCTL,0x40050100+0x5C,TIMER_PWMPOCTL_POEN_Msk,0x1,0x0,0x0
TIMER1,TPWM1OutputCheckbox,1,TIMER1->PWMPOCTL,0x40050100+0x5C,TIMER_PWMPOCTL_POEN_Msk,0x1,TIMER_PWMPOCTL_POEN_Msk,0x1
TIMER1,TPWM1OutputPinRadio,TPWM_TOUT_PIN_FROM_TX,TIMER1->PWMPOCTL,0x40050100+0x5C,TIMER_PWMPOCTL_POSEL_Msk,0x1 << 8,0x0 << 8,0x0 << 8
TIMER1,TPWM1OutputPinRadio,TPWM_TOUT_PIN_FROM_TX_EXT,TIMER1->PWMPOCTL,0x40050100+0x5C,TIMER_PWMPOCTL_POSEL_Msk,0x1 << 8,TPWM_TOUT_PIN_FROM_TX_EXT,0x1 << 8
TIMER1,TPWM1OutputInverseCheckbox,0,TIMER1->PWMPOLCTL,0x40050100+0x58,TIMER_PWMPOLCTL_PINV_Msk,0x1,0x0,0x0
TIMER1,TPWM1OutputInverseCheckbox,1,TIMER1->PWMPOLCTL,0x40050100+0x58,TIMER_PWMPOLCTL_PINV_Msk,0x1,TIMER_PWMPOLCTL_PINV_Msk,0x1
TIMER1,TPWM1TriggerCheckbox,0
TIMER1,TPWM1TriggerCheckbox,1
TIMER1,TPWM1TriggerConditionRadio,TPWM_TRIGGER_AT_PERIOD_POINT,TIMER1->PWMTRGCTL,0x40050100+0x68,TIMER_PWMTRGCTL_TRGSEL_Msk,0x3,TPWM_TRIGGER_AT_PERIOD_POINT,0x0
TIMER1,TPWM1TriggerConditionRadio,TPWM_TRIGGER_AT_COMPARE_POINT,TIMER1->PWMTRGCTL,0x40050100+0x68,TIMER_PWMTRGCTL_TRGSEL_Msk,0x3,TPWM_TRIGGER_AT_COMPARE_POINT,0x1
TIMER1,TPWM1TriggerConditionRadio,TPWM_TRIGGER_AT_PERIOD_OR_COMPARE_POINT,TIMER1->PWMTRGCTL,0x40050100+0x68,TIMER_PWMTRGCTL_TRGSEL_Msk,0x3,TPWM_TRIGGER_AT_PERIOD_OR_COMPARE_POINT,0x2
TIMER1,TPWM1TriggerTargetCheckbox,TIMER_PWMTRGCTL_PWMTRGPDMA_Msk,TIMER1->PWMTRGCTL,0x40050100+0x68,TIMER_PWMTRGCTL_PWMTRGPDMA_Msk,0x1 << 9,TIMER_PWMTRGCTL_PWMTRGPDMA_Msk,0x1 << 9
TIMER1,TPWM1TriggerTargetCheckbox,TIMER_PWMTRGCTL_PWMTRGDAC_Msk,TIMER1->PWMTRGCTL,0x40050100+0x68,TIMER_PWMTRGCTL_PWMTRGDAC_Msk,0x1 << 8,TIMER_PWMTRGCTL_PWMTRGDAC_Msk,0x1 << 8
TIMER1,TPWM1TriggerTargetCheckbox,TIMER_PWMTRGCTL_PWMTRGEADC_Msk,TIMER1->PWMTRGCTL,0x40050100+0x68,TIMER_PWMTRGCTL_PWMTRGEADC_Msk,0x1 << 7,TIMER_PWMTRGCTL_PWMTRGEADC_Msk,0x1 << 7
TIMER1,TPWM1TriggerTargetCheckbox1,TIMER_PWMTRGCTL_PWMTRGPDMA_Msk,TIMER1->PWMTRGCTL,0x40050100+0x68,TIMER_PWMTRGCTL_PWMTRGPDMA_Msk,0x1 << 9,TIMER_PWMTRGCTL_PWMTRGPDMA_Msk,0x1 << 9
TIMER1,TPWM1TriggerTargetCheckbox1,TIMER_PWMTRGCTL_PWMTRGEADC_Msk,TIMER1->PWMTRGCTL,0x40050100+0x68,TIMER_PWMTRGCTL_PWMTRGEADC_Msk,0x1 << 7,TIMER_PWMTRGCTL_PWMTRGEADC_Msk,0x1 << 7
TIMER2,TIMER2FUNCRadio,NUCODEGEN_TIMER2_FUNC_TIMER,TIMER2->CTL,0x40051000,TIMER_CTL_FUNCSEL_Msk,0x1 << 15,0x0 << 15,0x0 << 15
TIMER2,TIMER2FUNCRadio,NUCODEGEN_TIMER2_FUNC_PWM,TIMER2->CTL,0x40051000,TIMER_CTL_FUNCSEL_Msk,0x1 << 15,TIMER_CTL_FUNCSEL_Msk,0x1 << 15
TIMER2,TIMER2ModeRadio,TIMER_ONESHOT_MODE,TIMER2->CTL,0x40051000,TIMER_CTL_OPMODE_Msk,0x3 << 27,TIMER_ONESHOT_MODE,0x0 << 27
TIMER2,TIMER2ModeRadio,TIMER_PERIODIC_MODE,TIMER2->CTL,0x40051000,TIMER_CTL_OPMODE_Msk,0x3 << 27,TIMER_PERIODIC_MODE,0x1 << 27
TIMER2,TIMER2ModeRadio,TIMER_TOGGLE_MODE,TIMER2->CTL,0x40051000,TIMER_CTL_OPMODE_Msk,0x3 << 27,TIMER_TOGGLE_MODE,0x2 << 27
TIMER2,TIMER2ModeRadio,TIMER_CONTINUOUS_MODE,TIMER2->CTL,0x40051000,TIMER_CTL_OPMODE_Msk,0x3 << 27,TIMER_CONTINUOUS_MODE,0x3 << 27
TIMER2,TIMER2OutputPinRadio,TIMER_TOUT_PIN_FROM_TX,TIMER2->CTL,0x40051000,TIMER_CTL_TGLPINSEL_Msk,0x1 << 21,TIMER_TOUT_PIN_FROM_TX,0x0 << 21
TIMER2,TIMER2OutputPinRadio,TIMER_TOUT_PIN_FROM_TX_EXT,TIMER2->CTL,0x40051000,TIMER_CTL_TGLPINSEL_Msk,0x1 << 21,TIMER_TOUT_PIN_FROM_TX_EXT,0x1 << 21
TIMER2,TIMER2FreqInteger,1,TIMER2->CTL,0x40051000,TIMER_CTL_PSC_Msk,0xFF,0x2,0x2
TIMER2,TIMER2FreqInteger,1,TIMER2->CMP,0x40051000+0x4,TIMER_CMP_CMPDAT_Msk,0xFFFFFF,0xF42400,0xF42400
TIMER2,TIMER2FreqInteger,1000000,TIMER2->CTL,0x40051000,TIMER_CTL_PSC_Msk,0xFF,0x0,0x0
TIMER2,TIMER2FreqInteger,1000000,TIMER2->CMP,0x40051000+0x4,TIMER_CMP_CMPDAT_Msk,0xFFFFFF,0x30,0x30
TIMER2,TIMER2FreqInteger,24000000,TIMER2->CTL,0x40051000,TIMER_CTL_PSC_Msk,0xFF,0x0,0x0
TIMER2,TIMER2FreqInteger,24000000,TIMER2->CMP,0x40051000+0x4,TIMER_CMP_CMPDAT_Msk,0xFFFFFF,0x2,0x2
TIMER2,TIMER2SetValueCheckbox,0
TIMER2,TIMER2SetValueCheckbox,1
TIMER2,TIMER2PrescaleInteger,0,TIMER2->CTL,0x40051000,TIMER_CTL_PSC_Msk,0xFF,0,0
TIMER2,TIMER2PrescaleInteger,90,TIMER2->CTL,0x40051000,TIMER_CTL_PSC_Msk,0xFF,0x5,0x5
TIMER2,TIMER2PrescaleInteger,255,TIMER2->CTL,0x40051000,TIMER_CTL_PSC_Msk,0xFF,0xFF,0xFF
TIMER2,TIMER2CMPHexText,2,TIMER2->CMP,0x40051000+0x4,TIMER_CMP_CMPDAT_Msk,0xFFFFFF,2,2
TIMER2,TIMER2CMPHexText,0x5A5A5A,TIMER2->CMP,0x40051000+0x4,TIMER_CMP_CMPDAT_Msk,0xFFFFFF,0x5A5A5A,0x5A5A5A
TIMER2,TIMER2CMPHexText,0xFFFFFF,TIMER2->CMP,0x40051000+0x4,TIMER_CMP_CMPDAT_Msk,0xFFFFFF,0xFFFFFF,0xFFFFFF
TIMER2,TIMER2WakeUpCheckbox,0,TIMER2->CTL,0x40051000,TIMER_CTL_WKEN_Msk,0x1 << 23,0x0 << 23,0x0 << 23
TIMER2,TIMER2WakeUpCheckbox,1,TIMER2->CTL,0x40051000,TIMER_CTL_WKEN_Msk,0x1 << 23,TIMER_CTL_WKEN_Msk,0x1 << 23
TIMER2,TIMER2IntCheckbox,0,TIMER2->CTL,0x40051000,TIMER_CTL_INTEN_Msk,0x1 << 29,0x0 << 29,0x0 << 29
TIMER2,TIMER2IntCheckbox,1,TIMER2->CTL,0x40051000,TIMER_CTL_INTEN_Msk,0x1 << 29,TIMER_CTL_INTEN_Msk,0x1 << 29
TIMER2,TIMER2EventCountCheckbox,0,TIMER2->CTL,0x40051000,TIMER_CTL_EXTCNTEN_Msk,0x1 << 24,0x0 << 24,0x0 << 24
TIMER2,TIMER2EventCountCheckbox,1,TIMER2->CTL,0x40051000,TIMER_CTL_EXTCNTEN_Msk,0x1 << 24,TIMER_CTL_EXTCNTEN_Msk,0x1 << 24
TIMER2,TIMER2PhaseRadio,TIMER_COUNTER_EVENT_FALLING,TIMER2->EXTCTL,0x40051000+0x14,TIMER_EXTCTL_CNTPHASE_Msk,0x1,TIMER_COUNTER_EVENT_FALLING,0x0
TIMER2,TIMER2PhaseRadio,TIMER_COUNTER_EVENT_RISING,TIMER2->EXTCTL,0x40051000+0x14,TIMER_EXTCTL_CNTPHASE_Msk,0x1,TIMER_COUNTER_EVENT_RISING,0x1
TIMER2,TIMER2EventCountDebounceCheckbox,0,TIMER2->EXTCTL,0x40051000+0x14,TIMER_EXTCTL_CNTDBEN_Msk,0x1 << 7,0x0 << 7,0x0 << 7
TIMER2,TIMER2EventCountDebounceCheckbox,1,TIMER2->EXTCTL,0x40051000+0x14,TIMER_EXTCTL_CNTDBEN_Msk,0x1 << 7,TIMER_EXTCTL_CNTDBEN_Msk,0x1 << 7
TIMER2,TIMER2CaptureCheckbox,0,TIMER2->EXTCTL,0x40051000+0x14,TIMER_EXTCTL_CAPEN_Msk,0x1 << 3,0x0 << 3,0x0 << 3
TIMER2,TIMER2CaptureCheckbox,1,TIMER2->EXTCTL,0x40051000+0x14,TIMER_EXTCTL_CAPEN_Msk,0x1 << 3,TIMER_EXTCTL_CAPEN_Msk,0x1 << 3
TIMER2,TIMER2CaptureSourceSelect,TIMER_CAPTURE_FROM_EXTERNAL,TIMER2->CTL,0x40051000,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_TX_EXT,0x0 << 22
TIMER2,TIMER2CaptureSourceSelect,TIMER_CAPTURE_FROM_ACMP0,TIMER2->CTL,0x40051000,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER2,TIMER2CaptureSourceSelect,TIMER_CAPTURE_FROM_ACMP0,TIMER2->EXTCTL,0x40051000+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_ACMP0,0x0 << 8
TIMER2,TIMER2CaptureSourceSelect,TIMER_CAPTURE_FROM_ACMP1,TIMER2->CTL,0x40051000,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER2,TIMER2CaptureSourceSelect,TIMER_CAPTURE_FROM_ACMP1,TIMER2->EXTCTL,0x40051000+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_ACMP1,0x1 << 8
TIMER2,TIMER2CaptureSourceSelect,TIMER_CAPTURE_FROM_HXT,TIMER2->CTL,0x40051000,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER2,TIMER2CaptureSourceSelect,TIMER_CAPTURE_FROM_HXT,TIMER2->EXTCTL,0x40051000+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_HXT,0x2 << 8
TIMER2,TIMER2CaptureSourceSelect,TIMER_CAPTURE_FROM_LXT,TIMER2->CTL,0x40051000,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER2,TIMER2CaptureSourceSelect,TIMER_CAPTURE_FROM_LXT,TIMER2->EXTCTL,0x40051000+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_LXT,0x3 << 8
TIMER2,TIMER2CaptureSourceSelect,TIMER_CAPTURE_FROM_HIRC,TIMER2->CTL,0x40051000,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER2,TIMER2CaptureSourceSelect,TIMER_CAPTURE_FROM_HIRC,TIMER2->EXTCTL,0x40051000+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_HIRC,0x4 << 8
TIMER2,TIMER2CaptureSourceSelect,TIMER_CAPTURE_FROM_LIRC,TIMER2->CTL,0x40051000,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER2,TIMER2CaptureSourceSelect,TIMER_CAPTURE_FROM_LIRC,TIMER2->EXTCTL,0x40051000+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_LIRC,0x5 << 8
TIMER2,TIMER2CaptureSourceSelect,TIMER_CAPTURE_FROM_MIRC,TIMER2->CTL,0x40051000,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER2,TIMER2CaptureSourceSelect,TIMER_CAPTURE_FROM_MIRC,TIMER2->EXTCTL,0x40051000+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_MIRC,0x6 << 8
TIMER2,TIMER2CaptureSourceSelect1,TIMER_CAPTURE_FROM_HXT,TIMER2->CTL,0x40051000,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER2,TIMER2CaptureSourceSelect1,TIMER_CAPTURE_FROM_HXT,TIMER2->EXTCTL,0x40051000+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_HXT,0x2 << 8
TIMER2,TIMER2CaptureSourceSelect1,TIMER_CAPTURE_FROM_LXT,TIMER2->CTL,0x40051000,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER2,TIMER2CaptureSourceSelect1,TIMER_CAPTURE_FROM_LXT,TIMER2->EXTCTL,0x40051000+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_LXT,0x3 << 8
TIMER2,TIMER2CaptureSourceSelect1,TIMER_CAPTURE_FROM_HIRC,TIMER2->CTL,0x40051000,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER2,TIMER2CaptureSourceSelect1,TIMER_CAPTURE_FROM_HIRC,TIMER2->EXTCTL,0x40051000+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_HIRC,0x4 << 8
TIMER2,TIMER2CaptureSourceSelect1,TIMER_CAPTURE_FROM_LIRC,TIMER2->CTL,0x40051000,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER2,TIMER2CaptureSourceSelect1,TIMER_CAPTURE_FROM_LIRC,TIMER2->EXTCTL,0x40051000+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_LIRC,0x5 << 8
TIMER2,TIMER2CaptureSourceSelect1,TIMER_CAPTURE_FROM_MIRC,TIMER2->CTL,0x40051000,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER2,TIMER2CaptureSourceSelect1,TIMER_CAPTURE_FROM_MIRC,TIMER2->EXTCTL,0x40051000+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_MIRC,0x6 << 8
TIMER2,TIMER2CaptureEdgeSelect,TIMER_CAPTURE_EVENT_FALLING,TIMER2->EXTCTL,0x40051000+0x14,TIMER_EXTCTL_CAPEDGE_Msk,0x7 << 12,TIMER_CAPTURE_EVENT_FALLING,0x0 << 12
TIMER2,TIMER2CaptureEdgeSelect,TIMER_CAPTURE_EVENT_RISING,TIMER2->EXTCTL,0x40051000+0x14,TIMER_EXTCTL_CAPEDGE_Msk,0x7 << 12,TIMER_CAPTURE_EVENT_RISING,0x1 << 12
TIMER2,TIMER2CaptureEdgeSelect,TIMER_CAPTURE_EVENT_FALLING_RISING,TIMER2->EXTCTL,0x40051000+0x14,TIMER_EXTCTL_CAPEDGE_Msk,0x7 << 12,TIMER_CAPTURE_EVENT_FALLING_RISING,0x2 << 12
TIMER2,TIMER2CaptureEdgeSelect,TIMER_CAPTURE_EVENT_RISING_FALLING,TIMER2->EXTCTL,0x40051000+0x14,TIMER_EXTCTL_CAPEDGE_Msk,0x7 << 12,TIMER_CAPTURE_EVENT_RISING_FALLING,0x3 << 12
TIMER2,TIMER2CaptureEdgeSelect,TIMER_CAPTURE_EVENT_GET_LOW_PERIOD,TIMER2->EXTCTL,0x40051000+0x14,TIMER_EXTCTL_CAPEDGE_Msk,0x7 << 12,TIMER_CAPTURE_EVENT_GET_LOW_PERIOD,0x6 << 12
TIMER2,TIMER2CaptureEdgeSelect,TIMER_CAPTURE_EVENT_GET_HIGH_PERIOD,TIMER2->EXTCTL,0x40051000+0x14,TIMER_EXTCTL_CAPEDGE_Msk,0x7 << 12,TIMER_CAPTURE_EVENT_GET_HIGH_PERIOD,0x7 << 12
TIMER2,TIMER2CaptureModeRadio,TIMER_CAPTURE_FREE_COUNTING_MODE,TIMER2->EXTCTL,0x40051000+0x14,TIMER_EXTCTL_CAPFUNCS_Msk,0x1 << 4,TIMER_CAPTURE_FREE_COUNTING_MODE,0x0 << 4
TIMER2,TIMER2CaptureModeRadio,TIMER_CAPTURE_COUNTER_RESET_MODE,TIMER2->EXTCTL,0x40051000+0x14,TIMER_EXTCTL_CAPFUNCS_Msk,0x1 << 4,TIMER_CAPTURE_COUNTER_RESET_MODE,0x1 << 4
TIMER2,TIMER2CaptureDebounceCheckbox,0,TIMER2->EXTCTL,0x40051000+0x14,TIMER_EXTCTL_CAPDBEN_Msk,0x1 << 6,0x0 << 6,0x0 << 6
TIMER2,TIMER2CaptureDebounceCheckbox,1,TIMER2->EXTCTL,0x40051000+0x14,TIMER_EXTCTL_CAPDBEN_Msk,0x1 << 6,TIMER_EXTCTL_CAPDBEN_Msk,0x1 << 6
TIMER2,TIMER2CaptureIntCheckbox,0,TIMER2->EXTCTL,0x40051000+0x14,TIMER_EXTCTL_CAPIEN_Msk,0x1 << 5,0x0 << 5,0x0 << 5
TIMER2,TIMER2CaptureIntCheckbox,1,TIMER2->EXTCTL,0x40051000+0x14,TIMER_EXTCTL_CAPIEN_Msk,0x1 << 5,TIMER_EXTCTL_CAPIEN_Msk,0x1 << 5
TIMER2,TIMER2TriggerCheckbox,0
TIMER2,TIMER2TriggerCheckbox,1
TIMER2,TIMER2TriggerConditionRadio,TIMER_TRGSEL_TIMEOUT_EVENT,TIMER2->TRGCTL,0x40051000+0x1C,TIMER_TRGCTL_TRGSSEL_Msk,0x1,TIMER_TRGSEL_TIMEOUT_EVENT,0x0
TIMER2,TIMER2TriggerConditionRadio,TIMER_TRGSEL_CAPTURE_EVENT,TIMER2->TRGCTL,0x40051000+0x1C,TIMER_TRGCTL_TRGSSEL_Msk,0x1,TIMER_TRGSEL_CAPTURE_EVENT,0x1
TIMER2,TIMER2TriggerTargetCheckbox,TIMER_TRGCTL_TRGPDMA_Msk,TIMER2->TRGCTL,0x40051000+0x1C,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4
TIMER2,TIMER2TriggerTargetCheckbox,TIMER_TRGCTL_TRGDAC_Msk,TIMER2->TRGCTL,0x40051000+0x1C,TIMER_TRGCTL_TRGDAC_Msk,0x1 << 3,TIMER_TRGCTL_TRGDAC_Msk,0x1 << 3
TIMER2,TIMER2TriggerTargetCheckbox,TIMER_TRGCTL_TRGEADC_Msk,TIMER2->TRGCTL,0x40051000+0x1C,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2
TIMER2,TIMER2TriggerTargetCheckbox,TIMER_TRGCTL_TRGPWM_Msk,TIMER2->TRGCTL,0x40051000+0x1C,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1
TIMER2,TIMER2TriggerTargetCheckbox,TIMER_TRGCTL_TRGTK_Msk,TIMER2->TRGCTL,0x40051000+0x1C,TIMER_TRGCTL_TRGTK_Msk,0x1 << 8,TIMER_TRGCTL_TRGTK_Msk,0x1 << 8
TIMER2,TIMER2TriggerTargetCheckbox1,TIMER_TRGCTL_TRGPDMA_Msk,TIMER2->TRGCTL,0x40051000+0x1C,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4
TIMER2,TIMER2TriggerTargetCheckbox1,TIMER_TRGCTL_TRGEADC_Msk,TIMER2->TRGCTL,0x40051000+0x1C,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2
TIMER2,TIMER2TriggerTargetCheckbox1,TIMER_TRGCTL_TRGPWM_Msk,TIMER2->TRGCTL,0x40051000+0x1C,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1
TIMER2,TIMER2TriggerTargetCheckbox1,TIMER_TRGCTL_TRGTK_Msk,TIMER2->TRGCTL,0x40051000+0x1C,TIMER_TRGCTL_TRGTK_Msk,0x1 << 8,TIMER_TRGCTL_TRGTK_Msk,0x1 << 8
TIMER2,TIMER2TriggerTargetCheckbox2,TIMER_TRGCTL_TRGPDMA_Msk,TIMER2->TRGCTL,0x40051000+0x1C,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4
TIMER2,TIMER2TriggerTargetCheckbox2,TIMER_TRGCTL_TRGDAC_Msk,TIMER2->TRGCTL,0x40051000+0x1C,TIMER_TRGCTL_TRGDAC_Msk,0x1 << 3,TIMER_TRGCTL_TRGDAC_Msk,0x1 << 3
TIMER2,TIMER2TriggerTargetCheckbox2,TIMER_TRGCTL_TRGEADC_Msk,TIMER2->TRGCTL,0x40051000+0x1C,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2
TIMER2,TIMER2TriggerTargetCheckbox2,TIMER_TRGCTL_TRGPWM_Msk,TIMER2->TRGCTL,0x40051000+0x1C,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1
TIMER2,TIMER2TriggerTargetCheckbox3,TIMER_TRGCTL_TRGPDMA_Msk,TIMER2->TRGCTL,0x40051000+0x1C,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4
TIMER2,TIMER2TriggerTargetCheckbox3,TIMER_TRGCTL_TRGEADC_Msk,TIMER2->TRGCTL,0x40051000+0x1C,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2
TIMER2,TIMER2TriggerTargetCheckbox3,TIMER_TRGCTL_TRGPWM_Msk,TIMER2->TRGCTL,0x40051000+0x1C,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1
TIMER2,TPWM2ConfigRadio,NUCODEGEN_TPWM2_CONFIG_FREQ_DUTY
TIMER2,TPWM2ConfigRadio,NUCODEGEN_TPWM2_CONFIG_VALUE
TIMER2,TPWM2OutputFreqInteger,3,TIMER2->PWMCLKPSC,0x40051000+0x44,TIMER_PWMCLKPSC_CLKPSC_Msk,0xFF,0xF4,0xF4
TIMER2,TPWM2OutputFreqInteger,1000000,TIMER2->PWMCLKPSC,0x40051000+0x44,TIMER_PWMCLKPSC_CLKPSC_Msk,0xFF,0,0
TIMER2,TPWM2OutputFreqInteger,24000000,TIMER2->PWMCLKPSC,0x40051000+0x44,TIMER_PWMCLKPSC_CLKPSC_Msk,0xFF,0,0
TIMER2,TPWM2OutputFreqInteger,3,TIMER2->PWMPERIOD,0x40051000+0x4C,TIMER_PWMPERIOD_PERIOD_Msk,0xFFFF,0xFF19,0xFF19
TIMER2,TPWM2OutputFreqInteger,1000000,TIMER2->PWMPERIOD,0x40051000+0x4C,TIMER_PWMPERIOD_PERIOD_Msk,0xFFFF,0x2F,0x2F
TIMER2,TPWM2OutputFreqInteger,24000000,TIMER2->PWMPERIOD,0x40051000+0x4C,TIMER_PWMPERIOD_PERIOD_Msk,0xFFFF,1,1
TIMER2,TPWM2OutputDutyInteger,0,TIMER2->PWMCMPDAT,0x40051000+0x50,TIMER_PWMCMPDAT_CMP_Msk,0xFFFF,0,0
TIMER2,TPWM2OutputDutyInteger,50,TIMER2->PWMCMPDAT,0x40051000+0x50,TIMER_PWMCMPDAT_CMP_Msk,0xFFFF,1,1
TIMER2,TPWM2OutputDutyInteger,100,TIMER2->PWMCMPDAT,0x40051000+0x50,TIMER_PWMCMPDAT_CMP_Msk,0xFFFF,2,2
TIMER2,TPWM2PrescaleInteger,0,TIMER2->PWMCLKPSC,0x40051000+0x44,TIMER_PWMCLKPSC_CLKPSC_Msk,0xFF,0,0
TIMER2,TPWM2PrescaleInteger,5,TIMER2->PWMCLKPSC,0x40051000+0x44,TIMER_PWMCLKPSC_CLKPSC_Msk,0xFF,0x5,0x5
TIMER2,TPWM2PrescaleInteger,255,TIMER2->PWMCLKPSC,0x40051000+0x44,TIMER_PWMCLKPSC_CLKPSC_Msk,0xFF,0xFF,0xFF
TIMER2,TPWM2PeriodHexText,0,TIMER2->PWMPERIOD,0x40051000+0x4C,TIMER_PWMPERIOD_PERIOD_Msk,0xFFFF,0,0
TIMER2,TPWM2PeriodHexText,0x5A5A,TIMER2->PWMPERIOD,0x40051000+0x4C,TIMER_PWMPERIOD_PERIOD_Msk,0xFFFF,0x5A5A,0x5A5A
TIMER2,TPWM2PeriodHexText,0xFFFF,TIMER2->PWMPERIOD,0x40051000+0x4C,TIMER_PWMPERIOD_PERIOD_Msk,0xFFFF,0xFFFF,0xFFFF
TIMER2,TPWM2CMPHexText,0,TIMER2->PWMCMPDAT,0x40051000+0x50,TIMER_PWMCMPDAT_CMP_Msk,0xFFFF,0,0
TIMER2,TPWM2CMPHexText,0x5A5A,TIMER2->PWMCMPDAT,0x40051000+0x50,TIMER_PWMCMPDAT_CMP_Msk,0xFFFF,0x5A5A,0x5A5A
TIMER2,TPWM2CMPHexText,0xFFFF,TIMER2->PWMCMPDAT,0x40051000+0x50,TIMER_PWMCMPDAT_CMP_Msk,0xFFFF,0xFFFF,0xFFFF
TIMER2,TPWM2WakeUpCheckbox,0,TIMER2->PWMCTL,0x40051000+0x40,TIMER_PWMCTL_PWMINTWKEN_Msk,0x1 << 12,0x0 << 12,0x0 << 12
TIMER2,TPWM2WakeUpCheckbox,1,TIMER2->PWMCTL,0x40051000+0x40,TIMER_PWMCTL_PWMINTWKEN_Msk,0x1 << 12,TIMER_PWMCTL_PWMINTWKEN_Msk,0x1 << 12
TIMER2,TPWM2PeriodIntCheckbox,0,TIMER2->PWMINTEN0,0x40051000+0x60,TIMER_PWMINTEN0_PIEN_Msk,0x1 << 1,0x0 << 1,0x0 << 1
TIMER2,TPWM2PeriodIntCheckbox,1,TIMER2->PWMINTEN0,0x40051000+0x60,TIMER_PWMINTEN0_PIEN_Msk,0x1 << 1,TIMER_PWMINTEN0_PIEN_Msk,0x1 << 1
TIMER2,TPWM2CompareIntCheckbox,0,TIMER2->PWMINTEN0,0x40051000+0x60,TIMER_PWMINTEN0_CMPUIEN_Msk,0x1 << 2,0x0 << 2,0x0 << 2
TIMER2,TPWM2CompareIntCheckbox,1,TIMER2->PWMINTEN0,0x40051000+0x60,TIMER_PWMINTEN0_CMPUIEN_Msk,0x1 << 2,TIMER_PWMINTEN0_CMPUIEN_Msk,0x1 << 2
TIMER2,TPWM2OutputCheckbox,0,TIMER2->PWMPOCTL,0x40051000+0x5C,TIMER_PWMPOCTL_POEN_Msk,0x1,0x0,0x0
TIMER2,TPWM2OutputCheckbox,1,TIMER2->PWMPOCTL,0x40051000+0x5C,TIMER_PWMPOCTL_POEN_Msk,0x1,TIMER_PWMPOCTL_POEN_Msk,0x1
TIMER2,TPWM2OutputPinRadio,TPWM_TOUT_PIN_FROM_TX,TIMER2->PWMPOCTL,0x40051000+0x5C,TIMER_PWMPOCTL_POSEL_Msk,0x1 << 8,0x0 << 8,0x0 << 8
TIMER2,TPWM2OutputPinRadio,TPWM_TOUT_PIN_FROM_TX_EXT,TIMER2->PWMPOCTL,0x40051000+0x5C,TIMER_PWMPOCTL_POSEL_Msk,0x1 << 8,TPWM_TOUT_PIN_FROM_TX_EXT,0x1 << 8
TIMER2,TPWM2OutputInverseCheckbox,0,TIMER2->PWMPOLCTL,0x40051000+0x58,TIMER_PWMPOLCTL_PINV_Msk,0x1,0x0,0x0
TIMER2,TPWM2OutputInverseCheckbox,1,TIMER2->PWMPOLCTL,0x40051000+0x58,TIMER_PWMPOLCTL_PINV_Msk,0x1,TIMER_PWMPOLCTL_PINV_Msk,0x1
TIMER2,TPWM2TriggerCheckbox,0
TIMER2,TPWM2TriggerCheckbox,1
TIMER2,TPWM2TriggerConditionRadio,TPWM_TRIGGER_AT_PERIOD_POINT,TIMER2->PWMTRGCTL,0x40051000+0x68,TIMER_PWMTRGCTL_TRGSEL_Msk,0x3,TPWM_TRIGGER_AT_PERIOD_POINT,0x0
TIMER2,TPWM2TriggerConditionRadio,TPWM_TRIGGER_AT_COMPARE_POINT,TIMER2->PWMTRGCTL,0x40051000+0x68,TIMER_PWMTRGCTL_TRGSEL_Msk,0x3,TPWM_TRIGGER_AT_COMPARE_POINT,0x1
TIMER2,TPWM2TriggerConditionRadio,TPWM_TRIGGER_AT_PERIOD_OR_COMPARE_POINT,TIMER2->PWMTRGCTL,0x40051000+0x68,TIMER_PWMTRGCTL_TRGSEL_Msk,0x3,TPWM_TRIGGER_AT_PERIOD_OR_COMPARE_POINT,0x2
TIMER2,TPWM2TriggerTargetCheckbox,TIMER_PWMTRGCTL_PWMTRGPDMA_Msk,TIMER2->PWMTRGCTL,0x40051000+0x68,TIMER_PWMTRGCTL_PWMTRGPDMA_Msk,0x1 << 9,TIMER_PWMTRGCTL_PWMTRGPDMA_Msk,0x1 << 9
TIMER2,TPWM2TriggerTargetCheckbox,TIMER_PWMTRGCTL_PWMTRGDAC_Msk,TIMER2->PWMTRGCTL,0x40051000+0x68,TIMER_PWMTRGCTL_PWMTRGDAC_Msk,0x1 << 8,TIMER_PWMTRGCTL_PWMTRGDAC_Msk,0x1 << 8
TIMER2,TPWM2TriggerTargetCheckbox,TIMER_PWMTRGCTL_PWMTRGEADC_Msk,TIMER2->PWMTRGCTL,0x40051000+0x68,TIMER_PWMTRGCTL_PWMTRGEADC_Msk,0x1 << 7,TIMER_PWMTRGCTL_PWMTRGEADC_Msk,0x1 << 7
TIMER2,TPWM2TriggerTargetCheckbox1,TIMER_PWMTRGCTL_PWMTRGPDMA_Msk,TIMER2->PWMTRGCTL,0x40051000+0x68,TIMER_PWMTRGCTL_PWMTRGPDMA_Msk,0x1 << 9,TIMER_PWMTRGCTL_PWMTRGPDMA_Msk,0x1 << 9
TIMER2,TPWM2TriggerTargetCheckbox1,TIMER_PWMTRGCTL_PWMTRGEADC_Msk,TIMER2->PWMTRGCTL,0x40051000+0x68,TIMER_PWMTRGCTL_PWMTRGEADC_Msk,0x1 << 7,TIMER_PWMTRGCTL_PWMTRGEADC_Msk,0x1 << 7
TIMER3,TIMER3FUNCRadio,NUCODEGEN_TIMER3_FUNC_TIMER,TIMER3->CTL,0x40051100,TIMER_CTL_FUNCSEL_Msk,0x1 << 15,0x0 << 15,0x0 << 15
TIMER3,TIMER3FUNCRadio,NUCODEGEN_TIMER3_FUNC_PWM,TIMER3->CTL,0x40051100,TIMER_CTL_FUNCSEL_Msk,0x1 << 15,TIMER_CTL_FUNCSEL_Msk,0x1 << 15
TIMER3,TIMER3ModeRadio,TIMER_ONESHOT_MODE,TIMER3->CTL,0x40051100,TIMER_CTL_OPMODE_Msk,0x3 << 27,TIMER_ONESHOT_MODE,0x0 << 27
TIMER3,TIMER3ModeRadio,TIMER_PERIODIC_MODE,TIMER3->CTL,0x40051100,TIMER_CTL_OPMODE_Msk,0x3 << 27,TIMER_PERIODIC_MODE,0x1 << 27
TIMER3,TIMER3ModeRadio,TIMER_TOGGLE_MODE,TIMER3->CTL,0x40051100,TIMER_CTL_OPMODE_Msk,0x3 << 27,TIMER_TOGGLE_MODE,0x2 << 27
TIMER3,TIMER3ModeRadio,TIMER_CONTINUOUS_MODE,TIMER3->CTL,0x40051100,TIMER_CTL_OPMODE_Msk,0x3 << 27,TIMER_CONTINUOUS_MODE,0x3 << 27
TIMER3,TIMER3OutputPinRadio,TIMER_TOUT_PIN_FROM_TX,TIMER3->CTL,0x40051100,TIMER_CTL_TGLPINSEL_Msk,0x1 << 21,TIMER_TOUT_PIN_FROM_TX,0x0 << 21
TIMER3,TIMER3OutputPinRadio,TIMER_TOUT_PIN_FROM_TX_EXT,TIMER3->CTL,0x40051100,TIMER_CTL_TGLPINSEL_Msk,0x1 << 21,TIMER_TOUT_PIN_FROM_TX_EXT,0x1 << 21
TIMER3,TIMER3FreqInteger,1,TIMER3->CTL,0x40051100,TIMER_CTL_PSC_Msk,0xFF,0x2,0x2
TIMER3,TIMER3FreqInteger,1,TIMER3->CMP,0x40051100+0x4,TIMER_CMP_CMPDAT_Msk,0xFFFFFF,0xF42400,0xF42400
TIMER3,TIMER3FreqInteger,1000000,TIMER3->CTL,0x40051100,TIMER_CTL_PSC_Msk,0xFF,0x0,0x0
TIMER3,TIMER3FreqInteger,1000000,TIMER3->CMP,0x40051100+0x4,TIMER_CMP_CMPDAT_Msk,0xFFFFFF,0x30,0x30
TIMER3,TIMER3FreqInteger,24000000,TIMER3->CTL,0x40051100,TIMER_CTL_PSC_Msk,0xFF,0x0,0x0
TIMER3,TIMER3FreqInteger,24000000,TIMER3->CMP,0x40051100+0x4,TIMER_CMP_CMPDAT_Msk,0xFFFFFF,0x2,0x2
TIMER3,TIMER3SetValueCheckbox,0
TIMER3,TIMER3SetValueCheckbox,1
TIMER3,TIMER3PrescaleInteger,0,TIMER3->CTL,0x40051100,TIMER_CTL_PSC_Msk,0xFF,0,0
TIMER3,TIMER3PrescaleInteger,90,TIMER3->CTL,0x40051100,TIMER_CTL_PSC_Msk,0xFF,0x5,0x5
TIMER3,TIMER3PrescaleInteger,255,TIMER3->CTL,0x40051100,TIMER_CTL_PSC_Msk,0xFF,0xFF,0xFF
TIMER3,TIMER3CMPHexText,2,TIMER3->CMP,0x40051100+0x4,TIMER_CMP_CMPDAT_Msk,0xFFFFFF,2,2
TIMER3,TIMER3CMPHexText,0x5A5A5A,TIMER3->CMP,0x40051100+0x4,TIMER_CMP_CMPDAT_Msk,0xFFFFFF,0x5A5A5A,0x5A5A5A
TIMER3,TIMER3CMPHexText,0xFFFFFF,TIMER3->CMP,0x40051100+0x4,TIMER_CMP_CMPDAT_Msk,0xFFFFFF,0xFFFFFF,0xFFFFFF
TIMER3,TIMER3WakeUpCheckbox,0,TIMER3->CTL,0x40051100,TIMER_CTL_WKEN_Msk,0x1 << 23,0x0 << 23,0x0 << 23
TIMER3,TIMER3WakeUpCheckbox,1,TIMER3->CTL,0x40051100,TIMER_CTL_WKEN_Msk,0x1 << 23,TIMER_CTL_WKEN_Msk,0x1 << 23
TIMER3,TIMER3IntCheckbox,0,TIMER3->CTL,0x40051100,TIMER_CTL_INTEN_Msk,0x1 << 29,0x0 << 29,0x0 << 29
TIMER3,TIMER3IntCheckbox,1,TIMER3->CTL,0x40051100,TIMER_CTL_INTEN_Msk,0x1 << 29,TIMER_CTL_INTEN_Msk,0x1 << 29
TIMER3,TIMER3EventCountCheckbox,0,TIMER3->CTL,0x40051100,TIMER_CTL_EXTCNTEN_Msk,0x1 << 24,0x0 << 24,0x0 << 24
TIMER3,TIMER3EventCountCheckbox,1,TIMER3->CTL,0x40051100,TIMER_CTL_EXTCNTEN_Msk,0x1 << 24,TIMER_CTL_EXTCNTEN_Msk,0x1 << 24
TIMER3,TIMER3PhaseRadio,TIMER_COUNTER_EVENT_FALLING,TIMER3->EXTCTL,0x40051100+0x14,TIMER_EXTCTL_CNTPHASE_Msk,0x1,TIMER_COUNTER_EVENT_FALLING,0x0
TIMER3,TIMER3PhaseRadio,TIMER_COUNTER_EVENT_RISING,TIMER3->EXTCTL,0x40051100+0x14,TIMER_EXTCTL_CNTPHASE_Msk,0x1,TIMER_COUNTER_EVENT_RISING,0x1
TIMER3,TIMER3EventCountDebounceCheckbox,0,TIMER3->EXTCTL,0x40051100+0x14,TIMER_EXTCTL_CNTDBEN_Msk,0x1 << 7,0x0 << 7,0x0 << 7
TIMER3,TIMER3EventCountDebounceCheckbox,1,TIMER3->EXTCTL,0x40051100+0x14,TIMER_EXTCTL_CNTDBEN_Msk,0x1 << 7,TIMER_EXTCTL_CNTDBEN_Msk,0x1 << 7
TIMER3,TIMER3CaptureCheckbox,0,TIMER3->EXTCTL,0x40051100+0x14,TIMER_EXTCTL_CAPEN_Msk,0x1 << 3,0x0 << 3,0x0 << 3
TIMER3,TIMER3CaptureCheckbox,1,TIMER3->EXTCTL,0x40051100+0x14,TIMER_EXTCTL_CAPEN_Msk,0x1 << 3,TIMER_EXTCTL_CAPEN_Msk,0x1 << 3
TIMER3,TIMER3CaptureSourceSelect,TIMER_CAPTURE_FROM_EXTERNAL,TIMER3->CTL,0x40051100,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_TX_EXT,0x0 << 22
TIMER3,TIMER3CaptureSourceSelect,TIMER_CAPTURE_FROM_ACMP0,TIMER3->CTL,0x40051100,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER3,TIMER3CaptureSourceSelect,TIMER_CAPTURE_FROM_ACMP0,TIMER3->EXTCTL,0x40051100+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_ACMP0,0x0 << 8
TIMER3,TIMER3CaptureSourceSelect,TIMER_CAPTURE_FROM_ACMP1,TIMER3->CTL,0x40051100,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER3,TIMER3CaptureSourceSelect,TIMER_CAPTURE_FROM_ACMP1,TIMER3->EXTCTL,0x40051100+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_ACMP1,0x1 << 8
TIMER3,TIMER3CaptureSourceSelect,TIMER_CAPTURE_FROM_HXT,TIMER3->CTL,0x40051100,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER3,TIMER3CaptureSourceSelect,TIMER_CAPTURE_FROM_HXT,TIMER3->EXTCTL,0x40051100+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_HXT,0x2 << 8
TIMER3,TIMER3CaptureSourceSelect,TIMER_CAPTURE_FROM_LXT,TIMER3->CTL,0x40051100,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER3,TIMER3CaptureSourceSelect,TIMER_CAPTURE_FROM_LXT,TIMER3->EXTCTL,0x40051100+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_LXT,0x3 << 8
TIMER3,TIMER3CaptureSourceSelect,TIMER_CAPTURE_FROM_HIRC,TIMER3->CTL,0x40051100,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER3,TIMER3CaptureSourceSelect,TIMER_CAPTURE_FROM_HIRC,TIMER3->EXTCTL,0x40051100+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_HIRC,0x4 << 8
TIMER3,TIMER3CaptureSourceSelect,TIMER_CAPTURE_FROM_LIRC,TIMER3->CTL,0x40051100,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER3,TIMER3CaptureSourceSelect,TIMER_CAPTURE_FROM_LIRC,TIMER3->EXTCTL,0x40051100+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_LIRC,0x5 << 8
TIMER3,TIMER3CaptureSourceSelect,TIMER_CAPTURE_FROM_MIRC,TIMER3->CTL,0x40051100,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER3,TIMER3CaptureSourceSelect,TIMER_CAPTURE_FROM_MIRC,TIMER3->EXTCTL,0x40051100+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_MIRC,0x6 << 8
TIMER3,TIMER3CaptureSourceSelect1,TIMER_CAPTURE_FROM_HXT,TIMER3->CTL,0x40051100,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER3,TIMER3CaptureSourceSelect1,TIMER_CAPTURE_FROM_HXT,TIMER3->EXTCTL,0x40051100+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_HXT,0x2 << 8
TIMER3,TIMER3CaptureSourceSelect1,TIMER_CAPTURE_FROM_LXT,TIMER3->CTL,0x40051100,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER3,TIMER3CaptureSourceSelect1,TIMER_CAPTURE_FROM_LXT,TIMER3->EXTCTL,0x40051100+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_LXT,0x3 << 8
TIMER3,TIMER3CaptureSourceSelect1,TIMER_CAPTURE_FROM_HIRC,TIMER3->CTL,0x40051100,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER3,TIMER3CaptureSourceSelect1,TIMER_CAPTURE_FROM_HIRC,TIMER3->EXTCTL,0x40051100+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_HIRC,0x4 << 8
TIMER3,TIMER3CaptureSourceSelect1,TIMER_CAPTURE_FROM_LIRC,TIMER3->CTL,0x40051100,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER3,TIMER3CaptureSourceSelect1,TIMER_CAPTURE_FROM_LIRC,TIMER3->EXTCTL,0x40051100+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_LIRC,0x5 << 8
TIMER3,TIMER3CaptureSourceSelect1,TIMER_CAPTURE_FROM_MIRC,TIMER3->CTL,0x40051100,TIMER_CTL_CAPSRC_Msk,0x1 << 22,TIMER_CAPSRC_INTERNAL,0x1 << 22
TIMER3,TIMER3CaptureSourceSelect1,TIMER_CAPTURE_FROM_MIRC,TIMER3->EXTCTL,0x40051100+0x14,TIMER_EXTCTL_INTERCAPSEL_Msk,0x7 << 8,TIMER_INTER_CAPTURE_FROM_MIRC,0x6 << 8
TIMER3,TIMER3CaptureEdgeSelect,TIMER_CAPTURE_EVENT_FALLING,TIMER3->EXTCTL,0x40051100+0x14,TIMER_EXTCTL_CAPEDGE_Msk,0x7 << 12,TIMER_CAPTURE_EVENT_FALLING,0x0 << 12
TIMER3,TIMER3CaptureEdgeSelect,TIMER_CAPTURE_EVENT_RISING,TIMER3->EXTCTL,0x40051100+0x14,TIMER_EXTCTL_CAPEDGE_Msk,0x7 << 12,TIMER_CAPTURE_EVENT_RISING,0x1 << 12
TIMER3,TIMER3CaptureEdgeSelect,TIMER_CAPTURE_EVENT_FALLING_RISING,TIMER3->EXTCTL,0x40051100+0x14,TIMER_EXTCTL_CAPEDGE_Msk,0x7 << 12,TIMER_CAPTURE_EVENT_FALLING_RISING,0x2 << 12
TIMER3,TIMER3CaptureEdgeSelect,TIMER_CAPTURE_EVENT_RISING_FALLING,TIMER3->EXTCTL,0x40051100+0x14,TIMER_EXTCTL_CAPEDGE_Msk,0x7 << 12,TIMER_CAPTURE_EVENT_RISING_FALLING,0x3 << 12
TIMER3,TIMER3CaptureEdgeSelect,TIMER_CAPTURE_EVENT_GET_LOW_PERIOD,TIMER3->EXTCTL,0x40051100+0x14,TIMER_EXTCTL_CAPEDGE_Msk,0x7 << 12,TIMER_CAPTURE_EVENT_GET_LOW_PERIOD,0x6 << 12
TIMER3,TIMER3CaptureEdgeSelect,TIMER_CAPTURE_EVENT_GET_HIGH_PERIOD,TIMER3->EXTCTL,0x40051100+0x14,TIMER_EXTCTL_CAPEDGE_Msk,0x7 << 12,TIMER_CAPTURE_EVENT_GET_HIGH_PERIOD,0x7 << 12
TIMER3,TIMER3CaptureModeRadio,TIMER_CAPTURE_FREE_COUNTING_MODE,TIMER3->EXTCTL,0x40051100+0x14,TIMER_EXTCTL_CAPFUNCS_Msk,0x1 << 4,TIMER_CAPTURE_FREE_COUNTING_MODE,0x0 << 4
TIMER3,TIMER3CaptureModeRadio,TIMER_CAPTURE_COUNTER_RESET_MODE,TIMER3->EXTCTL,0x40051100+0x14,TIMER_EXTCTL_CAPFUNCS_Msk,0x1 << 4,TIMER_CAPTURE_COUNTER_RESET_MODE,0x1 << 4
TIMER3,TIMER3CaptureDebounceCheckbox,0,TIMER3->EXTCTL,0x40051100+0x14,TIMER_EXTCTL_CAPDBEN_Msk,0x1 << 6,0x0 << 6,0x0 << 6
TIMER3,TIMER3CaptureDebounceCheckbox,1,TIMER3->EXTCTL,0x40051100+0x14,TIMER_EXTCTL_CAPDBEN_Msk,0x1 << 6,TIMER_EXTCTL_CAPDBEN_Msk,0x1 << 6
TIMER3,TIMER3CaptureIntCheckbox,0,TIMER3->EXTCTL,0x40051100+0x14,TIMER_EXTCTL_CAPIEN_Msk,0x1 << 5,0x0 << 5,0x0 << 5
TIMER3,TIMER3CaptureIntCheckbox,1,TIMER3->EXTCTL,0x40051100+0x14,TIMER_EXTCTL_CAPIEN_Msk,0x1 << 5,TIMER_EXTCTL_CAPIEN_Msk,0x1 << 5
TIMER3,TIMER3TriggerCheckbox,0
TIMER3,TIMER3TriggerCheckbox,1
TIMER3,TIMER3TriggerConditionRadio,TIMER_TRGSEL_TIMEOUT_EVENT,TIMER3->TRGCTL,0x40051100+0x1C,TIMER_TRGCTL_TRGSSEL_Msk,0x1,TIMER_TRGSEL_TIMEOUT_EVENT,0x0
TIMER3,TIMER3TriggerConditionRadio,TIMER_TRGSEL_CAPTURE_EVENT,TIMER3->TRGCTL,0x40051100+0x1C,TIMER_TRGCTL_TRGSSEL_Msk,0x1,TIMER_TRGSEL_CAPTURE_EVENT,0x1
TIMER3,TIMER3TriggerTargetCheckbox,TIMER_TRGCTL_TRGPDMA_Msk,TIMER3->TRGCTL,0x40051100+0x1C,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4
TIMER3,TIMER3TriggerTargetCheckbox,TIMER_TRGCTL_TRGDAC_Msk,TIMER3->TRGCTL,0x40051100+0x1C,TIMER_TRGCTL_TRGDAC_Msk,0x1 << 3,TIMER_TRGCTL_TRGDAC_Msk,0x1 << 3
TIMER3,TIMER3TriggerTargetCheckbox,TIMER_TRGCTL_TRGEADC_Msk,TIMER3->TRGCTL,0x40051100+0x1C,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2
TIMER3,TIMER3TriggerTargetCheckbox,TIMER_TRGCTL_TRGPWM_Msk,TIMER3->TRGCTL,0x40051100+0x1C,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1
TIMER3,TIMER3TriggerTargetCheckbox,TIMER_TRGCTL_TRGTK_Msk,TIMER3->TRGCTL,0x40051100+0x1C,TIMER_TRGCTL_TRGTK_Msk,0x1 << 8,TIMER_TRGCTL_TRGTK_Msk,0x1 << 8
TIMER3,TIMER3TriggerTargetCheckbox1,TIMER_TRGCTL_TRGPDMA_Msk,TIMER3->TRGCTL,0x40051100+0x1C,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4
TIMER3,TIMER3TriggerTargetCheckbox1,TIMER_TRGCTL_TRGEADC_Msk,TIMER3->TRGCTL,0x40051100+0x1C,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2
TIMER3,TIMER3TriggerTargetCheckbox1,TIMER_TRGCTL_TRGPWM_Msk,TIMER3->TRGCTL,0x40051100+0x1C,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1
TIMER3,TIMER3TriggerTargetCheckbox1,TIMER_TRGCTL_TRGTK_Msk,TIMER3->TRGCTL,0x40051100+0x1C,TIMER_TRGCTL_TRGTK_Msk,0x1 << 8,TIMER_TRGCTL_TRGTK_Msk,0x1 << 8
TIMER3,TIMER3TriggerTargetCheckbox2,TIMER_TRGCTL_TRGPDMA_Msk,TIMER3->TRGCTL,0x40051100+0x1C,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4
TIMER3,TIMER3TriggerTargetCheckbox2,TIMER_TRGCTL_TRGDAC_Msk,TIMER3->TRGCTL,0x40051100+0x1C,TIMER_TRGCTL_TRGDAC_Msk,0x1 << 3,TIMER_TRGCTL_TRGDAC_Msk,0x1 << 3
TIMER3,TIMER3TriggerTargetCheckbox2,TIMER_TRGCTL_TRGEADC_Msk,TIMER3->TRGCTL,0x40051100+0x1C,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2
TIMER3,TIMER3TriggerTargetCheckbox2,TIMER_TRGCTL_TRGPWM_Msk,TIMER3->TRGCTL,0x40051100+0x1C,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1
TIMER3,TIMER3TriggerTargetCheckbox3,TIMER_TRGCTL_TRGPDMA_Msk,TIMER3->TRGCTL,0x40051100+0x1C,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4,TIMER_TRGCTL_TRGPDMA_Msk,0x1 << 4
TIMER3,TIMER3TriggerTargetCheckbox3,TIMER_TRGCTL_TRGEADC_Msk,TIMER3->TRGCTL,0x40051100+0x1C,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2,TIMER_TRGCTL_TRGEADC_Msk,0x1 << 2
TIMER3,TIMER3TriggerTargetCheckbox3,TIMER_TRGCTL_TRGPWM_Msk,TIMER3->TRGCTL,0x40051100+0x1C,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1,TIMER_TRGCTL_TRGPWM_Msk,0x1 << 1
TIMER3,TPWM3ConfigRadio,NUCODEGEN_TPWM3_CONFIG_FREQ_DUTY
TIMER3,TPWM3ConfigRadio,NUCODEGEN_TPWM3_CONFIG_VALUE
TIMER3,TPWM3OutputFreqInteger,3,TIMER3->PWMCLKPSC,0x40051100+0x44,TIMER_PWMCLKPSC_CLKPSC_Msk,0xFF,0xF4,0xF4
TIMER3,TPWM3OutputFreqInteger,1000000,TIMER3->PWMCLKPSC,0x40051100+0x44,TIMER_PWMCLKPSC_CLKPSC_Msk,0xFF,0,0
TIMER3,TPWM3OutputFreqInteger,24000000,TIMER3->PWMCLKPSC,0x40051100+0x44,TIMER_PWMCLKPSC_CLKPSC_Msk,0xFF,0,0
TIMER3,TPWM3OutputFreqInteger,3,TIMER3->PWMPERIOD,0x40051100+0x4C,TIMER_PWMPERIOD_PERIOD_Msk,0xFFFF,0xFF19,0xFF19
TIMER3,TPWM3OutputFreqInteger,1000000,TIMER3->PWMPERIOD,0x40051100+0x4C,TIMER_PWMPERIOD_PERIOD_Msk,0xFFFF,0x2F,0x2F
TIMER3,TPWM3OutputFreqInteger,24000000,TIMER3->PWMPERIOD,0x40051100+0x4C,TIMER_PWMPERIOD_PERIOD_Msk,0xFFFF,1,1
TIMER3,TPWM3OutputDutyInteger,0,TIMER3->PWMCMPDAT,0x40051100+0x50,TIMER_PWMCMPDAT_CMP_Msk,0xFFFF,0,0
TIMER3,TPWM3OutputDutyInteger,50,TIMER3->PWMCMPDAT,0x40051100+0x50,TIMER_PWMCMPDAT_CMP_Msk,0xFFFF,1,1
TIMER3,TPWM3OutputDutyInteger,100,TIMER3->PWMCMPDAT,0x40051100+0x50,TIMER_PWMCMPDAT_CMP_Msk,0xFFFF,2,2
TIMER3,TPWM3PrescaleInteger,0,TIMER3->PWMCLKPSC,0x40051100+0x44,TIMER_PWMCLKPSC_CLKPSC_Msk,0xFF,0,0
TIMER3,TPWM3PrescaleInteger,5,TIMER3->PWMCLKPSC,0x40051100+0x44,TIMER_PWMCLKPSC_CLKPSC_Msk,0xFF,0x5,0x5
TIMER3,TPWM3PrescaleInteger,255,TIMER3->PWMCLKPSC,0x40051100+0x44,TIMER_PWMCLKPSC_CLKPSC_Msk,0xFF,0xFF,0xFF
TIMER3,TPWM3PeriodHexText,0,TIMER3->PWMPERIOD,0x40051100+0x4C,TIMER_PWMPERIOD_PERIOD_Msk,0xFFFF,0,0
TIMER3,TPWM3PeriodHexText,0x5A5A,TIMER3->PWMPERIOD,0x40051100+0x4C,TIMER_PWMPERIOD_PERIOD_Msk,0xFFFF,0x5A5A,0x5A5A
TIMER3,TPWM3PeriodHexText,0xFFFF,TIMER3->PWMPERIOD,0x40051100+0x4C,TIMER_PWMPERIOD_PERIOD_Msk,0xFFFF,0xFFFF,0xFFFF
TIMER3,TPWM3CMPHexText,0,TIMER3->PWMCMPDAT,0x40051100+0x50,TIMER_PWMCMPDAT_CMP_Msk,0xFFFF,0,0
TIMER3,TPWM3CMPHexText,0x5A5A,TIMER3->PWMCMPDAT,0x40051100+0x50,TIMER_PWMCMPDAT_CMP_Msk,0xFFFF,0x5A5A,0x5A5A
TIMER3,TPWM3CMPHexText,0xFFFF,TIMER3->PWMCMPDAT,0x40051100+0x50,TIMER_PWMCMPDAT_CMP_Msk,0xFFFF,0xFFFF,0xFFFF
TIMER3,TPWM3WakeUpCheckbox,0,TIMER3->PWMCTL,0x40051100+0x40,TIMER_PWMCTL_PWMINTWKEN_Msk,0x1 << 12,0x0 << 12,0x0 << 12
TIMER3,TPWM3WakeUpCheckbox,1,TIMER3->PWMCTL,0x40051100+0x40,TIMER_PWMCTL_PWMINTWKEN_Msk,0x1 << 12,TIMER_PWMCTL_PWMINTWKEN_Msk,0x1 << 12
TIMER3,TPWM3PeriodIntCheckbox,0,TIMER3->PWMINTEN0,0x40051100+0x60,TIMER_PWMINTEN0_PIEN_Msk,0x1 << 1,0x0 << 1,0x0 << 1
TIMER3,TPWM3PeriodIntCheckbox,1,TIMER3->PWMINTEN0,0x40051100+0x60,TIMER_PWMINTEN0_PIEN_Msk,0x1 << 1,TIMER_PWMINTEN0_PIEN_Msk,0x1 << 1
TIMER3,TPWM3CompareIntCheckbox,0,TIMER3->PWMINTEN0,0x40051100+0x60,TIMER_PWMINTEN0_CMPUIEN_Msk,0x1 << 2,0x0 << 2,0x0 << 2
TIMER3,TPWM3CompareIntCheckbox,1,TIMER3->PWMINTEN0,0x40051100+0x60,TIMER_PWMINTEN0_CMPUIEN_Msk,0x1 << 2,TIMER_PWMINTEN0_CMPUIEN_Msk,0x1 << 2
TIMER3,TPWM3OutputCheckbox,0,TIMER3->PWMPOCTL,0x40051100+0x5C,TIMER_PWMPOCTL_POEN_Msk,0x1,0x0,0x0
TIMER3,TPWM3OutputCheckbox,1,TIMER3->PWMPOCTL,0x40051100+0x5C,TIMER_PWMPOCTL_POEN_Msk,0x1,TIMER_PWMPOCTL_POEN_Msk,0x1
TIMER3,TPWM3OutputPinRadio,TPWM_TOUT_PIN_FROM_TX,TIMER3->PWMPOCTL,0x40051100+0x5C,TIMER_PWMPOCTL_POSEL_Msk,0x1 << 8,0x0 << 8,0x0 << 8
TIMER3,TPWM3OutputPinRadio,TPWM_TOUT_PIN_FROM_TX_EXT,TIMER3->PWMPOCTL,0x40051100+0x5C,TIMER_PWMPOCTL_POSEL_Msk,0x1 << 8,TPWM_TOUT_PIN_FROM_TX_EXT,0x1 << 8
TIMER3,TPWM3OutputInverseCheckbox,0,TIMER3->PWMPOLCTL,0x40051100+0x58,TIMER_PWMPOLCTL_PINV_Msk,0x1,0x0,0x0
TIMER3,TPWM3OutputInverseCheckbox,1,TIMER3->PWMPOLCTL,0x40051100+0x58,TIMER_PWMPOLCTL_PINV_Msk,0x1,TIMER_PWMPOLCTL_PINV_Msk,0x1
TIMER3,TPWM3TriggerCheckbox,0
TIMER3,TPWM3TriggerCheckbox,1
TIMER3,TPWM3TriggerConditionRadio,TPWM_TRIGGER_AT_PERIOD_POINT,TIMER3->PWMTRGCTL,0x40051100+0x68,TIMER_PWMTRGCTL_TRGSEL_Msk,0x3,TPWM_TRIGGER_AT_PERIOD_POINT,0x0
TIMER3,TPWM3TriggerConditionRadio,TPWM_TRIGGER_AT_COMPARE_POINT,TIMER3->PWMTRGCTL,0x40051100+0x68,TIMER_PWMTRGCTL_TRGSEL_Msk,0x3,TPWM_TRIGGER_AT_COMPARE_POINT,0x1
TIMER3,TPWM3TriggerConditionRadio,TPWM_TRIGGER_AT_PERIOD_OR_COMPARE_POINT,TIMER3->PWMTRGCTL,0x40051100+0x68,TIMER_PWMTRGCTL_TRGSEL_Msk,0x3,TPWM_TRIGGER_AT_PERIOD_OR_COMPARE_POINT,0x2
TIMER3,TPWM3TriggerTargetCheckbox,TIMER_PWMTRGCTL_PWMTRGPDMA_Msk,TIMER3->PWMTRGCTL,0x40051100+0x68,TIMER_PWMTRGCTL_PWMTRGPDMA_Msk,0x1 << 9,TIMER_PWMTRGCTL_PWMTRGPDMA_Msk,0x1 << 9
TIMER3,TPWM3TriggerTargetCheckbox,TIMER_PWMTRGCTL_PWMTRGDAC_Msk,TIMER3->PWMTRGCTL,0x40051100+0x68,TIMER_PWMTRGCTL_PWMTRGDAC_Msk,0x1 << 8,TIMER_PWMTRGCTL_PWMTRGDAC_Msk,0x1 << 8
TIMER3,TPWM3TriggerTargetCheckbox,TIMER_PWMTRGCTL_PWMTRGEADC_Msk,TIMER3->PWMTRGCTL,0x40051100+0x68,TIMER_PWMTRGCTL_PWMTRGEADC_Msk,0x1 << 7,TIMER_PWMTRGCTL_PWMTRGEADC_Msk,0x1 << 7
TIMER3,TPWM3TriggerTargetCheckbox1,TIMER_PWMTRGCTL_PWMTRGPDMA_Msk,TIMER3->PWMTRGCTL,0x40051100+0x68,TIMER_PWMTRGCTL_PWMTRGPDMA_Msk,0x1 << 9,TIMER_PWMTRGCTL_PWMTRGPDMA_Msk,0x1 << 9
TIMER3,TPWM3TriggerTargetCheckbox1,TIMER_PWMTRGCTL_PWMTRGEADC_Msk,TIMER3->PWMTRGCTL,0x40051100+0x68,TIMER_PWMTRGCTL_PWMTRGEADC_Msk,0x1 << 7,TIMER_PWMTRGCTL_PWMTRGEADC_Msk,0x1 << 7
GPIO_DB,GPIODBCLKSRCRadio,GPIO_DBCTL_DBCLKSRC_HCLK,GPIO->DBCTL,0x40004440,GPIO_DBCTL_DBCLKSRC_Msk,0x1 << 4,GPIO_DBCTL_DBCLKSRC_HCLK,0x0 << 4
GPIO_DB,GPIODBCLKSRCRadio,GPIO_DBCTL_DBCLKSRC_LIRC,GPIO->DBCTL,0x40004440,GPIO_DBCTL_DBCLKSRC_Msk,0x1 << 4,GPIO_DBCTL_DBCLKSRC_LIRC,0x1 << 4
GPIO_DB,GPIODBCLKSELSelect,GPIO_DBCTL_DBCLKSEL_1,GPIO->DBCTL,0x40004440,GPIO_DBCTL_DBCLKSEL_Msk,0xF,GPIO_DBCTL_DBCLKSEL_1,0x0
GPIO_DB,GPIODBCLKSELSelect,GPIO_DBCTL_DBCLKSEL_2,GPIO->DBCTL,0x40004440,GPIO_DBCTL_DBCLKSEL_Msk,0xF,GPIO_DBCTL_DBCLKSEL_2,0x1
GPIO_DB,GPIODBCLKSELSelect,GPIO_DBCTL_DBCLKSEL_4,GPIO->DBCTL,0x40004440,GPIO_DBCTL_DBCLKSEL_Msk,0xF,GPIO_DBCTL_DBCLKSEL_4,0x2
GPIO_DB,GPIODBCLKSELSelect,GPIO_DBCTL_DBCLKSEL_8,GPIO->DBCTL,0x40004440,GPIO_DBCTL_DBCLKSEL_Msk,0xF,GPIO_DBCTL_DBCLKSEL_8,0x3
GPIO_DB,GPIODBCLKSELSelect,GPIO_DBCTL_DBCLKSEL_16,GPIO->DBCTL,0x40004440,GPIO_DBCTL_DBCLKSEL_Msk,0xF,GPIO_DBCTL_DBCLKSEL_16,0x4
GPIO_DB,GPIODBCLKSELSelect,GPIO_DBCTL_DBCLKSEL_32,GPIO->DBCTL,0x40004440,GPIO_DBCTL_DBCLKSEL_Msk,0xF,GPIO_DBCTL_DBCLKSEL_32,0x5
GPIO_DB,GPIODBCLKSELSelect,GPIO_DBCTL_DBCLKSEL_64,GPIO->DBCTL,0x40004440,GPIO_DBCTL_DBCLKSEL_Msk,0xF,GPIO_DBCTL_DBCLKSEL_64,0x6
GPIO_DB,GPIODBCLKSELSelect,GPIO_DBCTL_DBCLKSEL_128,GPIO->DBCTL,0x40004440,GPIO_DBCTL_DBCLKSEL_Msk,0xF,GPIO_DBCTL_DBCLKSEL_128,0x7
GPIO_DB,GPIODBCLKSELSelect,GPIO_DBCTL_DBCLKSEL_256,GPIO->DBCTL,0x40004440,GPIO_DBCTL_DBCLKSEL_Msk,0xF,GPIO_DBCTL_DBCLKSEL_256,0x8
GPIO_DB,GPIODBCLKSELSelect,GPIO_DBCTL_DBCLKSEL_512,GPIO->DBCTL,0x40004440,GPIO_DBCTL_DBCLKSEL_Msk,0xF,GPIO_DBCTL_DBCLKSEL_512,0x9
GPIO_DB,GPIODBCLKSELSelect,GPIO_DBCTL_DBCLKSEL_1024,GPIO->DBCTL,0x40004440,GPIO_DBCTL_DBCLKSEL_Msk,0xF,GPIO_DBCTL_DBCLKSEL_1024,0xA
GPIO_DB,GPIODBCLKSELSelect,GPIO_DBCTL_DBCLKSEL_2048,GPIO->DBCTL,0x40004440,GPIO_DBCTL_DBCLKSEL_Msk,0xF,GPIO_DBCTL_DBCLKSEL_2048,0xB
GPIO_DB,GPIODBCLKSELSelect,GPIO_DBCTL_DBCLKSEL_4096,GPIO->DBCTL,0x40004440,GPIO_DBCTL_DBCLKSEL_Msk,0xF,GPIO_DBCTL_DBCLKSEL_4096,0xC
GPIO_DB,GPIODBCLKSELSelect,GPIO_DBCTL_DBCLKSEL_8192,GPIO->DBCTL,0x40004440,GPIO_DBCTL_DBCLKSEL_Msk,0xF,GPIO_DBCTL_DBCLKSEL_8192,0xD
GPIO_DB,GPIODBCLKSELSelect,GPIO_DBCTL_DBCLKSEL_16384,GPIO->DBCTL,0x40004440,GPIO_DBCTL_DBCLKSEL_Msk,0xF,GPIO_DBCTL_DBCLKSEL_16384,0xE
GPIO_DB,GPIODBCLKSELSelect,GPIO_DBCTL_DBCLKSEL_32768,GPIO->DBCTL,0x40004440,GPIO_DBCTL_DBCLKSEL_Msk,0xF,GPIO_DBCTL_DBCLKSEL_32768,0xF
GPIO_PA,GPIOPAPIN0Checkbox,0
GPIO_PA,GPIOPAPIN0Checkbox,1
GPIO_PA,GPIOPAPIN0MODERadio,NUCODEGEN_GPIO_PA_MODE_INPUT,PA->MODE,0x40004000,GPIO_MODE_MODE0_Msk,0x3,NUCODEGEN_GPIO_PA_MODE_INPUT,0x0
GPIO_PA,GPIOPAPIN0MODERadio,NUCODEGEN_GPIO_PA_MODE_OUTPUT,PA->MODE,0x40004000,GPIO_MODE_MODE0_Msk,0x3,NUCODEGEN_GPIO_PA_MODE_OUTPUT,0x1
GPIO_PA,GPIOPAPIN0MODERadio,NUCODEGEN_GPIO_PA_MODE_OPEN_DRAIN,PA->MODE,0x40004000,GPIO_MODE_MODE0_Msk,0x3,NUCODEGEN_GPIO_PA_MODE_OPEN_DRAIN,0x2
GPIO_PA,GPIOPAPIN0MODERadio,NUCODEGEN_GPIO_PA_MODE_QUASI,PA->MODE,0x40004000,GPIO_MODE_MODE0_Msk,0x3,NUCODEGEN_GPIO_PA_MODE_QUASI,0x3
GPIO_PA,GPIOPAPIN0DINOFFCheckbox,0,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF0_Msk,0x1 << 16,0x0 << 16,0x0 << 16
GPIO_PA,GPIOPAPIN0DINOFFCheckbox,1,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF0_Msk,0x1 << 16,GPIO_DINOFF_DINOFF0_Msk,0x1 << 16
GPIO_PA,GPIOPAPIN0DOUTRadio,0,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT0_Msk,0x1,0x0,0x0
GPIO_PA,GPIOPAPIN0DOUTRadio,1,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT0_Msk,0x1,GPIO_DOUT_DOUT0_Msk,0x1
GPIO_PA,GPIOPAPIN0DATMSKCheckbox,0,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK0_Msk,0x1,0x0,0x0
GPIO_PA,GPIOPAPIN0DATMSKCheckbox,1,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK0_Msk,0x1,GPIO_DATMSK_DATMSK0_Msk,0x1
GPIO_PA,GPIOPAPIN0DBENCheckbox,0,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN0_Msk,0x1,0x0,0x0
GPIO_PA,GPIOPAPIN0DBENCheckbox,1,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN0_Msk,0x1,GPIO_DBEN_DBEN0_Msk,0x1
GPIO_PA,GPIOPAPIN0INTTYPERadio,GPIO_INTTYPE_EDGE,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE0_Msk,0x1,GPIO_INTTYPE_EDGE,0x0
GPIO_PA,GPIOPAPIN0INTTYPERadio,GPIO_INTTYPE_LEVEL,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE0_Msk,0x1,GPIO_INTTYPE_LEVEL,0x1
GPIO_PA,GPIOPAPIN0FLIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN0_Msk,0x1,0x0,0x0
GPIO_PA,GPIOPAPIN0FLIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN0_Msk,0x1,GPIO_INTEN_FLIEN0_Msk,0x1
GPIO_PA,GPIOPAPIN0RHIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN0_Msk,0x1 << 16,0x0 << 16,0x0 << 16
GPIO_PA,GPIOPAPIN0RHIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN0_Msk,0x1 << 16,GPIO_INTEN_RHIEN0_Msk,0x1 << 16
GPIO_PA,GPIOPAPIN0SLEWRadio,GPIO_SLEWCTL_NORMAL,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN0_Msk,0x3,GPIO_SLEWCTL_NORMAL,0x0
GPIO_PA,GPIOPAPIN0SLEWRadio,GPIO_SLEWCTL_HIGH,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN0_Msk,0x3,GPIO_SLEWCTL_HIGH,0x1
GPIO_PA,GPIOPAPIN0PUSELRadio,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL0_Msk,0x3,GPIO_PUSEL_DISABLE,0x0
GPIO_PA,GPIOPAPIN0PUSELRadio,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL0_Msk,0x3,GPIO_PUSEL_PULL_UP,0x1
GPIO_PA,GPIOPAPIN0PUSELRadio,GPIO_PUSEL_PULL_DOWN,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL0_Msk,0x3,GPIO_PUSEL_PULL_DOWN,0x2
GPIO_PA,GPIOPAPIN0PUSELRadio2,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL0_Msk,0x3,GPIO_PUSEL_DISABLE,0x0
GPIO_PA,GPIOPAPIN0PUSELRadio2,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL0_Msk,0x3,GPIO_PUSEL_PULL_UP,0x1
GPIO_PA,GPIOPAPIN1Checkbox,0
GPIO_PA,GPIOPAPIN1Checkbox,1
GPIO_PA,GPIOPAPIN1MODERadio,NUCODEGEN_GPIO_PA_MODE_INPUT,PA->MODE,0x40004000,GPIO_MODE_MODE1_Msk,0x3 << 2,0x0 << 2,0x0 << 2
GPIO_PA,GPIOPAPIN1MODERadio,NUCODEGEN_GPIO_PA_MODE_OUTPUT,PA->MODE,0x40004000,GPIO_MODE_MODE1_Msk,0x3 << 2,0x1 << 2,0x1 << 2
GPIO_PA,GPIOPAPIN1MODERadio,NUCODEGEN_GPIO_PA_MODE_OPEN_DRAIN,PA->MODE,0x40004000,GPIO_MODE_MODE1_Msk,0x3 << 2,0x2 << 2,0x2 << 2
GPIO_PA,GPIOPAPIN1MODERadio,NUCODEGEN_GPIO_PA_MODE_QUASI,PA->MODE,0x40004000,GPIO_MODE_MODE1_Msk,0x3 << 2,0x3 << 2,0x3 << 2
GPIO_PA,GPIOPAPIN1DINOFFCheckbox,0,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF1_Msk,0x1 << 17,0x0 << 17,0x0 << 17
GPIO_PA,GPIOPAPIN1DINOFFCheckbox,1,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF1_Msk,0x1 << 17,0x1 << 17,0x1 << 17
GPIO_PA,GPIOPAPIN1DOUTRadio,0,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT1_Msk,0x1 << 1,0x0 << 1,0x0 << 1
GPIO_PA,GPIOPAPIN1DOUTRadio,1,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT1_Msk,0x1 << 1,0x1 << 1,0x1 << 1
GPIO_PA,GPIOPAPIN1DATMSKCheckbox,0,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK1_Msk,0x1 << 1,0x0 << 1,0x0 << 1
GPIO_PA,GPIOPAPIN1DATMSKCheckbox,1,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK1_Msk,0x1 << 1,0x1 << 1,0x1 << 1
GPIO_PA,GPIOPAPIN1DBENCheckbox,0,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN1_Msk,0x1 << 1,0x0 << 1,0x0 << 1
GPIO_PA,GPIOPAPIN1DBENCheckbox,1,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN1_Msk,0x1 << 1,0x1 << 1,0x1 << 1
GPIO_PA,GPIOPAPIN1INTTYPERadio,GPIO_INTTYPE_EDGE,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE1_Msk,0x1 << 1,0x0 << 1,0x0 << 1
GPIO_PA,GPIOPAPIN1INTTYPERadio,GPIO_INTTYPE_LEVEL,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE1_Msk,0x1 << 1,0x1 << 1,0x1 << 1
GPIO_PA,GPIOPAPIN1FLIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN1_Msk,0x1 << 1,0x0 << 1,0x0 << 1
GPIO_PA,GPIOPAPIN1FLIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN1_Msk,0x1 << 1,0x1 << 1,0x1 << 1
GPIO_PA,GPIOPAPIN1RHIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN1_Msk,0x1 << 17,0x0 << 17,0x0 << 17
GPIO_PA,GPIOPAPIN1RHIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN1_Msk,0x1 << 17,0x1 << 17,0x1 << 17
GPIO_PA,GPIOPAPIN1SLEWRadio,GPIO_SLEWCTL_NORMAL,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN1_Msk,0x3 << 2,0x0 << 2,0x0 << 2
GPIO_PA,GPIOPAPIN1SLEWRadio,GPIO_SLEWCTL_HIGH,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN1_Msk,0x3 << 2,0x1 << 2,0x1 << 2
GPIO_PA,GPIOPAPIN1PUSELRadio,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL1_Msk,0x3 << 2,0x0 << 2,0x0 << 2
GPIO_PA,GPIOPAPIN1PUSELRadio,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL1_Msk,0x3 << 2,0x1 << 2,0x1 << 2
GPIO_PA,GPIOPAPIN1PUSELRadio,GPIO_PUSEL_PULL_DOWN,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL1_Msk,0x3 << 2,0x2 << 2,0x2 << 2
GPIO_PA,GPIOPAPIN1PUSELRadio2,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL1_Msk,0x3 << 2,0x0 << 2,0x0 << 2
GPIO_PA,GPIOPAPIN1PUSELRadio2,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL1_Msk,0x3 << 2,0x1 << 2,0x1 << 2
GPIO_PA,GPIOPAPIN2Checkbox,0
GPIO_PA,GPIOPAPIN2Checkbox,1
GPIO_PA,GPIOPAPIN2MODERadio,NUCODEGEN_GPIO_PA_MODE_INPUT,PA->MODE,0x40004000,GPIO_MODE_MODE2_Msk,0x3 << 4,0x0 << 4,0x0 << 4
GPIO_PA,GPIOPAPIN2MODERadio,NUCODEGEN_GPIO_PA_MODE_OUTPUT,PA->MODE,0x40004000,GPIO_MODE_MODE2_Msk,0x3 << 4,0x1 << 4,0x1 << 4
GPIO_PA,GPIOPAPIN2MODERadio,NUCODEGEN_GPIO_PA_MODE_OPEN_DRAIN,PA->MODE,0x40004000,GPIO_MODE_MODE2_Msk,0x3 << 4,0x2 << 4,0x2 << 4
GPIO_PA,GPIOPAPIN2MODERadio,NUCODEGEN_GPIO_PA_MODE_QUASI,PA->MODE,0x40004000,GPIO_MODE_MODE2_Msk,0x3 << 4,0x3 << 4,0x3 << 4
GPIO_PA,GPIOPAPIN2DINOFFCheckbox,0,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF2_Msk,0x1 << 18,0x0 << 18,0x0 << 18
GPIO_PA,GPIOPAPIN2DINOFFCheckbox,1,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF2_Msk,0x1 << 18,0x1 << 18,0x1 << 18
GPIO_PA,GPIOPAPIN2DOUTRadio,0,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT2_Msk,0x1 << 2,0x0 << 2,0x0 << 2
GPIO_PA,GPIOPAPIN2DOUTRadio,1,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT2_Msk,0x1 << 2,0x1 << 2,0x1 << 2
GPIO_PA,GPIOPAPIN2DATMSKCheckbox,0,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK2_Msk,0x1 << 2,0x0 << 2,0x0 << 2
GPIO_PA,GPIOPAPIN2DATMSKCheckbox,1,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK2_Msk,0x1 << 2,0x1 << 2,0x1 << 2
GPIO_PA,GPIOPAPIN2DBENCheckbox,0,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN2_Msk,0x1 << 2,0x0 << 2,0x0 << 2
GPIO_PA,GPIOPAPIN2DBENCheckbox,1,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN2_Msk,0x1 << 2,0x1 << 2,0x1 << 2
GPIO_PA,GPIOPAPIN2INTTYPERadio,GPIO_INTTYPE_EDGE,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE2_Msk,0x1 << 2,0x0 << 2,0x0 << 2
GPIO_PA,GPIOPAPIN2INTTYPERadio,GPIO_INTTYPE_LEVEL,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE2_Msk,0x1 << 2,0x1 << 2,0x1 << 2
GPIO_PA,GPIOPAPIN2FLIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN2_Msk,0x1 << 2,0x0 << 2,0x0 << 2
GPIO_PA,GPIOPAPIN2FLIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN2_Msk,0x1 << 2,0x1 << 2,0x1 << 2
GPIO_PA,GPIOPAPIN2RHIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN2_Msk,0x1 << 18,0x0 << 18,0x0 << 18
GPIO_PA,GPIOPAPIN2RHIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN2_Msk,0x1 << 18,0x1 << 18,0x1 << 18
GPIO_PA,GPIOPAPIN2SLEWRadio,GPIO_SLEWCTL_NORMAL,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN2_Msk,0x3 << 4,0x0 << 4,0x0 << 4
GPIO_PA,GPIOPAPIN2SLEWRadio,GPIO_SLEWCTL_HIGH,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN2_Msk,0x3 << 4,0x1 << 4,0x1 << 4
GPIO_PA,GPIOPAPIN2PUSELRadio,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL2_Msk,0x3 << 4,0x0 << 4,0x0 << 4
GPIO_PA,GPIOPAPIN2PUSELRadio,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL2_Msk,0x3 << 4,0x1 << 4,0x1 << 4
GPIO_PA,GPIOPAPIN2PUSELRadio,GPIO_PUSEL_PULL_DOWN,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL2_Msk,0x3 << 4,0x2 << 4,0x2 << 4
GPIO_PA,GPIOPAPIN2PUSELRadio2,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL2_Msk,0x3 << 4,0x0 << 4,0x0 << 4
GPIO_PA,GPIOPAPIN2PUSELRadio2,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL2_Msk,0x3 << 4,0x1 << 4,0x1 << 4
GPIO_PA,GPIOPAPIN3Checkbox,0
GPIO_PA,GPIOPAPIN3Checkbox,1
GPIO_PA,GPIOPAPIN3MODERadio,NUCODEGEN_GPIO_PA_MODE_INPUT,PA->MODE,0x40004000,GPIO_MODE_MODE3_Msk,0x3 << 6,0x0 << 6,0x0 << 6
GPIO_PA,GPIOPAPIN3MODERadio,NUCODEGEN_GPIO_PA_MODE_OUTPUT,PA->MODE,0x40004000,GPIO_MODE_MODE3_Msk,0x3 << 6,0x1 << 6,0x1 << 6
GPIO_PA,GPIOPAPIN3MODERadio,NUCODEGEN_GPIO_PA_MODE_OPEN_DRAIN,PA->MODE,0x40004000,GPIO_MODE_MODE3_Msk,0x3 << 6,0x2 << 6,0x2 << 6
GPIO_PA,GPIOPAPIN3MODERadio,NUCODEGEN_GPIO_PA_MODE_QUASI,PA->MODE,0x40004000,GPIO_MODE_MODE3_Msk,0x3 << 6,0x3 << 6,0x3 << 6
GPIO_PA,GPIOPAPIN3DINOFFCheckbox,0,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF3_Msk,0x1 << 19,0x0 << 19,0x0 << 19
GPIO_PA,GPIOPAPIN3DINOFFCheckbox,1,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF3_Msk,0x1 << 19,0x1 << 19,0x1 << 19
GPIO_PA,GPIOPAPIN3DOUTRadio,0,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT3_Msk,0x1 << 3,0x0 << 3,0x0 << 3
GPIO_PA,GPIOPAPIN3DOUTRadio,1,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT3_Msk,0x1 << 3,0x1 << 3,0x1 << 3
GPIO_PA,GPIOPAPIN3DATMSKCheckbox,0,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK3_Msk,0x1 << 3,0x0 << 3,0x0 << 3
GPIO_PA,GPIOPAPIN3DATMSKCheckbox,1,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK3_Msk,0x1 << 3,0x1 << 3,0x1 << 3
GPIO_PA,GPIOPAPIN3DBENCheckbox,0,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN3_Msk,0x1 << 3,0x0 << 3,0x0 << 3
GPIO_PA,GPIOPAPIN3DBENCheckbox,1,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN3_Msk,0x1 << 3,0x1 << 3,0x1 << 3
GPIO_PA,GPIOPAPIN3INTTYPERadio,GPIO_INTTYPE_EDGE,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE3_Msk,0x1 << 3,0x0 << 3,0x0 << 3
GPIO_PA,GPIOPAPIN3INTTYPERadio,GPIO_INTTYPE_LEVEL,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE3_Msk,0x1 << 3,0x1 << 3,0x1 << 3
GPIO_PA,GPIOPAPIN3FLIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN3_Msk,0x1 << 3,0x0 << 3,0x0 << 3
GPIO_PA,GPIOPAPIN3FLIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN3_Msk,0x1 << 3,0x1 << 3,0x1 << 3
GPIO_PA,GPIOPAPIN3RHIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN3_Msk,0x1 << 19,0x0 << 19,0x0 << 19
GPIO_PA,GPIOPAPIN3RHIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN3_Msk,0x1 << 19,0x1 << 19,0x1 << 19
GPIO_PA,GPIOPAPIN3SLEWRadio,GPIO_SLEWCTL_NORMAL,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN3_Msk,0x3 << 6,0x0 << 6,0x0 << 6
GPIO_PA,GPIOPAPIN3SLEWRadio,GPIO_SLEWCTL_HIGH,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN3_Msk,0x3 << 6,0x1 << 6,0x1 << 6
GPIO_PA,GPIOPAPIN3PUSELRadio,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL3_Msk,0x3 << 6,0x0 << 6,0x0 << 6
GPIO_PA,GPIOPAPIN3PUSELRadio,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL3_Msk,0x3 << 6,0x1 << 6,0x1 << 6
GPIO_PA,GPIOPAPIN3PUSELRadio,GPIO_PUSEL_PULL_DOWN,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL3_Msk,0x3 << 6,0x2 << 6,0x2 << 6
GPIO_PA,GPIOPAPIN3PUSELRadio2,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL3_Msk,0x3 << 6,0x0 << 6,0x0 << 6
GPIO_PA,GPIOPAPIN3PUSELRadio2,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL3_Msk,0x3 << 6,0x1 << 6,0x1 << 6
GPIO_PA,GPIOPAPIN4Checkbox,0
GPIO_PA,GPIOPAPIN4Checkbox,1
GPIO_PA,GPIOPAPIN4MODERadio,NUCODEGEN_GPIO_PA_MODE_INPUT,PA->MODE,0x40004000,GPIO_MODE_MODE4_Msk,0x3 << 8,0x0 << 8,0x0 << 8
GPIO_PA,GPIOPAPIN4MODERadio,NUCODEGEN_GPIO_PA_MODE_OUTPUT,PA->MODE,0x40004000,GPIO_MODE_MODE4_Msk,0x3 << 8,0x1 << 8,0x1 << 8
GPIO_PA,GPIOPAPIN4MODERadio,NUCODEGEN_GPIO_PA_MODE_OPEN_DRAIN,PA->MODE,0x40004000,GPIO_MODE_MODE4_Msk,0x3 << 8,0x2 << 8,0x2 << 8
GPIO_PA,GPIOPAPIN4MODERadio,NUCODEGEN_GPIO_PA_MODE_QUASI,PA->MODE,0x40004000,GPIO_MODE_MODE4_Msk,0x3 << 8,0x3 << 8,0x3 << 8
GPIO_PA,GPIOPAPIN4DINOFFCheckbox,0,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF4_Msk,0x1 << 20,0x0 << 20,0x0 << 20
GPIO_PA,GPIOPAPIN4DINOFFCheckbox,1,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF4_Msk,0x1 << 20,0x1 << 20,0x1 << 20
GPIO_PA,GPIOPAPIN4DOUTRadio,0,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT4_Msk,0x1 << 4,0x0 << 4,0x0 << 4
GPIO_PA,GPIOPAPIN4DOUTRadio,1,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT4_Msk,0x1 << 4,0x1 << 4,0x1 << 4
GPIO_PA,GPIOPAPIN4DATMSKCheckbox,0,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK4_Msk,0x1 << 4,0x0 << 4,0x0 << 4
GPIO_PA,GPIOPAPIN4DATMSKCheckbox,1,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK4_Msk,0x1 << 4,0x1 << 4,0x1 << 4
GPIO_PA,GPIOPAPIN4DBENCheckbox,0,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN4_Msk,0x1 << 4,0x0 << 4,0x0 << 4
GPIO_PA,GPIOPAPIN4DBENCheckbox,1,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN4_Msk,0x1 << 4,0x1 << 4,0x1 << 4
GPIO_PA,GPIOPAPIN4INTTYPERadio,GPIO_INTTYPE_EDGE,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE4_Msk,0x1 << 4,0x0 << 4,0x0 << 4
GPIO_PA,GPIOPAPIN4INTTYPERadio,GPIO_INTTYPE_LEVEL,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE4_Msk,0x1 << 4,0x1 << 4,0x1 << 4
GPIO_PA,GPIOPAPIN4FLIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN4_Msk,0x1 << 4,0x0 << 4,0x0 << 4
GPIO_PA,GPIOPAPIN4FLIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN4_Msk,0x1 << 4,0x1 << 4,0x1 << 4
GPIO_PA,GPIOPAPIN4RHIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN4_Msk,0x1 << 20,0x0 << 20,0x0 << 20
GPIO_PA,GPIOPAPIN4RHIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN4_Msk,0x1 << 20,0x1 << 20,0x1 << 20
GPIO_PA,GPIOPAPIN4SLEWRadio,GPIO_SLEWCTL_NORMAL,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN4_Msk,0x3 << 8,0x0 << 8,0x0 << 8
GPIO_PA,GPIOPAPIN4SLEWRadio,GPIO_SLEWCTL_HIGH,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN4_Msk,0x3 << 8,0x1 << 8,0x1 << 8
GPIO_PA,GPIOPAPIN4PUSELRadio,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL4_Msk,0x3 << 8,0x0 << 8,0x0 << 8
GPIO_PA,GPIOPAPIN4PUSELRadio,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL4_Msk,0x3 << 8,0x1 << 8,0x1 << 8
GPIO_PA,GPIOPAPIN4PUSELRadio,GPIO_PUSEL_PULL_DOWN,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL4_Msk,0x3 << 8,0x2 << 8,0x2 << 8
GPIO_PA,GPIOPAPIN4PUSELRadio2,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL4_Msk,0x3 << 8,0x0 << 8,0x0 << 8
GPIO_PA,GPIOPAPIN4PUSELRadio2,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL4_Msk,0x3 << 8,0x1 << 8,0x1 << 8
GPIO_PA,GPIOPAPIN5Checkbox,0
GPIO_PA,GPIOPAPIN5Checkbox,1
GPIO_PA,GPIOPAPIN5MODERadio,NUCODEGEN_GPIO_PA_MODE_INPUT,PA->MODE,0x40004000,GPIO_MODE_MODE5_Msk,0x3 << 10,0x0 << 10,0x0 << 10
GPIO_PA,GPIOPAPIN5MODERadio,NUCODEGEN_GPIO_PA_MODE_OUTPUT,PA->MODE,0x40004000,GPIO_MODE_MODE5_Msk,0x3 << 10,0x1 << 10,0x1 << 10
GPIO_PA,GPIOPAPIN5MODERadio,NUCODEGEN_GPIO_PA_MODE_OPEN_DRAIN,PA->MODE,0x40004000,GPIO_MODE_MODE5_Msk,0x3 << 10,0x2 << 10,0x2 << 10
GPIO_PA,GPIOPAPIN5MODERadio,NUCODEGEN_GPIO_PA_MODE_QUASI,PA->MODE,0x40004000,GPIO_MODE_MODE5_Msk,0x3 << 10,0x3 << 10,0x3 << 10
GPIO_PA,GPIOPAPIN5DINOFFCheckbox,0,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF5_Msk,0x1 << 21,0x0 << 21,0x0 << 21
GPIO_PA,GPIOPAPIN5DINOFFCheckbox,1,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF5_Msk,0x1 << 21,0x1 << 21,0x1 << 21
GPIO_PA,GPIOPAPIN5DOUTRadio,0,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT5_Msk,0x1 << 5,0x0 << 5,0x0 << 5
GPIO_PA,GPIOPAPIN5DOUTRadio,1,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT5_Msk,0x1 << 5,0x1 << 5,0x1 << 5
GPIO_PA,GPIOPAPIN5DATMSKCheckbox,0,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK5_Msk,0x1 << 5,0x0 << 5,0x0 << 5
GPIO_PA,GPIOPAPIN5DATMSKCheckbox,1,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK5_Msk,0x1 << 5,0x1 << 5,0x1 << 5
GPIO_PA,GPIOPAPIN5DBENCheckbox,0,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN5_Msk,0x1 << 5,0x0 << 5,0x0 << 5
GPIO_PA,GPIOPAPIN5DBENCheckbox,1,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN5_Msk,0x1 << 5,0x1 << 5,0x1 << 5
GPIO_PA,GPIOPAPIN5INTTYPERadio,GPIO_INTTYPE_EDGE,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE5_Msk,0x1 << 5,0x0 << 5,0x0 << 5
GPIO_PA,GPIOPAPIN5INTTYPERadio,GPIO_INTTYPE_LEVEL,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE5_Msk,0x1 << 5,0x1 << 5,0x1 << 5
GPIO_PA,GPIOPAPIN5FLIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN5_Msk,0x1 << 5,0x0 << 5,0x0 << 5
GPIO_PA,GPIOPAPIN5FLIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN5_Msk,0x1 << 5,0x1 << 5,0x1 << 5
GPIO_PA,GPIOPAPIN5RHIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN5_Msk,0x1 << 21,0x0 << 21,0x0 << 21
GPIO_PA,GPIOPAPIN5RHIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN5_Msk,0x1 << 21,0x1 << 21,0x1 << 21
GPIO_PA,GPIOPAPIN5SLEWRadio,GPIO_SLEWCTL_NORMAL,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN5_Msk,0x3 << 10,0x0 << 10,0x0 << 10
GPIO_PA,GPIOPAPIN5SLEWRadio,GPIO_SLEWCTL_HIGH,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN5_Msk,0x3 << 10,0x1 << 10,0x1 << 10
GPIO_PA,GPIOPAPIN5PUSELRadio,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL5_Msk,0x3 << 10,0x0 << 10,0x0 << 10
GPIO_PA,GPIOPAPIN5PUSELRadio,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL5_Msk,0x3 << 10,0x1 << 10,0x1 << 10
GPIO_PA,GPIOPAPIN5PUSELRadio,GPIO_PUSEL_PULL_DOWN,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL5_Msk,0x3 << 10,0x2 << 10,0x2 << 10
GPIO_PA,GPIOPAPIN5PUSELRadio2,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL5_Msk,0x3 << 10,0x0 << 10,0x0 << 10
GPIO_PA,GPIOPAPIN5PUSELRadio2,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL5_Msk,0x3 << 10,0x1 << 10,0x1 << 10
GPIO_PA,GPIOPAPIN6Checkbox,0
GPIO_PA,GPIOPAPIN6Checkbox,1
GPIO_PA,GPIOPAPIN6MODERadio,NUCODEGEN_GPIO_PA_MODE_INPUT,PA->MODE,0x40004000,GPIO_MODE_MODE6_Msk,0x3 << 12,0x0 << 12,0x0 << 12
GPIO_PA,GPIOPAPIN6MODERadio,NUCODEGEN_GPIO_PA_MODE_OUTPUT,PA->MODE,0x40004000,GPIO_MODE_MODE6_Msk,0x3 << 12,0x1 << 12,0x1 << 12
GPIO_PA,GPIOPAPIN6MODERadio,NUCODEGEN_GPIO_PA_MODE_OPEN_DRAIN,PA->MODE,0x40004000,GPIO_MODE_MODE6_Msk,0x3 << 12,0x2 << 12,0x2 << 12
GPIO_PA,GPIOPAPIN6MODERadio,NUCODEGEN_GPIO_PA_MODE_QUASI,PA->MODE,0x40004000,GPIO_MODE_MODE6_Msk,0x3 << 12,0x3 << 12,0x3 << 12
GPIO_PA,GPIOPAPIN6DINOFFCheckbox,0,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF6_Msk,0x1 << 22,0x0 << 22,0x0 << 22
GPIO_PA,GPIOPAPIN6DINOFFCheckbox,1,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF6_Msk,0x1 << 22,0x1 << 22,0x1 << 22
GPIO_PA,GPIOPAPIN6DOUTRadio,0,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT6_Msk,0x1 << 6,0x0 << 6,0x0 << 6
GPIO_PA,GPIOPAPIN6DOUTRadio,1,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT6_Msk,0x1 << 6,0x1 << 6,0x1 << 6
GPIO_PA,GPIOPAPIN6DATMSKCheckbox,0,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK6_Msk,0x1 << 6,0x0 << 6,0x0 << 6
GPIO_PA,GPIOPAPIN6DATMSKCheckbox,1,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK6_Msk,0x1 << 6,0x1 << 6,0x1 << 6
GPIO_PA,GPIOPAPIN6DBENCheckbox,0,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN6_Msk,0x1 << 6,0x0 << 6,0x0 << 6
GPIO_PA,GPIOPAPIN6DBENCheckbox,1,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN6_Msk,0x1 << 6,0x1 << 6,0x1 << 6
GPIO_PA,GPIOPAPIN6INTTYPERadio,GPIO_INTTYPE_EDGE,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE6_Msk,0x1 << 6,0x0 << 6,0x0 << 6
GPIO_PA,GPIOPAPIN6INTTYPERadio,GPIO_INTTYPE_LEVEL,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE6_Msk,0x1 << 6,0x1 << 6,0x1 << 6
GPIO_PA,GPIOPAPIN6FLIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN6_Msk,0x1 << 6,0x0 << 6,0x0 << 6
GPIO_PA,GPIOPAPIN6FLIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN6_Msk,0x1 << 6,0x1 << 6,0x1 << 6
GPIO_PA,GPIOPAPIN6RHIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN6_Msk,0x1 << 22,0x0 << 22,0x0 << 22
GPIO_PA,GPIOPAPIN6RHIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN6_Msk,0x1 << 22,0x1 << 22,0x1 << 22
GPIO_PA,GPIOPAPIN6SLEWRadio,GPIO_SLEWCTL_NORMAL,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN6_Msk,0x3 << 12,0x0 << 12,0x0 << 12
GPIO_PA,GPIOPAPIN6SLEWRadio,GPIO_SLEWCTL_HIGH,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN6_Msk,0x3 << 12,0x1 << 12,0x1 << 12
GPIO_PA,GPIOPAPIN6PUSELRadio,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL6_Msk,0x3 << 12,0x0 << 12,0x0 << 12
GPIO_PA,GPIOPAPIN6PUSELRadio,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL6_Msk,0x3 << 12,0x1 << 12,0x1 << 12
GPIO_PA,GPIOPAPIN6PUSELRadio,GPIO_PUSEL_PULL_DOWN,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL6_Msk,0x3 << 12,0x2 << 12,0x2 << 12
GPIO_PA,GPIOPAPIN6PUSELRadio2,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL6_Msk,0x3 << 12,0x0 << 12,0x0 << 12
GPIO_PA,GPIOPAPIN6PUSELRadio2,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL6_Msk,0x3 << 12,0x1 << 12,0x1 << 12
GPIO_PA,GPIOPAPIN7Checkbox,0
GPIO_PA,GPIOPAPIN7Checkbox,1
GPIO_PA,GPIOPAPIN7MODERadio,NUCODEGEN_GPIO_PA_MODE_INPUT,PA->MODE,0x40004000,GPIO_MODE_MODE7_Msk,0x3 << 14,0x0 << 14,0x0 << 14
GPIO_PA,GPIOPAPIN7MODERadio,NUCODEGEN_GPIO_PA_MODE_OUTPUT,PA->MODE,0x40004000,GPIO_MODE_MODE7_Msk,0x3 << 14,0x1 << 14,0x1 << 14
GPIO_PA,GPIOPAPIN7MODERadio,NUCODEGEN_GPIO_PA_MODE_OPEN_DRAIN,PA->MODE,0x40004000,GPIO_MODE_MODE7_Msk,0x3 << 14,0x2 << 14,0x2 << 14
GPIO_PA,GPIOPAPIN7MODERadio,NUCODEGEN_GPIO_PA_MODE_QUASI,PA->MODE,0x40004000,GPIO_MODE_MODE7_Msk,0x3 << 14,0x3 << 14,0x3 << 14
GPIO_PA,GPIOPAPIN7DINOFFCheckbox,0,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF7_Msk,0x1 << 23,0x0 << 23,0x0 << 23
GPIO_PA,GPIOPAPIN7DINOFFCheckbox,1,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF7_Msk,0x1 << 23,0x1 << 23,0x1 << 23
GPIO_PA,GPIOPAPIN7DOUTRadio,0,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT7_Msk,0x1 << 7,0x0 << 7,0x0 << 7
GPIO_PA,GPIOPAPIN7DOUTRadio,1,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT7_Msk,0x1 << 7,0x1 << 7,0x1 << 7
GPIO_PA,GPIOPAPIN7DATMSKCheckbox,0,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK7_Msk,0x1 << 7,0x0 << 7,0x0 << 7
GPIO_PA,GPIOPAPIN7DATMSKCheckbox,1,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK7_Msk,0x1 << 7,0x1 << 7,0x1 << 7
GPIO_PA,GPIOPAPIN7DBENCheckbox,0,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN7_Msk,0x1 << 7,0x0 << 7,0x0 << 7
GPIO_PA,GPIOPAPIN7DBENCheckbox,1,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN7_Msk,0x1 << 7,0x1 << 7,0x1 << 7
GPIO_PA,GPIOPAPIN7INTTYPERadio,GPIO_INTTYPE_EDGE,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE7_Msk,0x1 << 7,0x0 << 7,0x0 << 7
GPIO_PA,GPIOPAPIN7INTTYPERadio,GPIO_INTTYPE_LEVEL,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE7_Msk,0x1 << 7,0x1 << 7,0x1 << 7
GPIO_PA,GPIOPAPIN7FLIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN7_Msk,0x1 << 7,0x0 << 7,0x0 << 7
GPIO_PA,GPIOPAPIN7FLIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN7_Msk,0x1 << 7,0x1 << 7,0x1 << 7
GPIO_PA,GPIOPAPIN7RHIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN7_Msk,0x1 << 23,0x0 << 23,0x0 << 23
GPIO_PA,GPIOPAPIN7RHIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN7_Msk,0x1 << 23,0x1 << 23,0x1 << 23
GPIO_PA,GPIOPAPIN7SLEWRadio,GPIO_SLEWCTL_NORMAL,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN7_Msk,0x3 << 14,0x0 << 14,0x0 << 14
GPIO_PA,GPIOPAPIN7SLEWRadio,GPIO_SLEWCTL_HIGH,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN7_Msk,0x3 << 14,0x1 << 14,0x1 << 14
GPIO_PA,GPIOPAPIN7PUSELRadio,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL7_Msk,0x3 << 14,0x0 << 14,0x0 << 14
GPIO_PA,GPIOPAPIN7PUSELRadio,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL7_Msk,0x3 << 14,0x1 << 14,0x1 << 14
GPIO_PA,GPIOPAPIN7PUSELRadio,GPIO_PUSEL_PULL_DOWN,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL7_Msk,0x3 << 14,0x2 << 14,0x2 << 14
GPIO_PA,GPIOPAPIN7PUSELRadio2,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL7_Msk,0x3 << 14,0x0 << 14,0x0 << 14
GPIO_PA,GPIOPAPIN7PUSELRadio2,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL7_Msk,0x3 << 14,0x1 << 14,0x1 << 14
GPIO_PA,GPIOPAPIN8Checkbox,0
GPIO_PA,GPIOPAPIN8Checkbox,1
GPIO_PA,GPIOPAPIN8MODERadio,NUCODEGEN_GPIO_PA_MODE_INPUT,PA->MODE,0x40004000,GPIO_MODE_MODE8_Msk,0x3 << 16,0x0 << 16,0x0 << 16
GPIO_PA,GPIOPAPIN8MODERadio,NUCODEGEN_GPIO_PA_MODE_OUTPUT,PA->MODE,0x40004000,GPIO_MODE_MODE8_Msk,0x3 << 16,0x1 << 16,0x1 << 16
GPIO_PA,GPIOPAPIN8MODERadio,NUCODEGEN_GPIO_PA_MODE_OPEN_DRAIN,PA->MODE,0x40004000,GPIO_MODE_MODE8_Msk,0x3 << 16,0x2 << 16,0x2 << 16
GPIO_PA,GPIOPAPIN8MODERadio,NUCODEGEN_GPIO_PA_MODE_QUASI,PA->MODE,0x40004000,GPIO_MODE_MODE8_Msk,0x3 << 16,0x3 << 16,0x3 << 16
GPIO_PA,GPIOPAPIN8DINOFFCheckbox,0,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF8_Msk,0x1 << 24,0x0 << 24,0x0 << 24
GPIO_PA,GPIOPAPIN8DINOFFCheckbox,1,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF8_Msk,0x1 << 24,0x1 << 24,0x1 << 24
GPIO_PA,GPIOPAPIN8DOUTRadio,0,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT8_Msk,0x1 << 8,0x0 << 8,0x0 << 8
GPIO_PA,GPIOPAPIN8DOUTRadio,1,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT8_Msk,0x1 << 8,0x1 << 8,0x1 << 8
GPIO_PA,GPIOPAPIN8DATMSKCheckbox,0,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK8_Msk,0x1 << 8,0x0 << 8,0x0 << 8
GPIO_PA,GPIOPAPIN8DATMSKCheckbox,1,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK8_Msk,0x1 << 8,0x1 << 8,0x1 << 8
GPIO_PA,GPIOPAPIN8DBENCheckbox,0,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN8_Msk,0x1 << 8,0x0 << 8,0x0 << 8
GPIO_PA,GPIOPAPIN8DBENCheckbox,1,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN8_Msk,0x1 << 8,0x1 << 8,0x1 << 8
GPIO_PA,GPIOPAPIN8INTTYPERadio,GPIO_INTTYPE_EDGE,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE8_Msk,0x1 << 8,0x0 << 8,0x0 << 8
GPIO_PA,GPIOPAPIN8INTTYPERadio,GPIO_INTTYPE_LEVEL,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE8_Msk,0x1 << 8,0x1 << 8,0x1 << 8
GPIO_PA,GPIOPAPIN8FLIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN8_Msk,0x1 << 8,0x0 << 8,0x0 << 8
GPIO_PA,GPIOPAPIN8FLIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN8_Msk,0x1 << 8,0x1 << 8,0x1 << 8
GPIO_PA,GPIOPAPIN8RHIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN8_Msk,0x1 << 24,0x0 << 24,0x0 << 24
GPIO_PA,GPIOPAPIN8RHIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN8_Msk,0x1 << 24,0x1 << 24,0x1 << 24
GPIO_PA,GPIOPAPIN8SLEWRadio,GPIO_SLEWCTL_NORMAL,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN8_Msk,0x3 << 16,0x0 << 16,0x0 << 16
GPIO_PA,GPIOPAPIN8SLEWRadio,GPIO_SLEWCTL_HIGH,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN8_Msk,0x3 << 16,0x1 << 16,0x1 << 16
GPIO_PA,GPIOPAPIN8PUSELRadio,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL8_Msk,0x3 << 16,0x0 << 16,0x0 << 16
GPIO_PA,GPIOPAPIN8PUSELRadio,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL8_Msk,0x3 << 16,0x1 << 16,0x1 << 16
GPIO_PA,GPIOPAPIN8PUSELRadio,GPIO_PUSEL_PULL_DOWN,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL8_Msk,0x3 << 16,0x2 << 16,0x2 << 16
GPIO_PA,GPIOPAPIN8PUSELRadio2,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL8_Msk,0x3 << 16,0x0 << 16,0x0 << 16
GPIO_PA,GPIOPAPIN8PUSELRadio2,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL8_Msk,0x3 << 16,0x1 << 16,0x1 << 16
GPIO_PA,GPIOPAPIN9Checkbox,0
GPIO_PA,GPIOPAPIN9Checkbox,1
GPIO_PA,GPIOPAPIN9MODERadio,NUCODEGEN_GPIO_PA_MODE_INPUT,PA->MODE,0x40004000,GPIO_MODE_MODE9_Msk,0x3 << 18,0x0 << 18,0x0 << 18
GPIO_PA,GPIOPAPIN9MODERadio,NUCODEGEN_GPIO_PA_MODE_OUTPUT,PA->MODE,0x40004000,GPIO_MODE_MODE9_Msk,0x3 << 18,0x1 << 18,0x1 << 18
GPIO_PA,GPIOPAPIN9MODERadio,NUCODEGEN_GPIO_PA_MODE_OPEN_DRAIN,PA->MODE,0x40004000,GPIO_MODE_MODE9_Msk,0x3 << 18,0x2 << 18,0x2 << 18
GPIO_PA,GPIOPAPIN9MODERadio,NUCODEGEN_GPIO_PA_MODE_QUASI,PA->MODE,0x40004000,GPIO_MODE_MODE9_Msk,0x3 << 18,0x3 << 18,0x3 << 18
GPIO_PA,GPIOPAPIN9DINOFFCheckbox,0,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF9_Msk,0x1 << 25,0x0 << 25,0x0 << 25
GPIO_PA,GPIOPAPIN9DINOFFCheckbox,1,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF9_Msk,0x1 << 25,0x1 << 25,0x1 << 25
GPIO_PA,GPIOPAPIN9DOUTRadio,0,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT9_Msk,0x1 << 9,0x0 << 9,0x0 << 9
GPIO_PA,GPIOPAPIN9DOUTRadio,1,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT9_Msk,0x1 << 9,0x1 << 9,0x1 << 9
GPIO_PA,GPIOPAPIN9DATMSKCheckbox,0,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK9_Msk,0x1 << 9,0x0 << 9,0x0 << 9
GPIO_PA,GPIOPAPIN9DATMSKCheckbox,1,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK9_Msk,0x1 << 9,0x1 << 9,0x1 << 9
GPIO_PA,GPIOPAPIN9DBENCheckbox,0,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN9_Msk,0x1 << 9,0x0 << 9,0x0 << 9
GPIO_PA,GPIOPAPIN9DBENCheckbox,1,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN9_Msk,0x1 << 9,0x1 << 9,0x1 << 9
GPIO_PA,GPIOPAPIN9INTTYPERadio,GPIO_INTTYPE_EDGE,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE9_Msk,0x1 << 9,0x0 << 9,0x0 << 9
GPIO_PA,GPIOPAPIN9INTTYPERadio,GPIO_INTTYPE_LEVEL,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE9_Msk,0x1 << 9,0x1 << 9,0x1 << 9
GPIO_PA,GPIOPAPIN9FLIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN9_Msk,0x1 << 9,0x0 << 9,0x0 << 9
GPIO_PA,GPIOPAPIN9FLIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN9_Msk,0x1 << 9,0x1 << 9,0x1 << 9
GPIO_PA,GPIOPAPIN9RHIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN9_Msk,0x1 << 25,0x0 << 25,0x0 << 25
GPIO_PA,GPIOPAPIN9RHIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN9_Msk,0x1 << 25,0x1 << 25,0x1 << 25
GPIO_PA,GPIOPAPIN9SLEWRadio,GPIO_SLEWCTL_NORMAL,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN9_Msk,0x3 << 18,0x0 << 18,0x0 << 18
GPIO_PA,GPIOPAPIN9SLEWRadio,GPIO_SLEWCTL_HIGH,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN9_Msk,0x3 << 18,0x1 << 18,0x1 << 18
GPIO_PA,GPIOPAPIN9PUSELRadio,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL9_Msk,0x3 << 18,0x0 << 18,0x0 << 18
GPIO_PA,GPIOPAPIN9PUSELRadio,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL9_Msk,0x3 << 18,0x1 << 18,0x1 << 18
GPIO_PA,GPIOPAPIN9PUSELRadio,GPIO_PUSEL_PULL_DOWN,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL9_Msk,0x3 << 18,0x2 << 18,0x2 << 18
GPIO_PA,GPIOPAPIN9PUSELRadio2,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL9_Msk,0x3 << 18,0x0 << 18,0x0 << 18
GPIO_PA,GPIOPAPIN9PUSELRadio2,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL9_Msk,0x3 << 18,0x1 << 18,0x1 << 18
GPIO_PA,GPIOPAPIN10Checkbox,0
GPIO_PA,GPIOPAPIN10Checkbox,1
GPIO_PA,GPIOPAPIN10MODERadio,NUCODEGEN_GPIO_PA_MODE_INPUT,PA->MODE,0x40004000,GPIO_MODE_MODE10_Msk,0x3 << 20,0x0 << 20,0x0 << 20
GPIO_PA,GPIOPAPIN10MODERadio,NUCODEGEN_GPIO_PA_MODE_OUTPUT,PA->MODE,0x40004000,GPIO_MODE_MODE10_Msk,0x3 << 20,0x1 << 20,0x1 << 20
GPIO_PA,GPIOPAPIN10MODERadio,NUCODEGEN_GPIO_PA_MODE_OPEN_DRAIN,PA->MODE,0x40004000,GPIO_MODE_MODE10_Msk,0x3 << 20,0x2 << 20,0x2 << 20
GPIO_PA,GPIOPAPIN10MODERadio,NUCODEGEN_GPIO_PA_MODE_QUASI,PA->MODE,0x40004000,GPIO_MODE_MODE10_Msk,0x3 << 20,0x3 << 20,0x3 << 20
GPIO_PA,GPIOPAPIN10DINOFFCheckbox,0,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF10_Msk,0x1 << 26,0x0 << 26,0x0 << 26
GPIO_PA,GPIOPAPIN10DINOFFCheckbox,1,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF10_Msk,0x1 << 26,0x1 << 26,0x1 << 26
GPIO_PA,GPIOPAPIN10DOUTRadio,0,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT10_Msk,0x1 << 10,0x0 << 10,0x0 << 10
GPIO_PA,GPIOPAPIN10DOUTRadio,1,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT10_Msk,0x1 << 10,0x1 << 10,0x1 << 10
GPIO_PA,GPIOPAPIN10DATMSKCheckbox,0,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK10_Msk,0x1 << 10,0x0 << 10,0x0 << 10
GPIO_PA,GPIOPAPIN10DATMSKCheckbox,1,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK10_Msk,0x1 << 10,0x1 << 10,0x1 << 10
GPIO_PA,GPIOPAPIN10DBENCheckbox,0,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN10_Msk,0x1 << 10,0x0 << 10,0x0 << 10
GPIO_PA,GPIOPAPIN10DBENCheckbox,1,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN10_Msk,0x1 << 10,0x1 << 10,0x1 << 10
GPIO_PA,GPIOPAPIN10INTTYPERadio,GPIO_INTTYPE_EDGE,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE10_Msk,0x1 << 10,0x0 << 10,0x0 << 10
GPIO_PA,GPIOPAPIN10INTTYPERadio,GPIO_INTTYPE_LEVEL,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE10_Msk,0x1 << 10,0x1 << 10,0x1 << 10
GPIO_PA,GPIOPAPIN10FLIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN10_Msk,0x1 << 10,0x0 << 10,0x0 << 10
GPIO_PA,GPIOPAPIN10FLIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN10_Msk,0x1 << 10,0x1 << 10,0x1 << 10
GPIO_PA,GPIOPAPIN10RHIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN10_Msk,0x1 << 26,0x0 << 26,0x0 << 26
GPIO_PA,GPIOPAPIN10RHIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN10_Msk,0x1 << 26,0x1 << 26,0x1 << 26
GPIO_PA,GPIOPAPIN10SLEWRadio,GPIO_SLEWCTL_NORMAL,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN10_Msk,0x3 << 20,0x0 << 20,0x0 << 20
GPIO_PA,GPIOPAPIN10SLEWRadio,GPIO_SLEWCTL_HIGH,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN10_Msk,0x3 << 20,0x1 << 20,0x1 << 20
GPIO_PA,GPIOPAPIN10PUSELRadio,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL10_Msk,0x3 << 20,0x0 << 20,0x0 << 20
GPIO_PA,GPIOPAPIN10PUSELRadio,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL10_Msk,0x3 << 20,0x1 << 20,0x1 << 20
GPIO_PA,GPIOPAPIN10PUSELRadio,GPIO_PUSEL_PULL_DOWN,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL10_Msk,0x3 << 20,0x2 << 20,0x2 << 20
GPIO_PA,GPIOPAPIN10PUSELRadio2,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL10_Msk,0x3 << 20,0x0 << 20,0x0 << 20
GPIO_PA,GPIOPAPIN10PUSELRadio2,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL10_Msk,0x3 << 20,0x1 << 20,0x1 << 20
GPIO_PA,GPIOPAPIN11Checkbox,0
GPIO_PA,GPIOPAPIN11Checkbox,1
GPIO_PA,GPIOPAPIN11MODERadio,NUCODEGEN_GPIO_PA_MODE_INPUT,PA->MODE,0x40004000,GPIO_MODE_MODE11_Msk,0x3 << 22,0x0 << 22,0x0 << 22
GPIO_PA,GPIOPAPIN11MODERadio,NUCODEGEN_GPIO_PA_MODE_OUTPUT,PA->MODE,0x40004000,GPIO_MODE_MODE11_Msk,0x3 << 22,0x1 << 22,0x1 << 22
GPIO_PA,GPIOPAPIN11MODERadio,NUCODEGEN_GPIO_PA_MODE_OPEN_DRAIN,PA->MODE,0x40004000,GPIO_MODE_MODE11_Msk,0x3 << 22,0x2 << 22,0x2 << 22
GPIO_PA,GPIOPAPIN11MODERadio,NUCODEGEN_GPIO_PA_MODE_QUASI,PA->MODE,0x40004000,GPIO_MODE_MODE11_Msk,0x3 << 22,0x3 << 22,0x3 << 22
GPIO_PA,GPIOPAPIN11DINOFFCheckbox,0,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF11_Msk,0x1 << 27,0x0 << 27,0x0 << 27
GPIO_PA,GPIOPAPIN11DINOFFCheckbox,1,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF11_Msk,0x1 << 27,0x1 << 27,0x1 << 27
GPIO_PA,GPIOPAPIN11DOUTRadio,0,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT11_Msk,0x1 << 11,0x0 << 11,0x0 << 11
GPIO_PA,GPIOPAPIN11DOUTRadio,1,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT11_Msk,0x1 << 11,0x1 << 11,0x1 << 11
GPIO_PA,GPIOPAPIN11DATMSKCheckbox,0,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK11_Msk,0x1 << 11,0x0 << 11,0x0 << 11
GPIO_PA,GPIOPAPIN11DATMSKCheckbox,1,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK11_Msk,0x1 << 11,0x1 << 11,0x1 << 11
GPIO_PA,GPIOPAPIN11DBENCheckbox,0,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN11_Msk,0x1 << 11,0x0 << 11,0x0 << 11
GPIO_PA,GPIOPAPIN11DBENCheckbox,1,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN11_Msk,0x1 << 11,0x1 << 11,0x1 << 11
GPIO_PA,GPIOPAPIN11INTTYPERadio,GPIO_INTTYPE_EDGE,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE11_Msk,0x1 << 11,0x0 << 11,0x0 << 11
GPIO_PA,GPIOPAPIN11INTTYPERadio,GPIO_INTTYPE_LEVEL,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE11_Msk,0x1 << 11,0x1 << 11,0x1 << 11
GPIO_PA,GPIOPAPIN11FLIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN11_Msk,0x1 << 11,0x0 << 11,0x0 << 11
GPIO_PA,GPIOPAPIN11FLIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN11_Msk,0x1 << 11,0x1 << 11,0x1 << 11
GPIO_PA,GPIOPAPIN11RHIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN11_Msk,0x1 << 27,0x0 << 27,0x0 << 27
GPIO_PA,GPIOPAPIN11RHIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN11_Msk,0x1 << 27,0x1 << 27,0x1 << 27
GPIO_PA,GPIOPAPIN11SLEWRadio,GPIO_SLEWCTL_NORMAL,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN11_Msk,0x3 << 22,0x0 << 22,0x0 << 22
GPIO_PA,GPIOPAPIN11SLEWRadio,GPIO_SLEWCTL_HIGH,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN11_Msk,0x3 << 22,0x1 << 22,0x1 << 22
GPIO_PA,GPIOPAPIN11PUSELRadio,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL11_Msk,0x3 << 22,0x0 << 22,0x0 << 22
GPIO_PA,GPIOPAPIN11PUSELRadio,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL11_Msk,0x3 << 22,0x1 << 22,0x1 << 22
GPIO_PA,GPIOPAPIN11PUSELRadio,GPIO_PUSEL_PULL_DOWN,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL11_Msk,0x3 << 22,0x2 << 22,0x2 << 22
GPIO_PA,GPIOPAPIN11PUSELRadio2,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL11_Msk,0x3 << 22,0x0 << 22,0x0 << 22
GPIO_PA,GPIOPAPIN11PUSELRadio2,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL11_Msk,0x3 << 22,0x1 << 22,0x1 << 22
GPIO_PA,GPIOPAPIN12Checkbox,0
GPIO_PA,GPIOPAPIN12Checkbox,1
GPIO_PA,GPIOPAPIN12MODERadio,NUCODEGEN_GPIO_PA_MODE_INPUT,PA->MODE,0x40004000,GPIO_MODE_MODE12_Msk,0x3 << 24,0x0 << 24,0x0 << 24
GPIO_PA,GPIOPAPIN12MODERadio,NUCODEGEN_GPIO_PA_MODE_OUTPUT,PA->MODE,0x40004000,GPIO_MODE_MODE12_Msk,0x3 << 24,0x1 << 24,0x1 << 24
GPIO_PA,GPIOPAPIN12MODERadio,NUCODEGEN_GPIO_PA_MODE_OPEN_DRAIN,PA->MODE,0x40004000,GPIO_MODE_MODE12_Msk,0x3 << 24,0x2 << 24,0x2 << 24
GPIO_PA,GPIOPAPIN12MODERadio,NUCODEGEN_GPIO_PA_MODE_QUASI,PA->MODE,0x40004000,GPIO_MODE_MODE12_Msk,0x3 << 24,0x3 << 24,0x3 << 24
GPIO_PA,GPIOPAPIN12DINOFFCheckbox,0,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF12_Msk,0x1 << 28,0x0 << 28,0x0 << 28
GPIO_PA,GPIOPAPIN12DINOFFCheckbox,1,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF12_Msk,0x1 << 28,0x1 << 28,0x1 << 28
GPIO_PA,GPIOPAPIN12DOUTRadio,0,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT12_Msk,0x1 << 12,0x0 << 12,0x0 << 12
GPIO_PA,GPIOPAPIN12DOUTRadio,1,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT12_Msk,0x1 << 12,0x1 << 12,0x1 << 12
GPIO_PA,GPIOPAPIN12DATMSKCheckbox,0,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK12_Msk,0x1 << 12,0x0 << 12,0x0 << 12
GPIO_PA,GPIOPAPIN12DATMSKCheckbox,1,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK12_Msk,0x1 << 12,0x1 << 12,0x1 << 12
GPIO_PA,GPIOPAPIN12DBENCheckbox,0,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN12_Msk,0x1 << 12,0x0 << 12,0x0 << 12
GPIO_PA,GPIOPAPIN12DBENCheckbox,1,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN12_Msk,0x1 << 12,0x1 << 12,0x1 << 12
GPIO_PA,GPIOPAPIN12INTTYPERadio,GPIO_INTTYPE_EDGE,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE12_Msk,0x1 << 12,0x0 << 12,0x0 << 12
GPIO_PA,GPIOPAPIN12INTTYPERadio,GPIO_INTTYPE_LEVEL,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE12_Msk,0x1 << 12,0x1 << 12,0x1 << 12
GPIO_PA,GPIOPAPIN12FLIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN12_Msk,0x1 << 12,0x0 << 12,0x0 << 12
GPIO_PA,GPIOPAPIN12FLIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN12_Msk,0x1 << 12,0x1 << 12,0x1 << 12
GPIO_PA,GPIOPAPIN12RHIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN12_Msk,0x1 << 28,0x0 << 28,0x0 << 28
GPIO_PA,GPIOPAPIN12RHIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN12_Msk,0x1 << 28,0x1 << 28,0x1 << 28
GPIO_PA,GPIOPAPIN12SLEWRadio,GPIO_SLEWCTL_NORMAL,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN12_Msk,0x3 << 24,0x0 << 24,0x0 << 24
GPIO_PA,GPIOPAPIN12SLEWRadio,GPIO_SLEWCTL_HIGH,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN12_Msk,0x3 << 24,0x1 << 24,0x1 << 24
GPIO_PA,GPIOPAPIN12PUSELRadio,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL12_Msk,0x3 << 24,0x0 << 24,0x0 << 24
GPIO_PA,GPIOPAPIN12PUSELRadio,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL12_Msk,0x3 << 24,0x1 << 24,0x1 << 24
GPIO_PA,GPIOPAPIN12PUSELRadio,GPIO_PUSEL_PULL_DOWN,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL12_Msk,0x3 << 24,0x2 << 24,0x2 << 24
GPIO_PA,GPIOPAPIN12PUSELRadio2,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL12_Msk,0x3 << 24,0x0 << 24,0x0 << 24
GPIO_PA,GPIOPAPIN12PUSELRadio2,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL12_Msk,0x3 << 24,0x1 << 24,0x1 << 24
GPIO_PA,GPIOPAPIN13Checkbox,0
GPIO_PA,GPIOPAPIN13Checkbox,1
GPIO_PA,GPIOPAPIN13MODERadio,NUCODEGEN_GPIO_PA_MODE_INPUT,PA->MODE,0x40004000,GPIO_MODE_MODE13_Msk,0x3 << 26,0x0 << 26,0x0 << 26
GPIO_PA,GPIOPAPIN13MODERadio,NUCODEGEN_GPIO_PA_MODE_OUTPUT,PA->MODE,0x40004000,GPIO_MODE_MODE13_Msk,0x3 << 26,0x1 << 26,0x1 << 26
GPIO_PA,GPIOPAPIN13MODERadio,NUCODEGEN_GPIO_PA_MODE_OPEN_DRAIN,PA->MODE,0x40004000,GPIO_MODE_MODE13_Msk,0x3 << 26,0x2 << 26,0x2 << 26
GPIO_PA,GPIOPAPIN13MODERadio,NUCODEGEN_GPIO_PA_MODE_QUASI,PA->MODE,0x40004000,GPIO_MODE_MODE13_Msk,0x3 << 26,0x3 << 26,0x3 << 26
GPIO_PA,GPIOPAPIN13DINOFFCheckbox,0,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF13_Msk,0x1 << 29,0x0 << 29,0x0 << 29
GPIO_PA,GPIOPAPIN13DINOFFCheckbox,1,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF13_Msk,0x1 << 29,0x1 << 29,0x1 << 29
GPIO_PA,GPIOPAPIN13DOUTRadio,0,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT13_Msk,0x1 << 13,0x0 << 13,0x0 << 13
GPIO_PA,GPIOPAPIN13DOUTRadio,1,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT13_Msk,0x1 << 13,0x1 << 13,0x1 << 13
GPIO_PA,GPIOPAPIN13DATMSKCheckbox,0,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK13_Msk,0x1 << 13,0x0 << 13,0x0 << 13
GPIO_PA,GPIOPAPIN13DATMSKCheckbox,1,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK13_Msk,0x1 << 13,0x1 << 13,0x1 << 13
GPIO_PA,GPIOPAPIN13DBENCheckbox,0,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN13_Msk,0x1 << 13,0x0 << 13,0x0 << 13
GPIO_PA,GPIOPAPIN13DBENCheckbox,1,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN13_Msk,0x1 << 13,0x1 << 13,0x1 << 13
GPIO_PA,GPIOPAPIN13INTTYPERadio,GPIO_INTTYPE_EDGE,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE13_Msk,0x1 << 13,0x0 << 13,0x0 << 13
GPIO_PA,GPIOPAPIN13INTTYPERadio,GPIO_INTTYPE_LEVEL,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE13_Msk,0x1 << 13,0x1 << 13,0x1 << 13
GPIO_PA,GPIOPAPIN13FLIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN13_Msk,0x1 << 13,0x0 << 13,0x0 << 13
GPIO_PA,GPIOPAPIN13FLIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN13_Msk,0x1 << 13,0x1 << 13,0x1 << 13
GPIO_PA,GPIOPAPIN13RHIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN13_Msk,0x1 << 29,0x0 << 29,0x0 << 29
GPIO_PA,GPIOPAPIN13RHIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN13_Msk,0x1 << 29,0x1 << 29,0x1 << 29
GPIO_PA,GPIOPAPIN13SLEWRadio,GPIO_SLEWCTL_NORMAL,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN13_Msk,0x3 << 26,0x0 << 26,0x0 << 26
GPIO_PA,GPIOPAPIN13SLEWRadio,GPIO_SLEWCTL_HIGH,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN13_Msk,0x3 << 26,0x1 << 26,0x1 << 26
GPIO_PA,GPIOPAPIN13PUSELRadio,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL13_Msk,0x3 << 26,0x0 << 26,0x0 << 26
GPIO_PA,GPIOPAPIN13PUSELRadio,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL13_Msk,0x3 << 26,0x1 << 26,0x1 << 26
GPIO_PA,GPIOPAPIN13PUSELRadio,GPIO_PUSEL_PULL_DOWN,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL13_Msk,0x3 << 26,0x2 << 26,0x2 << 26
GPIO_PA,GPIOPAPIN13PUSELRadio2,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL13_Msk,0x3 << 26,0x0 << 26,0x0 << 26
GPIO_PA,GPIOPAPIN13PUSELRadio2,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL13_Msk,0x3 << 26,0x1 << 26,0x1 << 26
GPIO_PA,GPIOPAPIN14Checkbox,0
GPIO_PA,GPIOPAPIN14Checkbox,1
GPIO_PA,GPIOPAPIN14MODERadio,NUCODEGEN_GPIO_PA_MODE_INPUT,PA->MODE,0x40004000,GPIO_MODE_MODE14_Msk,0x3 << 28,0x0 << 28,0x0 << 28
GPIO_PA,GPIOPAPIN14MODERadio,NUCODEGEN_GPIO_PA_MODE_OUTPUT,PA->MODE,0x40004000,GPIO_MODE_MODE14_Msk,0x3 << 28,0x1 << 28,0x1 << 28
GPIO_PA,GPIOPAPIN14MODERadio,NUCODEGEN_GPIO_PA_MODE_OPEN_DRAIN,PA->MODE,0x40004000,GPIO_MODE_MODE14_Msk,0x3 << 28,0x2 << 28,0x2 << 28
GPIO_PA,GPIOPAPIN14MODERadio,NUCODEGEN_GPIO_PA_MODE_QUASI,PA->MODE,0x40004000,GPIO_MODE_MODE14_Msk,0x3 << 28,0x3 << 28,0x3 << 28
GPIO_PA,GPIOPAPIN14DINOFFCheckbox,0,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF14_Msk,0x1 << 30,0x0 << 30,0x0 << 30
GPIO_PA,GPIOPAPIN14DINOFFCheckbox,1,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF14_Msk,0x1 << 30,0x1 << 30,0x1 << 30
GPIO_PA,GPIOPAPIN14DOUTRadio,0,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT14_Msk,0x1 << 14,0x0 << 14,0x0 << 14
GPIO_PA,GPIOPAPIN14DOUTRadio,1,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT14_Msk,0x1 << 14,0x1 << 14,0x1 << 14
GPIO_PA,GPIOPAPIN14DATMSKCheckbox,0,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK14_Msk,0x1 << 14,0x0 << 14,0x0 << 14
GPIO_PA,GPIOPAPIN14DATMSKCheckbox,1,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK14_Msk,0x1 << 14,0x1 << 14,0x1 << 14
GPIO_PA,GPIOPAPIN14DBENCheckbox,0,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN14_Msk,0x1 << 14,0x0 << 14,0x0 << 14
GPIO_PA,GPIOPAPIN14DBENCheckbox,1,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN14_Msk,0x1 << 14,0x1 << 14,0x1 << 14
GPIO_PA,GPIOPAPIN14INTTYPERadio,GPIO_INTTYPE_EDGE,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE14_Msk,0x1 << 14,0x0 << 14,0x0 << 14
GPIO_PA,GPIOPAPIN14INTTYPERadio,GPIO_INTTYPE_LEVEL,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE14_Msk,0x1 << 14,0x1 << 14,0x1 << 14
GPIO_PA,GPIOPAPIN14FLIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN14_Msk,0x1 << 14,0x0 << 14,0x0 << 14
GPIO_PA,GPIOPAPIN14FLIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN14_Msk,0x1 << 14,0x1 << 14,0x1 << 14
GPIO_PA,GPIOPAPIN14RHIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN14_Msk,0x1 << 30,0x0 << 30,0x0 << 30
GPIO_PA,GPIOPAPIN14RHIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN14_Msk,0x1 << 30,0x1 << 30,0x1 << 30
GPIO_PA,GPIOPAPIN14SLEWRadio,GPIO_SLEWCTL_NORMAL,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN14_Msk,0x3 << 28,0x0 << 28,0x0 << 28
GPIO_PA,GPIOPAPIN14SLEWRadio,GPIO_SLEWCTL_HIGH,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN14_Msk,0x3 << 28,0x1 << 28,0x1 << 28
GPIO_PA,GPIOPAPIN14PUSELRadio,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL14_Msk,0x3 << 28,0x0 << 28,0x0 << 28
GPIO_PA,GPIOPAPIN14PUSELRadio,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL14_Msk,0x3 << 28,0x1 << 28,0x1 << 28
GPIO_PA,GPIOPAPIN14PUSELRadio,GPIO_PUSEL_PULL_DOWN,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL14_Msk,0x3 << 28,0x2 << 28,0x2 << 28
GPIO_PA,GPIOPAPIN14PUSELRadio2,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL14_Msk,0x3 << 28,0x0 << 28,0x0 << 28
GPIO_PA,GPIOPAPIN14PUSELRadio2,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL14_Msk,0x3 << 28,0x1 << 28,0x1 << 28
GPIO_PA,GPIOPAPIN15Checkbox,0
GPIO_PA,GPIOPAPIN15Checkbox,1
GPIO_PA,GPIOPAPIN15MODERadio,NUCODEGEN_GPIO_PA_MODE_INPUT,PA->MODE,0x40004000,GPIO_MODE_MODE15_Msk,0x3 << 30,0x0 << 30,0x0 << 30
GPIO_PA,GPIOPAPIN15MODERadio,NUCODEGEN_GPIO_PA_MODE_OUTPUT,PA->MODE,0x40004000,GPIO_MODE_MODE15_Msk,0x3 << 30,0x1 << 30,0x1 << 30
GPIO_PA,GPIOPAPIN15MODERadio,NUCODEGEN_GPIO_PA_MODE_OPEN_DRAIN,PA->MODE,0x40004000,GPIO_MODE_MODE15_Msk,0x3 << 30,0x2 << 30,0x2 << 30
GPIO_PA,GPIOPAPIN15MODERadio,NUCODEGEN_GPIO_PA_MODE_QUASI,PA->MODE,0x40004000,GPIO_MODE_MODE15_Msk,0x3 << 30,0x3 << 30,0x3 << 30
GPIO_PA,GPIOPAPIN15DINOFFCheckbox,0,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF15_Msk,0x1 << 31,0x0 << 31,0x0 << 31
GPIO_PA,GPIOPAPIN15DINOFFCheckbox,1,PA->DINOFF,0x40004000+0x04,GPIO_DINOFF_DINOFF15_Msk,0x1 << 31,0x1 << 31,0x1 << 31
GPIO_PA,GPIOPAPIN15DOUTRadio,0,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT15_Msk,0x1 << 15,0x0 << 15,0x0 << 15
GPIO_PA,GPIOPAPIN15DOUTRadio,1,PA->DOUT,0x40004000+0x08,GPIO_DOUT_DOUT15_Msk,0x1 << 15,0x1 << 15,0x1 << 15
GPIO_PA,GPIOPAPIN15DATMSKCheckbox,0,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK15_Msk,0x1 << 15,0x0 << 15,0x0 << 15
GPIO_PA,GPIOPAPIN15DATMSKCheckbox,1,PA->DATMSK,0x40004000+0x0C,GPIO_DATMSK_DATMSK15_Msk,0x1 << 15,0x1 << 15,0x1 << 15
GPIO_PA,GPIOPAPIN15DBENCheckbox,0,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN15_Msk,0x1 << 15,0x0 << 15,0x0 << 15
GPIO_PA,GPIOPAPIN15DBENCheckbox,1,PA->DBEN,0x40004000+0x14,GPIO_DBEN_DBEN15_Msk,0x1 << 15,0x1 << 15,0x1 << 15
GPIO_PA,GPIOPAPIN15INTTYPERadio,GPIO_INTTYPE_EDGE,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE15_Msk,0x1 << 15,0x0 << 15,0x0 << 15
GPIO_PA,GPIOPAPIN15INTTYPERadio,GPIO_INTTYPE_LEVEL,PA->INTTYPE,0x40004000+0x18,GPIO_INTTYPE_TYPE15_Msk,0x1 << 15,0x1 << 15,0x1 << 15
GPIO_PA,GPIOPAPIN15FLIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN15_Msk,0x1 << 15,0x0 << 15,0x0 << 15
GPIO_PA,GPIOPAPIN15FLIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_FLIEN15_Msk,0x1 << 15,0x1 << 15,0x1 << 15
GPIO_PA,GPIOPAPIN15RHIENCheckbox,0,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN15_Msk,0x1 << 31,0x0 << 31,0x0 << 31
GPIO_PA,GPIOPAPIN15RHIENCheckbox,1,PA->INTEN,0x40004000+0x1C,GPIO_INTEN_RHIEN15_Msk,0x1 << 31,0x1 << 31,0x1 << 31
GPIO_PA,GPIOPAPIN15SLEWRadio,GPIO_SLEWCTL_NORMAL,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN15_Msk,0x3 << 30,0x0 << 30,0x0 << 30
GPIO_PA,GPIOPAPIN15SLEWRadio,GPIO_SLEWCTL_HIGH,PA->SLEWCTL,0x40004000+0x28,GPIO_SLEWCTL_HSREN15_Msk,0x3 << 30,0x1 << 30,0x1 << 30
GPIO_PA,GPIOPAPIN15PUSELRadio,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL15_Msk,0x3 << 30,0x0 << 30,0x0 << 30
GPIO_PA,GPIOPAPIN15PUSELRadio,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL15_Msk,0x3 << 30,0x1 << 30,0x1 << 30
GPIO_PA,GPIOPAPIN15PUSELRadio,GPIO_PUSEL_PULL_DOWN,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL15_Msk,0x3 << 30,0x2 << 30,0x2 << 30
GPIO_PA,GPIOPAPIN15PUSELRadio2,GPIO_PUSEL_DISABLE,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL15_Msk,0x3 << 30,0x0 << 30,0x0 << 30
GPIO_PA,GPIOPAPIN15PUSELRadio2,GPIO_PUSEL_PULL_UP,PA->PUSEL,0x40004000+0x30,GPIO_PUSEL_PUSEL15_Msk,0x3 << 30,0x1 << 30,0x1 << 30
GPIO_PA,GPIOPACLRDBICLKONCheckboxBoolean,false,GPIO->DBCTL,0x40004440,GPIO_DBCTL_ICLKONA_Msk,0x1 << 16,0x1 << 16,0x1 << 16
GPIO_PA,GPIOPACLRDBICLKONCheckboxBoolean,true,GPIO->DBCTL,0x40004440,GPIO_DBCTL_ICLKONA_Msk,0x1 << 16,0x0 << 16,0x0 << 16
GPIO_PA,GPIOPAINTCheckboxBoolean,false
GPIO_PA,GPIOPAINTCheckboxBoolean,true
GPIO_PA,GPIOPAEINT0CheckboxBoolean,false
GPIO_PA,GPIOPAEINT0CheckboxBoolean,true
GPIO_PA,GPIOPAEINT1CheckboxBoolean,false
GPIO_PA,GPIOPAEINT1CheckboxBoolean,true
GPIO_PA,GPIOPAEINT4CheckboxBoolean,false
GPIO_PA,GPIOPAEINT4CheckboxBoolean,true
GPIO_PB,GPIOPBPIN0Checkbox,0
GPIO_PB,GPIOPBPIN0Checkbox,1
GPIO_PB,GPIOPBPIN0MODERadio,NUCODEGEN_GPIO_PB_MODE_INPUT,PB->MODE,0x40004040,GPIO_MODE_MODE0_Msk,0x3,NUCODEGEN_GPIO_PB_MODE_INPUT,0x0
GPIO_PB,GPIOPBPIN0MODERadio,NUCODEGEN_GPIO_PB_MODE_OUTPUT,PB->MODE,0x40004040,GPIO_MODE_MODE0_Msk,0x3,NUCODEGEN_GPIO_PB_MODE_OUTPUT,0x1
GPIO_PB,GPIOPBPIN0MODERadio,NUCODEGEN_GPIO_PB_MODE_OPEN_DRAIN,PB->MODE,0x40004040,GPIO_MODE_MODE0_Msk,0x3,NUCODEGEN_GPIO_PB_MODE_OPEN_DRAIN,0x2
GPIO_PB,GPIOPBPIN0MODERadio,NUCODEGEN_GPIO_PB_MODE_QUASI,PB->MODE,0x40004040,GPIO_MODE_MODE0_Msk,0x3,NUCODEGEN_GPIO_PB_MODE_QUASI,0x3
GPIO_PB,GPIOPBPIN0DINOFFCheckbox,0,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF0_Msk,0x1 << 16,0x0 << 16,0x0 << 16
GPIO_PB,GPIOPBPIN0DINOFFCheckbox,1,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF0_Msk,0x1 << 16,GPIO_DINOFF_DINOFF0_Msk,0x1 << 16
GPIO_PB,GPIOPBPIN0DOUTRadio,0,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT0_Msk,0x1,0x0,0x0
GPIO_PB,GPIOPBPIN0DOUTRadio,1,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT0_Msk,0x1,GPIO_DOUT_DOUT0_Msk,0x1
GPIO_PB,GPIOPBPIN0DATMSKCheckbox,0,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK0_Msk,0x1,0x0,0x0
GPIO_PB,GPIOPBPIN0DATMSKCheckbox,1,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK0_Msk,0x1,GPIO_DATMSK_DATMSK0_Msk,0x1
GPIO_PB,GPIOPBPIN0DBENCheckbox,0,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN0_Msk,0x1,0x0,0x0
GPIO_PB,GPIOPBPIN0DBENCheckbox,1,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN0_Msk,0x1,GPIO_DBEN_DBEN0_Msk,0x1
GPIO_PB,GPIOPBPIN0INTTYPERadio,GPIO_INTTYPE_EDGE,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE0_Msk,0x1,GPIO_INTTYPE_EDGE,0x0
GPIO_PB,GPIOPBPIN0INTTYPERadio,GPIO_INTTYPE_LEVEL,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE0_Msk,0x1,GPIO_INTTYPE_LEVEL,0x1
GPIO_PB,GPIOPBPIN0FLIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN0_Msk,0x1,0x0,0x0
GPIO_PB,GPIOPBPIN0FLIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN0_Msk,0x1,GPIO_INTEN_FLIEN0_Msk,0x1
GPIO_PB,GPIOPBPIN0RHIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN0_Msk,0x1 << 16,0x0 << 16,0x0 << 16
GPIO_PB,GPIOPBPIN0RHIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN0_Msk,0x1 << 16,GPIO_INTEN_RHIEN0_Msk,0x1 << 16
GPIO_PB,GPIOPBPIN0SLEWRadio,GPIO_SLEWCTL_NORMAL,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN0_Msk,0x3,GPIO_SLEWCTL_NORMAL,0x0
GPIO_PB,GPIOPBPIN0SLEWRadio,GPIO_SLEWCTL_HIGH,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN0_Msk,0x3,GPIO_SLEWCTL_HIGH,0x1
GPIO_PB,GPIOPBPIN0PUSELRadio,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL0_Msk,0x3,GPIO_PUSEL_DISABLE,0x0
GPIO_PB,GPIOPBPIN0PUSELRadio,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL0_Msk,0x3,GPIO_PUSEL_PULL_UP,0x1
GPIO_PB,GPIOPBPIN0PUSELRadio,GPIO_PUSEL_PULL_DOWN,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL0_Msk,0x3,GPIO_PUSEL_PULL_DOWN,0x2
GPIO_PB,GPIOPBPIN0PUSELRadio2,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL0_Msk,0x3,GPIO_PUSEL_DISABLE,0x0
GPIO_PB,GPIOPBPIN0PUSELRadio2,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL0_Msk,0x3,GPIO_PUSEL_PULL_UP,0x1
GPIO_PB,GPIOPBPIN1Checkbox,0
GPIO_PB,GPIOPBPIN1Checkbox,1
GPIO_PB,GPIOPBPIN1MODERadio,NUCODEGEN_GPIO_PB_MODE_INPUT,PB->MODE,0x40004040,GPIO_MODE_MODE1_Msk,0x3 << 2,0x0 << 2,0x0 << 2
GPIO_PB,GPIOPBPIN1MODERadio,NUCODEGEN_GPIO_PB_MODE_OUTPUT,PB->MODE,0x40004040,GPIO_MODE_MODE1_Msk,0x3 << 2,0x1 << 2,0x1 << 2
GPIO_PB,GPIOPBPIN1MODERadio,NUCODEGEN_GPIO_PB_MODE_OPEN_DRAIN,PB->MODE,0x40004040,GPIO_MODE_MODE1_Msk,0x3 << 2,0x2 << 2,0x2 << 2
GPIO_PB,GPIOPBPIN1MODERadio,NUCODEGEN_GPIO_PB_MODE_QUASI,PB->MODE,0x40004040,GPIO_MODE_MODE1_Msk,0x3 << 2,0x3 << 2,0x3 << 2
GPIO_PB,GPIOPBPIN1DINOFFCheckbox,0,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF1_Msk,0x1 << 17,0x0 << 17,0x0 << 17
GPIO_PB,GPIOPBPIN1DINOFFCheckbox,1,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF1_Msk,0x1 << 17,0x1 << 17,0x1 << 17
GPIO_PB,GPIOPBPIN1DOUTRadio,0,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT1_Msk,0x1 << 1,0x0 << 1,0x0 << 1
GPIO_PB,GPIOPBPIN1DOUTRadio,1,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT1_Msk,0x1 << 1,0x1 << 1,0x1 << 1
GPIO_PB,GPIOPBPIN1DATMSKCheckbox,0,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK1_Msk,0x1 << 1,0x0 << 1,0x0 << 1
GPIO_PB,GPIOPBPIN1DATMSKCheckbox,1,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK1_Msk,0x1 << 1,0x1 << 1,0x1 << 1
GPIO_PB,GPIOPBPIN1DBENCheckbox,0,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN1_Msk,0x1 << 1,0x0 << 1,0x0 << 1
GPIO_PB,GPIOPBPIN1DBENCheckbox,1,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN1_Msk,0x1 << 1,0x1 << 1,0x1 << 1
GPIO_PB,GPIOPBPIN1INTTYPERadio,GPIO_INTTYPE_EDGE,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE1_Msk,0x1 << 1,0x0 << 1,0x0 << 1
GPIO_PB,GPIOPBPIN1INTTYPERadio,GPIO_INTTYPE_LEVEL,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE1_Msk,0x1 << 1,0x1 << 1,0x1 << 1
GPIO_PB,GPIOPBPIN1FLIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN1_Msk,0x1 << 1,0x0 << 1,0x0 << 1
GPIO_PB,GPIOPBPIN1FLIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN1_Msk,0x1 << 1,0x1 << 1,0x1 << 1
GPIO_PB,GPIOPBPIN1RHIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN1_Msk,0x1 << 17,0x0 << 17,0x0 << 17
GPIO_PB,GPIOPBPIN1RHIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN1_Msk,0x1 << 17,0x1 << 17,0x1 << 17
GPIO_PB,GPIOPBPIN1SLEWRadio,GPIO_SLEWCTL_NORMAL,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN1_Msk,0x3 << 2,0x0 << 2,0x0 << 2
GPIO_PB,GPIOPBPIN1SLEWRadio,GPIO_SLEWCTL_HIGH,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN1_Msk,0x3 << 2,0x1 << 2,0x1 << 2
GPIO_PB,GPIOPBPIN1PUSELRadio,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL1_Msk,0x3 << 2,0x0 << 2,0x0 << 2
GPIO_PB,GPIOPBPIN1PUSELRadio,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL1_Msk,0x3 << 2,0x1 << 2,0x1 << 2
GPIO_PB,GPIOPBPIN1PUSELRadio,GPIO_PUSEL_PULL_DOWN,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL1_Msk,0x3 << 2,0x2 << 2,0x2 << 2
GPIO_PB,GPIOPBPIN1PUSELRadio2,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL1_Msk,0x3 << 2,0x0 << 2,0x0 << 2
GPIO_PB,GPIOPBPIN1PUSELRadio2,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL1_Msk,0x3 << 2,0x1 << 2,0x1 << 2
GPIO_PB,GPIOPBPIN2Checkbox,0
GPIO_PB,GPIOPBPIN2Checkbox,1
GPIO_PB,GPIOPBPIN2MODERadio,NUCODEGEN_GPIO_PB_MODE_INPUT,PB->MODE,0x40004040,GPIO_MODE_MODE2_Msk,0x3 << 4,0x0 << 4,0x0 << 4
GPIO_PB,GPIOPBPIN2MODERadio,NUCODEGEN_GPIO_PB_MODE_OUTPUT,PB->MODE,0x40004040,GPIO_MODE_MODE2_Msk,0x3 << 4,0x1 << 4,0x1 << 4
GPIO_PB,GPIOPBPIN2MODERadio,NUCODEGEN_GPIO_PB_MODE_OPEN_DRAIN,PB->MODE,0x40004040,GPIO_MODE_MODE2_Msk,0x3 << 4,0x2 << 4,0x2 << 4
GPIO_PB,GPIOPBPIN2MODERadio,NUCODEGEN_GPIO_PB_MODE_QUASI,PB->MODE,0x40004040,GPIO_MODE_MODE2_Msk,0x3 << 4,0x3 << 4,0x3 << 4
GPIO_PB,GPIOPBPIN2DINOFFCheckbox,0,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF2_Msk,0x1 << 18,0x0 << 18,0x0 << 18
GPIO_PB,GPIOPBPIN2DINOFFCheckbox,1,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF2_Msk,0x1 << 18,0x1 << 18,0x1 << 18
GPIO_PB,GPIOPBPIN2DOUTRadio,0,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT2_Msk,0x1 << 2,0x0 << 2,0x0 << 2
GPIO_PB,GPIOPBPIN2DOUTRadio,1,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT2_Msk,0x1 << 2,0x1 << 2,0x1 << 2
GPIO_PB,GPIOPBPIN2DATMSKCheckbox,0,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK2_Msk,0x1 << 2,0x0 << 2,0x0 << 2
GPIO_PB,GPIOPBPIN2DATMSKCheckbox,1,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK2_Msk,0x1 << 2,0x1 << 2,0x1 << 2
GPIO_PB,GPIOPBPIN2DBENCheckbox,0,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN2_Msk,0x1 << 2,0x0 << 2,0x0 << 2
GPIO_PB,GPIOPBPIN2DBENCheckbox,1,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN2_Msk,0x1 << 2,0x1 << 2,0x1 << 2
GPIO_PB,GPIOPBPIN2INTTYPERadio,GPIO_INTTYPE_EDGE,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE2_Msk,0x1 << 2,0x0 << 2,0x0 << 2
GPIO_PB,GPIOPBPIN2INTTYPERadio,GPIO_INTTYPE_LEVEL,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE2_Msk,0x1 << 2,0x1 << 2,0x1 << 2
GPIO_PB,GPIOPBPIN2FLIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN2_Msk,0x1 << 2,0x0 << 2,0x0 << 2
GPIO_PB,GPIOPBPIN2FLIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN2_Msk,0x1 << 2,0x1 << 2,0x1 << 2
GPIO_PB,GPIOPBPIN2RHIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN2_Msk,0x1 << 18,0x0 << 18,0x0 << 18
GPIO_PB,GPIOPBPIN2RHIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN2_Msk,0x1 << 18,0x1 << 18,0x1 << 18
GPIO_PB,GPIOPBPIN2SLEWRadio,GPIO_SLEWCTL_NORMAL,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN2_Msk,0x3 << 4,0x0 << 4,0x0 << 4
GPIO_PB,GPIOPBPIN2SLEWRadio,GPIO_SLEWCTL_HIGH,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN2_Msk,0x3 << 4,0x1 << 4,0x1 << 4
GPIO_PB,GPIOPBPIN2PUSELRadio,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL2_Msk,0x3 << 4,0x0 << 4,0x0 << 4
GPIO_PB,GPIOPBPIN2PUSELRadio,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL2_Msk,0x3 << 4,0x1 << 4,0x1 << 4
GPIO_PB,GPIOPBPIN2PUSELRadio,GPIO_PUSEL_PULL_DOWN,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL2_Msk,0x3 << 4,0x2 << 4,0x2 << 4
GPIO_PB,GPIOPBPIN2PUSELRadio2,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL2_Msk,0x3 << 4,0x0 << 4,0x0 << 4
GPIO_PB,GPIOPBPIN2PUSELRadio2,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL2_Msk,0x3 << 4,0x1 << 4,0x1 << 4
GPIO_PB,GPIOPBPIN3Checkbox,0
GPIO_PB,GPIOPBPIN3Checkbox,1
GPIO_PB,GPIOPBPIN3MODERadio,NUCODEGEN_GPIO_PB_MODE_INPUT,PB->MODE,0x40004040,GPIO_MODE_MODE3_Msk,0x3 << 6,0x0 << 6,0x0 << 6
GPIO_PB,GPIOPBPIN3MODERadio,NUCODEGEN_GPIO_PB_MODE_OUTPUT,PB->MODE,0x40004040,GPIO_MODE_MODE3_Msk,0x3 << 6,0x1 << 6,0x1 << 6
GPIO_PB,GPIOPBPIN3MODERadio,NUCODEGEN_GPIO_PB_MODE_OPEN_DRAIN,PB->MODE,0x40004040,GPIO_MODE_MODE3_Msk,0x3 << 6,0x2 << 6,0x2 << 6
GPIO_PB,GPIOPBPIN3MODERadio,NUCODEGEN_GPIO_PB_MODE_QUASI,PB->MODE,0x40004040,GPIO_MODE_MODE3_Msk,0x3 << 6,0x3 << 6,0x3 << 6
GPIO_PB,GPIOPBPIN3DINOFFCheckbox,0,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF3_Msk,0x1 << 19,0x0 << 19,0x0 << 19
GPIO_PB,GPIOPBPIN3DINOFFCheckbox,1,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF3_Msk,0x1 << 19,0x1 << 19,0x1 << 19
GPIO_PB,GPIOPBPIN3DOUTRadio,0,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT3_Msk,0x1 << 3,0x0 << 3,0x0 << 3
GPIO_PB,GPIOPBPIN3DOUTRadio,1,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT3_Msk,0x1 << 3,0x1 << 3,0x1 << 3
GPIO_PB,GPIOPBPIN3DATMSKCheckbox,0,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK3_Msk,0x1 << 3,0x0 << 3,0x0 << 3
GPIO_PB,GPIOPBPIN3DATMSKCheckbox,1,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK3_Msk,0x1 << 3,0x1 << 3,0x1 << 3
GPIO_PB,GPIOPBPIN3DBENCheckbox,0,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN3_Msk,0x1 << 3,0x0 << 3,0x0 << 3
GPIO_PB,GPIOPBPIN3DBENCheckbox,1,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN3_Msk,0x1 << 3,0x1 << 3,0x1 << 3
GPIO_PB,GPIOPBPIN3INTTYPERadio,GPIO_INTTYPE_EDGE,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE3_Msk,0x1 << 3,0x0 << 3,0x0 << 3
GPIO_PB,GPIOPBPIN3INTTYPERadio,GPIO_INTTYPE_LEVEL,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE3_Msk,0x1 << 3,0x1 << 3,0x1 << 3
GPIO_PB,GPIOPBPIN3FLIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN3_Msk,0x1 << 3,0x0 << 3,0x0 << 3
GPIO_PB,GPIOPBPIN3FLIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN3_Msk,0x1 << 3,0x1 << 3,0x1 << 3
GPIO_PB,GPIOPBPIN3RHIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN3_Msk,0x1 << 19,0x0 << 19,0x0 << 19
GPIO_PB,GPIOPBPIN3RHIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN3_Msk,0x1 << 19,0x1 << 19,0x1 << 19
GPIO_PB,GPIOPBPIN3SLEWRadio,GPIO_SLEWCTL_NORMAL,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN3_Msk,0x3 << 6,0x0 << 6,0x0 << 6
GPIO_PB,GPIOPBPIN3SLEWRadio,GPIO_SLEWCTL_HIGH,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN3_Msk,0x3 << 6,0x1 << 6,0x1 << 6
GPIO_PB,GPIOPBPIN3PUSELRadio,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL3_Msk,0x3 << 6,0x0 << 6,0x0 << 6
GPIO_PB,GPIOPBPIN3PUSELRadio,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL3_Msk,0x3 << 6,0x1 << 6,0x1 << 6
GPIO_PB,GPIOPBPIN3PUSELRadio,GPIO_PUSEL_PULL_DOWN,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL3_Msk,0x3 << 6,0x2 << 6,0x2 << 6
GPIO_PB,GPIOPBPIN3PUSELRadio2,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL3_Msk,0x3 << 6,0x0 << 6,0x0 << 6
GPIO_PB,GPIOPBPIN3PUSELRadio2,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL3_Msk,0x3 << 6,0x1 << 6,0x1 << 6
GPIO_PB,GPIOPBPIN4Checkbox,0
GPIO_PB,GPIOPBPIN4Checkbox,1
GPIO_PB,GPIOPBPIN4MODERadio,NUCODEGEN_GPIO_PB_MODE_INPUT,PB->MODE,0x40004040,GPIO_MODE_MODE4_Msk,0x3 << 8,0x0 << 8,0x0 << 8
GPIO_PB,GPIOPBPIN4MODERadio,NUCODEGEN_GPIO_PB_MODE_OUTPUT,PB->MODE,0x40004040,GPIO_MODE_MODE4_Msk,0x3 << 8,0x1 << 8,0x1 << 8
GPIO_PB,GPIOPBPIN4MODERadio,NUCODEGEN_GPIO_PB_MODE_OPEN_DRAIN,PB->MODE,0x40004040,GPIO_MODE_MODE4_Msk,0x3 << 8,0x2 << 8,0x2 << 8
GPIO_PB,GPIOPBPIN4MODERadio,NUCODEGEN_GPIO_PB_MODE_QUASI,PB->MODE,0x40004040,GPIO_MODE_MODE4_Msk,0x3 << 8,0x3 << 8,0x3 << 8
GPIO_PB,GPIOPBPIN4DINOFFCheckbox,0,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF4_Msk,0x1 << 20,0x0 << 20,0x0 << 20
GPIO_PB,GPIOPBPIN4DINOFFCheckbox,1,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF4_Msk,0x1 << 20,0x1 << 20,0x1 << 20
GPIO_PB,GPIOPBPIN4DOUTRadio,0,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT4_Msk,0x1 << 4,0x0 << 4,0x0 << 4
GPIO_PB,GPIOPBPIN4DOUTRadio,1,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT4_Msk,0x1 << 4,0x1 << 4,0x1 << 4
GPIO_PB,GPIOPBPIN4DATMSKCheckbox,0,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK4_Msk,0x1 << 4,0x0 << 4,0x0 << 4
GPIO_PB,GPIOPBPIN4DATMSKCheckbox,1,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK4_Msk,0x1 << 4,0x1 << 4,0x1 << 4
GPIO_PB,GPIOPBPIN4DBENCheckbox,0,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN4_Msk,0x1 << 4,0x0 << 4,0x0 << 4
GPIO_PB,GPIOPBPIN4DBENCheckbox,1,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN4_Msk,0x1 << 4,0x1 << 4,0x1 << 4
GPIO_PB,GPIOPBPIN4INTTYPERadio,GPIO_INTTYPE_EDGE,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE4_Msk,0x1 << 4,0x0 << 4,0x0 << 4
GPIO_PB,GPIOPBPIN4INTTYPERadio,GPIO_INTTYPE_LEVEL,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE4_Msk,0x1 << 4,0x1 << 4,0x1 << 4
GPIO_PB,GPIOPBPIN4FLIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN4_Msk,0x1 << 4,0x0 << 4,0x0 << 4
GPIO_PB,GPIOPBPIN4FLIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN4_Msk,0x1 << 4,0x1 << 4,0x1 << 4
GPIO_PB,GPIOPBPIN4RHIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN4_Msk,0x1 << 20,0x0 << 20,0x0 << 20
GPIO_PB,GPIOPBPIN4RHIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN4_Msk,0x1 << 20,0x1 << 20,0x1 << 20
GPIO_PB,GPIOPBPIN4SLEWRadio,GPIO_SLEWCTL_NORMAL,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN4_Msk,0x3 << 8,0x0 << 8,0x0 << 8
GPIO_PB,GPIOPBPIN4SLEWRadio,GPIO_SLEWCTL_HIGH,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN4_Msk,0x3 << 8,0x1 << 8,0x1 << 8
GPIO_PB,GPIOPBPIN4PUSELRadio,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL4_Msk,0x3 << 8,0x0 << 8,0x0 << 8
GPIO_PB,GPIOPBPIN4PUSELRadio,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL4_Msk,0x3 << 8,0x1 << 8,0x1 << 8
GPIO_PB,GPIOPBPIN4PUSELRadio,GPIO_PUSEL_PULL_DOWN,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL4_Msk,0x3 << 8,0x2 << 8,0x2 << 8
GPIO_PB,GPIOPBPIN4PUSELRadio2,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL4_Msk,0x3 << 8,0x0 << 8,0x0 << 8
GPIO_PB,GPIOPBPIN4PUSELRadio2,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL4_Msk,0x3 << 8,0x1 << 8,0x1 << 8
GPIO_PB,GPIOPBPIN5Checkbox,0
GPIO_PB,GPIOPBPIN5Checkbox,1
GPIO_PB,GPIOPBPIN5MODERadio,NUCODEGEN_GPIO_PB_MODE_INPUT,PB->MODE,0x40004040,GPIO_MODE_MODE5_Msk,0x3 << 10,0x0 << 10,0x0 << 10
GPIO_PB,GPIOPBPIN5MODERadio,NUCODEGEN_GPIO_PB_MODE_OUTPUT,PB->MODE,0x40004040,GPIO_MODE_MODE5_Msk,0x3 << 10,0x1 << 10,0x1 << 10
GPIO_PB,GPIOPBPIN5MODERadio,NUCODEGEN_GPIO_PB_MODE_OPEN_DRAIN,PB->MODE,0x40004040,GPIO_MODE_MODE5_Msk,0x3 << 10,0x2 << 10,0x2 << 10
GPIO_PB,GPIOPBPIN5MODERadio,NUCODEGEN_GPIO_PB_MODE_QUASI,PB->MODE,0x40004040,GPIO_MODE_MODE5_Msk,0x3 << 10,0x3 << 10,0x3 << 10
GPIO_PB,GPIOPBPIN5DINOFFCheckbox,0,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF5_Msk,0x1 << 21,0x0 << 21,0x0 << 21
GPIO_PB,GPIOPBPIN5DINOFFCheckbox,1,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF5_Msk,0x1 << 21,0x1 << 21,0x1 << 21
GPIO_PB,GPIOPBPIN5DOUTRadio,0,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT5_Msk,0x1 << 5,0x0 << 5,0x0 << 5
GPIO_PB,GPIOPBPIN5DOUTRadio,1,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT5_Msk,0x1 << 5,0x1 << 5,0x1 << 5
GPIO_PB,GPIOPBPIN5DATMSKCheckbox,0,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK5_Msk,0x1 << 5,0x0 << 5,0x0 << 5
GPIO_PB,GPIOPBPIN5DATMSKCheckbox,1,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK5_Msk,0x1 << 5,0x1 << 5,0x1 << 5
GPIO_PB,GPIOPBPIN5DBENCheckbox,0,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN5_Msk,0x1 << 5,0x0 << 5,0x0 << 5
GPIO_PB,GPIOPBPIN5DBENCheckbox,1,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN5_Msk,0x1 << 5,0x1 << 5,0x1 << 5
GPIO_PB,GPIOPBPIN5INTTYPERadio,GPIO_INTTYPE_EDGE,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE5_Msk,0x1 << 5,0x0 << 5,0x0 << 5
GPIO_PB,GPIOPBPIN5INTTYPERadio,GPIO_INTTYPE_LEVEL,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE5_Msk,0x1 << 5,0x1 << 5,0x1 << 5
GPIO_PB,GPIOPBPIN5FLIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN5_Msk,0x1 << 5,0x0 << 5,0x0 << 5
GPIO_PB,GPIOPBPIN5FLIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN5_Msk,0x1 << 5,0x1 << 5,0x1 << 5
GPIO_PB,GPIOPBPIN5RHIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN5_Msk,0x1 << 21,0x0 << 21,0x0 << 21
GPIO_PB,GPIOPBPIN5RHIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN5_Msk,0x1 << 21,0x1 << 21,0x1 << 21
GPIO_PB,GPIOPBPIN5SLEWRadio,GPIO_SLEWCTL_NORMAL,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN5_Msk,0x3 << 10,0x0 << 10,0x0 << 10
GPIO_PB,GPIOPBPIN5SLEWRadio,GPIO_SLEWCTL_HIGH,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN5_Msk,0x3 << 10,0x1 << 10,0x1 << 10
GPIO_PB,GPIOPBPIN5PUSELRadio,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL5_Msk,0x3 << 10,0x0 << 10,0x0 << 10
GPIO_PB,GPIOPBPIN5PUSELRadio,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL5_Msk,0x3 << 10,0x1 << 10,0x1 << 10
GPIO_PB,GPIOPBPIN5PUSELRadio,GPIO_PUSEL_PULL_DOWN,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL5_Msk,0x3 << 10,0x2 << 10,0x2 << 10
GPIO_PB,GPIOPBPIN5PUSELRadio2,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL5_Msk,0x3 << 10,0x0 << 10,0x0 << 10
GPIO_PB,GPIOPBPIN5PUSELRadio2,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL5_Msk,0x3 << 10,0x1 << 10,0x1 << 10
GPIO_PB,GPIOPBPIN6Checkbox,0
GPIO_PB,GPIOPBPIN6Checkbox,1
GPIO_PB,GPIOPBPIN6MODERadio,NUCODEGEN_GPIO_PB_MODE_INPUT,PB->MODE,0x40004040,GPIO_MODE_MODE6_Msk,0x3 << 12,0x0 << 12,0x0 << 12
GPIO_PB,GPIOPBPIN6MODERadio,NUCODEGEN_GPIO_PB_MODE_OUTPUT,PB->MODE,0x40004040,GPIO_MODE_MODE6_Msk,0x3 << 12,0x1 << 12,0x1 << 12
GPIO_PB,GPIOPBPIN6MODERadio,NUCODEGEN_GPIO_PB_MODE_OPEN_DRAIN,PB->MODE,0x40004040,GPIO_MODE_MODE6_Msk,0x3 << 12,0x2 << 12,0x2 << 12
GPIO_PB,GPIOPBPIN6MODERadio,NUCODEGEN_GPIO_PB_MODE_QUASI,PB->MODE,0x40004040,GPIO_MODE_MODE6_Msk,0x3 << 12,0x3 << 12,0x3 << 12
GPIO_PB,GPIOPBPIN6DINOFFCheckbox,0,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF6_Msk,0x1 << 22,0x0 << 22,0x0 << 22
GPIO_PB,GPIOPBPIN6DINOFFCheckbox,1,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF6_Msk,0x1 << 22,0x1 << 22,0x1 << 22
GPIO_PB,GPIOPBPIN6DOUTRadio,0,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT6_Msk,0x1 << 6,0x0 << 6,0x0 << 6
GPIO_PB,GPIOPBPIN6DOUTRadio,1,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT6_Msk,0x1 << 6,0x1 << 6,0x1 << 6
GPIO_PB,GPIOPBPIN6DATMSKCheckbox,0,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK6_Msk,0x1 << 6,0x0 << 6,0x0 << 6
GPIO_PB,GPIOPBPIN6DATMSKCheckbox,1,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK6_Msk,0x1 << 6,0x1 << 6,0x1 << 6
GPIO_PB,GPIOPBPIN6DBENCheckbox,0,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN6_Msk,0x1 << 6,0x0 << 6,0x0 << 6
GPIO_PB,GPIOPBPIN6DBENCheckbox,1,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN6_Msk,0x1 << 6,0x1 << 6,0x1 << 6
GPIO_PB,GPIOPBPIN6INTTYPERadio,GPIO_INTTYPE_EDGE,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE6_Msk,0x1 << 6,0x0 << 6,0x0 << 6
GPIO_PB,GPIOPBPIN6INTTYPERadio,GPIO_INTTYPE_LEVEL,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE6_Msk,0x1 << 6,0x1 << 6,0x1 << 6
GPIO_PB,GPIOPBPIN6FLIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN6_Msk,0x1 << 6,0x0 << 6,0x0 << 6
GPIO_PB,GPIOPBPIN6FLIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN6_Msk,0x1 << 6,0x1 << 6,0x1 << 6
GPIO_PB,GPIOPBPIN6RHIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN6_Msk,0x1 << 22,0x0 << 22,0x0 << 22
GPIO_PB,GPIOPBPIN6RHIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN6_Msk,0x1 << 22,0x1 << 22,0x1 << 22
GPIO_PB,GPIOPBPIN6SLEWRadio,GPIO_SLEWCTL_NORMAL,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN6_Msk,0x3 << 12,0x0 << 12,0x0 << 12
GPIO_PB,GPIOPBPIN6SLEWRadio,GPIO_SLEWCTL_HIGH,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN6_Msk,0x3 << 12,0x1 << 12,0x1 << 12
GPIO_PB,GPIOPBPIN6PUSELRadio,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL6_Msk,0x3 << 12,0x0 << 12,0x0 << 12
GPIO_PB,GPIOPBPIN6PUSELRadio,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL6_Msk,0x3 << 12,0x1 << 12,0x1 << 12
GPIO_PB,GPIOPBPIN6PUSELRadio,GPIO_PUSEL_PULL_DOWN,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL6_Msk,0x3 << 12,0x2 << 12,0x2 << 12
GPIO_PB,GPIOPBPIN6PUSELRadio2,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL6_Msk,0x3 << 12,0x0 << 12,0x0 << 12
GPIO_PB,GPIOPBPIN6PUSELRadio2,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL6_Msk,0x3 << 12,0x1 << 12,0x1 << 12
GPIO_PB,GPIOPBPIN7Checkbox,0
GPIO_PB,GPIOPBPIN7Checkbox,1
GPIO_PB,GPIOPBPIN7MODERadio,NUCODEGEN_GPIO_PB_MODE_INPUT,PB->MODE,0x40004040,GPIO_MODE_MODE7_Msk,0x3 << 14,0x0 << 14,0x0 << 14
GPIO_PB,GPIOPBPIN7MODERadio,NUCODEGEN_GPIO_PB_MODE_OUTPUT,PB->MODE,0x40004040,GPIO_MODE_MODE7_Msk,0x3 << 14,0x1 << 14,0x1 << 14
GPIO_PB,GPIOPBPIN7MODERadio,NUCODEGEN_GPIO_PB_MODE_OPEN_DRAIN,PB->MODE,0x40004040,GPIO_MODE_MODE7_Msk,0x3 << 14,0x2 << 14,0x2 << 14
GPIO_PB,GPIOPBPIN7MODERadio,NUCODEGEN_GPIO_PB_MODE_QUASI,PB->MODE,0x40004040,GPIO_MODE_MODE7_Msk,0x3 << 14,0x3 << 14,0x3 << 14
GPIO_PB,GPIOPBPIN7DINOFFCheckbox,0,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF7_Msk,0x1 << 23,0x0 << 23,0x0 << 23
GPIO_PB,GPIOPBPIN7DINOFFCheckbox,1,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF7_Msk,0x1 << 23,0x1 << 23,0x1 << 23
GPIO_PB,GPIOPBPIN7DOUTRadio,0,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT7_Msk,0x1 << 7,0x0 << 7,0x0 << 7
GPIO_PB,GPIOPBPIN7DOUTRadio,1,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT7_Msk,0x1 << 7,0x1 << 7,0x1 << 7
GPIO_PB,GPIOPBPIN7DATMSKCheckbox,0,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK7_Msk,0x1 << 7,0x0 << 7,0x0 << 7
GPIO_PB,GPIOPBPIN7DATMSKCheckbox,1,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK7_Msk,0x1 << 7,0x1 << 7,0x1 << 7
GPIO_PB,GPIOPBPIN7DBENCheckbox,0,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN7_Msk,0x1 << 7,0x0 << 7,0x0 << 7
GPIO_PB,GPIOPBPIN7DBENCheckbox,1,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN7_Msk,0x1 << 7,0x1 << 7,0x1 << 7
GPIO_PB,GPIOPBPIN7INTTYPERadio,GPIO_INTTYPE_EDGE,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE7_Msk,0x1 << 7,0x0 << 7,0x0 << 7
GPIO_PB,GPIOPBPIN7INTTYPERadio,GPIO_INTTYPE_LEVEL,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE7_Msk,0x1 << 7,0x1 << 7,0x1 << 7
GPIO_PB,GPIOPBPIN7FLIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN7_Msk,0x1 << 7,0x0 << 7,0x0 << 7
GPIO_PB,GPIOPBPIN7FLIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN7_Msk,0x1 << 7,0x1 << 7,0x1 << 7
GPIO_PB,GPIOPBPIN7RHIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN7_Msk,0x1 << 23,0x0 << 23,0x0 << 23
GPIO_PB,GPIOPBPIN7RHIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN7_Msk,0x1 << 23,0x1 << 23,0x1 << 23
GPIO_PB,GPIOPBPIN7SLEWRadio,GPIO_SLEWCTL_NORMAL,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN7_Msk,0x3 << 14,0x0 << 14,0x0 << 14
GPIO_PB,GPIOPBPIN7SLEWRadio,GPIO_SLEWCTL_HIGH,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN7_Msk,0x3 << 14,0x1 << 14,0x1 << 14
GPIO_PB,GPIOPBPIN7PUSELRadio,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL7_Msk,0x3 << 14,0x0 << 14,0x0 << 14
GPIO_PB,GPIOPBPIN7PUSELRadio,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL7_Msk,0x3 << 14,0x1 << 14,0x1 << 14
GPIO_PB,GPIOPBPIN7PUSELRadio,GPIO_PUSEL_PULL_DOWN,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL7_Msk,0x3 << 14,0x2 << 14,0x2 << 14
GPIO_PB,GPIOPBPIN7PUSELRadio2,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL7_Msk,0x3 << 14,0x0 << 14,0x0 << 14
GPIO_PB,GPIOPBPIN7PUSELRadio2,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL7_Msk,0x3 << 14,0x1 << 14,0x1 << 14
GPIO_PB,GPIOPBPIN8Checkbox,0
GPIO_PB,GPIOPBPIN8Checkbox,1
GPIO_PB,GPIOPBPIN8MODERadio,NUCODEGEN_GPIO_PB_MODE_INPUT,PB->MODE,0x40004040,GPIO_MODE_MODE8_Msk,0x3 << 16,0x0 << 16,0x0 << 16
GPIO_PB,GPIOPBPIN8MODERadio,NUCODEGEN_GPIO_PB_MODE_OUTPUT,PB->MODE,0x40004040,GPIO_MODE_MODE8_Msk,0x3 << 16,0x1 << 16,0x1 << 16
GPIO_PB,GPIOPBPIN8MODERadio,NUCODEGEN_GPIO_PB_MODE_OPEN_DRAIN,PB->MODE,0x40004040,GPIO_MODE_MODE8_Msk,0x3 << 16,0x2 << 16,0x2 << 16
GPIO_PB,GPIOPBPIN8MODERadio,NUCODEGEN_GPIO_PB_MODE_QUASI,PB->MODE,0x40004040,GPIO_MODE_MODE8_Msk,0x3 << 16,0x3 << 16,0x3 << 16
GPIO_PB,GPIOPBPIN8DINOFFCheckbox,0,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF8_Msk,0x1 << 24,0x0 << 24,0x0 << 24
GPIO_PB,GPIOPBPIN8DINOFFCheckbox,1,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF8_Msk,0x1 << 24,0x1 << 24,0x1 << 24
GPIO_PB,GPIOPBPIN8DOUTRadio,0,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT8_Msk,0x1 << 8,0x0 << 8,0x0 << 8
GPIO_PB,GPIOPBPIN8DOUTRadio,1,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT8_Msk,0x1 << 8,0x1 << 8,0x1 << 8
GPIO_PB,GPIOPBPIN8DATMSKCheckbox,0,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK8_Msk,0x1 << 8,0x0 << 8,0x0 << 8
GPIO_PB,GPIOPBPIN8DATMSKCheckbox,1,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK8_Msk,0x1 << 8,0x1 << 8,0x1 << 8
GPIO_PB,GPIOPBPIN8DBENCheckbox,0,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN8_Msk,0x1 << 8,0x0 << 8,0x0 << 8
GPIO_PB,GPIOPBPIN8DBENCheckbox,1,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN8_Msk,0x1 << 8,0x1 << 8,0x1 << 8
GPIO_PB,GPIOPBPIN8INTTYPERadio,GPIO_INTTYPE_EDGE,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE8_Msk,0x1 << 8,0x0 << 8,0x0 << 8
GPIO_PB,GPIOPBPIN8INTTYPERadio,GPIO_INTTYPE_LEVEL,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE8_Msk,0x1 << 8,0x1 << 8,0x1 << 8
GPIO_PB,GPIOPBPIN8FLIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN8_Msk,0x1 << 8,0x0 << 8,0x0 << 8
GPIO_PB,GPIOPBPIN8FLIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN8_Msk,0x1 << 8,0x1 << 8,0x1 << 8
GPIO_PB,GPIOPBPIN8RHIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN8_Msk,0x1 << 24,0x0 << 24,0x0 << 24
GPIO_PB,GPIOPBPIN8RHIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN8_Msk,0x1 << 24,0x1 << 24,0x1 << 24
GPIO_PB,GPIOPBPIN8SLEWRadio,GPIO_SLEWCTL_NORMAL,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN8_Msk,0x3 << 16,0x0 << 16,0x0 << 16
GPIO_PB,GPIOPBPIN8SLEWRadio,GPIO_SLEWCTL_HIGH,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN8_Msk,0x3 << 16,0x1 << 16,0x1 << 16
GPIO_PB,GPIOPBPIN8PUSELRadio,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL8_Msk,0x3 << 16,0x0 << 16,0x0 << 16
GPIO_PB,GPIOPBPIN8PUSELRadio,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL8_Msk,0x3 << 16,0x1 << 16,0x1 << 16
GPIO_PB,GPIOPBPIN8PUSELRadio,GPIO_PUSEL_PULL_DOWN,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL8_Msk,0x3 << 16,0x2 << 16,0x2 << 16
GPIO_PB,GPIOPBPIN8PUSELRadio2,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL8_Msk,0x3 << 16,0x0 << 16,0x0 << 16
GPIO_PB,GPIOPBPIN8PUSELRadio2,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL8_Msk,0x3 << 16,0x1 << 16,0x1 << 16
GPIO_PB,GPIOPBPIN9Checkbox,0
GPIO_PB,GPIOPBPIN9Checkbox,1
GPIO_PB,GPIOPBPIN9MODERadio,NUCODEGEN_GPIO_PB_MODE_INPUT,PB->MODE,0x40004040,GPIO_MODE_MODE9_Msk,0x3 << 18,0x0 << 18,0x0 << 18
GPIO_PB,GPIOPBPIN9MODERadio,NUCODEGEN_GPIO_PB_MODE_OUTPUT,PB->MODE,0x40004040,GPIO_MODE_MODE9_Msk,0x3 << 18,0x1 << 18,0x1 << 18
GPIO_PB,GPIOPBPIN9MODERadio,NUCODEGEN_GPIO_PB_MODE_OPEN_DRAIN,PB->MODE,0x40004040,GPIO_MODE_MODE9_Msk,0x3 << 18,0x2 << 18,0x2 << 18
GPIO_PB,GPIOPBPIN9MODERadio,NUCODEGEN_GPIO_PB_MODE_QUASI,PB->MODE,0x40004040,GPIO_MODE_MODE9_Msk,0x3 << 18,0x3 << 18,0x3 << 18
GPIO_PB,GPIOPBPIN9DINOFFCheckbox,0,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF9_Msk,0x1 << 25,0x0 << 25,0x0 << 25
GPIO_PB,GPIOPBPIN9DINOFFCheckbox,1,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF9_Msk,0x1 << 25,0x1 << 25,0x1 << 25
GPIO_PB,GPIOPBPIN9DOUTRadio,0,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT9_Msk,0x1 << 9,0x0 << 9,0x0 << 9
GPIO_PB,GPIOPBPIN9DOUTRadio,1,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT9_Msk,0x1 << 9,0x1 << 9,0x1 << 9
GPIO_PB,GPIOPBPIN9DATMSKCheckbox,0,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK9_Msk,0x1 << 9,0x0 << 9,0x0 << 9
GPIO_PB,GPIOPBPIN9DATMSKCheckbox,1,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK9_Msk,0x1 << 9,0x1 << 9,0x1 << 9
GPIO_PB,GPIOPBPIN9DBENCheckbox,0,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN9_Msk,0x1 << 9,0x0 << 9,0x0 << 9
GPIO_PB,GPIOPBPIN9DBENCheckbox,1,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN9_Msk,0x1 << 9,0x1 << 9,0x1 << 9
GPIO_PB,GPIOPBPIN9INTTYPERadio,GPIO_INTTYPE_EDGE,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE9_Msk,0x1 << 9,0x0 << 9,0x0 << 9
GPIO_PB,GPIOPBPIN9INTTYPERadio,GPIO_INTTYPE_LEVEL,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE9_Msk,0x1 << 9,0x1 << 9,0x1 << 9
GPIO_PB,GPIOPBPIN9FLIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN9_Msk,0x1 << 9,0x0 << 9,0x0 << 9
GPIO_PB,GPIOPBPIN9FLIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN9_Msk,0x1 << 9,0x1 << 9,0x1 << 9
GPIO_PB,GPIOPBPIN9RHIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN9_Msk,0x1 << 25,0x0 << 25,0x0 << 25
GPIO_PB,GPIOPBPIN9RHIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN9_Msk,0x1 << 25,0x1 << 25,0x1 << 25
GPIO_PB,GPIOPBPIN9SLEWRadio,GPIO_SLEWCTL_NORMAL,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN9_Msk,0x3 << 18,0x0 << 18,0x0 << 18
GPIO_PB,GPIOPBPIN9SLEWRadio,GPIO_SLEWCTL_HIGH,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN9_Msk,0x3 << 18,0x1 << 18,0x1 << 18
GPIO_PB,GPIOPBPIN9PUSELRadio,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL9_Msk,0x3 << 18,0x0 << 18,0x0 << 18
GPIO_PB,GPIOPBPIN9PUSELRadio,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL9_Msk,0x3 << 18,0x1 << 18,0x1 << 18
GPIO_PB,GPIOPBPIN9PUSELRadio,GPIO_PUSEL_PULL_DOWN,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL9_Msk,0x3 << 18,0x2 << 18,0x2 << 18
GPIO_PB,GPIOPBPIN9PUSELRadio2,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL9_Msk,0x3 << 18,0x0 << 18,0x0 << 18
GPIO_PB,GPIOPBPIN9PUSELRadio2,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL9_Msk,0x3 << 18,0x1 << 18,0x1 << 18
GPIO_PB,GPIOPBPIN10Checkbox,0
GPIO_PB,GPIOPBPIN10Checkbox,1
GPIO_PB,GPIOPBPIN10MODERadio,NUCODEGEN_GPIO_PB_MODE_INPUT,PB->MODE,0x40004040,GPIO_MODE_MODE10_Msk,0x3 << 20,0x0 << 20,0x0 << 20
GPIO_PB,GPIOPBPIN10MODERadio,NUCODEGEN_GPIO_PB_MODE_OUTPUT,PB->MODE,0x40004040,GPIO_MODE_MODE10_Msk,0x3 << 20,0x1 << 20,0x1 << 20
GPIO_PB,GPIOPBPIN10MODERadio,NUCODEGEN_GPIO_PB_MODE_OPEN_DRAIN,PB->MODE,0x40004040,GPIO_MODE_MODE10_Msk,0x3 << 20,0x2 << 20,0x2 << 20
GPIO_PB,GPIOPBPIN10MODERadio,NUCODEGEN_GPIO_PB_MODE_QUASI,PB->MODE,0x40004040,GPIO_MODE_MODE10_Msk,0x3 << 20,0x3 << 20,0x3 << 20
GPIO_PB,GPIOPBPIN10DINOFFCheckbox,0,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF10_Msk,0x1 << 26,0x0 << 26,0x0 << 26
GPIO_PB,GPIOPBPIN10DINOFFCheckbox,1,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF10_Msk,0x1 << 26,0x1 << 26,0x1 << 26
GPIO_PB,GPIOPBPIN10DOUTRadio,0,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT10_Msk,0x1 << 10,0x0 << 10,0x0 << 10
GPIO_PB,GPIOPBPIN10DOUTRadio,1,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT10_Msk,0x1 << 10,0x1 << 10,0x1 << 10
GPIO_PB,GPIOPBPIN10DATMSKCheckbox,0,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK10_Msk,0x1 << 10,0x0 << 10,0x0 << 10
GPIO_PB,GPIOPBPIN10DATMSKCheckbox,1,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK10_Msk,0x1 << 10,0x1 << 10,0x1 << 10
GPIO_PB,GPIOPBPIN10DBENCheckbox,0,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN10_Msk,0x1 << 10,0x0 << 10,0x0 << 10
GPIO_PB,GPIOPBPIN10DBENCheckbox,1,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN10_Msk,0x1 << 10,0x1 << 10,0x1 << 10
GPIO_PB,GPIOPBPIN10INTTYPERadio,GPIO_INTTYPE_EDGE,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE10_Msk,0x1 << 10,0x0 << 10,0x0 << 10
GPIO_PB,GPIOPBPIN10INTTYPERadio,GPIO_INTTYPE_LEVEL,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE10_Msk,0x1 << 10,0x1 << 10,0x1 << 10
GPIO_PB,GPIOPBPIN10FLIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN10_Msk,0x1 << 10,0x0 << 10,0x0 << 10
GPIO_PB,GPIOPBPIN10FLIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN10_Msk,0x1 << 10,0x1 << 10,0x1 << 10
GPIO_PB,GPIOPBPIN10RHIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN10_Msk,0x1 << 26,0x0 << 26,0x0 << 26
GPIO_PB,GPIOPBPIN10RHIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN10_Msk,0x1 << 26,0x1 << 26,0x1 << 26
GPIO_PB,GPIOPBPIN10SLEWRadio,GPIO_SLEWCTL_NORMAL,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN10_Msk,0x3 << 20,0x0 << 20,0x0 << 20
GPIO_PB,GPIOPBPIN10SLEWRadio,GPIO_SLEWCTL_HIGH,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN10_Msk,0x3 << 20,0x1 << 20,0x1 << 20
GPIO_PB,GPIOPBPIN10PUSELRadio,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL10_Msk,0x3 << 20,0x0 << 20,0x0 << 20
GPIO_PB,GPIOPBPIN10PUSELRadio,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL10_Msk,0x3 << 20,0x1 << 20,0x1 << 20
GPIO_PB,GPIOPBPIN10PUSELRadio,GPIO_PUSEL_PULL_DOWN,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL10_Msk,0x3 << 20,0x2 << 20,0x2 << 20
GPIO_PB,GPIOPBPIN10PUSELRadio2,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL10_Msk,0x3 << 20,0x0 << 20,0x0 << 20
GPIO_PB,GPIOPBPIN10PUSELRadio2,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL10_Msk,0x3 << 20,0x1 << 20,0x1 << 20
GPIO_PB,GPIOPBPIN11Checkbox,0
GPIO_PB,GPIOPBPIN11Checkbox,1
GPIO_PB,GPIOPBPIN11MODERadio,NUCODEGEN_GPIO_PB_MODE_INPUT,PB->MODE,0x40004040,GPIO_MODE_MODE11_Msk,0x3 << 22,0x0 << 22,0x0 << 22
GPIO_PB,GPIOPBPIN11MODERadio,NUCODEGEN_GPIO_PB_MODE_OUTPUT,PB->MODE,0x40004040,GPIO_MODE_MODE11_Msk,0x3 << 22,0x1 << 22,0x1 << 22
GPIO_PB,GPIOPBPIN11MODERadio,NUCODEGEN_GPIO_PB_MODE_OPEN_DRAIN,PB->MODE,0x40004040,GPIO_MODE_MODE11_Msk,0x3 << 22,0x2 << 22,0x2 << 22
GPIO_PB,GPIOPBPIN11MODERadio,NUCODEGEN_GPIO_PB_MODE_QUASI,PB->MODE,0x40004040,GPIO_MODE_MODE11_Msk,0x3 << 22,0x3 << 22,0x3 << 22
GPIO_PB,GPIOPBPIN11DINOFFCheckbox,0,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF11_Msk,0x1 << 27,0x0 << 27,0x0 << 27
GPIO_PB,GPIOPBPIN11DINOFFCheckbox,1,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF11_Msk,0x1 << 27,0x1 << 27,0x1 << 27
GPIO_PB,GPIOPBPIN11DOUTRadio,0,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT11_Msk,0x1 << 11,0x0 << 11,0x0 << 11
GPIO_PB,GPIOPBPIN11DOUTRadio,1,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT11_Msk,0x1 << 11,0x1 << 11,0x1 << 11
GPIO_PB,GPIOPBPIN11DATMSKCheckbox,0,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK11_Msk,0x1 << 11,0x0 << 11,0x0 << 11
GPIO_PB,GPIOPBPIN11DATMSKCheckbox,1,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK11_Msk,0x1 << 11,0x1 << 11,0x1 << 11
GPIO_PB,GPIOPBPIN11DBENCheckbox,0,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN11_Msk,0x1 << 11,0x0 << 11,0x0 << 11
GPIO_PB,GPIOPBPIN11DBENCheckbox,1,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN11_Msk,0x1 << 11,0x1 << 11,0x1 << 11
GPIO_PB,GPIOPBPIN11INTTYPERadio,GPIO_INTTYPE_EDGE,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE11_Msk,0x1 << 11,0x0 << 11,0x0 << 11
GPIO_PB,GPIOPBPIN11INTTYPERadio,GPIO_INTTYPE_LEVEL,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE11_Msk,0x1 << 11,0x1 << 11,0x1 << 11
GPIO_PB,GPIOPBPIN11FLIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN11_Msk,0x1 << 11,0x0 << 11,0x0 << 11
GPIO_PB,GPIOPBPIN11FLIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN11_Msk,0x1 << 11,0x1 << 11,0x1 << 11
GPIO_PB,GPIOPBPIN11RHIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN11_Msk,0x1 << 27,0x0 << 27,0x0 << 27
GPIO_PB,GPIOPBPIN11RHIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN11_Msk,0x1 << 27,0x1 << 27,0x1 << 27
GPIO_PB,GPIOPBPIN11SLEWRadio,GPIO_SLEWCTL_NORMAL,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN11_Msk,0x3 << 22,0x0 << 22,0x0 << 22
GPIO_PB,GPIOPBPIN11SLEWRadio,GPIO_SLEWCTL_HIGH,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN11_Msk,0x3 << 22,0x1 << 22,0x1 << 22
GPIO_PB,GPIOPBPIN11PUSELRadio,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL11_Msk,0x3 << 22,0x0 << 22,0x0 << 22
GPIO_PB,GPIOPBPIN11PUSELRadio,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL11_Msk,0x3 << 22,0x1 << 22,0x1 << 22
GPIO_PB,GPIOPBPIN11PUSELRadio,GPIO_PUSEL_PULL_DOWN,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL11_Msk,0x3 << 22,0x2 << 22,0x2 << 22
GPIO_PB,GPIOPBPIN11PUSELRadio2,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL11_Msk,0x3 << 22,0x0 << 22,0x0 << 22
GPIO_PB,GPIOPBPIN11PUSELRadio2,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL11_Msk,0x3 << 22,0x1 << 22,0x1 << 22
GPIO_PB,GPIOPBPIN12Checkbox,0
GPIO_PB,GPIOPBPIN12Checkbox,1
GPIO_PB,GPIOPBPIN12MODERadio,NUCODEGEN_GPIO_PB_MODE_INPUT,PB->MODE,0x40004040,GPIO_MODE_MODE12_Msk,0x3 << 24,0x0 << 24,0x0 << 24
GPIO_PB,GPIOPBPIN12MODERadio,NUCODEGEN_GPIO_PB_MODE_OUTPUT,PB->MODE,0x40004040,GPIO_MODE_MODE12_Msk,0x3 << 24,0x1 << 24,0x1 << 24
GPIO_PB,GPIOPBPIN12MODERadio,NUCODEGEN_GPIO_PB_MODE_OPEN_DRAIN,PB->MODE,0x40004040,GPIO_MODE_MODE12_Msk,0x3 << 24,0x2 << 24,0x2 << 24
GPIO_PB,GPIOPBPIN12MODERadio,NUCODEGEN_GPIO_PB_MODE_QUASI,PB->MODE,0x40004040,GPIO_MODE_MODE12_Msk,0x3 << 24,0x3 << 24,0x3 << 24
GPIO_PB,GPIOPBPIN12DINOFFCheckbox,0,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF12_Msk,0x1 << 28,0x0 << 28,0x0 << 28
GPIO_PB,GPIOPBPIN12DINOFFCheckbox,1,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF12_Msk,0x1 << 28,0x1 << 28,0x1 << 28
GPIO_PB,GPIOPBPIN12DOUTRadio,0,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT12_Msk,0x1 << 12,0x0 << 12,0x0 << 12
GPIO_PB,GPIOPBPIN12DOUTRadio,1,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT12_Msk,0x1 << 12,0x1 << 12,0x1 << 12
GPIO_PB,GPIOPBPIN12DATMSKCheckbox,0,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK12_Msk,0x1 << 12,0x0 << 12,0x0 << 12
GPIO_PB,GPIOPBPIN12DATMSKCheckbox,1,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK12_Msk,0x1 << 12,0x1 << 12,0x1 << 12
GPIO_PB,GPIOPBPIN12DBENCheckbox,0,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN12_Msk,0x1 << 12,0x0 << 12,0x0 << 12
GPIO_PB,GPIOPBPIN12DBENCheckbox,1,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN12_Msk,0x1 << 12,0x1 << 12,0x1 << 12
GPIO_PB,GPIOPBPIN12INTTYPERadio,GPIO_INTTYPE_EDGE,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE12_Msk,0x1 << 12,0x0 << 12,0x0 << 12
GPIO_PB,GPIOPBPIN12INTTYPERadio,GPIO_INTTYPE_LEVEL,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE12_Msk,0x1 << 12,0x1 << 12,0x1 << 12
GPIO_PB,GPIOPBPIN12FLIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN12_Msk,0x1 << 12,0x0 << 12,0x0 << 12
GPIO_PB,GPIOPBPIN12FLIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN12_Msk,0x1 << 12,0x1 << 12,0x1 << 12
GPIO_PB,GPIOPBPIN12RHIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN12_Msk,0x1 << 28,0x0 << 28,0x0 << 28
GPIO_PB,GPIOPBPIN12RHIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN12_Msk,0x1 << 28,0x1 << 28,0x1 << 28
GPIO_PB,GPIOPBPIN12SLEWRadio,GPIO_SLEWCTL_NORMAL,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN12_Msk,0x3 << 24,0x0 << 24,0x0 << 24
GPIO_PB,GPIOPBPIN12SLEWRadio,GPIO_SLEWCTL_HIGH,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN12_Msk,0x3 << 24,0x1 << 24,0x1 << 24
GPIO_PB,GPIOPBPIN12PUSELRadio,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL12_Msk,0x3 << 24,0x0 << 24,0x0 << 24
GPIO_PB,GPIOPBPIN12PUSELRadio,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL12_Msk,0x3 << 24,0x1 << 24,0x1 << 24
GPIO_PB,GPIOPBPIN12PUSELRadio,GPIO_PUSEL_PULL_DOWN,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL12_Msk,0x3 << 24,0x2 << 24,0x2 << 24
GPIO_PB,GPIOPBPIN12PUSELRadio2,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL12_Msk,0x3 << 24,0x0 << 24,0x0 << 24
GPIO_PB,GPIOPBPIN12PUSELRadio2,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL12_Msk,0x3 << 24,0x1 << 24,0x1 << 24
GPIO_PB,GPIOPBPIN13Checkbox,0
GPIO_PB,GPIOPBPIN13Checkbox,1
GPIO_PB,GPIOPBPIN13MODERadio,NUCODEGEN_GPIO_PB_MODE_INPUT,PB->MODE,0x40004040,GPIO_MODE_MODE13_Msk,0x3 << 26,0x0 << 26,0x0 << 26
GPIO_PB,GPIOPBPIN13MODERadio,NUCODEGEN_GPIO_PB_MODE_OUTPUT,PB->MODE,0x40004040,GPIO_MODE_MODE13_Msk,0x3 << 26,0x1 << 26,0x1 << 26
GPIO_PB,GPIOPBPIN13MODERadio,NUCODEGEN_GPIO_PB_MODE_OPEN_DRAIN,PB->MODE,0x40004040,GPIO_MODE_MODE13_Msk,0x3 << 26,0x2 << 26,0x2 << 26
GPIO_PB,GPIOPBPIN13MODERadio,NUCODEGEN_GPIO_PB_MODE_QUASI,PB->MODE,0x40004040,GPIO_MODE_MODE13_Msk,0x3 << 26,0x3 << 26,0x3 << 26
GPIO_PB,GPIOPBPIN13DINOFFCheckbox,0,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF13_Msk,0x1 << 29,0x0 << 29,0x0 << 29
GPIO_PB,GPIOPBPIN13DINOFFCheckbox,1,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF13_Msk,0x1 << 29,0x1 << 29,0x1 << 29
GPIO_PB,GPIOPBPIN13DOUTRadio,0,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT13_Msk,0x1 << 13,0x0 << 13,0x0 << 13
GPIO_PB,GPIOPBPIN13DOUTRadio,1,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT13_Msk,0x1 << 13,0x1 << 13,0x1 << 13
GPIO_PB,GPIOPBPIN13DATMSKCheckbox,0,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK13_Msk,0x1 << 13,0x0 << 13,0x0 << 13
GPIO_PB,GPIOPBPIN13DATMSKCheckbox,1,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK13_Msk,0x1 << 13,0x1 << 13,0x1 << 13
GPIO_PB,GPIOPBPIN13DBENCheckbox,0,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN13_Msk,0x1 << 13,0x0 << 13,0x0 << 13
GPIO_PB,GPIOPBPIN13DBENCheckbox,1,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN13_Msk,0x1 << 13,0x1 << 13,0x1 << 13
GPIO_PB,GPIOPBPIN13INTTYPERadio,GPIO_INTTYPE_EDGE,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE13_Msk,0x1 << 13,0x0 << 13,0x0 << 13
GPIO_PB,GPIOPBPIN13INTTYPERadio,GPIO_INTTYPE_LEVEL,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE13_Msk,0x1 << 13,0x1 << 13,0x1 << 13
GPIO_PB,GPIOPBPIN13FLIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN13_Msk,0x1 << 13,0x0 << 13,0x0 << 13
GPIO_PB,GPIOPBPIN13FLIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN13_Msk,0x1 << 13,0x1 << 13,0x1 << 13
GPIO_PB,GPIOPBPIN13RHIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN13_Msk,0x1 << 29,0x0 << 29,0x0 << 29
GPIO_PB,GPIOPBPIN13RHIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN13_Msk,0x1 << 29,0x1 << 29,0x1 << 29
GPIO_PB,GPIOPBPIN13SLEWRadio,GPIO_SLEWCTL_NORMAL,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN13_Msk,0x3 << 26,0x0 << 26,0x0 << 26
GPIO_PB,GPIOPBPIN13SLEWRadio,GPIO_SLEWCTL_HIGH,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN13_Msk,0x3 << 26,0x1 << 26,0x1 << 26
GPIO_PB,GPIOPBPIN13PUSELRadio,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL13_Msk,0x3 << 26,0x0 << 26,0x0 << 26
GPIO_PB,GPIOPBPIN13PUSELRadio,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL13_Msk,0x3 << 26,0x1 << 26,0x1 << 26
GPIO_PB,GPIOPBPIN13PUSELRadio,GPIO_PUSEL_PULL_DOWN,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL13_Msk,0x3 << 26,0x2 << 26,0x2 << 26
GPIO_PB,GPIOPBPIN13PUSELRadio2,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL13_Msk,0x3 << 26,0x0 << 26,0x0 << 26
GPIO_PB,GPIOPBPIN13PUSELRadio2,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL13_Msk,0x3 << 26,0x1 << 26,0x1 << 26
GPIO_PB,GPIOPBPIN14Checkbox,0
GPIO_PB,GPIOPBPIN14Checkbox,1
GPIO_PB,GPIOPBPIN14MODERadio,NUCODEGEN_GPIO_PB_MODE_INPUT,PB->MODE,0x40004040,GPIO_MODE_MODE14_Msk,0x3 << 28,0x0 << 28,0x0 << 28
GPIO_PB,GPIOPBPIN14MODERadio,NUCODEGEN_GPIO_PB_MODE_OUTPUT,PB->MODE,0x40004040,GPIO_MODE_MODE14_Msk,0x3 << 28,0x1 << 28,0x1 << 28
GPIO_PB,GPIOPBPIN14MODERadio,NUCODEGEN_GPIO_PB_MODE_OPEN_DRAIN,PB->MODE,0x40004040,GPIO_MODE_MODE14_Msk,0x3 << 28,0x2 << 28,0x2 << 28
GPIO_PB,GPIOPBPIN14MODERadio,NUCODEGEN_GPIO_PB_MODE_QUASI,PB->MODE,0x40004040,GPIO_MODE_MODE14_Msk,0x3 << 28,0x3 << 28,0x3 << 28
GPIO_PB,GPIOPBPIN14DINOFFCheckbox,0,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF14_Msk,0x1 << 30,0x0 << 30,0x0 << 30
GPIO_PB,GPIOPBPIN14DINOFFCheckbox,1,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF14_Msk,0x1 << 30,0x1 << 30,0x1 << 30
GPIO_PB,GPIOPBPIN14DOUTRadio,0,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT14_Msk,0x1 << 14,0x0 << 14,0x0 << 14
GPIO_PB,GPIOPBPIN14DOUTRadio,1,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT14_Msk,0x1 << 14,0x1 << 14,0x1 << 14
GPIO_PB,GPIOPBPIN14DATMSKCheckbox,0,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK14_Msk,0x1 << 14,0x0 << 14,0x0 << 14
GPIO_PB,GPIOPBPIN14DATMSKCheckbox,1,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK14_Msk,0x1 << 14,0x1 << 14,0x1 << 14
GPIO_PB,GPIOPBPIN14DBENCheckbox,0,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN14_Msk,0x1 << 14,0x0 << 14,0x0 << 14
GPIO_PB,GPIOPBPIN14DBENCheckbox,1,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN14_Msk,0x1 << 14,0x1 << 14,0x1 << 14
GPIO_PB,GPIOPBPIN14INTTYPERadio,GPIO_INTTYPE_EDGE,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE14_Msk,0x1 << 14,0x0 << 14,0x0 << 14
GPIO_PB,GPIOPBPIN14INTTYPERadio,GPIO_INTTYPE_LEVEL,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE14_Msk,0x1 << 14,0x1 << 14,0x1 << 14
GPIO_PB,GPIOPBPIN14FLIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN14_Msk,0x1 << 14,0x0 << 14,0x0 << 14
GPIO_PB,GPIOPBPIN14FLIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN14_Msk,0x1 << 14,0x1 << 14,0x1 << 14
GPIO_PB,GPIOPBPIN14RHIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN14_Msk,0x1 << 30,0x0 << 30,0x0 << 30
GPIO_PB,GPIOPBPIN14RHIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN14_Msk,0x1 << 30,0x1 << 30,0x1 << 30
GPIO_PB,GPIOPBPIN14SLEWRadio,GPIO_SLEWCTL_NORMAL,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN14_Msk,0x3 << 28,0x0 << 28,0x0 << 28
GPIO_PB,GPIOPBPIN14SLEWRadio,GPIO_SLEWCTL_HIGH,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN14_Msk,0x3 << 28,0x1 << 28,0x1 << 28
GPIO_PB,GPIOPBPIN14PUSELRadio,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL14_Msk,0x3 << 28,0x0 << 28,0x0 << 28
GPIO_PB,GPIOPBPIN14PUSELRadio,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL14_Msk,0x3 << 28,0x1 << 28,0x1 << 28
GPIO_PB,GPIOPBPIN14PUSELRadio,GPIO_PUSEL_PULL_DOWN,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL14_Msk,0x3 << 28,0x2 << 28,0x2 << 28
GPIO_PB,GPIOPBPIN14PUSELRadio2,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL14_Msk,0x3 << 28,0x0 << 28,0x0 << 28
GPIO_PB,GPIOPBPIN14PUSELRadio2,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL14_Msk,0x3 << 28,0x1 << 28,0x1 << 28
GPIO_PB,GPIOPBPIN15Checkbox,0
GPIO_PB,GPIOPBPIN15Checkbox,1
GPIO_PB,GPIOPBPIN15MODERadio,NUCODEGEN_GPIO_PB_MODE_INPUT,PB->MODE,0x40004040,GPIO_MODE_MODE15_Msk,0x3 << 30,0x0 << 30,0x0 << 30
GPIO_PB,GPIOPBPIN15MODERadio,NUCODEGEN_GPIO_PB_MODE_OUTPUT,PB->MODE,0x40004040,GPIO_MODE_MODE15_Msk,0x3 << 30,0x1 << 30,0x1 << 30
GPIO_PB,GPIOPBPIN15MODERadio,NUCODEGEN_GPIO_PB_MODE_OPEN_DRAIN,PB->MODE,0x40004040,GPIO_MODE_MODE15_Msk,0x3 << 30,0x2 << 30,0x2 << 30
GPIO_PB,GPIOPBPIN15MODERadio,NUCODEGEN_GPIO_PB_MODE_QUASI,PB->MODE,0x40004040,GPIO_MODE_MODE15_Msk,0x3 << 30,0x3 << 30,0x3 << 30
GPIO_PB,GPIOPBPIN15DINOFFCheckbox,0,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF15_Msk,0x1 << 31,0x0 << 31,0x0 << 31
GPIO_PB,GPIOPBPIN15DINOFFCheckbox,1,PB->DINOFF,0x40004040+0x04,GPIO_DINOFF_DINOFF15_Msk,0x1 << 31,0x1 << 31,0x1 << 31
GPIO_PB,GPIOPBPIN15DOUTRadio,0,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT15_Msk,0x1 << 15,0x0 << 15,0x0 << 15
GPIO_PB,GPIOPBPIN15DOUTRadio,1,PB->DOUT,0x40004040+0x08,GPIO_DOUT_DOUT15_Msk,0x1 << 15,0x1 << 15,0x1 << 15
GPIO_PB,GPIOPBPIN15DATMSKCheckbox,0,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK15_Msk,0x1 << 15,0x0 << 15,0x0 << 15
GPIO_PB,GPIOPBPIN15DATMSKCheckbox,1,PB->DATMSK,0x40004040+0x0C,GPIO_DATMSK_DATMSK15_Msk,0x1 << 15,0x1 << 15,0x1 << 15
GPIO_PB,GPIOPBPIN15DBENCheckbox,0,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN15_Msk,0x1 << 15,0x0 << 15,0x0 << 15
GPIO_PB,GPIOPBPIN15DBENCheckbox,1,PB->DBEN,0x40004040+0x14,GPIO_DBEN_DBEN15_Msk,0x1 << 15,0x1 << 15,0x1 << 15
GPIO_PB,GPIOPBPIN15INTTYPERadio,GPIO_INTTYPE_EDGE,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE15_Msk,0x1 << 15,0x0 << 15,0x0 << 15
GPIO_PB,GPIOPBPIN15INTTYPERadio,GPIO_INTTYPE_LEVEL,PB->INTTYPE,0x40004040+0x18,GPIO_INTTYPE_TYPE15_Msk,0x1 << 15,0x1 << 15,0x1 << 15
GPIO_PB,GPIOPBPIN15FLIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN15_Msk,0x1 << 15,0x0 << 15,0x0 << 15
GPIO_PB,GPIOPBPIN15FLIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_FLIEN15_Msk,0x1 << 15,0x1 << 15,0x1 << 15
GPIO_PB,GPIOPBPIN15RHIENCheckbox,0,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN15_Msk,0x1 << 31,0x0 << 31,0x0 << 31
GPIO_PB,GPIOPBPIN15RHIENCheckbox,1,PB->INTEN,0x40004040+0x1C,GPIO_INTEN_RHIEN15_Msk,0x1 << 31,0x1 << 31,0x1 << 31
GPIO_PB,GPIOPBPIN15SLEWRadio,GPIO_SLEWCTL_NORMAL,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN15_Msk,0x3 << 30,0x0 << 30,0x0 << 30
GPIO_PB,GPIOPBPIN15SLEWRadio,GPIO_SLEWCTL_HIGH,PB->SLEWCTL,0x40004040+0x28,GPIO_SLEWCTL_HSREN15_Msk,0x3 << 30,0x1 << 30,0x1 << 30
GPIO_PB,GPIOPBPIN15PUSELRadio,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL15_Msk,0x3 << 30,0x0 << 30,0x0 << 30
GPIO_PB,GPIOPBPIN15PUSELRadio,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL15_Msk,0x3 << 30,0x1 << 30,0x1 << 30
GPIO_PB,GPIOPBPIN15PUSELRadio,GPIO_PUSEL_PULL_DOWN,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL15_Msk,0x3 << 30,0x2 << 30,0x2 << 30
GPIO_PB,GPIOPBPIN15PUSELRadio2,GPIO_PUSEL_DISABLE,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL15_Msk,0x3 << 30,0x0 << 30,0x0 << 30
GPIO_PB,GPIOPBPIN15PUSELRadio2,GPIO_PUSEL_PULL_UP,PB->PUSEL,0x40004040+0x30,GPIO_PUSEL_PUSEL15_Msk,0x3 << 30,0x1 << 30,0x1 << 30
GPIO_PB,GPIOPBCLRDBICLKONCheckboxBoolean,false,GPIO->DBCTL,0x40004440,GPIO_DBCTL_ICLKONB_Msk,0x1 << 17,0x1 << 17,0x1 << 17
GPIO_PB,GPIOPBCLRDBICLKONCheckboxBoolean,true,GPIO->DBCTL,0x40004440,GPIO_DBCTL_ICLKONB_Msk,0x1 << 17,0x0 << 17,0x0 << 17
GPIO_PB,GPIOPBINTCheckboxBoolean,false
GPIO_PB,GPIOPBINTCheckboxBoolean,true
GPIO_PB,GPIOPBEINT0CheckboxBoolean,false
GPIO_PB,GPIOPBEINT0CheckboxBoolean,true
GPIO_PB,GPIOPBEINT1CheckboxBoolean,false
GPIO_PB,GPIOPBEINT1CheckboxBoolean,true
GPIO_PB,GPIOPBEINT2CheckboxBoolean,false
GPIO_PB,GPIOPBEINT2CheckboxBoolean,true
GPIO_PB,GPIOPBEINT3CheckboxBoolean,false
GPIO_PB,GPIOPBEINT3CheckboxBoolean,true
GPIO_PB,GPIOPBEINT4CheckboxBoolean,false
GPIO_PB,GPIOPBEINT4CheckboxBoolean,true
GPIO_PB,GPIOPBEINT5CheckboxBoolean,false
GPIO_PB,GPIOPBEINT5CheckboxBoolean,true
GPIO_PC,GPIOPCPIN0Checkbox,0
GPIO_PC,GPIOPCPIN0Checkbox,1
GPIO_PC,GPIOPCPIN0MODERadio,NUCODEGEN_GPIO_PC_MODE_INPUT,PC->MODE,0x40004080,GPIO_MODE_MODE0_Msk,0x3,NUCODEGEN_GPIO_PC_MODE_INPUT,0x0
GPIO_PC,GPIOPCPIN0MODERadio,NUCODEGEN_GPIO_PC_MODE_OUTPUT,PC->MODE,0x40004080,GPIO_MODE_MODE0_Msk,0x3,NUCODEGEN_GPIO_PC_MODE_OUTPUT,0x1
GPIO_PC,GPIOPCPIN0MODERadio,NUCODEGEN_GPIO_PC_MODE_OPEN_DRAIN,PC->MODE,0x40004080,GPIO_MODE_MODE0_Msk,0x3,NUCODEGEN_GPIO_PC_MODE_OPEN_DRAIN,0x2
GPIO_PC,GPIOPCPIN0MODERadio,NUCODEGEN_GPIO_PC_MODE_QUASI,PC->MODE,0x40004080,GPIO_MODE_MODE0_Msk,0x3,NUCODEGEN_GPIO_PC_MODE_QUASI,0x3
GPIO_PC,GPIOPCPIN0DINOFFCheckbox,0,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF0_Msk,0x1 << 16,0x0 << 16,0x0 << 16
GPIO_PC,GPIOPCPIN0DINOFFCheckbox,1,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF0_Msk,0x1 << 16,GPIO_DINOFF_DINOFF0_Msk,0x1 << 16
GPIO_PC,GPIOPCPIN0DOUTRadio,0,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT0_Msk,0x1,0x0,0x0
GPIO_PC,GPIOPCPIN0DOUTRadio,1,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT0_Msk,0x1,GPIO_DOUT_DOUT0_Msk,0x1
GPIO_PC,GPIOPCPIN0DATMSKCheckbox,0,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK0_Msk,0x1,0x0,0x0
GPIO_PC,GPIOPCPIN0DATMSKCheckbox,1,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK0_Msk,0x1,GPIO_DATMSK_DATMSK0_Msk,0x1
GPIO_PC,GPIOPCPIN0DBENCheckbox,0,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN0_Msk,0x1,0x0,0x0
GPIO_PC,GPIOPCPIN0DBENCheckbox,1,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN0_Msk,0x1,GPIO_DBEN_DBEN0_Msk,0x1
GPIO_PC,GPIOPCPIN0INTTYPERadio,GPIO_INTTYPE_EDGE,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE0_Msk,0x1,GPIO_INTTYPE_EDGE,0x0
GPIO_PC,GPIOPCPIN0INTTYPERadio,GPIO_INTTYPE_LEVEL,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE0_Msk,0x1,GPIO_INTTYPE_LEVEL,0x1
GPIO_PC,GPIOPCPIN0FLIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN0_Msk,0x1,0x0,0x0
GPIO_PC,GPIOPCPIN0FLIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN0_Msk,0x1,GPIO_INTEN_FLIEN0_Msk,0x1
GPIO_PC,GPIOPCPIN0RHIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN0_Msk,0x1 << 16,0x0 << 16,0x0 << 16
GPIO_PC,GPIOPCPIN0RHIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN0_Msk,0x1 << 16,GPIO_INTEN_RHIEN0_Msk,0x1 << 16
GPIO_PC,GPIOPCPIN0SLEWRadio,GPIO_SLEWCTL_NORMAL,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN0_Msk,0x3,GPIO_SLEWCTL_NORMAL,0x0
GPIO_PC,GPIOPCPIN0SLEWRadio,GPIO_SLEWCTL_HIGH,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN0_Msk,0x3,GPIO_SLEWCTL_HIGH,0x1
GPIO_PC,GPIOPCPIN0PUSELRadio,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL0_Msk,0x3,GPIO_PUSEL_DISABLE,0x0
GPIO_PC,GPIOPCPIN0PUSELRadio,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL0_Msk,0x3,GPIO_PUSEL_PULL_UP,0x1
GPIO_PC,GPIOPCPIN0PUSELRadio,GPIO_PUSEL_PULL_DOWN,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL0_Msk,0x3,GPIO_PUSEL_PULL_DOWN,0x2
GPIO_PC,GPIOPCPIN0PUSELRadio2,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL0_Msk,0x3,GPIO_PUSEL_DISABLE,0x0
GPIO_PC,GPIOPCPIN0PUSELRadio2,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL0_Msk,0x3,GPIO_PUSEL_PULL_UP,0x1
GPIO_PC,GPIOPCPIN1Checkbox,0
GPIO_PC,GPIOPCPIN1Checkbox,1
GPIO_PC,GPIOPCPIN1MODERadio,NUCODEGEN_GPIO_PC_MODE_INPUT,PC->MODE,0x40004080,GPIO_MODE_MODE1_Msk,0x3 << 2,0x0 << 2,0x0 << 2
GPIO_PC,GPIOPCPIN1MODERadio,NUCODEGEN_GPIO_PC_MODE_OUTPUT,PC->MODE,0x40004080,GPIO_MODE_MODE1_Msk,0x3 << 2,0x1 << 2,0x1 << 2
GPIO_PC,GPIOPCPIN1MODERadio,NUCODEGEN_GPIO_PC_MODE_OPEN_DRAIN,PC->MODE,0x40004080,GPIO_MODE_MODE1_Msk,0x3 << 2,0x2 << 2,0x2 << 2
GPIO_PC,GPIOPCPIN1MODERadio,NUCODEGEN_GPIO_PC_MODE_QUASI,PC->MODE,0x40004080,GPIO_MODE_MODE1_Msk,0x3 << 2,0x3 << 2,0x3 << 2
GPIO_PC,GPIOPCPIN1DINOFFCheckbox,0,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF1_Msk,0x1 << 17,0x0 << 17,0x0 << 17
GPIO_PC,GPIOPCPIN1DINOFFCheckbox,1,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF1_Msk,0x1 << 17,0x1 << 17,0x1 << 17
GPIO_PC,GPIOPCPIN1DOUTRadio,0,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT1_Msk,0x1 << 1,0x0 << 1,0x0 << 1
GPIO_PC,GPIOPCPIN1DOUTRadio,1,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT1_Msk,0x1 << 1,0x1 << 1,0x1 << 1
GPIO_PC,GPIOPCPIN1DATMSKCheckbox,0,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK1_Msk,0x1 << 1,0x0 << 1,0x0 << 1
GPIO_PC,GPIOPCPIN1DATMSKCheckbox,1,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK1_Msk,0x1 << 1,0x1 << 1,0x1 << 1
GPIO_PC,GPIOPCPIN1DBENCheckbox,0,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN1_Msk,0x1 << 1,0x0 << 1,0x0 << 1
GPIO_PC,GPIOPCPIN1DBENCheckbox,1,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN1_Msk,0x1 << 1,0x1 << 1,0x1 << 1
GPIO_PC,GPIOPCPIN1INTTYPERadio,GPIO_INTTYPE_EDGE,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE1_Msk,0x1 << 1,0x0 << 1,0x0 << 1
GPIO_PC,GPIOPCPIN1INTTYPERadio,GPIO_INTTYPE_LEVEL,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE1_Msk,0x1 << 1,0x1 << 1,0x1 << 1
GPIO_PC,GPIOPCPIN1FLIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN1_Msk,0x1 << 1,0x0 << 1,0x0 << 1
GPIO_PC,GPIOPCPIN1FLIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN1_Msk,0x1 << 1,0x1 << 1,0x1 << 1
GPIO_PC,GPIOPCPIN1RHIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN1_Msk,0x1 << 17,0x0 << 17,0x0 << 17
GPIO_PC,GPIOPCPIN1RHIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN1_Msk,0x1 << 17,0x1 << 17,0x1 << 17
GPIO_PC,GPIOPCPIN1SLEWRadio,GPIO_SLEWCTL_NORMAL,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN1_Msk,0x3 << 2,0x0 << 2,0x0 << 2
GPIO_PC,GPIOPCPIN1SLEWRadio,GPIO_SLEWCTL_HIGH,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN1_Msk,0x3 << 2,0x1 << 2,0x1 << 2
GPIO_PC,GPIOPCPIN1PUSELRadio,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL1_Msk,0x3 << 2,0x0 << 2,0x0 << 2
GPIO_PC,GPIOPCPIN1PUSELRadio,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL1_Msk,0x3 << 2,0x1 << 2,0x1 << 2
GPIO_PC,GPIOPCPIN1PUSELRadio,GPIO_PUSEL_PULL_DOWN,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL1_Msk,0x3 << 2,0x2 << 2,0x2 << 2
GPIO_PC,GPIOPCPIN1PUSELRadio2,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL1_Msk,0x3 << 2,0x0 << 2,0x0 << 2
GPIO_PC,GPIOPCPIN1PUSELRadio2,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL1_Msk,0x3 << 2,0x1 << 2,0x1 << 2
GPIO_PC,GPIOPCPIN2Checkbox,0
GPIO_PC,GPIOPCPIN2Checkbox,1
GPIO_PC,GPIOPCPIN2MODERadio,NUCODEGEN_GPIO_PC_MODE_INPUT,PC->MODE,0x40004080,GPIO_MODE_MODE2_Msk,0x3 << 4,0x0 << 4,0x0 << 4
GPIO_PC,GPIOPCPIN2MODERadio,NUCODEGEN_GPIO_PC_MODE_OUTPUT,PC->MODE,0x40004080,GPIO_MODE_MODE2_Msk,0x3 << 4,0x1 << 4,0x1 << 4
GPIO_PC,GPIOPCPIN2MODERadio,NUCODEGEN_GPIO_PC_MODE_OPEN_DRAIN,PC->MODE,0x40004080,GPIO_MODE_MODE2_Msk,0x3 << 4,0x2 << 4,0x2 << 4
GPIO_PC,GPIOPCPIN2MODERadio,NUCODEGEN_GPIO_PC_MODE_QUASI,PC->MODE,0x40004080,GPIO_MODE_MODE2_Msk,0x3 << 4,0x3 << 4,0x3 << 4
GPIO_PC,GPIOPCPIN2DINOFFCheckbox,0,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF2_Msk,0x1 << 18,0x0 << 18,0x0 << 18
GPIO_PC,GPIOPCPIN2DINOFFCheckbox,1,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF2_Msk,0x1 << 18,0x1 << 18,0x1 << 18
GPIO_PC,GPIOPCPIN2DOUTRadio,0,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT2_Msk,0x1 << 2,0x0 << 2,0x0 << 2
GPIO_PC,GPIOPCPIN2DOUTRadio,1,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT2_Msk,0x1 << 2,0x1 << 2,0x1 << 2
GPIO_PC,GPIOPCPIN2DATMSKCheckbox,0,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK2_Msk,0x1 << 2,0x0 << 2,0x0 << 2
GPIO_PC,GPIOPCPIN2DATMSKCheckbox,1,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK2_Msk,0x1 << 2,0x1 << 2,0x1 << 2
GPIO_PC,GPIOPCPIN2DBENCheckbox,0,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN2_Msk,0x1 << 2,0x0 << 2,0x0 << 2
GPIO_PC,GPIOPCPIN2DBENCheckbox,1,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN2_Msk,0x1 << 2,0x1 << 2,0x1 << 2
GPIO_PC,GPIOPCPIN2INTTYPERadio,GPIO_INTTYPE_EDGE,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE2_Msk,0x1 << 2,0x0 << 2,0x0 << 2
GPIO_PC,GPIOPCPIN2INTTYPERadio,GPIO_INTTYPE_LEVEL,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE2_Msk,0x1 << 2,0x1 << 2,0x1 << 2
GPIO_PC,GPIOPCPIN2FLIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN2_Msk,0x1 << 2,0x0 << 2,0x0 << 2
GPIO_PC,GPIOPCPIN2FLIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN2_Msk,0x1 << 2,0x1 << 2,0x1 << 2
GPIO_PC,GPIOPCPIN2RHIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN2_Msk,0x1 << 18,0x0 << 18,0x0 << 18
GPIO_PC,GPIOPCPIN2RHIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN2_Msk,0x1 << 18,0x1 << 18,0x1 << 18
GPIO_PC,GPIOPCPIN2SLEWRadio,GPIO_SLEWCTL_NORMAL,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN2_Msk,0x3 << 4,0x0 << 4,0x0 << 4
GPIO_PC,GPIOPCPIN2SLEWRadio,GPIO_SLEWCTL_HIGH,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN2_Msk,0x3 << 4,0x1 << 4,0x1 << 4
GPIO_PC,GPIOPCPIN2PUSELRadio,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL2_Msk,0x3 << 4,0x0 << 4,0x0 << 4
GPIO_PC,GPIOPCPIN2PUSELRadio,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL2_Msk,0x3 << 4,0x1 << 4,0x1 << 4
GPIO_PC,GPIOPCPIN2PUSELRadio,GPIO_PUSEL_PULL_DOWN,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL2_Msk,0x3 << 4,0x2 << 4,0x2 << 4
GPIO_PC,GPIOPCPIN2PUSELRadio2,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL2_Msk,0x3 << 4,0x0 << 4,0x0 << 4
GPIO_PC,GPIOPCPIN2PUSELRadio2,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL2_Msk,0x3 << 4,0x1 << 4,0x1 << 4
GPIO_PC,GPIOPCPIN3Checkbox,0
GPIO_PC,GPIOPCPIN3Checkbox,1
GPIO_PC,GPIOPCPIN3MODERadio,NUCODEGEN_GPIO_PC_MODE_INPUT,PC->MODE,0x40004080,GPIO_MODE_MODE3_Msk,0x3 << 6,0x0 << 6,0x0 << 6
GPIO_PC,GPIOPCPIN3MODERadio,NUCODEGEN_GPIO_PC_MODE_OUTPUT,PC->MODE,0x40004080,GPIO_MODE_MODE3_Msk,0x3 << 6,0x1 << 6,0x1 << 6
GPIO_PC,GPIOPCPIN3MODERadio,NUCODEGEN_GPIO_PC_MODE_OPEN_DRAIN,PC->MODE,0x40004080,GPIO_MODE_MODE3_Msk,0x3 << 6,0x2 << 6,0x2 << 6
GPIO_PC,GPIOPCPIN3MODERadio,NUCODEGEN_GPIO_PC_MODE_QUASI,PC->MODE,0x40004080,GPIO_MODE_MODE3_Msk,0x3 << 6,0x3 << 6,0x3 << 6
GPIO_PC,GPIOPCPIN3DINOFFCheckbox,0,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF3_Msk,0x1 << 19,0x0 << 19,0x0 << 19
GPIO_PC,GPIOPCPIN3DINOFFCheckbox,1,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF3_Msk,0x1 << 19,0x1 << 19,0x1 << 19
GPIO_PC,GPIOPCPIN3DOUTRadio,0,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT3_Msk,0x1 << 3,0x0 << 3,0x0 << 3
GPIO_PC,GPIOPCPIN3DOUTRadio,1,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT3_Msk,0x1 << 3,0x1 << 3,0x1 << 3
GPIO_PC,GPIOPCPIN3DATMSKCheckbox,0,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK3_Msk,0x1 << 3,0x0 << 3,0x0 << 3
GPIO_PC,GPIOPCPIN3DATMSKCheckbox,1,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK3_Msk,0x1 << 3,0x1 << 3,0x1 << 3
GPIO_PC,GPIOPCPIN3DBENCheckbox,0,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN3_Msk,0x1 << 3,0x0 << 3,0x0 << 3
GPIO_PC,GPIOPCPIN3DBENCheckbox,1,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN3_Msk,0x1 << 3,0x1 << 3,0x1 << 3
GPIO_PC,GPIOPCPIN3INTTYPERadio,GPIO_INTTYPE_EDGE,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE3_Msk,0x1 << 3,0x0 << 3,0x0 << 3
GPIO_PC,GPIOPCPIN3INTTYPERadio,GPIO_INTTYPE_LEVEL,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE3_Msk,0x1 << 3,0x1 << 3,0x1 << 3
GPIO_PC,GPIOPCPIN3FLIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN3_Msk,0x1 << 3,0x0 << 3,0x0 << 3
GPIO_PC,GPIOPCPIN3FLIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN3_Msk,0x1 << 3,0x1 << 3,0x1 << 3
GPIO_PC,GPIOPCPIN3RHIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN3_Msk,0x1 << 19,0x0 << 19,0x0 << 19
GPIO_PC,GPIOPCPIN3RHIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN3_Msk,0x1 << 19,0x1 << 19,0x1 << 19
GPIO_PC,GPIOPCPIN3SLEWRadio,GPIO_SLEWCTL_NORMAL,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN3_Msk,0x3 << 6,0x0 << 6,0x0 << 6
GPIO_PC,GPIOPCPIN3SLEWRadio,GPIO_SLEWCTL_HIGH,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN3_Msk,0x3 << 6,0x1 << 6,0x1 << 6
GPIO_PC,GPIOPCPIN3PUSELRadio,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL3_Msk,0x3 << 6,0x0 << 6,0x0 << 6
GPIO_PC,GPIOPCPIN3PUSELRadio,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL3_Msk,0x3 << 6,0x1 << 6,0x1 << 6
GPIO_PC,GPIOPCPIN3PUSELRadio,GPIO_PUSEL_PULL_DOWN,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL3_Msk,0x3 << 6,0x2 << 6,0x2 << 6
GPIO_PC,GPIOPCPIN3PUSELRadio2,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL3_Msk,0x3 << 6,0x0 << 6,0x0 << 6
GPIO_PC,GPIOPCPIN3PUSELRadio2,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL3_Msk,0x3 << 6,0x1 << 6,0x1 << 6
GPIO_PC,GPIOPCPIN4Checkbox,0
GPIO_PC,GPIOPCPIN4Checkbox,1
GPIO_PC,GPIOPCPIN4MODERadio,NUCODEGEN_GPIO_PC_MODE_INPUT,PC->MODE,0x40004080,GPIO_MODE_MODE4_Msk,0x3 << 8,0x0 << 8,0x0 << 8
GPIO_PC,GPIOPCPIN4MODERadio,NUCODEGEN_GPIO_PC_MODE_OUTPUT,PC->MODE,0x40004080,GPIO_MODE_MODE4_Msk,0x3 << 8,0x1 << 8,0x1 << 8
GPIO_PC,GPIOPCPIN4MODERadio,NUCODEGEN_GPIO_PC_MODE_OPEN_DRAIN,PC->MODE,0x40004080,GPIO_MODE_MODE4_Msk,0x3 << 8,0x2 << 8,0x2 << 8
GPIO_PC,GPIOPCPIN4MODERadio,NUCODEGEN_GPIO_PC_MODE_QUASI,PC->MODE,0x40004080,GPIO_MODE_MODE4_Msk,0x3 << 8,0x3 << 8,0x3 << 8
GPIO_PC,GPIOPCPIN4DINOFFCheckbox,0,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF4_Msk,0x1 << 20,0x0 << 20,0x0 << 20
GPIO_PC,GPIOPCPIN4DINOFFCheckbox,1,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF4_Msk,0x1 << 20,0x1 << 20,0x1 << 20
GPIO_PC,GPIOPCPIN4DOUTRadio,0,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT4_Msk,0x1 << 4,0x0 << 4,0x0 << 4
GPIO_PC,GPIOPCPIN4DOUTRadio,1,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT4_Msk,0x1 << 4,0x1 << 4,0x1 << 4
GPIO_PC,GPIOPCPIN4DATMSKCheckbox,0,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK4_Msk,0x1 << 4,0x0 << 4,0x0 << 4
GPIO_PC,GPIOPCPIN4DATMSKCheckbox,1,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK4_Msk,0x1 << 4,0x1 << 4,0x1 << 4
GPIO_PC,GPIOPCPIN4DBENCheckbox,0,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN4_Msk,0x1 << 4,0x0 << 4,0x0 << 4
GPIO_PC,GPIOPCPIN4DBENCheckbox,1,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN4_Msk,0x1 << 4,0x1 << 4,0x1 << 4
GPIO_PC,GPIOPCPIN4INTTYPERadio,GPIO_INTTYPE_EDGE,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE4_Msk,0x1 << 4,0x0 << 4,0x0 << 4
GPIO_PC,GPIOPCPIN4INTTYPERadio,GPIO_INTTYPE_LEVEL,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE4_Msk,0x1 << 4,0x1 << 4,0x1 << 4
GPIO_PC,GPIOPCPIN4FLIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN4_Msk,0x1 << 4,0x0 << 4,0x0 << 4
GPIO_PC,GPIOPCPIN4FLIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN4_Msk,0x1 << 4,0x1 << 4,0x1 << 4
GPIO_PC,GPIOPCPIN4RHIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN4_Msk,0x1 << 20,0x0 << 20,0x0 << 20
GPIO_PC,GPIOPCPIN4RHIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN4_Msk,0x1 << 20,0x1 << 20,0x1 << 20
GPIO_PC,GPIOPCPIN4SLEWRadio,GPIO_SLEWCTL_NORMAL,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN4_Msk,0x3 << 8,0x0 << 8,0x0 << 8
GPIO_PC,GPIOPCPIN4SLEWRadio,GPIO_SLEWCTL_HIGH,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN4_Msk,0x3 << 8,0x1 << 8,0x1 << 8
GPIO_PC,GPIOPCPIN4PUSELRadio,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL4_Msk,0x3 << 8,0x0 << 8,0x0 << 8
GPIO_PC,GPIOPCPIN4PUSELRadio,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL4_Msk,0x3 << 8,0x1 << 8,0x1 << 8
GPIO_PC,GPIOPCPIN4PUSELRadio,GPIO_PUSEL_PULL_DOWN,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL4_Msk,0x3 << 8,0x2 << 8,0x2 << 8
GPIO_PC,GPIOPCPIN4PUSELRadio2,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL4_Msk,0x3 << 8,0x0 << 8,0x0 << 8
GPIO_PC,GPIOPCPIN4PUSELRadio2,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL4_Msk,0x3 << 8,0x1 << 8,0x1 << 8
GPIO_PC,GPIOPCPIN5Checkbox,0
GPIO_PC,GPIOPCPIN5Checkbox,1
GPIO_PC,GPIOPCPIN5MODERadio,NUCODEGEN_GPIO_PC_MODE_INPUT,PC->MODE,0x40004080,GPIO_MODE_MODE5_Msk,0x3 << 10,0x0 << 10,0x0 << 10
GPIO_PC,GPIOPCPIN5MODERadio,NUCODEGEN_GPIO_PC_MODE_OUTPUT,PC->MODE,0x40004080,GPIO_MODE_MODE5_Msk,0x3 << 10,0x1 << 10,0x1 << 10
GPIO_PC,GPIOPCPIN5MODERadio,NUCODEGEN_GPIO_PC_MODE_OPEN_DRAIN,PC->MODE,0x40004080,GPIO_MODE_MODE5_Msk,0x3 << 10,0x2 << 10,0x2 << 10
GPIO_PC,GPIOPCPIN5MODERadio,NUCODEGEN_GPIO_PC_MODE_QUASI,PC->MODE,0x40004080,GPIO_MODE_MODE5_Msk,0x3 << 10,0x3 << 10,0x3 << 10
GPIO_PC,GPIOPCPIN5DINOFFCheckbox,0,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF5_Msk,0x1 << 21,0x0 << 21,0x0 << 21
GPIO_PC,GPIOPCPIN5DINOFFCheckbox,1,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF5_Msk,0x1 << 21,0x1 << 21,0x1 << 21
GPIO_PC,GPIOPCPIN5DOUTRadio,0,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT5_Msk,0x1 << 5,0x0 << 5,0x0 << 5
GPIO_PC,GPIOPCPIN5DOUTRadio,1,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT5_Msk,0x1 << 5,0x1 << 5,0x1 << 5
GPIO_PC,GPIOPCPIN5DATMSKCheckbox,0,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK5_Msk,0x1 << 5,0x0 << 5,0x0 << 5
GPIO_PC,GPIOPCPIN5DATMSKCheckbox,1,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK5_Msk,0x1 << 5,0x1 << 5,0x1 << 5
GPIO_PC,GPIOPCPIN5DBENCheckbox,0,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN5_Msk,0x1 << 5,0x0 << 5,0x0 << 5
GPIO_PC,GPIOPCPIN5DBENCheckbox,1,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN5_Msk,0x1 << 5,0x1 << 5,0x1 << 5
GPIO_PC,GPIOPCPIN5INTTYPERadio,GPIO_INTTYPE_EDGE,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE5_Msk,0x1 << 5,0x0 << 5,0x0 << 5
GPIO_PC,GPIOPCPIN5INTTYPERadio,GPIO_INTTYPE_LEVEL,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE5_Msk,0x1 << 5,0x1 << 5,0x1 << 5
GPIO_PC,GPIOPCPIN5FLIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN5_Msk,0x1 << 5,0x0 << 5,0x0 << 5
GPIO_PC,GPIOPCPIN5FLIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN5_Msk,0x1 << 5,0x1 << 5,0x1 << 5
GPIO_PC,GPIOPCPIN5RHIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN5_Msk,0x1 << 21,0x0 << 21,0x0 << 21
GPIO_PC,GPIOPCPIN5RHIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN5_Msk,0x1 << 21,0x1 << 21,0x1 << 21
GPIO_PC,GPIOPCPIN5SLEWRadio,GPIO_SLEWCTL_NORMAL,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN5_Msk,0x3 << 10,0x0 << 10,0x0 << 10
GPIO_PC,GPIOPCPIN5SLEWRadio,GPIO_SLEWCTL_HIGH,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN5_Msk,0x3 << 10,0x1 << 10,0x1 << 10
GPIO_PC,GPIOPCPIN5PUSELRadio,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL5_Msk,0x3 << 10,0x0 << 10,0x0 << 10
GPIO_PC,GPIOPCPIN5PUSELRadio,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL5_Msk,0x3 << 10,0x1 << 10,0x1 << 10
GPIO_PC,GPIOPCPIN5PUSELRadio,GPIO_PUSEL_PULL_DOWN,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL5_Msk,0x3 << 10,0x2 << 10,0x2 << 10
GPIO_PC,GPIOPCPIN5PUSELRadio2,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL5_Msk,0x3 << 10,0x0 << 10,0x0 << 10
GPIO_PC,GPIOPCPIN5PUSELRadio2,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL5_Msk,0x3 << 10,0x1 << 10,0x1 << 10
GPIO_PC,GPIOPCPIN6Checkbox,0
GPIO_PC,GPIOPCPIN6Checkbox,1
GPIO_PC,GPIOPCPIN6MODERadio,NUCODEGEN_GPIO_PC_MODE_INPUT,PC->MODE,0x40004080,GPIO_MODE_MODE6_Msk,0x3 << 12,0x0 << 12,0x0 << 12
GPIO_PC,GPIOPCPIN6MODERadio,NUCODEGEN_GPIO_PC_MODE_OUTPUT,PC->MODE,0x40004080,GPIO_MODE_MODE6_Msk,0x3 << 12,0x1 << 12,0x1 << 12
GPIO_PC,GPIOPCPIN6MODERadio,NUCODEGEN_GPIO_PC_MODE_OPEN_DRAIN,PC->MODE,0x40004080,GPIO_MODE_MODE6_Msk,0x3 << 12,0x2 << 12,0x2 << 12
GPIO_PC,GPIOPCPIN6MODERadio,NUCODEGEN_GPIO_PC_MODE_QUASI,PC->MODE,0x40004080,GPIO_MODE_MODE6_Msk,0x3 << 12,0x3 << 12,0x3 << 12
GPIO_PC,GPIOPCPIN6DINOFFCheckbox,0,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF6_Msk,0x1 << 22,0x0 << 22,0x0 << 22
GPIO_PC,GPIOPCPIN6DINOFFCheckbox,1,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF6_Msk,0x1 << 22,0x1 << 22,0x1 << 22
GPIO_PC,GPIOPCPIN6DOUTRadio,0,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT6_Msk,0x1 << 6,0x0 << 6,0x0 << 6
GPIO_PC,GPIOPCPIN6DOUTRadio,1,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT6_Msk,0x1 << 6,0x1 << 6,0x1 << 6
GPIO_PC,GPIOPCPIN6DATMSKCheckbox,0,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK6_Msk,0x1 << 6,0x0 << 6,0x0 << 6
GPIO_PC,GPIOPCPIN6DATMSKCheckbox,1,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK6_Msk,0x1 << 6,0x1 << 6,0x1 << 6
GPIO_PC,GPIOPCPIN6DBENCheckbox,0,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN6_Msk,0x1 << 6,0x0 << 6,0x0 << 6
GPIO_PC,GPIOPCPIN6DBENCheckbox,1,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN6_Msk,0x1 << 6,0x1 << 6,0x1 << 6
GPIO_PC,GPIOPCPIN6INTTYPERadio,GPIO_INTTYPE_EDGE,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE6_Msk,0x1 << 6,0x0 << 6,0x0 << 6
GPIO_PC,GPIOPCPIN6INTTYPERadio,GPIO_INTTYPE_LEVEL,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE6_Msk,0x1 << 6,0x1 << 6,0x1 << 6
GPIO_PC,GPIOPCPIN6FLIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN6_Msk,0x1 << 6,0x0 << 6,0x0 << 6
GPIO_PC,GPIOPCPIN6FLIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN6_Msk,0x1 << 6,0x1 << 6,0x1 << 6
GPIO_PC,GPIOPCPIN6RHIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN6_Msk,0x1 << 22,0x0 << 22,0x0 << 22
GPIO_PC,GPIOPCPIN6RHIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN6_Msk,0x1 << 22,0x1 << 22,0x1 << 22
GPIO_PC,GPIOPCPIN6SLEWRadio,GPIO_SLEWCTL_NORMAL,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN6_Msk,0x3 << 12,0x0 << 12,0x0 << 12
GPIO_PC,GPIOPCPIN6SLEWRadio,GPIO_SLEWCTL_HIGH,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN6_Msk,0x3 << 12,0x1 << 12,0x1 << 12
GPIO_PC,GPIOPCPIN6PUSELRadio,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL6_Msk,0x3 << 12,0x0 << 12,0x0 << 12
GPIO_PC,GPIOPCPIN6PUSELRadio,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL6_Msk,0x3 << 12,0x1 << 12,0x1 << 12
GPIO_PC,GPIOPCPIN6PUSELRadio,GPIO_PUSEL_PULL_DOWN,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL6_Msk,0x3 << 12,0x2 << 12,0x2 << 12
GPIO_PC,GPIOPCPIN6PUSELRadio2,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL6_Msk,0x3 << 12,0x0 << 12,0x0 << 12
GPIO_PC,GPIOPCPIN6PUSELRadio2,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL6_Msk,0x3 << 12,0x1 << 12,0x1 << 12
GPIO_PC,GPIOPCPIN7Checkbox,0
GPIO_PC,GPIOPCPIN7Checkbox,1
GPIO_PC,GPIOPCPIN7MODERadio,NUCODEGEN_GPIO_PC_MODE_INPUT,PC->MODE,0x40004080,GPIO_MODE_MODE7_Msk,0x3 << 14,0x0 << 14,0x0 << 14
GPIO_PC,GPIOPCPIN7MODERadio,NUCODEGEN_GPIO_PC_MODE_OUTPUT,PC->MODE,0x40004080,GPIO_MODE_MODE7_Msk,0x3 << 14,0x1 << 14,0x1 << 14
GPIO_PC,GPIOPCPIN7MODERadio,NUCODEGEN_GPIO_PC_MODE_OPEN_DRAIN,PC->MODE,0x40004080,GPIO_MODE_MODE7_Msk,0x3 << 14,0x2 << 14,0x2 << 14
GPIO_PC,GPIOPCPIN7MODERadio,NUCODEGEN_GPIO_PC_MODE_QUASI,PC->MODE,0x40004080,GPIO_MODE_MODE7_Msk,0x3 << 14,0x3 << 14,0x3 << 14
GPIO_PC,GPIOPCPIN7DINOFFCheckbox,0,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF7_Msk,0x1 << 23,0x0 << 23,0x0 << 23
GPIO_PC,GPIOPCPIN7DINOFFCheckbox,1,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF7_Msk,0x1 << 23,0x1 << 23,0x1 << 23
GPIO_PC,GPIOPCPIN7DOUTRadio,0,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT7_Msk,0x1 << 7,0x0 << 7,0x0 << 7
GPIO_PC,GPIOPCPIN7DOUTRadio,1,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT7_Msk,0x1 << 7,0x1 << 7,0x1 << 7
GPIO_PC,GPIOPCPIN7DATMSKCheckbox,0,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK7_Msk,0x1 << 7,0x0 << 7,0x0 << 7
GPIO_PC,GPIOPCPIN7DATMSKCheckbox,1,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK7_Msk,0x1 << 7,0x1 << 7,0x1 << 7
GPIO_PC,GPIOPCPIN7DBENCheckbox,0,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN7_Msk,0x1 << 7,0x0 << 7,0x0 << 7
GPIO_PC,GPIOPCPIN7DBENCheckbox,1,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN7_Msk,0x1 << 7,0x1 << 7,0x1 << 7
GPIO_PC,GPIOPCPIN7INTTYPERadio,GPIO_INTTYPE_EDGE,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE7_Msk,0x1 << 7,0x0 << 7,0x0 << 7
GPIO_PC,GPIOPCPIN7INTTYPERadio,GPIO_INTTYPE_LEVEL,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE7_Msk,0x1 << 7,0x1 << 7,0x1 << 7
GPIO_PC,GPIOPCPIN7FLIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN7_Msk,0x1 << 7,0x0 << 7,0x0 << 7
GPIO_PC,GPIOPCPIN7FLIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN7_Msk,0x1 << 7,0x1 << 7,0x1 << 7
GPIO_PC,GPIOPCPIN7RHIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN7_Msk,0x1 << 23,0x0 << 23,0x0 << 23
GPIO_PC,GPIOPCPIN7RHIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN7_Msk,0x1 << 23,0x1 << 23,0x1 << 23
GPIO_PC,GPIOPCPIN7SLEWRadio,GPIO_SLEWCTL_NORMAL,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN7_Msk,0x3 << 14,0x0 << 14,0x0 << 14
GPIO_PC,GPIOPCPIN7SLEWRadio,GPIO_SLEWCTL_HIGH,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN7_Msk,0x3 << 14,0x1 << 14,0x1 << 14
GPIO_PC,GPIOPCPIN7PUSELRadio,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL7_Msk,0x3 << 14,0x0 << 14,0x0 << 14
GPIO_PC,GPIOPCPIN7PUSELRadio,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL7_Msk,0x3 << 14,0x1 << 14,0x1 << 14
GPIO_PC,GPIOPCPIN7PUSELRadio,GPIO_PUSEL_PULL_DOWN,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL7_Msk,0x3 << 14,0x2 << 14,0x2 << 14
GPIO_PC,GPIOPCPIN7PUSELRadio2,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL7_Msk,0x3 << 14,0x0 << 14,0x0 << 14
GPIO_PC,GPIOPCPIN7PUSELRadio2,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL7_Msk,0x3 << 14,0x1 << 14,0x1 << 14
GPIO_PC,GPIOPCPIN8Checkbox,0
GPIO_PC,GPIOPCPIN8Checkbox,1
GPIO_PC,GPIOPCPIN8MODERadio,NUCODEGEN_GPIO_PC_MODE_INPUT,PC->MODE,0x40004080,GPIO_MODE_MODE8_Msk,0x3 << 16,0x0 << 16,0x0 << 16
GPIO_PC,GPIOPCPIN8MODERadio,NUCODEGEN_GPIO_PC_MODE_OUTPUT,PC->MODE,0x40004080,GPIO_MODE_MODE8_Msk,0x3 << 16,0x1 << 16,0x1 << 16
GPIO_PC,GPIOPCPIN8MODERadio,NUCODEGEN_GPIO_PC_MODE_OPEN_DRAIN,PC->MODE,0x40004080,GPIO_MODE_MODE8_Msk,0x3 << 16,0x2 << 16,0x2 << 16
GPIO_PC,GPIOPCPIN8MODERadio,NUCODEGEN_GPIO_PC_MODE_QUASI,PC->MODE,0x40004080,GPIO_MODE_MODE8_Msk,0x3 << 16,0x3 << 16,0x3 << 16
GPIO_PC,GPIOPCPIN8DINOFFCheckbox,0,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF8_Msk,0x1 << 24,0x0 << 24,0x0 << 24
GPIO_PC,GPIOPCPIN8DINOFFCheckbox,1,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF8_Msk,0x1 << 24,0x1 << 24,0x1 << 24
GPIO_PC,GPIOPCPIN8DOUTRadio,0,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT8_Msk,0x1 << 8,0x0 << 8,0x0 << 8
GPIO_PC,GPIOPCPIN8DOUTRadio,1,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT8_Msk,0x1 << 8,0x1 << 8,0x1 << 8
GPIO_PC,GPIOPCPIN8DATMSKCheckbox,0,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK8_Msk,0x1 << 8,0x0 << 8,0x0 << 8
GPIO_PC,GPIOPCPIN8DATMSKCheckbox,1,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK8_Msk,0x1 << 8,0x1 << 8,0x1 << 8
GPIO_PC,GPIOPCPIN8DBENCheckbox,0,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN8_Msk,0x1 << 8,0x0 << 8,0x0 << 8
GPIO_PC,GPIOPCPIN8DBENCheckbox,1,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN8_Msk,0x1 << 8,0x1 << 8,0x1 << 8
GPIO_PC,GPIOPCPIN8INTTYPERadio,GPIO_INTTYPE_EDGE,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE8_Msk,0x1 << 8,0x0 << 8,0x0 << 8
GPIO_PC,GPIOPCPIN8INTTYPERadio,GPIO_INTTYPE_LEVEL,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE8_Msk,0x1 << 8,0x1 << 8,0x1 << 8
GPIO_PC,GPIOPCPIN8FLIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN8_Msk,0x1 << 8,0x0 << 8,0x0 << 8
GPIO_PC,GPIOPCPIN8FLIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN8_Msk,0x1 << 8,0x1 << 8,0x1 << 8
GPIO_PC,GPIOPCPIN8RHIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN8_Msk,0x1 << 24,0x0 << 24,0x0 << 24
GPIO_PC,GPIOPCPIN8RHIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN8_Msk,0x1 << 24,0x1 << 24,0x1 << 24
GPIO_PC,GPIOPCPIN8SLEWRadio,GPIO_SLEWCTL_NORMAL,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN8_Msk,0x3 << 16,0x0 << 16,0x0 << 16
GPIO_PC,GPIOPCPIN8SLEWRadio,GPIO_SLEWCTL_HIGH,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN8_Msk,0x3 << 16,0x1 << 16,0x1 << 16
GPIO_PC,GPIOPCPIN8PUSELRadio,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL8_Msk,0x3 << 16,0x0 << 16,0x0 << 16
GPIO_PC,GPIOPCPIN8PUSELRadio,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL8_Msk,0x3 << 16,0x1 << 16,0x1 << 16
GPIO_PC,GPIOPCPIN8PUSELRadio,GPIO_PUSEL_PULL_DOWN,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL8_Msk,0x3 << 16,0x2 << 16,0x2 << 16
GPIO_PC,GPIOPCPIN8PUSELRadio2,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL8_Msk,0x3 << 16,0x0 << 16,0x0 << 16
GPIO_PC,GPIOPCPIN8PUSELRadio2,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL8_Msk,0x3 << 16,0x1 << 16,0x1 << 16
GPIO_PC,GPIOPCPIN9Checkbox,0
GPIO_PC,GPIOPCPIN9Checkbox,1
GPIO_PC,GPIOPCPIN9MODERadio,NUCODEGEN_GPIO_PC_MODE_INPUT,PC->MODE,0x40004080,GPIO_MODE_MODE9_Msk,0x3 << 18,0x0 << 18,0x0 << 18
GPIO_PC,GPIOPCPIN9MODERadio,NUCODEGEN_GPIO_PC_MODE_OUTPUT,PC->MODE,0x40004080,GPIO_MODE_MODE9_Msk,0x3 << 18,0x1 << 18,0x1 << 18
GPIO_PC,GPIOPCPIN9MODERadio,NUCODEGEN_GPIO_PC_MODE_OPEN_DRAIN,PC->MODE,0x40004080,GPIO_MODE_MODE9_Msk,0x3 << 18,0x2 << 18,0x2 << 18
GPIO_PC,GPIOPCPIN9MODERadio,NUCODEGEN_GPIO_PC_MODE_QUASI,PC->MODE,0x40004080,GPIO_MODE_MODE9_Msk,0x3 << 18,0x3 << 18,0x3 << 18
GPIO_PC,GPIOPCPIN9DINOFFCheckbox,0,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF9_Msk,0x1 << 25,0x0 << 25,0x0 << 25
GPIO_PC,GPIOPCPIN9DINOFFCheckbox,1,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF9_Msk,0x1 << 25,0x1 << 25,0x1 << 25
GPIO_PC,GPIOPCPIN9DOUTRadio,0,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT9_Msk,0x1 << 9,0x0 << 9,0x0 << 9
GPIO_PC,GPIOPCPIN9DOUTRadio,1,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT9_Msk,0x1 << 9,0x1 << 9,0x1 << 9
GPIO_PC,GPIOPCPIN9DATMSKCheckbox,0,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK9_Msk,0x1 << 9,0x0 << 9,0x0 << 9
GPIO_PC,GPIOPCPIN9DATMSKCheckbox,1,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK9_Msk,0x1 << 9,0x1 << 9,0x1 << 9
GPIO_PC,GPIOPCPIN9DBENCheckbox,0,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN9_Msk,0x1 << 9,0x0 << 9,0x0 << 9
GPIO_PC,GPIOPCPIN9DBENCheckbox,1,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN9_Msk,0x1 << 9,0x1 << 9,0x1 << 9
GPIO_PC,GPIOPCPIN9INTTYPERadio,GPIO_INTTYPE_EDGE,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE9_Msk,0x1 << 9,0x0 << 9,0x0 << 9
GPIO_PC,GPIOPCPIN9INTTYPERadio,GPIO_INTTYPE_LEVEL,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE9_Msk,0x1 << 9,0x1 << 9,0x1 << 9
GPIO_PC,GPIOPCPIN9FLIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN9_Msk,0x1 << 9,0x0 << 9,0x0 << 9
GPIO_PC,GPIOPCPIN9FLIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN9_Msk,0x1 << 9,0x1 << 9,0x1 << 9
GPIO_PC,GPIOPCPIN9RHIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN9_Msk,0x1 << 25,0x0 << 25,0x0 << 25
GPIO_PC,GPIOPCPIN9RHIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN9_Msk,0x1 << 25,0x1 << 25,0x1 << 25
GPIO_PC,GPIOPCPIN9SLEWRadio,GPIO_SLEWCTL_NORMAL,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN9_Msk,0x3 << 18,0x0 << 18,0x0 << 18
GPIO_PC,GPIOPCPIN9SLEWRadio,GPIO_SLEWCTL_HIGH,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN9_Msk,0x3 << 18,0x1 << 18,0x1 << 18
GPIO_PC,GPIOPCPIN9PUSELRadio,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL9_Msk,0x3 << 18,0x0 << 18,0x0 << 18
GPIO_PC,GPIOPCPIN9PUSELRadio,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL9_Msk,0x3 << 18,0x1 << 18,0x1 << 18
GPIO_PC,GPIOPCPIN9PUSELRadio,GPIO_PUSEL_PULL_DOWN,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL9_Msk,0x3 << 18,0x2 << 18,0x2 << 18
GPIO_PC,GPIOPCPIN9PUSELRadio2,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL9_Msk,0x3 << 18,0x0 << 18,0x0 << 18
GPIO_PC,GPIOPCPIN9PUSELRadio2,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL9_Msk,0x3 << 18,0x1 << 18,0x1 << 18
GPIO_PC,GPIOPCPIN10Checkbox,0
GPIO_PC,GPIOPCPIN10Checkbox,1
GPIO_PC,GPIOPCPIN10MODERadio,NUCODEGEN_GPIO_PC_MODE_INPUT,PC->MODE,0x40004080,GPIO_MODE_MODE10_Msk,0x3 << 20,0x0 << 20,0x0 << 20
GPIO_PC,GPIOPCPIN10MODERadio,NUCODEGEN_GPIO_PC_MODE_OUTPUT,PC->MODE,0x40004080,GPIO_MODE_MODE10_Msk,0x3 << 20,0x1 << 20,0x1 << 20
GPIO_PC,GPIOPCPIN10MODERadio,NUCODEGEN_GPIO_PC_MODE_OPEN_DRAIN,PC->MODE,0x40004080,GPIO_MODE_MODE10_Msk,0x3 << 20,0x2 << 20,0x2 << 20
GPIO_PC,GPIOPCPIN10MODERadio,NUCODEGEN_GPIO_PC_MODE_QUASI,PC->MODE,0x40004080,GPIO_MODE_MODE10_Msk,0x3 << 20,0x3 << 20,0x3 << 20
GPIO_PC,GPIOPCPIN10DINOFFCheckbox,0,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF10_Msk,0x1 << 26,0x0 << 26,0x0 << 26
GPIO_PC,GPIOPCPIN10DINOFFCheckbox,1,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF10_Msk,0x1 << 26,0x1 << 26,0x1 << 26
GPIO_PC,GPIOPCPIN10DOUTRadio,0,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT10_Msk,0x1 << 10,0x0 << 10,0x0 << 10
GPIO_PC,GPIOPCPIN10DOUTRadio,1,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT10_Msk,0x1 << 10,0x1 << 10,0x1 << 10
GPIO_PC,GPIOPCPIN10DATMSKCheckbox,0,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK10_Msk,0x1 << 10,0x0 << 10,0x0 << 10
GPIO_PC,GPIOPCPIN10DATMSKCheckbox,1,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK10_Msk,0x1 << 10,0x1 << 10,0x1 << 10
GPIO_PC,GPIOPCPIN10DBENCheckbox,0,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN10_Msk,0x1 << 10,0x0 << 10,0x0 << 10
GPIO_PC,GPIOPCPIN10DBENCheckbox,1,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN10_Msk,0x1 << 10,0x1 << 10,0x1 << 10
GPIO_PC,GPIOPCPIN10INTTYPERadio,GPIO_INTTYPE_EDGE,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE10_Msk,0x1 << 10,0x0 << 10,0x0 << 10
GPIO_PC,GPIOPCPIN10INTTYPERadio,GPIO_INTTYPE_LEVEL,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE10_Msk,0x1 << 10,0x1 << 10,0x1 << 10
GPIO_PC,GPIOPCPIN10FLIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN10_Msk,0x1 << 10,0x0 << 10,0x0 << 10
GPIO_PC,GPIOPCPIN10FLIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN10_Msk,0x1 << 10,0x1 << 10,0x1 << 10
GPIO_PC,GPIOPCPIN10RHIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN10_Msk,0x1 << 26,0x0 << 26,0x0 << 26
GPIO_PC,GPIOPCPIN10RHIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN10_Msk,0x1 << 26,0x1 << 26,0x1 << 26
GPIO_PC,GPIOPCPIN10SLEWRadio,GPIO_SLEWCTL_NORMAL,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN10_Msk,0x3 << 20,0x0 << 20,0x0 << 20
GPIO_PC,GPIOPCPIN10SLEWRadio,GPIO_SLEWCTL_HIGH,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN10_Msk,0x3 << 20,0x1 << 20,0x1 << 20
GPIO_PC,GPIOPCPIN10PUSELRadio,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL10_Msk,0x3 << 20,0x0 << 20,0x0 << 20
GPIO_PC,GPIOPCPIN10PUSELRadio,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL10_Msk,0x3 << 20,0x1 << 20,0x1 << 20
GPIO_PC,GPIOPCPIN10PUSELRadio,GPIO_PUSEL_PULL_DOWN,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL10_Msk,0x3 << 20,0x2 << 20,0x2 << 20
GPIO_PC,GPIOPCPIN10PUSELRadio2,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL10_Msk,0x3 << 20,0x0 << 20,0x0 << 20
GPIO_PC,GPIOPCPIN10PUSELRadio2,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL10_Msk,0x3 << 20,0x1 << 20,0x1 << 20
GPIO_PC,GPIOPCPIN11Checkbox,0
GPIO_PC,GPIOPCPIN11Checkbox,1
GPIO_PC,GPIOPCPIN11MODERadio,NUCODEGEN_GPIO_PC_MODE_INPUT,PC->MODE,0x40004080,GPIO_MODE_MODE11_Msk,0x3 << 22,0x0 << 22,0x0 << 22
GPIO_PC,GPIOPCPIN11MODERadio,NUCODEGEN_GPIO_PC_MODE_OUTPUT,PC->MODE,0x40004080,GPIO_MODE_MODE11_Msk,0x3 << 22,0x1 << 22,0x1 << 22
GPIO_PC,GPIOPCPIN11MODERadio,NUCODEGEN_GPIO_PC_MODE_OPEN_DRAIN,PC->MODE,0x40004080,GPIO_MODE_MODE11_Msk,0x3 << 22,0x2 << 22,0x2 << 22
GPIO_PC,GPIOPCPIN11MODERadio,NUCODEGEN_GPIO_PC_MODE_QUASI,PC->MODE,0x40004080,GPIO_MODE_MODE11_Msk,0x3 << 22,0x3 << 22,0x3 << 22
GPIO_PC,GPIOPCPIN11DINOFFCheckbox,0,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF11_Msk,0x1 << 27,0x0 << 27,0x0 << 27
GPIO_PC,GPIOPCPIN11DINOFFCheckbox,1,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF11_Msk,0x1 << 27,0x1 << 27,0x1 << 27
GPIO_PC,GPIOPCPIN11DOUTRadio,0,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT11_Msk,0x1 << 11,0x0 << 11,0x0 << 11
GPIO_PC,GPIOPCPIN11DOUTRadio,1,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT11_Msk,0x1 << 11,0x1 << 11,0x1 << 11
GPIO_PC,GPIOPCPIN11DATMSKCheckbox,0,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK11_Msk,0x1 << 11,0x0 << 11,0x0 << 11
GPIO_PC,GPIOPCPIN11DATMSKCheckbox,1,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK11_Msk,0x1 << 11,0x1 << 11,0x1 << 11
GPIO_PC,GPIOPCPIN11DBENCheckbox,0,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN11_Msk,0x1 << 11,0x0 << 11,0x0 << 11
GPIO_PC,GPIOPCPIN11DBENCheckbox,1,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN11_Msk,0x1 << 11,0x1 << 11,0x1 << 11
GPIO_PC,GPIOPCPIN11INTTYPERadio,GPIO_INTTYPE_EDGE,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE11_Msk,0x1 << 11,0x0 << 11,0x0 << 11
GPIO_PC,GPIOPCPIN11INTTYPERadio,GPIO_INTTYPE_LEVEL,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE11_Msk,0x1 << 11,0x1 << 11,0x1 << 11
GPIO_PC,GPIOPCPIN11FLIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN11_Msk,0x1 << 11,0x0 << 11,0x0 << 11
GPIO_PC,GPIOPCPIN11FLIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN11_Msk,0x1 << 11,0x1 << 11,0x1 << 11
GPIO_PC,GPIOPCPIN11RHIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN11_Msk,0x1 << 27,0x0 << 27,0x0 << 27
GPIO_PC,GPIOPCPIN11RHIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN11_Msk,0x1 << 27,0x1 << 27,0x1 << 27
GPIO_PC,GPIOPCPIN11SLEWRadio,GPIO_SLEWCTL_NORMAL,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN11_Msk,0x3 << 22,0x0 << 22,0x0 << 22
GPIO_PC,GPIOPCPIN11SLEWRadio,GPIO_SLEWCTL_HIGH,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN11_Msk,0x3 << 22,0x1 << 22,0x1 << 22
GPIO_PC,GPIOPCPIN11PUSELRadio,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL11_Msk,0x3 << 22,0x0 << 22,0x0 << 22
GPIO_PC,GPIOPCPIN11PUSELRadio,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL11_Msk,0x3 << 22,0x1 << 22,0x1 << 22
GPIO_PC,GPIOPCPIN11PUSELRadio,GPIO_PUSEL_PULL_DOWN,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL11_Msk,0x3 << 22,0x2 << 22,0x2 << 22
GPIO_PC,GPIOPCPIN11PUSELRadio2,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL11_Msk,0x3 << 22,0x0 << 22,0x0 << 22
GPIO_PC,GPIOPCPIN11PUSELRadio2,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL11_Msk,0x3 << 22,0x1 << 22,0x1 << 22
GPIO_PC,GPIOPCPIN12Checkbox,0
GPIO_PC,GPIOPCPIN12Checkbox,1
GPIO_PC,GPIOPCPIN12MODERadio,NUCODEGEN_GPIO_PC_MODE_INPUT,PC->MODE,0x40004080,GPIO_MODE_MODE12_Msk,0x3 << 24,0x0 << 24,0x0 << 24
GPIO_PC,GPIOPCPIN12MODERadio,NUCODEGEN_GPIO_PC_MODE_OUTPUT,PC->MODE,0x40004080,GPIO_MODE_MODE12_Msk,0x3 << 24,0x1 << 24,0x1 << 24
GPIO_PC,GPIOPCPIN12MODERadio,NUCODEGEN_GPIO_PC_MODE_OPEN_DRAIN,PC->MODE,0x40004080,GPIO_MODE_MODE12_Msk,0x3 << 24,0x2 << 24,0x2 << 24
GPIO_PC,GPIOPCPIN12MODERadio,NUCODEGEN_GPIO_PC_MODE_QUASI,PC->MODE,0x40004080,GPIO_MODE_MODE12_Msk,0x3 << 24,0x3 << 24,0x3 << 24
GPIO_PC,GPIOPCPIN12DINOFFCheckbox,0,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF12_Msk,0x1 << 28,0x0 << 28,0x0 << 28
GPIO_PC,GPIOPCPIN12DINOFFCheckbox,1,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF12_Msk,0x1 << 28,0x1 << 28,0x1 << 28
GPIO_PC,GPIOPCPIN12DOUTRadio,0,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT12_Msk,0x1 << 12,0x0 << 12,0x0 << 12
GPIO_PC,GPIOPCPIN12DOUTRadio,1,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT12_Msk,0x1 << 12,0x1 << 12,0x1 << 12
GPIO_PC,GPIOPCPIN12DATMSKCheckbox,0,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK12_Msk,0x1 << 12,0x0 << 12,0x0 << 12
GPIO_PC,GPIOPCPIN12DATMSKCheckbox,1,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK12_Msk,0x1 << 12,0x1 << 12,0x1 << 12
GPIO_PC,GPIOPCPIN12DBENCheckbox,0,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN12_Msk,0x1 << 12,0x0 << 12,0x0 << 12
GPIO_PC,GPIOPCPIN12DBENCheckbox,1,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN12_Msk,0x1 << 12,0x1 << 12,0x1 << 12
GPIO_PC,GPIOPCPIN12INTTYPERadio,GPIO_INTTYPE_EDGE,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE12_Msk,0x1 << 12,0x0 << 12,0x0 << 12
GPIO_PC,GPIOPCPIN12INTTYPERadio,GPIO_INTTYPE_LEVEL,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE12_Msk,0x1 << 12,0x1 << 12,0x1 << 12
GPIO_PC,GPIOPCPIN12FLIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN12_Msk,0x1 << 12,0x0 << 12,0x0 << 12
GPIO_PC,GPIOPCPIN12FLIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN12_Msk,0x1 << 12,0x1 << 12,0x1 << 12
GPIO_PC,GPIOPCPIN12RHIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN12_Msk,0x1 << 28,0x0 << 28,0x0 << 28
GPIO_PC,GPIOPCPIN12RHIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN12_Msk,0x1 << 28,0x1 << 28,0x1 << 28
GPIO_PC,GPIOPCPIN12SLEWRadio,GPIO_SLEWCTL_NORMAL,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN12_Msk,0x3 << 24,0x0 << 24,0x0 << 24
GPIO_PC,GPIOPCPIN12SLEWRadio,GPIO_SLEWCTL_HIGH,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN12_Msk,0x3 << 24,0x1 << 24,0x1 << 24
GPIO_PC,GPIOPCPIN12PUSELRadio,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL12_Msk,0x3 << 24,0x0 << 24,0x0 << 24
GPIO_PC,GPIOPCPIN12PUSELRadio,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL12_Msk,0x3 << 24,0x1 << 24,0x1 << 24
GPIO_PC,GPIOPCPIN12PUSELRadio,GPIO_PUSEL_PULL_DOWN,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL12_Msk,0x3 << 24,0x2 << 24,0x2 << 24
GPIO_PC,GPIOPCPIN12PUSELRadio2,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL12_Msk,0x3 << 24,0x0 << 24,0x0 << 24
GPIO_PC,GPIOPCPIN12PUSELRadio2,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL12_Msk,0x3 << 24,0x1 << 24,0x1 << 24
GPIO_PC,GPIOPCPIN13Checkbox,0
GPIO_PC,GPIOPCPIN13Checkbox,1
GPIO_PC,GPIOPCPIN13MODERadio,NUCODEGEN_GPIO_PC_MODE_INPUT,PC->MODE,0x40004080,GPIO_MODE_MODE13_Msk,0x3 << 26,0x0 << 26,0x0 << 26
GPIO_PC,GPIOPCPIN13MODERadio,NUCODEGEN_GPIO_PC_MODE_OUTPUT,PC->MODE,0x40004080,GPIO_MODE_MODE13_Msk,0x3 << 26,0x1 << 26,0x1 << 26
GPIO_PC,GPIOPCPIN13MODERadio,NUCODEGEN_GPIO_PC_MODE_OPEN_DRAIN,PC->MODE,0x40004080,GPIO_MODE_MODE13_Msk,0x3 << 26,0x2 << 26,0x2 << 26
GPIO_PC,GPIOPCPIN13MODERadio,NUCODEGEN_GPIO_PC_MODE_QUASI,PC->MODE,0x40004080,GPIO_MODE_MODE13_Msk,0x3 << 26,0x3 << 26,0x3 << 26
GPIO_PC,GPIOPCPIN13DINOFFCheckbox,0,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF13_Msk,0x1 << 29,0x0 << 29,0x0 << 29
GPIO_PC,GPIOPCPIN13DINOFFCheckbox,1,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF13_Msk,0x1 << 29,0x1 << 29,0x1 << 29
GPIO_PC,GPIOPCPIN13DOUTRadio,0,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT13_Msk,0x1 << 13,0x0 << 13,0x0 << 13
GPIO_PC,GPIOPCPIN13DOUTRadio,1,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT13_Msk,0x1 << 13,0x1 << 13,0x1 << 13
GPIO_PC,GPIOPCPIN13DATMSKCheckbox,0,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK13_Msk,0x1 << 13,0x0 << 13,0x0 << 13
GPIO_PC,GPIOPCPIN13DATMSKCheckbox,1,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK13_Msk,0x1 << 13,0x1 << 13,0x1 << 13
GPIO_PC,GPIOPCPIN13DBENCheckbox,0,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN13_Msk,0x1 << 13,0x0 << 13,0x0 << 13
GPIO_PC,GPIOPCPIN13DBENCheckbox,1,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN13_Msk,0x1 << 13,0x1 << 13,0x1 << 13
GPIO_PC,GPIOPCPIN13INTTYPERadio,GPIO_INTTYPE_EDGE,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE13_Msk,0x1 << 13,0x0 << 13,0x0 << 13
GPIO_PC,GPIOPCPIN13INTTYPERadio,GPIO_INTTYPE_LEVEL,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE13_Msk,0x1 << 13,0x1 << 13,0x1 << 13
GPIO_PC,GPIOPCPIN13FLIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN13_Msk,0x1 << 13,0x0 << 13,0x0 << 13
GPIO_PC,GPIOPCPIN13FLIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN13_Msk,0x1 << 13,0x1 << 13,0x1 << 13
GPIO_PC,GPIOPCPIN13RHIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN13_Msk,0x1 << 29,0x0 << 29,0x0 << 29
GPIO_PC,GPIOPCPIN13RHIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN13_Msk,0x1 << 29,0x1 << 29,0x1 << 29
GPIO_PC,GPIOPCPIN13SLEWRadio,GPIO_SLEWCTL_NORMAL,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN13_Msk,0x3 << 26,0x0 << 26,0x0 << 26
GPIO_PC,GPIOPCPIN13SLEWRadio,GPIO_SLEWCTL_HIGH,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN13_Msk,0x3 << 26,0x1 << 26,0x1 << 26
GPIO_PC,GPIOPCPIN13PUSELRadio,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL13_Msk,0x3 << 26,0x0 << 26,0x0 << 26
GPIO_PC,GPIOPCPIN13PUSELRadio,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL13_Msk,0x3 << 26,0x1 << 26,0x1 << 26
GPIO_PC,GPIOPCPIN13PUSELRadio,GPIO_PUSEL_PULL_DOWN,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL13_Msk,0x3 << 26,0x2 << 26,0x2 << 26
GPIO_PC,GPIOPCPIN13PUSELRadio2,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL13_Msk,0x3 << 26,0x0 << 26,0x0 << 26
GPIO_PC,GPIOPCPIN13PUSELRadio2,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL13_Msk,0x3 << 26,0x1 << 26,0x1 << 26
GPIO_PC,GPIOPCPIN14Checkbox,0
GPIO_PC,GPIOPCPIN14Checkbox,1
GPIO_PC,GPIOPCPIN14MODERadio,NUCODEGEN_GPIO_PC_MODE_INPUT,PC->MODE,0x40004080,GPIO_MODE_MODE14_Msk,0x3 << 28,0x0 << 28,0x0 << 28
GPIO_PC,GPIOPCPIN14MODERadio,NUCODEGEN_GPIO_PC_MODE_OUTPUT,PC->MODE,0x40004080,GPIO_MODE_MODE14_Msk,0x3 << 28,0x1 << 28,0x1 << 28
GPIO_PC,GPIOPCPIN14MODERadio,NUCODEGEN_GPIO_PC_MODE_OPEN_DRAIN,PC->MODE,0x40004080,GPIO_MODE_MODE14_Msk,0x3 << 28,0x2 << 28,0x2 << 28
GPIO_PC,GPIOPCPIN14MODERadio,NUCODEGEN_GPIO_PC_MODE_QUASI,PC->MODE,0x40004080,GPIO_MODE_MODE14_Msk,0x3 << 28,0x3 << 28,0x3 << 28
GPIO_PC,GPIOPCPIN14DINOFFCheckbox,0,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF14_Msk,0x1 << 30,0x0 << 30,0x0 << 30
GPIO_PC,GPIOPCPIN14DINOFFCheckbox,1,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF14_Msk,0x1 << 30,0x1 << 30,0x1 << 30
GPIO_PC,GPIOPCPIN14DOUTRadio,0,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT14_Msk,0x1 << 14,0x0 << 14,0x0 << 14
GPIO_PC,GPIOPCPIN14DOUTRadio,1,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT14_Msk,0x1 << 14,0x1 << 14,0x1 << 14
GPIO_PC,GPIOPCPIN14DATMSKCheckbox,0,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK14_Msk,0x1 << 14,0x0 << 14,0x0 << 14
GPIO_PC,GPIOPCPIN14DATMSKCheckbox,1,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK14_Msk,0x1 << 14,0x1 << 14,0x1 << 14
GPIO_PC,GPIOPCPIN14DBENCheckbox,0,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN14_Msk,0x1 << 14,0x0 << 14,0x0 << 14
GPIO_PC,GPIOPCPIN14DBENCheckbox,1,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN14_Msk,0x1 << 14,0x1 << 14,0x1 << 14
GPIO_PC,GPIOPCPIN14INTTYPERadio,GPIO_INTTYPE_EDGE,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE14_Msk,0x1 << 14,0x0 << 14,0x0 << 14
GPIO_PC,GPIOPCPIN14INTTYPERadio,GPIO_INTTYPE_LEVEL,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE14_Msk,0x1 << 14,0x1 << 14,0x1 << 14
GPIO_PC,GPIOPCPIN14FLIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN14_Msk,0x1 << 14,0x0 << 14,0x0 << 14
GPIO_PC,GPIOPCPIN14FLIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN14_Msk,0x1 << 14,0x1 << 14,0x1 << 14
GPIO_PC,GPIOPCPIN14RHIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN14_Msk,0x1 << 30,0x0 << 30,0x0 << 30
GPIO_PC,GPIOPCPIN14RHIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN14_Msk,0x1 << 30,0x1 << 30,0x1 << 30
GPIO_PC,GPIOPCPIN14SLEWRadio,GPIO_SLEWCTL_NORMAL,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN14_Msk,0x3 << 28,0x0 << 28,0x0 << 28
GPIO_PC,GPIOPCPIN14SLEWRadio,GPIO_SLEWCTL_HIGH,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN14_Msk,0x3 << 28,0x1 << 28,0x1 << 28
GPIO_PC,GPIOPCPIN14PUSELRadio,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL14_Msk,0x3 << 28,0x0 << 28,0x0 << 28
GPIO_PC,GPIOPCPIN14PUSELRadio,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL14_Msk,0x3 << 28,0x1 << 28,0x1 << 28
GPIO_PC,GPIOPCPIN14PUSELRadio,GPIO_PUSEL_PULL_DOWN,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL14_Msk,0x3 << 28,0x2 << 28,0x2 << 28
GPIO_PC,GPIOPCPIN14PUSELRadio2,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL14_Msk,0x3 << 28,0x0 << 28,0x0 << 28
GPIO_PC,GPIOPCPIN14PUSELRadio2,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL14_Msk,0x3 << 28,0x1 << 28,0x1 << 28
GPIO_PC,GPIOPCPIN15Checkbox,0
GPIO_PC,GPIOPCPIN15Checkbox,1
GPIO_PC,GPIOPCPIN15MODERadio,NUCODEGEN_GPIO_PC_MODE_INPUT,PC->MODE,0x40004080,GPIO_MODE_MODE15_Msk,0x3 << 30,0x0 << 30,0x0 << 30
GPIO_PC,GPIOPCPIN15MODERadio,NUCODEGEN_GPIO_PC_MODE_OUTPUT,PC->MODE,0x40004080,GPIO_MODE_MODE15_Msk,0x3 << 30,0x1 << 30,0x1 << 30
GPIO_PC,GPIOPCPIN15MODERadio,NUCODEGEN_GPIO_PC_MODE_OPEN_DRAIN,PC->MODE,0x40004080,GPIO_MODE_MODE15_Msk,0x3 << 30,0x2 << 30,0x2 << 30
GPIO_PC,GPIOPCPIN15MODERadio,NUCODEGEN_GPIO_PC_MODE_QUASI,PC->MODE,0x40004080,GPIO_MODE_MODE15_Msk,0x3 << 30,0x3 << 30,0x3 << 30
GPIO_PC,GPIOPCPIN15DINOFFCheckbox,0,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF15_Msk,0x1 << 31,0x0 << 31,0x0 << 31
GPIO_PC,GPIOPCPIN15DINOFFCheckbox,1,PC->DINOFF,0x40004080+0x04,GPIO_DINOFF_DINOFF15_Msk,0x1 << 31,0x1 << 31,0x1 << 31
GPIO_PC,GPIOPCPIN15DOUTRadio,0,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT15_Msk,0x1 << 15,0x0 << 15,0x0 << 15
GPIO_PC,GPIOPCPIN15DOUTRadio,1,PC->DOUT,0x40004080+0x08,GPIO_DOUT_DOUT15_Msk,0x1 << 15,0x1 << 15,0x1 << 15
GPIO_PC,GPIOPCPIN15DATMSKCheckbox,0,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK15_Msk,0x1 << 15,0x0 << 15,0x0 << 15
GPIO_PC,GPIOPCPIN15DATMSKCheckbox,1,PC->DATMSK,0x40004080+0x0C,GPIO_DATMSK_DATMSK15_Msk,0x1 << 15,0x1 << 15,0x1 << 15
GPIO_PC,GPIOPCPIN15DBENCheckbox,0,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN15_Msk,0x1 << 15,0x0 << 15,0x0 << 15
GPIO_PC,GPIOPCPIN15DBENCheckbox,1,PC->DBEN,0x40004080+0x14,GPIO_DBEN_DBEN15_Msk,0x1 << 15,0x1 << 15,0x1 << 15
GPIO_PC,GPIOPCPIN15INTTYPERadio,GPIO_INTTYPE_EDGE,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE15_Msk,0x1 << 15,0x0 << 15,0x0 << 15
GPIO_PC,GPIOPCPIN15INTTYPERadio,GPIO_INTTYPE_LEVEL,PC->INTTYPE,0x40004080+0x18,GPIO_INTTYPE_TYPE15_Msk,0x1 << 15,0x1 << 15,0x1 << 15
GPIO_PC,GPIOPCPIN15FLIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN15_Msk,0x1 << 15,0x0 << 15,0x0 << 15
GPIO_PC,GPIOPCPIN15FLIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_FLIEN15_Msk,0x1 << 15,0x1 << 15,0x1 << 15
GPIO_PC,GPIOPCPIN15RHIENCheckbox,0,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN15_Msk,0x1 << 31,0x0 << 31,0x0 << 31
GPIO_PC,GPIOPCPIN15RHIENCheckbox,1,PC->INTEN,0x40004080+0x1C,GPIO_INTEN_RHIEN15_Msk,0x1 << 31,0x1 << 31,0x1 << 31
GPIO_PC,GPIOPCPIN15SLEWRadio,GPIO_SLEWCTL_NORMAL,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN15_Msk,0x3 << 30,0x0 << 30,0x0 << 30
GPIO_PC,GPIOPCPIN15SLEWRadio,GPIO_SLEWCTL_HIGH,PC->SLEWCTL,0x40004080+0x28,GPIO_SLEWCTL_HSREN15_Msk,0x3 << 30,0x1 << 30,0x1 << 30
GPIO_PC,GPIOPCPIN15PUSELRadio,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL15_Msk,0x3 << 30,0x0 << 30,0x0 << 30
GPIO_PC,GPIOPCPIN15PUSELRadio,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL15_Msk,0x3 << 30,0x1 << 30,0x1 << 30
GPIO_PC,GPIOPCPIN15PUSELRadio,GPIO_PUSEL_PULL_DOWN,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL15_Msk,0x3 << 30,0x2 << 30,0x2 << 30
GPIO_PC,GPIOPCPIN15PUSELRadio2,GPIO_PUSEL_DISABLE,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL15_Msk,0x3 << 30,0x0 << 30,0x0 << 30
GPIO_PC,GPIOPCPIN15PUSELRadio2,GPIO_PUSEL_PULL_UP,PC->PUSEL,0x40004080+0x30,GPIO_PUSEL_PUSEL15_Msk,0x3 << 30,0x1 << 30,0x1 << 30
GPIO_PC,GPIOPCCLRDBICLKONCheckboxBoolean,false,GPIO->DBCTL,0x40004440,GPIO_DBCTL_ICLKONC_Msk,0x1 << 18,0x1 << 18,0x1 << 18
GPIO_PC,GPIOPCCLRDBICLKONCheckboxBoolean,true,GPIO->DBCTL,0x40004440,GPIO_DBCTL_ICLKONC_Msk,0x1 << 18,0x0 << 18,0x0 << 18
GPIO_PC,GPIOPCINTCheckboxBoolean,false
GPIO_PC,GPIOPCINTCheckboxBoolean,true
GPIO_PC,GPIOPCEINT2CheckboxBoolean,false
GPIO_PC,GPIOPCEINT2CheckboxBoolean,true
GPIO_PC,GPIOPCEINT3CheckboxBoolean,false
GPIO_PC,GPIOPCEINT3CheckboxBoolean,true
GPIO_PD,GPIOPDPIN0Checkbox,0
GPIO_PD,GPIOPDPIN0Checkbox,1
GPIO_PD,GPIOPDPIN0MODERadio,NUCODEGEN_GPIO_PD_MODE_INPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE0_Msk,0x3,NUCODEGEN_GPIO_PD_MODE_INPUT,0x0
GPIO_PD,GPIOPDPIN0MODERadio,NUCODEGEN_GPIO_PD_MODE_OUTPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE0_Msk,0x3,NUCODEGEN_GPIO_PD_MODE_OUTPUT,0x1
GPIO_PD,GPIOPDPIN0MODERadio,NUCODEGEN_GPIO_PD_MODE_OPEN_DRAIN,PD->MODE,0x400040C0,GPIO_MODE_MODE0_Msk,0x3,NUCODEGEN_GPIO_PD_MODE_OPEN_DRAIN,0x2
GPIO_PD,GPIOPDPIN0MODERadio,NUCODEGEN_GPIO_PD_MODE_QUASI,PD->MODE,0x400040C0,GPIO_MODE_MODE0_Msk,0x3,NUCODEGEN_GPIO_PD_MODE_QUASI,0x3
GPIO_PD,GPIOPDPIN0DINOFFCheckbox,0,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF0_Msk,0x1 << 16,0x0 << 16,0x0 << 16
GPIO_PD,GPIOPDPIN0DINOFFCheckbox,1,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF0_Msk,0x1 << 16,GPIO_DINOFF_DINOFF0_Msk,0x1 << 16
GPIO_PD,GPIOPDPIN0DOUTRadio,0,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT0_Msk,0x1,0x0,0x0
GPIO_PD,GPIOPDPIN0DOUTRadio,1,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT0_Msk,0x1,GPIO_DOUT_DOUT0_Msk,0x1
GPIO_PD,GPIOPDPIN0DATMSKCheckbox,0,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK0_Msk,0x1,0x0,0x0
GPIO_PD,GPIOPDPIN0DATMSKCheckbox,1,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK0_Msk,0x1,GPIO_DATMSK_DATMSK0_Msk,0x1
GPIO_PD,GPIOPDPIN0DBENCheckbox,0,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN0_Msk,0x1,0x0,0x0
GPIO_PD,GPIOPDPIN0DBENCheckbox,1,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN0_Msk,0x1,GPIO_DBEN_DBEN0_Msk,0x1
GPIO_PD,GPIOPDPIN0INTTYPERadio,GPIO_INTTYPE_EDGE,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE0_Msk,0x1,GPIO_INTTYPE_EDGE,0x0
GPIO_PD,GPIOPDPIN0INTTYPERadio,GPIO_INTTYPE_LEVEL,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE0_Msk,0x1,GPIO_INTTYPE_LEVEL,0x1
GPIO_PD,GPIOPDPIN0FLIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN0_Msk,0x1,0x0,0x0
GPIO_PD,GPIOPDPIN0FLIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN0_Msk,0x1,GPIO_INTEN_FLIEN0_Msk,0x1
GPIO_PD,GPIOPDPIN0RHIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN0_Msk,0x1 << 16,0x0 << 16,0x0 << 16
GPIO_PD,GPIOPDPIN0RHIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN0_Msk,0x1 << 16,GPIO_INTEN_RHIEN0_Msk,0x1 << 16
GPIO_PD,GPIOPDPIN0SLEWRadio,GPIO_SLEWCTL_NORMAL,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN0_Msk,0x3,GPIO_SLEWCTL_NORMAL,0x0
GPIO_PD,GPIOPDPIN0SLEWRadio,GPIO_SLEWCTL_HIGH,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN0_Msk,0x3,GPIO_SLEWCTL_HIGH,0x1
GPIO_PD,GPIOPDPIN0PUSELRadio,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL0_Msk,0x3,GPIO_PUSEL_DISABLE,0x0
GPIO_PD,GPIOPDPIN0PUSELRadio,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL0_Msk,0x3,GPIO_PUSEL_PULL_UP,0x1
GPIO_PD,GPIOPDPIN0PUSELRadio,GPIO_PUSEL_PULL_DOWN,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL0_Msk,0x3,GPIO_PUSEL_PULL_DOWN,0x2
GPIO_PD,GPIOPDPIN0PUSELRadio2,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL0_Msk,0x3,GPIO_PUSEL_DISABLE,0x0
GPIO_PD,GPIOPDPIN0PUSELRadio2,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL0_Msk,0x3,GPIO_PUSEL_PULL_UP,0x1
GPIO_PD,GPIOPDPIN1Checkbox,0
GPIO_PD,GPIOPDPIN1Checkbox,1
GPIO_PD,GPIOPDPIN1MODERadio,NUCODEGEN_GPIO_PD_MODE_INPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE1_Msk,0x3 << 2,0x0 << 2,0x0 << 2
GPIO_PD,GPIOPDPIN1MODERadio,NUCODEGEN_GPIO_PD_MODE_OUTPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE1_Msk,0x3 << 2,0x1 << 2,0x1 << 2
GPIO_PD,GPIOPDPIN1MODERadio,NUCODEGEN_GPIO_PD_MODE_OPEN_DRAIN,PD->MODE,0x400040C0,GPIO_MODE_MODE1_Msk,0x3 << 2,0x2 << 2,0x2 << 2
GPIO_PD,GPIOPDPIN1MODERadio,NUCODEGEN_GPIO_PD_MODE_QUASI,PD->MODE,0x400040C0,GPIO_MODE_MODE1_Msk,0x3 << 2,0x3 << 2,0x3 << 2
GPIO_PD,GPIOPDPIN1DINOFFCheckbox,0,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF1_Msk,0x1 << 17,0x0 << 17,0x0 << 17
GPIO_PD,GPIOPDPIN1DINOFFCheckbox,1,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF1_Msk,0x1 << 17,0x1 << 17,0x1 << 17
GPIO_PD,GPIOPDPIN1DOUTRadio,0,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT1_Msk,0x1 << 1,0x0 << 1,0x0 << 1
GPIO_PD,GPIOPDPIN1DOUTRadio,1,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT1_Msk,0x1 << 1,0x1 << 1,0x1 << 1
GPIO_PD,GPIOPDPIN1DATMSKCheckbox,0,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK1_Msk,0x1 << 1,0x0 << 1,0x0 << 1
GPIO_PD,GPIOPDPIN1DATMSKCheckbox,1,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK1_Msk,0x1 << 1,0x1 << 1,0x1 << 1
GPIO_PD,GPIOPDPIN1DBENCheckbox,0,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN1_Msk,0x1 << 1,0x0 << 1,0x0 << 1
GPIO_PD,GPIOPDPIN1DBENCheckbox,1,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN1_Msk,0x1 << 1,0x1 << 1,0x1 << 1
GPIO_PD,GPIOPDPIN1INTTYPERadio,GPIO_INTTYPE_EDGE,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE1_Msk,0x1 << 1,0x0 << 1,0x0 << 1
GPIO_PD,GPIOPDPIN1INTTYPERadio,GPIO_INTTYPE_LEVEL,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE1_Msk,0x1 << 1,0x1 << 1,0x1 << 1
GPIO_PD,GPIOPDPIN1FLIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN1_Msk,0x1 << 1,0x0 << 1,0x0 << 1
GPIO_PD,GPIOPDPIN1FLIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN1_Msk,0x1 << 1,0x1 << 1,0x1 << 1
GPIO_PD,GPIOPDPIN1RHIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN1_Msk,0x1 << 17,0x0 << 17,0x0 << 17
GPIO_PD,GPIOPDPIN1RHIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN1_Msk,0x1 << 17,0x1 << 17,0x1 << 17
GPIO_PD,GPIOPDPIN1SLEWRadio,GPIO_SLEWCTL_NORMAL,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN1_Msk,0x3 << 2,0x0 << 2,0x0 << 2
GPIO_PD,GPIOPDPIN1SLEWRadio,GPIO_SLEWCTL_HIGH,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN1_Msk,0x3 << 2,0x1 << 2,0x1 << 2
GPIO_PD,GPIOPDPIN1PUSELRadio,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL1_Msk,0x3 << 2,0x0 << 2,0x0 << 2
GPIO_PD,GPIOPDPIN1PUSELRadio,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL1_Msk,0x3 << 2,0x1 << 2,0x1 << 2
GPIO_PD,GPIOPDPIN1PUSELRadio,GPIO_PUSEL_PULL_DOWN,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL1_Msk,0x3 << 2,0x2 << 2,0x2 << 2
GPIO_PD,GPIOPDPIN1PUSELRadio2,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL1_Msk,0x3 << 2,0x0 << 2,0x0 << 2
GPIO_PD,GPIOPDPIN1PUSELRadio2,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL1_Msk,0x3 << 2,0x1 << 2,0x1 << 2
GPIO_PD,GPIOPDPIN2Checkbox,0
GPIO_PD,GPIOPDPIN2Checkbox,1
GPIO_PD,GPIOPDPIN2MODERadio,NUCODEGEN_GPIO_PD_MODE_INPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE2_Msk,0x3 << 4,0x0 << 4,0x0 << 4
GPIO_PD,GPIOPDPIN2MODERadio,NUCODEGEN_GPIO_PD_MODE_OUTPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE2_Msk,0x3 << 4,0x1 << 4,0x1 << 4
GPIO_PD,GPIOPDPIN2MODERadio,NUCODEGEN_GPIO_PD_MODE_OPEN_DRAIN,PD->MODE,0x400040C0,GPIO_MODE_MODE2_Msk,0x3 << 4,0x2 << 4,0x2 << 4
GPIO_PD,GPIOPDPIN2MODERadio,NUCODEGEN_GPIO_PD_MODE_QUASI,PD->MODE,0x400040C0,GPIO_MODE_MODE2_Msk,0x3 << 4,0x3 << 4,0x3 << 4
GPIO_PD,GPIOPDPIN2DINOFFCheckbox,0,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF2_Msk,0x1 << 18,0x0 << 18,0x0 << 18
GPIO_PD,GPIOPDPIN2DINOFFCheckbox,1,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF2_Msk,0x1 << 18,0x1 << 18,0x1 << 18
GPIO_PD,GPIOPDPIN2DOUTRadio,0,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT2_Msk,0x1 << 2,0x0 << 2,0x0 << 2
GPIO_PD,GPIOPDPIN2DOUTRadio,1,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT2_Msk,0x1 << 2,0x1 << 2,0x1 << 2
GPIO_PD,GPIOPDPIN2DATMSKCheckbox,0,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK2_Msk,0x1 << 2,0x0 << 2,0x0 << 2
GPIO_PD,GPIOPDPIN2DATMSKCheckbox,1,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK2_Msk,0x1 << 2,0x1 << 2,0x1 << 2
GPIO_PD,GPIOPDPIN2DBENCheckbox,0,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN2_Msk,0x1 << 2,0x0 << 2,0x0 << 2
GPIO_PD,GPIOPDPIN2DBENCheckbox,1,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN2_Msk,0x1 << 2,0x1 << 2,0x1 << 2
GPIO_PD,GPIOPDPIN2INTTYPERadio,GPIO_INTTYPE_EDGE,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE2_Msk,0x1 << 2,0x0 << 2,0x0 << 2
GPIO_PD,GPIOPDPIN2INTTYPERadio,GPIO_INTTYPE_LEVEL,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE2_Msk,0x1 << 2,0x1 << 2,0x1 << 2
GPIO_PD,GPIOPDPIN2FLIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN2_Msk,0x1 << 2,0x0 << 2,0x0 << 2
GPIO_PD,GPIOPDPIN2FLIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN2_Msk,0x1 << 2,0x1 << 2,0x1 << 2
GPIO_PD,GPIOPDPIN2RHIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN2_Msk,0x1 << 18,0x0 << 18,0x0 << 18
GPIO_PD,GPIOPDPIN2RHIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN2_Msk,0x1 << 18,0x1 << 18,0x1 << 18
GPIO_PD,GPIOPDPIN2SLEWRadio,GPIO_SLEWCTL_NORMAL,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN2_Msk,0x3 << 4,0x0 << 4,0x0 << 4
GPIO_PD,GPIOPDPIN2SLEWRadio,GPIO_SLEWCTL_HIGH,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN2_Msk,0x3 << 4,0x1 << 4,0x1 << 4
GPIO_PD,GPIOPDPIN2PUSELRadio,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL2_Msk,0x3 << 4,0x0 << 4,0x0 << 4
GPIO_PD,GPIOPDPIN2PUSELRadio,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL2_Msk,0x3 << 4,0x1 << 4,0x1 << 4
GPIO_PD,GPIOPDPIN2PUSELRadio,GPIO_PUSEL_PULL_DOWN,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL2_Msk,0x3 << 4,0x2 << 4,0x2 << 4
GPIO_PD,GPIOPDPIN2PUSELRadio2,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL2_Msk,0x3 << 4,0x0 << 4,0x0 << 4
GPIO_PD,GPIOPDPIN2PUSELRadio2,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL2_Msk,0x3 << 4,0x1 << 4,0x1 << 4
GPIO_PD,GPIOPDPIN3Checkbox,0
GPIO_PD,GPIOPDPIN3Checkbox,1
GPIO_PD,GPIOPDPIN3MODERadio,NUCODEGEN_GPIO_PD_MODE_INPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE3_Msk,0x3 << 6,0x0 << 6,0x0 << 6
GPIO_PD,GPIOPDPIN3MODERadio,NUCODEGEN_GPIO_PD_MODE_OUTPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE3_Msk,0x3 << 6,0x1 << 6,0x1 << 6
GPIO_PD,GPIOPDPIN3MODERadio,NUCODEGEN_GPIO_PD_MODE_OPEN_DRAIN,PD->MODE,0x400040C0,GPIO_MODE_MODE3_Msk,0x3 << 6,0x2 << 6,0x2 << 6
GPIO_PD,GPIOPDPIN3MODERadio,NUCODEGEN_GPIO_PD_MODE_QUASI,PD->MODE,0x400040C0,GPIO_MODE_MODE3_Msk,0x3 << 6,0x3 << 6,0x3 << 6
GPIO_PD,GPIOPDPIN3DINOFFCheckbox,0,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF3_Msk,0x1 << 19,0x0 << 19,0x0 << 19
GPIO_PD,GPIOPDPIN3DINOFFCheckbox,1,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF3_Msk,0x1 << 19,0x1 << 19,0x1 << 19
GPIO_PD,GPIOPDPIN3DOUTRadio,0,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT3_Msk,0x1 << 3,0x0 << 3,0x0 << 3
GPIO_PD,GPIOPDPIN3DOUTRadio,1,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT3_Msk,0x1 << 3,0x1 << 3,0x1 << 3
GPIO_PD,GPIOPDPIN3DATMSKCheckbox,0,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK3_Msk,0x1 << 3,0x0 << 3,0x0 << 3
GPIO_PD,GPIOPDPIN3DATMSKCheckbox,1,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK3_Msk,0x1 << 3,0x1 << 3,0x1 << 3
GPIO_PD,GPIOPDPIN3DBENCheckbox,0,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN3_Msk,0x1 << 3,0x0 << 3,0x0 << 3
GPIO_PD,GPIOPDPIN3DBENCheckbox,1,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN3_Msk,0x1 << 3,0x1 << 3,0x1 << 3
GPIO_PD,GPIOPDPIN3INTTYPERadio,GPIO_INTTYPE_EDGE,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE3_Msk,0x1 << 3,0x0 << 3,0x0 << 3
GPIO_PD,GPIOPDPIN3INTTYPERadio,GPIO_INTTYPE_LEVEL,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE3_Msk,0x1 << 3,0x1 << 3,0x1 << 3
GPIO_PD,GPIOPDPIN3FLIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN3_Msk,0x1 << 3,0x0 << 3,0x0 << 3
GPIO_PD,GPIOPDPIN3FLIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN3_Msk,0x1 << 3,0x1 << 3,0x1 << 3
GPIO_PD,GPIOPDPIN3RHIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN3_Msk,0x1 << 19,0x0 << 19,0x0 << 19
GPIO_PD,GPIOPDPIN3RHIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN3_Msk,0x1 << 19,0x1 << 19,0x1 << 19
GPIO_PD,GPIOPDPIN3SLEWRadio,GPIO_SLEWCTL_NORMAL,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN3_Msk,0x3 << 6,0x0 << 6,0x0 << 6
GPIO_PD,GPIOPDPIN3SLEWRadio,GPIO_SLEWCTL_HIGH,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN3_Msk,0x3 << 6,0x1 << 6,0x1 << 6
GPIO_PD,GPIOPDPIN3PUSELRadio,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL3_Msk,0x3 << 6,0x0 << 6,0x0 << 6
GPIO_PD,GPIOPDPIN3PUSELRadio,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL3_Msk,0x3 << 6,0x1 << 6,0x1 << 6
GPIO_PD,GPIOPDPIN3PUSELRadio,GPIO_PUSEL_PULL_DOWN,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL3_Msk,0x3 << 6,0x2 << 6,0x2 << 6
GPIO_PD,GPIOPDPIN3PUSELRadio2,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL3_Msk,0x3 << 6,0x0 << 6,0x0 << 6
GPIO_PD,GPIOPDPIN3PUSELRadio2,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL3_Msk,0x3 << 6,0x1 << 6,0x1 << 6
GPIO_PD,GPIOPDPIN4Checkbox,0
GPIO_PD,GPIOPDPIN4Checkbox,1
GPIO_PD,GPIOPDPIN4MODERadio,NUCODEGEN_GPIO_PD_MODE_INPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE4_Msk,0x3 << 8,0x0 << 8,0x0 << 8
GPIO_PD,GPIOPDPIN4MODERadio,NUCODEGEN_GPIO_PD_MODE_OUTPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE4_Msk,0x3 << 8,0x1 << 8,0x1 << 8
GPIO_PD,GPIOPDPIN4MODERadio,NUCODEGEN_GPIO_PD_MODE_OPEN_DRAIN,PD->MODE,0x400040C0,GPIO_MODE_MODE4_Msk,0x3 << 8,0x2 << 8,0x2 << 8
GPIO_PD,GPIOPDPIN4MODERadio,NUCODEGEN_GPIO_PD_MODE_QUASI,PD->MODE,0x400040C0,GPIO_MODE_MODE4_Msk,0x3 << 8,0x3 << 8,0x3 << 8
GPIO_PD,GPIOPDPIN4DINOFFCheckbox,0,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF4_Msk,0x1 << 20,0x0 << 20,0x0 << 20
GPIO_PD,GPIOPDPIN4DINOFFCheckbox,1,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF4_Msk,0x1 << 20,0x1 << 20,0x1 << 20
GPIO_PD,GPIOPDPIN4DOUTRadio,0,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT4_Msk,0x1 << 4,0x0 << 4,0x0 << 4
GPIO_PD,GPIOPDPIN4DOUTRadio,1,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT4_Msk,0x1 << 4,0x1 << 4,0x1 << 4
GPIO_PD,GPIOPDPIN4DATMSKCheckbox,0,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK4_Msk,0x1 << 4,0x0 << 4,0x0 << 4
GPIO_PD,GPIOPDPIN4DATMSKCheckbox,1,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK4_Msk,0x1 << 4,0x1 << 4,0x1 << 4
GPIO_PD,GPIOPDPIN4DBENCheckbox,0,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN4_Msk,0x1 << 4,0x0 << 4,0x0 << 4
GPIO_PD,GPIOPDPIN4DBENCheckbox,1,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN4_Msk,0x1 << 4,0x1 << 4,0x1 << 4
GPIO_PD,GPIOPDPIN4INTTYPERadio,GPIO_INTTYPE_EDGE,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE4_Msk,0x1 << 4,0x0 << 4,0x0 << 4
GPIO_PD,GPIOPDPIN4INTTYPERadio,GPIO_INTTYPE_LEVEL,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE4_Msk,0x1 << 4,0x1 << 4,0x1 << 4
GPIO_PD,GPIOPDPIN4FLIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN4_Msk,0x1 << 4,0x0 << 4,0x0 << 4
GPIO_PD,GPIOPDPIN4FLIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN4_Msk,0x1 << 4,0x1 << 4,0x1 << 4
GPIO_PD,GPIOPDPIN4RHIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN4_Msk,0x1 << 20,0x0 << 20,0x0 << 20
GPIO_PD,GPIOPDPIN4RHIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN4_Msk,0x1 << 20,0x1 << 20,0x1 << 20
GPIO_PD,GPIOPDPIN4SLEWRadio,GPIO_SLEWCTL_NORMAL,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN4_Msk,0x3 << 8,0x0 << 8,0x0 << 8
GPIO_PD,GPIOPDPIN4SLEWRadio,GPIO_SLEWCTL_HIGH,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN4_Msk,0x3 << 8,0x1 << 8,0x1 << 8
GPIO_PD,GPIOPDPIN4PUSELRadio,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL4_Msk,0x3 << 8,0x0 << 8,0x0 << 8
GPIO_PD,GPIOPDPIN4PUSELRadio,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL4_Msk,0x3 << 8,0x1 << 8,0x1 << 8
GPIO_PD,GPIOPDPIN4PUSELRadio,GPIO_PUSEL_PULL_DOWN,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL4_Msk,0x3 << 8,0x2 << 8,0x2 << 8
GPIO_PD,GPIOPDPIN4PUSELRadio2,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL4_Msk,0x3 << 8,0x0 << 8,0x0 << 8
GPIO_PD,GPIOPDPIN4PUSELRadio2,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL4_Msk,0x3 << 8,0x1 << 8,0x1 << 8
GPIO_PD,GPIOPDPIN5Checkbox,0
GPIO_PD,GPIOPDPIN5Checkbox,1
GPIO_PD,GPIOPDPIN5MODERadio,NUCODEGEN_GPIO_PD_MODE_INPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE5_Msk,0x3 << 10,0x0 << 10,0x0 << 10
GPIO_PD,GPIOPDPIN5MODERadio,NUCODEGEN_GPIO_PD_MODE_OUTPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE5_Msk,0x3 << 10,0x1 << 10,0x1 << 10
GPIO_PD,GPIOPDPIN5MODERadio,NUCODEGEN_GPIO_PD_MODE_OPEN_DRAIN,PD->MODE,0x400040C0,GPIO_MODE_MODE5_Msk,0x3 << 10,0x2 << 10,0x2 << 10
GPIO_PD,GPIOPDPIN5MODERadio,NUCODEGEN_GPIO_PD_MODE_QUASI,PD->MODE,0x400040C0,GPIO_MODE_MODE5_Msk,0x3 << 10,0x3 << 10,0x3 << 10
GPIO_PD,GPIOPDPIN5DINOFFCheckbox,0,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF5_Msk,0x1 << 21,0x0 << 21,0x0 << 21
GPIO_PD,GPIOPDPIN5DINOFFCheckbox,1,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF5_Msk,0x1 << 21,0x1 << 21,0x1 << 21
GPIO_PD,GPIOPDPIN5DOUTRadio,0,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT5_Msk,0x1 << 5,0x0 << 5,0x0 << 5
GPIO_PD,GPIOPDPIN5DOUTRadio,1,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT5_Msk,0x1 << 5,0x1 << 5,0x1 << 5
GPIO_PD,GPIOPDPIN5DATMSKCheckbox,0,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK5_Msk,0x1 << 5,0x0 << 5,0x0 << 5
GPIO_PD,GPIOPDPIN5DATMSKCheckbox,1,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK5_Msk,0x1 << 5,0x1 << 5,0x1 << 5
GPIO_PD,GPIOPDPIN5DBENCheckbox,0,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN5_Msk,0x1 << 5,0x0 << 5,0x0 << 5
GPIO_PD,GPIOPDPIN5DBENCheckbox,1,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN5_Msk,0x1 << 5,0x1 << 5,0x1 << 5
GPIO_PD,GPIOPDPIN5INTTYPERadio,GPIO_INTTYPE_EDGE,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE5_Msk,0x1 << 5,0x0 << 5,0x0 << 5
GPIO_PD,GPIOPDPIN5INTTYPERadio,GPIO_INTTYPE_LEVEL,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE5_Msk,0x1 << 5,0x1 << 5,0x1 << 5
GPIO_PD,GPIOPDPIN5FLIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN5_Msk,0x1 << 5,0x0 << 5,0x0 << 5
GPIO_PD,GPIOPDPIN5FLIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN5_Msk,0x1 << 5,0x1 << 5,0x1 << 5
GPIO_PD,GPIOPDPIN5RHIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN5_Msk,0x1 << 21,0x0 << 21,0x0 << 21
GPIO_PD,GPIOPDPIN5RHIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN5_Msk,0x1 << 21,0x1 << 21,0x1 << 21
GPIO_PD,GPIOPDPIN5SLEWRadio,GPIO_SLEWCTL_NORMAL,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN5_Msk,0x3 << 10,0x0 << 10,0x0 << 10
GPIO_PD,GPIOPDPIN5SLEWRadio,GPIO_SLEWCTL_HIGH,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN5_Msk,0x3 << 10,0x1 << 10,0x1 << 10
GPIO_PD,GPIOPDPIN5PUSELRadio,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL5_Msk,0x3 << 10,0x0 << 10,0x0 << 10
GPIO_PD,GPIOPDPIN5PUSELRadio,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL5_Msk,0x3 << 10,0x1 << 10,0x1 << 10
GPIO_PD,GPIOPDPIN5PUSELRadio,GPIO_PUSEL_PULL_DOWN,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL5_Msk,0x3 << 10,0x2 << 10,0x2 << 10
GPIO_PD,GPIOPDPIN5PUSELRadio2,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL5_Msk,0x3 << 10,0x0 << 10,0x0 << 10
GPIO_PD,GPIOPDPIN5PUSELRadio2,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL5_Msk,0x3 << 10,0x1 << 10,0x1 << 10
GPIO_PD,GPIOPDPIN6Checkbox,0
GPIO_PD,GPIOPDPIN6Checkbox,1
GPIO_PD,GPIOPDPIN6MODERadio,NUCODEGEN_GPIO_PD_MODE_INPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE6_Msk,0x3 << 12,0x0 << 12,0x0 << 12
GPIO_PD,GPIOPDPIN6MODERadio,NUCODEGEN_GPIO_PD_MODE_OUTPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE6_Msk,0x3 << 12,0x1 << 12,0x1 << 12
GPIO_PD,GPIOPDPIN6MODERadio,NUCODEGEN_GPIO_PD_MODE_OPEN_DRAIN,PD->MODE,0x400040C0,GPIO_MODE_MODE6_Msk,0x3 << 12,0x2 << 12,0x2 << 12
GPIO_PD,GPIOPDPIN6MODERadio,NUCODEGEN_GPIO_PD_MODE_QUASI,PD->MODE,0x400040C0,GPIO_MODE_MODE6_Msk,0x3 << 12,0x3 << 12,0x3 << 12
GPIO_PD,GPIOPDPIN6DINOFFCheckbox,0,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF6_Msk,0x1 << 22,0x0 << 22,0x0 << 22
GPIO_PD,GPIOPDPIN6DINOFFCheckbox,1,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF6_Msk,0x1 << 22,0x1 << 22,0x1 << 22
GPIO_PD,GPIOPDPIN6DOUTRadio,0,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT6_Msk,0x1 << 6,0x0 << 6,0x0 << 6
GPIO_PD,GPIOPDPIN6DOUTRadio,1,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT6_Msk,0x1 << 6,0x1 << 6,0x1 << 6
GPIO_PD,GPIOPDPIN6DATMSKCheckbox,0,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK6_Msk,0x1 << 6,0x0 << 6,0x0 << 6
GPIO_PD,GPIOPDPIN6DATMSKCheckbox,1,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK6_Msk,0x1 << 6,0x1 << 6,0x1 << 6
GPIO_PD,GPIOPDPIN6DBENCheckbox,0,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN6_Msk,0x1 << 6,0x0 << 6,0x0 << 6
GPIO_PD,GPIOPDPIN6DBENCheckbox,1,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN6_Msk,0x1 << 6,0x1 << 6,0x1 << 6
GPIO_PD,GPIOPDPIN6INTTYPERadio,GPIO_INTTYPE_EDGE,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE6_Msk,0x1 << 6,0x0 << 6,0x0 << 6
GPIO_PD,GPIOPDPIN6INTTYPERadio,GPIO_INTTYPE_LEVEL,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE6_Msk,0x1 << 6,0x1 << 6,0x1 << 6
GPIO_PD,GPIOPDPIN6FLIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN6_Msk,0x1 << 6,0x0 << 6,0x0 << 6
GPIO_PD,GPIOPDPIN6FLIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN6_Msk,0x1 << 6,0x1 << 6,0x1 << 6
GPIO_PD,GPIOPDPIN6RHIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN6_Msk,0x1 << 22,0x0 << 22,0x0 << 22
GPIO_PD,GPIOPDPIN6RHIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN6_Msk,0x1 << 22,0x1 << 22,0x1 << 22
GPIO_PD,GPIOPDPIN6SLEWRadio,GPIO_SLEWCTL_NORMAL,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN6_Msk,0x3 << 12,0x0 << 12,0x0 << 12
GPIO_PD,GPIOPDPIN6SLEWRadio,GPIO_SLEWCTL_HIGH,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN6_Msk,0x3 << 12,0x1 << 12,0x1 << 12
GPIO_PD,GPIOPDPIN6PUSELRadio,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL6_Msk,0x3 << 12,0x0 << 12,0x0 << 12
GPIO_PD,GPIOPDPIN6PUSELRadio,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL6_Msk,0x3 << 12,0x1 << 12,0x1 << 12
GPIO_PD,GPIOPDPIN6PUSELRadio,GPIO_PUSEL_PULL_DOWN,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL6_Msk,0x3 << 12,0x2 << 12,0x2 << 12
GPIO_PD,GPIOPDPIN6PUSELRadio2,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL6_Msk,0x3 << 12,0x0 << 12,0x0 << 12
GPIO_PD,GPIOPDPIN6PUSELRadio2,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL6_Msk,0x3 << 12,0x1 << 12,0x1 << 12
GPIO_PD,GPIOPDPIN7Checkbox,0
GPIO_PD,GPIOPDPIN7Checkbox,1
GPIO_PD,GPIOPDPIN7MODERadio,NUCODEGEN_GPIO_PD_MODE_INPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE7_Msk,0x3 << 14,0x0 << 14,0x0 << 14
GPIO_PD,GPIOPDPIN7MODERadio,NUCODEGEN_GPIO_PD_MODE_OUTPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE7_Msk,0x3 << 14,0x1 << 14,0x1 << 14
GPIO_PD,GPIOPDPIN7MODERadio,NUCODEGEN_GPIO_PD_MODE_OPEN_DRAIN,PD->MODE,0x400040C0,GPIO_MODE_MODE7_Msk,0x3 << 14,0x2 << 14,0x2 << 14
GPIO_PD,GPIOPDPIN7MODERadio,NUCODEGEN_GPIO_PD_MODE_QUASI,PD->MODE,0x400040C0,GPIO_MODE_MODE7_Msk,0x3 << 14,0x3 << 14,0x3 << 14
GPIO_PD,GPIOPDPIN7DINOFFCheckbox,0,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF7_Msk,0x1 << 23,0x0 << 23,0x0 << 23
GPIO_PD,GPIOPDPIN7DINOFFCheckbox,1,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF7_Msk,0x1 << 23,0x1 << 23,0x1 << 23
GPIO_PD,GPIOPDPIN7DOUTRadio,0,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT7_Msk,0x1 << 7,0x0 << 7,0x0 << 7
GPIO_PD,GPIOPDPIN7DOUTRadio,1,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT7_Msk,0x1 << 7,0x1 << 7,0x1 << 7
GPIO_PD,GPIOPDPIN7DATMSKCheckbox,0,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK7_Msk,0x1 << 7,0x0 << 7,0x0 << 7
GPIO_PD,GPIOPDPIN7DATMSKCheckbox,1,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK7_Msk,0x1 << 7,0x1 << 7,0x1 << 7
GPIO_PD,GPIOPDPIN7DBENCheckbox,0,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN7_Msk,0x1 << 7,0x0 << 7,0x0 << 7
GPIO_PD,GPIOPDPIN7DBENCheckbox,1,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN7_Msk,0x1 << 7,0x1 << 7,0x1 << 7
GPIO_PD,GPIOPDPIN7INTTYPERadio,GPIO_INTTYPE_EDGE,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE7_Msk,0x1 << 7,0x0 << 7,0x0 << 7
GPIO_PD,GPIOPDPIN7INTTYPERadio,GPIO_INTTYPE_LEVEL,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE7_Msk,0x1 << 7,0x1 << 7,0x1 << 7
GPIO_PD,GPIOPDPIN7FLIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN7_Msk,0x1 << 7,0x0 << 7,0x0 << 7
GPIO_PD,GPIOPDPIN7FLIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN7_Msk,0x1 << 7,0x1 << 7,0x1 << 7
GPIO_PD,GPIOPDPIN7RHIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN7_Msk,0x1 << 23,0x0 << 23,0x0 << 23
GPIO_PD,GPIOPDPIN7RHIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN7_Msk,0x1 << 23,0x1 << 23,0x1 << 23
GPIO_PD,GPIOPDPIN7SLEWRadio,GPIO_SLEWCTL_NORMAL,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN7_Msk,0x3 << 14,0x0 << 14,0x0 << 14
GPIO_PD,GPIOPDPIN7SLEWRadio,GPIO_SLEWCTL_HIGH,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN7_Msk,0x3 << 14,0x1 << 14,0x1 << 14
GPIO_PD,GPIOPDPIN7PUSELRadio,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL7_Msk,0x3 << 14,0x0 << 14,0x0 << 14
GPIO_PD,GPIOPDPIN7PUSELRadio,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL7_Msk,0x3 << 14,0x1 << 14,0x1 << 14
GPIO_PD,GPIOPDPIN7PUSELRadio,GPIO_PUSEL_PULL_DOWN,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL7_Msk,0x3 << 14,0x2 << 14,0x2 << 14
GPIO_PD,GPIOPDPIN7PUSELRadio2,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL7_Msk,0x3 << 14,0x0 << 14,0x0 << 14
GPIO_PD,GPIOPDPIN7PUSELRadio2,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL7_Msk,0x3 << 14,0x1 << 14,0x1 << 14
GPIO_PD,GPIOPDPIN8Checkbox,0
GPIO_PD,GPIOPDPIN8Checkbox,1
GPIO_PD,GPIOPDPIN8MODERadio,NUCODEGEN_GPIO_PD_MODE_INPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE8_Msk,0x3 << 16,0x0 << 16,0x0 << 16
GPIO_PD,GPIOPDPIN8MODERadio,NUCODEGEN_GPIO_PD_MODE_OUTPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE8_Msk,0x3 << 16,0x1 << 16,0x1 << 16
GPIO_PD,GPIOPDPIN8MODERadio,NUCODEGEN_GPIO_PD_MODE_OPEN_DRAIN,PD->MODE,0x400040C0,GPIO_MODE_MODE8_Msk,0x3 << 16,0x2 << 16,0x2 << 16
GPIO_PD,GPIOPDPIN8MODERadio,NUCODEGEN_GPIO_PD_MODE_QUASI,PD->MODE,0x400040C0,GPIO_MODE_MODE8_Msk,0x3 << 16,0x3 << 16,0x3 << 16
GPIO_PD,GPIOPDPIN8DINOFFCheckbox,0,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF8_Msk,0x1 << 24,0x0 << 24,0x0 << 24
GPIO_PD,GPIOPDPIN8DINOFFCheckbox,1,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF8_Msk,0x1 << 24,0x1 << 24,0x1 << 24
GPIO_PD,GPIOPDPIN8DOUTRadio,0,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT8_Msk,0x1 << 8,0x0 << 8,0x0 << 8
GPIO_PD,GPIOPDPIN8DOUTRadio,1,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT8_Msk,0x1 << 8,0x1 << 8,0x1 << 8
GPIO_PD,GPIOPDPIN8DATMSKCheckbox,0,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK8_Msk,0x1 << 8,0x0 << 8,0x0 << 8
GPIO_PD,GPIOPDPIN8DATMSKCheckbox,1,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK8_Msk,0x1 << 8,0x1 << 8,0x1 << 8
GPIO_PD,GPIOPDPIN8DBENCheckbox,0,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN8_Msk,0x1 << 8,0x0 << 8,0x0 << 8
GPIO_PD,GPIOPDPIN8DBENCheckbox,1,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN8_Msk,0x1 << 8,0x1 << 8,0x1 << 8
GPIO_PD,GPIOPDPIN8INTTYPERadio,GPIO_INTTYPE_EDGE,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE8_Msk,0x1 << 8,0x0 << 8,0x0 << 8
GPIO_PD,GPIOPDPIN8INTTYPERadio,GPIO_INTTYPE_LEVEL,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE8_Msk,0x1 << 8,0x1 << 8,0x1 << 8
GPIO_PD,GPIOPDPIN8FLIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN8_Msk,0x1 << 8,0x0 << 8,0x0 << 8
GPIO_PD,GPIOPDPIN8FLIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN8_Msk,0x1 << 8,0x1 << 8,0x1 << 8
GPIO_PD,GPIOPDPIN8RHIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN8_Msk,0x1 << 24,0x0 << 24,0x0 << 24
GPIO_PD,GPIOPDPIN8RHIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN8_Msk,0x1 << 24,0x1 << 24,0x1 << 24
GPIO_PD,GPIOPDPIN8SLEWRadio,GPIO_SLEWCTL_NORMAL,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN8_Msk,0x3 << 16,0x0 << 16,0x0 << 16
GPIO_PD,GPIOPDPIN8SLEWRadio,GPIO_SLEWCTL_HIGH,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN8_Msk,0x3 << 16,0x1 << 16,0x1 << 16
GPIO_PD,GPIOPDPIN8PUSELRadio,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL8_Msk,0x3 << 16,0x0 << 16,0x0 << 16
GPIO_PD,GPIOPDPIN8PUSELRadio,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL8_Msk,0x3 << 16,0x1 << 16,0x1 << 16
GPIO_PD,GPIOPDPIN8PUSELRadio,GPIO_PUSEL_PULL_DOWN,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL8_Msk,0x3 << 16,0x2 << 16,0x2 << 16
GPIO_PD,GPIOPDPIN8PUSELRadio2,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL8_Msk,0x3 << 16,0x0 << 16,0x0 << 16
GPIO_PD,GPIOPDPIN8PUSELRadio2,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL8_Msk,0x3 << 16,0x1 << 16,0x1 << 16
GPIO_PD,GPIOPDPIN9Checkbox,0
GPIO_PD,GPIOPDPIN9Checkbox,1
GPIO_PD,GPIOPDPIN9MODERadio,NUCODEGEN_GPIO_PD_MODE_INPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE9_Msk,0x3 << 18,0x0 << 18,0x0 << 18
GPIO_PD,GPIOPDPIN9MODERadio,NUCODEGEN_GPIO_PD_MODE_OUTPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE9_Msk,0x3 << 18,0x1 << 18,0x1 << 18
GPIO_PD,GPIOPDPIN9MODERadio,NUCODEGEN_GPIO_PD_MODE_OPEN_DRAIN,PD->MODE,0x400040C0,GPIO_MODE_MODE9_Msk,0x3 << 18,0x2 << 18,0x2 << 18
GPIO_PD,GPIOPDPIN9MODERadio,NUCODEGEN_GPIO_PD_MODE_QUASI,PD->MODE,0x400040C0,GPIO_MODE_MODE9_Msk,0x3 << 18,0x3 << 18,0x3 << 18
GPIO_PD,GPIOPDPIN9DINOFFCheckbox,0,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF9_Msk,0x1 << 25,0x0 << 25,0x0 << 25
GPIO_PD,GPIOPDPIN9DINOFFCheckbox,1,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF9_Msk,0x1 << 25,0x1 << 25,0x1 << 25
GPIO_PD,GPIOPDPIN9DOUTRadio,0,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT9_Msk,0x1 << 9,0x0 << 9,0x0 << 9
GPIO_PD,GPIOPDPIN9DOUTRadio,1,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT9_Msk,0x1 << 9,0x1 << 9,0x1 << 9
GPIO_PD,GPIOPDPIN9DATMSKCheckbox,0,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK9_Msk,0x1 << 9,0x0 << 9,0x0 << 9
GPIO_PD,GPIOPDPIN9DATMSKCheckbox,1,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK9_Msk,0x1 << 9,0x1 << 9,0x1 << 9
GPIO_PD,GPIOPDPIN9DBENCheckbox,0,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN9_Msk,0x1 << 9,0x0 << 9,0x0 << 9
GPIO_PD,GPIOPDPIN9DBENCheckbox,1,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN9_Msk,0x1 << 9,0x1 << 9,0x1 << 9
GPIO_PD,GPIOPDPIN9INTTYPERadio,GPIO_INTTYPE_EDGE,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE9_Msk,0x1 << 9,0x0 << 9,0x0 << 9
GPIO_PD,GPIOPDPIN9INTTYPERadio,GPIO_INTTYPE_LEVEL,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE9_Msk,0x1 << 9,0x1 << 9,0x1 << 9
GPIO_PD,GPIOPDPIN9FLIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN9_Msk,0x1 << 9,0x0 << 9,0x0 << 9
GPIO_PD,GPIOPDPIN9FLIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN9_Msk,0x1 << 9,0x1 << 9,0x1 << 9
GPIO_PD,GPIOPDPIN9RHIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN9_Msk,0x1 << 25,0x0 << 25,0x0 << 25
GPIO_PD,GPIOPDPIN9RHIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN9_Msk,0x1 << 25,0x1 << 25,0x1 << 25
GPIO_PD,GPIOPDPIN9SLEWRadio,GPIO_SLEWCTL_NORMAL,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN9_Msk,0x3 << 18,0x0 << 18,0x0 << 18
GPIO_PD,GPIOPDPIN9SLEWRadio,GPIO_SLEWCTL_HIGH,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN9_Msk,0x3 << 18,0x1 << 18,0x1 << 18
GPIO_PD,GPIOPDPIN9PUSELRadio,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL9_Msk,0x3 << 18,0x0 << 18,0x0 << 18
GPIO_PD,GPIOPDPIN9PUSELRadio,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL9_Msk,0x3 << 18,0x1 << 18,0x1 << 18
GPIO_PD,GPIOPDPIN9PUSELRadio,GPIO_PUSEL_PULL_DOWN,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL9_Msk,0x3 << 18,0x2 << 18,0x2 << 18
GPIO_PD,GPIOPDPIN9PUSELRadio2,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL9_Msk,0x3 << 18,0x0 << 18,0x0 << 18
GPIO_PD,GPIOPDPIN9PUSELRadio2,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL9_Msk,0x3 << 18,0x1 << 18,0x1 << 18
GPIO_PD,GPIOPDPIN10Checkbox,0
GPIO_PD,GPIOPDPIN10Checkbox,1
GPIO_PD,GPIOPDPIN10MODERadio,NUCODEGEN_GPIO_PD_MODE_INPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE10_Msk,0x3 << 20,0x0 << 20,0x0 << 20
GPIO_PD,GPIOPDPIN10MODERadio,NUCODEGEN_GPIO_PD_MODE_OUTPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE10_Msk,0x3 << 20,0x1 << 20,0x1 << 20
GPIO_PD,GPIOPDPIN10MODERadio,NUCODEGEN_GPIO_PD_MODE_OPEN_DRAIN,PD->MODE,0x400040C0,GPIO_MODE_MODE10_Msk,0x3 << 20,0x2 << 20,0x2 << 20
GPIO_PD,GPIOPDPIN10MODERadio,NUCODEGEN_GPIO_PD_MODE_QUASI,PD->MODE,0x400040C0,GPIO_MODE_MODE10_Msk,0x3 << 20,0x3 << 20,0x3 << 20
GPIO_PD,GPIOPDPIN10DINOFFCheckbox,0,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF10_Msk,0x1 << 26,0x0 << 26,0x0 << 26
GPIO_PD,GPIOPDPIN10DINOFFCheckbox,1,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF10_Msk,0x1 << 26,0x1 << 26,0x1 << 26
GPIO_PD,GPIOPDPIN10DOUTRadio,0,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT10_Msk,0x1 << 10,0x0 << 10,0x0 << 10
GPIO_PD,GPIOPDPIN10DOUTRadio,1,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT10_Msk,0x1 << 10,0x1 << 10,0x1 << 10
GPIO_PD,GPIOPDPIN10DATMSKCheckbox,0,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK10_Msk,0x1 << 10,0x0 << 10,0x0 << 10
GPIO_PD,GPIOPDPIN10DATMSKCheckbox,1,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK10_Msk,0x1 << 10,0x1 << 10,0x1 << 10
GPIO_PD,GPIOPDPIN10DBENCheckbox,0,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN10_Msk,0x1 << 10,0x0 << 10,0x0 << 10
GPIO_PD,GPIOPDPIN10DBENCheckbox,1,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN10_Msk,0x1 << 10,0x1 << 10,0x1 << 10
GPIO_PD,GPIOPDPIN10INTTYPERadio,GPIO_INTTYPE_EDGE,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE10_Msk,0x1 << 10,0x0 << 10,0x0 << 10
GPIO_PD,GPIOPDPIN10INTTYPERadio,GPIO_INTTYPE_LEVEL,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE10_Msk,0x1 << 10,0x1 << 10,0x1 << 10
GPIO_PD,GPIOPDPIN10FLIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN10_Msk,0x1 << 10,0x0 << 10,0x0 << 10
GPIO_PD,GPIOPDPIN10FLIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN10_Msk,0x1 << 10,0x1 << 10,0x1 << 10
GPIO_PD,GPIOPDPIN10RHIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN10_Msk,0x1 << 26,0x0 << 26,0x0 << 26
GPIO_PD,GPIOPDPIN10RHIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN10_Msk,0x1 << 26,0x1 << 26,0x1 << 26
GPIO_PD,GPIOPDPIN10SLEWRadio,GPIO_SLEWCTL_NORMAL,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN10_Msk,0x3 << 20,0x0 << 20,0x0 << 20
GPIO_PD,GPIOPDPIN10SLEWRadio,GPIO_SLEWCTL_HIGH,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN10_Msk,0x3 << 20,0x1 << 20,0x1 << 20
GPIO_PD,GPIOPDPIN10PUSELRadio,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL10_Msk,0x3 << 20,0x0 << 20,0x0 << 20
GPIO_PD,GPIOPDPIN10PUSELRadio,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL10_Msk,0x3 << 20,0x1 << 20,0x1 << 20
GPIO_PD,GPIOPDPIN10PUSELRadio,GPIO_PUSEL_PULL_DOWN,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL10_Msk,0x3 << 20,0x2 << 20,0x2 << 20
GPIO_PD,GPIOPDPIN10PUSELRadio2,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL10_Msk,0x3 << 20,0x0 << 20,0x0 << 20
GPIO_PD,GPIOPDPIN10PUSELRadio2,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL10_Msk,0x3 << 20,0x1 << 20,0x1 << 20
GPIO_PD,GPIOPDPIN11Checkbox,0
GPIO_PD,GPIOPDPIN11Checkbox,1
GPIO_PD,GPIOPDPIN11MODERadio,NUCODEGEN_GPIO_PD_MODE_INPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE11_Msk,0x3 << 22,0x0 << 22,0x0 << 22
GPIO_PD,GPIOPDPIN11MODERadio,NUCODEGEN_GPIO_PD_MODE_OUTPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE11_Msk,0x3 << 22,0x1 << 22,0x1 << 22
GPIO_PD,GPIOPDPIN11MODERadio,NUCODEGEN_GPIO_PD_MODE_OPEN_DRAIN,PD->MODE,0x400040C0,GPIO_MODE_MODE11_Msk,0x3 << 22,0x2 << 22,0x2 << 22
GPIO_PD,GPIOPDPIN11MODERadio,NUCODEGEN_GPIO_PD_MODE_QUASI,PD->MODE,0x400040C0,GPIO_MODE_MODE11_Msk,0x3 << 22,0x3 << 22,0x3 << 22
GPIO_PD,GPIOPDPIN11DINOFFCheckbox,0,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF11_Msk,0x1 << 27,0x0 << 27,0x0 << 27
GPIO_PD,GPIOPDPIN11DINOFFCheckbox,1,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF11_Msk,0x1 << 27,0x1 << 27,0x1 << 27
GPIO_PD,GPIOPDPIN11DOUTRadio,0,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT11_Msk,0x1 << 11,0x0 << 11,0x0 << 11
GPIO_PD,GPIOPDPIN11DOUTRadio,1,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT11_Msk,0x1 << 11,0x1 << 11,0x1 << 11
GPIO_PD,GPIOPDPIN11DATMSKCheckbox,0,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK11_Msk,0x1 << 11,0x0 << 11,0x0 << 11
GPIO_PD,GPIOPDPIN11DATMSKCheckbox,1,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK11_Msk,0x1 << 11,0x1 << 11,0x1 << 11
GPIO_PD,GPIOPDPIN11DBENCheckbox,0,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN11_Msk,0x1 << 11,0x0 << 11,0x0 << 11
GPIO_PD,GPIOPDPIN11DBENCheckbox,1,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN11_Msk,0x1 << 11,0x1 << 11,0x1 << 11
GPIO_PD,GPIOPDPIN11INTTYPERadio,GPIO_INTTYPE_EDGE,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE11_Msk,0x1 << 11,0x0 << 11,0x0 << 11
GPIO_PD,GPIOPDPIN11INTTYPERadio,GPIO_INTTYPE_LEVEL,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE11_Msk,0x1 << 11,0x1 << 11,0x1 << 11
GPIO_PD,GPIOPDPIN11FLIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN11_Msk,0x1 << 11,0x0 << 11,0x0 << 11
GPIO_PD,GPIOPDPIN11FLIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN11_Msk,0x1 << 11,0x1 << 11,0x1 << 11
GPIO_PD,GPIOPDPIN11RHIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN11_Msk,0x1 << 27,0x0 << 27,0x0 << 27
GPIO_PD,GPIOPDPIN11RHIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN11_Msk,0x1 << 27,0x1 << 27,0x1 << 27
GPIO_PD,GPIOPDPIN11SLEWRadio,GPIO_SLEWCTL_NORMAL,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN11_Msk,0x3 << 22,0x0 << 22,0x0 << 22
GPIO_PD,GPIOPDPIN11SLEWRadio,GPIO_SLEWCTL_HIGH,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN11_Msk,0x3 << 22,0x1 << 22,0x1 << 22
GPIO_PD,GPIOPDPIN11PUSELRadio,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL11_Msk,0x3 << 22,0x0 << 22,0x0 << 22
GPIO_PD,GPIOPDPIN11PUSELRadio,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL11_Msk,0x3 << 22,0x1 << 22,0x1 << 22
GPIO_PD,GPIOPDPIN11PUSELRadio,GPIO_PUSEL_PULL_DOWN,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL11_Msk,0x3 << 22,0x2 << 22,0x2 << 22
GPIO_PD,GPIOPDPIN11PUSELRadio2,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL11_Msk,0x3 << 22,0x0 << 22,0x0 << 22
GPIO_PD,GPIOPDPIN11PUSELRadio2,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL11_Msk,0x3 << 22,0x1 << 22,0x1 << 22
GPIO_PD,GPIOPDPIN12Checkbox,0
GPIO_PD,GPIOPDPIN12Checkbox,1
GPIO_PD,GPIOPDPIN12MODERadio,NUCODEGEN_GPIO_PD_MODE_INPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE12_Msk,0x3 << 24,0x0 << 24,0x0 << 24
GPIO_PD,GPIOPDPIN12MODERadio,NUCODEGEN_GPIO_PD_MODE_OUTPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE12_Msk,0x3 << 24,0x1 << 24,0x1 << 24
GPIO_PD,GPIOPDPIN12MODERadio,NUCODEGEN_GPIO_PD_MODE_OPEN_DRAIN,PD->MODE,0x400040C0,GPIO_MODE_MODE12_Msk,0x3 << 24,0x2 << 24,0x2 << 24
GPIO_PD,GPIOPDPIN12MODERadio,NUCODEGEN_GPIO_PD_MODE_QUASI,PD->MODE,0x400040C0,GPIO_MODE_MODE12_Msk,0x3 << 24,0x3 << 24,0x3 << 24
GPIO_PD,GPIOPDPIN12DINOFFCheckbox,0,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF12_Msk,0x1 << 28,0x0 << 28,0x0 << 28
GPIO_PD,GPIOPDPIN12DINOFFCheckbox,1,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF12_Msk,0x1 << 28,0x1 << 28,0x1 << 28
GPIO_PD,GPIOPDPIN12DOUTRadio,0,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT12_Msk,0x1 << 12,0x0 << 12,0x0 << 12
GPIO_PD,GPIOPDPIN12DOUTRadio,1,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT12_Msk,0x1 << 12,0x1 << 12,0x1 << 12
GPIO_PD,GPIOPDPIN12DATMSKCheckbox,0,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK12_Msk,0x1 << 12,0x0 << 12,0x0 << 12
GPIO_PD,GPIOPDPIN12DATMSKCheckbox,1,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK12_Msk,0x1 << 12,0x1 << 12,0x1 << 12
GPIO_PD,GPIOPDPIN12DBENCheckbox,0,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN12_Msk,0x1 << 12,0x0 << 12,0x0 << 12
GPIO_PD,GPIOPDPIN12DBENCheckbox,1,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN12_Msk,0x1 << 12,0x1 << 12,0x1 << 12
GPIO_PD,GPIOPDPIN12INTTYPERadio,GPIO_INTTYPE_EDGE,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE12_Msk,0x1 << 12,0x0 << 12,0x0 << 12
GPIO_PD,GPIOPDPIN12INTTYPERadio,GPIO_INTTYPE_LEVEL,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE12_Msk,0x1 << 12,0x1 << 12,0x1 << 12
GPIO_PD,GPIOPDPIN12FLIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN12_Msk,0x1 << 12,0x0 << 12,0x0 << 12
GPIO_PD,GPIOPDPIN12FLIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN12_Msk,0x1 << 12,0x1 << 12,0x1 << 12
GPIO_PD,GPIOPDPIN12RHIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN12_Msk,0x1 << 28,0x0 << 28,0x0 << 28
GPIO_PD,GPIOPDPIN12RHIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN12_Msk,0x1 << 28,0x1 << 28,0x1 << 28
GPIO_PD,GPIOPDPIN12SLEWRadio,GPIO_SLEWCTL_NORMAL,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN12_Msk,0x3 << 24,0x0 << 24,0x0 << 24
GPIO_PD,GPIOPDPIN12SLEWRadio,GPIO_SLEWCTL_HIGH,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN12_Msk,0x3 << 24,0x1 << 24,0x1 << 24
GPIO_PD,GPIOPDPIN12PUSELRadio,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL12_Msk,0x3 << 24,0x0 << 24,0x0 << 24
GPIO_PD,GPIOPDPIN12PUSELRadio,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL12_Msk,0x3 << 24,0x1 << 24,0x1 << 24
GPIO_PD,GPIOPDPIN12PUSELRadio,GPIO_PUSEL_PULL_DOWN,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL12_Msk,0x3 << 24,0x2 << 24,0x2 << 24
GPIO_PD,GPIOPDPIN12PUSELRadio2,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL12_Msk,0x3 << 24,0x0 << 24,0x0 << 24
GPIO_PD,GPIOPDPIN12PUSELRadio2,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL12_Msk,0x3 << 24,0x1 << 24,0x1 << 24
GPIO_PD,GPIOPDPIN13Checkbox,0
GPIO_PD,GPIOPDPIN13Checkbox,1
GPIO_PD,GPIOPDPIN13MODERadio,NUCODEGEN_GPIO_PD_MODE_INPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE13_Msk,0x3 << 26,0x0 << 26,0x0 << 26
GPIO_PD,GPIOPDPIN13MODERadio,NUCODEGEN_GPIO_PD_MODE_OUTPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE13_Msk,0x3 << 26,0x1 << 26,0x1 << 26
GPIO_PD,GPIOPDPIN13MODERadio,NUCODEGEN_GPIO_PD_MODE_OPEN_DRAIN,PD->MODE,0x400040C0,GPIO_MODE_MODE13_Msk,0x3 << 26,0x2 << 26,0x2 << 26
GPIO_PD,GPIOPDPIN13MODERadio,NUCODEGEN_GPIO_PD_MODE_QUASI,PD->MODE,0x400040C0,GPIO_MODE_MODE13_Msk,0x3 << 26,0x3 << 26,0x3 << 26
GPIO_PD,GPIOPDPIN13DINOFFCheckbox,0,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF13_Msk,0x1 << 29,0x0 << 29,0x0 << 29
GPIO_PD,GPIOPDPIN13DINOFFCheckbox,1,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF13_Msk,0x1 << 29,0x1 << 29,0x1 << 29
GPIO_PD,GPIOPDPIN13DOUTRadio,0,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT13_Msk,0x1 << 13,0x0 << 13,0x0 << 13
GPIO_PD,GPIOPDPIN13DOUTRadio,1,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT13_Msk,0x1 << 13,0x1 << 13,0x1 << 13
GPIO_PD,GPIOPDPIN13DATMSKCheckbox,0,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK13_Msk,0x1 << 13,0x0 << 13,0x0 << 13
GPIO_PD,GPIOPDPIN13DATMSKCheckbox,1,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK13_Msk,0x1 << 13,0x1 << 13,0x1 << 13
GPIO_PD,GPIOPDPIN13DBENCheckbox,0,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN13_Msk,0x1 << 13,0x0 << 13,0x0 << 13
GPIO_PD,GPIOPDPIN13DBENCheckbox,1,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN13_Msk,0x1 << 13,0x1 << 13,0x1 << 13
GPIO_PD,GPIOPDPIN13INTTYPERadio,GPIO_INTTYPE_EDGE,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE13_Msk,0x1 << 13,0x0 << 13,0x0 << 13
GPIO_PD,GPIOPDPIN13INTTYPERadio,GPIO_INTTYPE_LEVEL,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE13_Msk,0x1 << 13,0x1 << 13,0x1 << 13
GPIO_PD,GPIOPDPIN13FLIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN13_Msk,0x1 << 13,0x0 << 13,0x0 << 13
GPIO_PD,GPIOPDPIN13FLIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN13_Msk,0x1 << 13,0x1 << 13,0x1 << 13
GPIO_PD,GPIOPDPIN13RHIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN13_Msk,0x1 << 29,0x0 << 29,0x0 << 29
GPIO_PD,GPIOPDPIN13RHIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN13_Msk,0x1 << 29,0x1 << 29,0x1 << 29
GPIO_PD,GPIOPDPIN13SLEWRadio,GPIO_SLEWCTL_NORMAL,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN13_Msk,0x3 << 26,0x0 << 26,0x0 << 26
GPIO_PD,GPIOPDPIN13SLEWRadio,GPIO_SLEWCTL_HIGH,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN13_Msk,0x3 << 26,0x1 << 26,0x1 << 26
GPIO_PD,GPIOPDPIN13PUSELRadio,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL13_Msk,0x3 << 26,0x0 << 26,0x0 << 26
GPIO_PD,GPIOPDPIN13PUSELRadio,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL13_Msk,0x3 << 26,0x1 << 26,0x1 << 26
GPIO_PD,GPIOPDPIN13PUSELRadio,GPIO_PUSEL_PULL_DOWN,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL13_Msk,0x3 << 26,0x2 << 26,0x2 << 26
GPIO_PD,GPIOPDPIN13PUSELRadio2,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL13_Msk,0x3 << 26,0x0 << 26,0x0 << 26
GPIO_PD,GPIOPDPIN13PUSELRadio2,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL13_Msk,0x3 << 26,0x1 << 26,0x1 << 26
GPIO_PD,GPIOPDPIN14Checkbox,0
GPIO_PD,GPIOPDPIN14Checkbox,1
GPIO_PD,GPIOPDPIN14MODERadio,NUCODEGEN_GPIO_PD_MODE_INPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE14_Msk,0x3 << 28,0x0 << 28,0x0 << 28
GPIO_PD,GPIOPDPIN14MODERadio,NUCODEGEN_GPIO_PD_MODE_OUTPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE14_Msk,0x3 << 28,0x1 << 28,0x1 << 28
GPIO_PD,GPIOPDPIN14MODERadio,NUCODEGEN_GPIO_PD_MODE_OPEN_DRAIN,PD->MODE,0x400040C0,GPIO_MODE_MODE14_Msk,0x3 << 28,0x2 << 28,0x2 << 28
GPIO_PD,GPIOPDPIN14MODERadio,NUCODEGEN_GPIO_PD_MODE_QUASI,PD->MODE,0x400040C0,GPIO_MODE_MODE14_Msk,0x3 << 28,0x3 << 28,0x3 << 28
GPIO_PD,GPIOPDPIN14DINOFFCheckbox,0,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF14_Msk,0x1 << 30,0x0 << 30,0x0 << 30
GPIO_PD,GPIOPDPIN14DINOFFCheckbox,1,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF14_Msk,0x1 << 30,0x1 << 30,0x1 << 30
GPIO_PD,GPIOPDPIN14DOUTRadio,0,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT14_Msk,0x1 << 14,0x0 << 14,0x0 << 14
GPIO_PD,GPIOPDPIN14DOUTRadio,1,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT14_Msk,0x1 << 14,0x1 << 14,0x1 << 14
GPIO_PD,GPIOPDPIN14DATMSKCheckbox,0,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK14_Msk,0x1 << 14,0x0 << 14,0x0 << 14
GPIO_PD,GPIOPDPIN14DATMSKCheckbox,1,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK14_Msk,0x1 << 14,0x1 << 14,0x1 << 14
GPIO_PD,GPIOPDPIN14DBENCheckbox,0,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN14_Msk,0x1 << 14,0x0 << 14,0x0 << 14
GPIO_PD,GPIOPDPIN14DBENCheckbox,1,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN14_Msk,0x1 << 14,0x1 << 14,0x1 << 14
GPIO_PD,GPIOPDPIN14INTTYPERadio,GPIO_INTTYPE_EDGE,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE14_Msk,0x1 << 14,0x0 << 14,0x0 << 14
GPIO_PD,GPIOPDPIN14INTTYPERadio,GPIO_INTTYPE_LEVEL,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE14_Msk,0x1 << 14,0x1 << 14,0x1 << 14
GPIO_PD,GPIOPDPIN14FLIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN14_Msk,0x1 << 14,0x0 << 14,0x0 << 14
GPIO_PD,GPIOPDPIN14FLIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN14_Msk,0x1 << 14,0x1 << 14,0x1 << 14
GPIO_PD,GPIOPDPIN14RHIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN14_Msk,0x1 << 30,0x0 << 30,0x0 << 30
GPIO_PD,GPIOPDPIN14RHIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN14_Msk,0x1 << 30,0x1 << 30,0x1 << 30
GPIO_PD,GPIOPDPIN14SLEWRadio,GPIO_SLEWCTL_NORMAL,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN14_Msk,0x3 << 28,0x0 << 28,0x0 << 28
GPIO_PD,GPIOPDPIN14SLEWRadio,GPIO_SLEWCTL_HIGH,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN14_Msk,0x3 << 28,0x1 << 28,0x1 << 28
GPIO_PD,GPIOPDPIN14PUSELRadio,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL14_Msk,0x3 << 28,0x0 << 28,0x0 << 28
GPIO_PD,GPIOPDPIN14PUSELRadio,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL14_Msk,0x3 << 28,0x1 << 28,0x1 << 28
GPIO_PD,GPIOPDPIN14PUSELRadio,GPIO_PUSEL_PULL_DOWN,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL14_Msk,0x3 << 28,0x2 << 28,0x2 << 28
GPIO_PD,GPIOPDPIN14PUSELRadio2,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL14_Msk,0x3 << 28,0x0 << 28,0x0 << 28
GPIO_PD,GPIOPDPIN14PUSELRadio2,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL14_Msk,0x3 << 28,0x1 << 28,0x1 << 28
GPIO_PD,GPIOPDPIN15Checkbox,0
GPIO_PD,GPIOPDPIN15Checkbox,1
GPIO_PD,GPIOPDPIN15MODERadio,NUCODEGEN_GPIO_PD_MODE_INPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE15_Msk,0x3 << 30,0x0 << 30,0x0 << 30
GPIO_PD,GPIOPDPIN15MODERadio,NUCODEGEN_GPIO_PD_MODE_OUTPUT,PD->MODE,0x400040C0,GPIO_MODE_MODE15_Msk,0x3 << 30,0x1 << 30,0x1 << 30
GPIO_PD,GPIOPDPIN15MODERadio,NUCODEGEN_GPIO_PD_MODE_OPEN_DRAIN,PD->MODE,0x400040C0,GPIO_MODE_MODE15_Msk,0x3 << 30,0x2 << 30,0x2 << 30
GPIO_PD,GPIOPDPIN15MODERadio,NUCODEGEN_GPIO_PD_MODE_QUASI,PD->MODE,0x400040C0,GPIO_MODE_MODE15_Msk,0x3 << 30,0x3 << 30,0x3 << 30
GPIO_PD,GPIOPDPIN15DINOFFCheckbox,0,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF15_Msk,0x1 << 31,0x0 << 31,0x0 << 31
GPIO_PD,GPIOPDPIN15DINOFFCheckbox,1,PD->DINOFF,0x400040C0+0x04,GPIO_DINOFF_DINOFF15_Msk,0x1 << 31,0x1 << 31,0x1 << 31
GPIO_PD,GPIOPDPIN15DOUTRadio,0,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT15_Msk,0x1 << 15,0x0 << 15,0x0 << 15
GPIO_PD,GPIOPDPIN15DOUTRadio,1,PD->DOUT,0x400040C0+0x08,GPIO_DOUT_DOUT15_Msk,0x1 << 15,0x1 << 15,0x1 << 15
GPIO_PD,GPIOPDPIN15DATMSKCheckbox,0,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK15_Msk,0x1 << 15,0x0 << 15,0x0 << 15
GPIO_PD,GPIOPDPIN15DATMSKCheckbox,1,PD->DATMSK,0x400040C0+0x0C,GPIO_DATMSK_DATMSK15_Msk,0x1 << 15,0x1 << 15,0x1 << 15
GPIO_PD,GPIOPDPIN15DBENCheckbox,0,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN15_Msk,0x1 << 15,0x0 << 15,0x0 << 15
GPIO_PD,GPIOPDPIN15DBENCheckbox,1,PD->DBEN,0x400040C0+0x14,GPIO_DBEN_DBEN15_Msk,0x1 << 15,0x1 << 15,0x1 << 15
GPIO_PD,GPIOPDPIN15INTTYPERadio,GPIO_INTTYPE_EDGE,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE15_Msk,0x1 << 15,0x0 << 15,0x0 << 15
GPIO_PD,GPIOPDPIN15INTTYPERadio,GPIO_INTTYPE_LEVEL,PD->INTTYPE,0x400040C0+0x18,GPIO_INTTYPE_TYPE15_Msk,0x1 << 15,0x1 << 15,0x1 << 15
GPIO_PD,GPIOPDPIN15FLIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN15_Msk,0x1 << 15,0x0 << 15,0x0 << 15
GPIO_PD,GPIOPDPIN15FLIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_FLIEN15_Msk,0x1 << 15,0x1 << 15,0x1 << 15
GPIO_PD,GPIOPDPIN15RHIENCheckbox,0,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN15_Msk,0x1 << 31,0x0 << 31,0x0 << 31
GPIO_PD,GPIOPDPIN15RHIENCheckbox,1,PD->INTEN,0x400040C0+0x1C,GPIO_INTEN_RHIEN15_Msk,0x1 << 31,0x1 << 31,0x1 << 31
GPIO_PD,GPIOPDPIN15SLEWRadio,GPIO_SLEWCTL_NORMAL,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN15_Msk,0x3 << 30,0x0 << 30,0x0 << 30
GPIO_PD,GPIOPDPIN15SLEWRadio,GPIO_SLEWCTL_HIGH,PD->SLEWCTL,0x400040C0+0x28,GPIO_SLEWCTL_HSREN15_Msk,0x3 << 30,0x1 << 30,0x1 << 30
GPIO_PD,GPIOPDPIN15PUSELRadio,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL15_Msk,0x3 << 30,0x0 << 30,0x0 << 30
GPIO_PD,GPIOPDPIN15PUSELRadio,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL15_Msk,0x3 << 30,0x1 << 30,0x1 << 30
GPIO_PD,GPIOPDPIN15PUSELRadio,GPIO_PUSEL_PULL_DOWN,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL15_Msk,0x3 << 30,0x2 << 30,0x2 << 30
GPIO_PD,GPIOPDPIN15PUSELRadio2,GPIO_PUSEL_DISABLE,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL15_Msk,0x3 << 30,0x0 << 30,0x0 << 30
GPIO_PD,GPIOPDPIN15PUSELRadio2,GPIO_PUSEL_PULL_UP,PD->PUSEL,0x400040C0+0x30,GPIO_PUSEL_PUSEL15_Msk,0x3 << 30,0x1 << 30,0x1 << 30
GPIO_PD,GPIOPDCLRDBICLKONCheckboxBoolean,false,GPIO->DBCTL,0x40004440,GPIO_DBCTL_ICLKOND_Msk,0x1 << 19,0x1 << 19,0x1 << 19
GPIO_PD,GPIOPDCLRDBICLKONCheckboxBoolean,true,GPIO->DBCTL,0x40004440,GPIO_DBCTL_ICLKOND_Msk,0x1 << 19,0x0 << 19,0x0 << 19
GPIO_PD,GPIOPDINTCheckboxBoolean,false
GPIO_PD,GPIOPDINTCheckboxBoolean,true
GPIO_PD,GPIOPDEINT1CheckboxBoolean,false
GPIO_PD,GPIOPDEINT1CheckboxBoolean,true
GPIO_PD,GPIOPDEINT5CheckboxBoolean,false
GPIO_PD,GPIOPDEINT5CheckboxBoolean,true
GPIO_PE,GPIOPEPIN0Checkbox,0
GPIO_PE,GPIOPEPIN0Checkbox,1
GPIO_PE,GPIOPEPIN0MODERadio,NUCODEGEN_GPIO_PE_MODE_INPUT,PE->MODE,0x40004100,GPIO_MODE_MODE0_Msk,0x3,NUCODEGEN_GPIO_PE_MODE_INPUT,0x0
GPIO_PE,GPIOPEPIN0MODERadio,NUCODEGEN_GPIO_PE_MODE_OUTPUT,PE->MODE,0x40004100,GPIO_MODE_MODE0_Msk,0x3,NUCODEGEN_GPIO_PE_MODE_OUTPUT,0x1
GPIO_PE,GPIOPEPIN0MODERadio,NUCODEGEN_GPIO_PE_MODE_OPEN_DRAIN,PE->MODE,0x40004100,GPIO_MODE_MODE0_Msk,0x3,NUCODEGEN_GPIO_PE_MODE_OPEN_DRAIN,0x2
GPIO_PE,GPIOPEPIN0MODERadio,NUCODEGEN_GPIO_PE_MODE_QUASI,PE->MODE,0x40004100,GPIO_MODE_MODE0_Msk,0x3,NUCODEGEN_GPIO_PE_MODE_QUASI,0x3
GPIO_PE,GPIOPEPIN0DINOFFCheckbox,0,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF0_Msk,0x1 << 16,0x0 << 16,0x0 << 16
GPIO_PE,GPIOPEPIN0DINOFFCheckbox,1,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF0_Msk,0x1 << 16,GPIO_DINOFF_DINOFF0_Msk,0x1 << 16
GPIO_PE,GPIOPEPIN0DOUTRadio,0,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT0_Msk,0x1,0x0,0x0
GPIO_PE,GPIOPEPIN0DOUTRadio,1,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT0_Msk,0x1,GPIO_DOUT_DOUT0_Msk,0x1
GPIO_PE,GPIOPEPIN0DATMSKCheckbox,0,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK0_Msk,0x1,0x0,0x0
GPIO_PE,GPIOPEPIN0DATMSKCheckbox,1,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK0_Msk,0x1,GPIO_DATMSK_DATMSK0_Msk,0x1
GPIO_PE,GPIOPEPIN0DBENCheckbox,0,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN0_Msk,0x1,0x0,0x0
GPIO_PE,GPIOPEPIN0DBENCheckbox,1,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN0_Msk,0x1,GPIO_DBEN_DBEN0_Msk,0x1
GPIO_PE,GPIOPEPIN0INTTYPERadio,GPIO_INTTYPE_EDGE,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE0_Msk,0x1,GPIO_INTTYPE_EDGE,0x0
GPIO_PE,GPIOPEPIN0INTTYPERadio,GPIO_INTTYPE_LEVEL,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE0_Msk,0x1,GPIO_INTTYPE_LEVEL,0x1
GPIO_PE,GPIOPEPIN0FLIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN0_Msk,0x1,0x0,0x0
GPIO_PE,GPIOPEPIN0FLIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN0_Msk,0x1,GPIO_INTEN_FLIEN0_Msk,0x1
GPIO_PE,GPIOPEPIN0RHIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN0_Msk,0x1 << 16,0x0 << 16,0x0 << 16
GPIO_PE,GPIOPEPIN0RHIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN0_Msk,0x1 << 16,GPIO_INTEN_RHIEN0_Msk,0x1 << 16
GPIO_PE,GPIOPEPIN0SLEWRadio,GPIO_SLEWCTL_NORMAL,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN0_Msk,0x3,GPIO_SLEWCTL_NORMAL,0x0
GPIO_PE,GPIOPEPIN0SLEWRadio,GPIO_SLEWCTL_HIGH,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN0_Msk,0x3,GPIO_SLEWCTL_HIGH,0x1
GPIO_PE,GPIOPEPIN0PUSELRadio,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL0_Msk,0x3,GPIO_PUSEL_DISABLE,0x0
GPIO_PE,GPIOPEPIN0PUSELRadio,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL0_Msk,0x3,GPIO_PUSEL_PULL_UP,0x1
GPIO_PE,GPIOPEPIN0PUSELRadio,GPIO_PUSEL_PULL_DOWN,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL0_Msk,0x3,GPIO_PUSEL_PULL_DOWN,0x2
GPIO_PE,GPIOPEPIN0PUSELRadio2,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL0_Msk,0x3,GPIO_PUSEL_DISABLE,0x0
GPIO_PE,GPIOPEPIN0PUSELRadio2,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL0_Msk,0x3,GPIO_PUSEL_PULL_UP,0x1
GPIO_PE,GPIOPEPIN1Checkbox,0
GPIO_PE,GPIOPEPIN1Checkbox,1
GPIO_PE,GPIOPEPIN1MODERadio,NUCODEGEN_GPIO_PE_MODE_INPUT,PE->MODE,0x40004100,GPIO_MODE_MODE1_Msk,0x3 << 2,0x0 << 2,0x0 << 2
GPIO_PE,GPIOPEPIN1MODERadio,NUCODEGEN_GPIO_PE_MODE_OUTPUT,PE->MODE,0x40004100,GPIO_MODE_MODE1_Msk,0x3 << 2,0x1 << 2,0x1 << 2
GPIO_PE,GPIOPEPIN1MODERadio,NUCODEGEN_GPIO_PE_MODE_OPEN_DRAIN,PE->MODE,0x40004100,GPIO_MODE_MODE1_Msk,0x3 << 2,0x2 << 2,0x2 << 2
GPIO_PE,GPIOPEPIN1MODERadio,NUCODEGEN_GPIO_PE_MODE_QUASI,PE->MODE,0x40004100,GPIO_MODE_MODE1_Msk,0x3 << 2,0x3 << 2,0x3 << 2
GPIO_PE,GPIOPEPIN1DINOFFCheckbox,0,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF1_Msk,0x1 << 17,0x0 << 17,0x0 << 17
GPIO_PE,GPIOPEPIN1DINOFFCheckbox,1,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF1_Msk,0x1 << 17,0x1 << 17,0x1 << 17
GPIO_PE,GPIOPEPIN1DOUTRadio,0,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT1_Msk,0x1 << 1,0x0 << 1,0x0 << 1
GPIO_PE,GPIOPEPIN1DOUTRadio,1,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT1_Msk,0x1 << 1,0x1 << 1,0x1 << 1
GPIO_PE,GPIOPEPIN1DATMSKCheckbox,0,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK1_Msk,0x1 << 1,0x0 << 1,0x0 << 1
GPIO_PE,GPIOPEPIN1DATMSKCheckbox,1,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK1_Msk,0x1 << 1,0x1 << 1,0x1 << 1
GPIO_PE,GPIOPEPIN1DBENCheckbox,0,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN1_Msk,0x1 << 1,0x0 << 1,0x0 << 1
GPIO_PE,GPIOPEPIN1DBENCheckbox,1,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN1_Msk,0x1 << 1,0x1 << 1,0x1 << 1
GPIO_PE,GPIOPEPIN1INTTYPERadio,GPIO_INTTYPE_EDGE,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE1_Msk,0x1 << 1,0x0 << 1,0x0 << 1
GPIO_PE,GPIOPEPIN1INTTYPERadio,GPIO_INTTYPE_LEVEL,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE1_Msk,0x1 << 1,0x1 << 1,0x1 << 1
GPIO_PE,GPIOPEPIN1FLIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN1_Msk,0x1 << 1,0x0 << 1,0x0 << 1
GPIO_PE,GPIOPEPIN1FLIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN1_Msk,0x1 << 1,0x1 << 1,0x1 << 1
GPIO_PE,GPIOPEPIN1RHIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN1_Msk,0x1 << 17,0x0 << 17,0x0 << 17
GPIO_PE,GPIOPEPIN1RHIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN1_Msk,0x1 << 17,0x1 << 17,0x1 << 17
GPIO_PE,GPIOPEPIN1SLEWRadio,GPIO_SLEWCTL_NORMAL,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN1_Msk,0x3 << 2,0x0 << 2,0x0 << 2
GPIO_PE,GPIOPEPIN1SLEWRadio,GPIO_SLEWCTL_HIGH,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN1_Msk,0x3 << 2,0x1 << 2,0x1 << 2
GPIO_PE,GPIOPEPIN1PUSELRadio,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL1_Msk,0x3 << 2,0x0 << 2,0x0 << 2
GPIO_PE,GPIOPEPIN1PUSELRadio,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL1_Msk,0x3 << 2,0x1 << 2,0x1 << 2
GPIO_PE,GPIOPEPIN1PUSELRadio,GPIO_PUSEL_PULL_DOWN,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL1_Msk,0x3 << 2,0x2 << 2,0x2 << 2
GPIO_PE,GPIOPEPIN1PUSELRadio2,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL1_Msk,0x3 << 2,0x0 << 2,0x0 << 2
GPIO_PE,GPIOPEPIN1PUSELRadio2,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL1_Msk,0x3 << 2,0x1 << 2,0x1 << 2
GPIO_PE,GPIOPEPIN2Checkbox,0
GPIO_PE,GPIOPEPIN2Checkbox,1
GPIO_PE,GPIOPEPIN2MODERadio,NUCODEGEN_GPIO_PE_MODE_INPUT,PE->MODE,0x40004100,GPIO_MODE_MODE2_Msk,0x3 << 4,0x0 << 4,0x0 << 4
GPIO_PE,GPIOPEPIN2MODERadio,NUCODEGEN_GPIO_PE_MODE_OUTPUT,PE->MODE,0x40004100,GPIO_MODE_MODE2_Msk,0x3 << 4,0x1 << 4,0x1 << 4
GPIO_PE,GPIOPEPIN2MODERadio,NUCODEGEN_GPIO_PE_MODE_OPEN_DRAIN,PE->MODE,0x40004100,GPIO_MODE_MODE2_Msk,0x3 << 4,0x2 << 4,0x2 << 4
GPIO_PE,GPIOPEPIN2MODERadio,NUCODEGEN_GPIO_PE_MODE_QUASI,PE->MODE,0x40004100,GPIO_MODE_MODE2_Msk,0x3 << 4,0x3 << 4,0x3 << 4
GPIO_PE,GPIOPEPIN2DINOFFCheckbox,0,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF2_Msk,0x1 << 18,0x0 << 18,0x0 << 18
GPIO_PE,GPIOPEPIN2DINOFFCheckbox,1,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF2_Msk,0x1 << 18,0x1 << 18,0x1 << 18
GPIO_PE,GPIOPEPIN2DOUTRadio,0,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT2_Msk,0x1 << 2,0x0 << 2,0x0 << 2
GPIO_PE,GPIOPEPIN2DOUTRadio,1,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT2_Msk,0x1 << 2,0x1 << 2,0x1 << 2
GPIO_PE,GPIOPEPIN2DATMSKCheckbox,0,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK2_Msk,0x1 << 2,0x0 << 2,0x0 << 2
GPIO_PE,GPIOPEPIN2DATMSKCheckbox,1,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK2_Msk,0x1 << 2,0x1 << 2,0x1 << 2
GPIO_PE,GPIOPEPIN2DBENCheckbox,0,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN2_Msk,0x1 << 2,0x0 << 2,0x0 << 2
GPIO_PE,GPIOPEPIN2DBENCheckbox,1,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN2_Msk,0x1 << 2,0x1 << 2,0x1 << 2
GPIO_PE,GPIOPEPIN2INTTYPERadio,GPIO_INTTYPE_EDGE,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE2_Msk,0x1 << 2,0x0 << 2,0x0 << 2
GPIO_PE,GPIOPEPIN2INTTYPERadio,GPIO_INTTYPE_LEVEL,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE2_Msk,0x1 << 2,0x1 << 2,0x1 << 2
GPIO_PE,GPIOPEPIN2FLIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN2_Msk,0x1 << 2,0x0 << 2,0x0 << 2
GPIO_PE,GPIOPEPIN2FLIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN2_Msk,0x1 << 2,0x1 << 2,0x1 << 2
GPIO_PE,GPIOPEPIN2RHIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN2_Msk,0x1 << 18,0x0 << 18,0x0 << 18
GPIO_PE,GPIOPEPIN2RHIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN2_Msk,0x1 << 18,0x1 << 18,0x1 << 18
GPIO_PE,GPIOPEPIN2SLEWRadio,GPIO_SLEWCTL_NORMAL,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN2_Msk,0x3 << 4,0x0 << 4,0x0 << 4
GPIO_PE,GPIOPEPIN2SLEWRadio,GPIO_SLEWCTL_HIGH,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN2_Msk,0x3 << 4,0x1 << 4,0x1 << 4
GPIO_PE,GPIOPEPIN2PUSELRadio,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL2_Msk,0x3 << 4,0x0 << 4,0x0 << 4
GPIO_PE,GPIOPEPIN2PUSELRadio,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL2_Msk,0x3 << 4,0x1 << 4,0x1 << 4
GPIO_PE,GPIOPEPIN2PUSELRadio,GPIO_PUSEL_PULL_DOWN,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL2_Msk,0x3 << 4,0x2 << 4,0x2 << 4
GPIO_PE,GPIOPEPIN2PUSELRadio2,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL2_Msk,0x3 << 4,0x0 << 4,0x0 << 4
GPIO_PE,GPIOPEPIN2PUSELRadio2,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL2_Msk,0x3 << 4,0x1 << 4,0x1 << 4
GPIO_PE,GPIOPEPIN3Checkbox,0
GPIO_PE,GPIOPEPIN3Checkbox,1
GPIO_PE,GPIOPEPIN3MODERadio,NUCODEGEN_GPIO_PE_MODE_INPUT,PE->MODE,0x40004100,GPIO_MODE_MODE3_Msk,0x3 << 6,0x0 << 6,0x0 << 6
GPIO_PE,GPIOPEPIN3MODERadio,NUCODEGEN_GPIO_PE_MODE_OUTPUT,PE->MODE,0x40004100,GPIO_MODE_MODE3_Msk,0x3 << 6,0x1 << 6,0x1 << 6
GPIO_PE,GPIOPEPIN3MODERadio,NUCODEGEN_GPIO_PE_MODE_OPEN_DRAIN,PE->MODE,0x40004100,GPIO_MODE_MODE3_Msk,0x3 << 6,0x2 << 6,0x2 << 6
GPIO_PE,GPIOPEPIN3MODERadio,NUCODEGEN_GPIO_PE_MODE_QUASI,PE->MODE,0x40004100,GPIO_MODE_MODE3_Msk,0x3 << 6,0x3 << 6,0x3 << 6
GPIO_PE,GPIOPEPIN3DINOFFCheckbox,0,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF3_Msk,0x1 << 19,0x0 << 19,0x0 << 19
GPIO_PE,GPIOPEPIN3DINOFFCheckbox,1,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF3_Msk,0x1 << 19,0x1 << 19,0x1 << 19
GPIO_PE,GPIOPEPIN3DOUTRadio,0,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT3_Msk,0x1 << 3,0x0 << 3,0x0 << 3
GPIO_PE,GPIOPEPIN3DOUTRadio,1,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT3_Msk,0x1 << 3,0x1 << 3,0x1 << 3
GPIO_PE,GPIOPEPIN3DATMSKCheckbox,0,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK3_Msk,0x1 << 3,0x0 << 3,0x0 << 3
GPIO_PE,GPIOPEPIN3DATMSKCheckbox,1,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK3_Msk,0x1 << 3,0x1 << 3,0x1 << 3
GPIO_PE,GPIOPEPIN3DBENCheckbox,0,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN3_Msk,0x1 << 3,0x0 << 3,0x0 << 3
GPIO_PE,GPIOPEPIN3DBENCheckbox,1,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN3_Msk,0x1 << 3,0x1 << 3,0x1 << 3
GPIO_PE,GPIOPEPIN3INTTYPERadio,GPIO_INTTYPE_EDGE,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE3_Msk,0x1 << 3,0x0 << 3,0x0 << 3
GPIO_PE,GPIOPEPIN3INTTYPERadio,GPIO_INTTYPE_LEVEL,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE3_Msk,0x1 << 3,0x1 << 3,0x1 << 3
GPIO_PE,GPIOPEPIN3FLIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN3_Msk,0x1 << 3,0x0 << 3,0x0 << 3
GPIO_PE,GPIOPEPIN3FLIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN3_Msk,0x1 << 3,0x1 << 3,0x1 << 3
GPIO_PE,GPIOPEPIN3RHIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN3_Msk,0x1 << 19,0x0 << 19,0x0 << 19
GPIO_PE,GPIOPEPIN3RHIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN3_Msk,0x1 << 19,0x1 << 19,0x1 << 19
GPIO_PE,GPIOPEPIN3SLEWRadio,GPIO_SLEWCTL_NORMAL,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN3_Msk,0x3 << 6,0x0 << 6,0x0 << 6
GPIO_PE,GPIOPEPIN3SLEWRadio,GPIO_SLEWCTL_HIGH,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN3_Msk,0x3 << 6,0x1 << 6,0x1 << 6
GPIO_PE,GPIOPEPIN3PUSELRadio,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL3_Msk,0x3 << 6,0x0 << 6,0x0 << 6
GPIO_PE,GPIOPEPIN3PUSELRadio,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL3_Msk,0x3 << 6,0x1 << 6,0x1 << 6
GPIO_PE,GPIOPEPIN3PUSELRadio,GPIO_PUSEL_PULL_DOWN,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL3_Msk,0x3 << 6,0x2 << 6,0x2 << 6
GPIO_PE,GPIOPEPIN3PUSELRadio2,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL3_Msk,0x3 << 6,0x0 << 6,0x0 << 6
GPIO_PE,GPIOPEPIN3PUSELRadio2,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL3_Msk,0x3 << 6,0x1 << 6,0x1 << 6
GPIO_PE,GPIOPEPIN4Checkbox,0
GPIO_PE,GPIOPEPIN4Checkbox,1
GPIO_PE,GPIOPEPIN4MODERadio,NUCODEGEN_GPIO_PE_MODE_INPUT,PE->MODE,0x40004100,GPIO_MODE_MODE4_Msk,0x3 << 8,0x0 << 8,0x0 << 8
GPIO_PE,GPIOPEPIN4MODERadio,NUCODEGEN_GPIO_PE_MODE_OUTPUT,PE->MODE,0x40004100,GPIO_MODE_MODE4_Msk,0x3 << 8,0x1 << 8,0x1 << 8
GPIO_PE,GPIOPEPIN4MODERadio,NUCODEGEN_GPIO_PE_MODE_OPEN_DRAIN,PE->MODE,0x40004100,GPIO_MODE_MODE4_Msk,0x3 << 8,0x2 << 8,0x2 << 8
GPIO_PE,GPIOPEPIN4MODERadio,NUCODEGEN_GPIO_PE_MODE_QUASI,PE->MODE,0x40004100,GPIO_MODE_MODE4_Msk,0x3 << 8,0x3 << 8,0x3 << 8
GPIO_PE,GPIOPEPIN4DINOFFCheckbox,0,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF4_Msk,0x1 << 20,0x0 << 20,0x0 << 20
GPIO_PE,GPIOPEPIN4DINOFFCheckbox,1,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF4_Msk,0x1 << 20,0x1 << 20,0x1 << 20
GPIO_PE,GPIOPEPIN4DOUTRadio,0,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT4_Msk,0x1 << 4,0x0 << 4,0x0 << 4
GPIO_PE,GPIOPEPIN4DOUTRadio,1,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT4_Msk,0x1 << 4,0x1 << 4,0x1 << 4
GPIO_PE,GPIOPEPIN4DATMSKCheckbox,0,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK4_Msk,0x1 << 4,0x0 << 4,0x0 << 4
GPIO_PE,GPIOPEPIN4DATMSKCheckbox,1,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK4_Msk,0x1 << 4,0x1 << 4,0x1 << 4
GPIO_PE,GPIOPEPIN4DBENCheckbox,0,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN4_Msk,0x1 << 4,0x0 << 4,0x0 << 4
GPIO_PE,GPIOPEPIN4DBENCheckbox,1,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN4_Msk,0x1 << 4,0x1 << 4,0x1 << 4
GPIO_PE,GPIOPEPIN4INTTYPERadio,GPIO_INTTYPE_EDGE,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE4_Msk,0x1 << 4,0x0 << 4,0x0 << 4
GPIO_PE,GPIOPEPIN4INTTYPERadio,GPIO_INTTYPE_LEVEL,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE4_Msk,0x1 << 4,0x1 << 4,0x1 << 4
GPIO_PE,GPIOPEPIN4FLIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN4_Msk,0x1 << 4,0x0 << 4,0x0 << 4
GPIO_PE,GPIOPEPIN4FLIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN4_Msk,0x1 << 4,0x1 << 4,0x1 << 4
GPIO_PE,GPIOPEPIN4RHIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN4_Msk,0x1 << 20,0x0 << 20,0x0 << 20
GPIO_PE,GPIOPEPIN4RHIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN4_Msk,0x1 << 20,0x1 << 20,0x1 << 20
GPIO_PE,GPIOPEPIN4SLEWRadio,GPIO_SLEWCTL_NORMAL,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN4_Msk,0x3 << 8,0x0 << 8,0x0 << 8
GPIO_PE,GPIOPEPIN4SLEWRadio,GPIO_SLEWCTL_HIGH,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN4_Msk,0x3 << 8,0x1 << 8,0x1 << 8
GPIO_PE,GPIOPEPIN4PUSELRadio,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL4_Msk,0x3 << 8,0x0 << 8,0x0 << 8
GPIO_PE,GPIOPEPIN4PUSELRadio,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL4_Msk,0x3 << 8,0x1 << 8,0x1 << 8
GPIO_PE,GPIOPEPIN4PUSELRadio,GPIO_PUSEL_PULL_DOWN,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL4_Msk,0x3 << 8,0x2 << 8,0x2 << 8
GPIO_PE,GPIOPEPIN4PUSELRadio2,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL4_Msk,0x3 << 8,0x0 << 8,0x0 << 8
GPIO_PE,GPIOPEPIN4PUSELRadio2,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL4_Msk,0x3 << 8,0x1 << 8,0x1 << 8
GPIO_PE,GPIOPEPIN5Checkbox,0
GPIO_PE,GPIOPEPIN5Checkbox,1
GPIO_PE,GPIOPEPIN5MODERadio,NUCODEGEN_GPIO_PE_MODE_INPUT,PE->MODE,0x40004100,GPIO_MODE_MODE5_Msk,0x3 << 10,0x0 << 10,0x0 << 10
GPIO_PE,GPIOPEPIN5MODERadio,NUCODEGEN_GPIO_PE_MODE_OUTPUT,PE->MODE,0x40004100,GPIO_MODE_MODE5_Msk,0x3 << 10,0x1 << 10,0x1 << 10
GPIO_PE,GPIOPEPIN5MODERadio,NUCODEGEN_GPIO_PE_MODE_OPEN_DRAIN,PE->MODE,0x40004100,GPIO_MODE_MODE5_Msk,0x3 << 10,0x2 << 10,0x2 << 10
GPIO_PE,GPIOPEPIN5MODERadio,NUCODEGEN_GPIO_PE_MODE_QUASI,PE->MODE,0x40004100,GPIO_MODE_MODE5_Msk,0x3 << 10,0x3 << 10,0x3 << 10
GPIO_PE,GPIOPEPIN5DINOFFCheckbox,0,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF5_Msk,0x1 << 21,0x0 << 21,0x0 << 21
GPIO_PE,GPIOPEPIN5DINOFFCheckbox,1,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF5_Msk,0x1 << 21,0x1 << 21,0x1 << 21
GPIO_PE,GPIOPEPIN5DOUTRadio,0,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT5_Msk,0x1 << 5,0x0 << 5,0x0 << 5
GPIO_PE,GPIOPEPIN5DOUTRadio,1,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT5_Msk,0x1 << 5,0x1 << 5,0x1 << 5
GPIO_PE,GPIOPEPIN5DATMSKCheckbox,0,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK5_Msk,0x1 << 5,0x0 << 5,0x0 << 5
GPIO_PE,GPIOPEPIN5DATMSKCheckbox,1,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK5_Msk,0x1 << 5,0x1 << 5,0x1 << 5
GPIO_PE,GPIOPEPIN5DBENCheckbox,0,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN5_Msk,0x1 << 5,0x0 << 5,0x0 << 5
GPIO_PE,GPIOPEPIN5DBENCheckbox,1,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN5_Msk,0x1 << 5,0x1 << 5,0x1 << 5
GPIO_PE,GPIOPEPIN5INTTYPERadio,GPIO_INTTYPE_EDGE,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE5_Msk,0x1 << 5,0x0 << 5,0x0 << 5
GPIO_PE,GPIOPEPIN5INTTYPERadio,GPIO_INTTYPE_LEVEL,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE5_Msk,0x1 << 5,0x1 << 5,0x1 << 5
GPIO_PE,GPIOPEPIN5FLIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN5_Msk,0x1 << 5,0x0 << 5,0x0 << 5
GPIO_PE,GPIOPEPIN5FLIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN5_Msk,0x1 << 5,0x1 << 5,0x1 << 5
GPIO_PE,GPIOPEPIN5RHIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN5_Msk,0x1 << 21,0x0 << 21,0x0 << 21
GPIO_PE,GPIOPEPIN5RHIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN5_Msk,0x1 << 21,0x1 << 21,0x1 << 21
GPIO_PE,GPIOPEPIN5SLEWRadio,GPIO_SLEWCTL_NORMAL,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN5_Msk,0x3 << 10,0x0 << 10,0x0 << 10
GPIO_PE,GPIOPEPIN5SLEWRadio,GPIO_SLEWCTL_HIGH,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN5_Msk,0x3 << 10,0x1 << 10,0x1 << 10
GPIO_PE,GPIOPEPIN5PUSELRadio,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL5_Msk,0x3 << 10,0x0 << 10,0x0 << 10
GPIO_PE,GPIOPEPIN5PUSELRadio,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL5_Msk,0x3 << 10,0x1 << 10,0x1 << 10
GPIO_PE,GPIOPEPIN5PUSELRadio,GPIO_PUSEL_PULL_DOWN,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL5_Msk,0x3 << 10,0x2 << 10,0x2 << 10
GPIO_PE,GPIOPEPIN5PUSELRadio2,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL5_Msk,0x3 << 10,0x0 << 10,0x0 << 10
GPIO_PE,GPIOPEPIN5PUSELRadio2,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL5_Msk,0x3 << 10,0x1 << 10,0x1 << 10
GPIO_PE,GPIOPEPIN6Checkbox,0
GPIO_PE,GPIOPEPIN6Checkbox,1
GPIO_PE,GPIOPEPIN6MODERadio,NUCODEGEN_GPIO_PE_MODE_INPUT,PE->MODE,0x40004100,GPIO_MODE_MODE6_Msk,0x3 << 12,0x0 << 12,0x0 << 12
GPIO_PE,GPIOPEPIN6MODERadio,NUCODEGEN_GPIO_PE_MODE_OUTPUT,PE->MODE,0x40004100,GPIO_MODE_MODE6_Msk,0x3 << 12,0x1 << 12,0x1 << 12
GPIO_PE,GPIOPEPIN6MODERadio,NUCODEGEN_GPIO_PE_MODE_OPEN_DRAIN,PE->MODE,0x40004100,GPIO_MODE_MODE6_Msk,0x3 << 12,0x2 << 12,0x2 << 12
GPIO_PE,GPIOPEPIN6MODERadio,NUCODEGEN_GPIO_PE_MODE_QUASI,PE->MODE,0x40004100,GPIO_MODE_MODE6_Msk,0x3 << 12,0x3 << 12,0x3 << 12
GPIO_PE,GPIOPEPIN6DINOFFCheckbox,0,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF6_Msk,0x1 << 22,0x0 << 22,0x0 << 22
GPIO_PE,GPIOPEPIN6DINOFFCheckbox,1,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF6_Msk,0x1 << 22,0x1 << 22,0x1 << 22
GPIO_PE,GPIOPEPIN6DOUTRadio,0,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT6_Msk,0x1 << 6,0x0 << 6,0x0 << 6
GPIO_PE,GPIOPEPIN6DOUTRadio,1,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT6_Msk,0x1 << 6,0x1 << 6,0x1 << 6
GPIO_PE,GPIOPEPIN6DATMSKCheckbox,0,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK6_Msk,0x1 << 6,0x0 << 6,0x0 << 6
GPIO_PE,GPIOPEPIN6DATMSKCheckbox,1,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK6_Msk,0x1 << 6,0x1 << 6,0x1 << 6
GPIO_PE,GPIOPEPIN6DBENCheckbox,0,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN6_Msk,0x1 << 6,0x0 << 6,0x0 << 6
GPIO_PE,GPIOPEPIN6DBENCheckbox,1,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN6_Msk,0x1 << 6,0x1 << 6,0x1 << 6
GPIO_PE,GPIOPEPIN6INTTYPERadio,GPIO_INTTYPE_EDGE,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE6_Msk,0x1 << 6,0x0 << 6,0x0 << 6
GPIO_PE,GPIOPEPIN6INTTYPERadio,GPIO_INTTYPE_LEVEL,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE6_Msk,0x1 << 6,0x1 << 6,0x1 << 6
GPIO_PE,GPIOPEPIN6FLIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN6_Msk,0x1 << 6,0x0 << 6,0x0 << 6
GPIO_PE,GPIOPEPIN6FLIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN6_Msk,0x1 << 6,0x1 << 6,0x1 << 6
GPIO_PE,GPIOPEPIN6RHIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN6_Msk,0x1 << 22,0x0 << 22,0x0 << 22
GPIO_PE,GPIOPEPIN6RHIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN6_Msk,0x1 << 22,0x1 << 22,0x1 << 22
GPIO_PE,GPIOPEPIN6SLEWRadio,GPIO_SLEWCTL_NORMAL,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN6_Msk,0x3 << 12,0x0 << 12,0x0 << 12
GPIO_PE,GPIOPEPIN6SLEWRadio,GPIO_SLEWCTL_HIGH,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN6_Msk,0x3 << 12,0x1 << 12,0x1 << 12
GPIO_PE,GPIOPEPIN6PUSELRadio,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL6_Msk,0x3 << 12,0x0 << 12,0x0 << 12
GPIO_PE,GPIOPEPIN6PUSELRadio,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL6_Msk,0x3 << 12,0x1 << 12,0x1 << 12
GPIO_PE,GPIOPEPIN6PUSELRadio,GPIO_PUSEL_PULL_DOWN,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL6_Msk,0x3 << 12,0x2 << 12,0x2 << 12
GPIO_PE,GPIOPEPIN6PUSELRadio2,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL6_Msk,0x3 << 12,0x0 << 12,0x0 << 12
GPIO_PE,GPIOPEPIN6PUSELRadio2,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL6_Msk,0x3 << 12,0x1 << 12,0x1 << 12
GPIO_PE,GPIOPEPIN7Checkbox,0
GPIO_PE,GPIOPEPIN7Checkbox,1
GPIO_PE,GPIOPEPIN7MODERadio,NUCODEGEN_GPIO_PE_MODE_INPUT,PE->MODE,0x40004100,GPIO_MODE_MODE7_Msk,0x3 << 14,0x0 << 14,0x0 << 14
GPIO_PE,GPIOPEPIN7MODERadio,NUCODEGEN_GPIO_PE_MODE_OUTPUT,PE->MODE,0x40004100,GPIO_MODE_MODE7_Msk,0x3 << 14,0x1 << 14,0x1 << 14
GPIO_PE,GPIOPEPIN7MODERadio,NUCODEGEN_GPIO_PE_MODE_OPEN_DRAIN,PE->MODE,0x40004100,GPIO_MODE_MODE7_Msk,0x3 << 14,0x2 << 14,0x2 << 14
GPIO_PE,GPIOPEPIN7MODERadio,NUCODEGEN_GPIO_PE_MODE_QUASI,PE->MODE,0x40004100,GPIO_MODE_MODE7_Msk,0x3 << 14,0x3 << 14,0x3 << 14
GPIO_PE,GPIOPEPIN7DINOFFCheckbox,0,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF7_Msk,0x1 << 23,0x0 << 23,0x0 << 23
GPIO_PE,GPIOPEPIN7DINOFFCheckbox,1,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF7_Msk,0x1 << 23,0x1 << 23,0x1 << 23
GPIO_PE,GPIOPEPIN7DOUTRadio,0,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT7_Msk,0x1 << 7,0x0 << 7,0x0 << 7
GPIO_PE,GPIOPEPIN7DOUTRadio,1,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT7_Msk,0x1 << 7,0x1 << 7,0x1 << 7
GPIO_PE,GPIOPEPIN7DATMSKCheckbox,0,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK7_Msk,0x1 << 7,0x0 << 7,0x0 << 7
GPIO_PE,GPIOPEPIN7DATMSKCheckbox,1,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK7_Msk,0x1 << 7,0x1 << 7,0x1 << 7
GPIO_PE,GPIOPEPIN7DBENCheckbox,0,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN7_Msk,0x1 << 7,0x0 << 7,0x0 << 7
GPIO_PE,GPIOPEPIN7DBENCheckbox,1,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN7_Msk,0x1 << 7,0x1 << 7,0x1 << 7
GPIO_PE,GPIOPEPIN7INTTYPERadio,GPIO_INTTYPE_EDGE,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE7_Msk,0x1 << 7,0x0 << 7,0x0 << 7
GPIO_PE,GPIOPEPIN7INTTYPERadio,GPIO_INTTYPE_LEVEL,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE7_Msk,0x1 << 7,0x1 << 7,0x1 << 7
GPIO_PE,GPIOPEPIN7FLIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN7_Msk,0x1 << 7,0x0 << 7,0x0 << 7
GPIO_PE,GPIOPEPIN7FLIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN7_Msk,0x1 << 7,0x1 << 7,0x1 << 7
GPIO_PE,GPIOPEPIN7RHIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN7_Msk,0x1 << 23,0x0 << 23,0x0 << 23
GPIO_PE,GPIOPEPIN7RHIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN7_Msk,0x1 << 23,0x1 << 23,0x1 << 23
GPIO_PE,GPIOPEPIN7SLEWRadio,GPIO_SLEWCTL_NORMAL,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN7_Msk,0x3 << 14,0x0 << 14,0x0 << 14
GPIO_PE,GPIOPEPIN7SLEWRadio,GPIO_SLEWCTL_HIGH,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN7_Msk,0x3 << 14,0x1 << 14,0x1 << 14
GPIO_PE,GPIOPEPIN7PUSELRadio,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL7_Msk,0x3 << 14,0x0 << 14,0x0 << 14
GPIO_PE,GPIOPEPIN7PUSELRadio,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL7_Msk,0x3 << 14,0x1 << 14,0x1 << 14
GPIO_PE,GPIOPEPIN7PUSELRadio,GPIO_PUSEL_PULL_DOWN,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL7_Msk,0x3 << 14,0x2 << 14,0x2 << 14
GPIO_PE,GPIOPEPIN7PUSELRadio2,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL7_Msk,0x3 << 14,0x0 << 14,0x0 << 14
GPIO_PE,GPIOPEPIN7PUSELRadio2,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL7_Msk,0x3 << 14,0x1 << 14,0x1 << 14
GPIO_PE,GPIOPEPIN8Checkbox,0
GPIO_PE,GPIOPEPIN8Checkbox,1
GPIO_PE,GPIOPEPIN8MODERadio,NUCODEGEN_GPIO_PE_MODE_INPUT,PE->MODE,0x40004100,GPIO_MODE_MODE8_Msk,0x3 << 16,0x0 << 16,0x0 << 16
GPIO_PE,GPIOPEPIN8MODERadio,NUCODEGEN_GPIO_PE_MODE_OUTPUT,PE->MODE,0x40004100,GPIO_MODE_MODE8_Msk,0x3 << 16,0x1 << 16,0x1 << 16
GPIO_PE,GPIOPEPIN8MODERadio,NUCODEGEN_GPIO_PE_MODE_OPEN_DRAIN,PE->MODE,0x40004100,GPIO_MODE_MODE8_Msk,0x3 << 16,0x2 << 16,0x2 << 16
GPIO_PE,GPIOPEPIN8MODERadio,NUCODEGEN_GPIO_PE_MODE_QUASI,PE->MODE,0x40004100,GPIO_MODE_MODE8_Msk,0x3 << 16,0x3 << 16,0x3 << 16
GPIO_PE,GPIOPEPIN8DINOFFCheckbox,0,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF8_Msk,0x1 << 24,0x0 << 24,0x0 << 24
GPIO_PE,GPIOPEPIN8DINOFFCheckbox,1,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF8_Msk,0x1 << 24,0x1 << 24,0x1 << 24
GPIO_PE,GPIOPEPIN8DOUTRadio,0,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT8_Msk,0x1 << 8,0x0 << 8,0x0 << 8
GPIO_PE,GPIOPEPIN8DOUTRadio,1,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT8_Msk,0x1 << 8,0x1 << 8,0x1 << 8
GPIO_PE,GPIOPEPIN8DATMSKCheckbox,0,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK8_Msk,0x1 << 8,0x0 << 8,0x0 << 8
GPIO_PE,GPIOPEPIN8DATMSKCheckbox,1,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK8_Msk,0x1 << 8,0x1 << 8,0x1 << 8
GPIO_PE,GPIOPEPIN8DBENCheckbox,0,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN8_Msk,0x1 << 8,0x0 << 8,0x0 << 8
GPIO_PE,GPIOPEPIN8DBENCheckbox,1,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN8_Msk,0x1 << 8,0x1 << 8,0x1 << 8
GPIO_PE,GPIOPEPIN8INTTYPERadio,GPIO_INTTYPE_EDGE,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE8_Msk,0x1 << 8,0x0 << 8,0x0 << 8
GPIO_PE,GPIOPEPIN8INTTYPERadio,GPIO_INTTYPE_LEVEL,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE8_Msk,0x1 << 8,0x1 << 8,0x1 << 8
GPIO_PE,GPIOPEPIN8FLIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN8_Msk,0x1 << 8,0x0 << 8,0x0 << 8
GPIO_PE,GPIOPEPIN8FLIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN8_Msk,0x1 << 8,0x1 << 8,0x1 << 8
GPIO_PE,GPIOPEPIN8RHIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN8_Msk,0x1 << 24,0x0 << 24,0x0 << 24
GPIO_PE,GPIOPEPIN8RHIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN8_Msk,0x1 << 24,0x1 << 24,0x1 << 24
GPIO_PE,GPIOPEPIN8SLEWRadio,GPIO_SLEWCTL_NORMAL,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN8_Msk,0x3 << 16,0x0 << 16,0x0 << 16
GPIO_PE,GPIOPEPIN8SLEWRadio,GPIO_SLEWCTL_HIGH,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN8_Msk,0x3 << 16,0x1 << 16,0x1 << 16
GPIO_PE,GPIOPEPIN8PUSELRadio,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL8_Msk,0x3 << 16,0x0 << 16,0x0 << 16
GPIO_PE,GPIOPEPIN8PUSELRadio,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL8_Msk,0x3 << 16,0x1 << 16,0x1 << 16
GPIO_PE,GPIOPEPIN8PUSELRadio,GPIO_PUSEL_PULL_DOWN,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL8_Msk,0x3 << 16,0x2 << 16,0x2 << 16
GPIO_PE,GPIOPEPIN8PUSELRadio2,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL8_Msk,0x3 << 16,0x0 << 16,0x0 << 16
GPIO_PE,GPIOPEPIN8PUSELRadio2,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL8_Msk,0x3 << 16,0x1 << 16,0x1 << 16
GPIO_PE,GPIOPEPIN9Checkbox,0
GPIO_PE,GPIOPEPIN9Checkbox,1
GPIO_PE,GPIOPEPIN9MODERadio,NUCODEGEN_GPIO_PE_MODE_INPUT,PE->MODE,0x40004100,GPIO_MODE_MODE9_Msk,0x3 << 18,0x0 << 18,0x0 << 18
GPIO_PE,GPIOPEPIN9MODERadio,NUCODEGEN_GPIO_PE_MODE_OUTPUT,PE->MODE,0x40004100,GPIO_MODE_MODE9_Msk,0x3 << 18,0x1 << 18,0x1 << 18
GPIO_PE,GPIOPEPIN9MODERadio,NUCODEGEN_GPIO_PE_MODE_OPEN_DRAIN,PE->MODE,0x40004100,GPIO_MODE_MODE9_Msk,0x3 << 18,0x2 << 18,0x2 << 18
GPIO_PE,GPIOPEPIN9MODERadio,NUCODEGEN_GPIO_PE_MODE_QUASI,PE->MODE,0x40004100,GPIO_MODE_MODE9_Msk,0x3 << 18,0x3 << 18,0x3 << 18
GPIO_PE,GPIOPEPIN9DINOFFCheckbox,0,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF9_Msk,0x1 << 25,0x0 << 25,0x0 << 25
GPIO_PE,GPIOPEPIN9DINOFFCheckbox,1,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF9_Msk,0x1 << 25,0x1 << 25,0x1 << 25
GPIO_PE,GPIOPEPIN9DOUTRadio,0,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT9_Msk,0x1 << 9,0x0 << 9,0x0 << 9
GPIO_PE,GPIOPEPIN9DOUTRadio,1,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT9_Msk,0x1 << 9,0x1 << 9,0x1 << 9
GPIO_PE,GPIOPEPIN9DATMSKCheckbox,0,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK9_Msk,0x1 << 9,0x0 << 9,0x0 << 9
GPIO_PE,GPIOPEPIN9DATMSKCheckbox,1,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK9_Msk,0x1 << 9,0x1 << 9,0x1 << 9
GPIO_PE,GPIOPEPIN9DBENCheckbox,0,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN9_Msk,0x1 << 9,0x0 << 9,0x0 << 9
GPIO_PE,GPIOPEPIN9DBENCheckbox,1,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN9_Msk,0x1 << 9,0x1 << 9,0x1 << 9
GPIO_PE,GPIOPEPIN9INTTYPERadio,GPIO_INTTYPE_EDGE,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE9_Msk,0x1 << 9,0x0 << 9,0x0 << 9
GPIO_PE,GPIOPEPIN9INTTYPERadio,GPIO_INTTYPE_LEVEL,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE9_Msk,0x1 << 9,0x1 << 9,0x1 << 9
GPIO_PE,GPIOPEPIN9FLIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN9_Msk,0x1 << 9,0x0 << 9,0x0 << 9
GPIO_PE,GPIOPEPIN9FLIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN9_Msk,0x1 << 9,0x1 << 9,0x1 << 9
GPIO_PE,GPIOPEPIN9RHIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN9_Msk,0x1 << 25,0x0 << 25,0x0 << 25
GPIO_PE,GPIOPEPIN9RHIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN9_Msk,0x1 << 25,0x1 << 25,0x1 << 25
GPIO_PE,GPIOPEPIN9SLEWRadio,GPIO_SLEWCTL_NORMAL,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN9_Msk,0x3 << 18,0x0 << 18,0x0 << 18
GPIO_PE,GPIOPEPIN9SLEWRadio,GPIO_SLEWCTL_HIGH,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN9_Msk,0x3 << 18,0x1 << 18,0x1 << 18
GPIO_PE,GPIOPEPIN9PUSELRadio,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL9_Msk,0x3 << 18,0x0 << 18,0x0 << 18
GPIO_PE,GPIOPEPIN9PUSELRadio,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL9_Msk,0x3 << 18,0x1 << 18,0x1 << 18
GPIO_PE,GPIOPEPIN9PUSELRadio,GPIO_PUSEL_PULL_DOWN,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL9_Msk,0x3 << 18,0x2 << 18,0x2 << 18
GPIO_PE,GPIOPEPIN9PUSELRadio2,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL9_Msk,0x3 << 18,0x0 << 18,0x0 << 18
GPIO_PE,GPIOPEPIN9PUSELRadio2,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL9_Msk,0x3 << 18,0x1 << 18,0x1 << 18
GPIO_PE,GPIOPEPIN10Checkbox,0
GPIO_PE,GPIOPEPIN10Checkbox,1
GPIO_PE,GPIOPEPIN10MODERadio,NUCODEGEN_GPIO_PE_MODE_INPUT,PE->MODE,0x40004100,GPIO_MODE_MODE10_Msk,0x3 << 20,0x0 << 20,0x0 << 20
GPIO_PE,GPIOPEPIN10MODERadio,NUCODEGEN_GPIO_PE_MODE_OUTPUT,PE->MODE,0x40004100,GPIO_MODE_MODE10_Msk,0x3 << 20,0x1 << 20,0x1 << 20
GPIO_PE,GPIOPEPIN10MODERadio,NUCODEGEN_GPIO_PE_MODE_OPEN_DRAIN,PE->MODE,0x40004100,GPIO_MODE_MODE10_Msk,0x3 << 20,0x2 << 20,0x2 << 20
GPIO_PE,GPIOPEPIN10MODERadio,NUCODEGEN_GPIO_PE_MODE_QUASI,PE->MODE,0x40004100,GPIO_MODE_MODE10_Msk,0x3 << 20,0x3 << 20,0x3 << 20
GPIO_PE,GPIOPEPIN10DINOFFCheckbox,0,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF10_Msk,0x1 << 26,0x0 << 26,0x0 << 26
GPIO_PE,GPIOPEPIN10DINOFFCheckbox,1,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF10_Msk,0x1 << 26,0x1 << 26,0x1 << 26
GPIO_PE,GPIOPEPIN10DOUTRadio,0,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT10_Msk,0x1 << 10,0x0 << 10,0x0 << 10
GPIO_PE,GPIOPEPIN10DOUTRadio,1,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT10_Msk,0x1 << 10,0x1 << 10,0x1 << 10
GPIO_PE,GPIOPEPIN10DATMSKCheckbox,0,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK10_Msk,0x1 << 10,0x0 << 10,0x0 << 10
GPIO_PE,GPIOPEPIN10DATMSKCheckbox,1,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK10_Msk,0x1 << 10,0x1 << 10,0x1 << 10
GPIO_PE,GPIOPEPIN10DBENCheckbox,0,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN10_Msk,0x1 << 10,0x0 << 10,0x0 << 10
GPIO_PE,GPIOPEPIN10DBENCheckbox,1,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN10_Msk,0x1 << 10,0x1 << 10,0x1 << 10
GPIO_PE,GPIOPEPIN10INTTYPERadio,GPIO_INTTYPE_EDGE,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE10_Msk,0x1 << 10,0x0 << 10,0x0 << 10
GPIO_PE,GPIOPEPIN10INTTYPERadio,GPIO_INTTYPE_LEVEL,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE10_Msk,0x1 << 10,0x1 << 10,0x1 << 10
GPIO_PE,GPIOPEPIN10FLIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN10_Msk,0x1 << 10,0x0 << 10,0x0 << 10
GPIO_PE,GPIOPEPIN10FLIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN10_Msk,0x1 << 10,0x1 << 10,0x1 << 10
GPIO_PE,GPIOPEPIN10RHIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN10_Msk,0x1 << 26,0x0 << 26,0x0 << 26
GPIO_PE,GPIOPEPIN10RHIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN10_Msk,0x1 << 26,0x1 << 26,0x1 << 26
GPIO_PE,GPIOPEPIN10SLEWRadio,GPIO_SLEWCTL_NORMAL,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN10_Msk,0x3 << 20,0x0 << 20,0x0 << 20
GPIO_PE,GPIOPEPIN10SLEWRadio,GPIO_SLEWCTL_HIGH,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN10_Msk,0x3 << 20,0x1 << 20,0x1 << 20
GPIO_PE,GPIOPEPIN10PUSELRadio,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL10_Msk,0x3 << 20,0x0 << 20,0x0 << 20
GPIO_PE,GPIOPEPIN10PUSELRadio,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL10_Msk,0x3 << 20,0x1 << 20,0x1 << 20
GPIO_PE,GPIOPEPIN10PUSELRadio,GPIO_PUSEL_PULL_DOWN,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL10_Msk,0x3 << 20,0x2 << 20,0x2 << 20
GPIO_PE,GPIOPEPIN10PUSELRadio2,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL10_Msk,0x3 << 20,0x0 << 20,0x0 << 20
GPIO_PE,GPIOPEPIN10PUSELRadio2,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL10_Msk,0x3 << 20,0x1 << 20,0x1 << 20
GPIO_PE,GPIOPEPIN11Checkbox,0
GPIO_PE,GPIOPEPIN11Checkbox,1
GPIO_PE,GPIOPEPIN11MODERadio,NUCODEGEN_GPIO_PE_MODE_INPUT,PE->MODE,0x40004100,GPIO_MODE_MODE11_Msk,0x3 << 22,0x0 << 22,0x0 << 22
GPIO_PE,GPIOPEPIN11MODERadio,NUCODEGEN_GPIO_PE_MODE_OUTPUT,PE->MODE,0x40004100,GPIO_MODE_MODE11_Msk,0x3 << 22,0x1 << 22,0x1 << 22
GPIO_PE,GPIOPEPIN11MODERadio,NUCODEGEN_GPIO_PE_MODE_OPEN_DRAIN,PE->MODE,0x40004100,GPIO_MODE_MODE11_Msk,0x3 << 22,0x2 << 22,0x2 << 22
GPIO_PE,GPIOPEPIN11MODERadio,NUCODEGEN_GPIO_PE_MODE_QUASI,PE->MODE,0x40004100,GPIO_MODE_MODE11_Msk,0x3 << 22,0x3 << 22,0x3 << 22
GPIO_PE,GPIOPEPIN11DINOFFCheckbox,0,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF11_Msk,0x1 << 27,0x0 << 27,0x0 << 27
GPIO_PE,GPIOPEPIN11DINOFFCheckbox,1,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF11_Msk,0x1 << 27,0x1 << 27,0x1 << 27
GPIO_PE,GPIOPEPIN11DOUTRadio,0,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT11_Msk,0x1 << 11,0x0 << 11,0x0 << 11
GPIO_PE,GPIOPEPIN11DOUTRadio,1,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT11_Msk,0x1 << 11,0x1 << 11,0x1 << 11
GPIO_PE,GPIOPEPIN11DATMSKCheckbox,0,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK11_Msk,0x1 << 11,0x0 << 11,0x0 << 11
GPIO_PE,GPIOPEPIN11DATMSKCheckbox,1,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK11_Msk,0x1 << 11,0x1 << 11,0x1 << 11
GPIO_PE,GPIOPEPIN11DBENCheckbox,0,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN11_Msk,0x1 << 11,0x0 << 11,0x0 << 11
GPIO_PE,GPIOPEPIN11DBENCheckbox,1,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN11_Msk,0x1 << 11,0x1 << 11,0x1 << 11
GPIO_PE,GPIOPEPIN11INTTYPERadio,GPIO_INTTYPE_EDGE,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE11_Msk,0x1 << 11,0x0 << 11,0x0 << 11
GPIO_PE,GPIOPEPIN11INTTYPERadio,GPIO_INTTYPE_LEVEL,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE11_Msk,0x1 << 11,0x1 << 11,0x1 << 11
GPIO_PE,GPIOPEPIN11FLIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN11_Msk,0x1 << 11,0x0 << 11,0x0 << 11
GPIO_PE,GPIOPEPIN11FLIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN11_Msk,0x1 << 11,0x1 << 11,0x1 << 11
GPIO_PE,GPIOPEPIN11RHIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN11_Msk,0x1 << 27,0x0 << 27,0x0 << 27
GPIO_PE,GPIOPEPIN11RHIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN11_Msk,0x1 << 27,0x1 << 27,0x1 << 27
GPIO_PE,GPIOPEPIN11SLEWRadio,GPIO_SLEWCTL_NORMAL,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN11_Msk,0x3 << 22,0x0 << 22,0x0 << 22
GPIO_PE,GPIOPEPIN11SLEWRadio,GPIO_SLEWCTL_HIGH,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN11_Msk,0x3 << 22,0x1 << 22,0x1 << 22
GPIO_PE,GPIOPEPIN11PUSELRadio,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL11_Msk,0x3 << 22,0x0 << 22,0x0 << 22
GPIO_PE,GPIOPEPIN11PUSELRadio,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL11_Msk,0x3 << 22,0x1 << 22,0x1 << 22
GPIO_PE,GPIOPEPIN11PUSELRadio,GPIO_PUSEL_PULL_DOWN,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL11_Msk,0x3 << 22,0x2 << 22,0x2 << 22
GPIO_PE,GPIOPEPIN11PUSELRadio2,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL11_Msk,0x3 << 22,0x0 << 22,0x0 << 22
GPIO_PE,GPIOPEPIN11PUSELRadio2,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL11_Msk,0x3 << 22,0x1 << 22,0x1 << 22
GPIO_PE,GPIOPEPIN12Checkbox,0
GPIO_PE,GPIOPEPIN12Checkbox,1
GPIO_PE,GPIOPEPIN12MODERadio,NUCODEGEN_GPIO_PE_MODE_INPUT,PE->MODE,0x40004100,GPIO_MODE_MODE12_Msk,0x3 << 24,0x0 << 24,0x0 << 24
GPIO_PE,GPIOPEPIN12MODERadio,NUCODEGEN_GPIO_PE_MODE_OUTPUT,PE->MODE,0x40004100,GPIO_MODE_MODE12_Msk,0x3 << 24,0x1 << 24,0x1 << 24
GPIO_PE,GPIOPEPIN12MODERadio,NUCODEGEN_GPIO_PE_MODE_OPEN_DRAIN,PE->MODE,0x40004100,GPIO_MODE_MODE12_Msk,0x3 << 24,0x2 << 24,0x2 << 24
GPIO_PE,GPIOPEPIN12MODERadio,NUCODEGEN_GPIO_PE_MODE_QUASI,PE->MODE,0x40004100,GPIO_MODE_MODE12_Msk,0x3 << 24,0x3 << 24,0x3 << 24
GPIO_PE,GPIOPEPIN12DINOFFCheckbox,0,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF12_Msk,0x1 << 28,0x0 << 28,0x0 << 28
GPIO_PE,GPIOPEPIN12DINOFFCheckbox,1,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF12_Msk,0x1 << 28,0x1 << 28,0x1 << 28
GPIO_PE,GPIOPEPIN12DOUTRadio,0,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT12_Msk,0x1 << 12,0x0 << 12,0x0 << 12
GPIO_PE,GPIOPEPIN12DOUTRadio,1,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT12_Msk,0x1 << 12,0x1 << 12,0x1 << 12
GPIO_PE,GPIOPEPIN12DATMSKCheckbox,0,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK12_Msk,0x1 << 12,0x0 << 12,0x0 << 12
GPIO_PE,GPIOPEPIN12DATMSKCheckbox,1,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK12_Msk,0x1 << 12,0x1 << 12,0x1 << 12
GPIO_PE,GPIOPEPIN12DBENCheckbox,0,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN12_Msk,0x1 << 12,0x0 << 12,0x0 << 12
GPIO_PE,GPIOPEPIN12DBENCheckbox,1,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN12_Msk,0x1 << 12,0x1 << 12,0x1 << 12
GPIO_PE,GPIOPEPIN12INTTYPERadio,GPIO_INTTYPE_EDGE,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE12_Msk,0x1 << 12,0x0 << 12,0x0 << 12
GPIO_PE,GPIOPEPIN12INTTYPERadio,GPIO_INTTYPE_LEVEL,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE12_Msk,0x1 << 12,0x1 << 12,0x1 << 12
GPIO_PE,GPIOPEPIN12FLIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN12_Msk,0x1 << 12,0x0 << 12,0x0 << 12
GPIO_PE,GPIOPEPIN12FLIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN12_Msk,0x1 << 12,0x1 << 12,0x1 << 12
GPIO_PE,GPIOPEPIN12RHIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN12_Msk,0x1 << 28,0x0 << 28,0x0 << 28
GPIO_PE,GPIOPEPIN12RHIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN12_Msk,0x1 << 28,0x1 << 28,0x1 << 28
GPIO_PE,GPIOPEPIN12SLEWRadio,GPIO_SLEWCTL_NORMAL,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN12_Msk,0x3 << 24,0x0 << 24,0x0 << 24
GPIO_PE,GPIOPEPIN12SLEWRadio,GPIO_SLEWCTL_HIGH,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN12_Msk,0x3 << 24,0x1 << 24,0x1 << 24
GPIO_PE,GPIOPEPIN12PUSELRadio,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL12_Msk,0x3 << 24,0x0 << 24,0x0 << 24
GPIO_PE,GPIOPEPIN12PUSELRadio,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL12_Msk,0x3 << 24,0x1 << 24,0x1 << 24
GPIO_PE,GPIOPEPIN12PUSELRadio,GPIO_PUSEL_PULL_DOWN,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL12_Msk,0x3 << 24,0x2 << 24,0x2 << 24
GPIO_PE,GPIOPEPIN12PUSELRadio2,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL12_Msk,0x3 << 24,0x0 << 24,0x0 << 24
GPIO_PE,GPIOPEPIN12PUSELRadio2,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL12_Msk,0x3 << 24,0x1 << 24,0x1 << 24
GPIO_PE,GPIOPEPIN13Checkbox,0
GPIO_PE,GPIOPEPIN13Checkbox,1
GPIO_PE,GPIOPEPIN13MODERadio,NUCODEGEN_GPIO_PE_MODE_INPUT,PE->MODE,0x40004100,GPIO_MODE_MODE13_Msk,0x3 << 26,0x0 << 26,0x0 << 26
GPIO_PE,GPIOPEPIN13MODERadio,NUCODEGEN_GPIO_PE_MODE_OUTPUT,PE->MODE,0x40004100,GPIO_MODE_MODE13_Msk,0x3 << 26,0x1 << 26,0x1 << 26
GPIO_PE,GPIOPEPIN13MODERadio,NUCODEGEN_GPIO_PE_MODE_OPEN_DRAIN,PE->MODE,0x40004100,GPIO_MODE_MODE13_Msk,0x3 << 26,0x2 << 26,0x2 << 26
GPIO_PE,GPIOPEPIN13MODERadio,NUCODEGEN_GPIO_PE_MODE_QUASI,PE->MODE,0x40004100,GPIO_MODE_MODE13_Msk,0x3 << 26,0x3 << 26,0x3 << 26
GPIO_PE,GPIOPEPIN13DINOFFCheckbox,0,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF13_Msk,0x1 << 29,0x0 << 29,0x0 << 29
GPIO_PE,GPIOPEPIN13DINOFFCheckbox,1,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF13_Msk,0x1 << 29,0x1 << 29,0x1 << 29
GPIO_PE,GPIOPEPIN13DOUTRadio,0,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT13_Msk,0x1 << 13,0x0 << 13,0x0 << 13
GPIO_PE,GPIOPEPIN13DOUTRadio,1,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT13_Msk,0x1 << 13,0x1 << 13,0x1 << 13
GPIO_PE,GPIOPEPIN13DATMSKCheckbox,0,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK13_Msk,0x1 << 13,0x0 << 13,0x0 << 13
GPIO_PE,GPIOPEPIN13DATMSKCheckbox,1,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK13_Msk,0x1 << 13,0x1 << 13,0x1 << 13
GPIO_PE,GPIOPEPIN13DBENCheckbox,0,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN13_Msk,0x1 << 13,0x0 << 13,0x0 << 13
GPIO_PE,GPIOPEPIN13DBENCheckbox,1,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN13_Msk,0x1 << 13,0x1 << 13,0x1 << 13
GPIO_PE,GPIOPEPIN13INTTYPERadio,GPIO_INTTYPE_EDGE,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE13_Msk,0x1 << 13,0x0 << 13,0x0 << 13
GPIO_PE,GPIOPEPIN13INTTYPERadio,GPIO_INTTYPE_LEVEL,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE13_Msk,0x1 << 13,0x1 << 13,0x1 << 13
GPIO_PE,GPIOPEPIN13FLIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN13_Msk,0x1 << 13,0x0 << 13,0x0 << 13
GPIO_PE,GPIOPEPIN13FLIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN13_Msk,0x1 << 13,0x1 << 13,0x1 << 13
GPIO_PE,GPIOPEPIN13RHIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN13_Msk,0x1 << 29,0x0 << 29,0x0 << 29
GPIO_PE,GPIOPEPIN13RHIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN13_Msk,0x1 << 29,0x1 << 29,0x1 << 29
GPIO_PE,GPIOPEPIN13SLEWRadio,GPIO_SLEWCTL_NORMAL,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN13_Msk,0x3 << 26,0x0 << 26,0x0 << 26
GPIO_PE,GPIOPEPIN13SLEWRadio,GPIO_SLEWCTL_HIGH,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN13_Msk,0x3 << 26,0x1 << 26,0x1 << 26
GPIO_PE,GPIOPEPIN13PUSELRadio,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL13_Msk,0x3 << 26,0x0 << 26,0x0 << 26
GPIO_PE,GPIOPEPIN13PUSELRadio,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL13_Msk,0x3 << 26,0x1 << 26,0x1 << 26
GPIO_PE,GPIOPEPIN13PUSELRadio,GPIO_PUSEL_PULL_DOWN,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL13_Msk,0x3 << 26,0x2 << 26,0x2 << 26
GPIO_PE,GPIOPEPIN13PUSELRadio2,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL13_Msk,0x3 << 26,0x0 << 26,0x0 << 26
GPIO_PE,GPIOPEPIN13PUSELRadio2,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL13_Msk,0x3 << 26,0x1 << 26,0x1 << 26
GPIO_PE,GPIOPEPIN14Checkbox,0
GPIO_PE,GPIOPEPIN14Checkbox,1
GPIO_PE,GPIOPEPIN14MODERadio,NUCODEGEN_GPIO_PE_MODE_INPUT,PE->MODE,0x40004100,GPIO_MODE_MODE14_Msk,0x3 << 28,0x0 << 28,0x0 << 28
GPIO_PE,GPIOPEPIN14MODERadio,NUCODEGEN_GPIO_PE_MODE_OUTPUT,PE->MODE,0x40004100,GPIO_MODE_MODE14_Msk,0x3 << 28,0x1 << 28,0x1 << 28
GPIO_PE,GPIOPEPIN14MODERadio,NUCODEGEN_GPIO_PE_MODE_OPEN_DRAIN,PE->MODE,0x40004100,GPIO_MODE_MODE14_Msk,0x3 << 28,0x2 << 28,0x2 << 28
GPIO_PE,GPIOPEPIN14MODERadio,NUCODEGEN_GPIO_PE_MODE_QUASI,PE->MODE,0x40004100,GPIO_MODE_MODE14_Msk,0x3 << 28,0x3 << 28,0x3 << 28
GPIO_PE,GPIOPEPIN14DINOFFCheckbox,0,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF14_Msk,0x1 << 30,0x0 << 30,0x0 << 30
GPIO_PE,GPIOPEPIN14DINOFFCheckbox,1,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF14_Msk,0x1 << 30,0x1 << 30,0x1 << 30
GPIO_PE,GPIOPEPIN14DOUTRadio,0,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT14_Msk,0x1 << 14,0x0 << 14,0x0 << 14
GPIO_PE,GPIOPEPIN14DOUTRadio,1,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT14_Msk,0x1 << 14,0x1 << 14,0x1 << 14
GPIO_PE,GPIOPEPIN14DATMSKCheckbox,0,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK14_Msk,0x1 << 14,0x0 << 14,0x0 << 14
GPIO_PE,GPIOPEPIN14DATMSKCheckbox,1,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK14_Msk,0x1 << 14,0x1 << 14,0x1 << 14
GPIO_PE,GPIOPEPIN14DBENCheckbox,0,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN14_Msk,0x1 << 14,0x0 << 14,0x0 << 14
GPIO_PE,GPIOPEPIN14DBENCheckbox,1,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN14_Msk,0x1 << 14,0x1 << 14,0x1 << 14
GPIO_PE,GPIOPEPIN14INTTYPERadio,GPIO_INTTYPE_EDGE,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE14_Msk,0x1 << 14,0x0 << 14,0x0 << 14
GPIO_PE,GPIOPEPIN14INTTYPERadio,GPIO_INTTYPE_LEVEL,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE14_Msk,0x1 << 14,0x1 << 14,0x1 << 14
GPIO_PE,GPIOPEPIN14FLIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN14_Msk,0x1 << 14,0x0 << 14,0x0 << 14
GPIO_PE,GPIOPEPIN14FLIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN14_Msk,0x1 << 14,0x1 << 14,0x1 << 14
GPIO_PE,GPIOPEPIN14RHIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN14_Msk,0x1 << 30,0x0 << 30,0x0 << 30
GPIO_PE,GPIOPEPIN14RHIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN14_Msk,0x1 << 30,0x1 << 30,0x1 << 30
GPIO_PE,GPIOPEPIN14SLEWRadio,GPIO_SLEWCTL_NORMAL,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN14_Msk,0x3 << 28,0x0 << 28,0x0 << 28
GPIO_PE,GPIOPEPIN14SLEWRadio,GPIO_SLEWCTL_HIGH,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN14_Msk,0x3 << 28,0x1 << 28,0x1 << 28
GPIO_PE,GPIOPEPIN14PUSELRadio,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL14_Msk,0x3 << 28,0x0 << 28,0x0 << 28
GPIO_PE,GPIOPEPIN14PUSELRadio,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL14_Msk,0x3 << 28,0x1 << 28,0x1 << 28
GPIO_PE,GPIOPEPIN14PUSELRadio,GPIO_PUSEL_PULL_DOWN,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL14_Msk,0x3 << 28,0x2 << 28,0x2 << 28
GPIO_PE,GPIOPEPIN14PUSELRadio2,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL14_Msk,0x3 << 28,0x0 << 28,0x0 << 28
GPIO_PE,GPIOPEPIN14PUSELRadio2,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL14_Msk,0x3 << 28,0x1 << 28,0x1 << 28
GPIO_PE,GPIOPEPIN15Checkbox,0
GPIO_PE,GPIOPEPIN15Checkbox,1
GPIO_PE,GPIOPEPIN15MODERadio,NUCODEGEN_GPIO_PE_MODE_INPUT,PE->MODE,0x40004100,GPIO_MODE_MODE15_Msk,0x3 << 30,0x0 << 30,0x0 << 30
GPIO_PE,GPIOPEPIN15MODERadio,NUCODEGEN_GPIO_PE_MODE_OUTPUT,PE->MODE,0x40004100,GPIO_MODE_MODE15_Msk,0x3 << 30,0x1 << 30,0x1 << 30
GPIO_PE,GPIOPEPIN15MODERadio,NUCODEGEN_GPIO_PE_MODE_OPEN_DRAIN,PE->MODE,0x40004100,GPIO_MODE_MODE15_Msk,0x3 << 30,0x2 << 30,0x2 << 30
GPIO_PE,GPIOPEPIN15MODERadio,NUCODEGEN_GPIO_PE_MODE_QUASI,PE->MODE,0x40004100,GPIO_MODE_MODE15_Msk,0x3 << 30,0x3 << 30,0x3 << 30
GPIO_PE,GPIOPEPIN15DINOFFCheckbox,0,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF15_Msk,0x1 << 31,0x0 << 31,0x0 << 31
GPIO_PE,GPIOPEPIN15DINOFFCheckbox,1,PE->DINOFF,0x40004100+0x04,GPIO_DINOFF_DINOFF15_Msk,0x1 << 31,0x1 << 31,0x1 << 31
GPIO_PE,GPIOPEPIN15DOUTRadio,0,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT15_Msk,0x1 << 15,0x0 << 15,0x0 << 15
GPIO_PE,GPIOPEPIN15DOUTRadio,1,PE->DOUT,0x40004100+0x08,GPIO_DOUT_DOUT15_Msk,0x1 << 15,0x1 << 15,0x1 << 15
GPIO_PE,GPIOPEPIN15DATMSKCheckbox,0,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK15_Msk,0x1 << 15,0x0 << 15,0x0 << 15
GPIO_PE,GPIOPEPIN15DATMSKCheckbox,1,PE->DATMSK,0x40004100+0x0C,GPIO_DATMSK_DATMSK15_Msk,0x1 << 15,0x1 << 15,0x1 << 15
GPIO_PE,GPIOPEPIN15DBENCheckbox,0,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN15_Msk,0x1 << 15,0x0 << 15,0x0 << 15
GPIO_PE,GPIOPEPIN15DBENCheckbox,1,PE->DBEN,0x40004100+0x14,GPIO_DBEN_DBEN15_Msk,0x1 << 15,0x1 << 15,0x1 << 15
GPIO_PE,GPIOPEPIN15INTTYPERadio,GPIO_INTTYPE_EDGE,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE15_Msk,0x1 << 15,0x0 << 15,0x0 << 15
GPIO_PE,GPIOPEPIN15INTTYPERadio,GPIO_INTTYPE_LEVEL,PE->INTTYPE,0x40004100+0x18,GPIO_INTTYPE_TYPE15_Msk,0x1 << 15,0x1 << 15,0x1 << 15
GPIO_PE,GPIOPEPIN15FLIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN15_Msk,0x1 << 15,0x0 << 15,0x0 << 15
GPIO_PE,GPIOPEPIN15FLIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_FLIEN15_Msk,0x1 << 15,0x1 << 15,0x1 << 15
GPIO_PE,GPIOPEPIN15RHIENCheckbox,0,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN15_Msk,0x1 << 31,0x0 << 31,0x0 << 31
GPIO_PE,GPIOPEPIN15RHIENCheckbox,1,PE->INTEN,0x40004100+0x1C,GPIO_INTEN_RHIEN15_Msk,0x1 << 31,0x1 << 31,0x1 << 31
GPIO_PE,GPIOPEPIN15SLEWRadio,GPIO_SLEWCTL_NORMAL,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN15_Msk,0x3 << 30,0x0 << 30,0x0 << 30
GPIO_PE,GPIOPEPIN15SLEWRadio,GPIO_SLEWCTL_HIGH,PE->SLEWCTL,0x40004100+0x28,GPIO_SLEWCTL_HSREN15_Msk,0x3 << 30,0x1 << 30,0x1 << 30
GPIO_PE,GPIOPEPIN15PUSELRadio,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL15_Msk,0x3 << 30,0x0 << 30,0x0 << 30
GPIO_PE,GPIOPEPIN15PUSELRadio,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL15_Msk,0x3 << 30,0x1 << 30,0x1 << 30
GPIO_PE,GPIOPEPIN15PUSELRadio,GPIO_PUSEL_PULL_DOWN,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL15_Msk,0x3 << 30,0x2 << 30,0x2 << 30
GPIO_PE,GPIOPEPIN15PUSELRadio2,GPIO_PUSEL_DISABLE,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL15_Msk,0x3 << 30,0x0 << 30,0x0 << 30
GPIO_PE,GPIOPEPIN15PUSELRadio2,GPIO_PUSEL_PULL_UP,PE->PUSEL,0x40004100+0x30,GPIO_PUSEL_PUSEL15_Msk,0x3 << 30,0x1 << 30,0x1 << 30
GPIO_PE,GPIOPECLRDBICLKONCheckboxBoolean,false,GPIO->DBCTL,0x40004440,GPIO_DBCTL_ICLKONE_Msk,0x1 << 20,0x1 << 20,0x1 << 20
GPIO_PE,GPIOPECLRDBICLKONCheckboxBoolean,true,GPIO->DBCTL,0x40004440,GPIO_DBCTL_ICLKONE_Msk,0x1 << 20,0x0 << 20,0x0 << 20
GPIO_PE,GPIOPEINTCheckboxBoolean,false
GPIO_PE,GPIOPEINTCheckboxBoolean,true
GPIO_PF,GPIOPFPIN0Checkbox,0
GPIO_PF,GPIOPFPIN0Checkbox,1
GPIO_PF,GPIOPFPIN0MODERadio,NUCODEGEN_GPIO_PF_MODE_INPUT,PF->MODE,0x40004140,GPIO_MODE_MODE0_Msk,0x3,NUCODEGEN_GPIO_PF_MODE_INPUT,0x0
GPIO_PF,GPIOPFPIN0MODERadio,NUCODEGEN_GPIO_PF_MODE_OUTPUT,PF->MODE,0x40004140,GPIO_MODE_MODE0_Msk,0x3,NUCODEGEN_GPIO_PF_MODE_OUTPUT,0x1
GPIO_PF,GPIOPFPIN0MODERadio,NUCODEGEN_GPIO_PF_MODE_OPEN_DRAIN,PF->MODE,0x40004140,GPIO_MODE_MODE0_Msk,0x3,NUCODEGEN_GPIO_PF_MODE_OPEN_DRAIN,0x2
GPIO_PF,GPIOPFPIN0MODERadio,NUCODEGEN_GPIO_PF_MODE_QUASI,PF->MODE,0x40004140,GPIO_MODE_MODE0_Msk,0x3,NUCODEGEN_GPIO_PF_MODE_QUASI,0x3
GPIO_PF,GPIOPFPIN0DINOFFCheckbox,0,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF0_Msk,0x1 << 16,0x0 << 16,0x0 << 16
GPIO_PF,GPIOPFPIN0DINOFFCheckbox,1,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF0_Msk,0x1 << 16,GPIO_DINOFF_DINOFF0_Msk,0x1 << 16
GPIO_PF,GPIOPFPIN0DOUTRadio,0,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT0_Msk,0x1,0x0,0x0
GPIO_PF,GPIOPFPIN0DOUTRadio,1,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT0_Msk,0x1,GPIO_DOUT_DOUT0_Msk,0x1
GPIO_PF,GPIOPFPIN0DATMSKCheckbox,0,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK0_Msk,0x1,0x0,0x0
GPIO_PF,GPIOPFPIN0DATMSKCheckbox,1,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK0_Msk,0x1,GPIO_DATMSK_DATMSK0_Msk,0x1
GPIO_PF,GPIOPFPIN0DBENCheckbox,0,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN0_Msk,0x1,0x0,0x0
GPIO_PF,GPIOPFPIN0DBENCheckbox,1,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN0_Msk,0x1,GPIO_DBEN_DBEN0_Msk,0x1
GPIO_PF,GPIOPFPIN0INTTYPERadio,GPIO_INTTYPE_EDGE,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE0_Msk,0x1,GPIO_INTTYPE_EDGE,0x0
GPIO_PF,GPIOPFPIN0INTTYPERadio,GPIO_INTTYPE_LEVEL,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE0_Msk,0x1,GPIO_INTTYPE_LEVEL,0x1
GPIO_PF,GPIOPFPIN0FLIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN0_Msk,0x1,0x0,0x0
GPIO_PF,GPIOPFPIN0FLIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN0_Msk,0x1,GPIO_INTEN_FLIEN0_Msk,0x1
GPIO_PF,GPIOPFPIN0RHIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN0_Msk,0x1 << 16,0x0 << 16,0x0 << 16
GPIO_PF,GPIOPFPIN0RHIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN0_Msk,0x1 << 16,GPIO_INTEN_RHIEN0_Msk,0x1 << 16
GPIO_PF,GPIOPFPIN0SLEWRadio,GPIO_SLEWCTL_NORMAL,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN0_Msk,0x3,GPIO_SLEWCTL_NORMAL,0x0
GPIO_PF,GPIOPFPIN0SLEWRadio,GPIO_SLEWCTL_HIGH,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN0_Msk,0x3,GPIO_SLEWCTL_HIGH,0x1
GPIO_PF,GPIOPFPIN0PUSELRadio,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL0_Msk,0x3,GPIO_PUSEL_DISABLE,0x0
GPIO_PF,GPIOPFPIN0PUSELRadio,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL0_Msk,0x3,GPIO_PUSEL_PULL_UP,0x1
GPIO_PF,GPIOPFPIN0PUSELRadio,GPIO_PUSEL_PULL_DOWN,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL0_Msk,0x3,GPIO_PUSEL_PULL_DOWN,0x2
GPIO_PF,GPIOPFPIN0PUSELRadio2,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL0_Msk,0x3,GPIO_PUSEL_DISABLE,0x0
GPIO_PF,GPIOPFPIN0PUSELRadio2,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL0_Msk,0x3,GPIO_PUSEL_PULL_UP,0x1
GPIO_PF,GPIOPFPIN1Checkbox,0
GPIO_PF,GPIOPFPIN1Checkbox,1
GPIO_PF,GPIOPFPIN1MODERadio,NUCODEGEN_GPIO_PF_MODE_INPUT,PF->MODE,0x40004140,GPIO_MODE_MODE1_Msk,0x3 << 2,0x0 << 2,0x0 << 2
GPIO_PF,GPIOPFPIN1MODERadio,NUCODEGEN_GPIO_PF_MODE_OUTPUT,PF->MODE,0x40004140,GPIO_MODE_MODE1_Msk,0x3 << 2,0x1 << 2,0x1 << 2
GPIO_PF,GPIOPFPIN1MODERadio,NUCODEGEN_GPIO_PF_MODE_OPEN_DRAIN,PF->MODE,0x40004140,GPIO_MODE_MODE1_Msk,0x3 << 2,0x2 << 2,0x2 << 2
GPIO_PF,GPIOPFPIN1MODERadio,NUCODEGEN_GPIO_PF_MODE_QUASI,PF->MODE,0x40004140,GPIO_MODE_MODE1_Msk,0x3 << 2,0x3 << 2,0x3 << 2
GPIO_PF,GPIOPFPIN1DINOFFCheckbox,0,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF1_Msk,0x1 << 17,0x0 << 17,0x0 << 17
GPIO_PF,GPIOPFPIN1DINOFFCheckbox,1,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF1_Msk,0x1 << 17,0x1 << 17,0x1 << 17
GPIO_PF,GPIOPFPIN1DOUTRadio,0,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT1_Msk,0x1 << 1,0x0 << 1,0x0 << 1
GPIO_PF,GPIOPFPIN1DOUTRadio,1,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT1_Msk,0x1 << 1,0x1 << 1,0x1 << 1
GPIO_PF,GPIOPFPIN1DATMSKCheckbox,0,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK1_Msk,0x1 << 1,0x0 << 1,0x0 << 1
GPIO_PF,GPIOPFPIN1DATMSKCheckbox,1,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK1_Msk,0x1 << 1,0x1 << 1,0x1 << 1
GPIO_PF,GPIOPFPIN1DBENCheckbox,0,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN1_Msk,0x1 << 1,0x0 << 1,0x0 << 1
GPIO_PF,GPIOPFPIN1DBENCheckbox,1,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN1_Msk,0x1 << 1,0x1 << 1,0x1 << 1
GPIO_PF,GPIOPFPIN1INTTYPERadio,GPIO_INTTYPE_EDGE,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE1_Msk,0x1 << 1,0x0 << 1,0x0 << 1
GPIO_PF,GPIOPFPIN1INTTYPERadio,GPIO_INTTYPE_LEVEL,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE1_Msk,0x1 << 1,0x1 << 1,0x1 << 1
GPIO_PF,GPIOPFPIN1FLIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN1_Msk,0x1 << 1,0x0 << 1,0x0 << 1
GPIO_PF,GPIOPFPIN1FLIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN1_Msk,0x1 << 1,0x1 << 1,0x1 << 1
GPIO_PF,GPIOPFPIN1RHIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN1_Msk,0x1 << 17,0x0 << 17,0x0 << 17
GPIO_PF,GPIOPFPIN1RHIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN1_Msk,0x1 << 17,0x1 << 17,0x1 << 17
GPIO_PF,GPIOPFPIN1SLEWRadio,GPIO_SLEWCTL_NORMAL,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN1_Msk,0x3 << 2,0x0 << 2,0x0 << 2
GPIO_PF,GPIOPFPIN1SLEWRadio,GPIO_SLEWCTL_HIGH,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN1_Msk,0x3 << 2,0x1 << 2,0x1 << 2
GPIO_PF,GPIOPFPIN1PUSELRadio,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL1_Msk,0x3 << 2,0x0 << 2,0x0 << 2
GPIO_PF,GPIOPFPIN1PUSELRadio,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL1_Msk,0x3 << 2,0x1 << 2,0x1 << 2
GPIO_PF,GPIOPFPIN1PUSELRadio,GPIO_PUSEL_PULL_DOWN,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL1_Msk,0x3 << 2,0x2 << 2,0x2 << 2
GPIO_PF,GPIOPFPIN1PUSELRadio2,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL1_Msk,0x3 << 2,0x0 << 2,0x0 << 2
GPIO_PF,GPIOPFPIN1PUSELRadio2,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL1_Msk,0x3 << 2,0x1 << 2,0x1 << 2
GPIO_PF,GPIOPFPIN2Checkbox,0
GPIO_PF,GPIOPFPIN2Checkbox,1
GPIO_PF,GPIOPFPIN2MODERadio,NUCODEGEN_GPIO_PF_MODE_INPUT,PF->MODE,0x40004140,GPIO_MODE_MODE2_Msk,0x3 << 4,0x0 << 4,0x0 << 4
GPIO_PF,GPIOPFPIN2MODERadio,NUCODEGEN_GPIO_PF_MODE_OUTPUT,PF->MODE,0x40004140,GPIO_MODE_MODE2_Msk,0x3 << 4,0x1 << 4,0x1 << 4
GPIO_PF,GPIOPFPIN2MODERadio,NUCODEGEN_GPIO_PF_MODE_OPEN_DRAIN,PF->MODE,0x40004140,GPIO_MODE_MODE2_Msk,0x3 << 4,0x2 << 4,0x2 << 4
GPIO_PF,GPIOPFPIN2MODERadio,NUCODEGEN_GPIO_PF_MODE_QUASI,PF->MODE,0x40004140,GPIO_MODE_MODE2_Msk,0x3 << 4,0x3 << 4,0x3 << 4
GPIO_PF,GPIOPFPIN2DINOFFCheckbox,0,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF2_Msk,0x1 << 18,0x0 << 18,0x0 << 18
GPIO_PF,GPIOPFPIN2DINOFFCheckbox,1,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF2_Msk,0x1 << 18,0x1 << 18,0x1 << 18
GPIO_PF,GPIOPFPIN2DOUTRadio,0,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT2_Msk,0x1 << 2,0x0 << 2,0x0 << 2
GPIO_PF,GPIOPFPIN2DOUTRadio,1,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT2_Msk,0x1 << 2,0x1 << 2,0x1 << 2
GPIO_PF,GPIOPFPIN2DATMSKCheckbox,0,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK2_Msk,0x1 << 2,0x0 << 2,0x0 << 2
GPIO_PF,GPIOPFPIN2DATMSKCheckbox,1,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK2_Msk,0x1 << 2,0x1 << 2,0x1 << 2
GPIO_PF,GPIOPFPIN2DBENCheckbox,0,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN2_Msk,0x1 << 2,0x0 << 2,0x0 << 2
GPIO_PF,GPIOPFPIN2DBENCheckbox,1,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN2_Msk,0x1 << 2,0x1 << 2,0x1 << 2
GPIO_PF,GPIOPFPIN2INTTYPERadio,GPIO_INTTYPE_EDGE,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE2_Msk,0x1 << 2,0x0 << 2,0x0 << 2
GPIO_PF,GPIOPFPIN2INTTYPERadio,GPIO_INTTYPE_LEVEL,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE2_Msk,0x1 << 2,0x1 << 2,0x1 << 2
GPIO_PF,GPIOPFPIN2FLIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN2_Msk,0x1 << 2,0x0 << 2,0x0 << 2
GPIO_PF,GPIOPFPIN2FLIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN2_Msk,0x1 << 2,0x1 << 2,0x1 << 2
GPIO_PF,GPIOPFPIN2RHIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN2_Msk,0x1 << 18,0x0 << 18,0x0 << 18
GPIO_PF,GPIOPFPIN2RHIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN2_Msk,0x1 << 18,0x1 << 18,0x1 << 18
GPIO_PF,GPIOPFPIN2SLEWRadio,GPIO_SLEWCTL_NORMAL,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN2_Msk,0x3 << 4,0x0 << 4,0x0 << 4
GPIO_PF,GPIOPFPIN2SLEWRadio,GPIO_SLEWCTL_HIGH,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN2_Msk,0x3 << 4,0x1 << 4,0x1 << 4
GPIO_PF,GPIOPFPIN2PUSELRadio,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL2_Msk,0x3 << 4,0x0 << 4,0x0 << 4
GPIO_PF,GPIOPFPIN2PUSELRadio,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL2_Msk,0x3 << 4,0x1 << 4,0x1 << 4
GPIO_PF,GPIOPFPIN2PUSELRadio,GPIO_PUSEL_PULL_DOWN,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL2_Msk,0x3 << 4,0x2 << 4,0x2 << 4
GPIO_PF,GPIOPFPIN2PUSELRadio2,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL2_Msk,0x3 << 4,0x0 << 4,0x0 << 4
GPIO_PF,GPIOPFPIN2PUSELRadio2,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL2_Msk,0x3 << 4,0x1 << 4,0x1 << 4
GPIO_PF,GPIOPFPIN3Checkbox,0
GPIO_PF,GPIOPFPIN3Checkbox,1
GPIO_PF,GPIOPFPIN3MODERadio,NUCODEGEN_GPIO_PF_MODE_INPUT,PF->MODE,0x40004140,GPIO_MODE_MODE3_Msk,0x3 << 6,0x0 << 6,0x0 << 6
GPIO_PF,GPIOPFPIN3MODERadio,NUCODEGEN_GPIO_PF_MODE_OUTPUT,PF->MODE,0x40004140,GPIO_MODE_MODE3_Msk,0x3 << 6,0x1 << 6,0x1 << 6
GPIO_PF,GPIOPFPIN3MODERadio,NUCODEGEN_GPIO_PF_MODE_OPEN_DRAIN,PF->MODE,0x40004140,GPIO_MODE_MODE3_Msk,0x3 << 6,0x2 << 6,0x2 << 6
GPIO_PF,GPIOPFPIN3MODERadio,NUCODEGEN_GPIO_PF_MODE_QUASI,PF->MODE,0x40004140,GPIO_MODE_MODE3_Msk,0x3 << 6,0x3 << 6,0x3 << 6
GPIO_PF,GPIOPFPIN3DINOFFCheckbox,0,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF3_Msk,0x1 << 19,0x0 << 19,0x0 << 19
GPIO_PF,GPIOPFPIN3DINOFFCheckbox,1,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF3_Msk,0x1 << 19,0x1 << 19,0x1 << 19
GPIO_PF,GPIOPFPIN3DOUTRadio,0,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT3_Msk,0x1 << 3,0x0 << 3,0x0 << 3
GPIO_PF,GPIOPFPIN3DOUTRadio,1,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT3_Msk,0x1 << 3,0x1 << 3,0x1 << 3
GPIO_PF,GPIOPFPIN3DATMSKCheckbox,0,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK3_Msk,0x1 << 3,0x0 << 3,0x0 << 3
GPIO_PF,GPIOPFPIN3DATMSKCheckbox,1,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK3_Msk,0x1 << 3,0x1 << 3,0x1 << 3
GPIO_PF,GPIOPFPIN3DBENCheckbox,0,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN3_Msk,0x1 << 3,0x0 << 3,0x0 << 3
GPIO_PF,GPIOPFPIN3DBENCheckbox,1,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN3_Msk,0x1 << 3,0x1 << 3,0x1 << 3
GPIO_PF,GPIOPFPIN3INTTYPERadio,GPIO_INTTYPE_EDGE,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE3_Msk,0x1 << 3,0x0 << 3,0x0 << 3
GPIO_PF,GPIOPFPIN3INTTYPERadio,GPIO_INTTYPE_LEVEL,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE3_Msk,0x1 << 3,0x1 << 3,0x1 << 3
GPIO_PF,GPIOPFPIN3FLIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN3_Msk,0x1 << 3,0x0 << 3,0x0 << 3
GPIO_PF,GPIOPFPIN3FLIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN3_Msk,0x1 << 3,0x1 << 3,0x1 << 3
GPIO_PF,GPIOPFPIN3RHIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN3_Msk,0x1 << 19,0x0 << 19,0x0 << 19
GPIO_PF,GPIOPFPIN3RHIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN3_Msk,0x1 << 19,0x1 << 19,0x1 << 19
GPIO_PF,GPIOPFPIN3SLEWRadio,GPIO_SLEWCTL_NORMAL,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN3_Msk,0x3 << 6,0x0 << 6,0x0 << 6
GPIO_PF,GPIOPFPIN3SLEWRadio,GPIO_SLEWCTL_HIGH,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN3_Msk,0x3 << 6,0x1 << 6,0x1 << 6
GPIO_PF,GPIOPFPIN3PUSELRadio,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL3_Msk,0x3 << 6,0x0 << 6,0x0 << 6
GPIO_PF,GPIOPFPIN3PUSELRadio,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL3_Msk,0x3 << 6,0x1 << 6,0x1 << 6
GPIO_PF,GPIOPFPIN3PUSELRadio,GPIO_PUSEL_PULL_DOWN,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL3_Msk,0x3 << 6,0x2 << 6,0x2 << 6
GPIO_PF,GPIOPFPIN3PUSELRadio2,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL3_Msk,0x3 << 6,0x0 << 6,0x0 << 6
GPIO_PF,GPIOPFPIN3PUSELRadio2,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL3_Msk,0x3 << 6,0x1 << 6,0x1 << 6
GPIO_PF,GPIOPFPIN4Checkbox,0
GPIO_PF,GPIOPFPIN4Checkbox,1
GPIO_PF,GPIOPFPIN4MODERadio,NUCODEGEN_GPIO_PF_MODE_INPUT,PF->MODE,0x40004140,GPIO_MODE_MODE4_Msk,0x3 << 8,0x0 << 8,0x0 << 8
GPIO_PF,GPIOPFPIN4MODERadio,NUCODEGEN_GPIO_PF_MODE_OUTPUT,PF->MODE,0x40004140,GPIO_MODE_MODE4_Msk,0x3 << 8,0x1 << 8,0x1 << 8
GPIO_PF,GPIOPFPIN4MODERadio,NUCODEGEN_GPIO_PF_MODE_OPEN_DRAIN,PF->MODE,0x40004140,GPIO_MODE_MODE4_Msk,0x3 << 8,0x2 << 8,0x2 << 8
GPIO_PF,GPIOPFPIN4MODERadio,NUCODEGEN_GPIO_PF_MODE_QUASI,PF->MODE,0x40004140,GPIO_MODE_MODE4_Msk,0x3 << 8,0x3 << 8,0x3 << 8
GPIO_PF,GPIOPFPIN4DINOFFCheckbox,0,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF4_Msk,0x1 << 20,0x0 << 20,0x0 << 20
GPIO_PF,GPIOPFPIN4DINOFFCheckbox,1,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF4_Msk,0x1 << 20,0x1 << 20,0x1 << 20
GPIO_PF,GPIOPFPIN4DOUTRadio,0,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT4_Msk,0x1 << 4,0x0 << 4,0x0 << 4
GPIO_PF,GPIOPFPIN4DOUTRadio,1,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT4_Msk,0x1 << 4,0x1 << 4,0x1 << 4
GPIO_PF,GPIOPFPIN4DATMSKCheckbox,0,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK4_Msk,0x1 << 4,0x0 << 4,0x0 << 4
GPIO_PF,GPIOPFPIN4DATMSKCheckbox,1,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK4_Msk,0x1 << 4,0x1 << 4,0x1 << 4
GPIO_PF,GPIOPFPIN4DBENCheckbox,0,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN4_Msk,0x1 << 4,0x0 << 4,0x0 << 4
GPIO_PF,GPIOPFPIN4DBENCheckbox,1,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN4_Msk,0x1 << 4,0x1 << 4,0x1 << 4
GPIO_PF,GPIOPFPIN4INTTYPERadio,GPIO_INTTYPE_EDGE,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE4_Msk,0x1 << 4,0x0 << 4,0x0 << 4
GPIO_PF,GPIOPFPIN4INTTYPERadio,GPIO_INTTYPE_LEVEL,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE4_Msk,0x1 << 4,0x1 << 4,0x1 << 4
GPIO_PF,GPIOPFPIN4FLIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN4_Msk,0x1 << 4,0x0 << 4,0x0 << 4
GPIO_PF,GPIOPFPIN4FLIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN4_Msk,0x1 << 4,0x1 << 4,0x1 << 4
GPIO_PF,GPIOPFPIN4RHIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN4_Msk,0x1 << 20,0x0 << 20,0x0 << 20
GPIO_PF,GPIOPFPIN4RHIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN4_Msk,0x1 << 20,0x1 << 20,0x1 << 20
GPIO_PF,GPIOPFPIN4SLEWRadio,GPIO_SLEWCTL_NORMAL,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN4_Msk,0x3 << 8,0x0 << 8,0x0 << 8
GPIO_PF,GPIOPFPIN4SLEWRadio,GPIO_SLEWCTL_HIGH,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN4_Msk,0x3 << 8,0x1 << 8,0x1 << 8
GPIO_PF,GPIOPFPIN4PUSELRadio,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL4_Msk,0x3 << 8,0x0 << 8,0x0 << 8
GPIO_PF,GPIOPFPIN4PUSELRadio,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL4_Msk,0x3 << 8,0x1 << 8,0x1 << 8
GPIO_PF,GPIOPFPIN4PUSELRadio,GPIO_PUSEL_PULL_DOWN,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL4_Msk,0x3 << 8,0x2 << 8,0x2 << 8
GPIO_PF,GPIOPFPIN4PUSELRadio2,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL4_Msk,0x3 << 8,0x0 << 8,0x0 << 8
GPIO_PF,GPIOPFPIN4PUSELRadio2,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL4_Msk,0x3 << 8,0x1 << 8,0x1 << 8
GPIO_PF,GPIOPFPIN5Checkbox,0
GPIO_PF,GPIOPFPIN5Checkbox,1
GPIO_PF,GPIOPFPIN5MODERadio,NUCODEGEN_GPIO_PF_MODE_INPUT,PF->MODE,0x40004140,GPIO_MODE_MODE5_Msk,0x3 << 10,0x0 << 10,0x0 << 10
GPIO_PF,GPIOPFPIN5MODERadio,NUCODEGEN_GPIO_PF_MODE_OUTPUT,PF->MODE,0x40004140,GPIO_MODE_MODE5_Msk,0x3 << 10,0x1 << 10,0x1 << 10
GPIO_PF,GPIOPFPIN5MODERadio,NUCODEGEN_GPIO_PF_MODE_OPEN_DRAIN,PF->MODE,0x40004140,GPIO_MODE_MODE5_Msk,0x3 << 10,0x2 << 10,0x2 << 10
GPIO_PF,GPIOPFPIN5MODERadio,NUCODEGEN_GPIO_PF_MODE_QUASI,PF->MODE,0x40004140,GPIO_MODE_MODE5_Msk,0x3 << 10,0x3 << 10,0x3 << 10
GPIO_PF,GPIOPFPIN5DINOFFCheckbox,0,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF5_Msk,0x1 << 21,0x0 << 21,0x0 << 21
GPIO_PF,GPIOPFPIN5DINOFFCheckbox,1,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF5_Msk,0x1 << 21,0x1 << 21,0x1 << 21
GPIO_PF,GPIOPFPIN5DOUTRadio,0,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT5_Msk,0x1 << 5,0x0 << 5,0x0 << 5
GPIO_PF,GPIOPFPIN5DOUTRadio,1,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT5_Msk,0x1 << 5,0x1 << 5,0x1 << 5
GPIO_PF,GPIOPFPIN5DATMSKCheckbox,0,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK5_Msk,0x1 << 5,0x0 << 5,0x0 << 5
GPIO_PF,GPIOPFPIN5DATMSKCheckbox,1,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK5_Msk,0x1 << 5,0x1 << 5,0x1 << 5
GPIO_PF,GPIOPFPIN5DBENCheckbox,0,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN5_Msk,0x1 << 5,0x0 << 5,0x0 << 5
GPIO_PF,GPIOPFPIN5DBENCheckbox,1,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN5_Msk,0x1 << 5,0x1 << 5,0x1 << 5
GPIO_PF,GPIOPFPIN5INTTYPERadio,GPIO_INTTYPE_EDGE,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE5_Msk,0x1 << 5,0x0 << 5,0x0 << 5
GPIO_PF,GPIOPFPIN5INTTYPERadio,GPIO_INTTYPE_LEVEL,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE5_Msk,0x1 << 5,0x1 << 5,0x1 << 5
GPIO_PF,GPIOPFPIN5FLIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN5_Msk,0x1 << 5,0x0 << 5,0x0 << 5
GPIO_PF,GPIOPFPIN5FLIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN5_Msk,0x1 << 5,0x1 << 5,0x1 << 5
GPIO_PF,GPIOPFPIN5RHIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN5_Msk,0x1 << 21,0x0 << 21,0x0 << 21
GPIO_PF,GPIOPFPIN5RHIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN5_Msk,0x1 << 21,0x1 << 21,0x1 << 21
GPIO_PF,GPIOPFPIN5SLEWRadio,GPIO_SLEWCTL_NORMAL,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN5_Msk,0x3 << 10,0x0 << 10,0x0 << 10
GPIO_PF,GPIOPFPIN5SLEWRadio,GPIO_SLEWCTL_HIGH,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN5_Msk,0x3 << 10,0x1 << 10,0x1 << 10
GPIO_PF,GPIOPFPIN5PUSELRadio,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL5_Msk,0x3 << 10,0x0 << 10,0x0 << 10
GPIO_PF,GPIOPFPIN5PUSELRadio,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL5_Msk,0x3 << 10,0x1 << 10,0x1 << 10
GPIO_PF,GPIOPFPIN5PUSELRadio,GPIO_PUSEL_PULL_DOWN,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL5_Msk,0x3 << 10,0x2 << 10,0x2 << 10
GPIO_PF,GPIOPFPIN5PUSELRadio2,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL5_Msk,0x3 << 10,0x0 << 10,0x0 << 10
GPIO_PF,GPIOPFPIN5PUSELRadio2,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL5_Msk,0x3 << 10,0x1 << 10,0x1 << 10
GPIO_PF,GPIOPFPIN6Checkbox,0
GPIO_PF,GPIOPFPIN6Checkbox,1
GPIO_PF,GPIOPFPIN6MODERadio,NUCODEGEN_GPIO_PF_MODE_INPUT,PF->MODE,0x40004140,GPIO_MODE_MODE6_Msk,0x3 << 12,0x0 << 12,0x0 << 12
GPIO_PF,GPIOPFPIN6MODERadio,NUCODEGEN_GPIO_PF_MODE_OUTPUT,PF->MODE,0x40004140,GPIO_MODE_MODE6_Msk,0x3 << 12,0x1 << 12,0x1 << 12
GPIO_PF,GPIOPFPIN6MODERadio,NUCODEGEN_GPIO_PF_MODE_OPEN_DRAIN,PF->MODE,0x40004140,GPIO_MODE_MODE6_Msk,0x3 << 12,0x2 << 12,0x2 << 12
GPIO_PF,GPIOPFPIN6MODERadio,NUCODEGEN_GPIO_PF_MODE_QUASI,PF->MODE,0x40004140,GPIO_MODE_MODE6_Msk,0x3 << 12,0x3 << 12,0x3 << 12
GPIO_PF,GPIOPFPIN6DINOFFCheckbox,0,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF6_Msk,0x1 << 22,0x0 << 22,0x0 << 22
GPIO_PF,GPIOPFPIN6DINOFFCheckbox,1,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF6_Msk,0x1 << 22,0x1 << 22,0x1 << 22
GPIO_PF,GPIOPFPIN6DOUTRadio,0,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT6_Msk,0x1 << 6,0x0 << 6,0x0 << 6
GPIO_PF,GPIOPFPIN6DOUTRadio,1,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT6_Msk,0x1 << 6,0x1 << 6,0x1 << 6
GPIO_PF,GPIOPFPIN6DATMSKCheckbox,0,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK6_Msk,0x1 << 6,0x0 << 6,0x0 << 6
GPIO_PF,GPIOPFPIN6DATMSKCheckbox,1,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK6_Msk,0x1 << 6,0x1 << 6,0x1 << 6
GPIO_PF,GPIOPFPIN6DBENCheckbox,0,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN6_Msk,0x1 << 6,0x0 << 6,0x0 << 6
GPIO_PF,GPIOPFPIN6DBENCheckbox,1,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN6_Msk,0x1 << 6,0x1 << 6,0x1 << 6
GPIO_PF,GPIOPFPIN6INTTYPERadio,GPIO_INTTYPE_EDGE,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE6_Msk,0x1 << 6,0x0 << 6,0x0 << 6
GPIO_PF,GPIOPFPIN6INTTYPERadio,GPIO_INTTYPE_LEVEL,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE6_Msk,0x1 << 6,0x1 << 6,0x1 << 6
GPIO_PF,GPIOPFPIN6FLIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN6_Msk,0x1 << 6,0x0 << 6,0x0 << 6
GPIO_PF,GPIOPFPIN6FLIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN6_Msk,0x1 << 6,0x1 << 6,0x1 << 6
GPIO_PF,GPIOPFPIN6RHIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN6_Msk,0x1 << 22,0x0 << 22,0x0 << 22
GPIO_PF,GPIOPFPIN6RHIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN6_Msk,0x1 << 22,0x1 << 22,0x1 << 22
GPIO_PF,GPIOPFPIN6SLEWRadio,GPIO_SLEWCTL_NORMAL,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN6_Msk,0x3 << 12,0x0 << 12,0x0 << 12
GPIO_PF,GPIOPFPIN6SLEWRadio,GPIO_SLEWCTL_HIGH,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN6_Msk,0x3 << 12,0x1 << 12,0x1 << 12
GPIO_PF,GPIOPFPIN6PUSELRadio,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL6_Msk,0x3 << 12,0x0 << 12,0x0 << 12
GPIO_PF,GPIOPFPIN6PUSELRadio,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL6_Msk,0x3 << 12,0x1 << 12,0x1 << 12
GPIO_PF,GPIOPFPIN6PUSELRadio,GPIO_PUSEL_PULL_DOWN,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL6_Msk,0x3 << 12,0x2 << 12,0x2 << 12
GPIO_PF,GPIOPFPIN6PUSELRadio2,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL6_Msk,0x3 << 12,0x0 << 12,0x0 << 12
GPIO_PF,GPIOPFPIN6PUSELRadio2,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL6_Msk,0x3 << 12,0x1 << 12,0x1 << 12
GPIO_PF,GPIOPFPIN7Checkbox,0
GPIO_PF,GPIOPFPIN7Checkbox,1
GPIO_PF,GPIOPFPIN7MODERadio,NUCODEGEN_GPIO_PF_MODE_INPUT,PF->MODE,0x40004140,GPIO_MODE_MODE7_Msk,0x3 << 14,0x0 << 14,0x0 << 14
GPIO_PF,GPIOPFPIN7MODERadio,NUCODEGEN_GPIO_PF_MODE_OUTPUT,PF->MODE,0x40004140,GPIO_MODE_MODE7_Msk,0x3 << 14,0x1 << 14,0x1 << 14
GPIO_PF,GPIOPFPIN7MODERadio,NUCODEGEN_GPIO_PF_MODE_OPEN_DRAIN,PF->MODE,0x40004140,GPIO_MODE_MODE7_Msk,0x3 << 14,0x2 << 14,0x2 << 14
GPIO_PF,GPIOPFPIN7MODERadio,NUCODEGEN_GPIO_PF_MODE_QUASI,PF->MODE,0x40004140,GPIO_MODE_MODE7_Msk,0x3 << 14,0x3 << 14,0x3 << 14
GPIO_PF,GPIOPFPIN7DINOFFCheckbox,0,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF7_Msk,0x1 << 23,0x0 << 23,0x0 << 23
GPIO_PF,GPIOPFPIN7DINOFFCheckbox,1,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF7_Msk,0x1 << 23,0x1 << 23,0x1 << 23
GPIO_PF,GPIOPFPIN7DOUTRadio,0,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT7_Msk,0x1 << 7,0x0 << 7,0x0 << 7
GPIO_PF,GPIOPFPIN7DOUTRadio,1,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT7_Msk,0x1 << 7,0x1 << 7,0x1 << 7
GPIO_PF,GPIOPFPIN7DATMSKCheckbox,0,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK7_Msk,0x1 << 7,0x0 << 7,0x0 << 7
GPIO_PF,GPIOPFPIN7DATMSKCheckbox,1,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK7_Msk,0x1 << 7,0x1 << 7,0x1 << 7
GPIO_PF,GPIOPFPIN7DBENCheckbox,0,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN7_Msk,0x1 << 7,0x0 << 7,0x0 << 7
GPIO_PF,GPIOPFPIN7DBENCheckbox,1,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN7_Msk,0x1 << 7,0x1 << 7,0x1 << 7
GPIO_PF,GPIOPFPIN7INTTYPERadio,GPIO_INTTYPE_EDGE,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE7_Msk,0x1 << 7,0x0 << 7,0x0 << 7
GPIO_PF,GPIOPFPIN7INTTYPERadio,GPIO_INTTYPE_LEVEL,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE7_Msk,0x1 << 7,0x1 << 7,0x1 << 7
GPIO_PF,GPIOPFPIN7FLIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN7_Msk,0x1 << 7,0x0 << 7,0x0 << 7
GPIO_PF,GPIOPFPIN7FLIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN7_Msk,0x1 << 7,0x1 << 7,0x1 << 7
GPIO_PF,GPIOPFPIN7RHIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN7_Msk,0x1 << 23,0x0 << 23,0x0 << 23
GPIO_PF,GPIOPFPIN7RHIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN7_Msk,0x1 << 23,0x1 << 23,0x1 << 23
GPIO_PF,GPIOPFPIN7SLEWRadio,GPIO_SLEWCTL_NORMAL,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN7_Msk,0x3 << 14,0x0 << 14,0x0 << 14
GPIO_PF,GPIOPFPIN7SLEWRadio,GPIO_SLEWCTL_HIGH,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN7_Msk,0x3 << 14,0x1 << 14,0x1 << 14
GPIO_PF,GPIOPFPIN7PUSELRadio,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL7_Msk,0x3 << 14,0x0 << 14,0x0 << 14
GPIO_PF,GPIOPFPIN7PUSELRadio,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL7_Msk,0x3 << 14,0x1 << 14,0x1 << 14
GPIO_PF,GPIOPFPIN7PUSELRadio,GPIO_PUSEL_PULL_DOWN,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL7_Msk,0x3 << 14,0x2 << 14,0x2 << 14
GPIO_PF,GPIOPFPIN7PUSELRadio2,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL7_Msk,0x3 << 14,0x0 << 14,0x0 << 14
GPIO_PF,GPIOPFPIN7PUSELRadio2,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL7_Msk,0x3 << 14,0x1 << 14,0x1 << 14
GPIO_PF,GPIOPFPIN8Checkbox,0
GPIO_PF,GPIOPFPIN8Checkbox,1
GPIO_PF,GPIOPFPIN8MODERadio,NUCODEGEN_GPIO_PF_MODE_INPUT,PF->MODE,0x40004140,GPIO_MODE_MODE8_Msk,0x3 << 16,0x0 << 16,0x0 << 16
GPIO_PF,GPIOPFPIN8MODERadio,NUCODEGEN_GPIO_PF_MODE_OUTPUT,PF->MODE,0x40004140,GPIO_MODE_MODE8_Msk,0x3 << 16,0x1 << 16,0x1 << 16
GPIO_PF,GPIOPFPIN8MODERadio,NUCODEGEN_GPIO_PF_MODE_OPEN_DRAIN,PF->MODE,0x40004140,GPIO_MODE_MODE8_Msk,0x3 << 16,0x2 << 16,0x2 << 16
GPIO_PF,GPIOPFPIN8MODERadio,NUCODEGEN_GPIO_PF_MODE_QUASI,PF->MODE,0x40004140,GPIO_MODE_MODE8_Msk,0x3 << 16,0x3 << 16,0x3 << 16
GPIO_PF,GPIOPFPIN8DINOFFCheckbox,0,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF8_Msk,0x1 << 24,0x0 << 24,0x0 << 24
GPIO_PF,GPIOPFPIN8DINOFFCheckbox,1,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF8_Msk,0x1 << 24,0x1 << 24,0x1 << 24
GPIO_PF,GPIOPFPIN8DOUTRadio,0,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT8_Msk,0x1 << 8,0x0 << 8,0x0 << 8
GPIO_PF,GPIOPFPIN8DOUTRadio,1,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT8_Msk,0x1 << 8,0x1 << 8,0x1 << 8
GPIO_PF,GPIOPFPIN8DATMSKCheckbox,0,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK8_Msk,0x1 << 8,0x0 << 8,0x0 << 8
GPIO_PF,GPIOPFPIN8DATMSKCheckbox,1,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK8_Msk,0x1 << 8,0x1 << 8,0x1 << 8
GPIO_PF,GPIOPFPIN8DBENCheckbox,0,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN8_Msk,0x1 << 8,0x0 << 8,0x0 << 8
GPIO_PF,GPIOPFPIN8DBENCheckbox,1,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN8_Msk,0x1 << 8,0x1 << 8,0x1 << 8
GPIO_PF,GPIOPFPIN8INTTYPERadio,GPIO_INTTYPE_EDGE,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE8_Msk,0x1 << 8,0x0 << 8,0x0 << 8
GPIO_PF,GPIOPFPIN8INTTYPERadio,GPIO_INTTYPE_LEVEL,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE8_Msk,0x1 << 8,0x1 << 8,0x1 << 8
GPIO_PF,GPIOPFPIN8FLIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN8_Msk,0x1 << 8,0x0 << 8,0x0 << 8
GPIO_PF,GPIOPFPIN8FLIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN8_Msk,0x1 << 8,0x1 << 8,0x1 << 8
GPIO_PF,GPIOPFPIN8RHIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN8_Msk,0x1 << 24,0x0 << 24,0x0 << 24
GPIO_PF,GPIOPFPIN8RHIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN8_Msk,0x1 << 24,0x1 << 24,0x1 << 24
GPIO_PF,GPIOPFPIN8SLEWRadio,GPIO_SLEWCTL_NORMAL,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN8_Msk,0x3 << 16,0x0 << 16,0x0 << 16
GPIO_PF,GPIOPFPIN8SLEWRadio,GPIO_SLEWCTL_HIGH,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN8_Msk,0x3 << 16,0x1 << 16,0x1 << 16
GPIO_PF,GPIOPFPIN8PUSELRadio,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL8_Msk,0x3 << 16,0x0 << 16,0x0 << 16
GPIO_PF,GPIOPFPIN8PUSELRadio,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL8_Msk,0x3 << 16,0x1 << 16,0x1 << 16
GPIO_PF,GPIOPFPIN8PUSELRadio,GPIO_PUSEL_PULL_DOWN,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL8_Msk,0x3 << 16,0x2 << 16,0x2 << 16
GPIO_PF,GPIOPFPIN8PUSELRadio2,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL8_Msk,0x3 << 16,0x0 << 16,0x0 << 16
GPIO_PF,GPIOPFPIN8PUSELRadio2,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL8_Msk,0x3 << 16,0x1 << 16,0x1 << 16
GPIO_PF,GPIOPFPIN9Checkbox,0
GPIO_PF,GPIOPFPIN9Checkbox,1
GPIO_PF,GPIOPFPIN9MODERadio,NUCODEGEN_GPIO_PF_MODE_INPUT,PF->MODE,0x40004140,GPIO_MODE_MODE9_Msk,0x3 << 18,0x0 << 18,0x0 << 18
GPIO_PF,GPIOPFPIN9MODERadio,NUCODEGEN_GPIO_PF_MODE_OUTPUT,PF->MODE,0x40004140,GPIO_MODE_MODE9_Msk,0x3 << 18,0x1 << 18,0x1 << 18
GPIO_PF,GPIOPFPIN9MODERadio,NUCODEGEN_GPIO_PF_MODE_OPEN_DRAIN,PF->MODE,0x40004140,GPIO_MODE_MODE9_Msk,0x3 << 18,0x2 << 18,0x2 << 18
GPIO_PF,GPIOPFPIN9MODERadio,NUCODEGEN_GPIO_PF_MODE_QUASI,PF->MODE,0x40004140,GPIO_MODE_MODE9_Msk,0x3 << 18,0x3 << 18,0x3 << 18
GPIO_PF,GPIOPFPIN9DINOFFCheckbox,0,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF9_Msk,0x1 << 25,0x0 << 25,0x0 << 25
GPIO_PF,GPIOPFPIN9DINOFFCheckbox,1,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF9_Msk,0x1 << 25,0x1 << 25,0x1 << 25
GPIO_PF,GPIOPFPIN9DOUTRadio,0,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT9_Msk,0x1 << 9,0x0 << 9,0x0 << 9
GPIO_PF,GPIOPFPIN9DOUTRadio,1,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT9_Msk,0x1 << 9,0x1 << 9,0x1 << 9
GPIO_PF,GPIOPFPIN9DATMSKCheckbox,0,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK9_Msk,0x1 << 9,0x0 << 9,0x0 << 9
GPIO_PF,GPIOPFPIN9DATMSKCheckbox,1,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK9_Msk,0x1 << 9,0x1 << 9,0x1 << 9
GPIO_PF,GPIOPFPIN9DBENCheckbox,0,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN9_Msk,0x1 << 9,0x0 << 9,0x0 << 9
GPIO_PF,GPIOPFPIN9DBENCheckbox,1,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN9_Msk,0x1 << 9,0x1 << 9,0x1 << 9
GPIO_PF,GPIOPFPIN9INTTYPERadio,GPIO_INTTYPE_EDGE,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE9_Msk,0x1 << 9,0x0 << 9,0x0 << 9
GPIO_PF,GPIOPFPIN9INTTYPERadio,GPIO_INTTYPE_LEVEL,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE9_Msk,0x1 << 9,0x1 << 9,0x1 << 9
GPIO_PF,GPIOPFPIN9FLIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN9_Msk,0x1 << 9,0x0 << 9,0x0 << 9
GPIO_PF,GPIOPFPIN9FLIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN9_Msk,0x1 << 9,0x1 << 9,0x1 << 9
GPIO_PF,GPIOPFPIN9RHIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN9_Msk,0x1 << 25,0x0 << 25,0x0 << 25
GPIO_PF,GPIOPFPIN9RHIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN9_Msk,0x1 << 25,0x1 << 25,0x1 << 25
GPIO_PF,GPIOPFPIN9SLEWRadio,GPIO_SLEWCTL_NORMAL,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN9_Msk,0x3 << 18,0x0 << 18,0x0 << 18
GPIO_PF,GPIOPFPIN9SLEWRadio,GPIO_SLEWCTL_HIGH,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN9_Msk,0x3 << 18,0x1 << 18,0x1 << 18
GPIO_PF,GPIOPFPIN9PUSELRadio,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL9_Msk,0x3 << 18,0x0 << 18,0x0 << 18
GPIO_PF,GPIOPFPIN9PUSELRadio,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL9_Msk,0x3 << 18,0x1 << 18,0x1 << 18
GPIO_PF,GPIOPFPIN9PUSELRadio,GPIO_PUSEL_PULL_DOWN,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL9_Msk,0x3 << 18,0x2 << 18,0x2 << 18
GPIO_PF,GPIOPFPIN9PUSELRadio2,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL9_Msk,0x3 << 18,0x0 << 18,0x0 << 18
GPIO_PF,GPIOPFPIN9PUSELRadio2,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL9_Msk,0x3 << 18,0x1 << 18,0x1 << 18
GPIO_PF,GPIOPFPIN10Checkbox,0
GPIO_PF,GPIOPFPIN10Checkbox,1
GPIO_PF,GPIOPFPIN10MODERadio,NUCODEGEN_GPIO_PF_MODE_INPUT,PF->MODE,0x40004140,GPIO_MODE_MODE10_Msk,0x3 << 20,0x0 << 20,0x0 << 20
GPIO_PF,GPIOPFPIN10MODERadio,NUCODEGEN_GPIO_PF_MODE_OUTPUT,PF->MODE,0x40004140,GPIO_MODE_MODE10_Msk,0x3 << 20,0x1 << 20,0x1 << 20
GPIO_PF,GPIOPFPIN10MODERadio,NUCODEGEN_GPIO_PF_MODE_OPEN_DRAIN,PF->MODE,0x40004140,GPIO_MODE_MODE10_Msk,0x3 << 20,0x2 << 20,0x2 << 20
GPIO_PF,GPIOPFPIN10MODERadio,NUCODEGEN_GPIO_PF_MODE_QUASI,PF->MODE,0x40004140,GPIO_MODE_MODE10_Msk,0x3 << 20,0x3 << 20,0x3 << 20
GPIO_PF,GPIOPFPIN10DINOFFCheckbox,0,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF10_Msk,0x1 << 26,0x0 << 26,0x0 << 26
GPIO_PF,GPIOPFPIN10DINOFFCheckbox,1,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF10_Msk,0x1 << 26,0x1 << 26,0x1 << 26
GPIO_PF,GPIOPFPIN10DOUTRadio,0,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT10_Msk,0x1 << 10,0x0 << 10,0x0 << 10
GPIO_PF,GPIOPFPIN10DOUTRadio,1,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT10_Msk,0x1 << 10,0x1 << 10,0x1 << 10
GPIO_PF,GPIOPFPIN10DATMSKCheckbox,0,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK10_Msk,0x1 << 10,0x0 << 10,0x0 << 10
GPIO_PF,GPIOPFPIN10DATMSKCheckbox,1,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK10_Msk,0x1 << 10,0x1 << 10,0x1 << 10
GPIO_PF,GPIOPFPIN10DBENCheckbox,0,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN10_Msk,0x1 << 10,0x0 << 10,0x0 << 10
GPIO_PF,GPIOPFPIN10DBENCheckbox,1,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN10_Msk,0x1 << 10,0x1 << 10,0x1 << 10
GPIO_PF,GPIOPFPIN10INTTYPERadio,GPIO_INTTYPE_EDGE,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE10_Msk,0x1 << 10,0x0 << 10,0x0 << 10
GPIO_PF,GPIOPFPIN10INTTYPERadio,GPIO_INTTYPE_LEVEL,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE10_Msk,0x1 << 10,0x1 << 10,0x1 << 10
GPIO_PF,GPIOPFPIN10FLIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN10_Msk,0x1 << 10,0x0 << 10,0x0 << 10
GPIO_PF,GPIOPFPIN10FLIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN10_Msk,0x1 << 10,0x1 << 10,0x1 << 10
GPIO_PF,GPIOPFPIN10RHIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN10_Msk,0x1 << 26,0x0 << 26,0x0 << 26
GPIO_PF,GPIOPFPIN10RHIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN10_Msk,0x1 << 26,0x1 << 26,0x1 << 26
GPIO_PF,GPIOPFPIN10SLEWRadio,GPIO_SLEWCTL_NORMAL,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN10_Msk,0x3 << 20,0x0 << 20,0x0 << 20
GPIO_PF,GPIOPFPIN10SLEWRadio,GPIO_SLEWCTL_HIGH,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN10_Msk,0x3 << 20,0x1 << 20,0x1 << 20
GPIO_PF,GPIOPFPIN10PUSELRadio,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL10_Msk,0x3 << 20,0x0 << 20,0x0 << 20
GPIO_PF,GPIOPFPIN10PUSELRadio,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL10_Msk,0x3 << 20,0x1 << 20,0x1 << 20
GPIO_PF,GPIOPFPIN10PUSELRadio,GPIO_PUSEL_PULL_DOWN,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL10_Msk,0x3 << 20,0x2 << 20,0x2 << 20
GPIO_PF,GPIOPFPIN10PUSELRadio2,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL10_Msk,0x3 << 20,0x0 << 20,0x0 << 20
GPIO_PF,GPIOPFPIN10PUSELRadio2,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL10_Msk,0x3 << 20,0x1 << 20,0x1 << 20
GPIO_PF,GPIOPFPIN11Checkbox,0
GPIO_PF,GPIOPFPIN11Checkbox,1
GPIO_PF,GPIOPFPIN11MODERadio,NUCODEGEN_GPIO_PF_MODE_INPUT,PF->MODE,0x40004140,GPIO_MODE_MODE11_Msk,0x3 << 22,0x0 << 22,0x0 << 22
GPIO_PF,GPIOPFPIN11MODERadio,NUCODEGEN_GPIO_PF_MODE_OUTPUT,PF->MODE,0x40004140,GPIO_MODE_MODE11_Msk,0x3 << 22,0x1 << 22,0x1 << 22
GPIO_PF,GPIOPFPIN11MODERadio,NUCODEGEN_GPIO_PF_MODE_OPEN_DRAIN,PF->MODE,0x40004140,GPIO_MODE_MODE11_Msk,0x3 << 22,0x2 << 22,0x2 << 22
GPIO_PF,GPIOPFPIN11MODERadio,NUCODEGEN_GPIO_PF_MODE_QUASI,PF->MODE,0x40004140,GPIO_MODE_MODE11_Msk,0x3 << 22,0x3 << 22,0x3 << 22
GPIO_PF,GPIOPFPIN11DINOFFCheckbox,0,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF11_Msk,0x1 << 27,0x0 << 27,0x0 << 27
GPIO_PF,GPIOPFPIN11DINOFFCheckbox,1,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF11_Msk,0x1 << 27,0x1 << 27,0x1 << 27
GPIO_PF,GPIOPFPIN11DOUTRadio,0,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT11_Msk,0x1 << 11,0x0 << 11,0x0 << 11
GPIO_PF,GPIOPFPIN11DOUTRadio,1,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT11_Msk,0x1 << 11,0x1 << 11,0x1 << 11
GPIO_PF,GPIOPFPIN11DATMSKCheckbox,0,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK11_Msk,0x1 << 11,0x0 << 11,0x0 << 11
GPIO_PF,GPIOPFPIN11DATMSKCheckbox,1,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK11_Msk,0x1 << 11,0x1 << 11,0x1 << 11
GPIO_PF,GPIOPFPIN11DBENCheckbox,0,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN11_Msk,0x1 << 11,0x0 << 11,0x0 << 11
GPIO_PF,GPIOPFPIN11DBENCheckbox,1,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN11_Msk,0x1 << 11,0x1 << 11,0x1 << 11
GPIO_PF,GPIOPFPIN11INTTYPERadio,GPIO_INTTYPE_EDGE,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE11_Msk,0x1 << 11,0x0 << 11,0x0 << 11
GPIO_PF,GPIOPFPIN11INTTYPERadio,GPIO_INTTYPE_LEVEL,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE11_Msk,0x1 << 11,0x1 << 11,0x1 << 11
GPIO_PF,GPIOPFPIN11FLIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN11_Msk,0x1 << 11,0x0 << 11,0x0 << 11
GPIO_PF,GPIOPFPIN11FLIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN11_Msk,0x1 << 11,0x1 << 11,0x1 << 11
GPIO_PF,GPIOPFPIN11RHIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN11_Msk,0x1 << 27,0x0 << 27,0x0 << 27
GPIO_PF,GPIOPFPIN11RHIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN11_Msk,0x1 << 27,0x1 << 27,0x1 << 27
GPIO_PF,GPIOPFPIN11SLEWRadio,GPIO_SLEWCTL_NORMAL,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN11_Msk,0x3 << 22,0x0 << 22,0x0 << 22
GPIO_PF,GPIOPFPIN11SLEWRadio,GPIO_SLEWCTL_HIGH,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN11_Msk,0x3 << 22,0x1 << 22,0x1 << 22
GPIO_PF,GPIOPFPIN11PUSELRadio,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL11_Msk,0x3 << 22,0x0 << 22,0x0 << 22
GPIO_PF,GPIOPFPIN11PUSELRadio,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL11_Msk,0x3 << 22,0x1 << 22,0x1 << 22
GPIO_PF,GPIOPFPIN11PUSELRadio,GPIO_PUSEL_PULL_DOWN,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL11_Msk,0x3 << 22,0x2 << 22,0x2 << 22
GPIO_PF,GPIOPFPIN11PUSELRadio2,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL11_Msk,0x3 << 22,0x0 << 22,0x0 << 22
GPIO_PF,GPIOPFPIN11PUSELRadio2,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL11_Msk,0x3 << 22,0x1 << 22,0x1 << 22
GPIO_PF,GPIOPFPIN12Checkbox,0
GPIO_PF,GPIOPFPIN12Checkbox,1
GPIO_PF,GPIOPFPIN12MODERadio,NUCODEGEN_GPIO_PF_MODE_INPUT,PF->MODE,0x40004140,GPIO_MODE_MODE12_Msk,0x3 << 24,0x0 << 24,0x0 << 24
GPIO_PF,GPIOPFPIN12MODERadio,NUCODEGEN_GPIO_PF_MODE_OUTPUT,PF->MODE,0x40004140,GPIO_MODE_MODE12_Msk,0x3 << 24,0x1 << 24,0x1 << 24
GPIO_PF,GPIOPFPIN12MODERadio,NUCODEGEN_GPIO_PF_MODE_OPEN_DRAIN,PF->MODE,0x40004140,GPIO_MODE_MODE12_Msk,0x3 << 24,0x2 << 24,0x2 << 24
GPIO_PF,GPIOPFPIN12MODERadio,NUCODEGEN_GPIO_PF_MODE_QUASI,PF->MODE,0x40004140,GPIO_MODE_MODE12_Msk,0x3 << 24,0x3 << 24,0x3 << 24
GPIO_PF,GPIOPFPIN12DINOFFCheckbox,0,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF12_Msk,0x1 << 28,0x0 << 28,0x0 << 28
GPIO_PF,GPIOPFPIN12DINOFFCheckbox,1,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF12_Msk,0x1 << 28,0x1 << 28,0x1 << 28
GPIO_PF,GPIOPFPIN12DOUTRadio,0,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT12_Msk,0x1 << 12,0x0 << 12,0x0 << 12
GPIO_PF,GPIOPFPIN12DOUTRadio,1,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT12_Msk,0x1 << 12,0x1 << 12,0x1 << 12
GPIO_PF,GPIOPFPIN12DATMSKCheckbox,0,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK12_Msk,0x1 << 12,0x0 << 12,0x0 << 12
GPIO_PF,GPIOPFPIN12DATMSKCheckbox,1,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK12_Msk,0x1 << 12,0x1 << 12,0x1 << 12
GPIO_PF,GPIOPFPIN12DBENCheckbox,0,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN12_Msk,0x1 << 12,0x0 << 12,0x0 << 12
GPIO_PF,GPIOPFPIN12DBENCheckbox,1,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN12_Msk,0x1 << 12,0x1 << 12,0x1 << 12
GPIO_PF,GPIOPFPIN12INTTYPERadio,GPIO_INTTYPE_EDGE,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE12_Msk,0x1 << 12,0x0 << 12,0x0 << 12
GPIO_PF,GPIOPFPIN12INTTYPERadio,GPIO_INTTYPE_LEVEL,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE12_Msk,0x1 << 12,0x1 << 12,0x1 << 12
GPIO_PF,GPIOPFPIN12FLIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN12_Msk,0x1 << 12,0x0 << 12,0x0 << 12
GPIO_PF,GPIOPFPIN12FLIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN12_Msk,0x1 << 12,0x1 << 12,0x1 << 12
GPIO_PF,GPIOPFPIN12RHIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN12_Msk,0x1 << 28,0x0 << 28,0x0 << 28
GPIO_PF,GPIOPFPIN12RHIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN12_Msk,0x1 << 28,0x1 << 28,0x1 << 28
GPIO_PF,GPIOPFPIN12SLEWRadio,GPIO_SLEWCTL_NORMAL,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN12_Msk,0x3 << 24,0x0 << 24,0x0 << 24
GPIO_PF,GPIOPFPIN12SLEWRadio,GPIO_SLEWCTL_HIGH,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN12_Msk,0x3 << 24,0x1 << 24,0x1 << 24
GPIO_PF,GPIOPFPIN12PUSELRadio,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL12_Msk,0x3 << 24,0x0 << 24,0x0 << 24
GPIO_PF,GPIOPFPIN12PUSELRadio,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL12_Msk,0x3 << 24,0x1 << 24,0x1 << 24
GPIO_PF,GPIOPFPIN12PUSELRadio,GPIO_PUSEL_PULL_DOWN,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL12_Msk,0x3 << 24,0x2 << 24,0x2 << 24
GPIO_PF,GPIOPFPIN12PUSELRadio2,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL12_Msk,0x3 << 24,0x0 << 24,0x0 << 24
GPIO_PF,GPIOPFPIN12PUSELRadio2,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL12_Msk,0x3 << 24,0x1 << 24,0x1 << 24
GPIO_PF,GPIOPFPIN13Checkbox,0
GPIO_PF,GPIOPFPIN13Checkbox,1
GPIO_PF,GPIOPFPIN13MODERadio,NUCODEGEN_GPIO_PF_MODE_INPUT,PF->MODE,0x40004140,GPIO_MODE_MODE13_Msk,0x3 << 26,0x0 << 26,0x0 << 26
GPIO_PF,GPIOPFPIN13MODERadio,NUCODEGEN_GPIO_PF_MODE_OUTPUT,PF->MODE,0x40004140,GPIO_MODE_MODE13_Msk,0x3 << 26,0x1 << 26,0x1 << 26
GPIO_PF,GPIOPFPIN13MODERadio,NUCODEGEN_GPIO_PF_MODE_OPEN_DRAIN,PF->MODE,0x40004140,GPIO_MODE_MODE13_Msk,0x3 << 26,0x2 << 26,0x2 << 26
GPIO_PF,GPIOPFPIN13MODERadio,NUCODEGEN_GPIO_PF_MODE_QUASI,PF->MODE,0x40004140,GPIO_MODE_MODE13_Msk,0x3 << 26,0x3 << 26,0x3 << 26
GPIO_PF,GPIOPFPIN13DINOFFCheckbox,0,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF13_Msk,0x1 << 29,0x0 << 29,0x0 << 29
GPIO_PF,GPIOPFPIN13DINOFFCheckbox,1,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF13_Msk,0x1 << 29,0x1 << 29,0x1 << 29
GPIO_PF,GPIOPFPIN13DOUTRadio,0,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT13_Msk,0x1 << 13,0x0 << 13,0x0 << 13
GPIO_PF,GPIOPFPIN13DOUTRadio,1,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT13_Msk,0x1 << 13,0x1 << 13,0x1 << 13
GPIO_PF,GPIOPFPIN13DATMSKCheckbox,0,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK13_Msk,0x1 << 13,0x0 << 13,0x0 << 13
GPIO_PF,GPIOPFPIN13DATMSKCheckbox,1,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK13_Msk,0x1 << 13,0x1 << 13,0x1 << 13
GPIO_PF,GPIOPFPIN13DBENCheckbox,0,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN13_Msk,0x1 << 13,0x0 << 13,0x0 << 13
GPIO_PF,GPIOPFPIN13DBENCheckbox,1,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN13_Msk,0x1 << 13,0x1 << 13,0x1 << 13
GPIO_PF,GPIOPFPIN13INTTYPERadio,GPIO_INTTYPE_EDGE,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE13_Msk,0x1 << 13,0x0 << 13,0x0 << 13
GPIO_PF,GPIOPFPIN13INTTYPERadio,GPIO_INTTYPE_LEVEL,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE13_Msk,0x1 << 13,0x1 << 13,0x1 << 13
GPIO_PF,GPIOPFPIN13FLIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN13_Msk,0x1 << 13,0x0 << 13,0x0 << 13
GPIO_PF,GPIOPFPIN13FLIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN13_Msk,0x1 << 13,0x1 << 13,0x1 << 13
GPIO_PF,GPIOPFPIN13RHIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN13_Msk,0x1 << 29,0x0 << 29,0x0 << 29
GPIO_PF,GPIOPFPIN13RHIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN13_Msk,0x1 << 29,0x1 << 29,0x1 << 29
GPIO_PF,GPIOPFPIN13SLEWRadio,GPIO_SLEWCTL_NORMAL,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN13_Msk,0x3 << 26,0x0 << 26,0x0 << 26
GPIO_PF,GPIOPFPIN13SLEWRadio,GPIO_SLEWCTL_HIGH,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN13_Msk,0x3 << 26,0x1 << 26,0x1 << 26
GPIO_PF,GPIOPFPIN13PUSELRadio,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL13_Msk,0x3 << 26,0x0 << 26,0x0 << 26
GPIO_PF,GPIOPFPIN13PUSELRadio,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL13_Msk,0x3 << 26,0x1 << 26,0x1 << 26
GPIO_PF,GPIOPFPIN13PUSELRadio,GPIO_PUSEL_PULL_DOWN,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL13_Msk,0x3 << 26,0x2 << 26,0x2 << 26
GPIO_PF,GPIOPFPIN13PUSELRadio2,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL13_Msk,0x3 << 26,0x0 << 26,0x0 << 26
GPIO_PF,GPIOPFPIN13PUSELRadio2,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL13_Msk,0x3 << 26,0x1 << 26,0x1 << 26
GPIO_PF,GPIOPFPIN14Checkbox,0
GPIO_PF,GPIOPFPIN14Checkbox,1
GPIO_PF,GPIOPFPIN14MODERadio,NUCODEGEN_GPIO_PF_MODE_INPUT,PF->MODE,0x40004140,GPIO_MODE_MODE14_Msk,0x3 << 28,0x0 << 28,0x0 << 28
GPIO_PF,GPIOPFPIN14MODERadio,NUCODEGEN_GPIO_PF_MODE_OUTPUT,PF->MODE,0x40004140,GPIO_MODE_MODE14_Msk,0x3 << 28,0x1 << 28,0x1 << 28
GPIO_PF,GPIOPFPIN14MODERadio,NUCODEGEN_GPIO_PF_MODE_OPEN_DRAIN,PF->MODE,0x40004140,GPIO_MODE_MODE14_Msk,0x3 << 28,0x2 << 28,0x2 << 28
GPIO_PF,GPIOPFPIN14MODERadio,NUCODEGEN_GPIO_PF_MODE_QUASI,PF->MODE,0x40004140,GPIO_MODE_MODE14_Msk,0x3 << 28,0x3 << 28,0x3 << 28
GPIO_PF,GPIOPFPIN14DINOFFCheckbox,0,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF14_Msk,0x1 << 30,0x0 << 30,0x0 << 30
GPIO_PF,GPIOPFPIN14DINOFFCheckbox,1,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF14_Msk,0x1 << 30,0x1 << 30,0x1 << 30
GPIO_PF,GPIOPFPIN14DOUTRadio,0,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT14_Msk,0x1 << 14,0x0 << 14,0x0 << 14
GPIO_PF,GPIOPFPIN14DOUTRadio,1,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT14_Msk,0x1 << 14,0x1 << 14,0x1 << 14
GPIO_PF,GPIOPFPIN14DATMSKCheckbox,0,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK14_Msk,0x1 << 14,0x0 << 14,0x0 << 14
GPIO_PF,GPIOPFPIN14DATMSKCheckbox,1,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK14_Msk,0x1 << 14,0x1 << 14,0x1 << 14
GPIO_PF,GPIOPFPIN14DBENCheckbox,0,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN14_Msk,0x1 << 14,0x0 << 14,0x0 << 14
GPIO_PF,GPIOPFPIN14DBENCheckbox,1,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN14_Msk,0x1 << 14,0x1 << 14,0x1 << 14
GPIO_PF,GPIOPFPIN14INTTYPERadio,GPIO_INTTYPE_EDGE,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE14_Msk,0x1 << 14,0x0 << 14,0x0 << 14
GPIO_PF,GPIOPFPIN14INTTYPERadio,GPIO_INTTYPE_LEVEL,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE14_Msk,0x1 << 14,0x1 << 14,0x1 << 14
GPIO_PF,GPIOPFPIN14FLIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN14_Msk,0x1 << 14,0x0 << 14,0x0 << 14
GPIO_PF,GPIOPFPIN14FLIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN14_Msk,0x1 << 14,0x1 << 14,0x1 << 14
GPIO_PF,GPIOPFPIN14RHIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN14_Msk,0x1 << 30,0x0 << 30,0x0 << 30
GPIO_PF,GPIOPFPIN14RHIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN14_Msk,0x1 << 30,0x1 << 30,0x1 << 30
GPIO_PF,GPIOPFPIN14SLEWRadio,GPIO_SLEWCTL_NORMAL,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN14_Msk,0x3 << 28,0x0 << 28,0x0 << 28
GPIO_PF,GPIOPFPIN14SLEWRadio,GPIO_SLEWCTL_HIGH,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN14_Msk,0x3 << 28,0x1 << 28,0x1 << 28
GPIO_PF,GPIOPFPIN14PUSELRadio,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL14_Msk,0x3 << 28,0x0 << 28,0x0 << 28
GPIO_PF,GPIOPFPIN14PUSELRadio,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL14_Msk,0x3 << 28,0x1 << 28,0x1 << 28
GPIO_PF,GPIOPFPIN14PUSELRadio,GPIO_PUSEL_PULL_DOWN,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL14_Msk,0x3 << 28,0x2 << 28,0x2 << 28
GPIO_PF,GPIOPFPIN14PUSELRadio2,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL14_Msk,0x3 << 28,0x0 << 28,0x0 << 28
GPIO_PF,GPIOPFPIN14PUSELRadio2,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL14_Msk,0x3 << 28,0x1 << 28,0x1 << 28
GPIO_PF,GPIOPFPIN15Checkbox,0
GPIO_PF,GPIOPFPIN15Checkbox,1
GPIO_PF,GPIOPFPIN15MODERadio,NUCODEGEN_GPIO_PF_MODE_INPUT,PF->MODE,0x40004140,GPIO_MODE_MODE15_Msk,0x3 << 30,0x0 << 30,0x0 << 30
GPIO_PF,GPIOPFPIN15MODERadio,NUCODEGEN_GPIO_PF_MODE_OUTPUT,PF->MODE,0x40004140,GPIO_MODE_MODE15_Msk,0x3 << 30,0x1 << 30,0x1 << 30
GPIO_PF,GPIOPFPIN15MODERadio,NUCODEGEN_GPIO_PF_MODE_OPEN_DRAIN,PF->MODE,0x40004140,GPIO_MODE_MODE15_Msk,0x3 << 30,0x2 << 30,0x2 << 30
GPIO_PF,GPIOPFPIN15MODERadio,NUCODEGEN_GPIO_PF_MODE_QUASI,PF->MODE,0x40004140,GPIO_MODE_MODE15_Msk,0x3 << 30,0x3 << 30,0x3 << 30
GPIO_PF,GPIOPFPIN15DINOFFCheckbox,0,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF15_Msk,0x1 << 31,0x0 << 31,0x0 << 31
GPIO_PF,GPIOPFPIN15DINOFFCheckbox,1,PF->DINOFF,0x40004140+0x04,GPIO_DINOFF_DINOFF15_Msk,0x1 << 31,0x1 << 31,0x1 << 31
GPIO_PF,GPIOPFPIN15DOUTRadio,0,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT15_Msk,0x1 << 15,0x0 << 15,0x0 << 15
GPIO_PF,GPIOPFPIN15DOUTRadio,1,PF->DOUT,0x40004140+0x08,GPIO_DOUT_DOUT15_Msk,0x1 << 15,0x1 << 15,0x1 << 15
GPIO_PF,GPIOPFPIN15DATMSKCheckbox,0,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK15_Msk,0x1 << 15,0x0 << 15,0x0 << 15
GPIO_PF,GPIOPFPIN15DATMSKCheckbox,1,PF->DATMSK,0x40004140+0x0C,GPIO_DATMSK_DATMSK15_Msk,0x1 << 15,0x1 << 15,0x1 << 15
GPIO_PF,GPIOPFPIN15DBENCheckbox,0,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN15_Msk,0x1 << 15,0x0 << 15,0x0 << 15
GPIO_PF,GPIOPFPIN15DBENCheckbox,1,PF->DBEN,0x40004140+0x14,GPIO_DBEN_DBEN15_Msk,0x1 << 15,0x1 << 15,0x1 << 15
GPIO_PF,GPIOPFPIN15INTTYPERadio,GPIO_INTTYPE_EDGE,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE15_Msk,0x1 << 15,0x0 << 15,0x0 << 15
GPIO_PF,GPIOPFPIN15INTTYPERadio,GPIO_INTTYPE_LEVEL,PF->INTTYPE,0x40004140+0x18,GPIO_INTTYPE_TYPE15_Msk,0x1 << 15,0x1 << 15,0x1 << 15
GPIO_PF,GPIOPFPIN15FLIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN15_Msk,0x1 << 15,0x0 << 15,0x0 << 15
GPIO_PF,GPIOPFPIN15FLIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_FLIEN15_Msk,0x1 << 15,0x1 << 15,0x1 << 15
GPIO_PF,GPIOPFPIN15RHIENCheckbox,0,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN15_Msk,0x1 << 31,0x0 << 31,0x0 << 31
GPIO_PF,GPIOPFPIN15RHIENCheckbox,1,PF->INTEN,0x40004140+0x1C,GPIO_INTEN_RHIEN15_Msk,0x1 << 31,0x1 << 31,0x1 << 31
GPIO_PF,GPIOPFPIN15SLEWRadio,GPIO_SLEWCTL_NORMAL,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN15_Msk,0x3 << 30,0x0 << 30,0x0 << 30
GPIO_PF,GPIOPFPIN15SLEWRadio,GPIO_SLEWCTL_HIGH,PF->SLEWCTL,0x40004140+0x28,GPIO_SLEWCTL_HSREN15_Msk,0x3 << 30,0x1 << 30,0x1 << 30
GPIO_PF,GPIOPFPIN15PUSELRadio,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL15_Msk,0x3 << 30,0x0 << 30,0x0 << 30
GPIO_PF,GPIOPFPIN15PUSELRadio,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL15_Msk,0x3 << 30,0x1 << 30,0x1 << 30
GPIO_PF,GPIOPFPIN15PUSELRadio,GPIO_PUSEL_PULL_DOWN,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL15_Msk,0x3 << 30,0x2 << 30,0x2 << 30
GPIO_PF,GPIOPFPIN15PUSELRadio2,GPIO_PUSEL_DISABLE,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL15_Msk,0x3 << 30,0x0 << 30,0x0 << 30
GPIO_PF,GPIOPFPIN15PUSELRadio2,GPIO_PUSEL_PULL_UP,PF->PUSEL,0x40004140+0x30,GPIO_PUSEL_PUSEL15_Msk,0x3 << 30,0x1 << 30,0x1 << 30
GPIO_PF,GPIOPFCLRDBICLKONCheckboxBoolean,false,GPIO->DBCTL,0x40004440,GPIO_DBCTL_ICLKONF_Msk,0x1 << 21,0x1 << 21,0x1 << 21
GPIO_PF,GPIOPFCLRDBICLKONCheckboxBoolean,true,GPIO->DBCTL,0x40004440,GPIO_DBCTL_ICLKONF_Msk,0x1 << 21,0x0 << 21,0x0 << 21
GPIO_PF,GPIOPFINTCheckboxBoolean,false
GPIO_PF,GPIOPFINTCheckboxBoolean,true
GPIO_PF,GPIOPFEINT4CheckboxBoolean,false
GPIO_PF,GPIOPFEINT4CheckboxBoolean,true
GPIO_PF,GPIOPFEINT5CheckboxBoolean,false
GPIO_PF,GPIOPFEINT5CheckboxBoolean,true
OPA,UseOPASchBufEnBoolean,0,OPA->CTL,0x40046000+0x0,OPA_CTL_OPDOEN0_Msk,0x01 << 4,0,0,Disable OPA schmitt trigger buffer
OPA,UseOPASchBufEnBoolean,0,OPA->CTL,0x40046000+0x0,OPA_CTL_OPEN0_Msk,0x01 << 0,OPA_CTL_OPEN0_Msk,0x01 << 0,OPA function Enable
OPA,UseOPASchBufEnBoolean,1,OPA->CTL,0x40046000+0x0,OPA_CTL_OPDOEN0_Msk,0x01 << 4,OPA_CTL_OPDOEN0_Msk,0x01 << 4,Enable OPA schmitt trigger buffer
OPA,UseOPASchBufEnBoolean,1,OPA->CTL,0x40046000+0x0,OPA_CTL_OPEN0_Msk,0x01 << 0,OPA_CTL_OPEN0_Msk,0x01 << 0,OPA function Enable
OPA,UseOPAIntEnBoolean,0,OPA->CTL,0x40046000+0x0,OPA_CTL_OPDOIEN0_Msk,0x01 << 8,0,0,Disable OPA interrupt
OPA,UseOPAIntEnBoolean,1,OPA->CTL,0x40046000+0x0,OPA_CTL_OPDOIEN0_Msk,0x01 << 8,OPA_CTL_OPDOIEN0_Msk,0x01 << 8,Enable OPA interrupt
ACMP,UseACMP0ENBoolean,1,ACMP0 Enable
ACMP,UseACMP0PSelect,ACMP_CTL_POSSEL_P0,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_POSSEL_Msk,0x3 << 6,0x0<< 6,0x0<< 6,ACMP0_P0 pin as the source of ACMP
ACMP,UseACMP0PSelect,ACMP_CTL_POSSEL_P0,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_ACMPEN_Msk,0x1 << 0,ACMP_CTL_ACMPEN_Msk,0x1 << 0,ACMP0 Enable
ACMP,UseACMP0PSelect,ACMP_CTL_POSSEL_P1,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_POSSEL_Msk,0x3 << 6,0x1<< 6,0x1<< 6,ACMP0_P1 pin as the source of ACMP
ACMP,UseACMP0PSelect,ACMP_CTL_POSSEL_P0,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_ACMPEN_Msk,0x1 << 0,ACMP_CTL_ACMPEN_Msk,0x1 << 0,ACMP0 Enable
ACMP,UseACMP0PSelect,ACMP_CTL_POSSEL_P2,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_POSSEL_Msk,0x3 << 6,0x2<< 6,0x2<< 6,ACMP0_P2 pin as the source of ACMP
ACMP,UseACMP0PSelect,ACMP_CTL_POSSEL_P0,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_ACMPEN_Msk,0x1 << 0,ACMP_CTL_ACMPEN_Msk,0x1 << 0,ACMP0 Enable
ACMP,UseACMP0PSelect,ACMP_CTL_POSSEL_P3,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_POSSEL_Msk,0x3 << 6,0x3<< 6,0x3<< 6,ACMP0_P3 pin as the source of ACMP
ACMP,UseACMP0PSelect,ACMP_CTL_POSSEL_P3,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_ACMPEN_Msk,0x1 << 0,ACMP_CTL_ACMPEN_Msk,0x1 << 0,ACMP0 Enable
ACMP,UseACMN0NSelect,ACMP_CTL_NEGSEL_PIN,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_NEGSEL_Msk,0x3 << 4,0x0 << 4,0x0 << 4,ACMP negative input pin as the source of ACMP
ACMP,UseACMN0NSelect,ACMP_CTL_NEGSEL_CRV,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_NEGSEL_Msk,0x3 << 4,0x1 << 4,0x1 << 4,Internal comparator reference voltage as the source of ACMP(CRV)
ACMP,UseACMN0NSelect,ACMP_CTL_NEGSEL_VBG,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_NEGSEL_Msk,0x3 << 4,0x2 << 4,0x2 << 4,Internal Band-gap voltage as the source of ACMP
ACMP,UseACMN0NSelect,ACMP_CTL_NEGSEL_DAC,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_NEGSEL_Msk,0x3 << 4,0x3 << 4,0x3 << 4,DAC output voltage as the source of ACMP
ACMP,UseACMN0HysteresisSelect,ACMP_CTL_HYSTERESIS_DISABLE,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_HYSSEL_Msk,0x3 << 24,0x0 << 24,0x0 << 24,Disabling the hysteresis function
ACMP,UseACMN0HysteresisSelect,ACMP_CTL_HYSTERESIS_10MV,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_HYSSEL_Msk,0x3 << 24,0x1 << 24,0x1 << 24,Enabling the hysteresis function at 10mV
ACMP,UseACMN0HysteresisSelect,ACMP_CTL_HYSTERESIS_20MV,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_HYSSEL_Msk,0x3 << 24,0x2 << 24,0x2 << 24,Enabling the hysteresis function at 20mV
ACMP,UseACMN0HysteresisSelect,ACMP_CTL_HYSTERESIS_30MV,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_HYSSEL_Msk,0x3 << 24,0x3 << 24,0x3 << 24,Enabling the hysteresis function at 30mV
ACMP,UseACMP0AdvanceBoolean,1,ACMP0 Advanced configuration Enable
ACMP,UseACMP0FilterCntBoolean,1,ACMP0 Output filter Enable
ACMP,UseACMN0FilterCntSelect,ACMP_CTL_FILTSEL_OFF,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_FILTSEL_Msk,0x7 << 13,0x0 << 13,0x0 << 13,Filter function disabled
ACMP,UseACMN0FilterCntSelect,ACMP_CTL_FILTSEL_1PCLK,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_FILTSEL_Msk,0x7 << 13,0x1<< 13,0x1<< 13,1 PCLK filter count
ACMP,UseACMN0FilterCntSelect,ACMP_CTL_FILTSEL_2PCLK,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_FILTSEL_Msk,0x7 << 13,0x2<< 13,0x2<< 13,2 PCLK filter count
ACMP,UseACMN0FilterCntSelect,ACMP_CTL_FILTSEL_4PCLK,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_FILTSEL_Msk,0x7 << 13,0x3<< 13,0x3<< 13,4 PCLK filter count
ACMP,UseACMN0FilterCntSelect,ACMP_CTL_FILTSEL_8PCLK,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_FILTSEL_Msk,0x7 << 13,0x4<< 13,0x4<< 13,8 PCLK filter count
ACMP,UseACMN0FilterCntSelect,ACMP_CTL_FILTSEL_16PCLK,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_FILTSEL_Msk,0x7 << 13,0x5<< 13,0x5<< 13,16PCLK filter count
ACMP,UseACMN0FilterCntSelect,ACMP_CTL_FILTSEL_32PCLK,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_FILTSEL_Msk,0x7 << 13,0x6<< 13,0x6<< 13,32PCLK filter count
ACMP,UseACMN0FilterCntSelect,ACMP_CTL_FILTSEL_64PCLK,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_FILTSEL_Msk,0x7 << 13,0x7 << 13,0x7 << 13,64PCLK filter count
ACMP,UseACMP0INTENBoolean,0,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_ACMPIE_Msk,0x1<<1,0x0 << 0,0x0<<1,ACMP0 Interrupt Disable
ACMP,UseACMP0INTENBoolean,1,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_ACMPIE_Msk,0x1 << 1,ACMP_CTL_ACMPIE_Msk,0x1 << 1,ACMP0 Interrupt Enable
ACMP,UseACMP0INTCondSelect,ACMP_CTL_INTPOL_RF,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_INTPOL_Msk,0x3 << 8,0x0 << 8,0x0 << 8,Rising edge and Falling edge as interrupt condition
ACMP,UseACMP0INTCondSelect,ACMP_CTL_INTPOL_R,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_INTPOL_Msk,0x3 << 8,0x1 << 8,0x1 << 8,Rising edge as interrupt condition
ACMP,UseACMP0INTCondSelect,ACMP_CTL_INTPOL_F,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_INTPOL_Msk,0x3 << 8,0x2 << 8,0x2 << 8,Falling edge as interrupt condition
ACMP,UseACMP0OutputInverseENBoolean,0,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_ACMPOINV_Msk,0x1 << 3,0x0 << 3,0x0 << 3,Comparator Output Inverse Disable
ACMP,UseACMP0OutputInverseENBoolean,1,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_ACMPOINV_Msk,0x1 << 3,ACMP_CTL_ACMPOINV_Msk,0x1 << 3,Comparator Output Inverse Enable
ACMP,UseACMP0WKPENBoolean,0,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_WKEN_Msk,0x1 << 16,0x0 << 16,0x0 << 16,Wake-up function Disabled
ACMP,UseACMP0WKPENBoolean,1,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_WKEN_Msk,0x1 << 16,ACMP_CTL_WKEN_Msk,0x1 << 16,Wake-up function Enabled
ACMP,UseACMP0WinCmpENBoolean,0,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_WCMPSEL_Msk,0x1 << 18,0x0 << 18,0x0 << 18,Window Compare Mode Disabled
ACMP,UseACMP0WinCmpENBoolean,1,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_WCMPSEL_Msk,0x1 << 18,ACMP_CTL_WCMPSEL_Msk,0x1 << 18,Window Compare Mode is Selected
ACMP,UseACMP0WinLatchENBoolean,0,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_WLATEN_Msk,0x1 << 17,0x0 << 17,0x0 << 17,Window Latch Mode Disabled
ACMP,UseACMP0WinLatchENBoolean,1,ACMP01->CTL[0],0x40045000 + 0x0,ACMP_CTL_WLATEN_Msk,0x1 << 17,ACMP_CTL_WLATEN_Msk,0x1 << 17,Window Latch Mode Enabled
ACMP,UseACMP1ENBoolean,1,ACMP1 Enable
ACMP,UseACMP1PSelect,ACMP_CTL_POSSEL_P0,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_POSSEL_Msk,0x3 << 6,0x0<< 6,0x0<< 6,ACMP1_P0 pin as the source of ACMP
ACMP,UseACMP1PSelect,ACMP_CTL_POSSEL_P0,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_ACMPEN_Msk,0x1 << 0,ACMP_CTL_ACMPEN_Msk,0x1 << 0,ACMP1 Enable
ACMP,UseACMP1PSelect,ACMP_CTL_POSSEL_P1,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_POSSEL_Msk,0x3 << 6,0x1<< 6,0x1<< 6,ACMP1_P1 pin as the source of ACMP
ACMP,UseACMP1PSelect,ACMP_CTL_POSSEL_P1,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_ACMPEN_Msk,0x1 << 0,ACMP_CTL_ACMPEN_Msk,0x1 << 0,ACMP1 Enable
ACMP,UseACMP1PSelect,ACMP_CTL_POSSEL_P2,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_POSSEL_Msk,0x3 << 6,0x2<< 6,0x2<< 6,ACMP1_P2 pin as the source of ACMP
ACMP,UseACMP1PSelect,ACMP_CTL_POSSEL_P2,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_ACMPEN_Msk,0x1 << 0,ACMP_CTL_ACMPEN_Msk,0x1 << 0,ACMP1 Enable
ACMP,UseACMP1PSelect,ACMP_CTL_POSSEL_P3,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_POSSEL_Msk,0x3 << 6,0x3<< 6,0x3<< 6,ACMP1_P3 pin as the source of ACMP
ACMP,UseACMP1PSelect,ACMP_CTL_POSSEL_P3,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_ACMPEN_Msk,0x1 << 0,ACMP_CTL_ACMPEN_Msk,0x1 << 0,ACMP1 Enable
ACMP,UseACMN1NSelect,ACMP_CTL_NEGSEL_PIN,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_NEGSEL_Msk,0x3 << 4,0x0 << 4,0x0 << 4,ACMP negative input pin as the source of ACMP
ACMP,UseACMN1NSelect,ACMP_CTL_NEGSEL_CRV,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_NEGSEL_Msk,0x3 << 4,0x1 << 4,0x1 << 4,Internal comparator reference voltage as the source of ACMP(CRV)
ACMP,UseACMN1NSelect,ACMP_CTL_NEGSEL_VBG,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_NEGSEL_Msk,0x3 << 4,0x2 << 4,0x2 << 4,Internal Band-gap voltage as the source of ACMP
ACMP,UseACMN1NSelect,ACMP_CTL_NEGSEL_DAC,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_NEGSEL_Msk,0x3 << 4,0x3 << 4,0x3 << 4,DAC output voltage as the source of ACMP
ACMP,UseACMN1HysteresisSelect,ACMP_CTL_HYSTERESIS_DISABLE,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_HYSSEL_Msk,0x3 << 24,0x0 << 24,0x0 << 24,Disabling the hysteresis function
ACMP,UseACMN1HysteresisSelect,ACMP_CTL_HYSTERESIS_10MV,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_HYSSEL_Msk,0x3 << 24,0x1 << 24,0x1 << 24,Enabling the hysteresis function at 10mV
ACMP,UseACMN1HysteresisSelect,ACMP_CTL_HYSTERESIS_20MV,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_HYSSEL_Msk,0x3 << 24,0x2 << 24,0x2 << 24,Enabling the hysteresis function at 20mV
ACMP,UseACMN1HysteresisSelect,ACMP_CTL_HYSTERESIS_30MV,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_HYSSEL_Msk,0x3 << 24,0x3 << 24,0x3 << 24,Enabling the hysteresis function at 30mV
ACMP,UseACMP1AdvanceBoolean,1,ACMP1 Advanced configuration Enable
ACMP,UseACMP1FilterCntBoolean,1,ACMP1 Output filter Enable
ACMP,UseACMN1FilterCntSelect,ACMP_CTL_FILTSEL_OFF,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_FILTSEL_Msk,0x7 << 13,0x0 << 13,0x0 << 13,Filter function disabled
ACMP,UseACMN1FilterCntSelect,ACMP_CTL_FILTSEL_1PCLK,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_FILTSEL_Msk,0x7 << 13,0x1<< 13,0x1<< 13,1 PCLK filter count
ACMP,UseACMN1FilterCntSelect,ACMP_CTL_FILTSEL_2PCLK,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_FILTSEL_Msk,0x7 << 13,0x2<< 13,0x2<< 13,2 PCLK filter count
ACMP,UseACMN1FilterCntSelect,ACMP_CTL_FILTSEL_4PCLK,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_FILTSEL_Msk,0x7 << 13,0x3<< 13,0x3<< 13,4 PCLK filter count
ACMP,UseACMN1FilterCntSelect,ACMP_CTL_FILTSEL_8PCLK,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_FILTSEL_Msk,0x7 << 13,0x4<< 13,0x4<< 13,8 PCLK filter count
ACMP,UseACMN1FilterCntSelect,ACMP_CTL_FILTSEL_16PCLK,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_FILTSEL_Msk,0x7 << 13,0x5<< 13,0x5<< 13,16PCLK filter count
ACMP,UseACMN1FilterCntSelect,ACMP_CTL_FILTSEL_32PCLK,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_FILTSEL_Msk,0x7 << 13,0x6<< 13,0x6<< 13,32PCLK filter count
ACMP,UseACMN1FilterCntSelect,ACMP_CTL_FILTSEL_64PCLK,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_FILTSEL_Msk,0x7 << 13,0x7 << 13,0x7 << 13,64PCLK filter count
ACMP,UseACMP1INTENBoolean,0,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_ACMPIE_Msk,0x1<<1,0x0<<1,0x0<<1,ACMP1 Interrupt Disable
ACMP,UseACMP1INTENBoolean,1,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_ACMPIE_Msk,0x1 << 1,ACMP_CTL_ACMPIE_Msk,0x1 << 1,ACMP1 Interrupt Enable
ACMP,UseACMP1INTCondSelect,ACMP_CTL_INTPOL_RF,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_INTPOL_Msk,0x3 << 8,0x0 << 8,0x0 << 8,Rising edge and Falling edge as interrupt condition
ACMP,UseACMP1INTCondSelect,ACMP_CTL_INTPOL_R,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_INTPOL_Msk,0x3 << 8,0x1 << 8,0x1 << 8,Rising edge as interrupt condition
ACMP,UseACMP1INTCondSelect,ACMP_CTL_INTPOL_F,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_INTPOL_Msk,0x3 << 8,0x2 << 8,0x2 << 8,Falling edge as interrupt condition
ACMP,UseACMP1OutputInverseENBoolean,0,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_ACMPOINV_Msk,0x1 << 3,0x0 << 3,0x0 << 3,Comparator Output Inverse Disable
ACMP,UseACMP1OutputInverseENBoolean,1,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_ACMPOINV_Msk,0x1 << 3,ACMP_CTL_ACMPOINV_Msk,0x1 << 3,Comparator Output Inverse Enable
ACMP,UseACMP1WKPENBoolean,0,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_WKEN_Msk,0x1 << 16,0x0 << 16,0x0 << 16,Wake-up function Disabled
ACMP,UseACMP1WKPENBoolean,1,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_WKEN_Msk,0x1 << 16,ACMP_CTL_WKEN_Msk,0x1 << 16,Wake-up function Enabled
ACMP,UseACMP1WinCmpENBoolean,0,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_WCMPSEL_Msk,0x1 << 18,0x0 << 18,0x0 << 18,Window Compare Mode Disabled
ACMP,UseACMP1WinCmpENBoolean,1,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_WCMPSEL_Msk,0x1 << 18,ACMP_CTL_WCMPSEL_Msk,0x1 << 18,Window Compare Mode is Selected
ACMP,UseACMP1WinLatchENBoolean,0,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_WLATEN_Msk,0x1 << 17,0x0 << 17,0x0 << 17,Window Latch Mode Disabled
ACMP,UseACMP1WinLatchENBoolean,1,ACMP01->CTL[1],0x40045000 + 0x4,ACMP_CTL_WLATEN_Msk,0x1 << 17,ACMP_CTL_WLATEN_Msk,0x1 << 17,Window Latch Mode Enabled
ACMP,UseACMPCRVRefRadio,ACMP_VREF_CRVSSEL_AVDD,ACMP01->VREF,0x40045000 + 0xC,ACMP_VREF_CRVSSEL_Msk,0x1 << 6,0x0 << 6,0x0 << 6,AVDD is selected as CRV source voltage
ACMP,UseACMPCRVRefRadio,ACMP_VREF_CRVSSEL_INTVREF,ACMP01->VREF,0x40045000 + 0xC,ACMP_VREF_CRVSSEL_Msk,0x1 << 6,ACMP_VREF_CRVSSEL_Msk,0x1 << 6,SYS_VREFCTL register is selected as CRV source voltage.
ACMP,UseACMPCRVSettingInteger,0,ACMP01->VREF,0x40045000 + 0xC,ACMP_VREF_CRVCTL_Msk,0xf << 0,0x0,0x0,CRV source voltage * (1/6+0/24)
ACMP,UseACMPCRVSettingInteger,1,ACMP01->VREF,0x40045000 + 0xC,ACMP_VREF_CRVCTL_Msk,0xf << 0,0x1,0x1,CRV source voltage * (1/6+1/24)
ACMP,UseACMPCRVSettingInteger,2,ACMP01->VREF,0x40045000 + 0xC,ACMP_VREF_CRVCTL_Msk,0xf << 0,0x2,0x2,CRV source voltage * (1/6+2/24)
ACMP,UseACMPCRVSettingInteger,3,ACMP01->VREF,0x40045000 + 0xC,ACMP_VREF_CRVCTL_Msk,0xf << 0,0x3,0x3,CRV source voltage * (1/6+3/24)
ACMP,UseACMPCRVSettingInteger,4,ACMP01->VREF,0x40045000 + 0xC,ACMP_VREF_CRVCTL_Msk,0xf << 0,0x4,0x4,CRV source voltage * (1/6+4/24)
ACMP,UseACMPCRVSettingInteger,5,ACMP01->VREF,0x40045000 + 0xC,ACMP_VREF_CRVCTL_Msk,0xf << 0,0x5,0x5,CRV source voltage * (1/6+5/24)
ACMP,UseACMPCRVSettingInteger,6,ACMP01->VREF,0x40045000 + 0xC,ACMP_VREF_CRVCTL_Msk,0xf << 0,0x6,0x6,CRV source voltage * (1/6+6/24)
ACMP,UseACMPCRVSettingInteger,7,ACMP01->VREF,0x40045000 + 0xC,ACMP_VREF_CRVCTL_Msk,0xf << 0,0x7,0x7,CRV source voltage * (1/6+7/24)
ACMP,UseACMPCRVSettingInteger,8,ACMP01->VREF,0x40045000 + 0xC,ACMP_VREF_CRVCTL_Msk,0xf << 0,0x8,0x8,CRV source voltage * (1/6+8/24)
ACMP,UseACMPCRVSettingInteger,9,ACMP01->VREF,0x40045000 + 0xC,ACMP_VREF_CRVCTL_Msk,0xf << 0,0x9,0x9,CRV source voltage * (1/6+9/24)
ACMP,UseACMPCRVSettingInteger,10,ACMP01->VREF,0x40045000 + 0xC,ACMP_VREF_CRVCTL_Msk,0xf << 0,0xa,0xa,CRV source voltage * (1/6+10/24)
ACMP,UseACMPCRVSettingInteger,11,ACMP01->VREF,0x40045000 + 0xC,ACMP_VREF_CRVCTL_Msk,0xf << 0,0xb,0xb,CRV source voltage * (1/6+11/24)
ACMP,UseACMPCRVSettingInteger,12,ACMP01->VREF,0x40045000 + 0xC,ACMP_VREF_CRVCTL_Msk,0xf << 0,0xc,0xc,CRV source voltage * (1/6+12/24)
ACMP,UseACMPCRVSettingInteger,13,ACMP01->VREF,0x40045000 + 0xC,ACMP_VREF_CRVCTL_Msk,0xf << 0,0xd,0xd,CRV source voltage * (1/6+13/24)
ACMP,UseACMPCRVSettingInteger,14,ACMP01->VREF,0x40045000 + 0xC,ACMP_VREF_CRVCTL_Msk,0xf << 0,0xe,0xe,CRV source voltage * (1/6+14/24)
ACMP,UseACMPCRVSettingInteger,15,ACMP01->VREF,0x40045000 + 0xC,ACMP_VREF_CRVCTL_Msk,0xf << 0,0xf,0xf,CRV source voltage * (1/6+15/24)
UART0,UART0AutoBaudrateCheckbox,0,UART0->ALTCTL,0x40070000+0x2C,UART_ALTCTL_ABRDEN_Msk,0x1 << 18,0x0 << 18,0x0 << 18,Auto-baud rate detect function Disabled
UART0,UART0AutoBaudrateCheckbox,1,UART0->ALTCTL,0x40070000+0x2C,UART_ALTCTL_ABRDEN_Msk,0x1 << 18,UART_ALTCTL_ABRDEN_Msk,0x1 << 18,Auto-baud rate detect function Enabled
UART0,UART0AutoBaudrateCheckbox,1,UART0->ALTCTL,0x40070000+0x2C,UART_ALTCTL_ABRDBITS_Msk,0x3 << 19,0x0 << 19,0x0 << 19,1-bit time from START bit to the 1st rising edge. The input pattern shall be 0x01
UART0,UART0AutoBaudRateDetectINTSelect,0,UART0->INTEN,0x40070000+0x04,UART_INTEN_ABRIEN_Msk,0x1 << 18,0x0<< 18,0x0<< 18,Auto-baud Rate Interrupt Enable
UART0,UART0AutoBaudRateDetectINTSelect,1,UART0->INTEN,0x40070000+0x04,UART_INTEN_ABRIEN_Msk,0x1 << 18,UART_INTEN_ABRIEN_Msk,0x1 << 18,Auto-baud Rate Interrupt Enable
UART0,UART0AutoflowControlCheckbox,1
UART0,UART0Baudrateinteger,2400,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART0,UART0Baudrateinteger,2400,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART0,UART0Baudrateinteger,2400,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x4e1e << 0,0x4e1e << 0,Baud Rate is 2400bps
UART0,UART0Baudrateinteger,4800,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART0,UART0Baudrateinteger,4800,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART0,UART0Baudrateinteger,4800,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x270e << 0,0x270e << 0,Baud Rate is 4800bps
UART0,UART0Baudrateinteger,9600,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART0,UART0Baudrateinteger,9600,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART0,UART0Baudrateinteger,9600,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x1386 << 0,0x1386 << 0,Baud Rate is 9600bps
UART0,UART0Baudrateinteger,19200,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART0,UART0Baudrateinteger,19200,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART0,UART0Baudrateinteger,19200,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x9c2 << 0,0x9c2 << 0,Baud Rate is 19200bps
UART0,UART0Baudrateinteger,38400,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART0,UART0Baudrateinteger,38400,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART0,UART0Baudrateinteger,38400,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x4e0<< 0,0x4e0 << 0,Baud Rate is 38400bps
UART0,UART0Baudrateinteger,57600,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART0,UART0Baudrateinteger,57600,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART0,UART0Baudrateinteger,57600,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x33f<< 0,0x33f << 0,Baud Rate is 57600bps
UART0,UART0Baudrateinteger,115200,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART0,UART0Baudrateinteger,115200,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART0,UART0Baudrateinteger,115200,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x19f << 0,0x19f << 0,Baud Rate is 115200bps
UART0,UART0Baudrateinteger,460800,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART0,UART0Baudrateinteger,460800,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART0,UART0Baudrateinteger,460800,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x66 << 0,0x66 << 0,Baud Rate is 460800bps
UART0,UART0Baudrateinteger,1000000,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART0,UART0Baudrateinteger,1000000,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART0,UART0Baudrateinteger,1000000,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x2e << 0,0x2e << 0,Baud Rate is 1000000bps
UART0,UART0BITERRENCheckbox,0,UART0->LINCTL,0x40070000+0x34,UART_LINCTL_BITERREN_Msk,0x1 << 12,0x0 << 12,0x0 << 12,LIN Bit Error Detect Disable
UART0,UART0BITERRENCheckbox,1,UART0->LINCTL,0x40070000+0x34,UART_LINCTL_BITERREN_Msk,0x1 << 12,UART_LINCTL_BITERREN_Msk,0x1 << 12,LIN Bit Error Detect Enable
UART0,UART0BRKDETENCheckbox,0,UART0->LINCTL,0x40070000+0x34,UART_LINCTL_BRKDETEN_Msk,0x1 << 10,0x0 << 10,0x0 << 10,LIN Break Detection Disable
UART0,UART0BRKDETENCheckbox,1,UART0->LINCTL,0x40070000+0x34,UART_LINCTL_BRKDETEN_Msk,0x1 << 10,UART_LINCTL_BRKDETEN_Msk,0x1 << 10,LIN Break Detection Enable
UART0,UART0BSLengthSelect,1,UART0->LINCTL,0x40070000+0x34,UART_LINCTL_BSL_Msk,0x3 << 20,0x0 << 20,0x0 << 20,LIN Break/Sync Delimiter Length as 1 bit
UART0,UART0BSLengthSelect,2,UART0->LINCTL,0x40070000+0x34,UART_LINCTL_BSL_Msk,0x3 << 20,0x1<< 20,0x1<< 20,LIN Break/Sync Delimiter Length as 2 bits
UART0,UART0BSLengthSelect,3,UART0->LINCTL,0x40070000+0x34,UART_LINCTL_BSL_Msk,0x3 << 20,0x2 << 20,0x2 << 20,LIN Break/Sync Delimiter Length as 3 bits
UART0,UART0BSLengthSelect,4,UART0->LINCTL,0x40070000+0x34,UART_LINCTL_BSL_Msk,0x3 << 20,0x3 << 20,0x3 << 20,LIN Break/Sync Delimiter Length as 4 bits
UART0,UART0CTSACTLVLevelSelect,NUCODEGEN_UART0_CTS_HIGH_LEVEL_ACT,UART0->MODEMSTS,0x40070000+0x14,UART_MODEMSTS_CTSACTLV_Msk,0x1 << 8,0x0 << 8,0x0 << 8,nCTS pin input is high level active
UART0,UART0CTSACTLVLevelSelect,NUCODEGEN_UART0_CTS_HIGH_LEVEL_ACT,UART0->INTEN,0x40070000+0x04,UART_INTEN_ATOCTSEN_Msk,0x1 << 13,UART_INTEN_ATOCTSEN_Msk,0x1 << 13,nCTS Auto-flow Control Enable
UART0,UART0CTSACTLVLevelSelect,NUCODEGEN_UART0_CTS_LOW_LEVEL_ACT,UART0->MODEMSTS,0x40070000+0x14,UART_MODEMSTS_CTSACTLV_Msk,0x1 << 8,UART_MODEMSTS_CTSACTLV_Msk,0x1 << 8,nCTS pin input is low level active
UART0,UART0CTSACTLVLevelSelect,NUCODEGEN_UART0_CTS_LOW_LEVEL_ACT,UART0->INTEN,0x40070000+0x04,UART_INTEN_ATOCTSEN_Msk,0x1 << 13,UART_INTEN_ATOCTSEN_Msk,0x1 << 13,nCTS Auto-flow Control Enable
UART0,UART0DataWakeupTypeSelect,NUCODEGEN_UART0_DISABLE_DATA_WAKEUP,UART0->WKCTL,0x40070000+0x40,UART_WKCTL_WKDATEN_Msk,0x1 << 1,0x0 << 1,0x0 << 1,Incoming data wake-up system function Disabled
UART0,UART0DataWakeupTypeSelect,NUCODEGEN_UART0_DISABLE_DATA_WAKEUP,UART0->WKCTL,0x40070000+0x40,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,0x0 << 2,0x0<< 2,Received Data FIFO reached threshold wake-up system function Disabled
UART0,UART0DataWakeupTypeSelect,NUCODEGEN_UART0_DISABLE_DATA_WAKEUP,UART0->DWKCOMP,0x40070000+0x48,UART_DWKCOMP_STCOMP_Msk,0xffff << 0,0x0 << 0,0x0 << 0,UART Incoming Data Wake-up Compensation value
UART0,UART0DataWakeupTypeSelect,NUCODEGEN_UART0_DISABLE_DATA_WAKEUP,UART0->BRCOMP,0x40070000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0x0 << 0,0x0 << 0,Baud Rate Compensation Patten value
UART0,UART0DataWakeupTypeSelect,NUCODEGEN_UART0_DISABLE_DATA_WAKEUP,CLK->CLKSEL1,0x40000200+0x14,CLK_CLKSEL1_UART0SEL_Msk,0x7 << 24,0x4<< 24,0x4<< 24,UART0 Clock source as PCLK0
UART0,UART0DataWakeupTypeSelect,NUCODEGEN_UART0_INCOMING_DATA_WAKEUP,UART0->WKCTL,0x40070000+0x40,UART_WKCTL_WKDATEN_Msk,0x1 << 1,UART_WKCTL_WKDATEN_Msk,0x1 << 1,Incoming data wake-up system function Enabled
UART0,UART0DataWakeupTypeSelect,NUCODEGEN_UART0_INCOMING_DATA_WAKEUP,UART0->DWKCOMP,0x40070000+0x48,UART_DWKCOMP_STCOMP_Msk,0xffff << 0,0x0 << 0,0x208 << 0,UART Incoming Data Wake-up Compensation value
UART0,UART0DataWakeupTypeSelect,NUCODEGEN_UART0_INCOMING_DATA_WAKEUP,UART0->BRCOMP,0x40070000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0x1ff << 0,0x0 << 0,Baud Rate Compensation Patten value
UART0,UART0DataWakeupTypeSelect,NUCODEGEN_UART0_INCOMING_DATA_WAKEUP,CLK->CLKSEL1,0x40000200+0x14,CLK_CLKSEL1_UART0SEL_Msk,0x7 << 24,0x3<< 24,0x3<< 24,UART0 Clock source as HIRC
UART0,UART0DataWakeupTypeSelect,NUCODEGEN_UART0_INCOMING_DATA_WAKEUP,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART0,UART0DataWakeupTypeSelect,NUCODEGEN_UART0_INCOMING_DATA_WAKEUP,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART0,UART0DataWakeupTypeSelect,NUCODEGEN_UART0_INCOMING_DATA_WAKEUP,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x1386 << 0,0x1386 << 0,Baud Rate is 9600bps
UART0,UART0DataWakeupTypeSelect,NUCODEGEN_UART0_FIFO_THRESHOLD_WAKEUP,UART0->WKCTL,0x40070000+0x40,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,Received Data FIFO reached threshold wake-up system function Enable
UART0,UART0DataWakeupTypeSelect,NUCODEGEN_UART0_FIFO_THRESHOLD_WAKEUP,UART0->DWKCOMP,0x40070000+0x48,UART_DWKCOMP_STCOMP_Msk,0xffff << 0,0x0 << 0,0x0 << 0,UART Incoming Data Wake-up Compensation value
UART0,UART0DataWakeupTypeSelect,NUCODEGEN_UART0_FIFO_THRESHOLD_WAKEUP,UART0->BRCOMP,0x40070000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0xa5 << 0,0xa5 << 0,Baud Rate Compensation Patten value
UART0,UART0DataWakeupTypeSelect,NUCODEGEN_UART0_FIFO_THRESHOLD_WAKEUP,CLK->CLKSEL1,0x40000200+0x14,CLK_CLKSEL1_UART0SEL_Msk,0x7 << 24,0x2<< 24,0x2<< 24,UART0 Clock source as LXT
UART0,UART0DataWakeupTypeSelect,NUCODEGEN_UART0_FIFO_THRESHOLD_WAKEUP,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART0,UART0DataWakeupTypeSelect,NUCODEGEN_UART0_FIFO_THRESHOLD_WAKEUP,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART0,UART0DataWakeupTypeSelect,NUCODEGEN_UART0_FIFO_THRESHOLD_WAKEUP,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x1 << 0,0x1 << 0,Baud Rate is 9600bps
UART0,UART0FunctionRadio,NUCODEGEN_UART0_FUNCSEL_UART,UART0->FUNCSEL,0x40070000+0x30,UART_FUNCSEL_FUNCSEL_Msk,0x7 << 0,0x0 << 0,0x0 << 0,Selecte Function as UART Mode
UART0,UART0FunctionRadio,NUCODEGEN_UART0_FUNCSEL_LIN,UART0->FUNCSEL,0x40070000+0x30,UART_FUNCSEL_FUNCSEL_Msk,0x7 << 0,0x1 << 0,0x1 << 0,Selecte Function as LINMode
UART0,UART0FunctionRadio,NUCODEGEN_UART0_FUNCSEL_IrDA,UART0->FUNCSEL,0x40070000+0x30,UART_FUNCSEL_FUNCSEL_Msk,0x7 << 0,0x2 << 0,0x2 << 0,Selecte Function as IrDA Mode
UART0,UART0FunctionRadio,NUCODEGEN_UART0_FUNCSEL_RS485,UART0->FUNCSEL,0x40070000+0x30,UART_FUNCSEL_FUNCSEL_Msk,0x7 << 0,0x3 << 0,0x3 << 0,Selecte Function as RS485 Mode
UART0,UART0FunctionRadio,NUCODEGEN_UART0_FUNCSEL_SINGLE_WIRE,UART0->FUNCSEL,0x40070000+0x30,UART_FUNCSEL_FUNCSEL_Msk,0x7 << 0,0x4 << 0,0x4 << 0,Selecte Function as Single-wire Mode
UART0,UART0HeaderSelect,NUCODEGEN_UART0_LINCTL_HSEL_BREAK,UART0->LINCTL,0x40070000+0x34,UART_LINCTL_HSEL_Msk,0x3 << 22,0x0 << 22,0x0 << 22,LIN Header Select to break field
UART0,UART0HeaderSelect,NUCODEGEN_UART0_LINCTL_HSEL_BREAK_SYNC,UART0->LINCTL,0x40070000+0x34,UART_LINCTL_HSEL_Msk,0x3 << 22,0x1 << 22,0x1 << 22,LIN Header Select to break field and sync field
UART0,UART0HeaderSelect,NUCODEGEN_UART0_LINCTL_HSEL_BREAK_SYNC_ID,UART0->LINCTL,0x40070000+0x34,UART_LINCTL_HSEL_Msk,0x3 << 22,0x2 << 22,0x2 << 22,LIN Header Select to break field, sync field and ID field
UART0,UART0IntCheckbox,1
UART0,UART0INTMASKMultipleSelect,UART_INTEN_RDAIEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_RDAIEN_Msk,0x1 << 0,UART_INTEN_RDAIEN_Msk,0x1 << 0,Receive Data Available Interrupt Enable
UART0,UART0INTMASKMultipleSelect,UART_INTEN_THREIEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_THREIEN_Msk,0x1 << 1,UART_INTEN_THREIEN_Msk,0x1 << 1,Transmit Holding Register Empty Interrupt Enable
UART0,UART0INTMASKMultipleSelect,UART_INTEN_RLSIEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_RLSIEN_Msk,0x1 << 2,UART_INTEN_RLSIEN_Msk,0x1 << 2,Receive Line Status Interrupt Enable
UART0,UART0INTMASKMultipleSelect,UART_INTEN_MODEMIEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_MODEMIEN_Msk,0x1 << 3,UART_INTEN_MODEMIEN_Msk,0x1 << 3,Modem Status Interrupt Enable
UART0,UART0INTMASKMultipleSelect,UART_INTEN_RXTOIEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_RXTOIEN_Msk,0x1 << 4,UART_INTEN_RXTOIEN_Msk,0x1 << 4,RX Time-out Interrupt Enable
UART0,UART0INTMASKMultipleSelect,UART_INTEN_BUFERRIEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_BUFERRIEN_Msk,0x1 << 5,UART_INTEN_BUFERRIEN_Msk,0x1 << 5,Buffer Error Interrupt Enable
UART0,UART0INTMASKMultipleSelect,UART_INTEN_WKIEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,UART_INTEN_WKIEN_Msk,0x1 << 6,Wake-up Interrupt Enable
UART0,UART0INTMASKMultipleSelect,UART_INTEN_ABRIEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_ABRIEN_Msk,0x1 << 18,UART_INTEN_ABRIEN_Msk,0x1 << 18,Auto-baud Rate Interrupt Enable
UART0,UART0INTMASKMultipleSelect,UART_INTEN_TXENDIEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_TXENDIEN_Msk,0x1 << 22,UART_INTEN_TXENDIEN_Msk,0x1 << 22,Transmitter Empty Interrupt Enable
UART0,UART0IRDABaudrateinteger,2400,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART0,UART0IRDABaudrateinteger,2400,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART0,UART0IRDABaudrateinteger,2400,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x4e0 << 0,0x4e0 << 0,Baud Rate is 2400bps
UART0,UART0IRDABaudrateinteger,4800,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART0,UART0IRDABaudrateinteger,4800,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART0,UART0IRDABaudrateinteger,4800,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x26f << 0,0x26f << 0,Baud Rate is 4800bps
UART0,UART0IRDABaudrateinteger,9600,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART0,UART0IRDABaudrateinteger,9600,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART0,UART0IRDABaudrateinteger,9600,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x137 << 0,0x137 << 0,Baud Rate is 9600bps
UART0,UART0IRDABaudrateinteger,14400,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART0,UART0IRDABaudrateinteger,14400,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART0,UART0IRDABaudrateinteger,14400,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0xce << 0,0xce << 0,Baud Rate is 14400bps
UART0,UART0IRDABaudrateinteger,19200,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART0,UART0IRDABaudrateinteger,19200,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART0,UART0IRDABaudrateinteger,19200,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x9a << 0,0x9a << 0,Baud Rate is 19200bps
UART0,UART0IRDABaudrateinteger,38400,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART0,UART0IRDABaudrateinteger,38400,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART0,UART0IRDABaudrateinteger,38400,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x4c << 0,0x4c << 0,Baud Rate is 38400bps
UART0,UART0IRDABaudrateinteger,57600,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART0,UART0IRDABaudrateinteger,57600,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART0,UART0IRDABaudrateinteger,57600,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x32 << 0,0x32 << 0,Baud Rate is 57600bps
UART0,UART0IRDABaudrateinteger,115200,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART0,UART0IRDABaudrateinteger,115200,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART0,UART0IRDABaudrateinteger,115200,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x26f << 0,0x18 << 0,Baud Rate is 115200bps
UART0,UART0IRDAIntCheckbox,0
UART0,UART0IRDAIntCheckbox,1
UART0,UART0IRDAINTMASKMultipleSelect,UART_INTEN_RDAIEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_RDAIEN_Msk,0x1 << 0,UART_INTEN_RDAIEN_Msk,0x1 << 0,Receive Data Available Interrupt Enable
UART0,UART0IRDAINTMASKMultipleSelect,UART_INTEN_THREIEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_THREIEN_Msk,0x1 << 1,UART_INTEN_THREIEN_Msk,0x1 << 1,Transmit Holding Register Empty Interrupt Enable
UART0,UART0IRDAINTMASKMultipleSelect,UART_INTEN_RXTOIEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_RXTOIEN_Msk,0x1 << 4,UART_INTEN_RXTOIEN_Msk,0x1 << 4,RX Time-out Interrupt Enable
UART0,UART0IRDAINTMASKMultipleSelect,UART_INTEN_TXENDIEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_TXENDIEN_Msk,0x1 << 22,UART_INTEN_TXENDIEN_Msk,0x1 << 22,Transmitter Empty Interrupt Enable
UART0,UART0IrDAModeRadio,UART_IRDA_RXEN,UART0->IRDA,0x40070000+0x28,UART_IRDA_TXEN_Msk,0x1 << 1,0x0 << 1,0x0 << 1,IrDA Transmitter Disabled and Receiver Enabled
UART0,UART0IrDAModeRadio,UART_IRDA_RXEN,UART0->IRDA,0x40070000+0x28,UART_IRDA_RXINV_Msk,0x1 << 6,UART_IRDA_RXINV_Msk,0x1 << 6,Inverse receiving input signal
UART0,UART0IrDAModeRadio,UART_IRDA_TXEN,UART0->IRDA,0x40070000+0x28,UART_IRDA_TXEN_Msk,0x1 << 1,0x1 << 1,0x1 << 1,IrDA Transmitter Enabled and Receiver Disabled
UART0,UART0IrDAModeRadio,UART_IRDA_TXEN,UART0->IRDA,0x40070000+0x28,UART_IRDA_TXINV_Msk,0x1 << 5,0x0 << 5,0x0 << 5,None inverse transmitting signal
UART0,UART0LinBaudrateinteger,2400,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART0,UART0LinBaudrateinteger,2400,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART0,UART0LinBaudrateinteger,2400,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x4e1e << 0,0x4e1e << 0,Baud Rate is 2400bps
UART0,UART0LinBaudrateinteger,4800,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART0,UART0LinBaudrateinteger,4800,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART0,UART0LinBaudrateinteger,4800,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x270e << 0,0x270e << 0,Baud Rate is 4800bps
UART0,UART0LinBaudrateinteger,9600,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART0,UART0LinBaudrateinteger,9600,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART0,UART0LinBaudrateinteger,9600,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x1386 << 0,0x1386 << 0,Baud Rate is 9600bps
UART0,UART0LinBaudrateinteger,19200,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART0,UART0LinBaudrateinteger,19200,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART0,UART0LinBaudrateinteger,19200,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x9c2 << 0,0x9c2 << 0,Baud Rate is 19200bps
UART0,UART0LinBaudrateinteger,20000,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART0,UART0LinBaudrateinteger,20000,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART0,UART0LinBaudrateinteger,20000,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x95e<< 0,0x95e<< 0,Baud Rate is 20000bps
UART0,UART0LINBusIntCheckbox,0,UART0->INTEN,0x40070000+0x04,UART_INTEN_LINIEN_Msk,0x1 << 8,0x0 << 8,0x0 << 8,LIN Bus Interrupt Disable
UART0,UART0LINBusIntCheckbox,1,UART0->INTEN,0x40070000+0x04,UART_INTEN_LINIEN_Msk,0x1 << 8,UART_INTEN_LINIEN_Msk,0x1 << 8,LIN Bus Interrupt Enable
UART0,UART0LINCTLBreakFieldLengthInteger,12,UART0->LINCTL,0x40070000+0x34,UART_LINCTL_BRKFL_Msk,0xf << 16,0xb<< 16,0xb<< 16,LIN Break Field Length as 12 bits
UART0,UART0LINCTLBreakFieldLengthInteger,13,UART0->LINCTL,0x40070000+0x34,UART_LINCTL_BRKFL_Msk,0xf << 16,0xc<< 16,0xc<< 16,LIN Break Field Length as 13 bits
UART0,UART0LINCTLBreakFieldLengthInteger,14,UART0->LINCTL,0x40070000+0x34,UART_LINCTL_BRKFL_Msk,0xf << 16,0xd<< 16,0xd<< 16,LIN Break Field Length as 14 bits
UART0,UART0LINCTLBreakFieldLengthInteger,15,UART0->LINCTL,0x40070000+0x34,UART_LINCTL_BRKFL_Msk,0xf << 16,0xe<< 16,0xe<< 16,LIN Break Field Length as 15 bits
UART0,UART0LINCTLBreakFieldLengthInteger,16,UART0->LINCTL,0x40070000+0x34,UART_LINCTL_BRKFL_Msk,0xf << 16,0xf << 16,0xf << 16,LIN Break Field Length as 16 bits
UART0,UART0LINModeRadio,NUCODEGEN_UART0_LIN_MASTER_MODE,UART0->LINCTL,0x40070000+0x34,UART_LINCTL_SLVEN_Msk,0x1 << 0,0x0 << 0,0x0 << 0,Selecte LIN Master Mode
UART0,UART0LINModeRadio,NUCODEGEN_UART0_LIN_SLAVE_MODE,UART0->LINCTL,0x40070000+0x34,UART_LINCTL_SLVEN_Msk,0x1 << 0,UART_LINCTL_SLVEN_Msk,0x1 << 0,Selecte LIN Slave Mode
UART0,UART0LINModeRadio,NUCODEGEN_UART0_LIN_SLAVE_MODE,UART0->LINCTL,0x40070000+0x34,UART_LINCTL_MUTE_Msk,0x1 << 4,UART_LINCTL_MUTE_Msk,0x1 << 4,LIN Mute Mode Enable
UART0,UART0LINModeRadio,NUCODEGEN_UART0_LIN_SLAVE_MODE,UART0->LINCTL,0x40070000+0x34,UART_LINCTL_IDPEN_Msk,0x1 << 9,UART_LINCTL_IDPEN_Msk,0x1 << 9,LIN ID Parity Enable
UART0,UART0LINRXOFFCheckbox,0,UART0->LINCTL,0x40070000+0x34,UART_LINCTL_LINRXOFF_Msk,0x1 << 11,0x0 << 11,0x0 << 11,LIN receiver Enabled
UART0,UART0LINRXOFFCheckbox,1,UART0->LINCTL,0x40070000+0x34,UART_LINCTL_LINRXOFF_Msk,0x1 << 11,UART_LINCTL_LINRXOFF_Msk,0x1<< 11,LIN receiver Disabled
UART0,UART0ModemINTSelect,0,UART0->INTEN,0x40070000+0x04,UART_INTEN_MODEMIEN_Msk,0x1 << 3,0x0 << 3,0x0 << 3,Modem Status Interrupt Enable
UART0,UART0ModemINTSelect,1,UART0->INTEN,0x40070000+0x04,UART_INTEN_MODEMIEN_Msk,0x1 << 3,UART_INTEN_MODEMIEN_Msk,0x1 << 3,Modem Status Interrupt Enable
UART0,UART0nCTSWakeupSelect,0,UART0->WKCTL,0x40070000+0x40,UART_WKCTL_WKCTSEN_Msk,0x1 << 0,0x0<< 0,0x0<< 0,nCTS Wake-up system function Disabled
UART0,UART0nCTSWakeupSelect,1,UART0->WKCTL,0x40070000+0x40,UART_WKCTL_WKCTSEN_Msk,0x1 << 0,UART_WKCTL_WKCTSEN_Msk,0x1 << 0,nCTS Wake-up system function Enabled
UART0,UART0ParityBitSelect,UART_PARITY_NONE,UART0->LINE,0x40070000+0x0C,UART_LINE_PBE_Msk,0x1 << 3,0x0 << 3,0x0 << 3,None Parity Setting
UART0,UART0ParityBitSelect,UART_PARITY_NONE,UART0->LINE,0x40070000+0x0C,UART_LINE_EPE_Msk,0x1 << 4,0x0 << 4,0x0 << 4,None Parity Setting
UART0,UART0ParityBitSelect,UART_PARITY_ODD,UART0->LINE,0x40070000+0x0C,UART_LINE_PBE_Msk,0x1 << 3,UART_LINE_PBE_Msk,0x1 << 3,ODD Parity Setting
UART0,UART0ParityBitSelect,UART_PARITY_ODD,UART0->LINE,0x40070000+0x0C,UART_LINE_EPE_Msk,0x1 << 4,0x0 << 4,0x0 << 4,ODD Parity Setting
UART0,UART0ParityBitSelect,UART_PARITY_EVEN,UART0->LINE,0x40070000+0x0C,UART_LINE_PBE_Msk,0x1 << 3,UART_LINE_PBE_Msk,0x1 << 3,EVEN Parity Setting
UART0,UART0ParityBitSelect,UART_PARITY_EVEN,UART0->LINE,0x40070000+0x0C,UART_LINE_EPE_Msk,0x1 << 4,UART_LINE_EPE_Msk,0x1 << 4,EVEN Parity Setting
UART0,UART0ParityBitSelect,UART_PARITY_MARK,UART0->LINE,0x40070000+0x0C,UART_LINE_PBE_Msk,0x1 << 3,UART_LINE_PBE_Msk,0x1 << 3,MARK Parity Setting
UART0,UART0ParityBitSelect,UART_PARITY_MARK,UART0->LINE,0x40070000+0x0C,UART_LINE_EPE_Msk,0x1 << 4,0x0 << 4,0x0 << 4,MARK Parity Setting
UART0,UART0ParityBitSelect,UART_PARITY_MARK,UART0->LINE,0x40070000+0x0C,UART_LINE_SPE_Msk,0x1 << 5,UART_LINE_SPE_Msk,0x1 << 5,MARK Parity Setting
UART0,UART0ParityBitSelect,UART_PARITY_SPACE,UART0->LINE,0x40070000+0x0C,UART_LINE_PBE_Msk,0x1 << 3,UART_LINE_PBE_Msk,0x1 << 3,SPACE Parity Setting
UART0,UART0ParityBitSelect,UART_PARITY_SPACE,UART0->LINE,0x40070000+0x0C,UART_LINE_EPE_Msk,0x1 << 4,UART_LINE_EPE_Msk,0x1 << 4,SPACE Parity Setting
UART0,UART0ParityBitSelect,UART_PARITY_SPACE,UART0->LINE,0x40070000+0x0C,UART_LINE_SPE_Msk,0x1 << 5,UART_LINE_SPE_Msk,0x1 << 5,SPACE Parity Setting
UART0,UART0PDMACheckbox,1
UART0,UART0PDMASelectCheckbox,0,UART0->INTEN,0x40070000+0x04,0x3 << 14,0x3 << 14,0x0<< 14,0x0 << 14,Disable Tx PDAM and Rx PDMA
UART0,UART0PDMASelectCheckbox,UART_INTEN_TXPDMAEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_TXPDMAEN_Msk,0x1 << 14,0x1 << 14,0x1 << 14,Enable Tx PDAM
UART0,UART0PDMASelectCheckbox,UART_INTEN_RXPDMAEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_RXPDMAEN_Msk,0x1 << 15,0x1 << 15,0x1 << 15,Enable Rx PDMA
UART0,UART0PIDInteger,0,UART0->LINCTL,0x40070000+0x34,0x3f << 24,0x3f << 24,0x0 << 24,0x0 << 24,LIN PID valueas 0
UART0,UART0PIDInteger,1,UART0->LINCTL,0x40070000+0x34,0x3f << 24,0x3f << 24,0x1<< 24,0x1<< 24,LIN PID value as 1
UART0,UART0PIDInteger,2,UART0->LINCTL,0x40070000+0x34,0x3f << 24,0x3f << 24,0x2<< 24,0x2<< 24,LIN PID value as 2
UART0,UART0PIDInteger,4,UART0->LINCTL,0x40070000+0x34,0x3f << 24,0x3f << 24,0x4 << 24,0x4 << 24,LIN PID value as 4
UART0,UART0PIDInteger,8,UART0->LINCTL,0x40070000+0x34,0x3f << 24,0x3f << 24,0x8 << 24,0x8 << 24,LIN PID value as 8
UART0,UART0PIDInteger,16,UART0->LINCTL,0x40070000+0x34,0x3f << 24,0x3f << 24,0x10 << 24,0x10 << 24,LIN PID value as 16
UART0,UART0PIDInteger,32,UART0->LINCTL,0x40070000+0x34,0x3f << 24,0x3f << 24,0x20 << 24,0x20 << 24,LIN PID value as 32
UART0,UART0PIDInteger,63,UART0->LINCTL,0x40070000+0x34,0x3f << 24,0x3f << 24,0x3f<< 24,0x3f<< 24,LIN PID value as 63
UART0,UART0RS485AddrMVInteger,0,UART0->ALTCTL,0x40070000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x0<< 24,0x0<< 24,Address Match Value is 0
UART0,UART0RS485AddrMVInteger,1,UART0->ALTCTL,0x40070000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x1<< 24,0x1<< 24,Address Match Value is 1
UART0,UART0RS485AddrMVInteger,2,UART0->ALTCTL,0x40070000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x2<< 24,0x2<< 24,Address Match Value is 2
UART0,UART0RS485AddrMVInteger,4,UART0->ALTCTL,0x40070000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x4<< 24,0x4<< 24,Address Match Value is 4
UART0,UART0RS485AddrMVInteger,8,UART0->ALTCTL,0x40070000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x8<< 24,0x8<< 24,Address Match Value is 8
UART0,UART0RS485AddrMVInteger,16,UART0->ALTCTL,0x40070000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x10<< 24,0x10<< 24,Address Match Value is 16
UART0,UART0RS485AddrMVInteger,32,UART0->ALTCTL,0x40070000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x20<< 24,0x20<< 24,Address Match Value is 32
UART0,UART0RS485AddrMVInteger,64,UART0->ALTCTL,0x40070000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x40<< 24,0x40<< 24,Address Match Value is 64
UART0,UART0RS485AddrMVInteger,128,UART0->ALTCTL,0x40070000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x80<< 24,0x80<< 24,Address Match Value is 128
UART0,UART0RS485AddrMVInteger,255,UART0->ALTCTL,0x40070000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0xff << 24,0xff << 24,Address Match Value is 255
UART0,UART0RS485Baudrateinteger,2400,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART0,UART0RS485Baudrateinteger,2400,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART0,UART0RS485Baudrateinteger,2400,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x4e1e << 0,0x4e1e << 0,Baud Rate is 2400bps
UART0,UART0RS485Baudrateinteger,115200,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART0,UART0RS485Baudrateinteger,115200,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART0,UART0RS485Baudrateinteger,115200,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x19f << 0,0x19f << 0,Baud Rate is 115200bps
UART0,UART0RS485Baudrateinteger,1000000,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART0,UART0RS485Baudrateinteger,1000000,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART0,UART0RS485Baudrateinteger,1000000,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x2e << 0,0x2e << 0,Baud Rate is 1000000bps
UART0,UART0RS485CTLRadio,NUCODEGEN_UART0_RS485_ADD_MODE,UART0->LINE,0x40070000+0x0C,UART_LINE_WLS_Msk,0x3 << 0,0x3 << 0,0x3 << 0,UART word length as 8 bits
UART0,UART0RS485CTLRadio,NUCODEGEN_UART0_RS485_ADD_MODE,UART0->LINE,0x40070000+0x0C,UART_LINE_PBE_Msk,0x1 << 3,UART_LINE_PBE_Msk,0x1 << 3,EVEN Parity Setting
UART0,UART0RS485CTLRadio,NUCODEGEN_UART0_RS485_ADD_MODE,UART0->LINE,0x40070000+0x0C,UART_LINE_EPE_Msk,0x1 << 4,UART_LINE_EPE_Msk,0x1 << 4,EVEN Parity Setting
UART0,UART0RS485CTLRadio,NUCODEGEN_UART0_RS485_ADD_MODE,UART0->MODEM,0x40070000+0x10,UART_MODEM_RTSACTLV_Msk,0x1 << 9,0x0<< 9,0x0<< 9,nRTS pin output is high level active
UART0,UART0RS485CTLRadio,NUCODEGEN_UART0_RS485_ADD_MODE,UART0->ALTCTL,0x40070000+0x2C,UART_ALTCTL_RS485AAD_Msk,0x1 << 9,UART_ALTCTL_RS485AAD_Msk,0x1 << 9,RS-485 Auto Address Detection Operation mode (AAD) Enabled
UART0,UART0RS485CTLRadio,NUCODEGEN_UART0_RS485_ADD_MODE,UART0->ALTCTL,0x40070000+0x2C,UART_ALTCTL_RS485AUD_Msk,0x1 << 10,UART_ALTCTL_RS485AUD_Msk,0x1 << 10,RS-485 Auto Direction Operation function (AUD) Enabled.
UART0,UART0RS485CTLRadio,NUCODEGEN_UART0_RS485_ADD_MODE,UART0->ALTCTL,0x40070000+0x2C,UART_ALTCTL_ADDRDEN_Msk,0x1 << 15,UART_ALTCTL_ADDRDEN_Msk,0x1 << 15,Address detection mode Enabled
UART0,UART0RS485CTLRadio,NUCODEGEN_UART0_RS485_NMM_MODE,UART0->LINE,0x40070000+0x0C,UART_LINE_WLS_Msk,0x3 << 0,0x3 << 0,0x3 << 0,UART word length as 8 bits
UART0,UART0RS485CTLRadio,NUCODEGEN_UART0_RS485_NMM_MODE,UART0->LINE,0x40070000+0x0C,UART_LINE_PBE_Msk,0x1 << 3,UART_LINE_PBE_Msk,0x1 << 3,EVEN Parity Setting
UART0,UART0RS485CTLRadio,NUCODEGEN_UART0_RS485_NMM_MODE,UART0->LINE,0x40070000+0x0C,UART_LINE_EPE_Msk,0x1 << 4,UART_LINE_EPE_Msk,0x1 << 4,EVEN Parity Setting
UART0,UART0RS485CTLRadio,NUCODEGEN_UART0_RS485_NMM_MODE,UART0->MODEM,0x40070000+0x10,UART_MODEM_RTSACTLV_Msk,0x1 << 9,0x0<< 9,0x0<< 9,nRTS pin output is high level active
UART0,UART0RS485CTLRadio,NUCODEGEN_UART0_RS485_NMM_MODE,UART0->ALTCTL,0x40070000+0x2C,UART_ALTCTL_RS485NMM_Msk,0x1 << 8,UART_ALTCTL_RS485NMM_Msk,0x1 << 8,RS-485 Normal Multi-drop Operation Mode (NMM)
UART0,UART0RS485CTLRadio,NUCODEGEN_UART0_RS485_NMM_MODE,UART0->ALTCTL,0x40070000+0x2C,UART_ALTCTL_RS485AUD_Msk,0x1 << 10,UART_ALTCTL_RS485AUD_Msk,0x1 << 10,RS-485 Auto Direction Operation function (AUD) Enabled.
UART0,UART0RS485CTLRadio,NUCODEGEN_UART0_RS485_NMM_MODE,UART0->ALTCTL,0x40070000+0x2C,UART_ALTCTL_ADDRDEN_Msk,0x1 << 15,UART_ALTCTL_ADDRDEN_Msk,0x1 << 15,Address detection mode Enabled
UART0,UART0RS485IntCheckbox,1
UART0,UART0RS485INTMASKMultipleSelect,UART_INTEN_RDAIEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_RDAIEN_Msk,0x1 << 0,UART_INTEN_RDAIEN_Msk,0x1 << 0,Receive Data Available Interrupt Enable
UART0,UART0RS485INTMASKMultipleSelect,UART_INTEN_THREIEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_THREIEN_Msk,0x1 << 1,UART_INTEN_THREIEN_Msk,0x1 << 1,Transmit Holding Register Empty Interrupt Enable
UART0,UART0RS485INTMASKMultipleSelect,UART_INTEN_RLSIEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_RLSIEN_Msk,0x1 << 2,UART_INTEN_RLSIEN_Msk,0x1 << 2,Receive Line Status Interrupt Enable
UART0,UART0RS485INTMASKMultipleSelect,UART_INTEN_RXTOIEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_RXTOIEN_Msk,0x1 << 4,UART_INTEN_RXTOIEN_Msk,0x1 << 4,RX Time-out Interrupt Enable
UART0,UART0RS485INTMASKMultipleSelect,UART_INTEN_BUFERRIEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_BUFERRIEN_Msk,0x1 << 5,UART_INTEN_BUFERRIEN_Msk,0x1 << 5,Buffer Error Interrupt Enable
UART0,UART0RS485INTMASKMultipleSelect,UART_INTEN_WKIEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,UART_INTEN_WKIEN_Msk,0x1 << 6,Wake-up Interrupt Enable
UART0,UART0RS485INTMASKMultipleSelect,UART_INTEN_TXENDIEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_TXENDIEN_Msk,0x1 << 22,UART_INTEN_TXENDIEN_Msk,0x1 << 22,Transmitter Empty Interrupt Enable
UART0,UART0RS485RxFifoLevelSelect,UART_FIFO_RFITL_1BYTE,UART0->FIFO,0x40070000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x0 << 4,0x0 << 4,RX FIFO Interrupt Trigger Level is 1 byte
UART0,UART0RS485RxFifoLevelSelect,UART_FIFO_RFITL_4BYTES,UART0->FIFO,0x40070000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x1 << 4,0x1 << 4,RX FIFO Interrupt Trigger Level is 4 bytes
UART0,UART0RS485RxFifoLevelSelect,UART_FIFO_RFITL_8BYTES,UART0->FIFO,0x40070000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x2 << 4,0x2 << 4,RX FIFO Interrupt Trigger Level is 8 bytes
UART0,UART0RS485RxFifoLevelSelect,UART_FIFO_RFITL_14BYTES,UART0->FIFO,0x40070000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x3 << 4,0x3 << 4,RX FIFO Interrupt Trigger Level is 14 bytes
UART0,UART0RS485ThresholdWakeupSelec,1,UART0->BRCOMP,0x40070000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0x5a << 0,0x5a << 0,Baud Rate Compensation Patten value
UART0,UART0RS485ThresholdWakeupSelect,0,UART0->WKCTL,0x40070000+0x40,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,0x0<< 2,0x0<< 2,Received Data FIFO reached threshold wake-up system function Disabled
UART0,UART0RS485ThresholdWakeupSelect,1,UART0->WKCTL,0x40070000+0x40,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,Received Data FIFO reached threshold wake-up system function Enabled
UART0,UART0RS485ThresholdWakeupSelect,1,CLK->CLKSEL1,0x40000200+0x14,CLK_CLKSEL1_UART0SEL_Msk,0x7 << 24,0x2<< 24,0x2<< 24,UART0 Clock source as LXT
UART0,UART0RS485ThresholdWakeupSelect,1,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART0,UART0RS485ThresholdWakeupSelect,1,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART0,UART0RS485ThresholdWakeupSelect,1,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x1 << 0,0x1 << 0,Baud Rate is 9600bps
UART0,UART0RS485TimeoutCounterCheckbox,0,UART0->INTEN,0x40070000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,0x0 << 11,0x0<< 11,Receive Buffer Time-out counter Disabled
UART0,UART0RS485TimeoutCounterCheckbox,1,UART0->INTEN,0x40070000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,UART_INTEN_TOCNTEN_Msk,0x1 << 11,Receive Buffer Time-out counter Enabled
UART0,UART0RS485TimeoutCountInteger,0,UART0->TOUT,0x40070000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x0 << 0,0x0 << 0,Time-out Interrupt Comparator 0
UART0,UART0RS485TimeoutCountInteger,40,UART0->TOUT,0x40070000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x28 << 0,0x28 << 0,Time-out Interrupt Comparator is 40 * UART_CLK cycle
UART0,UART0RS485TimeoutCountInteger,85,UART0->TOUT,0x40070000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x55 << 0,0x55 << 0,Time-out Interrupt Comparator is 85 * UART_CLK cycle
UART0,UART0RS485TimeoutCountInteger,170,UART0->TOUT,0x40070000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xaa << 0,0xaa << 0,Time-out Interrupt Comparator is 170 * UART_CLK cycle
UART0,UART0RS485TimeoutCountInteger,255,UART0->TOUT,0x40070000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xff << 0,0xff << 0,Time-out Interrupt Comparator is 255 * UART_CLK cycle
UART0,UART0RS485TimeoutCountInteger,0,UART0->TOUT,0x40070000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x0 << 0,0x0 << 0,Time-out Interrupt Comparator 0
UART0,UART0RS485TimeoutCountInteger,85,UART0->TOUT,0x40070000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x55 << 0,0x55 << 0,Time-out Interrupt Comparator is 85 * UART_CLK cycle
UART0,UART0RS485TimeoutCountInteger,255,UART0->TOUT,0x40070000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xff << 0,0xff << 0,Time-out Interrupt Comparator is 255 * UART_CLK cycle
UART0,UART0RS485TimeoutWakeupSelect,1,UART0->WKCTL,0x40070000+0x40,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,Received Data FIFO reached threshold time-out wake-up system function Enabled
UART0,UART0RS485TimeoutWakeupSelect,1,UART0->INTEN,0x40070000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,UART_INTEN_TOCNTEN_Msk,0x1 << 11,Receive Buffer Time-out counter Enabled
UART0,UART0RS485WakeUpCheckbox,1
UART0,UART0RS485WakeupCheckbox,0,UART0->WKCTL,0x40070000+0x40,UART_WKCTL_WKRS485EN_Msk,0x1 << 3,0x0 << 3,0x0 << 3,RS-485 Address Match (AAD Mode) Wake-up Disable
UART0,UART0RS485WakeupCheckbox,1,UART0->WKCTL,0x40070000+0x40,UART_WKCTL_WKRS485EN_Msk,0x1 << 3,UART_WKCTL_WKRS485EN_Msk,0x1 << 3,RS-485 Address Match (AAD Mode) Wake-up Enable
UART0,UART0RS485WakeupCheckbox,1,UART0->BRCOMP,0x40070000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0x5a << 0,0x5a << 0,Baud Rate Compensation Patten value
UART0,UART0RS485WakeupCheckbox,1,CLK->CLKSEL1,0x40000200+0x14,CLK_CLKSEL1_UART0SEL_Msk,0x7 << 24,0x2<< 24,0x2<< 24,UART0 Clock source as LXT
UART0,UART0RS485WakeupCheckbox,1,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART0,UART0RS485WakeupCheckbox,1,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART0,UART0RS485WakeupCheckbox,1,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x1 << 0,0x1 << 0,Baud Rate is 9600bps
UART0,UART0RS485WakeUpINTSelect,0,UART0->INTEN,0x40070000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,0x0 << 6,0x0 << 6,Wake-up Interrupt Enable
UART0,UART0RS485WakeUpINTSelect,1,UART0->INTEN,0x40070000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,UART_INTEN_WKIEN_Msk,0x1 << 6,Wake-up Interrupt Enable
UART0,UART0RTSACTLVLevelSelect,NUCODEGEN_UART0_RTS_HIGH_LEVEL_ACT,UART0->MODEM,0x40070000+0x10,UART_MODEM_RTSACTLV_Msk,0x1 << 9,0x0<< 9,0x0<< 9,nRTS pin output is high level active
UART0,UART0RTSACTLVLevelSelect,NUCODEGEN_UART0_RTS_HIGH_LEVEL_ACT,UART0->INTEN,0x40070000+0x04,UART_INTEN_ATORTSEN_Msk,0x1 << 12,UART_INTEN_ATORTSEN_Msk,0x1 << 12,nRTS Auto-flow Control Enable
UART0,UART0RTSACTLVLevelSelect,NUCODEGEN_UART0_RTS_LOW_LEVEL_ACT,UART0->MODEM,0x40070000+0x10,UART_MODEM_RTSACTLV_Msk,0x1 << 9,UART_MODEM_RTSACTLV_Msk,0x1 << 9,nRTS pin output is Low level active
UART0,UART0RTSACTLVLevelSelect,NUCODEGEN_UART0_RTS_LOW_LEVEL_ACT,UART0->INTEN,0x40070000+0x04,UART_INTEN_ATORTSEN_Msk,0x1 << 12,UART_INTEN_ATORTSEN_Msk,0x1 << 12,nRTS Auto-flow Control Enable
UART0,UART0RTSTriggerLevelSelect,UART_FIFO_RTSTRGLV_1BYTE,UART0->FIFO,0x40070000+0x08,UART_FIFO_RTSTRGLV_Msk,0xf << 16,0x0 << 16,0x0 << 16,nRTS Trigger Level is 1 byte
UART0,UART0RTSTriggerLevelSelect,UART_FIFO_RTSTRGLV_4BYTES,UART0->FIFO,0x40070000+0x08,UART_FIFO_RTSTRGLV_Msk,0xf << 16,0x1<< 16,0x1<< 16,nRTS Trigger Level is 4 bytes
UART0,UART0RTSTriggerLevelSelect,UART_FIFO_RTSTRGLV_8BYTES,UART0->FIFO,0x40070000+0x08,UART_FIFO_RTSTRGLV_Msk,0xf << 16,0x2 << 16,0x2 << 16,nRTS Trigger Level is 8 bytes
UART0,UART0RTSTriggerLevelSelect,UART_FIFO_RTSTRGLV_14BYTES,UART0->FIFO,0x40070000+0x08,UART_FIFO_RTSTRGLV_Msk,0xf << 16,0x3 << 16,0x3 << 16,nRTS Trigger Level is 14 bytes
UART0,UART0RxFifoLevelSelect,UART_FIFO_RFITL_1BYTE,UART0->FIFO,0x40070000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x0 << 4,0x0 << 4,RX FIFO Interrupt Trigger Level is 1 byte
UART0,UART0RxFifoLevelSelect,UART_FIFO_RFITL_4BYTES,UART0->FIFO,0x40070000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x1 << 4,0x1 << 4,RX FIFO Interrupt Trigger Level is 4 bytes
UART0,UART0RxFifoLevelSelect,UART_FIFO_RFITL_8BYTES,UART0->FIFO,0x40070000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x2 << 4,0x2 << 4,RX FIFO Interrupt Trigger Level is 8 bytes
UART0,UART0RxFifoLevelSelect,UART_FIFO_RFITL_14BYTES,UART0->FIFO,0x40070000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x3 << 4,0x3 << 4,RX FIFO Interrupt Trigger Level is 14 bytes
UART0,UART0SENDHCheckbox,0,UART0->LINCTL,0x40070000+0x34,UART_LINCTL_SENDH_Msk,0x1 << 8,0x0<< 8,0x0<< 8,LIN TX Send Header Disable
UART0,UART0SENDHCheckbox,1,UART0->LINCTL,0x40070000+0x34,UART_LINCTL_SENDH_Msk,0x1 << 8,0x0<< 8,0x0<< 8,LIN TX Send Header Enable
UART0,UART0SetLineConfigCheckbox,1
UART0,UART0SLVARENCheckbox,0,UART0->LINCTL,0x40070000+0x34,UART_LINCTL_SLVAREN_Msk,0x1 << 2,0x0 << 2,0x0 << 2,LIN Slave Automatic Resynchronization Mode Disable
UART0,UART0SLVARENCheckbox,1,UART0->LINCTL,0x40070000+0x34,UART_LINCTL_SLVAREN_Msk,0x1 << 2,UART_LINCTL_SLVAREN_Msk,0x1 << 2,LIN Slave Automatic Resynchronization Mode Enable
UART0,UART0SLVDUENCheckbox,0,UART0->LINCTL,0x40070000+0x34,UART_LINCTL_SLVDUEN_Msk,0x1 << 3,0x0 << 3,0x0 << 3,LIN Slave Divider Update Method Disable
UART0,UART0SLVDUENCheckbox,1,UART0->LINCTL,0x40070000+0x34,UART_LINCTL_SLVDUEN_Msk,0x1 << 3,UART_LINCTL_SLVDUEN_Msk,0x1 << 3,LIN Slave Divider Update Method Enable
UART0,UART0SLVHDENCheckbox,0,UART0->LINCTL,0x40070000+0x34,UART_LINCTL_SLVHDEN_Msk,0x1 << 1,0x0 << 1,0x0 << 1,LIN Slave Header Detection Disable
UART0,UART0SLVHDENCheckbox,1,UART0->LINCTL,0x40070000+0x34,UART_LINCTL_SLVHDEN_Msk,0x1 << 1,UART_LINCTL_SLVHDEN_Msk,0x1 << 1,LIN Slave Header Detection Enable
UART0,UART0StopBitSelect,UART_STOP_BIT_1,UART0->LINE,0x40070000+0x0C,UART_LINE_NSB_Msk,0x1 << 2,0x0 << 2,0x0 << 2,1 Stop bit
UART0,UART0StopBitSelect,UART_STOP_BIT_1_5,UART0->LINE,0x40070000+0x0C,UART_LINE_NSB_Msk,0x1 << 2,UART_LINE_NSB_Msk,0x1 << 2,1.5 Stop bits (for word length 5 bits)
UART0,UART0StopBitSelect,UART_STOP_BIT_2,UART0->LINE,0x40070000+0x0C,UART_LINE_NSB_Msk,0x1 << 2,UART_LINE_NSB_Msk,0x1 << 2,2 Stop bits (for word length 6-8 bits)
UART0,UART0SWAutoBaudrateCheckbox,0,UART0->ALTCTL,0x40070000+0x2C,UART_ALTCTL_ABRDEN_Msk,0x1 << 18,0x0 << 18,0x0 << 18,Auto-baud rate detect function Disabled
UART0,UART0SWAutoBaudrateCheckbox,1,UART0->ALTCTL,0x40070000+0x2C,UART_ALTCTL_ABRDEN_Msk,0x1 << 18,UART_ALTCTL_ABRDEN_Msk,0x1 << 18,Auto-baud rate detect function Enabled
UART0,UART0SWAutoBaudrateCheckbox,1,UART0->ALTCTL,0x40070000+0x2C,UART_ALTCTL_ABRDBITS_Msk,0x3 << 19,0x0 << 19,0x0 << 19,1-bit time from START bit to the 1st rising edge. The input pattern shall be 0x01
UART0,UART0SWAutoBaudRateDetectINTSelect,0,UART0->INTEN,0x40070000+0x04,UART_INTEN_ABRIEN_Msk,0x1 << 18,0x0<< 18,0x0<< 18,Auto-baud Rate Interrupt Enable
UART0,UART0SWAutoBaudRateDetectINTSelect,1,UART0->INTEN,0x40070000+0x04,UART_INTEN_ABRIEN_Msk,0x1 << 18,UART_INTEN_ABRIEN_Msk,0x1 << 18,Auto-baud Rate Interrupt Enable
UART0,UART0SWBaudrateinteger,2400,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1<< 28,Baud Rate Calculation as Mode 2
UART0,UART0SWBaudrateinteger,2400,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1<< 29,Baud Rate Calculation as Mode 2
UART0,UART0SWBaudrateinteger,2400,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x4e1e << 0,0x4e1e << 0,Baud Rate is 2400bps
UART0,UART0SWBaudrateinteger,115200,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART0,UART0SWBaudrateinteger,115200,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART0,UART0SWBaudrateinteger,115200,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x19f << 0,0x19f << 0,Baud Rate is 115200bps
UART0,UART0SWBaudrateinteger,1000000,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART0,UART0SWBaudrateinteger,1000000,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART0,UART0SWBaudrateinteger,1000000,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x2e << 0,0x2e << 0,Baud Rate is 1000000bps
UART0,UART0SWDataWakeupTypeSelect,NUCODEGEN_UART0_DISABLE_DATA_WAKEUP,UART0->WKCTL,0x40070000+0x40,UART_WKCTL_WKDATEN_Msk,0x1 << 1,0x0 << 1,0x0 << 1,Incoming data wake-up system function Disabled
UART0,UART0SWDataWakeupTypeSelect,NUCODEGEN_UART0_DISABLE_DATA_WAKEUP,UART0->WKCTL,0x40070000+0x40,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,0x0 << 2,0x0<< 2,Received Data FIFO reached threshold wake-up system function Disabled
UART0,UART0SWDataWakeupTypeSelect,NUCODEGEN_UART0_DISABLE_DATA_WAKEUP,UART0->DWKCOMP,0x40070000+0x48,UART_DWKCOMP_STCOMP_Msk,0xffff << 0,0x0 << 0,0x0 << 0,UART Incoming Data Wake-up Compensation value
UART0,UART0SWDataWakeupTypeSelect,NUCODEGEN_UART0_DISABLE_DATA_WAKEUP,UART0->BRCOMP,0x40070000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0x0 << 0,0x0 << 0,Baud Rate Compensation Patten value
UART0,UART0SWDataWakeupTypeSelect,NUCODEGEN_UART0_DISABLE_DATA_WAKEUP,CLK->CLKSEL1,0x40000200+0x14,CLK_CLKSEL1_UART0SEL_Msk,0x7 << 24,0x4<< 24,0x4<< 24,UART0 Clock source as PCLK0
UART0,UART0SWDataWakeupTypeSelect,NUCODEGEN_UART0_INCOMING_DATA_WAKEUP,UART0->WKCTL,0x40070000+0x40,UART_WKCTL_WKDATEN_Msk,0x1 << 1,UART_WKCTL_WKDATEN_Msk,0x1 << 1,Incoming data wake-up system function Enabled
UART0,UART0SWDataWakeupTypeSelect,NUCODEGEN_UART0_INCOMING_DATA_WAKEUP,UART0->DWKCOMP,0x40070000+0x48,UART_DWKCOMP_STCOMP_Msk,0xffff << 0,0x0 << 0,0x208 << 0,UART Incoming Data Wake-up Compensation value
UART0,UART0SWDataWakeupTypeSelect,NUCODEGEN_UART0_INCOMING_DATA_WAKEUP,UART0->BRCOMP,0x40070000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0x1ff << 0,0x0 << 0,Baud Rate Compensation Patten value
UART0,UART0SWDataWakeupTypeSelect,NUCODEGEN_UART0_INCOMING_DATA_WAKEUP,CLK->CLKSEL1,0x40000200+0x14,CLK_CLKSEL1_UART0SEL_Msk,0x7 << 24,0x3<< 24,0x3<< 24,UART0 Clock source as HIRC
UART0,UART0SWDataWakeupTypeSelect,NUCODEGEN_UART0_INCOMING_DATA_WAKEUP,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART0,UART0SWDataWakeupTypeSelect,NUCODEGEN_UART0_INCOMING_DATA_WAKEUP,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART0,UART0SWDataWakeupTypeSelect,NUCODEGEN_UART0_INCOMING_DATA_WAKEUP,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x1386 << 0,0x1386 << 0,Baud Rate is 9600bps
UART0,UART0SWDataWakeupTypeSelect,NUCODEGEN_UART0_FIFO_THRESHOLD_WAKEUP,UART0->WKCTL,0x40070000+0x40,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,Received Data FIFO reached threshold wake-up system function Enable
UART0,UART0SWDataWakeupTypeSelect,NUCODEGEN_UART0_FIFO_THRESHOLD_WAKEUP,UART0->DWKCOMP,0x40070000+0x48,UART_DWKCOMP_STCOMP_Msk,0xffff << 0,0x0 << 0,0x0 << 0,UART Incoming Data Wake-up Compensation value
UART0,UART0SWDataWakeupTypeSelect,NUCODEGEN_UART0_FIFO_THRESHOLD_WAKEUP,UART0->BRCOMP,0x40070000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0xa5 << 0,0xa5 << 0,Baud Rate Compensation Patten value
UART0,UART0SWDataWakeupTypeSelect,NUCODEGEN_UART0_FIFO_THRESHOLD_WAKEUP,CLK->CLKSEL1,0x40000200+0x14,CLK_CLKSEL1_UART0SEL_Msk,0x7 << 24,0x2<< 24,0x2<< 24,UART0 Clock source as LXT
UART0,UART0SWDataWakeupTypeSelect,NUCODEGEN_UART0_FIFO_THRESHOLD_WAKEUP,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART0,UART0SWDataWakeupTypeSelect,NUCODEGEN_UART0_FIFO_THRESHOLD_WAKEUP,UART0->BAUD,0x40070000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART0,UART0SWDataWakeupTypeSelect,NUCODEGEN_UART0_FIFO_THRESHOLD_WAKEUP,UART0->BAUD,0x40070000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x1 << 0,0x1 << 0,Baud Rate is 9600bps
UART0,UART0SWIntCheckbox,1
UART0,UART0SWINTMASKMultipleSelect,UART_INTEN_RDAIEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_RDAIEN_Msk,0x1 << 0,UART_INTEN_RDAIEN_Msk,0x1 << 0,Receive Data Available Interrupt Enable
UART0,UART0SWINTMASKMultipleSelect,UART_INTEN_THREIEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_THREIEN_Msk,0x1 << 1,UART_INTEN_THREIEN_Msk,0x1 << 1,Transmit Holding Register Empty Interrupt Enable
UART0,UART0SWINTMASKMultipleSelect,UART_INTEN_RLSIEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_RLSIEN_Msk,0x1 << 2,UART_INTEN_RLSIEN_Msk,0x1 << 2,Receive Line Status Interrupt Enable
UART0,UART0SWINTMASKMultipleSelect,UART_INTEN_RXTOIEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_RXTOIEN_Msk,0x1 << 4,UART_INTEN_RXTOIEN_Msk,0x1 << 4,RX Time-out Interrupt Enable
UART0,UART0SWINTMASKMultipleSelect,UART_INTEN_BUFERRIEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_BUFERRIEN_Msk,0x1 << 5,UART_INTEN_BUFERRIEN_Msk,0x1 << 5,Buffer Error Interrupt Enable
UART0,UART0SWINTMASKMultipleSelect,UART_INTEN_WKIEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,UART_INTEN_WKIEN_Msk,0x1 << 6,Wake-up Interrupt Enable
UART0,UART0SWINTMASKMultipleSelect,UART_INTEN_ABRIEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_ABRIEN_Msk,0x1 << 18,UART_INTEN_ABRIEN_Msk,0x1 << 18,Auto-baud Rate Interrupt Enable
UART0,UART0SWINTMASKMultipleSelect,UART_INTEN_TXENDIEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_TXENDIEN_Msk,0x1 << 22,UART_INTEN_TXENDIEN_Msk,0x1 << 22,Transmitter Empty Interrupt Enable
UART0,UART0SWINTMASKMultipleSelect,UART_INTEN_SWBEIEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_SWBEIEN_Msk,0x1 << 16,UART_INTEN_SWBEIEN_Msk,0x1 << 16,Single Wire Bit Error Interrupt Enable
UART0,UART0SWPDMACheckbox,1
UART0,UART0SWPDMASelectCheckbox,UART_INTEN_TXPDMAEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_TXPDMAEN_Msk,0x1 << 14,0x1 << 14,0x1 << 14,Enable Tx PDAM
UART0,UART0SWPDMASelectCheckbox,UART_INTEN_RXPDMAEN_Msk,UART0->INTEN,0x40070000+0x04,UART_INTEN_RXPDMAEN_Msk,0x1 << 15,0x1 << 15,0x1 << 15,Enable Rx PDMA
UART0,UART0SWRxFifoLevelSelect,UART_FIFO_RFITL_1BYTE,UART0->FIFO,0x40070000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x0 << 4,0x0 << 4,RX FIFO Interrupt Trigger Level is 1 byte
UART0,UART0SWRxFifoLevelSelect,UART_FIFO_RFITL_4BYTES,UART0->FIFO,0x40070000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x1 << 4,0x1 << 4,RX FIFO Interrupt Trigger Level is 4 bytes
UART0,UART0SWRxFifoLevelSelect,UART_FIFO_RFITL_8BYTES,UART0->FIFO,0x40070000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x2 << 4,0x2 << 4,RX FIFO Interrupt Trigger Level is 8 bytes
UART0,UART0SWRxFifoLevelSelect,UART_FIFO_RFITL_14BYTES,UART0->FIFO,0x40070000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x3 << 4,0x3 << 4,RX FIFO Interrupt Trigger Level is 14 bytes
UART0,UART0SWTimeoutCounterCheckbox,0,UART0->INTEN,0x40070000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,0x0 << 11,0x0<< 11,Receive Buffer Time-out counter Disabled
UART0,UART0SWTimeoutCounterCheckbox,1,UART0->INTEN,0x40070000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,UART_INTEN_TOCNTEN_Msk,0x1 << 11,Receive Buffer Time-out counter Enabled
UART0,UART0SWTimeoutCountInteger,0,UART0->TOUT,0x40070000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x0 << 0,0x0 << 0,Time-out Interrupt Comparator 0
UART0,UART0SWTimeoutCountInteger,85,UART0->TOUT,0x40070000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x55 << 0,0x55 << 0,Time-out Interrupt Comparator is 85 * UART_CLK cycle
UART0,UART0SWTimeoutCountInteger,170,UART0->TOUT,0x40070000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xaa << 0,0xaa << 0,Time-out Interrupt Comparator is 170 * UART_CLK cycle
UART0,UART0SWTimeoutCountInteger,255,UART0->TOUT,0x40070000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xff << 0,0xff << 0,Time-out Interrupt Comparator is 255 * UART_CLK cycle
UART0,UART0SWTimeoutCountInteger,0,UART0->TOUT,0x40070000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x0 << 0,0x0 << 0,Time-out Interrupt Comparator 0
UART0,UART0SWTimeoutCountInteger,85,UART0->TOUT,0x40070000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x55 << 0,0x55 << 0,Time-out Interrupt Comparator is 85 * UART_CLK cycle
UART0,UART0SWTimeoutWakeupSelect,0,UART0->WKCTL,0x40070000+0x40,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,0x0<< 4,0x0<< 4,Received Data FIFO reached threshold time-out wake-up system function Disabled
UART0,UART0SWTimeoutWakeupSelect,1,UART0->WKCTL,0x40070000+0x40,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,Received Data FIFO reached threshold time-out wake-up system function Enabled
UART0,UART0SWTimeoutWakeupSelect,1,UART0->INTEN,0x40070000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,UART_INTEN_TOCNTEN_Msk,0x1 << 11,Receive Buffer Time-out counter Enabled
UART0,UART0SWWakeUpCheckbox,1
UART0,UART0SWWakeUpINTSelect,0,UART0->INTEN,0x40070000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,0x0 << 6,0x0 << 6,Wake-up Interrupt Enable
UART0,UART0SWWakeUpINTSelect,1,UART0->INTEN,0x40070000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,UART_INTEN_WKIEN_Msk,0x1 << 6,Wake-up Interrupt Enable
UART0,UART0TimeoutCounterCheckbox,0,UART0->INTEN,0x40070000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,0x0 << 11,0x0<< 11,Receive Buffer Time-out counter Disabled
UART0,UART0TimeoutCounterCheckbox,1,UART0->INTEN,0x40070000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,UART_INTEN_TOCNTEN_Msk,0x1 << 11,Receive Buffer Time-out counter Enabled
UART0,UART0TimeoutCountInteger,0,UART0->TOUT,0x40070000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x0 << 0,0x0 << 0,Time-out Interrupt Comparator 0
UART0,UART0TimeoutCountInteger,40,UART0->TOUT,0x40070000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x28 << 0,0x28 << 0,Time-out Interrupt Comparator is 40 * UART_CLK cycle
UART0,UART0TimeoutCountInteger,85,UART0->TOUT,0x40070000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x55 << 0,0x55 << 0,Time-out Interrupt Comparator is 85 * UART_CLK cycle
UART0,UART0TimeoutCountInteger,170,UART0->TOUT,0x40070000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xaa << 0,0xaa << 0,Time-out Interrupt Comparator is 170 * UART_CLK cycle
UART0,UART0TimeoutCountInteger,255,UART0->TOUT,0x40070000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xff << 0,0xff << 0,Time-out Interrupt Comparator is 255 * UART_CLK cycle
UART0,UART0TimeoutCountInteger,0,UART0->TOUT,0x40070000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x0 << 0,0x0 << 0,Time-out Interrupt Comparator 0
UART0,UART0TimeoutCountInteger,85,UART0->TOUT,0x40070000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x55 << 0,0x55 << 0,Time-out Interrupt Comparator is 85 * UART_CLK cycle
UART0,UART0TimeoutCountInteger,255,UART0->TOUT,0x40070000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xff << 0,0xff << 0,Time-out Interrupt Comparator is 255 * UART_CLK cycle
UART0,UART0TimeoutWakeupSelect,0,UART0->WKCTL,0x40070000+0x40,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,0x0<< 4,0x0<< 4,Received Data FIFO reached threshold time-out wake-up system function Disabled
UART0,UART0TimeoutWakeupSelect,1,UART0->WKCTL,0x40070000+0x40,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,Received Data FIFO reached threshold time-out wake-up system function Enabled
UART0,UART0TimeoutWakeupSelect,1,UART0->INTEN,0x40070000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,UART_INTEN_TOCNTEN_Msk,0x1 << 11,Receive Buffer Time-out counter Enabled
UART0,UART0WakeUpCheckbox,1
UART0,UART0WakeUpINTSelect,0,UART0->INTEN,0x40070000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,0x0 << 6,0x0 << 6,Wake-up Interrupt Enable
UART0,UART0WakeUpINTSelect,1,UART0->INTEN,0x40070000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,UART_INTEN_WKIEN_Msk,0x1 << 6,Wake-up Interrupt Enable
UART0,UART0WordLengthSelect,UART_WORD_LEN_5,UART0->LINE,0x40070000+0x0C,UART_LINE_WLS_Msk,0x3 << 0,0x0 << 0,0x0 << 0,UART word length as5 bits
UART0,UART0WordLengthSelect,UART_WORD_LEN_6,UART0->LINE,0x40070000+0x0C,UART_LINE_WLS_Msk,0x3 << 0,0x1 << 0,0x1 << 0,UART word length as6 bits
UART0,UART0WordLengthSelect,UART_WORD_LEN_7,UART0->LINE,0x40070000+0x0C,UART_LINE_WLS_Msk,0x3 << 0,0x2 << 0,0x2 << 0,UART word length as7 bits
UART0,UART0WordLengthSelect,UART_WORD_LEN_8,UART0->LINE,0x40070000+0x0C,UART_LINE_WLS_Msk,0x3 << 0,0x3 << 0,0x3 << 0,UART word length as 8 bits
UART1,UART1FunctionRadio,NUCODEGEN_UART1_FUNCSEL_UART,UART1->FUNCSEL,0x40071000+0x30,UART_FUNCSEL_FUNCSEL_Msk,0x7 << 0,0x0 << 0,0x0 << 0,Selecte Function as UART Mode
UART1,UART1Baudrateinteger,2400,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART1,UART1Baudrateinteger,2400,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART1,UART1Baudrateinteger,2400,UART1->BAUD,0x40071000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x4e1e << 0,0x4e1e << 0,Baud Rate is 2400bps
UART1,UART1Baudrateinteger,4800,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART1,UART1Baudrateinteger,4800,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART1,UART1Baudrateinteger,4800,UART1->BAUD,0x40071000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x270e << 0,0x270e << 0,Baud Rate is 4800bps
UART1,UART1Baudrateinteger,9600,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART1,UART1Baudrateinteger,9600,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART1,UART1Baudrateinteger,9600,UART1->BAUD,0x40071000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x1386 << 0,0x1386 << 0,Baud Rate is 9600bps
UART1,UART1Baudrateinteger,19200,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART1,UART1Baudrateinteger,19200,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART1,UART1Baudrateinteger,19200,UART1->BAUD,0x40071000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x9c2 << 0,0x9c2 << 0,Baud Rate is 19200bps
UART1,UART1Baudrateinteger,38400,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART1,UART1Baudrateinteger,38400,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART1,UART1Baudrateinteger,38400,UART1->BAUD,0x40071000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x4e0<< 0,0x4e0 << 0,Baud Rate is 38400bps
UART1,UART1Baudrateinteger,57600,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART1,UART1Baudrateinteger,57600,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART1,UART1Baudrateinteger,57600,UART1->BAUD,0x40071000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x33f<< 0,0x33f << 0,Baud Rate is 57600bps
UART1,UART1Baudrateinteger,115200,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART1,UART1Baudrateinteger,115200,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART1,UART1Baudrateinteger,115200,UART1->BAUD,0x40071000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x19f << 0,0x19f << 0,Baud Rate is 115200bps
UART1,UART1Baudrateinteger,460800,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART1,UART1Baudrateinteger,460800,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART1,UART1Baudrateinteger,460800,UART1->BAUD,0x40071000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x66 << 0,0x66 << 0,Baud Rate is 460800bps
UART1,UART1Baudrateinteger,1000000,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART1,UART1Baudrateinteger,1000000,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART1,UART1Baudrateinteger,1000000,UART1->BAUD,0x40071000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x2e << 0,0x2e << 0,Baud Rate is 1000000bps
UART1,UART1SetLineConfigCheckbox,1
UART1,UART1WordLengthSelect,UART_WORD_LEN_5,UART1->LINE,0x40071000+0x0C,UART_LINE_WLS_Msk,0x3 << 0,0x0 << 0,0x0 << 0,UART word length as5 bits
UART1,UART1WordLengthSelect,UART_WORD_LEN_6,UART1->LINE,0x40071000+0x0C,UART_LINE_WLS_Msk,0x3 << 0,0x1 << 0,0x1 << 0,UART word length as6 bits
UART1,UART1WordLengthSelect,UART_WORD_LEN_7,UART1->LINE,0x40071000+0x0C,UART_LINE_WLS_Msk,0x3 << 0,0x2 << 0,0x2 << 0,UART word length as7 bits
UART1,UART1WordLengthSelect,UART_WORD_LEN_8,UART1->LINE,0x40071000+0x0C,UART_LINE_WLS_Msk,0x3 << 0,0x3 << 0,0x3 << 0,UART word length as 8 bits
UART1,UART1ParityBitSelect,UART_PARITY_NONE,UART1->LINE,0x40071000+0x0C,UART_LINE_PBE_Msk,0x1 << 3,0x0 << 3,0x0 << 3,None Parity Setting
UART1,UART1ParityBitSelect,UART_PARITY_NONE,UART1->LINE,0x40071000+0x0C,UART_LINE_EPE_Msk,0x1 << 4,0x0 << 4,0x0 << 4,None Parity Setting
UART1,UART1ParityBitSelect,UART_PARITY_ODD,UART1->LINE,0x40071000+0x0C,UART_LINE_PBE_Msk,0x1 << 3,UART_LINE_PBE_Msk,0x1 << 3,ODD Parity Setting
UART1,UART1ParityBitSelect,UART_PARITY_ODD,UART1->LINE,0x40071000+0x0C,UART_LINE_EPE_Msk,0x1 << 4,0x0 << 4,0x0 << 4,ODD Parity Setting
UART1,UART1ParityBitSelect,UART_PARITY_EVEN,UART1->LINE,0x40071000+0x0C,UART_LINE_PBE_Msk,0x1 << 3,UART_LINE_PBE_Msk,0x1 << 3,EVEN Parity Setting
UART1,UART1ParityBitSelect,UART_PARITY_EVEN,UART1->LINE,0x40071000+0x0C,UART_LINE_EPE_Msk,0x1 << 4,UART_LINE_EPE_Msk,0x1 << 4,EVEN Parity Setting
UART1,UART1ParityBitSelect,UART_PARITY_MARK,UART1->LINE,0x40071000+0x0C,UART_LINE_PBE_Msk,0x1 << 3,UART_LINE_PBE_Msk,0x1 << 3,MARK Parity Setting
UART1,UART1ParityBitSelect,UART_PARITY_MARK,UART1->LINE,0x40071000+0x0C,UART_LINE_EPE_Msk,0x1 << 4,0x0 << 4,0x0 << 4,MARK Parity Setting
UART1,UART1ParityBitSelect,UART_PARITY_MARK,UART1->LINE,0x40071000+0x0C,UART_LINE_SPE_Msk,0x1 << 5,UART_LINE_SPE_Msk,0x1 << 5,MARK Parity Setting
UART1,UART1ParityBitSelect,UART_PARITY_SPACE,UART1->LINE,0x40071000+0x0C,UART_LINE_PBE_Msk,0x1 << 3,UART_LINE_PBE_Msk,0x1 << 3,SPACE Parity Setting
UART1,UART1ParityBitSelect,UART_PARITY_SPACE,UART1->LINE,0x40071000+0x0C,UART_LINE_EPE_Msk,0x1 << 4,UART_LINE_EPE_Msk,0x1 << 4,SPACE Parity Setting
UART1,UART1ParityBitSelect,UART_PARITY_SPACE,UART1->LINE,0x40071000+0x0C,UART_LINE_SPE_Msk,0x1 << 5,UART_LINE_SPE_Msk,0x1 << 5,SPACE Parity Setting
UART1,UART1StopBitSelect,UART_STOP_BIT_1,UART1->LINE,0x40071000+0x0C,UART_LINE_NSB_Msk,0x1 << 2,0x0 << 2,0x0 << 2,1 Stop bit
UART1,UART1StopBitSelect,UART_STOP_BIT_1_5,UART1->LINE,0x40071000+0x0C,UART_LINE_NSB_Msk,0x1 << 2,UART_LINE_NSB_Msk,0x1 << 2,1.5 Stop bits (for word length 5 bits)
UART1,UART1StopBitSelect,UART_STOP_BIT_2,UART1->LINE,0x40071000+0x0C,UART_LINE_NSB_Msk,0x1 << 2,UART_LINE_NSB_Msk,0x1 << 2,2 Stop bits (for word length 6-8 bits)
UART1,UART1AutoflowControlCheckbox,1
UART1,UART1RTSACTLVLevelSelect,NUCODEGEN_UART1_RTS_HIGH_LEVEL_ACT,UART1->MODEM,0x40071000+0x10,UART_MODEM_RTSACTLV_Msk,0x1 << 9,0x0<< 9,0x0<< 9,nRTS pin output is high level active
UART1,UART1RTSACTLVLevelSelect,NUCODEGEN_UART1_RTS_HIGH_LEVEL_ACT,UART1->INTEN,0x40071000+0x04,UART_INTEN_ATORTSEN_Msk,0x1 << 12,UART_INTEN_ATORTSEN_Msk,0x1 << 12,nRTS Auto-flow Control Enable
UART1,UART1RTSACTLVLevelSelect,NUCODEGEN_UART1_RTS_LOW_LEVEL_ACT,UART1->MODEM,0x40071000+0x10,UART_MODEM_RTSACTLV_Msk,0x1 << 9,UART_MODEM_RTSACTLV_Msk,0x1 << 9,nRTS pin output is Low level active
UART1,UART1RTSACTLVLevelSelect,NUCODEGEN_UART1_RTS_LOW_LEVEL_ACT,UART1->INTEN,0x40071000+0x04,UART_INTEN_ATORTSEN_Msk,0x1 << 12,UART_INTEN_ATORTSEN_Msk,0x1 << 12,nRTS Auto-flow Control Enable
UART1,UART1CTSACTLVLevelSelect,NUCODEGEN_UART1_CTS_HIGH_LEVEL_ACT,UART1->MODEMSTS,0x40071000+0x14,UART_MODEMSTS_CTSACTLV_Msk,0x1 << 8,0x0 << 8,0x0 << 8,nCTS pin input is high level active
UART1,UART1CTSACTLVLevelSelect,NUCODEGEN_UART1_CTS_HIGH_LEVEL_ACT,UART1->INTEN,0x40071000+0x04,UART_INTEN_ATOCTSEN_Msk,0x1 << 13,UART_INTEN_ATOCTSEN_Msk,0x1 << 13,nCTS Auto-flow Control Enable
UART1,UART1CTSACTLVLevelSelect,NUCODEGEN_UART1_CTS_LOW_LEVEL_ACT,UART1->MODEMSTS,0x40071000+0x14,UART_MODEMSTS_CTSACTLV_Msk,0x1 << 8,UART_MODEMSTS_CTSACTLV_Msk,0x1 << 8,nCTS pin input is low level active
UART1,UART1CTSACTLVLevelSelect,NUCODEGEN_UART1_CTS_LOW_LEVEL_ACT,UART1->INTEN,0x40071000+0x04,UART_INTEN_ATOCTSEN_Msk,0x1 << 13,UART_INTEN_ATOCTSEN_Msk,0x1 << 13,nCTS Auto-flow Control Enable
UART1,UART1RTSTriggerLevelSelect,UART_FIFO_RTSTRGLV_1BYTE,UART1->FIFO,0x40071000+0x08,UART_FIFO_RTSTRGLV_Msk,0xf << 16,0x0 << 16,0x0 << 16,nRTS Trigger Level is 1 byte
UART1,UART1RTSTriggerLevelSelect,UART_FIFO_RTSTRGLV_4BYTES,UART1->FIFO,0x40071000+0x08,UART_FIFO_RTSTRGLV_Msk,0xf << 16,0x1<< 16,0x1<< 16,nRTS Trigger Level is 4 bytes
UART1,UART1RTSTriggerLevelSelect,UART_FIFO_RTSTRGLV_8BYTES,UART1->FIFO,0x40071000+0x08,UART_FIFO_RTSTRGLV_Msk,0xf << 16,0x2 << 16,0x2 << 16,nRTS Trigger Level is 8 bytes
UART1,UART1RTSTriggerLevelSelect,UART_FIFO_RTSTRGLV_14BYTES,UART1->FIFO,0x40071000+0x08,UART_FIFO_RTSTRGLV_Msk,0xf << 16,0x3 << 16,0x3 << 16,nRTS Trigger Level is 14 bytes
UART1,UART1ModemINTSelect,0,UART1->INTEN,0x40071000+0x04,UART_INTEN_MODEMIEN_Msk,0x1 << 3,0x0 << 3,0x0 << 3,Modem Status Interrupt Enable
UART1,UART1ModemINTSelect,1,UART1->INTEN,0x40071000+0x04,UART_INTEN_MODEMIEN_Msk,0x1 << 3,UART_INTEN_MODEMIEN_Msk,0x1 << 3,Modem Status Interrupt Enable
UART1,UART1AutoBaudrateCheckbox,0,UART1->ALTCTL,0x40071000+0x2C,UART_ALTCTL_ABRDEN_Msk,0x1 << 18,0x0 << 18,0x0 << 18,Auto-baud rate detect function Disabled
UART1,UART1AutoBaudrateCheckbox,1,UART1->ALTCTL,0x40071000+0x2C,UART_ALTCTL_ABRDEN_Msk,0x1 << 18,UART_ALTCTL_ABRDEN_Msk,0x1 << 18,Auto-baud rate detect function Enabled
UART1,UART1AutoBaudrateCheckbox,1,UART1->ALTCTL,0x40071000+0x2C,UART_ALTCTL_ABRDBITS_Msk,0x3 << 19,0x0 << 19,0x0 << 19,1-bit time from START bit to the 1st rising edge. The input pattern shall be 0x01
UART1,UART1AutoBaudRateDetectINTSelect,0,UART1->INTEN,0x40071000+0x04,UART_INTEN_ABRIEN_Msk,0x1 << 18,0x0<< 18,0x0<< 18,Auto-baud Rate Interrupt Enable
UART1,UART1AutoBaudRateDetectINTSelect,1,UART1->INTEN,0x40071000+0x04,UART_INTEN_ABRIEN_Msk,0x1 << 18,UART_INTEN_ABRIEN_Msk,0x1 << 18,Auto-baud Rate Interrupt Enable
UART1,UART1PDMACheckbox,1
UART1,UART1PDMASelectCheckbox,0,UART1->INTEN,0x40071000+0x04,0x3 << 14,0x3 << 14,0x0<< 14,0x0 << 14,Disable Tx PDAM and Rx PDMA
UART1,UART1PDMASelectCheckbox,UART_INTEN_TXPDMAEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_TXPDMAEN_Msk,0x1 << 14,0x1 << 14,0x1 << 14,Enable Tx PDAM
UART1,UART1PDMASelectCheckbox,UART_INTEN_RXPDMAEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_RXPDMAEN_Msk,0x1 << 15,0x1 << 15,0x1 << 15,Enable Rx PDMA
UART1,UART1IntCheckbox,1
UART1,UART1INTMASKMultipleSelect,UART_INTEN_RDAIEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_RDAIEN_Msk,0x1 << 0,UART_INTEN_RDAIEN_Msk,0x1 << 0,Receive Data Available Interrupt Enable
UART1,UART1INTMASKMultipleSelect,UART_INTEN_THREIEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_THREIEN_Msk,0x1 << 1,UART_INTEN_THREIEN_Msk,0x1 << 1,Transmit Holding Register Empty Interrupt Enable
UART1,UART1INTMASKMultipleSelect,UART_INTEN_RLSIEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_RLSIEN_Msk,0x1 << 2,UART_INTEN_RLSIEN_Msk,0x1 << 2,Receive Line Status Interrupt Enable
UART1,UART1INTMASKMultipleSelect,UART_INTEN_MODEMIEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_MODEMIEN_Msk,0x1 << 3,UART_INTEN_MODEMIEN_Msk,0x1 << 3,Modem Status Interrupt Enable
UART1,UART1INTMASKMultipleSelect,UART_INTEN_RXTOIEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_RXTOIEN_Msk,0x1 << 4,UART_INTEN_RXTOIEN_Msk,0x1 << 4,RX Time-out Interrupt Enable
UART1,UART1INTMASKMultipleSelect,UART_INTEN_BUFERRIEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_BUFERRIEN_Msk,0x1 << 5,UART_INTEN_BUFERRIEN_Msk,0x1 << 5,Buffer Error Interrupt Enable
UART1,UART1INTMASKMultipleSelect,UART_INTEN_WKIEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,UART_INTEN_WKIEN_Msk,0x1 << 6,Wake-up Interrupt Enable
UART1,UART1INTMASKMultipleSelect,UART_INTEN_ABRIEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_ABRIEN_Msk,0x1 << 18,UART_INTEN_ABRIEN_Msk,0x1 << 18,Auto-baud Rate Interrupt Enable
UART1,UART1INTMASKMultipleSelect,UART_INTEN_TXENDIEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_TXENDIEN_Msk,0x1 << 22,UART_INTEN_TXENDIEN_Msk,0x1 << 22,Transmitter Empty Interrupt Enable
UART1,UART1TimeoutCounterCheckbox,0,UART1->INTEN,0x40071000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,0x0 << 11,0x0<< 11,Receive Buffer Time-out counter Disabled
UART1,UART1TimeoutCounterCheckbox,1,UART1->INTEN,0x40071000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,UART_INTEN_TOCNTEN_Msk,0x1 << 11,Receive Buffer Time-out counter Enabled
UART1,UART1TimeoutCountInteger,0,UART1->TOUT,0x40071000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x0 << 0,0x0 << 0,Time-out Interrupt Comparator 0
UART1,UART1TimeoutCountInteger,40,UART1->TOUT,0x40071000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x28 << 0,0x28 << 0,Time-out Interrupt Comparator is 40 * UART_CLK cycle
UART1,UART1TimeoutCountInteger,85,UART1->TOUT,0x40071000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x55 << 0,0x55 << 0,Time-out Interrupt Comparator is 85 * UART_CLK cycle
UART1,UART1TimeoutCountInteger,170,UART1->TOUT,0x40071000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xaa << 0,0xaa << 0,Time-out Interrupt Comparator is 170 * UART_CLK cycle
UART1,UART1TimeoutCountInteger,255,UART1->TOUT,0x40071000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xff << 0,0xff << 0,Time-out Interrupt Comparator is 255 * UART_CLK cycle
UART1,UART1RxFifoLevelSelect,UART_FIFO_RFITL_1BYTE,UART1->FIFO,0x40071000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x0 << 4,0x0 << 4,RX FIFO Interrupt Trigger Level is 1 byte
UART1,UART1RxFifoLevelSelect,UART_FIFO_RFITL_4BYTES,UART1->FIFO,0x40071000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x1 << 4,0x1 << 4,RX FIFO Interrupt Trigger Level is 4 bytes
UART1,UART1RxFifoLevelSelect,UART_FIFO_RFITL_8BYTES,UART1->FIFO,0x40071000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x2 << 4,0x2 << 4,RX FIFO Interrupt Trigger Level is 8 bytes
UART1,UART1RxFifoLevelSelect,UART_FIFO_RFITL_14BYTES,UART1->FIFO,0x40071000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x3 << 4,0x3 << 4,RX FIFO Interrupt Trigger Level is 14 bytes
UART1,UART1WakeUpCheckbox,1
UART1,UART1WakeUpINTSelect,0,UART1->INTEN,0x40071000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,0x0 << 6,0x0 << 6,Wake-up Interrupt Enable
UART1,UART1WakeUpINTSelect,1,UART1->INTEN,0x40071000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,UART_INTEN_WKIEN_Msk,0x1 << 6,Wake-up Interrupt Enable
UART1,UART1nCTSWakeupSelect,0,UART1->WKCTL,0x40071000+0x40,UART_WKCTL_WKCTSEN_Msk,0x1 << 0,0x0<< 0,0x0<< 0,nCTS Wake-up system function Disabled
UART1,UART1nCTSWakeupSelect,1,UART1->WKCTL,0x40071000+0x40,UART_WKCTL_WKCTSEN_Msk,0x1 << 0,UART_WKCTL_WKCTSEN_Msk,0x1 << 0,nCTS Wake-up system function Enabled
UART1,UART1DataWakeupTypeSelect,NUCODEGEN_UART1_DISABLE_DATA_WAKEUP,UART1->WKCTL,0x40071000+0x40,UART_WKCTL_WKDATEN_Msk,0x1 << 1,0x0 << 1,0x0 << 1,Incoming data wake-up system function Disabled
UART1,UART1DataWakeupTypeSelect,NUCODEGEN_UART1_DISABLE_DATA_WAKEUP,UART1->WKCTL,0x40071000+0x40,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,0x0 << 2,0x0<< 2,Received Data FIFO reached threshold wake-up system function Disabled
UART1,UART1DataWakeupTypeSelect,NUCODEGEN_UART1_DISABLE_DATA_WAKEUP,UART1->DWKCOMP,0x40071000+0x48,UART_DWKCOMP_STCOMP_Msk,0xffff << 0,0x0 << 0,0x0 << 0,UART Incoming Data Wake-up Compensation value
UART1,UART1DataWakeupTypeSelect,NUCODEGEN_UART1_DISABLE_DATA_WAKEUP,UART1->BRCOMP,0x40071000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0x0 << 0,0x0 << 0,Baud Rate Compensation Patten value
UART1,UART1DataWakeupTypeSelect,NUCODEGEN_UART1_DISABLE_DATA_WAKEUP,CLK->CLKSEL1,0x40000200+0x14,CLK_CLKSEL1_UART1SEL_Msk,0x7 << 28,0x4<< 28,0x4<< 28,UART1 Clock source as PCLK0
UART1,UART1DataWakeupTypeSelect,NUCODEGEN_UART1_INCOMING_DATA_WAKEUP,UART1->WKCTL,0x40071000+0x40,UART_WKCTL_WKDATEN_Msk,0x1 << 1,UART_WKCTL_WKDATEN_Msk,0x1 << 1,Incoming data wake-up system function Enabled
UART1,UART1DataWakeupTypeSelect,NUCODEGEN_UART1_INCOMING_DATA_WAKEUP,UART1->DWKCOMP,0x40071000+0x48,UART_DWKCOMP_STCOMP_Msk,0xffff << 0,0x0 << 0,0x208 << 0,UART Incoming Data Wake-up Compensation value
UART1,UART1DataWakeupTypeSelect,NUCODEGEN_UART1_INCOMING_DATA_WAKEUP,UART1->BRCOMP,0x40071000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0x1ff << 0,0x0 << 0,Baud Rate Compensation Patten value
UART1,UART1DataWakeupTypeSelect,NUCODEGEN_UART1_INCOMING_DATA_WAKEUP,CLK->CLKSEL1,0x40000200+0x14,CLK_CLKSEL1_UART1SEL_Msk,0x7 << 28,0x3<< 28,0x3<< 28,UART1 Clock source as HIRC
UART1,UART1DataWakeupTypeSelect,NUCODEGEN_UART1_INCOMING_DATA_WAKEUP,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART1,UART1DataWakeupTypeSelect,NUCODEGEN_UART1_INCOMING_DATA_WAKEUP,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART1,UART1DataWakeupTypeSelect,NUCODEGEN_UART1_INCOMING_DATA_WAKEUP,UART1->BAUD,0x40071000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x1386 << 0,0x1386 << 0,Baud Rate is 9600bps
UART1,UART1DataWakeupTypeSelect,NUCODEGEN_UART1_FIFO_THRESHOLD_WAKEUP,UART1->WKCTL,0x40071000+0x40,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,Received Data FIFO reached threshold wake-up system function Enable
UART1,UART1DataWakeupTypeSelect,NUCODEGEN_UART1_FIFO_THRESHOLD_WAKEUP,UART1->DWKCOMP,0x40071000+0x48,UART_DWKCOMP_STCOMP_Msk,0xffff << 0,0x0 << 0,0x0 << 0,UART Incoming Data Wake-up Compensation value
UART1,UART1DataWakeupTypeSelect,NUCODEGEN_UART1_FIFO_THRESHOLD_WAKEUP,UART1->BRCOMP,0x40071000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0xa5 << 0,0xa5 << 0,Baud Rate Compensation Patten value
UART1,UART1DataWakeupTypeSelect,NUCODEGEN_UART1_FIFO_THRESHOLD_WAKEUP,CLK->CLKSEL1,0x40000200+0x14,CLK_CLKSEL1_UART1SEL_Msk,0x7 << 28,0x2<< 28,0x2<< 28,UART1 Clock source as LXT
UART1,UART1DataWakeupTypeSelect,NUCODEGEN_UART1_FIFO_THRESHOLD_WAKEUP,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART1,UART1DataWakeupTypeSelect,NUCODEGEN_UART1_FIFO_THRESHOLD_WAKEUP,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART1,UART1DataWakeupTypeSelect,NUCODEGEN_UART1_FIFO_THRESHOLD_WAKEUP,UART1->BAUD,0x40071000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x1 << 0,0x1 << 0,Baud Rate is 9600bps
UART1,UART1TimeoutWakeupSelect,0,UART1->WKCTL,0x40071000+0x40,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,0x0<< 4,0x0<< 4,Received Data FIFO reached threshold time-out wake-up system function Disabled
UART1,UART1TimeoutWakeupSelect,1,UART1->WKCTL,0x40071000+0x40,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,Received Data FIFO reached threshold time-out wake-up system function Enabled
UART1,UART1TimeoutWakeupSelect,1,UART1->INTEN,0x40071000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,UART_INTEN_TOCNTEN_Msk,0x1 << 11,Receive Buffer Time-out counter Enabled
UART1,UART1TimeoutCountInteger,0,UART1->TOUT,0x40071000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x0 << 0,0x0 << 0,Time-out Interrupt Comparator 0
UART1,UART1TimeoutCountInteger,85,UART1->TOUT,0x40071000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x55 << 0,0x55 << 0,Time-out Interrupt Comparator is 85 * UART_CLK cycle
UART1,UART1TimeoutCountInteger,255,UART1->TOUT,0x40071000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xff << 0,0xff << 0,Time-out Interrupt Comparator is 255 * UART_CLK cycle
UART1,UART1FunctionRadio,NUCODEGEN_UART1_FUNCSEL_IrDA,UART1->FUNCSEL,0x40071000+0x30,UART_FUNCSEL_FUNCSEL_Msk,0x7 << 0,0x2 << 0,0x2 << 0,Selecte Function as IrDA Mode
UART1,UART1IRDABaudrateinteger,2400,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART1,UART1IRDABaudrateinteger,2400,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART1,UART1IRDABaudrateinteger,2400,UART1->BAUD,0x40071000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x4e0 << 0,0x4e0 << 0,Baud Rate is 2400bps
UART1,UART1IRDABaudrateinteger,4800,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART1,UART1IRDABaudrateinteger,4800,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART1,UART1IRDABaudrateinteger,4800,UART1->BAUD,0x40071000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x26f << 0,0x26f << 0,Baud Rate is 4800bps
UART1,UART1IRDABaudrateinteger,9600,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART1,UART1IRDABaudrateinteger,9600,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART1,UART1IRDABaudrateinteger,9600,UART1->BAUD,0x40071000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x137 << 0,0x137 << 0,Baud Rate is 9600bps
UART1,UART1IRDABaudrateinteger,14400,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART1,UART1IRDABaudrateinteger,14400,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART1,UART1IRDABaudrateinteger,14400,UART1->BAUD,0x40071000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0xce << 0,0xce << 0,Baud Rate is 14400bps
UART1,UART1IRDABaudrateinteger,19200,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART1,UART1IRDABaudrateinteger,19200,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART1,UART1IRDABaudrateinteger,19200,UART1->BAUD,0x40071000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x9a << 0,0x9a << 0,Baud Rate is 19200bps
UART1,UART1IRDABaudrateinteger,38400,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART1,UART1IRDABaudrateinteger,38400,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART1,UART1IRDABaudrateinteger,38400,UART1->BAUD,0x40071000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x4c << 0,0x4c << 0,Baud Rate is 38400bps
UART1,UART1IRDABaudrateinteger,57600,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART1,UART1IRDABaudrateinteger,57600,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART1,UART1IRDABaudrateinteger,57600,UART1->BAUD,0x40071000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x32 << 0,0x32 << 0,Baud Rate is 57600bps
UART1,UART1IRDABaudrateinteger,115200,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART1,UART1IRDABaudrateinteger,115200,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART1,UART1IRDABaudrateinteger,115200,UART1->BAUD,0x40071000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x26f << 0,0x18 << 0,Baud Rate is 115200bps
UART1,UART1IrDAModeRadio,UART_IRDA_RXEN,UART1->IRDA,0x40071000+0x28,UART_IRDA_TXEN_Msk,0x1 << 1,0x0 << 1,0x0 << 1,IrDA Transmitter Disabled and Receiver Enabled
UART1,UART1IrDAModeRadio,UART_IRDA_RXEN,UART1->IRDA,0x40071000+0x28,UART_IRDA_RXINV_Msk,0x1 << 6,UART_IRDA_RXINV_Msk,0x1 << 6,Inverse receiving input signal
UART1,UART1IrDAModeRadio,UART_IRDA_TXEN,UART1->IRDA,0x40071000+0x28,UART_IRDA_TXEN_Msk,0x1 << 1,0x1 << 1,0x1 << 1,IrDA Transmitter Enabled and Receiver Disabled
UART1,UART1IrDAModeRadio,UART_IRDA_TXEN,UART1->IRDA,0x40071000+0x28,UART_IRDA_TXINV_Msk,0x1 << 5,0x0 << 5,0x0 << 5,None inverse transmitting signal
UART1,UART1IRDAIntCheckbox,0
UART1,UART1IRDAIntCheckbox,1
UART1,UART1IRDAINTMASKMultipleSelect,UART_INTEN_RDAIEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_RDAIEN_Msk,0x1 << 0,UART_INTEN_RDAIEN_Msk,0x1 << 0,Receive Data Available Interrupt Enable
UART1,UART1IRDAINTMASKMultipleSelect,UART_INTEN_THREIEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_THREIEN_Msk,0x1 << 1,UART_INTEN_THREIEN_Msk,0x1 << 1,Transmit Holding Register Empty Interrupt Enable
UART1,UART1IRDAINTMASKMultipleSelect,UART_INTEN_RXTOIEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_RXTOIEN_Msk,0x1 << 4,UART_INTEN_RXTOIEN_Msk,0x1 << 4,RX Time-out Interrupt Enable
UART1,UART1IRDAINTMASKMultipleSelect,UART_INTEN_TXENDIEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_TXENDIEN_Msk,0x1 << 22,UART_INTEN_TXENDIEN_Msk,0x1 << 22,Transmitter Empty Interrupt Enable
UART1,UART1FunctionRadio,NUCODEGEN_UART1_FUNCSEL_RS485,UART1->FUNCSEL,0x40071000+0x30,UART_FUNCSEL_FUNCSEL_Msk,0x7 << 0,0x3 << 0,0x3 << 0,Selecte Function as RS485 Mode
UART1,UART1RS485Baudrateinteger,2400,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART1,UART1RS485Baudrateinteger,2400,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART1,UART1RS485Baudrateinteger,2400,UART1->BAUD,0x40071000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x4e1e << 0,0x4e1e << 0,Baud Rate is 2400bps
UART1,UART1RS485Baudrateinteger,115200,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART1,UART1RS485Baudrateinteger,115200,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART1,UART1RS485Baudrateinteger,115200,UART1->BAUD,0x40071000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x19f << 0,0x19f << 0,Baud Rate is 115200bps
UART1,UART1RS485Baudrateinteger,1000000,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART1,UART1RS485Baudrateinteger,1000000,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART1,UART1RS485Baudrateinteger,1000000,UART1->BAUD,0x40071000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x2e << 0,0x2e << 0,Baud Rate is 1000000bps
UART1,UART1RS485CTLRadio,NUCODEGEN_UART1_RS485_ADD_MODE,UART1->LINE,0x40071000+0x0C,UART_LINE_WLS_Msk,0x3 << 0,0x3 << 0,0x3 << 0,UART word length as 8 bits
UART1,UART1RS485CTLRadio,NUCODEGEN_UART1_RS485_ADD_MODE,UART1->LINE,0x40071000+0x0C,UART_LINE_PBE_Msk,0x1 << 3,UART_LINE_PBE_Msk,0x1 << 3,EVEN Parity Setting
UART1,UART1RS485CTLRadio,NUCODEGEN_UART1_RS485_ADD_MODE,UART1->LINE,0x40071000+0x0C,UART_LINE_EPE_Msk,0x1 << 4,UART_LINE_EPE_Msk,0x1 << 4,EVEN Parity Setting
UART1,UART1RS485CTLRadio,NUCODEGEN_UART1_RS485_ADD_MODE,UART1->MODEM,0x40071000+0x10,UART_MODEM_RTSACTLV_Msk,0x1 << 9,0x0<< 9,0x0<< 9,nRTS pin output is high level active
UART1,UART1RS485CTLRadio,NUCODEGEN_UART1_RS485_ADD_MODE,UART1->ALTCTL,0x40071000+0x2C,UART_ALTCTL_RS485AAD_Msk,0x1 << 9,UART_ALTCTL_RS485AAD_Msk,0x1 << 9,RS-485 Auto Address Detection Operation mode (AAD) Enabled
UART1,UART1RS485CTLRadio,NUCODEGEN_UART1_RS485_ADD_MODE,UART1->ALTCTL,0x40071000+0x2C,UART_ALTCTL_RS485AUD_Msk,0x1 << 10,UART_ALTCTL_RS485AUD_Msk,0x1 << 10,RS-485 Auto Direction Operation function (AUD) Enabled.
UART1,UART1RS485CTLRadio,NUCODEGEN_UART1_RS485_ADD_MODE,UART1->ALTCTL,0x40071000+0x2C,UART_ALTCTL_ADDRDEN_Msk,0x1 << 15,UART_ALTCTL_ADDRDEN_Msk,0x1 << 15,Address detection mode Enabled
UART1,UART1RS485CTLRadio,NUCODEGEN_UART1_RS485_NMM_MODE,UART1->LINE,0x40071000+0x0C,UART_LINE_WLS_Msk,0x3 << 0,0x3 << 0,0x3 << 0,UART word length as 8 bits
UART1,UART1RS485CTLRadio,NUCODEGEN_UART1_RS485_NMM_MODE,UART1->LINE,0x40071000+0x0C,UART_LINE_PBE_Msk,0x1 << 3,UART_LINE_PBE_Msk,0x1 << 3,EVEN Parity Setting
UART1,UART1RS485CTLRadio,NUCODEGEN_UART1_RS485_NMM_MODE,UART1->LINE,0x40071000+0x0C,UART_LINE_EPE_Msk,0x1 << 4,UART_LINE_EPE_Msk,0x1 << 4,EVEN Parity Setting
UART1,UART1RS485CTLRadio,NUCODEGEN_UART1_RS485_NMM_MODE,UART1->MODEM,0x40071000+0x10,UART_MODEM_RTSACTLV_Msk,0x1 << 9,0x0<< 9,0x0<< 9,nRTS pin output is high level active
UART1,UART1RS485CTLRadio,NUCODEGEN_UART1_RS485_NMM_MODE,UART1->ALTCTL,0x40071000+0x2C,UART_ALTCTL_RS485NMM_Msk,0x1 << 8,UART_ALTCTL_RS485NMM_Msk,0x1 << 8,RS-485 Normal Multi-drop Operation Mode (NMM)
UART1,UART1RS485CTLRadio,NUCODEGEN_UART1_RS485_NMM_MODE,UART1->ALTCTL,0x40071000+0x2C,UART_ALTCTL_RS485AUD_Msk,0x1 << 10,UART_ALTCTL_RS485AUD_Msk,0x1 << 10,RS-485 Auto Direction Operation function (AUD) Enabled.
UART1,UART1RS485CTLRadio,NUCODEGEN_UART1_RS485_NMM_MODE,UART1->ALTCTL,0x40071000+0x2C,UART_ALTCTL_ADDRDEN_Msk,0x1 << 15,UART_ALTCTL_ADDRDEN_Msk,0x1 << 15,Address detection mode Enabled
UART1,UART1RS485AddrMVInteger,0,UART1->ALTCTL,0x40071000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x0<< 24,0x0<< 24,Address Match Value is 0
UART1,UART1RS485AddrMVInteger,1,UART1->ALTCTL,0x40071000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x1<< 24,0x1<< 24,Address Match Value is 1
UART1,UART1RS485AddrMVInteger,2,UART1->ALTCTL,0x40071000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x2<< 24,0x2<< 24,Address Match Value is 2
UART1,UART1RS485AddrMVInteger,4,UART1->ALTCTL,0x40071000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x4<< 24,0x4<< 24,Address Match Value is 4
UART1,UART1RS485AddrMVInteger,8,UART1->ALTCTL,0x40071000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x8<< 24,0x8<< 24,Address Match Value is 8
UART1,UART1RS485AddrMVInteger,16,UART1->ALTCTL,0x40071000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x10<< 24,0x10<< 24,Address Match Value is 16
UART1,UART1RS485AddrMVInteger,32,UART1->ALTCTL,0x40071000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x20<< 24,0x20<< 24,Address Match Value is 32
UART1,UART1RS485AddrMVInteger,64,UART1->ALTCTL,0x40071000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x40<< 24,0x40<< 24,Address Match Value is 64
UART1,UART1RS485AddrMVInteger,128,UART1->ALTCTL,0x40071000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x80<< 24,0x80<< 24,Address Match Value is 128
UART1,UART1RS485AddrMVInteger,255,UART1->ALTCTL,0x40071000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0xff << 24,0xff << 24,Address Match Value is 255
UART1,UART1RS485IntCheckbox,1
UART1,UART1RS485INTMASKMultipleSelect,UART_INTEN_RDAIEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_RDAIEN_Msk,0x1 << 0,UART_INTEN_RDAIEN_Msk,0x1 << 0,Receive Data Available Interrupt Enable
UART1,UART1RS485INTMASKMultipleSelect,UART_INTEN_THREIEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_THREIEN_Msk,0x1 << 1,UART_INTEN_THREIEN_Msk,0x1 << 1,Transmit Holding Register Empty Interrupt Enable
UART1,UART1RS485INTMASKMultipleSelect,UART_INTEN_RLSIEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_RLSIEN_Msk,0x1 << 2,UART_INTEN_RLSIEN_Msk,0x1 << 2,Receive Line Status Interrupt Enable
UART1,UART1RS485INTMASKMultipleSelect,UART_INTEN_RXTOIEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_RXTOIEN_Msk,0x1 << 4,UART_INTEN_RXTOIEN_Msk,0x1 << 4,RX Time-out Interrupt Enable
UART1,UART1RS485INTMASKMultipleSelect,UART_INTEN_BUFERRIEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_BUFERRIEN_Msk,0x1 << 5,UART_INTEN_BUFERRIEN_Msk,0x1 << 5,Buffer Error Interrupt Enable
UART1,UART1RS485INTMASKMultipleSelect,UART_INTEN_WKIEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,UART_INTEN_WKIEN_Msk,0x1 << 6,Wake-up Interrupt Enable
UART1,UART1RS485INTMASKMultipleSelect,UART_INTEN_TXENDIEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_TXENDIEN_Msk,0x1 << 22,UART_INTEN_TXENDIEN_Msk,0x1 << 22,Transmitter Empty Interrupt Enable
UART1,UART1RS485TimeoutCounterCheckbox,0,UART1->INTEN,0x40071000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,0x0 << 11,0x0<< 11,Receive Buffer Time-out counter Disabled
UART1,UART1RS485TimeoutCounterCheckbox,1,UART1->INTEN,0x40071000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,UART_INTEN_TOCNTEN_Msk,0x1 << 11,Receive Buffer Time-out counter Enabled
UART1,UART1RS485TimeoutCountInteger,0,UART1->TOUT,0x40071000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x0 << 0,0x0 << 0,Time-out Interrupt Comparator 0
UART1,UART1RS485TimeoutCountInteger,40,UART1->TOUT,0x40071000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x28 << 0,0x28 << 0,Time-out Interrupt Comparator is 40 * UART_CLK cycle
UART1,UART1RS485TimeoutCountInteger,85,UART1->TOUT,0x40071000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x55 << 0,0x55 << 0,Time-out Interrupt Comparator is 85 * UART_CLK cycle
UART1,UART1RS485TimeoutCountInteger,170,UART1->TOUT,0x40071000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xaa << 0,0xaa << 0,Time-out Interrupt Comparator is 170 * UART_CLK cycle
UART1,UART1RS485TimeoutCountInteger,255,UART1->TOUT,0x40071000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xff << 0,0xff << 0,Time-out Interrupt Comparator is 255 * UART_CLK cycle
UART1,UART1RS485RxFifoLevelSelect,UART_FIFO_RFITL_1BYTE,UART1->FIFO,0x40071000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x0 << 4,0x0 << 4,RX FIFO Interrupt Trigger Level is 1 byte
UART1,UART1RS485RxFifoLevelSelect,UART_FIFO_RFITL_4BYTES,UART1->FIFO,0x40071000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x1 << 4,0x1 << 4,RX FIFO Interrupt Trigger Level is 4 bytes
UART1,UART1RS485RxFifoLevelSelect,UART_FIFO_RFITL_8BYTES,UART1->FIFO,0x40071000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x2 << 4,0x2 << 4,RX FIFO Interrupt Trigger Level is 8 bytes
UART1,UART1RS485RxFifoLevelSelect,UART_FIFO_RFITL_14BYTES,UART1->FIFO,0x40071000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x3 << 4,0x3 << 4,RX FIFO Interrupt Trigger Level is 14 bytes
UART1,UART1RS485WakeUpCheckbox,1
UART1,UART1RS485WakeUpINTSelect,0,UART1->INTEN,0x40071000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,0x0 << 6,0x0 << 6,Wake-up Interrupt Enable
UART1,UART1RS485WakeUpINTSelect,1,UART1->INTEN,0x40071000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,UART_INTEN_WKIEN_Msk,0x1 << 6,Wake-up Interrupt Enable
UART1,UART1RS485WakeupCheckbox,0,UART1->WKCTL,0x40071000+0x40,UART_WKCTL_WKRS485EN_Msk,0x1 << 3,0x0 << 3,0x0 << 3,RS-485 Address Match (AAD Mode) Wake-up Disable
UART1,UART1RS485WakeupCheckbox,1,UART1->WKCTL,0x40071000+0x40,UART_WKCTL_WKRS485EN_Msk,0x1 << 3,UART_WKCTL_WKRS485EN_Msk,0x1 << 3,RS-485 Address Match (AAD Mode) Wake-up Enable
UART1,UART1RS485WakeupCheckbox,1,UART1->BRCOMP,0x40071000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0xa5 << 0,0xa5 << 0,Baud Rate Compensation Patten value
UART1,UART1RS485WakeupCheckbox,1,CLK->CLKSEL1,0x40000200+0x14,CLK_CLKSEL1_UART1SEL_Msk,0x7 << 28,0x2<< 28,0x2<< 28,UART1 Clock source as LXT
UART1,UART1RS485WakeupCheckbox,1,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART1,UART1RS485WakeupCheckbox,1,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART1,UART1RS485WakeupCheckbox,1,UART1->BAUD,0x40071000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x1 << 0,0x1 << 0,Baud Rate is 9600bps
UART1,UART1RS485ThresholdWakeupSelect,0,UART1->WKCTL,0x40071000+0x40,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,0x0<< 2,0x0<< 2,Received Data FIFO reached threshold wake-up system function Disabled
UART1,UART1RS485ThresholdWakeupSelect,1,UART1->WKCTL,0x40071000+0x40,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,Received Data FIFO reached threshold wake-up system function Enabled
UART1,UART1RS485ThresholdWakeupSelec,1,UART1->BRCOMP,0x40071000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0xa5 << 0,0xa5 << 0,Baud Rate Compensation Patten value
UART1,UART1RS485ThresholdWakeupSelect,1,CLK->CLKSEL1,0x40000200+0x14,CLK_CLKSEL1_UART1SEL_Msk,0x7 << 28,0x2<< 28,0x2<< 28,UART1 Clock source as LXT
UART1,UART1RS485ThresholdWakeupSelect,1,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART1,UART1RS485ThresholdWakeupSelect,1,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART1,UART1RS485ThresholdWakeupSelect,1,UART1->BAUD,0x40071000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x1 << 0,0x1 << 0,Baud Rate is 9600bps
UART1,UART1RS485TimeoutWakeupSelect,0,UART1->WKCTL,0x40071000+0x40,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,0x0<< 4,0x0<< 4,Received Data FIFO reached threshold time-out wake-up system function Disabled
UART1,UART1RS485TimeoutWakeupSelect,1,UART1->WKCTL,0x40071000+0x40,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,Received Data FIFO reached threshold time-out wake-up system function Enabled
UART1,UART1RS485TimeoutWakeupSelect,1,UART1->INTEN,0x40071000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,UART_INTEN_TOCNTEN_Msk,0x1 << 11,Receive Buffer Time-out counter Enabled
UART1,UART1RS485TimeoutCountInteger,0,UART1->TOUT,0x40071000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x0 << 0,0x0 << 0,Time-out Interrupt Comparator 0
UART1,UART1RS485TimeoutCountInteger,85,UART1->TOUT,0x40071000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x55 << 0,0x55 << 0,Time-out Interrupt Comparator is 85 * UART_CLK cycle
UART1,UART1RS485TimeoutCountInteger,255,UART1->TOUT,0x40071000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xff << 0,0xff << 0,Time-out Interrupt Comparator is 255 * UART_CLK cycle
UART1,UART1FunctionRadio,NUCODEGEN_UART1_FUNCSEL_SINGLE_WIRE,UART1->FUNCSEL,0x40071000+0x30,UART_FUNCSEL_FUNCSEL_Msk,0x7 << 0,0x4 << 0,0x4 << 0,Selecte Function as Single-wire Mode
UART1,UART1SWBaudrateinteger,2400,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1<< 28,Baud Rate Calculation as Mode 2
UART1,UART1SWBaudrateinteger,2400,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1<< 29,Baud Rate Calculation as Mode 2
UART1,UART1SWBaudrateinteger,2400,UART1->BAUD,0x40071000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x4e1e << 0,0x4e1e << 0,Baud Rate is 2400bps
UART1,UART1SWBaudrateinteger,115200,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART1,UART1SWBaudrateinteger,115200,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART1,UART1SWBaudrateinteger,115200,UART1->BAUD,0x40071000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x19f << 0,0x19f << 0,Baud Rate is 115200bps
UART1,UART1SWBaudrateinteger,1000000,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART1,UART1SWBaudrateinteger,1000000,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART1,UART1SWBaudrateinteger,1000000,UART1->BAUD,0x40071000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x2e << 0,0x2e << 0,Baud Rate is 1000000bps
UART1,UART1SWAutoBaudrateCheckbox,0,UART1->ALTCTL,0x40071000+0x2C,UART_ALTCTL_ABRDEN_Msk,0x1 << 18,0x0 << 18,0x0 << 18,Auto-baud rate detect function Disabled
UART1,UART1SWAutoBaudrateCheckbox,1,UART1->ALTCTL,0x40071000+0x2C,UART_ALTCTL_ABRDEN_Msk,0x1 << 18,UART_ALTCTL_ABRDEN_Msk,0x1 << 18,Auto-baud rate detect function Enabled
UART1,UART1SWAutoBaudrateCheckbox,1,UART1->ALTCTL,0x40071000+0x2C,UART_ALTCTL_ABRDBITS_Msk,0x3 << 19,0x0 << 19,0x0 << 19,1-bit time from START bit to the 1st rising edge. The input pattern shall be 0x01
UART1,UART1SWAutoBaudRateDetectINTSelect,0,UART1->INTEN,0x40071000+0x04,UART_INTEN_ABRIEN_Msk,0x1 << 18,0x0<< 18,0x0<< 18,Auto-baud Rate Interrupt Enable
UART1,UART1SWAutoBaudRateDetectINTSelect,1,UART1->INTEN,0x40071000+0x04,UART_INTEN_ABRIEN_Msk,0x1 << 18,UART_INTEN_ABRIEN_Msk,0x1 << 18,Auto-baud Rate Interrupt Enable
UART1,UART1SWPDMACheckbox,1
UART1,UART1SWPDMASelectCheckbox,UART_INTEN_TXPDMAEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_TXPDMAEN_Msk,0x1 << 14,0x1 << 14,0x1 << 14,Enable Tx PDAM
UART1,UART1SWPDMASelectCheckbox,UART_INTEN_RXPDMAEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_RXPDMAEN_Msk,0x1 << 15,0x1 << 15,0x1 << 15,Enable Rx PDMA
UART1,UART1SWIntCheckbox,1
UART1,UART1SWINTMASKMultipleSelect,UART_INTEN_RDAIEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_RDAIEN_Msk,0x1 << 0,UART_INTEN_RDAIEN_Msk,0x1 << 0,Receive Data Available Interrupt Enable
UART1,UART1SWINTMASKMultipleSelect,UART_INTEN_THREIEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_THREIEN_Msk,0x1 << 1,UART_INTEN_THREIEN_Msk,0x1 << 1,Transmit Holding Register Empty Interrupt Enable
UART1,UART1SWINTMASKMultipleSelect,UART_INTEN_RLSIEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_RLSIEN_Msk,0x1 << 2,UART_INTEN_RLSIEN_Msk,0x1 << 2,Receive Line Status Interrupt Enable
UART1,UART1SWINTMASKMultipleSelect,UART_INTEN_RXTOIEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_RXTOIEN_Msk,0x1 << 4,UART_INTEN_RXTOIEN_Msk,0x1 << 4,RX Time-out Interrupt Enable
UART1,UART1SWINTMASKMultipleSelect,UART_INTEN_BUFERRIEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_BUFERRIEN_Msk,0x1 << 5,UART_INTEN_BUFERRIEN_Msk,0x1 << 5,Buffer Error Interrupt Enable
UART1,UART1SWINTMASKMultipleSelect,UART_INTEN_WKIEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,UART_INTEN_WKIEN_Msk,0x1 << 6,Wake-up Interrupt Enable
UART1,UART1SWINTMASKMultipleSelect,UART_INTEN_ABRIEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_ABRIEN_Msk,0x1 << 18,UART_INTEN_ABRIEN_Msk,0x1 << 18,Auto-baud Rate Interrupt Enable
UART1,UART1SWINTMASKMultipleSelect,UART_INTEN_TXENDIEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_TXENDIEN_Msk,0x1 << 22,UART_INTEN_TXENDIEN_Msk,0x1 << 22,Transmitter Empty Interrupt Enable
UART1,UART1SWINTMASKMultipleSelect,UART_INTEN_SWBEIEN_Msk,UART1->INTEN,0x40071000+0x04,UART_INTEN_SWBEIEN_Msk,0x1 << 16,UART_INTEN_SWBEIEN_Msk,0x1 << 16,Single Wire Bit Error Interrupt Enable
UART1,UART1SWTimeoutCounterCheckbox,0,UART1->INTEN,0x40071000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,0x0 << 11,0x0<< 11,Receive Buffer Time-out counter Disabled
UART1,UART1SWTimeoutCounterCheckbox,1,UART1->INTEN,0x40071000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,UART_INTEN_TOCNTEN_Msk,0x1 << 11,Receive Buffer Time-out counter Enabled
UART1,UART1SWTimeoutCountInteger,0,UART1->TOUT,0x40071000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x0 << 0,0x0 << 0,Time-out Interrupt Comparator 0
UART1,UART1SWTimeoutCountInteger,85,UART1->TOUT,0x40071000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x55 << 0,0x55 << 0,Time-out Interrupt Comparator is 85 * UART_CLK cycle
UART1,UART1SWTimeoutCountInteger,170,UART1->TOUT,0x40071000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xaa << 0,0xaa << 0,Time-out Interrupt Comparator is 170 * UART_CLK cycle
UART1,UART1SWTimeoutCountInteger,255,UART1->TOUT,0x40071000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xff << 0,0xff << 0,Time-out Interrupt Comparator is 255 * UART_CLK cycle
UART1,UART1SWRxFifoLevelSelect,UART_FIFO_RFITL_1BYTE,UART1->FIFO,0x40071000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x0 << 4,0x0 << 4,RX FIFO Interrupt Trigger Level is 1 byte
UART1,UART1SWRxFifoLevelSelect,UART_FIFO_RFITL_4BYTES,UART1->FIFO,0x40071000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x1 << 4,0x1 << 4,RX FIFO Interrupt Trigger Level is 4 bytes
UART1,UART1SWRxFifoLevelSelect,UART_FIFO_RFITL_8BYTES,UART1->FIFO,0x40071000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x2 << 4,0x2 << 4,RX FIFO Interrupt Trigger Level is 8 bytes
UART1,UART1SWRxFifoLevelSelect,UART_FIFO_RFITL_14BYTES,UART1->FIFO,0x40071000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x3 << 4,0x3 << 4,RX FIFO Interrupt Trigger Level is 14 bytes
UART1,UART1SWWakeUpCheckbox,1
UART1,UART1SWWakeUpINTSelect,0,UART1->INTEN,0x40071000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,0x0 << 6,0x0 << 6,Wake-up Interrupt Enable
UART1,UART1SWWakeUpINTSelect,1,UART1->INTEN,0x40071000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,UART_INTEN_WKIEN_Msk,0x1 << 6,Wake-up Interrupt Enable
UART1,UART1SWDataWakeupTypeSelect,NUCODEGEN_UART1_DISABLE_DATA_WAKEUP,UART1->WKCTL,0x40071000+0x40,UART_WKCTL_WKDATEN_Msk,0x1 << 1,0x0 << 1,0x0 << 1,Incoming data wake-up system function Disabled
UART1,UART1SWDataWakeupTypeSelect,NUCODEGEN_UART1_DISABLE_DATA_WAKEUP,UART1->WKCTL,0x40071000+0x40,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,0x0 << 2,0x0<< 2,Received Data FIFO reached threshold wake-up system function Disabled
UART1,UART1SWDataWakeupTypeSelect,NUCODEGEN_UART1_DISABLE_DATA_WAKEUP,UART1->DWKCOMP,0x40071000+0x48,UART_DWKCOMP_STCOMP_Msk,0xffff << 0,0x0 << 0,0x0 << 0,UART Incoming Data Wake-up Compensation value
UART1,UART1SWDataWakeupTypeSelect,NUCODEGEN_UART1_DISABLE_DATA_WAKEUP,UART1->BRCOMP,0x40071000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0x0 << 0,0x0 << 0,Baud Rate Compensation Patten value
UART1,UART1SWDataWakeupTypeSelect,NUCODEGEN_UART1_DISABLE_DATA_WAKEUP,CLK->CLKSEL1,0x40000200+0x14,CLK_CLKSEL1_UART1SEL_Msk,0x7 << 28,0x4<< 28,0x4<< 28,UART1 Clock source as PCLK0
UART1,UART1SWDataWakeupTypeSelect,NUCODEGEN_UART1_INCOMING_DATA_WAKEUP,UART1->WKCTL,0x40071000+0x40,UART_WKCTL_WKDATEN_Msk,0x1 << 1,UART_WKCTL_WKDATEN_Msk,0x1 << 1,Incoming data wake-up system function Enabled
UART1,UART1SWDataWakeupTypeSelect,NUCODEGEN_UART1_INCOMING_DATA_WAKEUP,UART1->DWKCOMP,0x40071000+0x48,UART_DWKCOMP_STCOMP_Msk,0xffff << 0,0x0 << 0,0x208 << 0,UART Incoming Data Wake-up Compensation value
UART1,UART1SWDataWakeupTypeSelect,NUCODEGEN_UART1_INCOMING_DATA_WAKEUP,UART1->BRCOMP,0x40071000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0x1ff << 0,0x0 << 0,Baud Rate Compensation Patten value
UART1,UART1SWDataWakeupTypeSelect,NUCODEGEN_UART1_INCOMING_DATA_WAKEUP,CLK->CLKSEL1,0x40000200+0x14,CLK_CLKSEL1_UART1SEL_Msk,0x7 << 28,0x3<< 28,0x3<< 28,UART1 Clock source as HIRC
UART1,UART1SWDataWakeupTypeSelect,NUCODEGEN_UART1_INCOMING_DATA_WAKEUP,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART1,UART1SWDataWakeupTypeSelect,NUCODEGEN_UART1_INCOMING_DATA_WAKEUP,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART1,UART1SWDataWakeupTypeSelect,NUCODEGEN_UART1_INCOMING_DATA_WAKEUP,UART1->BAUD,0x40071000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x1386 << 0,0x1386 << 0,Baud Rate is 9600bps
UART1,UART1SWDataWakeupTypeSelect,NUCODEGEN_UART1_FIFO_THRESHOLD_WAKEUP,UART1->WKCTL,0x40071000+0x40,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,Received Data FIFO reached threshold wake-up system function Enable
UART1,UART1SWDataWakeupTypeSelect,NUCODEGEN_UART1_FIFO_THRESHOLD_WAKEUP,UART1->DWKCOMP,0x40071000+0x48,UART_DWKCOMP_STCOMP_Msk,0xffff << 0,0x0 << 0,0x0 << 0,UART Incoming Data Wake-up Compensation value
UART1,UART1SWDataWakeupTypeSelect,NUCODEGEN_UART1_FIFO_THRESHOLD_WAKEUP,UART1->BRCOMP,0x40071000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0xa5 << 0,0xa5 << 0,Baud Rate Compensation Patten value
UART1,UART1SWDataWakeupTypeSelect,NUCODEGEN_UART1_FIFO_THRESHOLD_WAKEUP,CLK->CLKSEL1,0x40000200+0x14,CLK_CLKSEL1_UART1SEL_Msk,0x7 << 28,0x2<< 28,0x2<< 28,UART1 Clock source as LXT
UART1,UART1SWDataWakeupTypeSelect,NUCODEGEN_UART1_FIFO_THRESHOLD_WAKEUP,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART1,UART1SWDataWakeupTypeSelect,NUCODEGEN_UART1_FIFO_THRESHOLD_WAKEUP,UART1->BAUD,0x40071000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART1,UART1SWDataWakeupTypeSelect,NUCODEGEN_UART1_FIFO_THRESHOLD_WAKEUP,UART1->BAUD,0x40071000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x1 << 0,0x1 << 0,Baud Rate is 9600bps
UART1,UART1SWTimeoutWakeupSelect,0,UART1->WKCTL,0x40071000+0x40,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,0x0<< 4,0x0<< 4,Received Data FIFO reached threshold time-out wake-up system function Disabled
UART1,UART1SWTimeoutWakeupSelect,1,UART1->WKCTL,0x40071000+0x40,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,Received Data FIFO reached threshold time-out wake-up system function Enabled
UART1,UART1SWTimeoutWakeupSelect,1,UART1->INTEN,0x40071000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,UART_INTEN_TOCNTEN_Msk,0x1 << 11,Receive Buffer Time-out counter Enabled
UART1,UART1SWTimeoutCountInteger,0,UART1->TOUT,0x40071000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x0 << 0,0x0 << 0,Time-out Interrupt Comparator 0
UART1,UART1SWTimeoutCountInteger,85,UART1->TOUT,0x40071000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x55 << 0,0x55 << 0,Time-out Interrupt Comparator is 85 * UART_CLK cycle
UART2,UART2FunctionRadio,NUCODEGEN_UART2_FUNCSEL_UART,UART2->FUNCSEL,0x40072000+0x30,UART_FUNCSEL_FUNCSEL_Msk,0x7 << 0,0x0 << 0,0x0 << 0,Selecte Function as UART Mode
UART2,UART2Baudrateinteger,2400,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART2,UART2Baudrateinteger,2400,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART2,UART2Baudrateinteger,2400,UART2->BAUD,0x40072000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x4e1e << 0,0x4e1e << 0,Baud Rate is 2400bps
UART2,UART2Baudrateinteger,4800,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART2,UART2Baudrateinteger,4800,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART2,UART2Baudrateinteger,4800,UART2->BAUD,0x40072000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x270e << 0,0x270e << 0,Baud Rate is 4800bps
UART2,UART2Baudrateinteger,9600,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART2,UART2Baudrateinteger,9600,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART2,UART2Baudrateinteger,9600,UART2->BAUD,0x40072000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x1386 << 0,0x1386 << 0,Baud Rate is 9600bps
UART2,UART2Baudrateinteger,19200,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART2,UART2Baudrateinteger,19200,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART2,UART2Baudrateinteger,19200,UART2->BAUD,0x40072000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x9c2 << 0,0x9c2 << 0,Baud Rate is 19200bps
UART2,UART2Baudrateinteger,38400,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART2,UART2Baudrateinteger,38400,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART2,UART2Baudrateinteger,38400,UART2->BAUD,0x40072000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x4e0<< 0,0x4e0 << 0,Baud Rate is 38400bps
UART2,UART2Baudrateinteger,57600,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART2,UART2Baudrateinteger,57600,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART2,UART2Baudrateinteger,57600,UART2->BAUD,0x40072000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x33f<< 0,0x33f << 0,Baud Rate is 57600bps
UART2,UART2Baudrateinteger,115200,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART2,UART2Baudrateinteger,115200,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART2,UART2Baudrateinteger,115200,UART2->BAUD,0x40072000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x19f << 0,0x19f << 0,Baud Rate is 115200bps
UART2,UART2Baudrateinteger,460800,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART2,UART2Baudrateinteger,460800,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART2,UART2Baudrateinteger,460800,UART2->BAUD,0x40072000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x66 << 0,0x66 << 0,Baud Rate is 460800bps
UART2,UART2Baudrateinteger,1000000,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART2,UART2Baudrateinteger,1000000,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART2,UART2Baudrateinteger,1000000,UART2->BAUD,0x40072000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x2e << 0,0x2e << 0,Baud Rate is 1000000bps
UART2,UART2SetLineConfigCheckbox,1
UART2,UART2WordLengthSelect,UART_WORD_LEN_5,UART2->LINE,0x40072000+0x0C,UART_LINE_WLS_Msk,0x3 << 0,0x0 << 0,0x0 << 0,UART word length as5 bits
UART2,UART2WordLengthSelect,UART_WORD_LEN_6,UART2->LINE,0x40072000+0x0C,UART_LINE_WLS_Msk,0x3 << 0,0x1 << 0,0x1 << 0,UART word length as6 bits
UART2,UART2WordLengthSelect,UART_WORD_LEN_7,UART2->LINE,0x40072000+0x0C,UART_LINE_WLS_Msk,0x3 << 0,0x2 << 0,0x2 << 0,UART word length as7 bits
UART2,UART2WordLengthSelect,UART_WORD_LEN_8,UART2->LINE,0x40072000+0x0C,UART_LINE_WLS_Msk,0x3 << 0,0x3 << 0,0x3 << 0,UART word length as 8 bits
UART2,UART2ParityBitSelect,UART_PARITY_NONE,UART2->LINE,0x40072000+0x0C,UART_LINE_PBE_Msk,0x1 << 3,0x0 << 3,0x0 << 3,None Parity Setting
UART2,UART2ParityBitSelect,UART_PARITY_NONE,UART2->LINE,0x40072000+0x0C,UART_LINE_EPE_Msk,0x1 << 4,0x0 << 4,0x0 << 4,None Parity Setting
UART2,UART2ParityBitSelect,UART_PARITY_ODD,UART2->LINE,0x40072000+0x0C,UART_LINE_PBE_Msk,0x1 << 3,UART_LINE_PBE_Msk,0x1 << 3,ODD Parity Setting
UART2,UART2ParityBitSelect,UART_PARITY_ODD,UART2->LINE,0x40072000+0x0C,UART_LINE_EPE_Msk,0x1 << 4,0x0 << 4,0x0 << 4,ODD Parity Setting
UART2,UART2ParityBitSelect,UART_PARITY_EVEN,UART2->LINE,0x40072000+0x0C,UART_LINE_PBE_Msk,0x1 << 3,UART_LINE_PBE_Msk,0x1 << 3,EVEN Parity Setting
UART2,UART2ParityBitSelect,UART_PARITY_EVEN,UART2->LINE,0x40072000+0x0C,UART_LINE_EPE_Msk,0x1 << 4,UART_LINE_EPE_Msk,0x1 << 4,EVEN Parity Setting
UART2,UART2ParityBitSelect,UART_PARITY_MARK,UART2->LINE,0x40072000+0x0C,UART_LINE_PBE_Msk,0x1 << 3,UART_LINE_PBE_Msk,0x1 << 3,MARK Parity Setting
UART2,UART2ParityBitSelect,UART_PARITY_MARK,UART2->LINE,0x40072000+0x0C,UART_LINE_EPE_Msk,0x1 << 4,0x0 << 4,0x0 << 4,MARK Parity Setting
UART2,UART2ParityBitSelect,UART_PARITY_MARK,UART2->LINE,0x40072000+0x0C,UART_LINE_SPE_Msk,0x1 << 5,UART_LINE_SPE_Msk,0x1 << 5,MARK Parity Setting
UART2,UART2ParityBitSelect,UART_PARITY_SPACE,UART2->LINE,0x40072000+0x0C,UART_LINE_PBE_Msk,0x1 << 3,UART_LINE_PBE_Msk,0x1 << 3,SPACE Parity Setting
UART2,UART2ParityBitSelect,UART_PARITY_SPACE,UART2->LINE,0x40072000+0x0C,UART_LINE_EPE_Msk,0x1 << 4,UART_LINE_EPE_Msk,0x1 << 4,SPACE Parity Setting
UART2,UART2ParityBitSelect,UART_PARITY_SPACE,UART2->LINE,0x40072000+0x0C,UART_LINE_SPE_Msk,0x1 << 5,UART_LINE_SPE_Msk,0x1 << 5,SPACE Parity Setting
UART2,UART2StopBitSelect,UART_STOP_BIT_1,UART2->LINE,0x40072000+0x0C,UART_LINE_NSB_Msk,0x1 << 2,0x0 << 2,0x0 << 2,1 Stop bit
UART2,UART2StopBitSelect,UART_STOP_BIT_1_5,UART2->LINE,0x40072000+0x0C,UART_LINE_NSB_Msk,0x1 << 2,UART_LINE_NSB_Msk,0x1 << 2,1.5 Stop bits (for word length 5 bits)
UART2,UART2StopBitSelect,UART_STOP_BIT_2,UART2->LINE,0x40072000+0x0C,UART_LINE_NSB_Msk,0x1 << 2,UART_LINE_NSB_Msk,0x1 << 2,2 Stop bits (for word length 6-8 bits)
UART2,UART2AutoflowControlCheckbox,1
UART2,UART2RTSACTLVLevelSelect,NUCODEGEN_UART2_RTS_HIGH_LEVEL_ACT,UART2->MODEM,0x40072000+0x10,UART_MODEM_RTSACTLV_Msk,0x1 << 9,0x0<< 9,0x0<< 9,nRTS pin output is high level active
UART2,UART2RTSACTLVLevelSelect,NUCODEGEN_UART2_RTS_HIGH_LEVEL_ACT,UART2->INTEN,0x40072000+0x04,UART_INTEN_ATORTSEN_Msk,0x1 << 12,UART_INTEN_ATORTSEN_Msk,0x1 << 12,nRTS Auto-flow Control Enable
UART2,UART2RTSACTLVLevelSelect,NUCODEGEN_UART2_RTS_LOW_LEVEL_ACT,UART2->MODEM,0x40072000+0x10,UART_MODEM_RTSACTLV_Msk,0x1 << 9,UART_MODEM_RTSACTLV_Msk,0x1 << 9,nRTS pin output is Low level active
UART2,UART2RTSACTLVLevelSelect,NUCODEGEN_UART2_RTS_LOW_LEVEL_ACT,UART2->INTEN,0x40072000+0x04,UART_INTEN_ATORTSEN_Msk,0x1 << 12,UART_INTEN_ATORTSEN_Msk,0x1 << 12,nRTS Auto-flow Control Enable
UART2,UART2CTSACTLVLevelSelect,NUCODEGEN_UART2_CTS_HIGH_LEVEL_ACT,UART2->MODEMSTS,0x40072000+0x14,UART_MODEMSTS_CTSACTLV_Msk,0x1 << 8,0x0 << 8,0x0 << 8,nCTS pin input is high level active
UART2,UART2CTSACTLVLevelSelect,NUCODEGEN_UART2_CTS_HIGH_LEVEL_ACT,UART2->INTEN,0x40072000+0x04,UART_INTEN_ATOCTSEN_Msk,0x1 << 13,UART_INTEN_ATOCTSEN_Msk,0x1 << 13,nCTS Auto-flow Control Enable
UART2,UART2CTSACTLVLevelSelect,NUCODEGEN_UART2_CTS_LOW_LEVEL_ACT,UART2->MODEMSTS,0x40072000+0x14,UART_MODEMSTS_CTSACTLV_Msk,0x1 << 8,UART_MODEMSTS_CTSACTLV_Msk,0x1 << 8,nCTS pin input is low level active
UART2,UART2CTSACTLVLevelSelect,NUCODEGEN_UART2_CTS_LOW_LEVEL_ACT,UART2->INTEN,0x40072000+0x04,UART_INTEN_ATOCTSEN_Msk,0x1 << 13,UART_INTEN_ATOCTSEN_Msk,0x1 << 13,nCTS Auto-flow Control Enable
UART2,UART2RTSTriggerLevelSelect,UART_FIFO_RTSTRGLV_1BYTE,UART2->FIFO,0x40072000+0x08,UART_FIFO_RTSTRGLV_Msk,0xf << 16,0x0 << 16,0x0 << 16,nRTS Trigger Level is 1 byte
UART2,UART2RTSTriggerLevelSelect,UART_FIFO_RTSTRGLV_4BYTES,UART2->FIFO,0x40072000+0x08,UART_FIFO_RTSTRGLV_Msk,0xf << 16,0x1<< 16,0x1<< 16,nRTS Trigger Level is 4 bytes
UART2,UART2RTSTriggerLevelSelect,UART_FIFO_RTSTRGLV_8BYTES,UART2->FIFO,0x40072000+0x08,UART_FIFO_RTSTRGLV_Msk,0xf << 16,0x2 << 16,0x2 << 16,nRTS Trigger Level is 8 bytes
UART2,UART2RTSTriggerLevelSelect,UART_FIFO_RTSTRGLV_14BYTES,UART2->FIFO,0x40072000+0x08,UART_FIFO_RTSTRGLV_Msk,0xf << 16,0x3 << 16,0x3 << 16,nRTS Trigger Level is 14 bytes
UART2,UART2ModemINTSelect,0,UART2->INTEN,0x40072000+0x04,UART_INTEN_MODEMIEN_Msk,0x1 << 3,0x0 << 3,0x0 << 3,Modem Status Interrupt Enable
UART2,UART2ModemINTSelect,1,UART2->INTEN,0x40072000+0x04,UART_INTEN_MODEMIEN_Msk,0x1 << 3,UART_INTEN_MODEMIEN_Msk,0x1 << 3,Modem Status Interrupt Enable
UART2,UART2AutoBaudrateCheckbox,0,UART2->ALTCTL,0x40072000+0x2C,UART_ALTCTL_ABRDEN_Msk,0x1 << 18,0x0 << 18,0x0 << 18,Auto-baud rate detect function Disabled
UART2,UART2AutoBaudrateCheckbox,1,UART2->ALTCTL,0x40072000+0x2C,UART_ALTCTL_ABRDEN_Msk,0x1 << 18,UART_ALTCTL_ABRDEN_Msk,0x1 << 18,Auto-baud rate detect function Enabled
UART2,UART2AutoBaudrateCheckbox,1,UART2->ALTCTL,0x40072000+0x2C,UART_ALTCTL_ABRDBITS_Msk,0x3 << 19,0x0 << 19,0x0 << 19,1-bit time from START bit to the 1st rising edge. The input pattern shall be 0x01
UART2,UART2AutoBaudRateDetectINTSelect,0,UART2->INTEN,0x40072000+0x04,UART_INTEN_ABRIEN_Msk,0x1 << 18,0x0<< 18,0x0<< 18,Auto-baud Rate Interrupt Enable
UART2,UART2AutoBaudRateDetectINTSelect,1,UART2->INTEN,0x40072000+0x04,UART_INTEN_ABRIEN_Msk,0x1 << 18,UART_INTEN_ABRIEN_Msk,0x1 << 18,Auto-baud Rate Interrupt Enable
UART2,UART2PDMACheckbox,1
UART2,UART2PDMASelectCheckbox,0,UART2->INTEN,0x40072000+0x04,0x3 << 14,0x3 << 14,0x0<< 14,0x0 << 14,Disable Tx PDAM and Rx PDMA
UART2,UART2PDMASelectCheckbox,UART_INTEN_TXPDMAEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_TXPDMAEN_Msk,0x1 << 14,0x1 << 14,0x1 << 14,Enable Tx PDAM
UART2,UART2PDMASelectCheckbox,UART_INTEN_RXPDMAEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_RXPDMAEN_Msk,0x1 << 15,0x1 << 15,0x1 << 15,Enable Rx PDMA
UART2,UART2IntCheckbox,1
UART2,UART2INTMASKMultipleSelect,UART_INTEN_RDAIEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_RDAIEN_Msk,0x1 << 0,UART_INTEN_RDAIEN_Msk,0x1 << 0,Receive Data Available Interrupt Enable
UART2,UART2INTMASKMultipleSelect,UART_INTEN_THREIEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_THREIEN_Msk,0x1 << 1,UART_INTEN_THREIEN_Msk,0x1 << 1,Transmit Holding Register Empty Interrupt Enable
UART2,UART2INTMASKMultipleSelect,UART_INTEN_RLSIEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_RLSIEN_Msk,0x1 << 2,UART_INTEN_RLSIEN_Msk,0x1 << 2,Receive Line Status Interrupt Enable
UART2,UART2INTMASKMultipleSelect,UART_INTEN_MODEMIEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_MODEMIEN_Msk,0x1 << 3,UART_INTEN_MODEMIEN_Msk,0x1 << 3,Modem Status Interrupt Enable
UART2,UART2INTMASKMultipleSelect,UART_INTEN_RXTOIEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_RXTOIEN_Msk,0x1 << 4,UART_INTEN_RXTOIEN_Msk,0x1 << 4,RX Time-out Interrupt Enable
UART2,UART2INTMASKMultipleSelect,UART_INTEN_BUFERRIEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_BUFERRIEN_Msk,0x1 << 5,UART_INTEN_BUFERRIEN_Msk,0x1 << 5,Buffer Error Interrupt Enable
UART2,UART2INTMASKMultipleSelect,UART_INTEN_WKIEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,UART_INTEN_WKIEN_Msk,0x1 << 6,Wake-up Interrupt Enable
UART2,UART2INTMASKMultipleSelect,UART_INTEN_ABRIEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_ABRIEN_Msk,0x1 << 18,UART_INTEN_ABRIEN_Msk,0x1 << 18,Auto-baud Rate Interrupt Enable
UART2,UART2INTMASKMultipleSelect,UART_INTEN_TXENDIEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_TXENDIEN_Msk,0x1 << 22,UART_INTEN_TXENDIEN_Msk,0x1 << 22,Transmitter Empty Interrupt Enable
UART2,UART2TimeoutCounterCheckbox,0,UART2->INTEN,0x40072000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,0x0 << 11,0x0<< 11,Receive Buffer Time-out counter Disabled
UART2,UART2TimeoutCounterCheckbox,1,UART2->INTEN,0x40072000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,UART_INTEN_TOCNTEN_Msk,0x1 << 11,Receive Buffer Time-out counter Enabled
UART2,UART2TimeoutCountInteger,0,UART2->TOUT,0x40072000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x0 << 0,0x0 << 0,Time-out Interrupt Comparator 0
UART2,UART2TimeoutCountInteger,40,UART2->TOUT,0x40072000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x28 << 0,0x28 << 0,Time-out Interrupt Comparator is 40 * UART_CLK cycle
UART2,UART2TimeoutCountInteger,85,UART2->TOUT,0x40072000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x55 << 0,0x55 << 0,Time-out Interrupt Comparator is 85 * UART_CLK cycle
UART2,UART2TimeoutCountInteger,170,UART2->TOUT,0x40072000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xaa << 0,0xaa << 0,Time-out Interrupt Comparator is 170 * UART_CLK cycle
UART2,UART2TimeoutCountInteger,255,UART2->TOUT,0x40072000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xff << 0,0xff << 0,Time-out Interrupt Comparator is 255 * UART_CLK cycle
UART2,UART2RxFifoLevelSelect,UART_FIFO_RFITL_1BYTE,UART2->FIFO,0x40072000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x0 << 4,0x0 << 4,RX FIFO Interrupt Trigger Level is 1 byte
UART2,UART2RxFifoLevelSelect,UART_FIFO_RFITL_4BYTES,UART2->FIFO,0x40072000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x1 << 4,0x1 << 4,RX FIFO Interrupt Trigger Level is 4 bytes
UART2,UART2RxFifoLevelSelect,UART_FIFO_RFITL_8BYTES,UART2->FIFO,0x40072000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x2 << 4,0x2 << 4,RX FIFO Interrupt Trigger Level is 8 bytes
UART2,UART2RxFifoLevelSelect,UART_FIFO_RFITL_14BYTES,UART2->FIFO,0x40072000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x3 << 4,0x3 << 4,RX FIFO Interrupt Trigger Level is 14 bytes
UART2,UART2WakeUpCheckbox,1
UART2,UART2WakeUpINTSelect,0,UART2->INTEN,0x40072000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,0x0 << 6,0x0 << 6,Wake-up Interrupt Enable
UART2,UART2WakeUpINTSelect,1,UART2->INTEN,0x40072000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,UART_INTEN_WKIEN_Msk,0x1 << 6,Wake-up Interrupt Enable
UART2,UART2nCTSWakeupSelect,0,UART2->WKCTL,0x40072000+0x40,UART_WKCTL_WKCTSEN_Msk,0x1 << 0,0x0<< 0,0x0<< 0,nCTS Wake-up system function Disabled
UART2,UART2nCTSWakeupSelect,1,UART2->WKCTL,0x40072000+0x40,UART_WKCTL_WKCTSEN_Msk,0x1 << 0,UART_WKCTL_WKCTSEN_Msk,0x1 << 0,nCTS Wake-up system function Enabled
UART2,UART2DataWakeupTypeSelect,NUCODEGEN_UART2_DISABLE_DATA_WAKEUP,UART2->WKCTL,0x40072000+0x40,UART_WKCTL_WKDATEN_Msk,0x1 << 1,0x0 << 1,0x0 << 1,Incoming data wake-up system function Disabled
UART2,UART2DataWakeupTypeSelect,NUCODEGEN_UART2_DISABLE_DATA_WAKEUP,UART2->WKCTL,0x40072000+0x40,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,0x0 << 2,0x0<< 2,Received Data FIFO reached threshold wake-up system function Disabled
UART2,UART2DataWakeupTypeSelect,NUCODEGEN_UART2_DISABLE_DATA_WAKEUP,UART2->DWKCOMP,0x40072000+0x48,UART_DWKCOMP_STCOMP_Msk,0xffff << 0,0x0 << 0,0x0 << 0,UART Incoming Data Wake-up Compensation value
UART2,UART2DataWakeupTypeSelect,NUCODEGEN_UART2_DISABLE_DATA_WAKEUP,UART2->BRCOMP,0x40072000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0x0 << 0,0x0 << 0,Baud Rate Compensation Patten value
UART2,UART2DataWakeupTypeSelect,NUCODEGEN_UART2_DISABLE_DATA_WAKEUP,CLK->CLKSEL3,0x40000200+0x1C,CLK_CLKSEL3_UART2SEL_Msk,0x7 << 24,0x4<< 24,0x4<< 24,UART2 Clock source as PCLK0
UART2,UART2DataWakeupTypeSelect,NUCODEGEN_UART2_INCOMING_DATA_WAKEUP,UART2->WKCTL,0x40072000+0x40,UART_WKCTL_WKDATEN_Msk,0x1 << 1,UART_WKCTL_WKDATEN_Msk,0x1 << 1,Incoming data wake-up system function Enabled
UART2,UART2DataWakeupTypeSelect,NUCODEGEN_UART2_INCOMING_DATA_WAKEUP,UART2->DWKCOMP,0x40072000+0x48,UART_DWKCOMP_STCOMP_Msk,0xffff << 0,0x0 << 0,0x208 << 0,UART Incoming Data Wake-up Compensation value
UART2,UART2DataWakeupTypeSelect,NUCODEGEN_UART2_INCOMING_DATA_WAKEUP,UART2->BRCOMP,0x40072000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0x1ff << 0,0x0 << 0,Baud Rate Compensation Patten value
UART2,UART2DataWakeupTypeSelect,NUCODEGEN_UART2_INCOMING_DATA_WAKEUP,CLK->CLKSEL3,0x40000200+0x1C,CLK_CLKSEL3_UART2SEL_Msk,0x7 << 24,0x3<< 24,0x3<< 24,UART2 Clock source as HIRC
UART2,UART2DataWakeupTypeSelect,NUCODEGEN_UART2_INCOMING_DATA_WAKEUP,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART2,UART2DataWakeupTypeSelect,NUCODEGEN_UART2_INCOMING_DATA_WAKEUP,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART2,UART2DataWakeupTypeSelect,NUCODEGEN_UART2_INCOMING_DATA_WAKEUP,UART2->BAUD,0x40072000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x1386 << 0,0x1386 << 0,Baud Rate is 9600bps
UART2,UART2DataWakeupTypeSelect,NUCODEGEN_UART2_FIFO_THRESHOLD_WAKEUP,UART2->WKCTL,0x40072000+0x40,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,Received Data FIFO reached threshold wake-up system function Enable
UART2,UART2DataWakeupTypeSelect,NUCODEGEN_UART2_FIFO_THRESHOLD_WAKEUP,UART2->DWKCOMP,0x40072000+0x48,UART_DWKCOMP_STCOMP_Msk,0xffff << 0,0x0 << 0,0x0 << 0,UART Incoming Data Wake-up Compensation value
UART2,UART2DataWakeupTypeSelect,NUCODEGEN_UART2_FIFO_THRESHOLD_WAKEUP,UART2->BRCOMP,0x40072000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0xa5 << 0,0xa5 << 0,Baud Rate Compensation Patten value
UART2,UART2DataWakeupTypeSelect,NUCODEGEN_UART2_FIFO_THRESHOLD_WAKEUP,CLK->CLKSEL3,0x40000200+0x1C,CLK_CLKSEL3_UART2SEL_Msk,0x7 << 24,0x2<< 24,0x2<< 24,UART2 Clock source as LXT
UART2,UART2DataWakeupTypeSelect,NUCODEGEN_UART2_FIFO_THRESHOLD_WAKEUP,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART2,UART2DataWakeupTypeSelect,NUCODEGEN_UART2_FIFO_THRESHOLD_WAKEUP,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART2,UART2DataWakeupTypeSelect,NUCODEGEN_UART2_FIFO_THRESHOLD_WAKEUP,UART2->BAUD,0x40072000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x1 << 0,0x1 << 0,Baud Rate is 9600bps
UART2,UART2TimeoutWakeupSelect,0,UART2->WKCTL,0x40072000+0x40,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,0x0<< 4,0x0<< 4,Received Data FIFO reached threshold time-out wake-up system function Disabled
UART2,UART2TimeoutWakeupSelect,1,UART2->WKCTL,0x40072000+0x40,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,Received Data FIFO reached threshold time-out wake-up system function Enabled
UART2,UART2TimeoutWakeupSelect,1,UART2->INTEN,0x40072000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,UART_INTEN_TOCNTEN_Msk,0x1 << 11,Receive Buffer Time-out counter Enabled
UART2,UART2TimeoutCountInteger,0,UART2->TOUT,0x40072000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x0 << 0,0x0 << 0,Time-out Interrupt Comparator 0
UART2,UART2TimeoutCountInteger,85,UART2->TOUT,0x40072000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x55 << 0,0x55 << 0,Time-out Interrupt Comparator is 85 * UART_CLK cycle
UART2,UART2TimeoutCountInteger,255,UART2->TOUT,0x40072000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xff << 0,0xff << 0,Time-out Interrupt Comparator is 255 * UART_CLK cycle
UART2,UART2FunctionRadio,NUCODEGEN_UART2_FUNCSEL_IrDA,UART2->FUNCSEL,0x40072000+0x30,UART_FUNCSEL_FUNCSEL_Msk,0x7 << 0,0x2 << 0,0x2 << 0,Selecte Function as IrDA Mode
UART2,UART2IRDABaudrateinteger,2400,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART2,UART2IRDABaudrateinteger,2400,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART2,UART2IRDABaudrateinteger,2400,UART2->BAUD,0x40072000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x4e0 << 0,0x4e0 << 0,Baud Rate is 2400bps
UART2,UART2IRDABaudrateinteger,4800,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART2,UART2IRDABaudrateinteger,4800,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART2,UART2IRDABaudrateinteger,4800,UART2->BAUD,0x40072000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x26f << 0,0x26f << 0,Baud Rate is 4800bps
UART2,UART2IRDABaudrateinteger,9600,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART2,UART2IRDABaudrateinteger,9600,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART2,UART2IRDABaudrateinteger,9600,UART2->BAUD,0x40072000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x137 << 0,0x137 << 0,Baud Rate is 9600bps
UART2,UART2IRDABaudrateinteger,14400,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART2,UART2IRDABaudrateinteger,14400,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART2,UART2IRDABaudrateinteger,14400,UART2->BAUD,0x40072000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0xce << 0,0xce << 0,Baud Rate is 14400bps
UART2,UART2IRDABaudrateinteger,19200,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART2,UART2IRDABaudrateinteger,19200,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART2,UART2IRDABaudrateinteger,19200,UART2->BAUD,0x40072000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x9a << 0,0x9a << 0,Baud Rate is 19200bps
UART2,UART2IRDABaudrateinteger,38400,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART2,UART2IRDABaudrateinteger,38400,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART2,UART2IRDABaudrateinteger,38400,UART2->BAUD,0x40072000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x4c << 0,0x4c << 0,Baud Rate is 38400bps
UART2,UART2IRDABaudrateinteger,57600,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART2,UART2IRDABaudrateinteger,57600,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART2,UART2IRDABaudrateinteger,57600,UART2->BAUD,0x40072000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x32 << 0,0x32 << 0,Baud Rate is 57600bps
UART2,UART2IRDABaudrateinteger,115200,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART2,UART2IRDABaudrateinteger,115200,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART2,UART2IRDABaudrateinteger,115200,UART2->BAUD,0x40072000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x26f << 0,0x18 << 0,Baud Rate is 115200bps
UART2,UART2IrDAModeRadio,UART_IRDA_RXEN,UART2->IRDA,0x40072000+0x28,UART_IRDA_TXEN_Msk,0x1 << 1,0x0 << 1,0x0 << 1,IrDA Transmitter Disabled and Receiver Enabled
UART2,UART2IrDAModeRadio,UART_IRDA_RXEN,UART2->IRDA,0x40072000+0x28,UART_IRDA_RXINV_Msk,0x1 << 6,UART_IRDA_RXINV_Msk,0x1 << 6,Inverse receiving input signal
UART2,UART2IrDAModeRadio,UART_IRDA_TXEN,UART2->IRDA,0x40072000+0x28,UART_IRDA_TXEN_Msk,0x1 << 1,0x1 << 1,0x1 << 1,IrDA Transmitter Enabled and Receiver Disabled
UART2,UART2IrDAModeRadio,UART_IRDA_TXEN,UART2->IRDA,0x40072000+0x28,UART_IRDA_TXINV_Msk,0x1 << 5,0x0 << 5,0x0 << 5,None inverse transmitting signal
UART2,UART2IRDAIntCheckbox,0
UART2,UART2IRDAIntCheckbox,1
UART2,UART2IRDAINTMASKMultipleSelect,UART_INTEN_RDAIEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_RDAIEN_Msk,0x1 << 0,UART_INTEN_RDAIEN_Msk,0x1 << 0,Receive Data Available Interrupt Enable
UART2,UART2IRDAINTMASKMultipleSelect,UART_INTEN_THREIEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_THREIEN_Msk,0x1 << 1,UART_INTEN_THREIEN_Msk,0x1 << 1,Transmit Holding Register Empty Interrupt Enable
UART2,UART2IRDAINTMASKMultipleSelect,UART_INTEN_RXTOIEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_RXTOIEN_Msk,0x1 << 4,UART_INTEN_RXTOIEN_Msk,0x1 << 4,RX Time-out Interrupt Enable
UART2,UART2IRDAINTMASKMultipleSelect,UART_INTEN_TXENDIEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_TXENDIEN_Msk,0x1 << 22,UART_INTEN_TXENDIEN_Msk,0x1 << 22,Transmitter Empty Interrupt Enable
UART2,UART2FunctionRadio,NUCODEGEN_UART2_FUNCSEL_RS485,UART2->FUNCSEL,0x40072000+0x30,UART_FUNCSEL_FUNCSEL_Msk,0x7 << 0,0x3 << 0,0x3 << 0,Selecte Function as RS485 Mode
UART2,UART2RS485Baudrateinteger,2400,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART2,UART2RS485Baudrateinteger,2400,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART2,UART2RS485Baudrateinteger,2400,UART2->BAUD,0x40072000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x4e1e << 0,0x4e1e << 0,Baud Rate is 2400bps
UART2,UART2RS485Baudrateinteger,115200,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART2,UART2RS485Baudrateinteger,115200,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART2,UART2RS485Baudrateinteger,115200,UART2->BAUD,0x40072000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x19f << 0,0x19f << 0,Baud Rate is 115200bps
UART2,UART2RS485Baudrateinteger,1000000,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART2,UART2RS485Baudrateinteger,1000000,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART2,UART2RS485Baudrateinteger,1000000,UART2->BAUD,0x40072000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x2e << 0,0x2e << 0,Baud Rate is 1000000bps
UART2,UART2RS485CTLRadio,NUCODEGEN_UART2_RS485_ADD_MODE,UART2->LINE,0x40072000+0x0C,UART_LINE_WLS_Msk,0x3 << 0,0x3 << 0,0x3 << 0,UART word length as 8 bits
UART2,UART2RS485CTLRadio,NUCODEGEN_UART2_RS485_ADD_MODE,UART2->LINE,0x40072000+0x0C,UART_LINE_PBE_Msk,0x1 << 3,UART_LINE_PBE_Msk,0x1 << 3,EVEN Parity Setting
UART2,UART2RS485CTLRadio,NUCODEGEN_UART2_RS485_ADD_MODE,UART2->LINE,0x40072000+0x0C,UART_LINE_EPE_Msk,0x1 << 4,UART_LINE_EPE_Msk,0x1 << 4,EVEN Parity Setting
UART2,UART2RS485CTLRadio,NUCODEGEN_UART2_RS485_ADD_MODE,UART2->MODEM,0x40072000+0x10,UART_MODEM_RTSACTLV_Msk,0x1 << 9,0x0<< 9,0x0<< 9,nRTS pin output is high level active
UART2,UART2RS485CTLRadio,NUCODEGEN_UART2_RS485_ADD_MODE,UART2->ALTCTL,0x40072000+0x2C,UART_ALTCTL_RS485AAD_Msk,0x1 << 9,UART_ALTCTL_RS485AAD_Msk,0x1 << 9,RS-485 Auto Address Detection Operation mode (AAD) Enabled
UART2,UART2RS485CTLRadio,NUCODEGEN_UART2_RS485_ADD_MODE,UART2->ALTCTL,0x40072000+0x2C,UART_ALTCTL_RS485AUD_Msk,0x1 << 10,UART_ALTCTL_RS485AUD_Msk,0x1 << 10,RS-485 Auto Direction Operation function (AUD) Enabled.
UART2,UART2RS485CTLRadio,NUCODEGEN_UART2_RS485_ADD_MODE,UART2->ALTCTL,0x40072000+0x2C,UART_ALTCTL_ADDRDEN_Msk,0x1 << 15,UART_ALTCTL_ADDRDEN_Msk,0x1 << 15,Address detection mode Enabled
UART2,UART2RS485CTLRadio,NUCODEGEN_UART2_RS485_NMM_MODE,UART2->LINE,0x40072000+0x0C,UART_LINE_WLS_Msk,0x3 << 0,0x3 << 0,0x3 << 0,UART word length as 8 bits
UART2,UART2RS485CTLRadio,NUCODEGEN_UART2_RS485_NMM_MODE,UART2->LINE,0x40072000+0x0C,UART_LINE_PBE_Msk,0x1 << 3,UART_LINE_PBE_Msk,0x1 << 3,EVEN Parity Setting
UART2,UART2RS485CTLRadio,NUCODEGEN_UART2_RS485_NMM_MODE,UART2->LINE,0x40072000+0x0C,UART_LINE_EPE_Msk,0x1 << 4,UART_LINE_EPE_Msk,0x1 << 4,EVEN Parity Setting
UART2,UART2RS485CTLRadio,NUCODEGEN_UART2_RS485_NMM_MODE,UART2->MODEM,0x40072000+0x10,UART_MODEM_RTSACTLV_Msk,0x1 << 9,0x0<< 9,0x0<< 9,nRTS pin output is high level active
UART2,UART2RS485CTLRadio,NUCODEGEN_UART2_RS485_NMM_MODE,UART2->ALTCTL,0x40072000+0x2C,UART_ALTCTL_RS485NMM_Msk,0x1 << 8,UART_ALTCTL_RS485NMM_Msk,0x1 << 8,RS-485 Normal Multi-drop Operation Mode (NMM)
UART2,UART2RS485CTLRadio,NUCODEGEN_UART2_RS485_NMM_MODE,UART2->ALTCTL,0x40072000+0x2C,UART_ALTCTL_RS485AUD_Msk,0x1 << 10,UART_ALTCTL_RS485AUD_Msk,0x1 << 10,RS-485 Auto Direction Operation function (AUD) Enabled.
UART2,UART2RS485CTLRadio,NUCODEGEN_UART2_RS485_NMM_MODE,UART2->ALTCTL,0x40072000+0x2C,UART_ALTCTL_ADDRDEN_Msk,0x1 << 15,UART_ALTCTL_ADDRDEN_Msk,0x1 << 15,Address detection mode Enabled
UART2,UART2RS485AddrMVInteger,0,UART2->ALTCTL,0x40072000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x0<< 24,0x0<< 24,Address Match Value is 0
UART2,UART2RS485AddrMVInteger,1,UART2->ALTCTL,0x40072000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x1<< 24,0x1<< 24,Address Match Value is 1
UART2,UART2RS485AddrMVInteger,2,UART2->ALTCTL,0x40072000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x2<< 24,0x2<< 24,Address Match Value is 2
UART2,UART2RS485AddrMVInteger,4,UART2->ALTCTL,0x40072000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x4<< 24,0x4<< 24,Address Match Value is 4
UART2,UART2RS485AddrMVInteger,8,UART2->ALTCTL,0x40072000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x8<< 24,0x8<< 24,Address Match Value is 8
UART2,UART2RS485AddrMVInteger,16,UART2->ALTCTL,0x40072000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x10<< 24,0x10<< 24,Address Match Value is 16
UART2,UART2RS485AddrMVInteger,32,UART2->ALTCTL,0x40072000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x20<< 24,0x20<< 24,Address Match Value is 32
UART2,UART2RS485AddrMVInteger,64,UART2->ALTCTL,0x40072000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x40<< 24,0x40<< 24,Address Match Value is 64
UART2,UART2RS485AddrMVInteger,128,UART2->ALTCTL,0x40072000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x80<< 24,0x80<< 24,Address Match Value is 128
UART2,UART2RS485AddrMVInteger,255,UART2->ALTCTL,0x40072000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0xff << 24,0xff << 24,Address Match Value is 255
UART2,UART2RS485IntCheckbox,1
UART2,UART2RS485INTMASKMultipleSelect,UART_INTEN_RDAIEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_RDAIEN_Msk,0x1 << 0,UART_INTEN_RDAIEN_Msk,0x1 << 0,Receive Data Available Interrupt Enable
UART2,UART2RS485INTMASKMultipleSelect,UART_INTEN_THREIEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_THREIEN_Msk,0x1 << 1,UART_INTEN_THREIEN_Msk,0x1 << 1,Transmit Holding Register Empty Interrupt Enable
UART2,UART2RS485INTMASKMultipleSelect,UART_INTEN_RLSIEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_RLSIEN_Msk,0x1 << 2,UART_INTEN_RLSIEN_Msk,0x1 << 2,Receive Line Status Interrupt Enable
UART2,UART2RS485INTMASKMultipleSelect,UART_INTEN_RXTOIEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_RXTOIEN_Msk,0x1 << 4,UART_INTEN_RXTOIEN_Msk,0x1 << 4,RX Time-out Interrupt Enable
UART2,UART2RS485INTMASKMultipleSelect,UART_INTEN_BUFERRIEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_BUFERRIEN_Msk,0x1 << 5,UART_INTEN_BUFERRIEN_Msk,0x1 << 5,Buffer Error Interrupt Enable
UART2,UART2RS485INTMASKMultipleSelect,UART_INTEN_WKIEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,UART_INTEN_WKIEN_Msk,0x1 << 6,Wake-up Interrupt Enable
UART2,UART2RS485INTMASKMultipleSelect,UART_INTEN_TXENDIEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_TXENDIEN_Msk,0x1 << 22,UART_INTEN_TXENDIEN_Msk,0x1 << 22,Transmitter Empty Interrupt Enable
UART2,UART2RS485TimeoutCounterCheckbox,0,UART2->INTEN,0x40072000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,0x0 << 11,0x0<< 11,Receive Buffer Time-out counter Disabled
UART2,UART2RS485TimeoutCounterCheckbox,1,UART2->INTEN,0x40072000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,UART_INTEN_TOCNTEN_Msk,0x1 << 11,Receive Buffer Time-out counter Enabled
UART2,UART2RS485TimeoutCountInteger,0,UART2->TOUT,0x40072000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x0 << 0,0x0 << 0,Time-out Interrupt Comparator 0
UART2,UART2RS485TimeoutCountInteger,40,UART2->TOUT,0x40072000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x28 << 0,0x28 << 0,Time-out Interrupt Comparator is 40 * UART_CLK cycle
UART2,UART2RS485TimeoutCountInteger,85,UART2->TOUT,0x40072000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x55 << 0,0x55 << 0,Time-out Interrupt Comparator is 85 * UART_CLK cycle
UART2,UART2RS485TimeoutCountInteger,170,UART2->TOUT,0x40072000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xaa << 0,0xaa << 0,Time-out Interrupt Comparator is 170 * UART_CLK cycle
UART2,UART2RS485TimeoutCountInteger,255,UART2->TOUT,0x40072000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xff << 0,0xff << 0,Time-out Interrupt Comparator is 255 * UART_CLK cycle
UART2,UART2RS485RxFifoLevelSelect,UART_FIFO_RFITL_1BYTE,UART2->FIFO,0x40072000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x0 << 4,0x0 << 4,RX FIFO Interrupt Trigger Level is 1 byte
UART2,UART2RS485RxFifoLevelSelect,UART_FIFO_RFITL_4BYTES,UART2->FIFO,0x40072000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x1 << 4,0x1 << 4,RX FIFO Interrupt Trigger Level is 4 bytes
UART2,UART2RS485RxFifoLevelSelect,UART_FIFO_RFITL_8BYTES,UART2->FIFO,0x40072000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x2 << 4,0x2 << 4,RX FIFO Interrupt Trigger Level is 8 bytes
UART2,UART2RS485RxFifoLevelSelect,UART_FIFO_RFITL_14BYTES,UART2->FIFO,0x40072000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x3 << 4,0x3 << 4,RX FIFO Interrupt Trigger Level is 14 bytes
UART2,UART2RS485WakeUpCheckbox,1
UART2,UART2RS485WakeUpINTSelect,0,UART2->INTEN,0x40072000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,0x0 << 6,0x0 << 6,Wake-up Interrupt Enable
UART2,UART2RS485WakeUpINTSelect,1,UART2->INTEN,0x40072000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,UART_INTEN_WKIEN_Msk,0x1 << 6,Wake-up Interrupt Enable
UART2,UART2RS485WakeupCheckbox,0,UART2->WKCTL,0x40072000+0x40,UART_WKCTL_WKRS485EN_Msk,0x1 << 3,0x0 << 3,0x0 << 3,RS-485 Address Match (AAD Mode) Wake-up Disable
UART2,UART2RS485WakeupCheckbox,1,UART2->WKCTL,0x40072000+0x40,UART_WKCTL_WKRS485EN_Msk,0x1 << 3,UART_WKCTL_WKRS485EN_Msk,0x1 << 3,RS-485 Address Match (AAD Mode) Wake-up Enable
UART2,UART2RS485WakeupCheckbox,1,UART2->BRCOMP,0x40072000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0xa5 << 0,0xa5 << 0,Baud Rate Compensation Patten value
UART2,UART2RS485WakeupCheckbox,1,CLK->CLKSEL3,0x40000200+0x1C,CLK_CLKSEL3_UART2SEL_Msk,0x7 << 24,0x2<< 24,0x2<< 24,UART2 Clock source as LXT
UART2,UART2RS485WakeupCheckbox,1,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART2,UART2RS485WakeupCheckbox,1,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART2,UART2RS485WakeupCheckbox,1,UART2->BAUD,0x40072000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x1 << 0,0x1 << 0,Baud Rate is 9600bps
UART2,UART2RS485ThresholdWakeupSelect,0,UART2->WKCTL,0x40072000+0x40,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,0x0<< 2,0x0<< 2,Received Data FIFO reached threshold wake-up system function Disabled
UART2,UART2RS485ThresholdWakeupSelect,1,UART2->WKCTL,0x40072000+0x40,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,Received Data FIFO reached threshold wake-up system function Enabled
UART2,UART2RS485ThresholdWakeupSelec,1,UART2->BRCOMP,0x40072000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0xa5 << 0,0xa5 << 0,Baud Rate Compensation Patten value
UART2,UART2RS485ThresholdWakeupSelect,1,CLK->CLKSEL3,0x40000200+0x1C,CLK_CLKSEL3_UART2SEL_Msk,0x7 << 24,0x2<< 24,0x2<< 24,UART2 Clock source as LXT
UART2,UART2RS485ThresholdWakeupSelect,1,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART2,UART2RS485ThresholdWakeupSelect,1,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART2,UART2RS485ThresholdWakeupSelect,1,UART2->BAUD,0x40072000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x1 << 0,0x1 << 0,Baud Rate is 9600bps
UART2,UART2RS485TimeoutWakeupSelect,0,UART2->WKCTL,0x40072000+0x40,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,0x0<< 4,0x0<< 4,Received Data FIFO reached threshold time-out wake-up system function Disabled
UART2,UART2RS485TimeoutWakeupSelect,1,UART2->WKCTL,0x40072000+0x40,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,Received Data FIFO reached threshold time-out wake-up system function Enabled
UART2,UART2RS485TimeoutWakeupSelect,1,UART2->INTEN,0x40072000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,UART_INTEN_TOCNTEN_Msk,0x1 << 11,Receive Buffer Time-out counter Enabled
UART2,UART2RS485TimeoutCountInteger,0,UART2->TOUT,0x40072000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x0 << 0,0x0 << 0,Time-out Interrupt Comparator 0
UART2,UART2RS485TimeoutCountInteger,85,UART2->TOUT,0x40072000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x55 << 0,0x55 << 0,Time-out Interrupt Comparator is 85 * UART_CLK cycle
UART2,UART2RS485TimeoutCountInteger,255,UART2->TOUT,0x40072000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xff << 0,0xff << 0,Time-out Interrupt Comparator is 255 * UART_CLK cycle
UART2,UART2FunctionRadio,NUCODEGEN_UART2_FUNCSEL_SINGLE_WIRE,UART2->FUNCSEL,0x40072000+0x30,UART_FUNCSEL_FUNCSEL_Msk,0x7 << 0,0x4 << 0,0x4 << 0,Selecte Function as Single-wire Mode
UART2,UART2SWBaudrateinteger,2400,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1<< 28,Baud Rate Calculation as Mode 2
UART2,UART2SWBaudrateinteger,2400,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1<< 29,Baud Rate Calculation as Mode 2
UART2,UART2SWBaudrateinteger,2400,UART2->BAUD,0x40072000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x4e1e << 0,0x4e1e << 0,Baud Rate is 2400bps
UART2,UART2SWBaudrateinteger,115200,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART2,UART2SWBaudrateinteger,115200,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART2,UART2SWBaudrateinteger,115200,UART2->BAUD,0x40072000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x19f << 0,0x19f << 0,Baud Rate is 115200bps
UART2,UART2SWBaudrateinteger,1000000,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART2,UART2SWBaudrateinteger,1000000,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART2,UART2SWBaudrateinteger,1000000,UART2->BAUD,0x40072000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x2e << 0,0x2e << 0,Baud Rate is 1000000bps
UART2,UART2SWAutoBaudrateCheckbox,0,UART2->ALTCTL,0x40072000+0x2C,UART_ALTCTL_ABRDEN_Msk,0x1 << 18,0x0 << 18,0x0 << 18,Auto-baud rate detect function Disabled
UART2,UART2SWAutoBaudrateCheckbox,1,UART2->ALTCTL,0x40072000+0x2C,UART_ALTCTL_ABRDEN_Msk,0x1 << 18,UART_ALTCTL_ABRDEN_Msk,0x1 << 18,Auto-baud rate detect function Enabled
UART2,UART2SWAutoBaudrateCheckbox,1,UART2->ALTCTL,0x40072000+0x2C,UART_ALTCTL_ABRDBITS_Msk,0x3 << 19,0x0 << 19,0x0 << 19,1-bit time from START bit to the 1st rising edge. The input pattern shall be 0x01
UART2,UART2SWAutoBaudRateDetectINTSelect,0,UART2->INTEN,0x40072000+0x04,UART_INTEN_ABRIEN_Msk,0x1 << 18,0x0<< 18,0x0<< 18,Auto-baud Rate Interrupt Enable
UART2,UART2SWAutoBaudRateDetectINTSelect,1,UART2->INTEN,0x40072000+0x04,UART_INTEN_ABRIEN_Msk,0x1 << 18,UART_INTEN_ABRIEN_Msk,0x1 << 18,Auto-baud Rate Interrupt Enable
UART2,UART2SWPDMACheckbox,1
UART2,UART2SWPDMASelectCheckbox,UART_INTEN_TXPDMAEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_TXPDMAEN_Msk,0x1 << 14,0x1 << 14,0x1 << 14,Enable Tx PDAM
UART2,UART2SWPDMASelectCheckbox,UART_INTEN_RXPDMAEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_RXPDMAEN_Msk,0x1 << 15,0x1 << 15,0x1 << 15,Enable Rx PDMA
UART2,UART2SWIntCheckbox,1
UART2,UART2SWINTMASKMultipleSelect,UART_INTEN_RDAIEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_RDAIEN_Msk,0x1 << 0,UART_INTEN_RDAIEN_Msk,0x1 << 0,Receive Data Available Interrupt Enable
UART2,UART2SWINTMASKMultipleSelect,UART_INTEN_THREIEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_THREIEN_Msk,0x1 << 1,UART_INTEN_THREIEN_Msk,0x1 << 1,Transmit Holding Register Empty Interrupt Enable
UART2,UART2SWINTMASKMultipleSelect,UART_INTEN_RLSIEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_RLSIEN_Msk,0x1 << 2,UART_INTEN_RLSIEN_Msk,0x1 << 2,Receive Line Status Interrupt Enable
UART2,UART2SWINTMASKMultipleSelect,UART_INTEN_RXTOIEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_RXTOIEN_Msk,0x1 << 4,UART_INTEN_RXTOIEN_Msk,0x1 << 4,RX Time-out Interrupt Enable
UART2,UART2SWINTMASKMultipleSelect,UART_INTEN_BUFERRIEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_BUFERRIEN_Msk,0x1 << 5,UART_INTEN_BUFERRIEN_Msk,0x1 << 5,Buffer Error Interrupt Enable
UART2,UART2SWINTMASKMultipleSelect,UART_INTEN_WKIEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,UART_INTEN_WKIEN_Msk,0x1 << 6,Wake-up Interrupt Enable
UART2,UART2SWINTMASKMultipleSelect,UART_INTEN_ABRIEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_ABRIEN_Msk,0x1 << 18,UART_INTEN_ABRIEN_Msk,0x1 << 18,Auto-baud Rate Interrupt Enable
UART2,UART2SWINTMASKMultipleSelect,UART_INTEN_TXENDIEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_TXENDIEN_Msk,0x1 << 22,UART_INTEN_TXENDIEN_Msk,0x1 << 22,Transmitter Empty Interrupt Enable
UART2,UART2SWINTMASKMultipleSelect,UART_INTEN_SWBEIEN_Msk,UART2->INTEN,0x40072000+0x04,UART_INTEN_SWBEIEN_Msk,0x1 << 16,UART_INTEN_SWBEIEN_Msk,0x1 << 16,Single Wire Bit Error Interrupt Enable
UART2,UART2SWTimeoutCounterCheckbox,0,UART2->INTEN,0x40072000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,0x0 << 11,0x0<< 11,Receive Buffer Time-out counter Disabled
UART2,UART2SWTimeoutCounterCheckbox,1,UART2->INTEN,0x40072000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,UART_INTEN_TOCNTEN_Msk,0x1 << 11,Receive Buffer Time-out counter Enabled
UART2,UART2SWTimeoutCountInteger,0,UART2->TOUT,0x40072000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x0 << 0,0x0 << 0,Time-out Interrupt Comparator 0
UART2,UART2SWTimeoutCountInteger,85,UART2->TOUT,0x40072000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x55 << 0,0x55 << 0,Time-out Interrupt Comparator is 85 * UART_CLK cycle
UART2,UART2SWTimeoutCountInteger,170,UART2->TOUT,0x40072000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xaa << 0,0xaa << 0,Time-out Interrupt Comparator is 170 * UART_CLK cycle
UART2,UART2SWTimeoutCountInteger,255,UART2->TOUT,0x40072000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xff << 0,0xff << 0,Time-out Interrupt Comparator is 255 * UART_CLK cycle
UART2,UART2SWRxFifoLevelSelect,UART_FIFO_RFITL_1BYTE,UART2->FIFO,0x40072000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x0 << 4,0x0 << 4,RX FIFO Interrupt Trigger Level is 1 byte
UART2,UART2SWRxFifoLevelSelect,UART_FIFO_RFITL_4BYTES,UART2->FIFO,0x40072000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x1 << 4,0x1 << 4,RX FIFO Interrupt Trigger Level is 4 bytes
UART2,UART2SWRxFifoLevelSelect,UART_FIFO_RFITL_8BYTES,UART2->FIFO,0x40072000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x2 << 4,0x2 << 4,RX FIFO Interrupt Trigger Level is 8 bytes
UART2,UART2SWRxFifoLevelSelect,UART_FIFO_RFITL_14BYTES,UART2->FIFO,0x40072000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x3 << 4,0x3 << 4,RX FIFO Interrupt Trigger Level is 14 bytes
UART2,UART2SWWakeUpCheckbox,1
UART2,UART2SWWakeUpINTSelect,0,UART2->INTEN,0x40072000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,0x0 << 6,0x0 << 6,Wake-up Interrupt Enable
UART2,UART2SWWakeUpINTSelect,1,UART2->INTEN,0x40072000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,UART_INTEN_WKIEN_Msk,0x1 << 6,Wake-up Interrupt Enable
UART2,UART2SWDataWakeupTypeSelect,NUCODEGEN_UART2_DISABLE_DATA_WAKEUP,UART2->WKCTL,0x40072000+0x40,UART_WKCTL_WKDATEN_Msk,0x1 << 1,0x0 << 1,0x0 << 1,Incoming data wake-up system function Disabled
UART2,UART2SWDataWakeupTypeSelect,NUCODEGEN_UART2_DISABLE_DATA_WAKEUP,UART2->WKCTL,0x40072000+0x40,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,0x0 << 2,0x0<< 2,Received Data FIFO reached threshold wake-up system function Disabled
UART2,UART2SWDataWakeupTypeSelect,NUCODEGEN_UART2_DISABLE_DATA_WAKEUP,UART2->DWKCOMP,0x40072000+0x48,UART_DWKCOMP_STCOMP_Msk,0xffff << 0,0x0 << 0,0x0 << 0,UART Incoming Data Wake-up Compensation value
UART2,UART2SWDataWakeupTypeSelect,NUCODEGEN_UART2_DISABLE_DATA_WAKEUP,UART2->BRCOMP,0x40072000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0x0 << 0,0x0 << 0,Baud Rate Compensation Patten value
UART2,UART2SWDataWakeupTypeSelect,NUCODEGEN_UART2_DISABLE_DATA_WAKEUP,CLK->CLKSEL3,0x40000200+0x1C,CLK_CLKSEL3_UART2SEL_Msk,0x7 << 24,0x4<< 24,0x4<< 24,UART2 Clock source as PCLK0
UART2,UART2SWDataWakeupTypeSelect,NUCODEGEN_UART2_INCOMING_DATA_WAKEUP,UART2->WKCTL,0x40072000+0x40,UART_WKCTL_WKDATEN_Msk,0x1 << 1,UART_WKCTL_WKDATEN_Msk,0x1 << 1,Incoming data wake-up system function Enabled
UART2,UART2SWDataWakeupTypeSelect,NUCODEGEN_UART2_INCOMING_DATA_WAKEUP,UART2->DWKCOMP,0x40072000+0x48,UART_DWKCOMP_STCOMP_Msk,0xffff << 0,0x0 << 0,0x208 << 0,UART Incoming Data Wake-up Compensation value
UART2,UART2SWDataWakeupTypeSelect,NUCODEGEN_UART2_INCOMING_DATA_WAKEUP,UART2->BRCOMP,0x40072000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0x1ff << 0,0x0 << 0,Baud Rate Compensation Patten value
UART2,UART2SWDataWakeupTypeSelect,NUCODEGEN_UART2_INCOMING_DATA_WAKEUP,CLK->CLKSEL3,0x40000200+0x1C,CLK_CLKSEL3_UART2SEL_Msk,0x7 << 24,0x3<< 24,0x3<< 24,UART2 Clock source as HIRC
UART2,UART2SWDataWakeupTypeSelect,NUCODEGEN_UART2_INCOMING_DATA_WAKEUP,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART2,UART2SWDataWakeupTypeSelect,NUCODEGEN_UART2_INCOMING_DATA_WAKEUP,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART2,UART2SWDataWakeupTypeSelect,NUCODEGEN_UART2_INCOMING_DATA_WAKEUP,UART2->BAUD,0x40072000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x1386 << 0,0x1386 << 0,Baud Rate is 9600bps
UART2,UART2SWDataWakeupTypeSelect,NUCODEGEN_UART2_FIFO_THRESHOLD_WAKEUP,UART2->WKCTL,0x40072000+0x40,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,Received Data FIFO reached threshold wake-up system function Enable
UART2,UART2SWDataWakeupTypeSelect,NUCODEGEN_UART2_FIFO_THRESHOLD_WAKEUP,UART2->DWKCOMP,0x40072000+0x48,UART_DWKCOMP_STCOMP_Msk,0xffff << 0,0x0 << 0,0x0 << 0,UART Incoming Data Wake-up Compensation value
UART2,UART2SWDataWakeupTypeSelect,NUCODEGEN_UART2_FIFO_THRESHOLD_WAKEUP,UART2->BRCOMP,0x40072000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0xa5 << 0,0xa5 << 0,Baud Rate Compensation Patten value
UART2,UART2SWDataWakeupTypeSelect,NUCODEGEN_UART2_FIFO_THRESHOLD_WAKEUP,CLK->CLKSEL3,0x40000200+0x1C,CLK_CLKSEL3_UART2SEL_Msk,0x7 << 24,0x2<< 24,0x2<< 24,UART2 Clock source as LXT
UART2,UART2SWDataWakeupTypeSelect,NUCODEGEN_UART2_FIFO_THRESHOLD_WAKEUP,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART2,UART2SWDataWakeupTypeSelect,NUCODEGEN_UART2_FIFO_THRESHOLD_WAKEUP,UART2->BAUD,0x40072000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART2,UART2SWDataWakeupTypeSelect,NUCODEGEN_UART2_FIFO_THRESHOLD_WAKEUP,UART2->BAUD,0x40072000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x1 << 0,0x1 << 0,Baud Rate is 9600bps
UART2,UART2SWTimeoutWakeupSelect,0,UART2->WKCTL,0x40072000+0x40,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,0x0<< 4,0x0<< 4,Received Data FIFO reached threshold time-out wake-up system function Disabled
UART2,UART2SWTimeoutWakeupSelect,1,UART2->WKCTL,0x40072000+0x40,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,Received Data FIFO reached threshold time-out wake-up system function Enabled
UART2,UART2SWTimeoutWakeupSelect,1,UART2->INTEN,0x40072000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,UART_INTEN_TOCNTEN_Msk,0x1 << 11,Receive Buffer Time-out counter Enabled
UART2,UART2SWTimeoutCountInteger,0,UART2->TOUT,0x40072000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x0 << 0,0x0 << 0,Time-out Interrupt Comparator 0
UART2,UART2SWTimeoutCountInteger,85,UART2->TOUT,0x40072000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x55 << 0,0x55 << 0,Time-out Interrupt Comparator is 85 * UART_CLK cycle
UART3,UART3FunctionRadio,NUCODEGEN_UART3_FUNCSEL_UART,UART3->FUNCSEL,0x40073000+0x30,UART_FUNCSEL_FUNCSEL_Msk,0x7 << 0,0x0 << 0,0x0 << 0,Selecte Function as UART Mode
UART3,UART3Baudrateinteger,2400,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART3,UART3Baudrateinteger,2400,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART3,UART3Baudrateinteger,2400,UART3->BAUD,0x40073000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x4e1e << 0,0x4e1e << 0,Baud Rate is 2400bps
UART3,UART3Baudrateinteger,4800,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART3,UART3Baudrateinteger,4800,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART3,UART3Baudrateinteger,4800,UART3->BAUD,0x40073000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x270e << 0,0x270e << 0,Baud Rate is 4800bps
UART3,UART3Baudrateinteger,9600,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART3,UART3Baudrateinteger,9600,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART3,UART3Baudrateinteger,9600,UART3->BAUD,0x40073000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x1386 << 0,0x1386 << 0,Baud Rate is 9600bps
UART3,UART3Baudrateinteger,19200,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART3,UART3Baudrateinteger,19200,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART3,UART3Baudrateinteger,19200,UART3->BAUD,0x40073000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x9c2 << 0,0x9c2 << 0,Baud Rate is 19200bps
UART3,UART3Baudrateinteger,38400,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART3,UART3Baudrateinteger,38400,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART3,UART3Baudrateinteger,38400,UART3->BAUD,0x40073000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x4e0<< 0,0x4e0 << 0,Baud Rate is 38400bps
UART3,UART3Baudrateinteger,57600,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART3,UART3Baudrateinteger,57600,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART3,UART3Baudrateinteger,57600,UART3->BAUD,0x40073000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x33f<< 0,0x33f << 0,Baud Rate is 57600bps
UART3,UART3Baudrateinteger,115200,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART3,UART3Baudrateinteger,115200,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART3,UART3Baudrateinteger,115200,UART3->BAUD,0x40073000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x19f << 0,0x19f << 0,Baud Rate is 115200bps
UART3,UART3Baudrateinteger,460800,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART3,UART3Baudrateinteger,460800,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART3,UART3Baudrateinteger,460800,UART3->BAUD,0x40073000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x66 << 0,0x66 << 0,Baud Rate is 460800bps
UART3,UART3Baudrateinteger,1000000,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART3,UART3Baudrateinteger,1000000,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART3,UART3Baudrateinteger,1000000,UART3->BAUD,0x40073000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x2e << 0,0x2e << 0,Baud Rate is 1000000bps
UART3,UART3SetLineConfigCheckbox,1
UART3,UART3WordLengthSelect,UART_WORD_LEN_5,UART3->LINE,0x40073000+0x0C,UART_LINE_WLS_Msk,0x3 << 0,0x0 << 0,0x0 << 0,UART word length as5 bits
UART3,UART3WordLengthSelect,UART_WORD_LEN_6,UART3->LINE,0x40073000+0x0C,UART_LINE_WLS_Msk,0x3 << 0,0x1 << 0,0x1 << 0,UART word length as6 bits
UART3,UART3WordLengthSelect,UART_WORD_LEN_7,UART3->LINE,0x40073000+0x0C,UART_LINE_WLS_Msk,0x3 << 0,0x2 << 0,0x2 << 0,UART word length as7 bits
UART3,UART3WordLengthSelect,UART_WORD_LEN_8,UART3->LINE,0x40073000+0x0C,UART_LINE_WLS_Msk,0x3 << 0,0x3 << 0,0x3 << 0,UART word length as 8 bits
UART3,UART3ParityBitSelect,UART_PARITY_NONE,UART3->LINE,0x40073000+0x0C,UART_LINE_PBE_Msk,0x1 << 3,0x0 << 3,0x0 << 3,None Parity Setting
UART3,UART3ParityBitSelect,UART_PARITY_NONE,UART3->LINE,0x40073000+0x0C,UART_LINE_EPE_Msk,0x1 << 4,0x0 << 4,0x0 << 4,None Parity Setting
UART3,UART3ParityBitSelect,UART_PARITY_ODD,UART3->LINE,0x40073000+0x0C,UART_LINE_PBE_Msk,0x1 << 3,UART_LINE_PBE_Msk,0x1 << 3,ODD Parity Setting
UART3,UART3ParityBitSelect,UART_PARITY_ODD,UART3->LINE,0x40073000+0x0C,UART_LINE_EPE_Msk,0x1 << 4,0x0 << 4,0x0 << 4,ODD Parity Setting
UART3,UART3ParityBitSelect,UART_PARITY_EVEN,UART3->LINE,0x40073000+0x0C,UART_LINE_PBE_Msk,0x1 << 3,UART_LINE_PBE_Msk,0x1 << 3,EVEN Parity Setting
UART3,UART3ParityBitSelect,UART_PARITY_EVEN,UART3->LINE,0x40073000+0x0C,UART_LINE_EPE_Msk,0x1 << 4,UART_LINE_EPE_Msk,0x1 << 4,EVEN Parity Setting
UART3,UART3ParityBitSelect,UART_PARITY_MARK,UART3->LINE,0x40073000+0x0C,UART_LINE_PBE_Msk,0x1 << 3,UART_LINE_PBE_Msk,0x1 << 3,MARK Parity Setting
UART3,UART3ParityBitSelect,UART_PARITY_MARK,UART3->LINE,0x40073000+0x0C,UART_LINE_EPE_Msk,0x1 << 4,0x0 << 4,0x0 << 4,MARK Parity Setting
UART3,UART3ParityBitSelect,UART_PARITY_MARK,UART3->LINE,0x40073000+0x0C,UART_LINE_SPE_Msk,0x1 << 5,UART_LINE_SPE_Msk,0x1 << 5,MARK Parity Setting
UART3,UART3ParityBitSelect,UART_PARITY_SPACE,UART3->LINE,0x40073000+0x0C,UART_LINE_PBE_Msk,0x1 << 3,UART_LINE_PBE_Msk,0x1 << 3,SPACE Parity Setting
UART3,UART3ParityBitSelect,UART_PARITY_SPACE,UART3->LINE,0x40073000+0x0C,UART_LINE_EPE_Msk,0x1 << 4,UART_LINE_EPE_Msk,0x1 << 4,SPACE Parity Setting
UART3,UART3ParityBitSelect,UART_PARITY_SPACE,UART3->LINE,0x40073000+0x0C,UART_LINE_SPE_Msk,0x1 << 5,UART_LINE_SPE_Msk,0x1 << 5,SPACE Parity Setting
UART3,UART3StopBitSelect,UART_STOP_BIT_1,UART3->LINE,0x40073000+0x0C,UART_LINE_NSB_Msk,0x1 << 2,0x0 << 2,0x0 << 2,1 Stop bit
UART3,UART3StopBitSelect,UART_STOP_BIT_1_5,UART3->LINE,0x40073000+0x0C,UART_LINE_NSB_Msk,0x1 << 2,UART_LINE_NSB_Msk,0x1 << 2,1.5 Stop bits (for word length 5 bits)
UART3,UART3StopBitSelect,UART_STOP_BIT_2,UART3->LINE,0x40073000+0x0C,UART_LINE_NSB_Msk,0x1 << 2,UART_LINE_NSB_Msk,0x1 << 2,2 Stop bits (for word length 6-8 bits)
UART3,UART3AutoflowControlCheckbox,1
UART3,UART3RTSACTLVLevelSelect,NUCODEGEN_UART3_RTS_HIGH_LEVEL_ACT,UART3->MODEM,0x40073000+0x10,UART_MODEM_RTSACTLV_Msk,0x1 << 9,0x0<< 9,0x0<< 9,nRTS pin output is high level active
UART3,UART3RTSACTLVLevelSelect,NUCODEGEN_UART3_RTS_HIGH_LEVEL_ACT,UART3->INTEN,0x40073000+0x04,UART_INTEN_ATORTSEN_Msk,0x1 << 12,UART_INTEN_ATORTSEN_Msk,0x1 << 12,nRTS Auto-flow Control Enable
UART3,UART3RTSACTLVLevelSelect,NUCODEGEN_UART3_RTS_LOW_LEVEL_ACT,UART3->MODEM,0x40073000+0x10,UART_MODEM_RTSACTLV_Msk,0x1 << 9,UART_MODEM_RTSACTLV_Msk,0x1 << 9,nRTS pin output is Low level active
UART3,UART3RTSACTLVLevelSelect,NUCODEGEN_UART3_RTS_LOW_LEVEL_ACT,UART3->INTEN,0x40073000+0x04,UART_INTEN_ATORTSEN_Msk,0x1 << 12,UART_INTEN_ATORTSEN_Msk,0x1 << 12,nRTS Auto-flow Control Enable
UART3,UART3CTSACTLVLevelSelect,NUCODEGEN_UART3_CTS_HIGH_LEVEL_ACT,UART3->MODEMSTS,0x40073000+0x14,UART_MODEMSTS_CTSACTLV_Msk,0x1 << 8,0x0 << 8,0x0 << 8,nCTS pin input is high level active
UART3,UART3CTSACTLVLevelSelect,NUCODEGEN_UART3_CTS_HIGH_LEVEL_ACT,UART3->INTEN,0x40073000+0x04,UART_INTEN_ATOCTSEN_Msk,0x1 << 13,UART_INTEN_ATOCTSEN_Msk,0x1 << 13,nCTS Auto-flow Control Enable
UART3,UART3CTSACTLVLevelSelect,NUCODEGEN_UART3_CTS_LOW_LEVEL_ACT,UART3->MODEMSTS,0x40073000+0x14,UART_MODEMSTS_CTSACTLV_Msk,0x1 << 8,UART_MODEMSTS_CTSACTLV_Msk,0x1 << 8,nCTS pin input is low level active
UART3,UART3CTSACTLVLevelSelect,NUCODEGEN_UART3_CTS_LOW_LEVEL_ACT,UART3->INTEN,0x40073000+0x04,UART_INTEN_ATOCTSEN_Msk,0x1 << 13,UART_INTEN_ATOCTSEN_Msk,0x1 << 13,nCTS Auto-flow Control Enable
UART3,UART3RTSTriggerLevelSelect,UART_FIFO_RTSTRGLV_1BYTE,UART3->FIFO,0x40073000+0x08,UART_FIFO_RTSTRGLV_Msk,0xf << 16,0x0 << 16,0x0 << 16,nRTS Trigger Level is 1 byte
UART3,UART3RTSTriggerLevelSelect,UART_FIFO_RTSTRGLV_4BYTES,UART3->FIFO,0x40073000+0x08,UART_FIFO_RTSTRGLV_Msk,0xf << 16,0x1<< 16,0x1<< 16,nRTS Trigger Level is 4 bytes
UART3,UART3RTSTriggerLevelSelect,UART_FIFO_RTSTRGLV_8BYTES,UART3->FIFO,0x40073000+0x08,UART_FIFO_RTSTRGLV_Msk,0xf << 16,0x2 << 16,0x2 << 16,nRTS Trigger Level is 8 bytes
UART3,UART3RTSTriggerLevelSelect,UART_FIFO_RTSTRGLV_14BYTES,UART3->FIFO,0x40073000+0x08,UART_FIFO_RTSTRGLV_Msk,0xf << 16,0x3 << 16,0x3 << 16,nRTS Trigger Level is 14 bytes
UART3,UART3ModemINTSelect,0,UART3->INTEN,0x40073000+0x04,UART_INTEN_MODEMIEN_Msk,0x1 << 3,0x0 << 3,0x0 << 3,Modem Status Interrupt Enable
UART3,UART3ModemINTSelect,1,UART3->INTEN,0x40073000+0x04,UART_INTEN_MODEMIEN_Msk,0x1 << 3,UART_INTEN_MODEMIEN_Msk,0x1 << 3,Modem Status Interrupt Enable
UART3,UART3AutoBaudrateCheckbox,0,UART3->ALTCTL,0x40073000+0x2C,UART_ALTCTL_ABRDEN_Msk,0x1 << 18,0x0 << 18,0x0 << 18,Auto-baud rate detect function Disabled
UART3,UART3AutoBaudrateCheckbox,1,UART3->ALTCTL,0x40073000+0x2C,UART_ALTCTL_ABRDEN_Msk,0x1 << 18,UART_ALTCTL_ABRDEN_Msk,0x1 << 18,Auto-baud rate detect function Enabled
UART3,UART3AutoBaudrateCheckbox,1,UART3->ALTCTL,0x40073000+0x2C,UART_ALTCTL_ABRDBITS_Msk,0x3 << 19,0x0 << 19,0x0 << 19,1-bit time from START bit to the 1st rising edge. The input pattern shall be 0x01
UART3,UART3AutoBaudRateDetectINTSelect,0,UART3->INTEN,0x40073000+0x04,UART_INTEN_ABRIEN_Msk,0x1 << 18,0x0<< 18,0x0<< 18,Auto-baud Rate Interrupt Enable
UART3,UART3AutoBaudRateDetectINTSelect,1,UART3->INTEN,0x40073000+0x04,UART_INTEN_ABRIEN_Msk,0x1 << 18,UART_INTEN_ABRIEN_Msk,0x1 << 18,Auto-baud Rate Interrupt Enable
UART3,UART3PDMACheckbox,1
UART3,UART3PDMASelectCheckbox,0,UART3->INTEN,0x40073000+0x04,0x3 << 14,0x3 << 14,0x0<< 14,0x0 << 14,Disable Tx PDAM and Rx PDMA
UART3,UART3PDMASelectCheckbox,UART_INTEN_TXPDMAEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_TXPDMAEN_Msk,0x1 << 14,0x1 << 14,0x1 << 14,Enable Tx PDAM
UART3,UART3PDMASelectCheckbox,UART_INTEN_RXPDMAEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_RXPDMAEN_Msk,0x1 << 15,0x1 << 15,0x1 << 15,Enable Rx PDMA
UART3,UART3IntCheckbox,1
UART3,UART3INTMASKMultipleSelect,UART_INTEN_RDAIEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_RDAIEN_Msk,0x1 << 0,UART_INTEN_RDAIEN_Msk,0x1 << 0,Receive Data Available Interrupt Enable
UART3,UART3INTMASKMultipleSelect,UART_INTEN_THREIEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_THREIEN_Msk,0x1 << 1,UART_INTEN_THREIEN_Msk,0x1 << 1,Transmit Holding Register Empty Interrupt Enable
UART3,UART3INTMASKMultipleSelect,UART_INTEN_RLSIEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_RLSIEN_Msk,0x1 << 2,UART_INTEN_RLSIEN_Msk,0x1 << 2,Receive Line Status Interrupt Enable
UART3,UART3INTMASKMultipleSelect,UART_INTEN_MODEMIEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_MODEMIEN_Msk,0x1 << 3,UART_INTEN_MODEMIEN_Msk,0x1 << 3,Modem Status Interrupt Enable
UART3,UART3INTMASKMultipleSelect,UART_INTEN_RXTOIEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_RXTOIEN_Msk,0x1 << 4,UART_INTEN_RXTOIEN_Msk,0x1 << 4,RX Time-out Interrupt Enable
UART3,UART3INTMASKMultipleSelect,UART_INTEN_BUFERRIEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_BUFERRIEN_Msk,0x1 << 5,UART_INTEN_BUFERRIEN_Msk,0x1 << 5,Buffer Error Interrupt Enable
UART3,UART3INTMASKMultipleSelect,UART_INTEN_WKIEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,UART_INTEN_WKIEN_Msk,0x1 << 6,Wake-up Interrupt Enable
UART3,UART3INTMASKMultipleSelect,UART_INTEN_ABRIEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_ABRIEN_Msk,0x1 << 18,UART_INTEN_ABRIEN_Msk,0x1 << 18,Auto-baud Rate Interrupt Enable
UART3,UART3INTMASKMultipleSelect,UART_INTEN_TXENDIEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_TXENDIEN_Msk,0x1 << 22,UART_INTEN_TXENDIEN_Msk,0x1 << 22,Transmitter Empty Interrupt Enable
UART3,UART3TimeoutCounterCheckbox,0,UART3->INTEN,0x40073000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,0x0 << 11,0x0<< 11,Receive Buffer Time-out counter Disabled
UART3,UART3TimeoutCounterCheckbox,1,UART3->INTEN,0x40073000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,UART_INTEN_TOCNTEN_Msk,0x1 << 11,Receive Buffer Time-out counter Enabled
UART3,UART3TimeoutCountInteger,0,UART3->TOUT,0x40073000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x0 << 0,0x0 << 0,Time-out Interrupt Comparator 0
UART3,UART3TimeoutCountInteger,40,UART3->TOUT,0x40073000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x28 << 0,0x28 << 0,Time-out Interrupt Comparator is 40 * UART_CLK cycle
UART3,UART3TimeoutCountInteger,85,UART3->TOUT,0x40073000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x55 << 0,0x55 << 0,Time-out Interrupt Comparator is 85 * UART_CLK cycle
UART3,UART3TimeoutCountInteger,170,UART3->TOUT,0x40073000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xaa << 0,0xaa << 0,Time-out Interrupt Comparator is 170 * UART_CLK cycle
UART3,UART3TimeoutCountInteger,255,UART3->TOUT,0x40073000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xff << 0,0xff << 0,Time-out Interrupt Comparator is 255 * UART_CLK cycle
UART3,UART3RxFifoLevelSelect,UART_FIFO_RFITL_1BYTE,UART3->FIFO,0x40073000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x0 << 4,0x0 << 4,RX FIFO Interrupt Trigger Level is 1 byte
UART3,UART3RxFifoLevelSelect,UART_FIFO_RFITL_4BYTES,UART3->FIFO,0x40073000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x1 << 4,0x1 << 4,RX FIFO Interrupt Trigger Level is 4 bytes
UART3,UART3RxFifoLevelSelect,UART_FIFO_RFITL_8BYTES,UART3->FIFO,0x40073000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x2 << 4,0x2 << 4,RX FIFO Interrupt Trigger Level is 8 bytes
UART3,UART3RxFifoLevelSelect,UART_FIFO_RFITL_14BYTES,UART3->FIFO,0x40073000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x3 << 4,0x3 << 4,RX FIFO Interrupt Trigger Level is 14 bytes
UART3,UART3WakeUpCheckbox,1
UART3,UART3WakeUpINTSelect,0,UART3->INTEN,0x40073000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,0x0 << 6,0x0 << 6,Wake-up Interrupt Enable
UART3,UART3WakeUpINTSelect,1,UART3->INTEN,0x40073000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,UART_INTEN_WKIEN_Msk,0x1 << 6,Wake-up Interrupt Enable
UART3,UART3nCTSWakeupSelect,0,UART3->WKCTL,0x40073000+0x40,UART_WKCTL_WKCTSEN_Msk,0x1 << 0,0x0<< 0,0x0<< 0,nCTS Wake-up system function Disabled
UART3,UART3nCTSWakeupSelect,1,UART3->WKCTL,0x40073000+0x40,UART_WKCTL_WKCTSEN_Msk,0x1 << 0,UART_WKCTL_WKCTSEN_Msk,0x1 << 0,nCTS Wake-up system function Enabled
UART3,UART3DataWakeupTypeSelect,NUCODEGEN_UART3_DISABLE_DATA_WAKEUP,UART3->WKCTL,0x40073000+0x40,UART_WKCTL_WKDATEN_Msk,0x1 << 1,0x0 << 1,0x0 << 1,Incoming data wake-up system function Disabled
UART3,UART3DataWakeupTypeSelect,NUCODEGEN_UART3_DISABLE_DATA_WAKEUP,UART3->WKCTL,0x40073000+0x40,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,0x0 << 2,0x0<< 2,Received Data FIFO reached threshold wake-up system function Disabled
UART3,UART3DataWakeupTypeSelect,NUCODEGEN_UART3_DISABLE_DATA_WAKEUP,UART3->DWKCOMP,0x40073000+0x48,UART_DWKCOMP_STCOMP_Msk,0xffff << 0,0x0 << 0,0x0 << 0,UART Incoming Data Wake-up Compensation value
UART3,UART3DataWakeupTypeSelect,NUCODEGEN_UART3_DISABLE_DATA_WAKEUP,UART3->BRCOMP,0x40073000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0x0 << 0,0x0 << 0,Baud Rate Compensation Patten value
UART3,UART3DataWakeupTypeSelect,NUCODEGEN_UART3_DISABLE_DATA_WAKEUP,CLK->CLKSEL3,0x40000200+0x1C,CLK_CLKSEL3_UART3SEL_Msk,0x7 << 28,0x4<< 28,0x4<< 28,UART3 Clock source as PCLK0
UART3,UART3DataWakeupTypeSelect,NUCODEGEN_UART3_INCOMING_DATA_WAKEUP,UART3->WKCTL,0x40073000+0x40,UART_WKCTL_WKDATEN_Msk,0x1 << 1,UART_WKCTL_WKDATEN_Msk,0x1 << 1,Incoming data wake-up system function Enabled
UART3,UART3DataWakeupTypeSelect,NUCODEGEN_UART3_INCOMING_DATA_WAKEUP,UART3->DWKCOMP,0x40073000+0x48,UART_DWKCOMP_STCOMP_Msk,0xffff << 0,0x0 << 0,0x208 << 0,UART Incoming Data Wake-up Compensation value
UART3,UART3DataWakeupTypeSelect,NUCODEGEN_UART3_INCOMING_DATA_WAKEUP,UART3->BRCOMP,0x40073000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0x1ff << 0,0x0 << 0,Baud Rate Compensation Patten value
UART3,UART3DataWakeupTypeSelect,NUCODEGEN_UART3_INCOMING_DATA_WAKEUP,CLK->CLKSEL3,0x40000200+0x1C,CLK_CLKSEL3_UART3SEL_Msk,0x7 << 28,0x3<< 28,0x3<< 28,UART3 Clock source as HIRC
UART3,UART3DataWakeupTypeSelect,NUCODEGEN_UART3_INCOMING_DATA_WAKEUP,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART3,UART3DataWakeupTypeSelect,NUCODEGEN_UART3_INCOMING_DATA_WAKEUP,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART3,UART3DataWakeupTypeSelect,NUCODEGEN_UART3_INCOMING_DATA_WAKEUP,UART3->BAUD,0x40073000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x1386 << 0,0x1386 << 0,Baud Rate is 9600bps
UART3,UART3DataWakeupTypeSelect,NUCODEGEN_UART3_FIFO_THRESHOLD_WAKEUP,UART3->WKCTL,0x40073000+0x40,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,Received Data FIFO reached threshold wake-up system function Enable
UART3,UART3DataWakeupTypeSelect,NUCODEGEN_UART3_FIFO_THRESHOLD_WAKEUP,UART3->DWKCOMP,0x40073000+0x48,UART_DWKCOMP_STCOMP_Msk,0xffff << 0,0x0 << 0,0x0 << 0,UART Incoming Data Wake-up Compensation value
UART3,UART3DataWakeupTypeSelect,NUCODEGEN_UART3_FIFO_THRESHOLD_WAKEUP,UART3->BRCOMP,0x40073000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0xa5 << 0,0xa5 << 0,Baud Rate Compensation Patten value
UART3,UART3DataWakeupTypeSelect,NUCODEGEN_UART3_FIFO_THRESHOLD_WAKEUP,CLK->CLKSEL3,0x40000200+0x1C,CLK_CLKSEL3_UART3SEL_Msk,0x7 << 28,0x2<< 28,0x2<< 28,UART3 Clock source as LXT
UART3,UART3DataWakeupTypeSelect,NUCODEGEN_UART3_FIFO_THRESHOLD_WAKEUP,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART3,UART3DataWakeupTypeSelect,NUCODEGEN_UART3_FIFO_THRESHOLD_WAKEUP,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART3,UART3DataWakeupTypeSelect,NUCODEGEN_UART3_FIFO_THRESHOLD_WAKEUP,UART3->BAUD,0x40073000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x1 << 0,0x1 << 0,Baud Rate is 9600bps
UART3,UART3TimeoutWakeupSelect,0,UART3->WKCTL,0x40073000+0x40,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,0x0<< 4,0x0<< 4,Received Data FIFO reached threshold time-out wake-up system function Disabled
UART3,UART3TimeoutWakeupSelect,1,UART3->WKCTL,0x40073000+0x40,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,Received Data FIFO reached threshold time-out wake-up system function Enabled
UART3,UART3TimeoutWakeupSelect,1,UART3->INTEN,0x40073000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,UART_INTEN_TOCNTEN_Msk,0x1 << 11,Receive Buffer Time-out counter Enabled
UART3,UART3TimeoutCountInteger,0,UART3->TOUT,0x40073000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x0 << 0,0x0 << 0,Time-out Interrupt Comparator 0
UART3,UART3TimeoutCountInteger,85,UART3->TOUT,0x40073000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x55 << 0,0x55 << 0,Time-out Interrupt Comparator is 85 * UART_CLK cycle
UART3,UART3TimeoutCountInteger,255,UART3->TOUT,0x40073000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xff << 0,0xff << 0,Time-out Interrupt Comparator is 255 * UART_CLK cycle
UART3,UART3FunctionRadio,NUCODEGEN_UART3_FUNCSEL_IrDA,UART3->FUNCSEL,0x40073000+0x30,UART_FUNCSEL_FUNCSEL_Msk,0x7 << 0,0x2 << 0,0x2 << 0,Selecte Function as IrDA Mode
UART3,UART3IRDABaudrateinteger,2400,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART3,UART3IRDABaudrateinteger,2400,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART3,UART3IRDABaudrateinteger,2400,UART3->BAUD,0x40073000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x4e0 << 0,0x4e0 << 0,Baud Rate is 2400bps
UART3,UART3IRDABaudrateinteger,4800,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART3,UART3IRDABaudrateinteger,4800,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART3,UART3IRDABaudrateinteger,4800,UART3->BAUD,0x40073000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x26f << 0,0x26f << 0,Baud Rate is 4800bps
UART3,UART3IRDABaudrateinteger,9600,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART3,UART3IRDABaudrateinteger,9600,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART3,UART3IRDABaudrateinteger,9600,UART3->BAUD,0x40073000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x137 << 0,0x137 << 0,Baud Rate is 9600bps
UART3,UART3IRDABaudrateinteger,14400,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART3,UART3IRDABaudrateinteger,14400,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART3,UART3IRDABaudrateinteger,14400,UART3->BAUD,0x40073000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0xce << 0,0xce << 0,Baud Rate is 14400bps
UART3,UART3IRDABaudrateinteger,19200,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART3,UART3IRDABaudrateinteger,19200,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART3,UART3IRDABaudrateinteger,19200,UART3->BAUD,0x40073000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x9a << 0,0x9a << 0,Baud Rate is 19200bps
UART3,UART3IRDABaudrateinteger,38400,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART3,UART3IRDABaudrateinteger,38400,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART3,UART3IRDABaudrateinteger,38400,UART3->BAUD,0x40073000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x4c << 0,0x4c << 0,Baud Rate is 38400bps
UART3,UART3IRDABaudrateinteger,57600,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART3,UART3IRDABaudrateinteger,57600,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART3,UART3IRDABaudrateinteger,57600,UART3->BAUD,0x40073000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x32 << 0,0x32 << 0,Baud Rate is 57600bps
UART3,UART3IRDABaudrateinteger,115200,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,0x0 << 28,0x0 << 28,Baud Rate Calculation as Mode 0
UART3,UART3IRDABaudrateinteger,115200,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,0x0 << 29,0x0 << 29,Baud Rate Calculation as Mode 0
UART3,UART3IRDABaudrateinteger,115200,UART3->BAUD,0x40073000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x26f << 0,0x18 << 0,Baud Rate is 115200bps
UART3,UART3IrDAModeRadio,UART_IRDA_RXEN,UART3->IRDA,0x40073000+0x28,UART_IRDA_TXEN_Msk,0x1 << 1,0x0 << 1,0x0 << 1,IrDA Transmitter Disabled and Receiver Enabled
UART3,UART3IrDAModeRadio,UART_IRDA_RXEN,UART3->IRDA,0x40073000+0x28,UART_IRDA_RXINV_Msk,0x1 << 6,UART_IRDA_RXINV_Msk,0x1 << 6,Inverse receiving input signal
UART3,UART3IrDAModeRadio,UART_IRDA_TXEN,UART3->IRDA,0x40073000+0x28,UART_IRDA_TXEN_Msk,0x1 << 1,0x1 << 1,0x1 << 1,IrDA Transmitter Enabled and Receiver Disabled
UART3,UART3IrDAModeRadio,UART_IRDA_TXEN,UART3->IRDA,0x40073000+0x28,UART_IRDA_TXINV_Msk,0x1 << 5,0x0 << 5,0x0 << 5,None inverse transmitting signal
UART3,UART3IRDAIntCheckbox,0
UART3,UART3IRDAIntCheckbox,1
UART3,UART3IRDAINTMASKMultipleSelect,UART_INTEN_RDAIEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_RDAIEN_Msk,0x1 << 0,UART_INTEN_RDAIEN_Msk,0x1 << 0,Receive Data Available Interrupt Enable
UART3,UART3IRDAINTMASKMultipleSelect,UART_INTEN_THREIEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_THREIEN_Msk,0x1 << 1,UART_INTEN_THREIEN_Msk,0x1 << 1,Transmit Holding Register Empty Interrupt Enable
UART3,UART3IRDAINTMASKMultipleSelect,UART_INTEN_RXTOIEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_RXTOIEN_Msk,0x1 << 4,UART_INTEN_RXTOIEN_Msk,0x1 << 4,RX Time-out Interrupt Enable
UART3,UART3IRDAINTMASKMultipleSelect,UART_INTEN_TXENDIEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_TXENDIEN_Msk,0x1 << 22,UART_INTEN_TXENDIEN_Msk,0x1 << 22,Transmitter Empty Interrupt Enable
UART3,UART3FunctionRadio,NUCODEGEN_UART3_FUNCSEL_RS485,UART3->FUNCSEL,0x40073000+0x30,UART_FUNCSEL_FUNCSEL_Msk,0x7 << 0,0x3 << 0,0x3 << 0,Selecte Function as RS485 Mode
UART3,UART3RS485Baudrateinteger,2400,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART3,UART3RS485Baudrateinteger,2400,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART3,UART3RS485Baudrateinteger,2400,UART3->BAUD,0x40073000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x4e1e << 0,0x4e1e << 0,Baud Rate is 2400bps
UART3,UART3RS485Baudrateinteger,115200,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART3,UART3RS485Baudrateinteger,115200,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART3,UART3RS485Baudrateinteger,115200,UART3->BAUD,0x40073000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x19f << 0,0x19f << 0,Baud Rate is 115200bps
UART3,UART3RS485Baudrateinteger,1000000,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART3,UART3RS485Baudrateinteger,1000000,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART3,UART3RS485Baudrateinteger,1000000,UART3->BAUD,0x40073000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x2e << 0,0x2e << 0,Baud Rate is 1000000bps
UART3,UART3RS485CTLRadio,NUCODEGEN_UART3_RS485_ADD_MODE,UART3->LINE,0x40073000+0x0C,UART_LINE_WLS_Msk,0x3 << 0,0x3 << 0,0x3 << 0,UART word length as 8 bits
UART3,UART3RS485CTLRadio,NUCODEGEN_UART3_RS485_ADD_MODE,UART3->LINE,0x40073000+0x0C,UART_LINE_PBE_Msk,0x1 << 3,UART_LINE_PBE_Msk,0x1 << 3,EVEN Parity Setting
UART3,UART3RS485CTLRadio,NUCODEGEN_UART3_RS485_ADD_MODE,UART3->LINE,0x40073000+0x0C,UART_LINE_EPE_Msk,0x1 << 4,UART_LINE_EPE_Msk,0x1 << 4,EVEN Parity Setting
UART3,UART3RS485CTLRadio,NUCODEGEN_UART3_RS485_ADD_MODE,UART3->MODEM,0x40073000+0x10,UART_MODEM_RTSACTLV_Msk,0x1 << 9,0x0<< 9,0x0<< 9,nRTS pin output is high level active
UART3,UART3RS485CTLRadio,NUCODEGEN_UART3_RS485_ADD_MODE,UART3->ALTCTL,0x40073000+0x2C,UART_ALTCTL_RS485AAD_Msk,0x1 << 9,UART_ALTCTL_RS485AAD_Msk,0x1 << 9,RS-485 Auto Address Detection Operation mode (AAD) Enabled
UART3,UART3RS485CTLRadio,NUCODEGEN_UART3_RS485_ADD_MODE,UART3->ALTCTL,0x40073000+0x2C,UART_ALTCTL_RS485AUD_Msk,0x1 << 10,UART_ALTCTL_RS485AUD_Msk,0x1 << 10,RS-485 Auto Direction Operation function (AUD) Enabled.
UART3,UART3RS485CTLRadio,NUCODEGEN_UART3_RS485_ADD_MODE,UART3->ALTCTL,0x40073000+0x2C,UART_ALTCTL_ADDRDEN_Msk,0x1 << 15,UART_ALTCTL_ADDRDEN_Msk,0x1 << 15,Address detection mode Enabled
UART3,UART3RS485CTLRadio,NUCODEGEN_UART3_RS485_NMM_MODE,UART3->LINE,0x40073000+0x0C,UART_LINE_WLS_Msk,0x3 << 0,0x3 << 0,0x3 << 0,UART word length as 8 bits
UART3,UART3RS485CTLRadio,NUCODEGEN_UART3_RS485_NMM_MODE,UART3->LINE,0x40073000+0x0C,UART_LINE_PBE_Msk,0x1 << 3,UART_LINE_PBE_Msk,0x1 << 3,EVEN Parity Setting
UART3,UART3RS485CTLRadio,NUCODEGEN_UART3_RS485_NMM_MODE,UART3->LINE,0x40073000+0x0C,UART_LINE_EPE_Msk,0x1 << 4,UART_LINE_EPE_Msk,0x1 << 4,EVEN Parity Setting
UART3,UART3RS485CTLRadio,NUCODEGEN_UART3_RS485_NMM_MODE,UART3->MODEM,0x40073000+0x10,UART_MODEM_RTSACTLV_Msk,0x1 << 9,0x0<< 9,0x0<< 9,nRTS pin output is high level active
UART3,UART3RS485CTLRadio,NUCODEGEN_UART3_RS485_NMM_MODE,UART3->ALTCTL,0x40073000+0x2C,UART_ALTCTL_RS485NMM_Msk,0x1 << 8,UART_ALTCTL_RS485NMM_Msk,0x1 << 8,RS-485 Normal Multi-drop Operation Mode (NMM)
UART3,UART3RS485CTLRadio,NUCODEGEN_UART3_RS485_NMM_MODE,UART3->ALTCTL,0x40073000+0x2C,UART_ALTCTL_RS485AUD_Msk,0x1 << 10,UART_ALTCTL_RS485AUD_Msk,0x1 << 10,RS-485 Auto Direction Operation function (AUD) Enabled.
UART3,UART3RS485CTLRadio,NUCODEGEN_UART3_RS485_NMM_MODE,UART3->ALTCTL,0x40073000+0x2C,UART_ALTCTL_ADDRDEN_Msk,0x1 << 15,UART_ALTCTL_ADDRDEN_Msk,0x1 << 15,Address detection mode Enabled
UART3,UART3RS485AddrMVInteger,0,UART3->ALTCTL,0x40073000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x0<< 24,0x0<< 24,Address Match Value is 0
UART3,UART3RS485AddrMVInteger,1,UART3->ALTCTL,0x40073000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x1<< 24,0x1<< 24,Address Match Value is 1
UART3,UART3RS485AddrMVInteger,2,UART3->ALTCTL,0x40073000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x2<< 24,0x2<< 24,Address Match Value is 2
UART3,UART3RS485AddrMVInteger,4,UART3->ALTCTL,0x40073000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x4<< 24,0x4<< 24,Address Match Value is 4
UART3,UART3RS485AddrMVInteger,8,UART3->ALTCTL,0x40073000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x8<< 24,0x8<< 24,Address Match Value is 8
UART3,UART3RS485AddrMVInteger,16,UART3->ALTCTL,0x40073000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x10<< 24,0x10<< 24,Address Match Value is 16
UART3,UART3RS485AddrMVInteger,32,UART3->ALTCTL,0x40073000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x20<< 24,0x20<< 24,Address Match Value is 32
UART3,UART3RS485AddrMVInteger,64,UART3->ALTCTL,0x40073000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x40<< 24,0x40<< 24,Address Match Value is 64
UART3,UART3RS485AddrMVInteger,128,UART3->ALTCTL,0x40073000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0x80<< 24,0x80<< 24,Address Match Value is 128
UART3,UART3RS485AddrMVInteger,255,UART3->ALTCTL,0x40073000+0x2C,UART_ALTCTL_ADDRMV_Msk,0xff << 24,0xff << 24,0xff << 24,Address Match Value is 255
UART3,UART3RS485IntCheckbox,1
UART3,UART3RS485INTMASKMultipleSelect,UART_INTEN_RDAIEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_RDAIEN_Msk,0x1 << 0,UART_INTEN_RDAIEN_Msk,0x1 << 0,Receive Data Available Interrupt Enable
UART3,UART3RS485INTMASKMultipleSelect,UART_INTEN_THREIEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_THREIEN_Msk,0x1 << 1,UART_INTEN_THREIEN_Msk,0x1 << 1,Transmit Holding Register Empty Interrupt Enable
UART3,UART3RS485INTMASKMultipleSelect,UART_INTEN_RLSIEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_RLSIEN_Msk,0x1 << 2,UART_INTEN_RLSIEN_Msk,0x1 << 2,Receive Line Status Interrupt Enable
UART3,UART3RS485INTMASKMultipleSelect,UART_INTEN_RXTOIEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_RXTOIEN_Msk,0x1 << 4,UART_INTEN_RXTOIEN_Msk,0x1 << 4,RX Time-out Interrupt Enable
UART3,UART3RS485INTMASKMultipleSelect,UART_INTEN_BUFERRIEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_BUFERRIEN_Msk,0x1 << 5,UART_INTEN_BUFERRIEN_Msk,0x1 << 5,Buffer Error Interrupt Enable
UART3,UART3RS485INTMASKMultipleSelect,UART_INTEN_WKIEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,UART_INTEN_WKIEN_Msk,0x1 << 6,Wake-up Interrupt Enable
UART3,UART3RS485INTMASKMultipleSelect,UART_INTEN_TXENDIEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_TXENDIEN_Msk,0x1 << 22,UART_INTEN_TXENDIEN_Msk,0x1 << 22,Transmitter Empty Interrupt Enable
UART3,UART3RS485TimeoutCounterCheckbox,0,UART3->INTEN,0x40073000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,0x0 << 11,0x0<< 11,Receive Buffer Time-out counter Disabled
UART3,UART3RS485TimeoutCounterCheckbox,1,UART3->INTEN,0x40073000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,UART_INTEN_TOCNTEN_Msk,0x1 << 11,Receive Buffer Time-out counter Enabled
UART3,UART3RS485TimeoutCountInteger,0,UART3->TOUT,0x40073000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x0 << 0,0x0 << 0,Time-out Interrupt Comparator 0
UART3,UART3RS485TimeoutCountInteger,40,UART3->TOUT,0x40073000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x28 << 0,0x28 << 0,Time-out Interrupt Comparator is 40 * UART_CLK cycle
UART3,UART3RS485TimeoutCountInteger,85,UART3->TOUT,0x40073000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x55 << 0,0x55 << 0,Time-out Interrupt Comparator is 85 * UART_CLK cycle
UART3,UART3RS485TimeoutCountInteger,170,UART3->TOUT,0x40073000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xaa << 0,0xaa << 0,Time-out Interrupt Comparator is 170 * UART_CLK cycle
UART3,UART3RS485TimeoutCountInteger,255,UART3->TOUT,0x40073000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xff << 0,0xff << 0,Time-out Interrupt Comparator is 255 * UART_CLK cycle
UART3,UART3RS485RxFifoLevelSelect,UART_FIFO_RFITL_1BYTE,UART3->FIFO,0x40073000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x0 << 4,0x0 << 4,RX FIFO Interrupt Trigger Level is 1 byte
UART3,UART3RS485RxFifoLevelSelect,UART_FIFO_RFITL_4BYTES,UART3->FIFO,0x40073000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x1 << 4,0x1 << 4,RX FIFO Interrupt Trigger Level is 4 bytes
UART3,UART3RS485RxFifoLevelSelect,UART_FIFO_RFITL_8BYTES,UART3->FIFO,0x40073000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x2 << 4,0x2 << 4,RX FIFO Interrupt Trigger Level is 8 bytes
UART3,UART3RS485RxFifoLevelSelect,UART_FIFO_RFITL_14BYTES,UART3->FIFO,0x40073000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x3 << 4,0x3 << 4,RX FIFO Interrupt Trigger Level is 14 bytes
UART3,UART3RS485WakeUpCheckbox,1
UART3,UART3RS485WakeUpINTSelect,0,UART3->INTEN,0x40073000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,0x0 << 6,0x0 << 6,Wake-up Interrupt Enable
UART3,UART3RS485WakeUpINTSelect,1,UART3->INTEN,0x40073000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,UART_INTEN_WKIEN_Msk,0x1 << 6,Wake-up Interrupt Enable
UART3,UART3RS485WakeupCheckbox,0,UART3->WKCTL,0x40073000+0x40,UART_WKCTL_WKRS485EN_Msk,0x1 << 3,0x0 << 3,0x0 << 3,RS-485 Address Match (AAD Mode) Wake-up Disable
UART3,UART3RS485WakeupCheckbox,1,UART3->WKCTL,0x40073000+0x40,UART_WKCTL_WKRS485EN_Msk,0x1 << 3,UART_WKCTL_WKRS485EN_Msk,0x1 << 3,RS-485 Address Match (AAD Mode) Wake-up Enable
UART3,UART3RS485WakeupCheckbox,1,UART3->BRCOMP,0x40073000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0xa5 << 0,0xa5 << 0,Baud Rate Compensation Patten value
UART3,UART3RS485WakeupCheckbox,1,CLK->CLKSEL3,0x40000200+0x1C,CLK_CLKSEL3_UART3SEL_Msk,0x7 << 28,0x2<< 28,0x2<< 28,UART3 Clock source as LXT
UART3,UART3RS485WakeupCheckbox,1,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART3,UART3RS485WakeupCheckbox,1,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART3,UART3RS485WakeupCheckbox,1,UART3->BAUD,0x40073000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x1 << 0,0x1 << 0,Baud Rate is 9600bps
UART3,UART3RS485ThresholdWakeupSelect,0,UART3->WKCTL,0x40073000+0x40,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,0x0<< 2,0x0<< 2,Received Data FIFO reached threshold wake-up system function Disabled
UART3,UART3RS485ThresholdWakeupSelect,1,UART3->WKCTL,0x40073000+0x40,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,Received Data FIFO reached threshold wake-up system function Enabled
UART3,UART3RS485ThresholdWakeupSelec,1,UART3->BRCOMP,0x40073000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0xa5 << 0,0xa5 << 0,Baud Rate Compensation Patten value
UART3,UART3RS485ThresholdWakeupSelect,1,CLK->CLKSEL3,0x40000200+0x1C,CLK_CLKSEL3_UART3SEL_Msk,0x7 << 28,0x2<< 28,0x2<< 28,UART3 Clock source as LXT
UART3,UART3RS485ThresholdWakeupSelect,1,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART3,UART3RS485ThresholdWakeupSelect,1,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART3,UART3RS485ThresholdWakeupSelect,1,UART3->BAUD,0x40073000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x1 << 0,0x1 << 0,Baud Rate is 9600bps
UART3,UART3RS485TimeoutWakeupSelect,0,UART3->WKCTL,0x40073000+0x40,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,0x0<< 4,0x0<< 4,Received Data FIFO reached threshold time-out wake-up system function Disabled
UART3,UART3RS485TimeoutWakeupSelect,1,UART3->WKCTL,0x40073000+0x40,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,Received Data FIFO reached threshold time-out wake-up system function Enabled
UART3,UART3RS485TimeoutWakeupSelect,1,UART3->INTEN,0x40073000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,UART_INTEN_TOCNTEN_Msk,0x1 << 11,Receive Buffer Time-out counter Enabled
UART3,UART3RS485TimeoutCountInteger,0,UART3->TOUT,0x40073000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x0 << 0,0x0 << 0,Time-out Interrupt Comparator 0
UART3,UART3RS485TimeoutCountInteger,85,UART3->TOUT,0x40073000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x55 << 0,0x55 << 0,Time-out Interrupt Comparator is 85 * UART_CLK cycle
UART3,UART3RS485TimeoutCountInteger,255,UART3->TOUT,0x40073000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xff << 0,0xff << 0,Time-out Interrupt Comparator is 255 * UART_CLK cycle
UART3,UART3FunctionRadio,NUCODEGEN_UART3_FUNCSEL_SINGLE_WIRE,UART3->FUNCSEL,0x40073000+0x30,UART_FUNCSEL_FUNCSEL_Msk,0x7 << 0,0x4 << 0,0x4 << 0,Selecte Function as Single-wire Mode
UART3,UART3SWBaudrateinteger,2400,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1<< 28,Baud Rate Calculation as Mode 2
UART3,UART3SWBaudrateinteger,2400,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1<< 29,Baud Rate Calculation as Mode 2
UART3,UART3SWBaudrateinteger,2400,UART3->BAUD,0x40073000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x4e1e << 0,0x4e1e << 0,Baud Rate is 2400bps
UART3,UART3SWBaudrateinteger,115200,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART3,UART3SWBaudrateinteger,115200,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART3,UART3SWBaudrateinteger,115200,UART3->BAUD,0x40073000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x19f << 0,0x19f << 0,Baud Rate is 115200bps
UART3,UART3SWBaudrateinteger,1000000,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART3,UART3SWBaudrateinteger,1000000,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART3,UART3SWBaudrateinteger,1000000,UART3->BAUD,0x40073000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x2e << 0,0x2e << 0,Baud Rate is 1000000bps
UART3,UART3SWAutoBaudrateCheckbox,0,UART3->ALTCTL,0x40073000+0x2C,UART_ALTCTL_ABRDEN_Msk,0x1 << 18,0x0 << 18,0x0 << 18,Auto-baud rate detect function Disabled
UART3,UART3SWAutoBaudrateCheckbox,1,UART3->ALTCTL,0x40073000+0x2C,UART_ALTCTL_ABRDEN_Msk,0x1 << 18,UART_ALTCTL_ABRDEN_Msk,0x1 << 18,Auto-baud rate detect function Enabled
UART3,UART3SWAutoBaudrateCheckbox,1,UART3->ALTCTL,0x40073000+0x2C,UART_ALTCTL_ABRDBITS_Msk,0x3 << 19,0x0 << 19,0x0 << 19,1-bit time from START bit to the 1st rising edge. The input pattern shall be 0x01
UART3,UART3SWAutoBaudRateDetectINTSelect,0,UART3->INTEN,0x40073000+0x04,UART_INTEN_ABRIEN_Msk,0x1 << 18,0x0<< 18,0x0<< 18,Auto-baud Rate Interrupt Enable
UART3,UART3SWAutoBaudRateDetectINTSelect,1,UART3->INTEN,0x40073000+0x04,UART_INTEN_ABRIEN_Msk,0x1 << 18,UART_INTEN_ABRIEN_Msk,0x1 << 18,Auto-baud Rate Interrupt Enable
UART3,UART3SWPDMACheckbox,1
UART3,UART3SWPDMASelectCheckbox,UART_INTEN_TXPDMAEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_TXPDMAEN_Msk,0x1 << 14,0x1 << 14,0x1 << 14,Enable Tx PDAM
UART3,UART3SWPDMASelectCheckbox,UART_INTEN_RXPDMAEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_RXPDMAEN_Msk,0x1 << 15,0x1 << 15,0x1 << 15,Enable Rx PDMA
UART3,UART3SWIntCheckbox,1
UART3,UART3SWINTMASKMultipleSelect,UART_INTEN_RDAIEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_RDAIEN_Msk,0x1 << 0,UART_INTEN_RDAIEN_Msk,0x1 << 0,Receive Data Available Interrupt Enable
UART3,UART3SWINTMASKMultipleSelect,UART_INTEN_THREIEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_THREIEN_Msk,0x1 << 1,UART_INTEN_THREIEN_Msk,0x1 << 1,Transmit Holding Register Empty Interrupt Enable
UART3,UART3SWINTMASKMultipleSelect,UART_INTEN_RLSIEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_RLSIEN_Msk,0x1 << 2,UART_INTEN_RLSIEN_Msk,0x1 << 2,Receive Line Status Interrupt Enable
UART3,UART3SWINTMASKMultipleSelect,UART_INTEN_RXTOIEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_RXTOIEN_Msk,0x1 << 4,UART_INTEN_RXTOIEN_Msk,0x1 << 4,RX Time-out Interrupt Enable
UART3,UART3SWINTMASKMultipleSelect,UART_INTEN_BUFERRIEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_BUFERRIEN_Msk,0x1 << 5,UART_INTEN_BUFERRIEN_Msk,0x1 << 5,Buffer Error Interrupt Enable
UART3,UART3SWINTMASKMultipleSelect,UART_INTEN_WKIEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,UART_INTEN_WKIEN_Msk,0x1 << 6,Wake-up Interrupt Enable
UART3,UART3SWINTMASKMultipleSelect,UART_INTEN_ABRIEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_ABRIEN_Msk,0x1 << 18,UART_INTEN_ABRIEN_Msk,0x1 << 18,Auto-baud Rate Interrupt Enable
UART3,UART3SWINTMASKMultipleSelect,UART_INTEN_TXENDIEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_TXENDIEN_Msk,0x1 << 22,UART_INTEN_TXENDIEN_Msk,0x1 << 22,Transmitter Empty Interrupt Enable
UART3,UART3SWINTMASKMultipleSelect,UART_INTEN_SWBEIEN_Msk,UART3->INTEN,0x40073000+0x04,UART_INTEN_SWBEIEN_Msk,0x1 << 16,UART_INTEN_SWBEIEN_Msk,0x1 << 16,Single Wire Bit Error Interrupt Enable
UART3,UART3SWTimeoutCounterCheckbox,0,UART3->INTEN,0x40073000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,0x0 << 11,0x0<< 11,Receive Buffer Time-out counter Disabled
UART3,UART3SWTimeoutCounterCheckbox,1,UART3->INTEN,0x40073000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,UART_INTEN_TOCNTEN_Msk,0x1 << 11,Receive Buffer Time-out counter Enabled
UART3,UART3SWTimeoutCountInteger,0,UART3->TOUT,0x40073000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x0 << 0,0x0 << 0,Time-out Interrupt Comparator 0
UART3,UART3SWTimeoutCountInteger,85,UART3->TOUT,0x40073000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x55 << 0,0x55 << 0,Time-out Interrupt Comparator is 85 * UART_CLK cycle
UART3,UART3SWTimeoutCountInteger,170,UART3->TOUT,0x40073000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xaa << 0,0xaa << 0,Time-out Interrupt Comparator is 170 * UART_CLK cycle
UART3,UART3SWTimeoutCountInteger,255,UART3->TOUT,0x40073000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0xff << 0,0xff << 0,Time-out Interrupt Comparator is 255 * UART_CLK cycle
UART3,UART3SWRxFifoLevelSelect,UART_FIFO_RFITL_1BYTE,UART3->FIFO,0x40073000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x0 << 4,0x0 << 4,RX FIFO Interrupt Trigger Level is 1 byte
UART3,UART3SWRxFifoLevelSelect,UART_FIFO_RFITL_4BYTES,UART3->FIFO,0x40073000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x1 << 4,0x1 << 4,RX FIFO Interrupt Trigger Level is 4 bytes
UART3,UART3SWRxFifoLevelSelect,UART_FIFO_RFITL_8BYTES,UART3->FIFO,0x40073000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x2 << 4,0x2 << 4,RX FIFO Interrupt Trigger Level is 8 bytes
UART3,UART3SWRxFifoLevelSelect,UART_FIFO_RFITL_14BYTES,UART3->FIFO,0x40073000+0x08,UART_FIFO_RFITL_Msk,0xf << 4,0x3 << 4,0x3 << 4,RX FIFO Interrupt Trigger Level is 14 bytes
UART3,UART3SWWakeUpCheckbox,1
UART3,UART3SWWakeUpINTSelect,0,UART3->INTEN,0x40073000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,0x0 << 6,0x0 << 6,Wake-up Interrupt Enable
UART3,UART3SWWakeUpINTSelect,1,UART3->INTEN,0x40073000+0x04,UART_INTEN_WKIEN_Msk,0x1 << 6,UART_INTEN_WKIEN_Msk,0x1 << 6,Wake-up Interrupt Enable
UART3,UART3SWDataWakeupTypeSelect,NUCODEGEN_UART3_DISABLE_DATA_WAKEUP,UART3->WKCTL,0x40073000+0x40,UART_WKCTL_WKDATEN_Msk,0x1 << 1,0x0 << 1,0x0 << 1,Incoming data wake-up system function Disabled
UART3,UART3SWDataWakeupTypeSelect,NUCODEGEN_UART3_DISABLE_DATA_WAKEUP,UART3->WKCTL,0x40073000+0x40,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,0x0 << 2,0x0<< 2,Received Data FIFO reached threshold wake-up system function Disabled
UART3,UART3SWDataWakeupTypeSelect,NUCODEGEN_UART3_DISABLE_DATA_WAKEUP,UART3->DWKCOMP,0x40073000+0x48,UART_DWKCOMP_STCOMP_Msk,0xffff << 0,0x0 << 0,0x0 << 0,UART Incoming Data Wake-up Compensation value
UART3,UART3SWDataWakeupTypeSelect,NUCODEGEN_UART3_DISABLE_DATA_WAKEUP,UART3->BRCOMP,0x40073000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0x0 << 0,0x0 << 0,Baud Rate Compensation Patten value
UART3,UART3SWDataWakeupTypeSelect,NUCODEGEN_UART3_DISABLE_DATA_WAKEUP,CLK->CLKSEL3,0x40000200+0x1C,CLK_CLKSEL3_UART3SEL_Msk,0x7 << 28,0x4<< 28,0x4<< 28,UART3 Clock source as PCLK1
UART3,UART3SWDataWakeupTypeSelect,NUCODEGEN_UART3_INCOMING_DATA_WAKEUP,UART3->WKCTL,0x40073000+0x40,UART_WKCTL_WKDATEN_Msk,0x1 << 1,UART_WKCTL_WKDATEN_Msk,0x1 << 1,Incoming data wake-up system function Enabled
UART3,UART3SWDataWakeupTypeSelect,NUCODEGEN_UART3_INCOMING_DATA_WAKEUP,UART3->DWKCOMP,0x40073000+0x48,UART_DWKCOMP_STCOMP_Msk,0xffff << 0,0x0 << 0,0x208 << 0,UART Incoming Data Wake-up Compensation value
UART3,UART3SWDataWakeupTypeSelect,NUCODEGEN_UART3_INCOMING_DATA_WAKEUP,UART3->BRCOMP,0x40073000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0x1ff << 0,0x0 << 0,Baud Rate Compensation Patten value
UART3,UART3SWDataWakeupTypeSelect,NUCODEGEN_UART3_INCOMING_DATA_WAKEUP,CLK->CLKSEL3,0x40000200+0x1C,CLK_CLKSEL3_UART3SEL_Msk,0x7 << 28,0x3<< 28,0x3<< 28,UART3 Clock source as HIRC
UART3,UART3SWDataWakeupTypeSelect,NUCODEGEN_UART3_INCOMING_DATA_WAKEUP,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART3,UART3SWDataWakeupTypeSelect,NUCODEGEN_UART3_INCOMING_DATA_WAKEUP,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART3,UART3SWDataWakeupTypeSelect,NUCODEGEN_UART3_INCOMING_DATA_WAKEUP,UART3->BAUD,0x40073000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x1386 << 0,0x1386 << 0,Baud Rate is 9600bps
UART3,UART3SWDataWakeupTypeSelect,NUCODEGEN_UART3_FIFO_THRESHOLD_WAKEUP,UART3->WKCTL,0x40073000+0x40,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,UART_WKCTL_WKRFRTEN_Msk,0x1 << 2,Received Data FIFO reached threshold wake-up system function Enable
UART3,UART3SWDataWakeupTypeSelect,NUCODEGEN_UART3_FIFO_THRESHOLD_WAKEUP,UART3->DWKCOMP,0x40073000+0x48,UART_DWKCOMP_STCOMP_Msk,0xffff << 0,0x0 << 0,0x0 << 0,UART Incoming Data Wake-up Compensation value
UART3,UART3SWDataWakeupTypeSelect,NUCODEGEN_UART3_FIFO_THRESHOLD_WAKEUP,UART3->BRCOMP,0x40073000+0x3C,UART_BRCOMP_BRCOMP_Msk,0x1ff << 0,0xa5 << 0,0xa5 << 0,Baud Rate Compensation Patten value
UART3,UART3SWDataWakeupTypeSelect,NUCODEGEN_UART3_FIFO_THRESHOLD_WAKEUP,CLK->CLKSEL3,0x40000200+0x1C,CLK_CLKSEL3_UART3SEL_Msk,0x7 << 28,0x2<< 28,0x2<< 28,UART3 Clock source as LXT
UART3,UART3SWDataWakeupTypeSelect,NUCODEGEN_UART3_FIFO_THRESHOLD_WAKEUP,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM0_Msk,0x1 << 28,UART_BAUD_BAUDM0_Msk,0x1 << 28,BaudRate CalculationasMode2
UART3,UART3SWDataWakeupTypeSelect,NUCODEGEN_UART3_FIFO_THRESHOLD_WAKEUP,UART3->BAUD,0x40073000+0x24,UART_BAUD_BAUDM1_Msk,0x1 << 29,UART_BAUD_BAUDM1_Msk,0x1 << 29,BaudRate CalculationasMode2
UART3,UART3SWDataWakeupTypeSelect,NUCODEGEN_UART3_FIFO_THRESHOLD_WAKEUP,UART3->BAUD,0x40073000+0x24,UART_BAUD_BRD_Msk,0xffff << 0,0x1 << 0,0x1 << 0,Baud Rate is 9600bps
UART3,UART3SWTimeoutWakeupSelect,0,UART3->WKCTL,0x40073000+0x40,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,0x0<< 4,0x0<< 4,Received Data FIFO reached threshold time-out wake-up system function Disabled
UART3,UART3SWTimeoutWakeupSelect,1,UART3->WKCTL,0x40073000+0x40,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,UART_WKCTL_WKTOUTEN_Msk,0x1 << 4,Received Data FIFO reached threshold time-out wake-up system function Enabled
UART3,UART3SWTimeoutWakeupSelect,1,UART3->INTEN,0x40073000+0x04,UART_INTEN_TOCNTEN_Msk,0x1 << 11,UART_INTEN_TOCNTEN_Msk,0x1 << 11,Receive Buffer Time-out counter Enabled
UART3,UART3SWTimeoutCountInteger,0,UART3->TOUT,0x40073000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x0 << 0,0x0 << 0,Time-out Interrupt Comparator 0
UART3,UART3SWTimeoutCountInteger,85,UART3->TOUT,0x40073000+0x20,UART_TOUT_TOIC_Msk,0xff << 0,0x55 << 0,0x55 << 0,Time-out Interrupt Comparator is 85 * UART_CLK cycle
USCI0_UART,UUART0_FunctionSelect,NUCODEGEN_UUART0_FUNC_UART,UUART0->CTL,0x400D0000+0x0,UUART_CTL_FUNMODE_Msk,0x7 << 0,0x2 << 0,0x2 << 0,The UART protocol is selected
USCI0_UART,UUART0_FunctionSelect,NUCODEGEN_UUART0_FUNC_UART,UUART0->DATIN0,0x400D0000+0x10,UUART_DATIN0_EDGEDET_Msk,0x3 << 3,0x2<< 3,0x2<< 3,A falling edge activates the trigger event of input data signal
USCI0_UART,UUART0_FunctionSelect,NUCODEGEN_UUART0_FUNC_UART,UUART0->PROTCTL,0x400D0000+0x5C,UUART_PROTCTL_PROTEN_Msk,0x1 << 31,UUART_PROTCTL_PROTEN_Msk,0x1 << 31,UART Protocol Enabled
USCI0_UART,UUART0_FunctionSelect,NUCODEGEN_UUART0_FUNC_UART,UUART0->LINECTL,0x400D0000+0x2C,UUART_LINECTL_LSB_Msk,0x1 << 0,UUART_LINECTL_LSB_Msk,0x1 << 0,The LSB, the bit 0 of data buffer, will be transmitted/received first
USCI0_UART,UUART0_BaudrateIntegar,2400,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_PDSCNT_Msk,0x3 << 8,0x1 << 8,0x1 << 8,fPDS_CNT = fSAMP_CLK / (1+1)
USCI0_UART,UUART0_BaudrateIntegar,2400,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0x9 << 10,0x9 << 10,fDS_CNT = fPDS_CNT / (9+1)
USCI0_UART,UUART0_BaudrateIntegar,2400,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0x3E7 << 16,0x3E7 << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (999+1) )
USCI0_UART,UUART0_BaudrateIntegar,115200,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_PDSCNT_Msk,0x3 << 8,0x0 << 8,0x0 << 8,fPDS_CNT = fSAMP_CLK / (0+1)
USCI0_UART,UUART0_BaudrateIntegar,115200,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0x7 << 10,0x7 << 10,fDS_CNT = fPDS_CNT / (7+1)
USCI0_UART,UUART0_BaudrateIntegar,115200,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0x33 << 16,0x33 << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (51+1) )
USCI0_UART,UUART0_BaudrateIntegar,1000000,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_PDSCNT_Msk,0x3 << 8,0x0 << 8,0x0 << 8,fPDS_CNT = fSAMP_CLK / (0+1)
USCI0_UART,UUART0_BaudrateIntegar,1000000,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0x5<< 10,0x5 << 10,fDS_CNT = fPDS_CNT / (5+1)
USCI0_UART,UUART0_BaudrateIntegar,1000000,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0x7<< 16,0x7 << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (7+1) )
USCI0_UART,UUART0_UARTAutoBaudrateSelect,0,UUART0->PROTCTL,0x400D0000+0x5C,UUART_PROTCTL_ABREN_Msk,0x1 << 6,0x0 << 6,0x0 << 6,Auto-baud rate detect function Disabled
USCI0_UART,UUART0_UARTAutoBaudrateSelect,0,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_TMCNTEN_Msk,0x1 << 4,0x0 << 4,0x0 << 4,Timing measurement counter is Disabled
USCI0_UART,UUART0_UARTAutoBaudrateSelect,0,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_TMCNTSRC_Msk,0x1 << 5,0x0 << 5,0x0 << 5,Timing measurement counter with fPROT_CLK
USCI0_UART,UUART0_UARTAutoBaudrateSelect,1,UUART0->PROTCTL,0x400D0000+0x5C,UUART_PROTCTL_ABREN_Msk,0x1 << 6,UUART_PROTCTL_ABREN_Msk,0x1 << 6,Auto-baud rate detect function Enabled
USCI0_UART,UUART0_UARTAutoBaudrateSelect,1,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_TMCNTEN_Msk,0x1 << 4,UUART_BRGEN_TMCNTEN_Msk,0x1 << 4,Timing measurement counter is Enabled
USCI0_UART,UUART0_UARTAutoBaudrateSelect,1,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_TMCNTSRC_Msk,0x1 << 5,UUART_BRGEN_TMCNTSRC_Msk,0x1 << 5,Timing measurement counter with fDIV_CLK.
USCI0_UART,UUART0_AutoBaudrateDSCNTSelect,5,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0x5 << 10,0x5 << 10,fDS_CNT = fPDS_CNT / (5+1)
USCI0_UART,UUART0_AutoBaudrateCLKDIVHidden,5,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0x5 << 16,0x5 << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (5+1) )
USCI0_UART,UUART0_AutoBaudrateDSCNTSelect,6,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0x6 << 10,0x6 << 10,fDS_CNT = fPDS_CNT / (6+1)
USCI0_UART,UUART0_AutoBaudrateCLKDIVHidden,6,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0x6 << 16,0x6 << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (6+1) )
USCI0_UART,UUART0_AutoBaudrateDSCNTSelect,7,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0x7 << 10,0x7 << 10,fDS_CNT = fPDS_CNT / (7+1)
USCI0_UART,UUART0_AutoBaudrateCLKDIVHidden,7,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0x7 << 16,0x7 << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (7+1) )
USCI0_UART,UUART0_AutoBaudrateDSCNTSelect,8,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0x8 << 10,0x8 << 10,fDS_CNT = fPDS_CNT / (8+1)
USCI0_UART,UUART0_AutoBaudrateCLKDIVHidden,8,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0x8 << 16,0x8 << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (8+1) )
USCI0_UART,UUART0_AutoBaudrateDSCNTSelect,9,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0x9 << 10,0x9 << 10,fDS_CNT = fPDS_CNT / (9+1)
USCI0_UART,UUART0_AutoBaudrateCLKDIVHidden,9,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0x9 << 16,0x9 << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (9+1) )
USCI0_UART,UUART0_AutoBaudrateDSCNTSelect,10,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0xa << 10,0xa << 10,fDS_CNT = fPDS_CNT / (10+1)
USCI0_UART,UUART0_AutoBaudrateCLKDIVHidden,10,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0xa << 16,0xa << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (10+1) )
USCI0_UART,UUART0_AutoBaudrateDSCNTSelect,11,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0xb << 10,0xb << 10,fDS_CNT = fPDS_CNT / (11+1)
USCI0_UART,UUART0_AutoBaudrateCLKDIVHidden,11,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0xb << 16,0xb << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (11+1) )
USCI0_UART,UUART0_AutoBaudrateDSCNTSelect,12,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0xc << 10,0xc << 10,fDS_CNT = fPDS_CNT / (12+1)
USCI0_UART,UUART0_AutoBaudrateCLKDIVHidden,12,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0xc << 16,0xc << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (12+1) )
USCI0_UART,UUART0_AutoBaudrateDSCNTSelect,13,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0xd << 10,0xd << 10,fDS_CNT = fPDS_CNT / (13+1)
USCI0_UART,UUART0_AutoBaudrateCLKDIVHidden,13,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0xd << 16,0xd << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (13+1) )
USCI0_UART,UUART0_AutoBaudrateDSCNTSelect,14,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0xe << 10,0xe << 10,fDS_CNT = fPDS_CNT / (14+1)
USCI0_UART,UUART0_AutoBaudrateCLKDIVHidden,14,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0xe << 16,0xe << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (14+1) )
USCI0_UART,UUART0_AutoBaudrateDSCNTSelect,15,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0xf << 10,0xf << 10,fDS_CNT = fPDS_CNT / (15+1)
USCI0_UART,UUART0_AutoBaudrateCLKDIVHidden,15,UUART0->BRGEN,0x400D0000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0xf << 16,0xf << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (15+1) )
USCI0_UART,UUART0_UARTFlowControlSelect,0,UUART0->PROTCTL,0x400D0000+0x5C,UUART_PROTCTL_RTSAUTOEN_Msk,0x1 << 3,0x0 << 3,0x0 << 3,nRTS auto direction control Disabled.
USCI0_UART,UUART0_UARTFlowControlSelect,0,UUART0->PROTCTL,0x400D0000+0x5C,UUART_PROTCTL_CTSAUTOEN_Msk,0x1 << 4,0x0 << 4,0x0 << 4,nCTS auto-flow control Disabled.
USCI0_UART,UUART0_UARTFlowControlSelect,1,UUART0->LINECTL,0x400D0000+0x2C,UUART_LINECTL_CTLOINV_Msk,0x1 << 7,0x0 << 7,0x0 << 7,No effect
USCI0_UART,UUART0_UARTFlowControlSelect,1,UUART0->CTLIN0,0x400D0000+0x20,UUART_CTLIN0_ININV_Msk,0x1 << 2,0x0 << 2,0x0 << 2,The un-synchronized input signal will not be inverted
USCI0_UART,UUART0_UARTFlowControlSelect,1,UUART0->PROTCTL,0x400D0000+0x5C,UUART_PROTCTL_RTSAUTOEN_Msk,0x1 << 3,UUART_PROTCTL_RTSAUTOEN_Msk,0x1 << 3,nRTS auto direction control Enabled.
USCI0_UART,UUART0_UARTFlowControlSelect,1,UUART0->PROTCTL,0x400D0000+0x5C,UUART_PROTCTL_CTSAUTOEN_Msk,0x1 << 4,UUART_PROTCTL_CTSAUTOEN_Msk,0x1 << 4,nCTS auto-flow control Enabled.
USCI0_UART,UUART0_UARTWordLengthSelect,UUART_WORD_LEN_6,UUART0->LINECTL,0x400D0000+0x2C,UUART_LINECTL_DWIDTH_Msk,0xf << 8,0x6 << 8,0x6 << 8,Word Length 6 bits
USCI0_UART,UUART0_UARTWordLengthSelect,UUART_WORD_LEN_7,UUART0->LINECTL,0x400D0000+0x2C,UUART_LINECTL_DWIDTH_Msk,0xf << 8,0x7 << 8,0x7 << 8,Word Length 7bits
USCI0_UART,UUART0_UARTWordLengthSelect,UUART_WORD_LEN_8,UUART0->LINECTL,0x400D0000+0x2C,UUART_LINECTL_DWIDTH_Msk,0xf << 8,0x8 << 8,0x8 << 8,Word Length 8bits
USCI0_UART,UUART0_UARTWordLengthSelect,UUART_WORD_LEN_9,UUART0->LINECTL,0x400D0000+0x2C,UUART_LINECTL_DWIDTH_Msk,0xf << 8,0x9 << 8,0x9 << 8,Word Length 9bits
USCI0_UART,UUART0_UARTParityBitSelect,UUART_PARITY_NONE,UUART0->PROTCTL,0x400D0000+0x5C,UUART_PROTCTL_PARITYEN_Msk,0x1 << 1,0x0 << 1,0x0 << 1,None Parity mode
USCI0_UART,UUART0_UARTParityBitSelect,UUART_PARITY_NONE,UUART0->PROTCTL,0x400D0000+0x5C,UUART_PROTCTL_EVENPARITY_Msk,0x1 << 2,0x0 << 2,0x0 << 2,None Parity mode
USCI0_UART,UUART0_UARTParityBitSelect,UUART_PARITY_ODD,UUART0->PROTCTL,0x400D0000+0x5C,UUART_PROTCTL_PARITYEN_Msk,0x1 << 1,UUART_PROTCTL_PARITYEN_Msk,0x1 << 1,Odd Parity mode
USCI0_UART,UUART0_UARTParityBitSelect,UUART_PARITY_ODD,UUART0->PROTCTL,0x400D0000+0x5C,UUART_PROTCTL_EVENPARITY_Msk,0x1 << 2,0x0 << 2,0x0 << 2,Odd Parity mode
USCI0_UART,UUART0_UARTParityBitSelect,UUART_PARITY_EVEN,UUART0->PROTCTL,0x400D0000+0x5C,UUART_PROTCTL_PARITYEN_Msk,0x1 << 1,UUART_PROTCTL_PARITYEN_Msk,0x1 << 1,Even Parity mode
USCI0_UART,UUART0_UARTParityBitSelect,UUART_PARITY_EVEN,UUART0->PROTCTL,0x400D0000+0x5C,UUART_PROTCTL_EVENPARITY_Msk,0x1 << 2,UUART_PROTCTL_EVENPARITY_Msk,0x1 << 2,Even Parity mode
USCI0_UART,UUART0_UARTStopBitSelect,UUART_STOP_BIT_1,UUART0->PROTCTL,0x400D0000+0x5C,UUART_PROTCTL_STOPB_Msk,0x1 << 0,0x0<< 0,0x0 << 0,STOP bits is 1
USCI0_UART,UUART0_UARTStopBitSelect,UUART_STOP_BIT_2,UUART0->PROTCTL,0x400D0000+0x5C,UUART_PROTCTL_STOPB_Msk,0x1 << 0,UUART_PROTCTL_STOPB_Msk,0x1 << 0,STOP bits is 2
USCI0_UART,UUART0_IntEnableCheckbox,1
USCI0_UART,UUART0_UARTIntControlCheckBox,UUART_ABR_INT_MASK,UUART0->PROTIEN,0x400D0000+0x60,UUART_PROTIEN_ABRIEN_Msk,0x1 << 1,UUART_PROTIEN_ABRIEN_Msk,0x1 << 1,Auto-baud rate interrupt Enabled
USCI0_UART,UUART0_UARTIntControlCheckBox,UUART_RLS_INT_MASK,UUART0->PROTIEN,0x400D0000+0x60,UUART_PROTIEN_RLSIEN_Msk,0x1 << 2,UUART_PROTIEN_RLSIEN_Msk,0x1 << 2,Receive line status interrupt Enabled.
USCI0_UART,UUART0_UARTIntControlCheckBox,UUART_BUF_RXOV_INT_MASK,UUART0->BUFCTL,0x400D0000+0x38,UUART_BUFCTL_RXOVIEN_Msk,0x1 << 14,UUART_BUFCTL_RXOVIEN_Msk,0x1 << 14,Receive overrun interrupt Enabled
USCI0_UART,UUART0_UARTIntControlCheckBox,UUART_TXST_INT_MASK,UUART0->INTEN,0x400D0000+0x04,UUART_INTEN_TXSTIEN_Msk,0x1 << 1,UUART_INTEN_TXSTIEN_Msk,0x1 << 1,The transmit start interrupt Enabled
USCI0_UART,UUART0_UARTIntControlCheckBox,UUART_TXEND_INT_MASK,UUART0->INTEN,0x400D0000+0x04,UUART_INTEN_TXENDIEN_Msk,0x1 << 2,UUART_INTEN_TXENDIEN_Msk,0x1 << 2,The transmit finish interrupt Enabled
USCI0_UART,UUART0_UARTIntControlCheckBox,UUART_RXST_INT_MASK,UUART0->INTEN,0x400D0000+0x04,UUART_INTEN_RXSTIEN_Msk,0x1 << 3,UUART_INTEN_RXSTIEN_Msk,0x1 << 3,The receive start interrupt Enabled.
USCI0_UART,UUART0_UARTIntControlCheckBox,UUART_RXEND_INT_MASK,UUART0->INTEN,0x400D0000+0x04,UUART_INTEN_RXENDIEN_Msk,0x1 << 4,UUART_INTEN_RXENDIEN_Msk,0x1 << 4,The receive end interrupt Enabled
USCI0_UART,UUART0_UARTIntControl2CheckBox,UUART_RLS_INT_MASK,UUART0->PROTIEN,0x400D0000+0x60,UUART_PROTIEN_RLSIEN_Msk,0x1 << 2,UUART_PROTIEN_RLSIEN_Msk,0x1 << 2,Receive line status interrupt Enabled.
USCI0_UART,UUART0_UARTIntControl2CheckBox,UUART_BUF_RXOV_INT_MASK,UUART0->BUFCTL,0x400D0000+0x38,UUART_BUFCTL_RXOVIEN_Msk,0x1 << 14,UUART_BUFCTL_RXOVIEN_Msk,0x1 << 14,Receive overrun interrupt Enabled
USCI0_UART,UUART0_UARTIntControl2CheckBox,UUART_TXST_INT_MASK,UUART0->INTEN,0x400D0000+0x04,UUART_INTEN_TXSTIEN_Msk,0x1 << 1,UUART_INTEN_TXSTIEN_Msk,0x1 << 1,The transmit start interrupt Enabled
USCI0_UART,UUART0_UARTIntControl2CheckBox,UUART_TXEND_INT_MASK,UUART0->INTEN,0x400D0000+0x04,UUART_INTEN_TXENDIEN_Msk,0x1 << 2,UUART_INTEN_TXENDIEN_Msk,0x1 << 2,The transmit finish interrupt Enabled
USCI0_UART,UUART0_UARTIntControl2CheckBox,UUART_RXST_INT_MASK,UUART0->INTEN,0x400D0000+0x04,UUART_INTEN_RXSTIEN_Msk,0x1 << 3,UUART_INTEN_RXSTIEN_Msk,0x1 << 3,The receive start interrupt Enabled.
USCI0_UART,UUART0_UARTIntControl2CheckBox,UUART_RXEND_INT_MASK,UUART0->INTEN,0x400D0000+0x04,UUART_INTEN_RXENDIEN_Msk,0x1 << 4,UUART_INTEN_RXENDIEN_Msk,0x1 << 4,The receive end interrupt Enabled
USCI0_UART,UUART0_FunctionSelect,NUCODEGEN_UUART0_FUNC_RS485,UUART0->CTL,0x400D0000+0x0,UUART_CTL_FUNMODE_Msk,0x7 << 0,0x2 << 0,0x2 << 0,The UART protocol is selected
USCI0_UART,UUART0_FunctionSelect,NUCODEGEN_UUART0_FUNC_RS485,UUART0->DATIN0,0x400D0000+0x10,UUART_DATIN0_EDGEDET_Msk,0x3 << 3,0x2<< 3,0x2<< 3,A falling edge activates the trigger event of input data signal
USCI0_UART,UUART0_FunctionSelect,NUCODEGEN_UUART0_FUNC_RS485,UUART0->PROTCTL,0x400D0000+0x5C,UUART_PROTCTL_PROTEN_Msk,0x1 << 31,UUART_PROTCTL_PROTEN_Msk,0x1 << 31,UART Protocol Enabled
USCI0_UART,UUART0_FunctionSelect,NUCODEGEN_UUART0_FUNC_RS485,UUART0->LINECTL,0x400D0000+0x2C,UUART_LINECTL_LSB_Msk,0x1 << 0,UUART_LINECTL_LSB_Msk,0x1 << 0,The LSB, the bit 0 of data buffer, will be transmitted/received first
USCI0_UART,UUART0_FunctionSelect,NUCODEGEN_UUART0_FUNC_RS485,UUART0->LINECTL,0x400D0000+0x2C,UUART_LINECTL_CTLOINV_Msk,0x1 << 7,UUART_LINECTL_CTLOINV_Msk,0x1 << 7,The control signal will be inverted before its output
USCI0_UART,UUART0_FunctionSelect,NUCODEGEN_UUART0_FUNC_RS485,UUART0->PROTCTL,0x400D0000+0x5C,UUART_PROTCTL_RTSAUDIREN_Msk,0x1 << 5,UUART_PROTCTL_RTSAUTOEN_Msk,0x1 << 5,nRTS auto direction control Enabled.
USCI0_UART,UUART0_RS485IntControlCheckBox,UUART_RLS_INT_MASK,UUART0->PROTIEN,0x400D0000+0x60,UUART_PROTIEN_RLSIEN_Msk,0x1 << 2,UUART_PROTIEN_RLSIEN_Msk,0x1 << 2,Receive line status interrupt Enabled.
USCI0_UART,UUART0_RS485IntControlCheckBox,UUART_TXST_INT_MASK,UUART0->INTEN,0x400D0000+0x04,UUART_INTEN_TXSTIEN_Msk,0x1 << 1,UUART_INTEN_TXSTIEN_Msk,0x1 << 1,The transmit start interrupt Enabled
USCI0_UART,UUART0_RS485IntControlCheckBox,UUART_TXEND_INT_MASK,UUART0->INTEN,0x400D0000+0x04,UUART_INTEN_TXENDIEN_Msk,0x1 << 2,UUART_INTEN_TXENDIEN_Msk,0x1 << 2,The transmit finish interrupt Enabled
USCI0_UART,UUART0_RS485IntControlCheckBox,UUART_RXST_INT_MASK,UUART0->INTEN,0x400D0000+0x04,UUART_INTEN_RXSTIEN_Msk,0x1 << 3,UUART_INTEN_RXSTIEN_Msk,0x1 << 3,The receive start interrupt Enabled.
USCI0_UART,UUART0_RS485IntControlCheckBox,UUART_BUF_RXOV_INT_MASK,UUART0->BUFCTL,0x400D0000+0x38,UUART_BUFCTL_RXOVIEN_Msk,0x1 << 14,UUART_BUFCTL_RXOVIEN_Msk,0x1 << 14,Receive overrun interrupt Enabled
USCI0_UART,UUART0_RS485IntControlCheckBox,UUART_RXEND_INT_MASK,UUART0->INTEN,0x400D0000+0x04,UUART_INTEN_RXENDIEN_Msk,0x1 << 4,UUART_INTEN_RXENDIEN_Msk,0x1 << 4,The receive end interrupt Enabled
USCI0_UART,UUART0_WakeupEnableCheckbox,1
USCI0_UART,UUART0_UARTWakeupSourceCheckbox,UUART_PROTCTL_DATWKEN_Msk,UUART0->WKCTL,0x400D0000+0x54,UUART_WKCTL_WKEN_Msk,0x1 << 0,UUART_WKCTL_WKEN_Msk,0x1 << 0,Wake-up function Enabled
USCI0_UART,UUART0_UARTWakeupSourceCheckbox,UUART_PROTCTL_DATWKEN_Msk,UUART0->PROTCTL,0x400D0000+0x5C,UUART_PROTCTL_DATWKEN_Msk,0x1 << 9,UUART_PROTCTL_DATWKEN_Msk,0x1 << 9,Data wake-up mode Enabled
USCI0_UART,UUART0_UARTWakeupSourceCheckbox,UUART_PROTCTL_CTSWKEN_Msk,UUART0->WKCTL,0x400D0000+0x54,UUART_WKCTL_WKEN_Msk,0x1 << 0,UUART_WKCTL_WKEN_Msk,0x1 << 0,Wake-up function Enabled
USCI0_UART,UUART0_UARTWakeupSourceCheckbox,UUART_PROTCTL_CTSWKEN_Msk,UUART0->PROTCTL,0x400D0000+0x5C,UUART_PROTCTL_CTSWKEN_Msk,0x1 << 10,UUART_PROTCTL_CTSWKEN_Msk,0x1 << 10,nCTS wake-up mode Enabled
USCI0_UART,UUART0_UARTWakeupSource2Checkbox,UUART_PROTCTL_DATWKEN_Msk,UUART0->WKCTL,0x400D0000+0x54,UUART_WKCTL_WKEN_Msk,0x1 << 0,UUART_WKCTL_WKEN_Msk,0x1 << 0,Wake-up function Enabled
USCI0_UART,UUART0_UARTWakeupSource2Checkbox,UUART_PROTCTL_DATWKEN_Msk,UUART0->PROTCTL,0x400D0000+0x5C,UUART_PROTCTL_DATWKEN_Msk,0x1 << 9,UUART_PROTCTL_DATWKEN_Msk,0x1 << 9,Data wake-up mode Enabled
USCI0_UART,UUART0_RS485WakeupSourceCheckbox,UUART_PROTCTL_DATWKEN_Msk,UUART0->WKCTL,0x400D0000+0x54,UUART_WKCTL_WKEN_Msk,0x1 << 0,UUART_WKCTL_WKEN_Msk,0x1 << 0,Wake-up function Enabled
USCI0_UART,UUART0_RS485WakeupSourceCheckbox,UUART_PROTCTL_DATWKEN_Msk,UUART0->PROTCTL,0x400D0000+0x5C,UUART_PROTCTL_DATWKEN_Msk,0x1 << 9,UUART_PROTCTL_DATWKEN_Msk,0x1 << 9,Data wake-up mode Enabled
USCI0_UART,UUART0_PDMAEnableCheckbox,1
USCI0_UART,UUART0_PDMAConfigSelect,UUART_PDMACTL_PDMAEN_Msk,UUART0->PDMACTL,0x400D0000+0x40,UUART_PDMACTL_PDMAEN_Msk,0x1 << 3,UUART_PDMACTL_PDMAEN_Msk,0x1 << 3,PDMA function Enabled
USCI0_UART,UUART0_PDMAConfigSelect,UUART_PDMACTL_RXPDMAEN_Msk,UUART0->PDMACTL,0x400D0000+0x40,UUART_PDMACTL_RXPDMAEN_Msk,0x1 << 2,UUART_PDMACTL_RXPDMAEN_Msk,0x1 << 2,Receive PDMA function Enabled.
USCI0_UART,UUART0_PDMAConfigSelect,UUART_PDMACTL_TXPDMAEN_Msk,UUART0->PDMACTL,0x400D0000+0x40,UUART_PDMACTL_TXPDMAEN_Msk,0x1 << 1,UUART_PDMACTL_TXPDMAEN_Msk,0x1 << 1,Transmit PDMA function Enabled.
USCI1_UART,UUART1_FunctionSelect,NUCODEGEN_UUART1_FUNC_UART,UUART1->CTL,0x400D1000+0x0,UUART_CTL_FUNMODE_Msk,0x7 << 0,0x2 << 0,0x2 << 0,The UART protocol is selected
USCI1_UART,UUART1_FunctionSelect,NUCODEGEN_UUART1_FUNC_UART,UUART1->DATIN0,0x400D1000+0x10,UUART_DATIN0_EDGEDET_Msk,0x3 << 3,0x2<< 3,0x2<< 3,A falling edge activates the trigger event of input data signal
USCI1_UART,UUART1_FunctionSelect,NUCODEGEN_UUART1_FUNC_UART,UUART1->PROTCTL,0x400D1000+0x5C,UUART_PROTCTL_PROTEN_Msk,0x1 << 31,UUART_PROTCTL_PROTEN_Msk,0x1 << 31,UART Protocol Enabled
USCI1_UART,UUART1_FunctionSelect,NUCODEGEN_UUART1_FUNC_UART,UUART1->LINECTL,0x400D1000+0x2C,UUART_LINECTL_LSB_Msk,0x1 << 0,UUART_LINECTL_LSB_Msk,0x1 << 0,The LSB, the bit 0 of data buffer, will be transmitted/received first
USCI1_UART,UUART1_BaudrateIntegar,2400,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_PDSCNT_Msk,0x3 << 8,0x1 << 8,0x1 << 8,fPDS_CNT = fSAMP_CLK / (1+1)
USCI1_UART,UUART1_BaudrateIntegar,2400,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0x9 << 10,0x9 << 10,fDS_CNT = fPDS_CNT / (9+1)
USCI1_UART,UUART1_BaudrateIntegar,2400,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0x3E7 << 16,0x3E7 << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (999+1) )
USCI1_UART,UUART1_BaudrateIntegar,115200,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_PDSCNT_Msk,0x3 << 8,0x0 << 8,0x0 << 8,fPDS_CNT = fSAMP_CLK / (0+1)
USCI1_UART,UUART1_BaudrateIntegar,115200,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0x7 << 10,0x7 << 10,fDS_CNT = fPDS_CNT / (7+1)
USCI1_UART,UUART1_BaudrateIntegar,115200,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0x33 << 16,0x33 << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (51+1) )
USCI1_UART,UUART1_BaudrateIntegar,1000000,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_PDSCNT_Msk,0x3 << 8,0x0 << 8,0x0 << 8,fPDS_CNT = fSAMP_CLK / (0+1)
USCI1_UART,UUART1_BaudrateIntegar,1000000,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0x5<< 10,0x5 << 10,fDS_CNT = fPDS_CNT / (5+1)
USCI1_UART,UUART1_BaudrateIntegar,1000000,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0x7<< 16,0x7 << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (7+1) )
USCI1_UART,UUART1_UARTAutoBaudrateSelect,0,UUART1->PROTCTL,0x400D1000+0x5C,UUART_PROTCTL_ABREN_Msk,0x1 << 6,0x0 << 6,0x0 << 6,Auto-baud rate detect function Disabled
USCI1_UART,UUART1_UARTAutoBaudrateSelect,0,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_TMCNTEN_Msk,0x1 << 4,0x0 << 4,0x0 << 4,Timing measurement counter is Disabled
USCI1_UART,UUART1_UARTAutoBaudrateSelect,0,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_TMCNTSRC_Msk,0x1 << 5,0x0 << 5,0x0 << 5,Timing measurement counter with fPROT_CLK
USCI1_UART,UUART1_UARTAutoBaudrateSelect,1,UUART1->PROTCTL,0x400D1000+0x5C,UUART_PROTCTL_ABREN_Msk,0x1 << 6,UUART_PROTCTL_ABREN_Msk,0x1 << 6,Auto-baud rate detect function Enabled
USCI1_UART,UUART1_UARTAutoBaudrateSelect,1,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_TMCNTEN_Msk,0x1 << 4,UUART_BRGEN_TMCNTEN_Msk,0x1 << 4,Timing measurement counter is Enabled
USCI1_UART,UUART1_UARTAutoBaudrateSelect,1,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_TMCNTSRC_Msk,0x1 << 5,UUART_BRGEN_TMCNTSRC_Msk,0x1 << 5,Timing measurement counter with fDIV_CLK.
USCI1_UART,UUART1_AutoBaudrateDSCNTSelect,5,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0x5 << 10,0x5 << 10,fDS_CNT = fPDS_CNT / (5+1)
USCI1_UART,UUART1_AutoBaudrateCLKDIVHidden,5,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0x5 << 16,0x5 << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (5+1) )
USCI1_UART,UUART1_AutoBaudrateDSCNTSelect,6,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0x6 << 10,0x6 << 10,fDS_CNT = fPDS_CNT / (6+1)
USCI1_UART,UUART1_AutoBaudrateCLKDIVHidden,6,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0x6 << 16,0x6 << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (6+1) )
USCI1_UART,UUART1_AutoBaudrateDSCNTSelect,7,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0x7 << 10,0x7 << 10,fDS_CNT = fPDS_CNT / (7+1)
USCI1_UART,UUART1_AutoBaudrateCLKDIVHidden,7,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0x7 << 16,0x7 << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (7+1) )
USCI1_UART,UUART1_AutoBaudrateDSCNTSelect,8,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0x8 << 10,0x8 << 10,fDS_CNT = fPDS_CNT / (8+1)
USCI1_UART,UUART1_AutoBaudrateCLKDIVHidden,8,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0x8 << 16,0x8 << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (8+1) )
USCI1_UART,UUART1_AutoBaudrateDSCNTSelect,9,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0x9 << 10,0x9 << 10,fDS_CNT = fPDS_CNT / (9+1)
USCI1_UART,UUART1_AutoBaudrateCLKDIVHidden,9,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0x9 << 16,0x9 << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (9+1) )
USCI1_UART,UUART1_AutoBaudrateDSCNTSelect,10,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0xa << 10,0xa << 10,fDS_CNT = fPDS_CNT / (10+1)
USCI1_UART,UUART1_AutoBaudrateCLKDIVHidden,10,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0xa << 16,0xa << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (10+1) )
USCI1_UART,UUART1_AutoBaudrateDSCNTSelect,11,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0xb << 10,0xb << 10,fDS_CNT = fPDS_CNT / (11+1)
USCI1_UART,UUART1_AutoBaudrateCLKDIVHidden,11,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0xb << 16,0xb << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (11+1) )
USCI1_UART,UUART1_AutoBaudrateDSCNTSelect,12,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0xc << 10,0xc << 10,fDS_CNT = fPDS_CNT / (12+1)
USCI1_UART,UUART1_AutoBaudrateCLKDIVHidden,12,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0xc << 16,0xc << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (12+1) )
USCI1_UART,UUART1_AutoBaudrateDSCNTSelect,13,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0xd << 10,0xd << 10,fDS_CNT = fPDS_CNT / (13+1)
USCI1_UART,UUART1_AutoBaudrateCLKDIVHidden,13,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0xd << 16,0xd << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (13+1) )
USCI1_UART,UUART1_AutoBaudrateDSCNTSelect,14,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0xe << 10,0xe << 10,fDS_CNT = fPDS_CNT / (14+1)
USCI1_UART,UUART1_AutoBaudrateCLKDIVHidden,14,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0xe << 16,0xe << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (14+1) )
USCI1_UART,UUART1_AutoBaudrateDSCNTSelect,15,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0xf << 10,0xf << 10,fDS_CNT = fPDS_CNT / (15+1)
USCI1_UART,UUART1_AutoBaudrateCLKDIVHidden,15,UUART1->BRGEN,0x400D1000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0xf << 16,0xf << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (15+1) )
USCI1_UART,UUART1_UARTFlowControlSelect,0,UUART1->PROTCTL,0x400D1000+0x5C,UUART_PROTCTL_RTSAUTOEN_Msk,0x1 << 3,0x0 << 3,0x0 << 3,nRTS auto direction control Disabled.
USCI1_UART,UUART1_UARTFlowControlSelect,0,UUART1->PROTCTL,0x400D1000+0x5C,UUART_PROTCTL_CTSAUTOEN_Msk,0x1 << 4,0x0 << 4,0x0 << 4,nCTS auto-flow control Disabled.
USCI1_UART,UUART1_UARTFlowControlSelect,1,UUART1->LINECTL,0x400D1000+0x2C,UUART_LINECTL_CTLOINV_Msk,0x1 << 7,0x0 << 7,0x0 << 7,No effect
USCI1_UART,UUART1_UARTFlowControlSelect,1,UUART1->CTLIN0,0x400D1000+0x20,UUART_CTLIN0_ININV_Msk,0x1 << 2,0x0 << 2,0x0 << 2,The un-synchronized input signal will not be inverted
USCI1_UART,UUART1_UARTFlowControlSelect,1,UUART1->PROTCTL,0x400D1000+0x5C,UUART_PROTCTL_RTSAUTOEN_Msk,0x1 << 3,UUART_PROTCTL_RTSAUTOEN_Msk,0x1 << 3,nRTS auto direction control Enabled.
USCI1_UART,UUART1_UARTFlowControlSelect,1,UUART1->PROTCTL,0x400D1000+0x5C,UUART_PROTCTL_CTSAUTOEN_Msk,0x1 << 4,UUART_PROTCTL_CTSAUTOEN_Msk,0x1 << 4,nCTS auto-flow control Enabled.
USCI1_UART,UUART1_UARTWordLengthSelect,UUART_WORD_LEN_6,UUART1->LINECTL,0x400D1000+0x2C,UUART_LINECTL_DWIDTH_Msk,0xf << 8,0x6 << 8,0x6 << 8,Word Length 6 bits
USCI1_UART,UUART1_UARTWordLengthSelect,UUART_WORD_LEN_7,UUART1->LINECTL,0x400D1000+0x2C,UUART_LINECTL_DWIDTH_Msk,0xf << 8,0x7 << 8,0x7 << 8,Word Length 7bits
USCI1_UART,UUART1_UARTWordLengthSelect,UUART_WORD_LEN_8,UUART1->LINECTL,0x400D1000+0x2C,UUART_LINECTL_DWIDTH_Msk,0xf << 8,0x8 << 8,0x8 << 8,Word Length 8bits
USCI1_UART,UUART1_UARTWordLengthSelect,UUART_WORD_LEN_9,UUART1->LINECTL,0x400D1000+0x2C,UUART_LINECTL_DWIDTH_Msk,0xf << 8,0x9 << 8,0x9 << 8,Word Length 9bits
USCI1_UART,UUART1_UARTParityBitSelect,UUART_PARITY_NONE,UUART1->PROTCTL,0x400D1000+0x5C,UUART_PROTCTL_PARITYEN_Msk,0x1 << 1,0x0 << 1,0x0 << 1,None Parity mode
USCI1_UART,UUART1_UARTParityBitSelect,UUART_PARITY_NONE,UUART1->PROTCTL,0x400D1000+0x5C,UUART_PROTCTL_EVENPARITY_Msk,0x1 << 2,0x0 << 2,0x0 << 2,None Parity mode
USCI1_UART,UUART1_UARTParityBitSelect,UUART_PARITY_ODD,UUART1->PROTCTL,0x400D1000+0x5C,UUART_PROTCTL_PARITYEN_Msk,0x1 << 1,UUART_PROTCTL_PARITYEN_Msk,0x1 << 1,Odd Parity mode
USCI1_UART,UUART1_UARTParityBitSelect,UUART_PARITY_ODD,UUART1->PROTCTL,0x400D1000+0x5C,UUART_PROTCTL_EVENPARITY_Msk,0x1 << 2,0x0 << 2,0x0 << 2,Odd Parity mode
USCI1_UART,UUART1_UARTParityBitSelect,UUART_PARITY_EVEN,UUART1->PROTCTL,0x400D1000+0x5C,UUART_PROTCTL_PARITYEN_Msk,0x1 << 1,UUART_PROTCTL_PARITYEN_Msk,0x1 << 1,Even Parity mode
USCI1_UART,UUART1_UARTParityBitSelect,UUART_PARITY_EVEN,UUART1->PROTCTL,0x400D1000+0x5C,UUART_PROTCTL_EVENPARITY_Msk,0x1 << 2,UUART_PROTCTL_EVENPARITY_Msk,0x1 << 2,Even Parity mode
USCI1_UART,UUART1_UARTStopBitSelect,UUART_STOP_BIT_1,UUART1->PROTCTL,0x400D1000+0x5C,UUART_PROTCTL_STOPB_Msk,0x1 << 0,0x0<< 0,0x0 << 0,STOP bits is 1
USCI1_UART,UUART1_UARTStopBitSelect,UUART_STOP_BIT_2,UUART1->PROTCTL,0x400D1000+0x5C,UUART_PROTCTL_STOPB_Msk,0x1 << 0,UUART_PROTCTL_STOPB_Msk,0x1 << 0,STOP bits is 2
USCI1_UART,UUART1_IntEnableCheckbox,1
USCI1_UART,UUART1_UARTIntControlCheckBox,UUART_ABR_INT_MASK,UUART1->PROTIEN,0x400D1000+0x60,UUART_PROTIEN_ABRIEN_Msk,0x1 << 1,UUART_PROTIEN_ABRIEN_Msk,0x1 << 1,Auto-baud rate interrupt Enabled
USCI1_UART,UUART1_UARTIntControlCheckBox,UUART_RLS_INT_MASK,UUART1->PROTIEN,0x400D1000+0x60,UUART_PROTIEN_RLSIEN_Msk,0x1 << 2,UUART_PROTIEN_RLSIEN_Msk,0x1 << 2,Receive line status interrupt Enabled.
USCI1_UART,UUART1_UARTIntControlCheckBox,UUART_BUF_RXOV_INT_MASK,UUART1->BUFCTL,0x400D1000+0x38,UUART_BUFCTL_RXOVIEN_Msk,0x1 << 14,UUART_BUFCTL_RXOVIEN_Msk,0x1 << 14,Receive overrun interrupt Enabled
USCI1_UART,UUART1_UARTIntControlCheckBox,UUART_TXST_INT_MASK,UUART1->INTEN,0x400D1000+0x04,UUART_INTEN_TXSTIEN_Msk,0x1 << 1,UUART_INTEN_TXSTIEN_Msk,0x1 << 1,The transmit start interrupt Enabled
USCI1_UART,UUART1_UARTIntControlCheckBox,UUART_TXEND_INT_MASK,UUART1->INTEN,0x400D1000+0x04,UUART_INTEN_TXENDIEN_Msk,0x1 << 2,UUART_INTEN_TXENDIEN_Msk,0x1 << 2,The transmit finish interrupt Enabled
USCI1_UART,UUART1_UARTIntControlCheckBox,UUART_RXST_INT_MASK,UUART1->INTEN,0x400D1000+0x04,UUART_INTEN_RXSTIEN_Msk,0x1 << 3,UUART_INTEN_RXSTIEN_Msk,0x1 << 3,The receive start interrupt Enabled.
USCI1_UART,UUART1_UARTIntControlCheckBox,UUART_RXEND_INT_MASK,UUART1->INTEN,0x400D1000+0x04,UUART_INTEN_RXENDIEN_Msk,0x1 << 4,UUART_INTEN_RXENDIEN_Msk,0x1 << 4,The receive end interrupt Enabled
USCI1_UART,UUART1_UARTIntControl2CheckBox,UUART_RLS_INT_MASK,UUART1->PROTIEN,0x400D1000+0x60,UUART_PROTIEN_RLSIEN_Msk,0x1 << 2,UUART_PROTIEN_RLSIEN_Msk,0x1 << 2,Receive line status interrupt Enabled.
USCI1_UART,UUART1_UARTIntControl2CheckBox,UUART_BUF_RXOV_INT_MASK,UUART1->BUFCTL,0x400D1000+0x38,UUART_BUFCTL_RXOVIEN_Msk,0x1 << 14,UUART_BUFCTL_RXOVIEN_Msk,0x1 << 14,Receive overrun interrupt Enabled
USCI1_UART,UUART1_UARTIntControl2CheckBox,UUART_TXST_INT_MASK,UUART1->INTEN,0x400D1000+0x04,UUART_INTEN_TXSTIEN_Msk,0x1 << 1,UUART_INTEN_TXSTIEN_Msk,0x1 << 1,The transmit start interrupt Enabled
USCI1_UART,UUART1_UARTIntControl2CheckBox,UUART_TXEND_INT_MASK,UUART1->INTEN,0x400D1000+0x04,UUART_INTEN_TXENDIEN_Msk,0x1 << 2,UUART_INTEN_TXENDIEN_Msk,0x1 << 2,The transmit finish interrupt Enabled
USCI1_UART,UUART1_UARTIntControl2CheckBox,UUART_RXST_INT_MASK,UUART1->INTEN,0x400D1000+0x04,UUART_INTEN_RXSTIEN_Msk,0x1 << 3,UUART_INTEN_RXSTIEN_Msk,0x1 << 3,The receive start interrupt Enabled.
USCI1_UART,UUART1_UARTIntControl2CheckBox,UUART_RXEND_INT_MASK,UUART1->INTEN,0x400D1000+0x04,UUART_INTEN_RXENDIEN_Msk,0x1 << 4,UUART_INTEN_RXENDIEN_Msk,0x1 << 4,The receive end interrupt Enabled
USCI1_UART,UUART1_FunctionSelect,NUCODEGEN_UUART1_FUNC_RS485,UUART1->CTL,0x400D1000+0x0,UUART_CTL_FUNMODE_Msk,0x7 << 0,0x2 << 0,0x2 << 0,The UART protocol is selected
USCI1_UART,UUART1_FunctionSelect,NUCODEGEN_UUART1_FUNC_RS485,UUART1->DATIN0,0x400D1000+0x10,UUART_DATIN0_EDGEDET_Msk,0x3 << 3,0x2<< 3,0x2<< 3,A falling edge activates the trigger event of input data signal
USCI1_UART,UUART1_FunctionSelect,NUCODEGEN_UUART1_FUNC_RS485,UUART1->PROTCTL,0x400D1000+0x5C,UUART_PROTCTL_PROTEN_Msk,0x1 << 31,UUART_PROTCTL_PROTEN_Msk,0x1 << 31,UART Protocol Enabled
USCI1_UART,UUART1_FunctionSelect,NUCODEGEN_UUART1_FUNC_RS485,UUART1->LINECTL,0x400D1000+0x2C,UUART_LINECTL_LSB_Msk,0x1 << 0,UUART_LINECTL_LSB_Msk,0x1 << 0,The LSB, the bit 0 of data buffer, will be transmitted/received first
USCI1_UART,UUART1_FunctionSelect,NUCODEGEN_UUART1_FUNC_RS485,UUART1->LINECTL,0x400D1000+0x2C,UUART_LINECTL_CTLOINV_Msk,0x1 << 7,UUART_LINECTL_CTLOINV_Msk,0x1 << 7,The control signal will be inverted before its output
USCI1_UART,UUART1_FunctionSelect,NUCODEGEN_UUART1_FUNC_RS485,UUART1->PROTCTL,0x400D1000+0x5C,UUART_PROTCTL_RTSAUDIREN_Msk,0x1 << 5,UUART_PROTCTL_RTSAUTOEN_Msk,0x1 << 5,nRTS auto direction control Enabled.
USCI1_UART,UUART1_RS485IntControlCheckBox,UUART_RLS_INT_MASK,UUART1->PROTIEN,0x400D1000+0x60,UUART_PROTIEN_RLSIEN_Msk,0x1 << 2,UUART_PROTIEN_RLSIEN_Msk,0x1 << 2,Receive line status interrupt Enabled.
USCI1_UART,UUART1_RS485IntControlCheckBox,UUART_TXST_INT_MASK,UUART1->INTEN,0x400D1000+0x04,UUART_INTEN_TXSTIEN_Msk,0x1 << 1,UUART_INTEN_TXSTIEN_Msk,0x1 << 1,The transmit start interrupt Enabled
USCI1_UART,UUART1_RS485IntControlCheckBox,UUART_TXEND_INT_MASK,UUART1->INTEN,0x400D1000+0x04,UUART_INTEN_TXENDIEN_Msk,0x1 << 2,UUART_INTEN_TXENDIEN_Msk,0x1 << 2,The transmit finish interrupt Enabled
USCI1_UART,UUART1_RS485IntControlCheckBox,UUART_RXST_INT_MASK,UUART1->INTEN,0x400D1000+0x04,UUART_INTEN_RXSTIEN_Msk,0x1 << 3,UUART_INTEN_RXSTIEN_Msk,0x1 << 3,The receive start interrupt Enabled.
USCI1_UART,UUART1_RS485IntControlCheckBox,UUART_BUF_RXOV_INT_MASK,UUART1->BUFCTL,0x400D1000+0x38,UUART_BUFCTL_RXOVIEN_Msk,0x1 << 14,UUART_BUFCTL_RXOVIEN_Msk,0x1 << 14,Receive overrun interrupt Enabled
USCI1_UART,UUART1_RS485IntControlCheckBox,UUART_RXEND_INT_MASK,UUART1->INTEN,0x400D1000+0x04,UUART_INTEN_RXENDIEN_Msk,0x1 << 4,UUART_INTEN_RXENDIEN_Msk,0x1 << 4,The receive end interrupt Enabled
USCI1_UART,UUART1_WakeupEnableCheckbox,1
USCI1_UART,UUART1_UARTWakeupSourceCheckbox,UUART_PROTCTL_DATWKEN_Msk,UUART1->WKCTL,0x400D1000+0x54,UUART_WKCTL_WKEN_Msk,0x1 << 0,UUART_WKCTL_WKEN_Msk,0x1 << 0,Wake-up function Enabled
USCI1_UART,UUART1_UARTWakeupSourceCheckbox,UUART_PROTCTL_DATWKEN_Msk,UUART1->PROTCTL,0x400D1000+0x5C,UUART_PROTCTL_DATWKEN_Msk,0x1 << 9,UUART_PROTCTL_DATWKEN_Msk,0x1 << 9,Data wake-up mode Enabled
USCI1_UART,UUART1_UARTWakeupSourceCheckbox,UUART_PROTCTL_CTSWKEN_Msk,UUART1->WKCTL,0x400D1000+0x54,UUART_WKCTL_WKEN_Msk,0x1 << 0,UUART_WKCTL_WKEN_Msk,0x1 << 0,Wake-up function Enabled
USCI1_UART,UUART1_UARTWakeupSourceCheckbox,UUART_PROTCTL_CTSWKEN_Msk,UUART1->PROTCTL,0x400D1000+0x5C,UUART_PROTCTL_CTSWKEN_Msk,0x1 << 10,UUART_PROTCTL_CTSWKEN_Msk,0x1 << 10,nCTS wake-up mode Enabled
USCI1_UART,UUART1_UARTWakeupSource2Checkbox,UUART_PROTCTL_DATWKEN_Msk,UUART1->WKCTL,0x400D1000+0x54,UUART_WKCTL_WKEN_Msk,0x1 << 0,UUART_WKCTL_WKEN_Msk,0x1 << 0,Wake-up function Enabled
USCI1_UART,UUART1_UARTWakeupSource2Checkbox,UUART_PROTCTL_DATWKEN_Msk,UUART1->PROTCTL,0x400D1000+0x5C,UUART_PROTCTL_DATWKEN_Msk,0x1 << 9,UUART_PROTCTL_DATWKEN_Msk,0x1 << 9,Data wake-up mode Enabled
USCI1_UART,UUART1_RS485WakeupSourceCheckbox,UUART_PROTCTL_DATWKEN_Msk,UUART1->WKCTL,0x400D1000+0x54,UUART_WKCTL_WKEN_Msk,0x1 << 0,UUART_WKCTL_WKEN_Msk,0x1 << 0,Wake-up function Enabled
USCI1_UART,UUART1_RS485WakeupSourceCheckbox,UUART_PROTCTL_DATWKEN_Msk,UUART1->PROTCTL,0x400D1000+0x5C,UUART_PROTCTL_DATWKEN_Msk,0x1 << 9,UUART_PROTCTL_DATWKEN_Msk,0x1 << 9,Data wake-up mode Enabled
USCI1_UART,UUART1_PDMAEnableCheckbox,1
USCI1_UART,UUART1_PDMAConfigSelect,UUART_PDMACTL_PDMAEN_Msk,UUART1->PDMACTL,0x400D1000+0x40,UUART_PDMACTL_PDMAEN_Msk,0x1 << 3,UUART_PDMACTL_PDMAEN_Msk,0x1 << 3,PDMA function Enabled
USCI1_UART,UUART1_PDMAConfigSelect,UUART_PDMACTL_RXPDMAEN_Msk,UUART1->PDMACTL,0x400D1000+0x40,UUART_PDMACTL_RXPDMAEN_Msk,0x1 << 2,UUART_PDMACTL_RXPDMAEN_Msk,0x1 << 2,Receive PDMA function Enabled.
USCI1_UART,UUART1_PDMAConfigSelect,UUART_PDMACTL_TXPDMAEN_Msk,UUART1->PDMACTL,0x400D1000+0x40,UUART_PDMACTL_TXPDMAEN_Msk,0x1 << 1,UUART_PDMACTL_TXPDMAEN_Msk,0x1 << 1,Transmit PDMA function Enabled.
USCI2_UART,UUART2_FunctionSelect,NUCODEGEN_UUART2_FUNC_UART,UUART2->CTL,0x400D2000+0x0,UUART_CTL_FUNMODE_Msk,0x7 << 0,0x2 << 0,0x2 << 0,The UART protocol is selected
USCI2_UART,UUART2_FunctionSelect,NUCODEGEN_UUART2_FUNC_UART,UUART2->DATIN0,0x400D2000+0x10,UUART_DATIN0_EDGEDET_Msk,0x3 << 3,0x2<< 3,0x2<< 3,A falling edge activates the trigger event of input data signal
USCI2_UART,UUART2_FunctionSelect,NUCODEGEN_UUART2_FUNC_UART,UUART2->PROTCTL,0x400D2000+0x5C,UUART_PROTCTL_PROTEN_Msk,0x1 << 31,UUART_PROTCTL_PROTEN_Msk,0x1 << 31,UART Protocol Enabled
USCI2_UART,UUART2_FunctionSelect,NUCODEGEN_UUART2_FUNC_UART,UUART2->LINECTL,0x400D2000+0x2C,UUART_LINECTL_LSB_Msk,0x1 << 0,UUART_LINECTL_LSB_Msk,0x1 << 0,The LSB, the bit 0 of data buffer, will be transmitted/received first
USCI2_UART,UUART2_BaudrateIntegar,2400,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_PDSCNT_Msk,0x3 << 8,0x1 << 8,0x1 << 8,fPDS_CNT = fSAMP_CLK / (1+1)
USCI2_UART,UUART2_BaudrateIntegar,2400,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0x9 << 10,0x9 << 10,fDS_CNT = fPDS_CNT / (9+1)
USCI2_UART,UUART2_BaudrateIntegar,2400,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0x3E7 << 16,0x3E7 << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (999+1) )
USCI2_UART,UUART2_BaudrateIntegar,115200,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_PDSCNT_Msk,0x3 << 8,0x0 << 8,0x0 << 8,fPDS_CNT = fSAMP_CLK / (0+1)
USCI2_UART,UUART2_BaudrateIntegar,115200,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0x7 << 10,0x7 << 10,fDS_CNT = fPDS_CNT / (7+1)
USCI2_UART,UUART2_BaudrateIntegar,115200,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0x33 << 16,0x33 << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (51+1) )
USCI2_UART,UUART2_BaudrateIntegar,1000000,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_PDSCNT_Msk,0x3 << 8,0x0 << 8,0x0 << 8,fPDS_CNT = fSAMP_CLK / (0+1)
USCI2_UART,UUART2_BaudrateIntegar,1000000,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0x5<< 10,0x5 << 10,fDS_CNT = fPDS_CNT / (5+1)
USCI2_UART,UUART2_BaudrateIntegar,1000000,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0x7<< 16,0x7 << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (7+1) )
USCI2_UART,UUART2_UARTAutoBaudrateSelect,0,UUART2->PROTCTL,0x400D2000+0x5C,UUART_PROTCTL_ABREN_Msk,0x1 << 6,0x0 << 6,0x0 << 6,Auto-baud rate detect function Disabled
USCI2_UART,UUART2_UARTAutoBaudrateSelect,0,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_TMCNTEN_Msk,0x1 << 4,0x0 << 4,0x0 << 4,Timing measurement counter is Disabled
USCI2_UART,UUART2_UARTAutoBaudrateSelect,0,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_TMCNTSRC_Msk,0x1 << 5,0x0 << 5,0x0 << 5,Timing measurement counter with fPROT_CLK
USCI2_UART,UUART2_UARTAutoBaudrateSelect,1,UUART2->PROTCTL,0x400D2000+0x5C,UUART_PROTCTL_ABREN_Msk,0x1 << 6,UUART_PROTCTL_ABREN_Msk,0x1 << 6,Auto-baud rate detect function Enabled
USCI2_UART,UUART2_UARTAutoBaudrateSelect,1,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_TMCNTEN_Msk,0x1 << 4,UUART_BRGEN_TMCNTEN_Msk,0x1 << 4,Timing measurement counter is Enabled
USCI2_UART,UUART2_UARTAutoBaudrateSelect,1,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_TMCNTSRC_Msk,0x1 << 5,UUART_BRGEN_TMCNTSRC_Msk,0x1 << 5,Timing measurement counter with fDIV_CLK.
USCI2_UART,UUART2_AutoBaudrateDSCNTSelect,5,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0x5 << 10,0x5 << 10,fDS_CNT = fPDS_CNT / (5+1)
USCI2_UART,UUART2_AutoBaudrateCLKDIVHidden,5,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0x5 << 16,0x5 << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (5+1) )
USCI2_UART,UUART2_AutoBaudrateDSCNTSelect,6,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0x6 << 10,0x6 << 10,fDS_CNT = fPDS_CNT / (6+1)
USCI2_UART,UUART2_AutoBaudrateCLKDIVHidden,6,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0x6 << 16,0x6 << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (6+1) )
USCI2_UART,UUART2_AutoBaudrateDSCNTSelect,7,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0x7 << 10,0x7 << 10,fDS_CNT = fPDS_CNT / (7+1)
USCI2_UART,UUART2_AutoBaudrateCLKDIVHidden,7,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0x7 << 16,0x7 << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (7+1) )
USCI2_UART,UUART2_AutoBaudrateDSCNTSelect,8,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0x8 << 10,0x8 << 10,fDS_CNT = fPDS_CNT / (8+1)
USCI2_UART,UUART2_AutoBaudrateCLKDIVHidden,8,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0x8 << 16,0x8 << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (8+1) )
USCI2_UART,UUART2_AutoBaudrateDSCNTSelect,9,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0x9 << 10,0x9 << 10,fDS_CNT = fPDS_CNT / (9+1)
USCI2_UART,UUART2_AutoBaudrateCLKDIVHidden,9,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0x9 << 16,0x9 << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (9+1) )
USCI2_UART,UUART2_AutoBaudrateDSCNTSelect,10,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0xa << 10,0xa << 10,fDS_CNT = fPDS_CNT / (10+1)
USCI2_UART,UUART2_AutoBaudrateCLKDIVHidden,10,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0xa << 16,0xa << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (10+1) )
USCI2_UART,UUART2_AutoBaudrateDSCNTSelect,11,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0xb << 10,0xb << 10,fDS_CNT = fPDS_CNT / (11+1)
USCI2_UART,UUART2_AutoBaudrateCLKDIVHidden,11,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0xb << 16,0xb << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (11+1) )
USCI2_UART,UUART2_AutoBaudrateDSCNTSelect,12,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0xc << 10,0xc << 10,fDS_CNT = fPDS_CNT / (12+1)
USCI2_UART,UUART2_AutoBaudrateCLKDIVHidden,12,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0xc << 16,0xc << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (12+1) )
USCI2_UART,UUART2_AutoBaudrateDSCNTSelect,13,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0xd << 10,0xd << 10,fDS_CNT = fPDS_CNT / (13+1)
USCI2_UART,UUART2_AutoBaudrateCLKDIVHidden,13,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0xd << 16,0xd << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (13+1) )
USCI2_UART,UUART2_AutoBaudrateDSCNTSelect,14,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0xe << 10,0xe << 10,fDS_CNT = fPDS_CNT / (14+1)
USCI2_UART,UUART2_AutoBaudrateCLKDIVHidden,14,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0xe << 16,0xe << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (14+1) )
USCI2_UART,UUART2_AutoBaudrateDSCNTSelect,15,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_DSCNT_Msk,0x1f << 10,0xf << 10,0xf << 10,fDS_CNT = fPDS_CNT / (15+1)
USCI2_UART,UUART2_AutoBaudrateCLKDIVHidden,15,UUART2->BRGEN,0x400D2000+0x08,UUART_BRGEN_CLKDIV_Msk,0x3ff << 16,0xf << 16,0xf << 16,fDIV_CLK (fDIV_CLK = fPROT_CLK / (15+1) )
USCI2_UART,UUART2_UARTFlowControlSelect,0,UUART2->PROTCTL,0x400D2000+0x5C,UUART_PROTCTL_RTSAUTOEN_Msk,0x1 << 3,0x0 << 3,0x0 << 3,nRTS auto direction control Disabled.
USCI2_UART,UUART2_UARTFlowControlSelect,0,UUART2->PROTCTL,0x400D2000+0x5C,UUART_PROTCTL_CTSAUTOEN_Msk,0x1 << 4,0x0 << 4,0x0 << 4,nCTS auto-flow control Disabled.
USCI2_UART,UUART2_UARTFlowControlSelect,1,UUART2->LINECTL,0x400D2000+0x2C,UUART_LINECTL_CTLOINV_Msk,0x1 << 7,0x0 << 7,0x0 << 7,No effect
USCI2_UART,UUART2_UARTFlowControlSelect,1,UUART2->CTLIN0,0x400D2000+0x20,UUART_CTLIN0_ININV_Msk,0x1 << 2,0x0 << 2,0x0 << 2,The un-synchronized input signal will not be inverted
USCI2_UART,UUART2_UARTFlowControlSelect,1,UUART2->PROTCTL,0x400D2000+0x5C,UUART_PROTCTL_RTSAUTOEN_Msk,0x1 << 3,UUART_PROTCTL_RTSAUTOEN_Msk,0x1 << 3,nRTS auto direction control Enabled.
USCI2_UART,UUART2_UARTFlowControlSelect,1,UUART2->PROTCTL,0x400D2000+0x5C,UUART_PROTCTL_CTSAUTOEN_Msk,0x1 << 4,UUART_PROTCTL_CTSAUTOEN_Msk,0x1 << 4,nCTS auto-flow control Enabled.
USCI2_UART,UUART2_UARTWordLengthSelect,UUART_WORD_LEN_6,UUART2->LINECTL,0x400D2000+0x2C,UUART_LINECTL_DWIDTH_Msk,0xf << 8,0x6 << 8,0x6 << 8,Word Length 6 bits
USCI2_UART,UUART2_UARTWordLengthSelect,UUART_WORD_LEN_7,UUART2->LINECTL,0x400D2000+0x2C,UUART_LINECTL_DWIDTH_Msk,0xf << 8,0x7 << 8,0x7 << 8,Word Length 7bits
USCI2_UART,UUART2_UARTWordLengthSelect,UUART_WORD_LEN_8,UUART2->LINECTL,0x400D2000+0x2C,UUART_LINECTL_DWIDTH_Msk,0xf << 8,0x8 << 8,0x8 << 8,Word Length 8bits
USCI2_UART,UUART2_UARTWordLengthSelect,UUART_WORD_LEN_9,UUART2->LINECTL,0x400D2000+0x2C,UUART_LINECTL_DWIDTH_Msk,0xf << 8,0x9 << 8,0x9 << 8,Word Length 9bits
USCI2_UART,UUART2_UARTParityBitSelect,UUART_PARITY_NONE,UUART2->PROTCTL,0x400D2000+0x5C,UUART_PROTCTL_PARITYEN_Msk,0x1 << 1,0x0 << 1,0x0 << 1,None Parity mode
USCI2_UART,UUART2_UARTParityBitSelect,UUART_PARITY_NONE,UUART2->PROTCTL,0x400D2000+0x5C,UUART_PROTCTL_EVENPARITY_Msk,0x1 << 2,0x0 << 2,0x0 << 2,None Parity mode
USCI2_UART,UUART2_UARTParityBitSelect,UUART_PARITY_ODD,UUART2->PROTCTL,0x400D2000+0x5C,UUART_PROTCTL_PARITYEN_Msk,0x1 << 1,UUART_PROTCTL_PARITYEN_Msk,0x1 << 1,Odd Parity mode
USCI2_UART,UUART2_UARTParityBitSelect,UUART_PARITY_ODD,UUART2->PROTCTL,0x400D2000+0x5C,UUART_PROTCTL_EVENPARITY_Msk,0x1 << 2,0x0 << 2,0x0 << 2,Odd Parity mode
USCI2_UART,UUART2_UARTParityBitSelect,UUART_PARITY_EVEN,UUART2->PROTCTL,0x400D2000+0x5C,UUART_PROTCTL_PARITYEN_Msk,0x1 << 1,UUART_PROTCTL_PARITYEN_Msk,0x1 << 1,Even Parity mode
USCI2_UART,UUART2_UARTParityBitSelect,UUART_PARITY_EVEN,UUART2->PROTCTL,0x400D2000+0x5C,UUART_PROTCTL_EVENPARITY_Msk,0x1 << 2,UUART_PROTCTL_EVENPARITY_Msk,0x1 << 2,Even Parity mode
USCI2_UART,UUART2_UARTStopBitSelect,UUART_STOP_BIT_1,UUART2->PROTCTL,0x400D2000+0x5C,UUART_PROTCTL_STOPB_Msk,0x1 << 0,0x0<< 0,0x0 << 0,STOP bits is 1
USCI2_UART,UUART2_UARTStopBitSelect,UUART_STOP_BIT_2,UUART2->PROTCTL,0x400D2000+0x5C,UUART_PROTCTL_STOPB_Msk,0x1 << 0,UUART_PROTCTL_STOPB_Msk,0x1 << 0,STOP bits is 2
USCI2_UART,UUART2_IntEnableCheckbox,1
USCI2_UART,UUART2_UARTIntControlCheckBox,UUART_ABR_INT_MASK,UUART2->PROTIEN,0x400D2000+0x60,UUART_PROTIEN_ABRIEN_Msk,0x1 << 1,UUART_PROTIEN_ABRIEN_Msk,0x1 << 1,Auto-baud rate interrupt Enabled
USCI2_UART,UUART2_UARTIntControlCheckBox,UUART_RLS_INT_MASK,UUART2->PROTIEN,0x400D2000+0x60,UUART_PROTIEN_RLSIEN_Msk,0x1 << 2,UUART_PROTIEN_RLSIEN_Msk,0x1 << 2,Receive line status interrupt Enabled.
USCI2_UART,UUART2_UARTIntControlCheckBox,UUART_BUF_RXOV_INT_MASK,UUART2->BUFCTL,0x400D2000+0x38,UUART_BUFCTL_RXOVIEN_Msk,0x1 << 14,UUART_BUFCTL_RXOVIEN_Msk,0x1 << 14,Receive overrun interrupt Enabled
USCI2_UART,UUART2_UARTIntControlCheckBox,UUART_TXST_INT_MASK,UUART2->INTEN,0x400D2000+0x04,UUART_INTEN_TXSTIEN_Msk,0x1 << 1,UUART_INTEN_TXSTIEN_Msk,0x1 << 1,The transmit start interrupt Enabled
USCI2_UART,UUART2_UARTIntControlCheckBox,UUART_TXEND_INT_MASK,UUART2->INTEN,0x400D2000+0x04,UUART_INTEN_TXENDIEN_Msk,0x1 << 2,UUART_INTEN_TXENDIEN_Msk,0x1 << 2,The transmit finish interrupt Enabled
USCI2_UART,UUART2_UARTIntControlCheckBox,UUART_RXST_INT_MASK,UUART2->INTEN,0x400D2000+0x04,UUART_INTEN_RXSTIEN_Msk,0x1 << 3,UUART_INTEN_RXSTIEN_Msk,0x1 << 3,The receive start interrupt Enabled.
USCI2_UART,UUART2_UARTIntControlCheckBox,UUART_RXEND_INT_MASK,UUART2->INTEN,0x400D2000+0x04,UUART_INTEN_RXENDIEN_Msk,0x1 << 4,UUART_INTEN_RXENDIEN_Msk,0x1 << 4,The receive end interrupt Enabled
USCI2_UART,UUART2_UARTIntControl2CheckBox,UUART_RLS_INT_MASK,UUART2->PROTIEN,0x400D2000+0x60,UUART_PROTIEN_RLSIEN_Msk,0x1 << 2,UUART_PROTIEN_RLSIEN_Msk,0x1 << 2,Receive line status interrupt Enabled.
USCI2_UART,UUART2_UARTIntControl2CheckBox,UUART_BUF_RXOV_INT_MASK,UUART2->BUFCTL,0x400D2000+0x38,UUART_BUFCTL_RXOVIEN_Msk,0x1 << 14,UUART_BUFCTL_RXOVIEN_Msk,0x1 << 14,Receive overrun interrupt Enabled
USCI2_UART,UUART2_UARTIntControl2CheckBox,UUART_TXST_INT_MASK,UUART2->INTEN,0x400D2000+0x04,UUART_INTEN_TXSTIEN_Msk,0x1 << 1,UUART_INTEN_TXSTIEN_Msk,0x1 << 1,The transmit start interrupt Enabled
USCI2_UART,UUART2_UARTIntControl2CheckBox,UUART_TXEND_INT_MASK,UUART2->INTEN,0x400D2000+0x04,UUART_INTEN_TXENDIEN_Msk,0x1 << 2,UUART_INTEN_TXENDIEN_Msk,0x1 << 2,The transmit finish interrupt Enabled
USCI2_UART,UUART2_UARTIntControl2CheckBox,UUART_RXST_INT_MASK,UUART2->INTEN,0x400D2000+0x04,UUART_INTEN_RXSTIEN_Msk,0x1 << 3,UUART_INTEN_RXSTIEN_Msk,0x1 << 3,The receive start interrupt Enabled.
USCI2_UART,UUART2_UARTIntControl2CheckBox,UUART_RXEND_INT_MASK,UUART2->INTEN,0x400D2000+0x04,UUART_INTEN_RXENDIEN_Msk,0x1 << 4,UUART_INTEN_RXENDIEN_Msk,0x1 << 4,The receive end interrupt Enabled
USCI2_UART,UUART2_FunctionSelect,NUCODEGEN_UUART2_FUNC_RS485,UUART2->CTL,0x400D2000+0x0,UUART_CTL_FUNMODE_Msk,0x7 << 0,0x2 << 0,0x2 << 0,The UART protocol is selected
USCI2_UART,UUART2_FunctionSelect,NUCODEGEN_UUART2_FUNC_RS485,UUART2->DATIN0,0x400D2000+0x10,UUART_DATIN0_EDGEDET_Msk,0x3 << 3,0x2<< 3,0x2 << 3,A falling edge activates the trigger event of input data signal
USCI2_UART,UUART2_FunctionSelect,NUCODEGEN_UUART2_FUNC_RS485,UUART2->PROTCTL,0x400D2000+0x5C,UUART_PROTCTL_PROTEN_Msk,0x1 << 31,UUART_PROTCTL_PROTEN_Msk,0x1 << 31,UART Protocol Enabled
USCI2_UART,UUART2_FunctionSelect,NUCODEGEN_UUART2_FUNC_RS485,UUART2->LINECTL,0x400D2000+0x2C,UUART_LINECTL_LSB_Msk,0x1 << 0,UUART_LINECTL_LSB_Msk,0x1 << 0,The LSB, the bit 0 of data buffer, will be transmitted/received first
USCI2_UART,UUART2_FunctionSelect,NUCODEGEN_UUART2_FUNC_RS485,UUART2->LINECTL,0x400D2000+0x2C,UUART_LINECTL_CTLOINV_Msk,0x1 << 7,UUART_LINECTL_CTLOINV_Msk,0x1 << 7,The control signal will be inverted before its output
USCI2_UART,UUART2_FunctionSelect,NUCODEGEN_UUART2_FUNC_RS485,UUART2->PROTCTL,0x400D2000+0x5C,UUART_PROTCTL_RTSAUDIREN_Msk,0x1 << 5,UUART_PROTCTL_RTSAUTOEN_Msk,0x1 << 5,nRTS auto direction control Enabled.
USCI2_UART,UUART2_RS485IntControlCheckBox,UUART_RLS_INT_MASK,UUART2->PROTIEN,0x400D2000+0x60,UUART_PROTIEN_RLSIEN_Msk,0x1 << 2,UUART_PROTIEN_RLSIEN_Msk,0x1 << 2,Receive line status interrupt Enabled.
USCI2_UART,UUART2_RS485IntControlCheckBox,UUART_TXST_INT_MASK,UUART2->INTEN,0x400D2000+0x04,UUART_INTEN_TXSTIEN_Msk,0x1 << 1,UUART_INTEN_TXSTIEN_Msk,0x1 << 1,The transmit start interrupt Enabled
USCI2_UART,UUART2_RS485IntControlCheckBox,UUART_TXEND_INT_MASK,UUART2->INTEN,0x400D2000+0x04,UUART_INTEN_TXENDIEN_Msk,0x1 << 2,UUART_INTEN_TXENDIEN_Msk,0x1 << 2,The transmit finish interrupt Enabled
USCI2_UART,UUART2_RS485IntControlCheckBox,UUART_RXST_INT_MASK,UUART2->INTEN,0x400D2000+0x04,UUART_INTEN_RXSTIEN_Msk,0x1 << 3,UUART_INTEN_RXSTIEN_Msk,0x1 << 3,The receive start interrupt Enabled.
USCI2_UART,UUART2_RS485IntControlCheckBox,UUART_BUF_RXOV_INT_MASK,UUART2->BUFCTL,0x400D2000+0x38,UUART_BUFCTL_RXOVIEN_Msk,0x1 << 14,UUART_BUFCTL_RXOVIEN_Msk,0x1 << 14,Receive overrun interrupt Enabled
USCI2_UART,UUART2_RS485IntControlCheckBox,UUART_RXEND_INT_MASK,UUART2->INTEN,0x400D2000+0x04,UUART_INTEN_RXENDIEN_Msk,0x1 << 4,UUART_INTEN_RXENDIEN_Msk,0x1 << 4,The receive end interrupt Enabled
USCI2_UART,UUART2_WakeupEnableCheckbox,1
USCI2_UART,UUART2_UARTWakeupSourceCheckbox,UUART_PROTCTL_DATWKEN_Msk,UUART2->WKCTL,0x400D2000+0x54,UUART_WKCTL_WKEN_Msk,0x1 << 0,UUART_WKCTL_WKEN_Msk,0x1 << 0,Wake-up function Enabled
USCI2_UART,UUART2_UARTWakeupSourceCheckbox,UUART_PROTCTL_DATWKEN_Msk,UUART2->PROTCTL,0x400D2000+0x5C,UUART_PROTCTL_DATWKEN_Msk,0x1 << 9,UUART_PROTCTL_DATWKEN_Msk,0x1 << 9,Data wake-up mode Enabled
USCI2_UART,UUART2_UARTWakeupSourceCheckbox,UUART_PROTCTL_CTSWKEN_Msk,UUART2->WKCTL,0x400D2000+0x54,UUART_WKCTL_WKEN_Msk,0x1 << 0,UUART_WKCTL_WKEN_Msk,0x1 << 0,Wake-up function Enabled
USCI2_UART,UUART2_UARTWakeupSourceCheckbox,UUART_PROTCTL_CTSWKEN_Msk,UUART2->PROTCTL,0x400D2000+0x5C,UUART_PROTCTL_CTSWKEN_Msk,0x1 << 10,UUART_PROTCTL_CTSWKEN_Msk,0x1 << 10,nCTS wake-up mode Enabled
USCI2_UART,UUART2_UARTWakeupSource2Checkbox,UUART_PROTCTL_DATWKEN_Msk,UUART2->WKCTL,0x400D2000+0x54,UUART_WKCTL_WKEN_Msk,0x1 << 0,UUART_WKCTL_WKEN_Msk,0x1 << 0,Wake-up function Enabled
USCI2_UART,UUART2_UARTWakeupSource2Checkbox,UUART_PROTCTL_DATWKEN_Msk,UUART2->PROTCTL,0x400D2000+0x5C,UUART_PROTCTL_DATWKEN_Msk,0x1 << 9,UUART_PROTCTL_DATWKEN_Msk,0x1 << 9,Data wake-up mode Enabled
USCI2_UART,UUART2_RS485WakeupSourceCheckbox,UUART_PROTCTL_DATWKEN_Msk,UUART2->WKCTL,0x400D2000+0x54,UUART_WKCTL_WKEN_Msk,0x1 << 0,UUART_WKCTL_WKEN_Msk,0x1 << 0,Wake-up function Enabled
USCI2_UART,UUART2_RS485WakeupSourceCheckbox,UUART_PROTCTL_DATWKEN_Msk,UUART2->PROTCTL,0x400D2000+0x5C,UUART_PROTCTL_DATWKEN_Msk,0x1 << 9,UUART_PROTCTL_DATWKEN_Msk,0x1 << 9,Data wake-up mode Enabled
USCI2_UART,UUART2_PDMAEnableCheckbox,1
USCI2_UART,UUART2_PDMAConfigSelect,UUART_PDMACTL_PDMAEN_Msk,UUART2->PDMACTL,0x400D2000+0x40,UUART_PDMACTL_PDMAEN_Msk,0x1 << 3,UUART_PDMACTL_PDMAEN_Msk,0x1 << 3,PDMA function Enabled
USCI2_UART,UUART2_PDMAConfigSelect,UUART_PDMACTL_RXPDMAEN_Msk,UUART2->PDMACTL,0x400D2000+0x40,UUART_PDMACTL_RXPDMAEN_Msk,0x1 << 2,UUART_PDMACTL_RXPDMAEN_Msk,0x1 << 2,Receive PDMA function Enabled.
USCI2_UART,UUART2_PDMAConfigSelect,UUART_PDMACTL_TXPDMAEN_Msk,UUART2->PDMACTL,0x400D2000+0x40,UUART_PDMACTL_TXPDMAEN_Msk,0x1 << 1,UUART_PDMACTL_TXPDMAEN_Msk,0x1 << 1,Transmit PDMA function Enabled.
WDT,WDT_TimeoutSelect,WDT_TIMEOUT_2POW4,WDT->CTL,0x40040000 + 0x00,WDT_CTL_TOUTSEL_Msk,0x0F << 8,WDT_TIMEOUT_2POW4,0 << 8
WDT,WDT_TimeoutSelect,WDT_TIMEOUT_2POW6,WDT->CTL,0x40040000 + 0x00,WDT_CTL_TOUTSEL_Msk,0x0F << 8,WDT_TIMEOUT_2POW6,1 << 8
WDT,WDT_TimeoutSelect,WDT_TIMEOUT_2POW8,WDT->CTL,0x40040000 + 0x00,WDT_CTL_TOUTSEL_Msk,0x0F << 8,WDT_TIMEOUT_2POW8,2 << 8
WDT,WDT_TimeoutSelect,WDT_TIMEOUT_2POW10,WDT->CTL,0x40040000 + 0x00,WDT_CTL_TOUTSEL_Msk,0x0F << 8,WDT_TIMEOUT_2POW10,3 << 8
WDT,WDT_TimeoutSelect,WDT_TIMEOUT_2POW12,WDT->CTL,0x40040000 + 0x00,WDT_CTL_TOUTSEL_Msk,0x0F << 8,WDT_TIMEOUT_2POW12,4 << 8
WDT,WDT_TimeoutSelect,WDT_TIMEOUT_2POW14,WDT->CTL,0x40040000 + 0x00,WDT_CTL_TOUTSEL_Msk,0x0F << 8,WDT_TIMEOUT_2POW14,5 << 8
WDT,WDT_TimeoutSelect,WDT_TIMEOUT_2POW16,WDT->CTL,0x40040000 + 0x00,WDT_CTL_TOUTSEL_Msk,0x0F << 8,WDT_TIMEOUT_2POW16,6 << 8
WDT,WDT_TimeoutSelect,WDT_TIMEOUT_2POW18,WDT->CTL,0x40040000 + 0x00,WDT_CTL_TOUTSEL_Msk,0x0F << 8,WDT_TIMEOUT_2POW18,7 << 8
WDT,WDT_TimeoutSelect,WDT_TIMEOUT_2POW20,WDT->CTL,0x40040000 + 0x00,WDT_CTL_TOUTSEL_Msk,0x0F << 8,WDT_TIMEOUT_2POW20,8 << 8
WDT,WDT_ResetDelaySelect,WDT_RESET_DELAY_1026CLK,WDT->ALTCTL,0x40040000 + 0x04,WDT_ALTCTL_RSTDSEL_Msk,0x03 << 0,WDT_RESET_DELAY_1026CLK,0 << 0
WDT,WDT_ResetDelaySelect,WDT_RESET_DELAY_130CLK,WDT->ALTCTL,0x40040000 + 0x04,WDT_ALTCTL_RSTDSEL_Msk,0x03 << 0,WDT_RESET_DELAY_130CLK,1 << 0
WDT,WDT_ResetDelaySelect,WDT_RESET_DELAY_18CLK,WDT->ALTCTL,0x40040000 + 0x04,WDT_ALTCTL_RSTDSEL_Msk,0x03 << 0,WDT_RESET_DELAY_18CLK,2 << 0
WDT,WDT_ResetDelaySelect,WDT_RESET_DELAY_3CLK,WDT->ALTCTL,0x40040000 + 0x04,WDT_ALTCTL_RSTDSEL_Msk,0x03 << 0,WDT_RESET_DELAY_3CLK,3 << 0
WDT,WDT_ResetEnableRadio,0,WDT->CTL,0x40040000 + 0x00,WDT_CTL_RSTEN_Msk,1 << 1,0 << 1,0 << 1
WDT,WDT_ResetEnableRadio,1,WDT->CTL,0x40040000 + 0x00,WDT_CTL_RSTEN_Msk,1 << 1,1 << 1,1 << 1
WDT,WDT_IntEnableCheckbox,0,WDT->CTL,0x40040000 + 0x00,WDT_CTL_INTEN_Msk,1 << 6,0 << 6,0 << 6
WDT,WDT_IntEnableCheckbox,1,WDT->CTL,0x40040000 + 0x00,WDT_CTL_INTEN_Msk,1 << 6,1 << 6,1 << 6
WDT,WDT_WakeupEnableCheckbox,0,WDT->CTL,0x40040000 + 0x00,WDT_CTL_WKEN_Msk,1 << 4,0 << 4,0 << 4
WDT,WDT_WakeupEnableCheckbox,1,WDT->CTL,0x40040000 + 0x00,WDT_CTL_WKEN_Msk,1 << 4,1 << 4,1 << 4
WDT,End
WWDT,WWDT_PrescalerSelect,WWDT_PRESCALER_1,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_PSCSEL_Msk,0x0F << 8,WWDT_PRESCALER_1,0 << 8
WWDT,WWDT_PrescalerSelect,WWDT_PRESCALER_2,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_PSCSEL_Msk,0x0F << 8,WWDT_PRESCALER_2,1 << 8
WWDT,WWDT_PrescalerSelect,WWDT_PRESCALER_4,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_PSCSEL_Msk,0x0F << 8,WWDT_PRESCALER_4,2 << 8
WWDT,WWDT_PrescalerSelect,WWDT_PRESCALER_8,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_PSCSEL_Msk,0x0F << 8,WWDT_PRESCALER_8,3 << 8
WWDT,WWDT_PrescalerSelect,WWDT_PRESCALER_16,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_PSCSEL_Msk,0x0F << 8,WWDT_PRESCALER_16,4 << 8
WWDT,WWDT_PrescalerSelect,WWDT_PRESCALER_32,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_PSCSEL_Msk,0x0F << 8,WWDT_PRESCALER_32,5 << 8
WWDT,WWDT_PrescalerSelect,WWDT_PRESCALER_64,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_PSCSEL_Msk,0x0F << 8,WWDT_PRESCALER_64,6 << 8
WWDT,WWDT_PrescalerSelect,WWDT_PRESCALER_128,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_PSCSEL_Msk,0x0F << 8,WWDT_PRESCALER_128,7 << 8
WWDT,WWDT_PrescalerSelect,WWDT_PRESCALER_192,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_PSCSEL_Msk,0x0F << 8,WWDT_PRESCALER_192,8 << 8
WWDT,WWDT_PrescalerSelect,WWDT_PRESCALER_256,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_PSCSEL_Msk,0x0F << 8,WWDT_PRESCALER_256,9 << 8
WWDT,WWDT_PrescalerSelect,WWDT_PRESCALER_384,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_PSCSEL_Msk,0x0F << 8,WWDT_PRESCALER_384,10 << 8
WWDT,WWDT_PrescalerSelect,WWDT_PRESCALER_512,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_PSCSEL_Msk,0x0F << 8,WWDT_PRESCALER_512,11 << 8
WWDT,WWDT_PrescalerSelect,WWDT_PRESCALER_768,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_PSCSEL_Msk,0x0F << 8,WWDT_PRESCALER_768,12 << 8
WWDT,WWDT_PrescalerSelect,WWDT_PRESCALER_1024,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_PSCSEL_Msk,0x0F << 8,WWDT_PRESCALER_1024,13 << 8
WWDT,WWDT_PrescalerSelect,WWDT_PRESCALER_1536,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_PSCSEL_Msk,0x0F << 8,WWDT_PRESCALER_1536,14 << 8
WWDT,WWDT_PrescalerSelect,WWDT_PRESCALER_2048,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_PSCSEL_Msk,0x0F << 8,WWDT_PRESCALER_2048,15 << 8
WWDT,WWDT_CMPDAT1Integer,3,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,3 << 16,3 << 16
WWDT,WWDT_CMPDAT1Integer,4,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,4 << 16,4 << 16
WWDT,WWDT_CMPDAT1Integer,5,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,5 << 16,5 << 16
WWDT,WWDT_CMPDAT1Integer,6,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,6 << 16,6 << 16
WWDT,WWDT_CMPDAT1Integer,7,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,7 << 16,7 << 16
WWDT,WWDT_CMPDAT1Integer,8,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,8 << 16,8 << 16
WWDT,WWDT_CMPDAT1Integer,9,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,9 << 16,9 << 16
WWDT,WWDT_CMPDAT1Integer,10,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,10 << 16,10 << 16
WWDT,WWDT_CMPDAT1Integer,11,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,11 << 16,11 << 16
WWDT,WWDT_CMPDAT1Integer,12,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,12 << 16,12 << 16
WWDT,WWDT_CMPDAT1Integer,13,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,13 << 16,13 << 16
WWDT,WWDT_CMPDAT1Integer,14,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,14 << 16,14 << 16
WWDT,WWDT_CMPDAT1Integer,15,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,15 << 16,15 << 16
WWDT,WWDT_CMPDAT1Integer,16,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,16 << 16,16 << 16
WWDT,WWDT_CMPDAT1Integer,17,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,17 << 16,17 << 16
WWDT,WWDT_CMPDAT1Integer,18,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,18 << 16,18 << 16
WWDT,WWDT_CMPDAT1Integer,19,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,19 << 16,19 << 16
WWDT,WWDT_CMPDAT1Integer,20,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,20 << 16,20 << 16
WWDT,WWDT_CMPDAT1Integer,21,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,21 << 16,21 << 16
WWDT,WWDT_CMPDAT1Integer,22,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,22 << 16,22 << 16
WWDT,WWDT_CMPDAT1Integer,23,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,23 << 16,23 << 16
WWDT,WWDT_CMPDAT1Integer,24,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,24 << 16,24 << 16
WWDT,WWDT_CMPDAT1Integer,25,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,25 << 16,25 << 16
WWDT,WWDT_CMPDAT1Integer,26,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,26 << 16,26 << 16
WWDT,WWDT_CMPDAT1Integer,27,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,27 << 16,27 << 16
WWDT,WWDT_CMPDAT1Integer,28,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,28 << 16,28 << 16
WWDT,WWDT_CMPDAT1Integer,29,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,29 << 16,29 << 16
WWDT,WWDT_CMPDAT1Integer,30,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,30 << 16,30 << 16
WWDT,WWDT_CMPDAT1Integer,31,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,31 << 16,31 << 16
WWDT,WWDT_CMPDAT1Integer,32,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,32 << 16,32 << 16
WWDT,WWDT_CMPDAT1Integer,33,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,33 << 16,33 << 16
WWDT,WWDT_CMPDAT1Integer,34,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,34 << 16,34 << 16
WWDT,WWDT_CMPDAT1Integer,35,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,35 << 16,35 << 16
WWDT,WWDT_CMPDAT1Integer,36,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,36 << 16,36 << 16
WWDT,WWDT_CMPDAT1Integer,37,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,37 << 16,37 << 16
WWDT,WWDT_CMPDAT1Integer,38,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,38 << 16,38 << 16
WWDT,WWDT_CMPDAT1Integer,39,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,39 << 16,39 << 16
WWDT,WWDT_CMPDAT1Integer,40,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,40 << 16,40 << 16
WWDT,WWDT_CMPDAT1Integer,41,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,41 << 16,41 << 16
WWDT,WWDT_CMPDAT1Integer,42,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,42 << 16,42 << 16
WWDT,WWDT_CMPDAT1Integer,43,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,43 << 16,43 << 16
WWDT,WWDT_CMPDAT1Integer,44,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,44 << 16,44 << 16
WWDT,WWDT_CMPDAT1Integer,45,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,45 << 16,45 << 16
WWDT,WWDT_CMPDAT1Integer,46,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,46 << 16,46 << 16
WWDT,WWDT_CMPDAT1Integer,47,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,47 << 16,47 << 16
WWDT,WWDT_CMPDAT1Integer,48,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,48 << 16,48 << 16
WWDT,WWDT_CMPDAT1Integer,49,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,49 << 16,49 << 16
WWDT,WWDT_CMPDAT1Integer,50,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,50 << 16,50 << 16
WWDT,WWDT_CMPDAT1Integer,51,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,51 << 16,51 << 16
WWDT,WWDT_CMPDAT1Integer,52,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,52 << 16,52 << 16
WWDT,WWDT_CMPDAT1Integer,53,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,53 << 16,53 << 16
WWDT,WWDT_CMPDAT1Integer,54,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,54 << 16,54 << 16
WWDT,WWDT_CMPDAT1Integer,55,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,55 << 16,55 << 16
WWDT,WWDT_CMPDAT1Integer,56,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,56 << 16,56 << 16
WWDT,WWDT_CMPDAT1Integer,57,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,57 << 16,57 << 16
WWDT,WWDT_CMPDAT1Integer,58,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,58 << 16,58 << 16
WWDT,WWDT_CMPDAT1Integer,59,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,59 << 16,59 << 16
WWDT,WWDT_CMPDAT1Integer,60,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,60 << 16,60 << 16
WWDT,WWDT_CMPDAT1Integer,61,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,61 << 16,61 << 16
WWDT,WWDT_CMPDAT1Integer,62,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,62 << 16,62 << 16
WWDT,WWDT_CMPDAT2Integer,2,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,2 << 16,2 << 16
WWDT,WWDT_CMPDAT2Integer,3,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,3 << 16,3 << 16
WWDT,WWDT_CMPDAT2Integer,4,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,4 << 16,4 << 16
WWDT,WWDT_CMPDAT2Integer,5,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,5 << 16,5 << 16
WWDT,WWDT_CMPDAT2Integer,6,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,6 << 16,6 << 16
WWDT,WWDT_CMPDAT2Integer,7,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,7 << 16,7 << 16
WWDT,WWDT_CMPDAT2Integer,8,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,8 << 16,8 << 16
WWDT,WWDT_CMPDAT2Integer,9,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,9 << 16,9 << 16
WWDT,WWDT_CMPDAT2Integer,10,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,10 << 16,10 << 16
WWDT,WWDT_CMPDAT2Integer,11,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,11 << 16,11 << 16
WWDT,WWDT_CMPDAT2Integer,12,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,12 << 16,12 << 16
WWDT,WWDT_CMPDAT2Integer,13,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,13 << 16,13 << 16
WWDT,WWDT_CMPDAT2Integer,14,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,14 << 16,14 << 16
WWDT,WWDT_CMPDAT2Integer,15,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,15 << 16,15 << 16
WWDT,WWDT_CMPDAT2Integer,16,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,16 << 16,16 << 16
WWDT,WWDT_CMPDAT2Integer,17,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,17 << 16,17 << 16
WWDT,WWDT_CMPDAT2Integer,18,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,18 << 16,18 << 16
WWDT,WWDT_CMPDAT2Integer,19,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,19 << 16,19 << 16
WWDT,WWDT_CMPDAT2Integer,20,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,20 << 16,20 << 16
WWDT,WWDT_CMPDAT2Integer,21,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,21 << 16,21 << 16
WWDT,WWDT_CMPDAT2Integer,22,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,22 << 16,22 << 16
WWDT,WWDT_CMPDAT2Integer,23,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,23 << 16,23 << 16
WWDT,WWDT_CMPDAT2Integer,24,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,24 << 16,24 << 16
WWDT,WWDT_CMPDAT2Integer,25,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,25 << 16,25 << 16
WWDT,WWDT_CMPDAT2Integer,26,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,26 << 16,26 << 16
WWDT,WWDT_CMPDAT2Integer,27,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,27 << 16,27 << 16
WWDT,WWDT_CMPDAT2Integer,28,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,28 << 16,28 << 16
WWDT,WWDT_CMPDAT2Integer,29,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,29 << 16,29 << 16
WWDT,WWDT_CMPDAT2Integer,30,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,30 << 16,30 << 16
WWDT,WWDT_CMPDAT2Integer,31,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,31 << 16,31 << 16
WWDT,WWDT_CMPDAT2Integer,32,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,32 << 16,32 << 16
WWDT,WWDT_CMPDAT2Integer,33,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,33 << 16,33 << 16
WWDT,WWDT_CMPDAT2Integer,34,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,34 << 16,34 << 16
WWDT,WWDT_CMPDAT2Integer,35,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,35 << 16,35 << 16
WWDT,WWDT_CMPDAT2Integer,36,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,36 << 16,36 << 16
WWDT,WWDT_CMPDAT2Integer,37,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,37 << 16,37 << 16
WWDT,WWDT_CMPDAT2Integer,38,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,38 << 16,38 << 16
WWDT,WWDT_CMPDAT2Integer,39,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,39 << 16,39 << 16
WWDT,WWDT_CMPDAT2Integer,40,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,40 << 16,40 << 16
WWDT,WWDT_CMPDAT2Integer,41,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,41 << 16,41 << 16
WWDT,WWDT_CMPDAT2Integer,42,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,42 << 16,42 << 16
WWDT,WWDT_CMPDAT2Integer,43,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,43 << 16,43 << 16
WWDT,WWDT_CMPDAT2Integer,44,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,44 << 16,44 << 16
WWDT,WWDT_CMPDAT2Integer,45,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,45 << 16,45 << 16
WWDT,WWDT_CMPDAT2Integer,46,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,46 << 16,46 << 16
WWDT,WWDT_CMPDAT2Integer,47,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,47 << 16,47 << 16
WWDT,WWDT_CMPDAT2Integer,48,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,48 << 16,48 << 16
WWDT,WWDT_CMPDAT2Integer,49,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,49 << 16,49 << 16
WWDT,WWDT_CMPDAT2Integer,50,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,50 << 16,50 << 16
WWDT,WWDT_CMPDAT2Integer,51,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,51 << 16,51 << 16
WWDT,WWDT_CMPDAT2Integer,52,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,52 << 16,52 << 16
WWDT,WWDT_CMPDAT2Integer,53,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,53 << 16,53 << 16
WWDT,WWDT_CMPDAT2Integer,54,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,54 << 16,54 << 16
WWDT,WWDT_CMPDAT2Integer,55,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,55 << 16,55 << 16
WWDT,WWDT_CMPDAT2Integer,56,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,56 << 16,56 << 16
WWDT,WWDT_CMPDAT2Integer,57,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,57 << 16,57 << 16
WWDT,WWDT_CMPDAT2Integer,58,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,58 << 16,58 << 16
WWDT,WWDT_CMPDAT2Integer,59,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,59 << 16,59 << 16
WWDT,WWDT_CMPDAT2Integer,60,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,60 << 16,60 << 16
WWDT,WWDT_CMPDAT2Integer,61,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,61 << 16,61 << 16
WWDT,WWDT_CMPDAT2Integer,62,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,62 << 16,62 << 16
WWDT,WWDT_CMPDAT3Integer,1,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,1 << 16,1 << 16
WWDT,WWDT_CMPDAT3Integer,2,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,2 << 16,2 << 16
WWDT,WWDT_CMPDAT3Integer,3,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,3 << 16,3 << 16
WWDT,WWDT_CMPDAT3Integer,4,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,4 << 16,4 << 16
WWDT,WWDT_CMPDAT3Integer,5,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,5 << 16,5 << 16
WWDT,WWDT_CMPDAT3Integer,6,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,6 << 16,6 << 16
WWDT,WWDT_CMPDAT3Integer,7,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,7 << 16,7 << 16
WWDT,WWDT_CMPDAT3Integer,8,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,8 << 16,8 << 16
WWDT,WWDT_CMPDAT3Integer,9,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,9 << 16,9 << 16
WWDT,WWDT_CMPDAT3Integer,10,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,10 << 16,10 << 16
WWDT,WWDT_CMPDAT3Integer,11,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,11 << 16,11 << 16
WWDT,WWDT_CMPDAT3Integer,12,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,12 << 16,12 << 16
WWDT,WWDT_CMPDAT3Integer,13,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,13 << 16,13 << 16
WWDT,WWDT_CMPDAT3Integer,14,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,14 << 16,14 << 16
WWDT,WWDT_CMPDAT3Integer,15,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,15 << 16,15 << 16
WWDT,WWDT_CMPDAT3Integer,16,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,16 << 16,16 << 16
WWDT,WWDT_CMPDAT3Integer,17,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,17 << 16,17 << 16
WWDT,WWDT_CMPDAT3Integer,18,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,18 << 16,18 << 16
WWDT,WWDT_CMPDAT3Integer,19,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,19 << 16,19 << 16
WWDT,WWDT_CMPDAT3Integer,20,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,20 << 16,20 << 16
WWDT,WWDT_CMPDAT3Integer,21,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,21 << 16,21 << 16
WWDT,WWDT_CMPDAT3Integer,22,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,22 << 16,22 << 16
WWDT,WWDT_CMPDAT3Integer,23,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,23 << 16,23 << 16
WWDT,WWDT_CMPDAT3Integer,24,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,24 << 16,24 << 16
WWDT,WWDT_CMPDAT3Integer,25,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,25 << 16,25 << 16
WWDT,WWDT_CMPDAT3Integer,26,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,26 << 16,26 << 16
WWDT,WWDT_CMPDAT3Integer,27,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,27 << 16,27 << 16
WWDT,WWDT_CMPDAT3Integer,28,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,28 << 16,28 << 16
WWDT,WWDT_CMPDAT3Integer,29,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,29 << 16,29 << 16
WWDT,WWDT_CMPDAT3Integer,30,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,30 << 16,30 << 16
WWDT,WWDT_CMPDAT3Integer,31,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,31 << 16,31 << 16
WWDT,WWDT_CMPDAT3Integer,32,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,32 << 16,32 << 16
WWDT,WWDT_CMPDAT3Integer,33,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,33 << 16,33 << 16
WWDT,WWDT_CMPDAT3Integer,34,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,34 << 16,34 << 16
WWDT,WWDT_CMPDAT3Integer,35,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,35 << 16,35 << 16
WWDT,WWDT_CMPDAT3Integer,36,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,36 << 16,36 << 16
WWDT,WWDT_CMPDAT3Integer,37,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,37 << 16,37 << 16
WWDT,WWDT_CMPDAT3Integer,38,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,38 << 16,38 << 16
WWDT,WWDT_CMPDAT3Integer,39,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,39 << 16,39 << 16
WWDT,WWDT_CMPDAT3Integer,40,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,40 << 16,40 << 16
WWDT,WWDT_CMPDAT3Integer,41,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,41 << 16,41 << 16
WWDT,WWDT_CMPDAT3Integer,42,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,42 << 16,42 << 16
WWDT,WWDT_CMPDAT3Integer,43,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,43 << 16,43 << 16
WWDT,WWDT_CMPDAT3Integer,44,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,44 << 16,44 << 16
WWDT,WWDT_CMPDAT3Integer,45,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,45 << 16,45 << 16
WWDT,WWDT_CMPDAT3Integer,46,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,46 << 16,46 << 16
WWDT,WWDT_CMPDAT3Integer,47,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,47 << 16,47 << 16
WWDT,WWDT_CMPDAT3Integer,48,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,48 << 16,48 << 16
WWDT,WWDT_CMPDAT3Integer,49,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,49 << 16,49 << 16
WWDT,WWDT_CMPDAT3Integer,50,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,50 << 16,50 << 16
WWDT,WWDT_CMPDAT3Integer,51,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,51 << 16,51 << 16
WWDT,WWDT_CMPDAT3Integer,52,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,52 << 16,52 << 16
WWDT,WWDT_CMPDAT3Integer,53,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,53 << 16,53 << 16
WWDT,WWDT_CMPDAT3Integer,54,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,54 << 16,54 << 16
WWDT,WWDT_CMPDAT3Integer,55,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,55 << 16,55 << 16
WWDT,WWDT_CMPDAT3Integer,56,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,56 << 16,56 << 16
WWDT,WWDT_CMPDAT3Integer,57,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,57 << 16,57 << 16
WWDT,WWDT_CMPDAT3Integer,58,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,58 << 16,58 << 16
WWDT,WWDT_CMPDAT3Integer,59,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,59 << 16,59 << 16
WWDT,WWDT_CMPDAT3Integer,60,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,60 << 16,60 << 16
WWDT,WWDT_CMPDAT3Integer,61,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,61 << 16,61 << 16
WWDT,WWDT_CMPDAT3Integer,62,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_CMPDAT_Msk,0x3F << 16,62 << 16,62 << 16
WWDT,WWDT_IntEnableCheckbox,0,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_INTEN_Msk,1 << 1,0 << 1,0 << 1
WWDT,WWDT_IntEnableCheckbox,1,WWDT->CTL,0x40040100 + 0x04,WWDT_CTL_INTEN_Msk,1 << 1,1 << 1,1 << 1
SYS,SYS_LVRENRadio,0,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_LVREN_Msk,0x01 << 7,0,0 << 7
SYS,SYS_LVRENRadio,1,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_LVREN_Msk,0x01 << 7,SYS_BODCTL_LVREN_Msk,1 << 7
SYS,SYS_LVRDGSelect,SYS_BODCTL_LVRDGSEL_0CLK,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_LVRDGSEL_Msk,0x07 << 12,SYS_BODCTL_LVRDGSEL_0CLK,0 << 12
SYS,SYS_LVRDGSelect,SYS_BODCTL_LVRDGSEL_4CLK,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_LVRDGSEL_Msk,0x07 << 12,SYS_BODCTL_LVRDGSEL_4CLK,1 << 12
SYS,SYS_LVRDGSelect,SYS_BODCTL_LVRDGSEL_8CLK,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_LVRDGSEL_Msk,0x07 << 12,SYS_BODCTL_LVRDGSEL_8CLK,2 << 12
SYS,SYS_LVRDGSelect,SYS_BODCTL_LVRDGSEL_16CLK,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_LVRDGSEL_Msk,0x07 << 12,SYS_BODCTL_LVRDGSEL_16CLK,3 << 12
SYS,SYS_LVRDGSelect,SYS_BODCTL_LVRDGSEL_32CLK,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_LVRDGSEL_Msk,0x07 << 12,SYS_BODCTL_LVRDGSEL_32CLK,4 << 12
SYS,SYS_LVRDGSelect,SYS_BODCTL_LVRDGSEL_64CLK,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_LVRDGSEL_Msk,0x07 << 12,SYS_BODCTL_LVRDGSEL_64CLK,5 << 12
SYS,SYS_LVRDGSelect,SYS_BODCTL_LVRDGSEL_128CLK,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_LVRDGSEL_Msk,0x07 << 12,SYS_BODCTL_LVRDGSEL_128CLK,6 << 12
SYS,SYS_LVRDGSelect,SYS_BODCTL_LVRDGSEL_256CLK,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_LVRDGSEL_Msk,0x07 << 12,SYS_BODCTL_LVRDGSEL_256CLK,7 << 12
SYS,SYS_BODENRadio,0,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_BODEN_Msk,0x01 << 0,0,0 << 0
SYS,SYS_BODENRadio,1,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_BODEN_Msk,0x01 << 0,SYS_BODCTL_BODEN_Msk,1 << 0
SYS,SYS_BODVLSelect,SYS_BODCTL_BODVL_4_4V,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_BODVL_Msk,0x07 << 16,SYS_BODCTL_BODVL_4_4V,7 << 16
SYS,SYS_BODVLSelect,SYS_BODCTL_BODVL_3_7V,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_BODVL_Msk,0x07 << 16,SYS_BODCTL_BODVL_3_7V,6 << 16
SYS,SYS_BODVLSelect,SYS_BODCTL_BODVL_3_0V,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_BODVL_Msk,0x07 << 16,SYS_BODCTL_BODVL_3_0V,5 << 16
SYS,SYS_BODVLSelect,SYS_BODCTL_BODVL_2_7V,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_BODVL_Msk,0x07 << 16,SYS_BODCTL_BODVL_2_7V,4 << 16
SYS,SYS_BODVLSelect,SYS_BODCTL_BODVL_2_4V,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_BODVL_Msk,0x07 << 16,SYS_BODCTL_BODVL_2_4V,3 << 16
SYS,SYS_BODVLSelect,SYS_BODCTL_BODVL_2_0V,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_BODVL_Msk,0x07 << 16,SYS_BODCTL_BODVL_2_0V,2 << 16
SYS,SYS_BODVLSelect,SYS_BODCTL_BODVL_1_8V,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_BODVL_Msk,0x07 << 16,SYS_BODCTL_BODVL_1_8V,1 << 16
SYS,SYS_BODDGSelect,SYS_BODCTL_BODDGSEL_0CLK,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_BODDGSEL_Msk,0x07 << 8,SYS_BODCTL_BODDGSEL_0CLK,0 << 8
SYS,SYS_BODDGSelect,SYS_BODCTL_BODDGSEL_4CLK,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_BODDGSEL_Msk,0x07 << 8,SYS_BODCTL_BODDGSEL_4CLK,1 << 8
SYS,SYS_BODDGSelect,SYS_BODCTL_BODDGSEL_8CLK,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_BODDGSEL_Msk,0x07 << 8,SYS_BODCTL_BODDGSEL_8CLK,2 << 8
SYS,SYS_BODDGSelect,SYS_BODCTL_BODDGSEL_16CLK,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_BODDGSEL_Msk,0x07 << 8,SYS_BODCTL_BODDGSEL_16CLK,3 << 8
SYS,SYS_BODDGSelect,SYS_BODCTL_BODDGSEL_32CLK,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_BODDGSEL_Msk,0x07 << 8,SYS_BODCTL_BODDGSEL_32CLK,4 << 8
SYS,SYS_BODDGSelect,SYS_BODCTL_BODDGSEL_64CLK,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_BODDGSEL_Msk,0x07 << 8,SYS_BODCTL_BODDGSEL_64CLK,5 << 8
SYS,SYS_BODDGSelect,SYS_BODCTL_BODDGSEL_128CLK,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_BODDGSEL_Msk,0x07 << 8,SYS_BODCTL_BODDGSEL_128CLK,6 << 8
SYS,SYS_BODDGSelect,SYS_BODCTL_BODDGSEL_256CLK,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_BODDGSEL_Msk,0x07 << 8,SYS_BODCTL_BODDGSEL_256CLK,7 << 8
SYS,SYS_BODRSTENRadio,SYS_BODCTL_BOD_INTERRUPT_EN,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_BODRSTEN_Msk,0x01 << 3,0,0 << 3
SYS,SYS_BODRSTENRadio,SYS_BODCTL_BOD_RST_EN,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_BODRSTEN_Msk,0x01 << 3,SYS_BODCTL_BODRSTEN_Msk,1 << 3
SYS,SYS_BODLPM1Select,0,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_BODLPM_Msk,0x01 << 5,0,0 << 5
SYS,SYS_BODLPM1Select,1,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_BODLPM_Msk,0x01 << 5,SYS_BODCTL_BODLPM_Msk,1 << 5
SYS,SYS_BODLPM2Select,0,SYS->BODCTL,0x40000000 + 0x18,SYS_BODCTL_BODLPM_Msk,0x01 << 5,0,0 << 5
SYS,SYS_BODIntEnableCheckbox,0,NVIC->ISER[0],0xE000E100 + 0x00,BIT0,0x01 << 0,0 << 0,0 << 0
SYS,SYS_BODIntEnableCheckbox,1,NVIC->ISER[0],0xE000E100 + 0x00,BIT0,0x01 << 0,1 << 0,1 << 0
SYS,SYS_IVRENSelect,0,SYS->VREFCTL,0x40000000 + 0x28,SYS_VREFCTL_IVREN_Msk,0x01 << 3,0,0 << 3
SYS,SYS_IVRENSelect,1,SYS->VREFCTL,0x40000000 + 0x28,SYS_VREFCTL_IVREN_Msk,0x01 << 3,SYS_VREFCTL_IVREN_Msk,1 << 3
SYS,SYS_IVRSSelect,SYS_VREFCTL_IVRS_1_536_V,SYS->VREFCTL,0x40000000 + 0x28,SYS_VREFCTL_IVRS_Msk,0x07 << 0,0,0 << 0
SYS,SYS_IVRSSelect,SYS_VREFCTL_IVRS_2_048_V,SYS->VREFCTL,0x40000000 + 0x28,SYS_VREFCTL_IVRS_Msk,0x07 << 0,1,1 << 0
SYS,SYS_IVRSSelect,SYS_VREFCTL_IVRS_2_560_V,SYS->VREFCTL,0x40000000 + 0x28,SYS_VREFCTL_IVRS_Msk,0x07 << 0,2,2 << 0
SYS,SYS_IVRSSelect,SYS_VREFCTL_IVRS_3_072_V,SYS->VREFCTL,0x40000000 + 0x28,SYS_VREFCTL_IVRS_Msk,0x07 << 0,3,3 << 0
SYS,SYS_IVRSSelect,SYS_VREFCTL_IVRS_4_096_V,SYS->VREFCTL,0x40000000 + 0x28,SYS_VREFCTL_IVRS_Msk,0x07 << 0,4,4 << 0
SYS,SYS_HIRCTRIM_En,0
SYS,SYS_HIRCTRIM_En,1
SYS,SYS_HIRCTRIM_Error_Stop_En,0,SYS->HIRCTRIMCTL,0x40000000 + 0xF0,SYS_HIRCTRIMCTL_CESTOPEN_Msk,0x01 << 8,0,0 << 8
SYS,SYS_HIRCTRIM_Error_Stop_En,1,SYS->HIRCTRIMCTL,0x40000000 + 0xF0,SYS_HIRCTRIMCTL_CESTOPEN_Msk,0x01 << 8,SYS_HIRCTRIMCTL_CESTOPEN_Msk,1 << 8
SYS,SYS_HIRCTRIM_LoopSel,0,SYS->HIRCTRIMCTL,0x40000000 + 0xF0,SYS_HIRCTRIMCTL_LOOPSEL_Msk,0x03 << 4,0 << 4,0 << 4
SYS,SYS_HIRCTRIM_LoopSel,1,SYS->HIRCTRIMCTL,0x40000000 + 0xF0,SYS_HIRCTRIMCTL_LOOPSEL_Msk,0x03 << 4,1 << 4,1 << 4
SYS,SYS_HIRCTRIM_LoopSel,2,SYS->HIRCTRIMCTL,0x40000000 + 0xF0,SYS_HIRCTRIMCTL_LOOPSEL_Msk,0x03 << 4,2 << 4,2 << 4
SYS,SYS_HIRCTRIM_LoopSel,3,SYS->HIRCTRIMCTL,0x40000000 + 0xF0,SYS_HIRCTRIMCTL_LOOPSEL_Msk,0x03 << 4,3 << 4,3 << 4
SYS,SYS_HIRCTRIM_RetryCnt,0,SYS->HIRCTRIMCTL,0x40000000 + 0xF0,SYS_HIRCTRIMCTL_RETRYCNT_Msk,0x03 << 6,0 << 6,0 << 6
SYS,SYS_HIRCTRIM_RetryCnt,1,SYS->HIRCTRIMCTL,0x40000000 + 0xF0,SYS_HIRCTRIMCTL_RETRYCNT_Msk,0x03 << 6,1 << 6,1 << 6
SYS,SYS_HIRCTRIM_RetryCnt,2,SYS->HIRCTRIMCTL,0x40000000 + 0xF0,SYS_HIRCTRIMCTL_RETRYCNT_Msk,0x03 << 6,2 << 6,2 << 6
SYS,SYS_HIRCTRIM_RetryCnt,3,SYS->HIRCTRIMCTL,0x40000000 + 0xF0,SYS_HIRCTRIMCTL_RETRYCNT_Msk,0x03 << 6,3 << 6,3 << 6
SYS,SYS_HIRCTRIM_Ref_CLK,0,SYS->HIRCTRIMCTL,0x40000000 + 0xF0,SYS_HIRCTRIMCTL_REFCKSEL_Msk,0x01 << 10,0 << 10,0 << 10
SYS,SYS_HIRCTRIM_Ref_CLK,1,SYS->HIRCTRIMCTL,0x40000000 + 0xF0,SYS_HIRCTRIMCTL_REFCKSEL_Msk,0x01 << 10,1 << 10,1 << 10
SYS,SYS_HIRCTRIM_Boundary_En,0,SYS->HIRCTRIMCTL,0x40000000 + 0xF0,SYS_HIRCTRIMCTL_BOUNDEN_Msk,0x01 << 9,0 << 9,0 << 9
SYS,SYS_HIRCTRIM_Boundary_En,1,SYS->HIRCTRIMCTL,0x40000000 + 0xF0,SYS_HIRCTRIMCTL_BOUNDEN_Msk,0x01 << 9,1 << 9,1 << 9
SYS,SYS_HIRCTRIM_Boundary_Range,1,SYS->HIRCTRIMCTL,0x40000000 + 0xF0,SYS_HIRCTRIMCTL_BOUNDARY_Msk,0x1F << 16,1 << 16,1 << 16,Integer tag. Default = 8
SYS,SYS_HIRCTRIM_Boundary_Range,8,SYS->HIRCTRIMCTL,0x40000000 + 0xF0,SYS_HIRCTRIMCTL_BOUNDARY_Msk,0x1F << 16,8 << 16,8 << 16,Integer tag. Default = 8
SYS,SYS_HIRCTRIM_Boundary_Range,31,SYS->HIRCTRIMCTL,0x40000000 + 0xF0,SYS_HIRCTRIMCTL_BOUNDARY_Msk,0x1F << 16,31 << 16,31 << 16,Integer tag. Default = 8
SYS,SYS_HIRCTRIM_INT_En,0
SYS,SYS_HIRCTRIM_INT_En,1
SYS,SYS_HIRCTRIM_INT_Sel,2,SYS->HIRCTRIMIEN,0x40000000 + 0xF4,SYS_HIRCTRIMIEN_TFALIEN_Msk,0x01 << 1,1 << 1,1 << 1
SYS,SYS_HIRCTRIM_INT_Sel,4,SYS->HIRCTRIMIEN,0x40000000 + 0xF4,SYS_HIRCTRIMIEN_CLKEIEN_Msk,0x01 << 2,1 << 2,1 << 2
SYS,SYS_MIRCTRIM_En,0
SYS,SYS_MIRCTRIM_En,1
SYS,SYS_MIRCTRIM_Error_Stop_En,0,SYS->MIRCTRIMCTL,0x40000000 + 0x104,SYS_MIRCTRIMCTL_CESTOPEN_Msk,0x01 << 8,0 << 8,0 << 8
SYS,SYS_MIRCTRIM_Error_Stop_En,1,SYS->MIRCTRIMCTL,0x40000000 + 0x104,SYS_MIRCTRIMCTL_CESTOPEN_Msk,0x01 << 8,1 << 8,1 << 8
SYS,SYS_MIRCTRIM_LoopSel,1,SYS->MIRCTRIMCTL,0x40000000 + 0x104,SYS_MIRCTRIMCTL_LOOPSEL_Msk,0x03 << 4,1 << 4,1 << 4
SYS,SYS_MIRCTRIM_LoopSel,2,SYS->MIRCTRIMCTL,0x40000000 + 0x104,SYS_MIRCTRIMCTL_LOOPSEL_Msk,0x03 << 4,2 << 4,2 << 4
SYS,SYS_MIRCTRIM_LoopSel,3,SYS->MIRCTRIMCTL,0x40000000 + 0x104,SYS_MIRCTRIMCTL_LOOPSEL_Msk,0x03 << 4,3 << 4,3 << 4
SYS,SYS_MIRCTRIM_RetryCnt,0,SYS->MIRCTRIMCTL,0x40000000 + 0x104,SYS_MIRCTRIMCTL_RETRYCNT_Msk,0x03 << 6,0 << 6,0 << 6
SYS,SYS_MIRCTRIM_RetryCnt,1,SYS->MIRCTRIMCTL,0x40000000 + 0x104,SYS_MIRCTRIMCTL_RETRYCNT_Msk,0x03 << 6,1 << 6,1 << 6
SYS,SYS_MIRCTRIM_RetryCnt,2,SYS->MIRCTRIMCTL,0x40000000 + 0x104,SYS_MIRCTRIMCTL_RETRYCNT_Msk,0x03 << 6,2 << 6,2 << 6
SYS,SYS_MIRCTRIM_RetryCnt,3,SYS->MIRCTRIMCTL,0x40000000 + 0x104,SYS_MIRCTRIMCTL_RETRYCNT_Msk,0x03 << 6,3 << 6,3 << 6
SYS,SYS_MIRCTRIM_Ref_CLK,0,SYS->MIRCTRIMCTL,0x40000000 + 0x104,SYS_MIRCTRIMCTL_REFCKSEL_Msk,0x01 << 10,0 << 10,0 << 10
SYS,SYS_MIRCTRIM_Ref_CLK,1,SYS->MIRCTRIMCTL,0x40000000 + 0x104,SYS_MIRCTRIMCTL_REFCKSEL_Msk,0x01 << 10,1 << 10,1 << 10
SYS,SYS_MIRCTRIM_Boundary_En,0,SYS->MIRCTRIMCTL,0x40000000 + 0x104,SYS_MIRCTRIMCTL_BOUNDEN_Msk,0x01 << 9,0 << 9,0 << 9
SYS,SYS_MIRCTRIM_Boundary_En,1,SYS->MIRCTRIMCTL,0x40000000 + 0x104,SYS_MIRCTRIMCTL_BOUNDEN_Msk,0x01 << 9,1 << 9,1 << 9
SYS,SYS_MIRCTRIM_Boundary_Range,1,SYS->MIRCTRIMCTL,0x40000000 + 0x104,SYS_MIRCTRIMCTL_BOUNDARY_Msk,0x1F << 16,1 << 16,1 << 16,Integer tag. Default = 8
SYS,SYS_MIRCTRIM_Boundary_Range,8,SYS->MIRCTRIMCTL,0x40000000 + 0x104,SYS_MIRCTRIMCTL_BOUNDARY_Msk,0x1F << 16,8 << 16,8 << 16,Integer tag. Default = 8
SYS,SYS_MIRCTRIM_Boundary_Range,31,SYS->MIRCTRIMCTL,0x40000000 + 0x104,SYS_MIRCTRIMCTL_BOUNDARY_Msk,0x1F << 16,31 << 16,31 << 16,Integer tag. Default = 8
SYS,SYS_MIRCTRIM_INT_En,0
SYS,SYS_MIRCTRIM_INT_En,1
SYS,SYS_MIRCTRIM_INT_Sel,2,SYS->MIRCTRIMIEN,0x40000000 + 0x108,SYS_MIRCTRIMIEN_TFALIEN_Msk,0x01 <<1,1 << 1,1 << 1
SYS,SYS_MIRCTRIM_INT_Sel,4,SYS->MIRCTRIMIEN,0x40000000 + 0x108,SYS_MIRCTRIMIEN_CLKEIEN_Msk,0x01 << 2,1 << 2,1 << 2
CLK,CLK_HXT_FailDetectorRadio,0,CLK->CLKDCTL,0x40000200 + 0x70,CLK_CLKDCTL_HXTFDEN_Msk,0x01 << 4,0,0
CLK,CLK_HXT_FailDetectorRadio,1,CLK->CLKDCTL,0x40000200 + 0x70,CLK_CLKDCTL_HXTFDEN_Msk,0x01 << 4,CLK_CLKDCTL_HXTFDEN_Msk,0x1 << 4
CLK,CLK_HXT_RangeDetectorRadio,0,CLK->CLKDCTL,0x40000200 + 0x70,CLK_CLKDCTL_HXTFQDEN_Msk,0x01 << 16,0,0 << 16
CLK,CLK_HXT_RangeDetectorRadio,1,CLK->CLKDCTL,0x40000200 + 0x70,CLK_CLKDCTL_HXTFQDEN_Msk,0x01 << 16,CLK_CLKDCTL_HXTFQDEN_Msk,1 << 16
CLK,CLK_HXT_RangeUpperBoundInteger,0,CLK->CDUPB,0x40000200 + 0x78,CLK_CDUPB_UPERBD_Msk,0x3FF << 0,0,0
CLK,CLK_HXT_RangeUpperBoundInteger,512,CLK->CDUPB,0x40000200 + 0x78,CLK_CDUPB_UPERBD_Msk,0x3FF << 0,512,512
CLK,CLK_HXT_RangeUpperBoundInteger,1023,CLK->CDUPB,0x40000200 + 0x78,CLK_CDUPB_UPERBD_Msk,0x3FF << 0,1023,1023
CLK,CLK_HXT_RangeLowerBoundInteger,0,CLK->CDLOWB,0x40000200 + 0x7C,CLK_CDLOWB_LOWERBD_Msk,0x3FF << 0,0,0
CLK,CLK_HXT_RangeLowerBoundInteger,512,CLK->CDLOWB,0x40000200 + 0x7C,CLK_CDLOWB_LOWERBD_Msk,0x3FF << 0,512,512
CLK,CLK_HXT_RangeLowerBoundInteger,1023,CLK->CDLOWB,0x40000200 + 0x7C,CLK_CDLOWB_LOWERBD_Msk,0x3FF << 0,1023,1023
CLK,CLK_LXT_FailDetectorRadio,0,CLK->CLKDCTL,0x40000200 + 0x70,CLK_CLKDCTL_LXTFDEN_Msk,0x01 << 12,0,0 << 12
CLK,CLK_LXT_FailDetectorRadio,1,CLK->CLKDCTL,0x40000200 + 0x70,CLK_CLKDCTL_LXTFDEN_Msk,0x01 << 12,CLK_CLKDCTL_LXTFDEN_Msk,1 << 12
CLK,CLK_PDWK_IntEnableCheckbox,0,CLK->PWRCTL,0x40000200 + 0x00,CLK_PWRCTL_PDWKIEN_Msk,0x01 << 5,0,0 << 5
CLK,CLK_PDWK_IntEnableCheckbox,1,CLK->PWRCTL,0x40000200 + 0x00,CLK_PWRCTL_PDWKIEN_Msk,0x01 << 5,CLK_PWRCTL_PDWKIEN_Msk,1 << 5
CLK,CLK_CLKFAIL_IntEnableCheckbox,0,NVIC->ISER[0],0xE000E100 + 0x00,BIT4,0x01 << 4,0 << 4,0 << 4
CLK,CLK_CLKFAIL_IntEnableCheckbox,1,NVIC->ISER[0],0xE000E100 + 0x00,BIT4,0x01 << 4,1 << 4,1 << 4
CLK,CLK_Int_D0_Multipleselect,0,CLK->CLKDCTL,0x40000200 + 0x70,CLK_CLKDCTL_HXTFIEN_Msk | CLK_CLKDCTL_HXTFQIEN_Msk | CLK_CLKDCTL_LXTFIEN_Msk,(0x01 << 5) | (0x01 << 17) | (0x01 << 13),0,0
CLK,CLK_Int_D1_Multipleselect,0,CLK->CLKDCTL,0x40000200 + 0x70,CLK_CLKDCTL_HXTFIEN_Msk | CLK_CLKDCTL_HXTFQIEN_Msk | CLK_CLKDCTL_LXTFIEN_Msk,(0x01 << 5) | (0x01 << 17) | (0x01 << 13),0,0
CLK,CLK_Int_D1_Multipleselect,CLK_CLKDCTL_LXTFIEN_Msk,CLK->CLKDCTL,0x40000200 + 0x70,CLK_CLKDCTL_HXTFIEN_Msk | CLK_CLKDCTL_HXTFQIEN_Msk | CLK_CLKDCTL_LXTFIEN_Msk,(0x01 << 5) | (0x01 << 17) | (0x01 << 13),1 << 13,1 << 13
CLK,CLK_Int_D2_Multipleselect,0,CLK->CLKDCTL,0x40000200 + 0x70,CLK_CLKDCTL_HXTFIEN_Msk | CLK_CLKDCTL_HXTFQIEN_Msk | CLK_CLKDCTL_LXTFIEN_Msk,(0x01 << 5) | (0x01 << 17) | (0x01 << 13),0,0
CLK,CLK_Int_D2_Multipleselect,CLK_CLKDCTL_HXTFQIEN_Msk,CLK->CLKDCTL,0x40000200 + 0x70,CLK_CLKDCTL_HXTFIEN_Msk | CLK_CLKDCTL_HXTFQIEN_Msk | CLK_CLKDCTL_LXTFIEN_Msk,(0x01 << 5) | (0x01 << 17) | (0x01 << 13),1 << 17,1 << 17
CLK,CLK_Int_D3_Multipleselect,0,CLK->CLKDCTL,0x40000200 + 0x70,CLK_CLKDCTL_HXTFIEN_Msk | CLK_CLKDCTL_HXTFQIEN_Msk | CLK_CLKDCTL_LXTFIEN_Msk,(0x01 << 5) | (0x01 << 17) | (0x01 << 13),0,0
CLK,CLK_Int_D3_Multipleselect,CLK_CLKDCTL_HXTFQIEN_Msk,CLK->CLKDCTL,0x40000200 + 0x70,CLK_CLKDCTL_HXTFIEN_Msk | CLK_CLKDCTL_HXTFQIEN_Msk | CLK_CLKDCTL_LXTFIEN_Msk,(0x01 << 5) | (0x01 << 17) | (0x01 << 13),1 << 17,1 << 17
CLK,CLK_Int_D3_Multipleselect,CLK_CLKDCTL_LXTFIEN_Msk,CLK->CLKDCTL,0x40000200 + 0x70,CLK_CLKDCTL_HXTFIEN_Msk | CLK_CLKDCTL_HXTFQIEN_Msk | CLK_CLKDCTL_LXTFIEN_Msk,(0x01 << 5) | (0x01 << 17) | (0x01 << 13),1 << 13,1 << 13
CLK,CLK_Int_D4_Multipleselect,0,CLK->CLKDCTL,0x40000200 + 0x70,CLK_CLKDCTL_HXTFIEN_Msk | CLK_CLKDCTL_HXTFQIEN_Msk | CLK_CLKDCTL_LXTFIEN_Msk,(0x01 << 5) | (0x01 << 17) | (0x01 << 13),0,0
CLK,CLK_Int_D4_Multipleselect,CLK_CLKDCTL_HXTFIEN_Msk,CLK->CLKDCTL,0x40000200 + 0x70,CLK_CLKDCTL_HXTFIEN_Msk | CLK_CLKDCTL_HXTFQIEN_Msk | CLK_CLKDCTL_LXTFIEN_Msk,(0x01 << 5) | (0x01 << 17) | (0x01 << 13),1 << 5,1 << 5
CLK,CLK_Int_D5_Multipleselect,0,CLK->CLKDCTL,0x40000200 + 0x70,CLK_CLKDCTL_HXTFIEN_Msk | CLK_CLKDCTL_HXTFQIEN_Msk | CLK_CLKDCTL_LXTFIEN_Msk,(0x01 << 5) | (0x01 << 17) | (0x01 << 13),0,0
CLK,CLK_Int_D5_Multipleselect,CLK_CLKDCTL_HXTFIEN_Msk,CLK->CLKDCTL,0x40000200 + 0x70,CLK_CLKDCTL_HXTFIEN_Msk | CLK_CLKDCTL_HXTFQIEN_Msk | CLK_CLKDCTL_LXTFIEN_Msk,(0x01 << 5) | (0x01 << 17) | (0x01 << 13),1 << 5,1 << 5
CLK,CLK_Int_D5_Multipleselect,CLK_CLKDCTL_LXTFIEN_Msk,CLK->CLKDCTL,0x40000200 + 0x70,CLK_CLKDCTL_HXTFIEN_Msk | CLK_CLKDCTL_HXTFQIEN_Msk | CLK_CLKDCTL_LXTFIEN_Msk,(0x01 << 5) | (0x01 << 17) | (0x01 << 13),1 << 13,1 << 13
CLK,CLK_Int_D6_Multipleselect,0,CLK->CLKDCTL,0x40000200 + 0x70,CLK_CLKDCTL_HXTFIEN_Msk | CLK_CLKDCTL_HXTFQIEN_Msk | CLK_CLKDCTL_LXTFIEN_Msk,(0x01 << 5) | (0x01 << 17) | (0x01 << 13),0,0
CLK,CLK_Int_D6_Multipleselect,CLK_CLKDCTL_HXTFIEN_Msk,CLK->CLKDCTL,0x40000200 + 0x70,CLK_CLKDCTL_HXTFIEN_Msk | CLK_CLKDCTL_HXTFQIEN_Msk | CLK_CLKDCTL_LXTFIEN_Msk,(0x01 << 5) | (0x01 << 17) | (0x01 << 13),1 << 5,1 << 5
CLK,CLK_Int_D6_Multipleselect,CLK_CLKDCTL_HXTFQIEN_Msk,CLK->CLKDCTL,0x40000200 + 0x70,CLK_CLKDCTL_HXTFIEN_Msk | CLK_CLKDCTL_HXTFQIEN_Msk | CLK_CLKDCTL_LXTFIEN_Msk,(0x01 << 5) | (0x01 << 17) | (0x01 << 13),1 << 17,1 << 17
CLK,CLK_Int_D7_Multipleselect,0,CLK->CLKDCTL,0x40000200 + 0x70,CLK_CLKDCTL_HXTFIEN_Msk | CLK_CLKDCTL_HXTFQIEN_Msk | CLK_CLKDCTL_LXTFIEN_Msk,(0x01 << 5) | (0x01 << 17) | (0x01 << 13),0,0
CLK,CLK_Int_D7_Multipleselect,CLK_CLKDCTL_HXTFIEN_Msk,CLK->CLKDCTL,0x40000200 + 0x70,CLK_CLKDCTL_HXTFIEN_Msk | CLK_CLKDCTL_HXTFQIEN_Msk | CLK_CLKDCTL_LXTFIEN_Msk,(0x01 << 5) | (0x01 << 17) | (0x01 << 13),1 << 5,1 << 5
CLK,CLK_Int_D7_Multipleselect,CLK_CLKDCTL_HXTFQIEN_Msk,CLK->CLKDCTL,0x40000200 + 0x70,CLK_CLKDCTL_HXTFIEN_Msk | CLK_CLKDCTL_HXTFQIEN_Msk | CLK_CLKDCTL_LXTFIEN_Msk,(0x01 << 5) | (0x01 << 17) | (0x01 << 13),1 << 17,1 << 17
CLK,CLK_Int_D7_Multipleselect,CLK_CLKDCTL_LXTFIEN_Msk,CLK->CLKDCTL,0x40000200 + 0x70,CLK_CLKDCTL_HXTFIEN_Msk | CLK_CLKDCTL_HXTFQIEN_Msk | CLK_CLKDCTL_LXTFIEN_Msk,(0x01 << 5) | (0x01 << 17) | (0x01 << 13),1 << 13,1 << 13
CLK,CLK_PowerDownEnableRadio,0
CLK,CLK_PowerDownEnableRadio,1
CLK,CLK_PowerDownModeSelect,CLK_PMUCTL_PDMSEL_PD,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_PDMSEL_Msk,0x07 << 0,CLK_PMUCTL_PDMSEL_PD,0 << 0
CLK,CLK_PowerDownModeSelect,CLK_PMUCTL_PDMSEL_FWPD,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_PDMSEL_Msk,0x07 << 0,CLK_PMUCTL_PDMSEL_FWPD,2 << 0
CLK,CLK_PowerDownModeSelect,CLK_PMUCTL_PDMSEL_DPD,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_PDMSEL_Msk,0x07 << 0,CLK_PMUCTL_PDMSEL_DPD,6 << 0
CLK,CLK_PowerDownIsDPDHidden,0
CLK,CLK_PowerDownIsDPDHidden,1
CLK,CLK_WKPINDebounceEnableRadio,0,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_WKPINDBEN_Msk,0x01 << 22,0,0
CLK,CLK_WKPINDebounceEnableRadio,1,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_WKPINDBEN_Msk,0x01 << 22,CLK_PMUCTL_WKPINDBEN_Msk,1 << 22
CLK,CLK_DPDWKPIN0Select,CLK_DPDWKPIN0_DISABLE,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_WKPINEN0_Msk,0x03 << 16,CLK_DPDWKPIN0_DISABLE,0 << 16
CLK,CLK_DPDWKPIN0Select,CLK_DPDWKPIN0_RISING,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_WKPINEN0_Msk,0x03 << 16,CLK_DPDWKPIN0_RISING,1 << 16
CLK,CLK_DPDWKPIN0Select,CLK_DPDWKPIN0_FALLING,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_WKPINEN0_Msk,0x03 << 16,CLK_DPDWKPIN0_FALLING,2 << 16
CLK,CLK_DPDWKPIN0Select,CLK_DPDWKPIN0_BOTHEDGE,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_WKPINEN0_Msk,0x03 << 16,CLK_DPDWKPIN0_BOTHEDGE,3 << 16
CLK,CLK_DPDWKPIN1Select,CLK_DPDWKPIN1_DISABLE,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_WKPINEN1_Msk,0x03 << 24,CLK_DPDWKPIN1_DISABLE,0 << 24
CLK,CLK_DPDWKPIN1Select,CLK_DPDWKPIN1_RISING,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_WKPINEN1_Msk,0x03 << 24,CLK_DPDWKPIN1_RISING,1 << 24
CLK,CLK_DPDWKPIN1Select,CLK_DPDWKPIN1_FALLING,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_WKPINEN1_Msk,0x03 << 24,CLK_DPDWKPIN1_FALLING,2 << 24
CLK,CLK_DPDWKPIN1Select,CLK_DPDWKPIN1_BOTHEDGE,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_WKPINEN1_Msk,0x03 << 24,CLK_DPDWKPIN1_BOTHEDGE,3 << 24
CLK,CLK_DPDWKPIN2Select,CLK_DPDWKPIN2_DISABLE,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_WKPINEN2_Msk,0x03 << 26,CLK_DPDWKPIN2_DISABLE,0 << 26
CLK,CLK_DPDWKPIN2Select,CLK_DPDWKPIN2_RISING,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_WKPINEN2_Msk,0x03 << 26,CLK_DPDWKPIN2_RISING,1 << 26
CLK,CLK_DPDWKPIN2Select,CLK_DPDWKPIN2_FALLING,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_WKPINEN2_Msk,0x03 << 26,CLK_DPDWKPIN2_FALLING,2 << 26
CLK,CLK_DPDWKPIN2Select,CLK_DPDWKPIN2_BOTHEDGE,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_WKPINEN2_Msk,0x03 << 26,CLK_DPDWKPIN2_BOTHEDGE,3 << 26
CLK,CLK_DPDWKPIN3Select,CLK_DPDWKPIN3_DISABLE,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_WKPINEN3_Msk,0x03 << 28,CLK_DPDWKPIN3_DISABLE,0 << 28
CLK,CLK_DPDWKPIN3Select,CLK_DPDWKPIN3_RISING,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_WKPINEN3_Msk,0x03 << 28,CLK_DPDWKPIN3_RISING,1 << 28
CLK,CLK_DPDWKPIN3Select,CLK_DPDWKPIN3_FALLING,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_WKPINEN3_Msk,0x03 << 28,CLK_DPDWKPIN3_FALLING,2 << 28
CLK,CLK_DPDWKPIN3Select,CLK_DPDWKPIN3_BOTHEDGE,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_WKPINEN3_Msk,0x03 << 28,CLK_DPDWKPIN3_BOTHEDGE,3 << 28
CLK,CLK_DPDWKPIN4Select,CLK_DPDWKPIN4_DISABLE,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_WKPINEN4_Msk,0x03 << 30,CLK_DPDWKPIN4_DISABLE,0 << 30
CLK,CLK_DPDWKPIN4Select,CLK_DPDWKPIN4_RISING,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_WKPINEN4_Msk,0x03 << 30,CLK_DPDWKPIN4_RISING,1 << 30
CLK,CLK_DPDWKPIN4Select,CLK_DPDWKPIN4_FALLING,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_WKPINEN4_Msk,0x03 << 30,CLK_DPDWKPIN4_FALLING,2 << 30
CLK,CLK_DPDWKPIN4Select,CLK_DPDWKPIN4_BOTHEDGE,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_WKPINEN4_Msk,0x03 << 30,CLK_DPDWKPIN4_BOTHEDGE,3 << 30
CLK,CLK_DPDWKPIN0EnableHidden,0
CLK,CLK_DPDWKPIN0EnableHidden,1
CLK,CLK_DPDWKPIN1EnableHidden,0
CLK,CLK_DPDWKPIN1EnableHidden,1
CLK,CLK_DPDWKPIN2EnableHidden,0
CLK,CLK_DPDWKPIN2EnableHidden,1
CLK,CLK_DPDWKPIN3EnableHidden,0
CLK,CLK_DPDWKPIN3EnableHidden,1
CLK,CLK_DPDWKPIN4EnableHidden,0
CLK,CLK_DPDWKPIN4EnableHidden,1
CLK,CLK_DPDRTCWKEnableRadio,0,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUSTS_RTCWK_Msk,0x01 << 23,0,0 << 23
CLK,CLK_DPDRTCWKEnableRadio,1,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUSTS_RTCWK_Msk,0x01 << 23,CLK_PMUSTS_RTCWK_Msk,1 << 23
CLK,CLK_DPDWKTMREnableRadio,0,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUSTS_TMRWK_Msk,0x01 << 8,0,0 << 8
CLK,CLK_DPDWKTMREnableRadio,1,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUSTS_TMRWK_Msk,0x01 << 8,CLK_PMUSTS_TMRWK_Msk,1 << 8
CLK,CLK_DPDWKTMRIntervalSelect,CLK_PMUCTL_WKTMRIS_128,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_WKTMRIS_Msk,0x07 << 9,CLK_PMUCTL_WKTMRIS_128,0 << 9
CLK,CLK_DPDWKTMRIntervalSelect,CLK_PMUCTL_WKTMRIS_256,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_WKTMRIS_Msk,0x07 << 9,CLK_PMUCTL_WKTMRIS_256,1 << 9
CLK,CLK_DPDWKTMRIntervalSelect,CLK_PMUCTL_WKTMRIS_512,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_WKTMRIS_Msk,0x07 << 9,CLK_PMUCTL_WKTMRIS_512,2 << 9
CLK,CLK_DPDWKTMRIntervalSelect,CLK_PMUCTL_WKTMRIS_1024,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_WKTMRIS_Msk,0x07 << 9,CLK_PMUCTL_WKTMRIS_1024,3 << 9
CLK,CLK_DPDWKTMRIntervalSelect,CLK_PMUCTL_WKTMRIS_4096,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_WKTMRIS_Msk,0x07 << 9,CLK_PMUCTL_WKTMRIS_4096,4 << 9
CLK,CLK_DPDWKTMRIntervalSelect,CLK_PMUCTL_WKTMRIS_8192,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_WKTMRIS_Msk,0x07 << 9,CLK_PMUCTL_WKTMRIS_8192,5 << 9
CLK,CLK_DPDWKTMRIntervalSelect,CLK_PMUCTL_WKTMRIS_16384,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_WKTMRIS_Msk,0x07 << 9,CLK_PMUCTL_WKTMRIS_16384,6 << 9
CLK,CLK_DPDWKTMRIntervalSelect,CLK_PMUCTL_WKTMRIS_32768,CLK->PMUCTL,0x40000200 + 0x90,CLK_PMUCTL_WKTMRIS_Msk,0x07 << 9,CLK_PMUCTL_WKTMRIS_32768,7 << 9
RTC,RTC_TickIntervalSelect,RTC_TICK_1_SEC,RTC->TICK,0x40041000 + 0x30,RTC_TICK_TICK_Msk,0x07 << 0,RTC_TICK_1_SEC,0 << 0
RTC,RTC_TickIntervalSelect,RTC_TICK_1_2_SEC,RTC->TICK,0x40041000 + 0x30,RTC_TICK_TICK_Msk,0x07 << 0,RTC_TICK_1_2_SEC,1 << 0
RTC,RTC_TickIntervalSelect,RTC_TICK_1_4_SEC,RTC->TICK,0x40041000 + 0x30,RTC_TICK_TICK_Msk,0x07 << 0,RTC_TICK_1_4_SEC,2 << 0
RTC,RTC_TickIntervalSelect,RTC_TICK_1_8_SEC,RTC->TICK,0x40041000 + 0x30,RTC_TICK_TICK_Msk,0x07 << 0,RTC_TICK_1_8_SEC,3 << 0
RTC,RTC_TickIntervalSelect,RTC_TICK_1_16_SEC,RTC->TICK,0x40041000 + 0x30,RTC_TICK_TICK_Msk,0x07 << 0,RTC_TICK_1_16_SEC,4 << 0
RTC,RTC_TickIntervalSelect,RTC_TICK_1_32_SEC,RTC->TICK,0x40041000 + 0x30,RTC_TICK_TICK_Msk,0x07 << 0,RTC_TICK_1_32_SEC,5 << 0
RTC,RTC_TickIntervalSelect,RTC_TICK_1_64_SEC,RTC->TICK,0x40041000 + 0x30,RTC_TICK_TICK_Msk,0x07 << 0,RTC_TICK_1_64_SEC,6 << 0
RTC,RTC_TickIntervalSelect,RTC_TICK_1_128_SEC,RTC->TICK,0x40041000 + 0x30,RTC_TICK_TICK_Msk,0x07 << 0,RTC_TICK_1_128_SEC,7 << 0
RTC,RTC_TimeScaleRadio,RTC_CLOCK_12,RTC->CLKFMT,0x40041000 + 0x14,RTC_CLKFMT_24HEN_Msk,0x01 << 0,0 << 0,0 << 0
RTC,RTC_TimeScaleRadio,RTC_CLOCK_24,RTC->CLKFMT,0x40041000 + 0x14,RTC_CLKFMT_24HEN_Msk,0x01 << 0,1 << 0,1 << 0
RTC,RTC_TimeScaleHidden
RTC,RTC_TimeScaleHidden
RTC,RTC_InitDateTimeEnableRadio,0,RTC->INIT,0x40041000 + 0x00,RTC_INIT_ACTIVE_Msk,0x01 << 0,1 << 0,1 << 0,sw will override the register value to default, thus the INIT register will also be activated.
RTC,RTC_InitDateTimeEnableRadio,1,RTC->INIT,0x40041000 + 0x00,RTC_INIT_ACTIVE_Msk,0x01 << 0,1 << 0,1 << 0
RTC,RTC_CurrentYearInteger,2000,RTC->CAL,0x40041000 + 0x10,RTC_CAL_TENYEAR_Msk | RTC_CAL_YEAR_Msk,0xFF << 16,0x00 << 16,0x00 << 16
RTC,RTC_CurrentYearInteger,2015,RTC->CAL,0x40041000 + 0x10,RTC_CAL_TENYEAR_Msk | RTC_CAL_YEAR_Msk,0xFF << 16,0x15 << 16,0x15 << 16
RTC,RTC_CurrentYearInteger,2099,RTC->CAL,0x40041000 + 0x10,RTC_CAL_TENYEAR_Msk | RTC_CAL_YEAR_Msk,0xFF << 16,0x99 << 16,0x99 << 16
RTC,RTC_CurrentMonthInteger,1,RTC->CAL,0x40041000 + 0x10,RTC_CAL_TENMON_Msk | RTC_CAL_MON_Msk,0x1F << 8,0x01 << 8,0x01 << 8
RTC,RTC_CurrentMonthInteger,8,RTC->CAL,0x40041000 + 0x10,RTC_CAL_TENMON_Msk | RTC_CAL_MON_Msk,0x1F << 8,0x08 << 8,0x08 << 8
RTC,RTC_CurrentMonthInteger,12,RTC->CAL,0x40041000 + 0x10,RTC_CAL_TENMON_Msk | RTC_CAL_MON_Msk,0x1F << 8,0x12 << 8,0x12 << 8
RTC,RTC_CurrentDate1Integer,1,RTC->CAL,0x40041000 + 0x10,RTC_CAL_TENDAY_Msk | RTC_CAL_DAY_Msk,0x3F << 0,0x01 << 0,0x01 << 0
RTC,RTC_CurrentDate1Integer,8,RTC->CAL,0x40041000 + 0x10,RTC_CAL_TENDAY_Msk | RTC_CAL_DAY_Msk,0x3F << 0,0x08 << 0,0x08 << 0
RTC,RTC_CurrentDate1Integer,31,RTC->CAL,0x40041000 + 0x10,RTC_CAL_TENDAY_Msk | RTC_CAL_DAY_Msk,0x3F << 0,0x31 << 0,0x31 << 0
RTC,RTC_CurrentDate2Integer,1,RTC->CAL,0x40041000 + 0x10,RTC_CAL_TENDAY_Msk | RTC_CAL_DAY_Msk,0x3F << 0,0x01 << 0,0x01 << 0
RTC,RTC_CurrentDate2Integer,8,RTC->CAL,0x40041000 + 0x10,RTC_CAL_TENDAY_Msk | RTC_CAL_DAY_Msk,0x3F << 0,0x08 << 0,0x08 << 0
RTC,RTC_CurrentDate2Integer,30,RTC->CAL,0x40041000 + 0x10,RTC_CAL_TENDAY_Msk | RTC_CAL_DAY_Msk,0x3F << 0,0x30 << 0,0x30 << 0
RTC,RTC_CurrentDate3Integer,1,RTC->CAL,0x40041000 + 0x10,RTC_CAL_TENDAY_Msk | RTC_CAL_DAY_Msk,0x3F << 0,0x01 << 0,0x01 << 0
RTC,RTC_CurrentDate3Integer,8,RTC->CAL,0x40041000 + 0x10,RTC_CAL_TENDAY_Msk | RTC_CAL_DAY_Msk,0x3F << 0,0x08 << 0,0x08 << 0
RTC,RTC_CurrentDate3Integer,29,RTC->CAL,0x40041000 + 0x10,RTC_CAL_TENDAY_Msk | RTC_CAL_DAY_Msk,0x3F << 0,0x29 << 0,0x29 << 0
RTC,RTC_CurrentDate4Integer,1,RTC->CAL,0x40041000 + 0x10,RTC_CAL_TENDAY_Msk | RTC_CAL_DAY_Msk,0x3F << 0,0x01 << 0,0x01 << 0
RTC,RTC_CurrentDate4Integer,8,RTC->CAL,0x40041000 + 0x10,RTC_CAL_TENDAY_Msk | RTC_CAL_DAY_Msk,0x3F << 0,0x08 << 0,0x08 << 0
RTC,RTC_CurrentDate4Integer,28,RTC->CAL,0x40041000 + 0x10,RTC_CAL_TENDAY_Msk | RTC_CAL_DAY_Msk,0x3F << 0,0x28 << 0,0x28 << 0
RTC,RTC_CurrentDOWSelect,RTC_SUNDAY,RTC->WEEKDAY,0x40041000 + 0x18,RTC_WEEKDAY_WEEKDAY_Msk,0x07 << 0,0 << 0,0 << 0
RTC,RTC_CurrentDOWSelect,RTC_MONDAY,RTC->WEEKDAY,0x40041000 + 0x18,RTC_WEEKDAY_WEEKDAY_Msk,0x07 << 0,1 << 0,1 << 0
RTC,RTC_CurrentDOWSelect,RTC_TUESDAY,RTC->WEEKDAY,0x40041000 + 0x18,RTC_WEEKDAY_WEEKDAY_Msk,0x07 << 0,2 << 0,2 << 0
RTC,RTC_CurrentDOWSelect,RTC_WEDNESDAY,RTC->WEEKDAY,0x40041000 + 0x18,RTC_WEEKDAY_WEEKDAY_Msk,0x07 << 0,3 << 0,3 << 0
RTC,RTC_CurrentDOWSelect,RTC_THURSDAY,RTC->WEEKDAY,0x40041000 + 0x18,RTC_WEEKDAY_WEEKDAY_Msk,0x07 << 0,4 << 0,4 << 0
RTC,RTC_CurrentDOWSelect,RTC_FRIDAY,RTC->WEEKDAY,0x40041000 + 0x18,RTC_WEEKDAY_WEEKDAY_Msk,0x07 << 0,5 << 0,5 << 0
RTC,RTC_CurrentDOWSelect,RTC_SATURDAY,RTC->WEEKDAY,0x40041000 + 0x18,RTC_WEEKDAY_WEEKDAY_Msk,0x07 << 0,6 << 0,6 << 0
RTC,RTC_CurrentAmPmSelect,RTC_AM,RTC->TIME,0x40041000 + 0x0C,BIT21,0x01 << 21,0 << 21,0 << 21
RTC,RTC_CurrentAmPmSelect,RTC_PM,RTC->TIME,0x40041000 + 0x0C,BIT21,0x01 << 21,1 << 21,1 << 21
RTC,RTC_CurrentHour12Integer,1,RTC->TIME,0x40041000 + 0x0C,BIT20  | RTC_TIME_HR_Msk,0x1F << 16,0x01 << 16,0x01 << 16
RTC,RTC_CurrentHour12Integer,12,RTC->TIME,0x40041000 + 0x0C,BIT20  | RTC_TIME_HR_Msk,0x1F << 16,0x12 << 16,0x12 << 16
RTC,RTC_CurrentHour24Integer,0,RTC->TIME,0x40041000 + 0x0C,RTC_TIME_TENHR_Msk | RTC_TIME_HR_Msk,0x3F << 16,0x00 << 16,0x00 << 16
RTC,RTC_CurrentHour24Integer,23,RTC->TIME,0x40041000 + 0x0C,RTC_TIME_TENHR_Msk | RTC_TIME_HR_Msk,0x3F << 16,0x23 << 16,0x23 << 16
RTC,RTC_CurrentMinuteInteger,0,RTC->TIME,0x40041000 + 0x0C,RTC_TIME_TENMIN_Msk | RTC_TIME_MIN_Msk,0x7F << 8,0x00 << 8,0x00 << 8
RTC,RTC_CurrentMinuteInteger,59,RTC->TIME,0x40041000 + 0x0C,RTC_TIME_TENMIN_Msk | RTC_TIME_MIN_Msk,0x7F << 8,0x59 << 8,0x59 << 8
RTC,RTC_CurrentSecondInteger,0,RTC->TIME,0x40041000 + 0x0C,RTC_TIME_TENSEC_Msk | RTC_TIME_SEC_Msk,0x7F << 0,0x00 << 0,0x00 << 0
RTC,RTC_CurrentSecondInteger,59,RTC->TIME,0x40041000 + 0x0C,RTC_TIME_TENSEC_Msk | RTC_TIME_SEC_Msk,0x7F << 0,0x59 << 0,0x59 << 0
RTC,RTC_AlarmEnableRadio,0
RTC,RTC_AlarmEnableRadio,1
RTC,RTC_AlarmYearInteger,2000,RTC->CALM,0x40041000 + 0x20,RTC_CALM_TENYEAR_Msk | RTC_CALM_YEAR_Msk,0xFF << 16,0x00 << 16,0x00 << 16
RTC,RTC_AlarmYearInteger,2099,RTC->CALM,0x40041000 + 0x20,RTC_CALM_TENYEAR_Msk | RTC_CALM_YEAR_Msk,0xFF << 16,0x99 << 16,0x99 << 16
RTC,RTC_AlarmMonthInteger,1,RTC->CALM,0x40041000 + 0x20,RTC_CALM_TENMON_Msk | RTC_CALM_MON_Msk,0x1F << 8,0x01 << 8,0x01 << 8
RTC,RTC_AlarmMonthInteger,12,RTC->CALM,0x40041000 + 0x20,RTC_CALM_TENMON_Msk | RTC_CALM_MON_Msk,0x1F << 8,0x12 << 8,0x12 << 8
RTC,RTC_AlarmDate1Integer,1,RTC->CALM,0x40041000 + 0x20,RTC_CALM_TENDAY_Msk | RTC_CALM_DAY_Msk,0x3F << 0,0x01 << 0,0x01 << 0
RTC,RTC_AlarmDate1Integer,31,RTC->CALM,0x40041000 + 0x20,RTC_CALM_TENDAY_Msk | RTC_CALM_DAY_Msk,0x3F << 0,0x31 << 0,0x31 << 0
RTC,RTC_AlarmDate2Integer,1,RTC->CALM,0x40041000 + 0x20,RTC_CALM_TENDAY_Msk | RTC_CALM_DAY_Msk,0x3F << 0,0x01 << 0,0x01 << 0
RTC,RTC_AlarmDate2Integer,30,RTC->CALM,0x40041000 + 0x20,RTC_CALM_TENDAY_Msk | RTC_CALM_DAY_Msk,0x3F << 0,0x30 << 0,0x30 << 0
RTC,RTC_AlarmDate3Integer,1,RTC->CALM,0x40041000 + 0x20,RTC_CALM_TENDAY_Msk | RTC_CALM_DAY_Msk,0x3F << 0,0x01 << 0,0x01 << 0
RTC,RTC_AlarmDate3Integer,29,RTC->CALM,0x40041000 + 0x20,RTC_CALM_TENDAY_Msk | RTC_CALM_DAY_Msk,0x3F << 0,0x29 << 0,0x29 << 0
RTC,RTC_AlarmDate4Integer,1,RTC->CALM,0x40041000 + 0x20,RTC_CALM_TENDAY_Msk | RTC_CALM_DAY_Msk,0x3F << 0,0x01 << 0,0x01 << 0
RTC,RTC_AlarmDate4Integer,28,RTC->CALM,0x40041000 + 0x20,RTC_CALM_TENDAY_Msk | RTC_CALM_DAY_Msk,0x3F << 0,0x28 << 0,0x28 << 0
RTC,RTC_AlarmAmPmSelect,RTC_AM,RTC->TALM,0x40041000 + 0x1C,BIT21,0x01 << 21,0 << 21,0 << 21
RTC,RTC_AlarmAmPmSelect,RTC_PM,RTC->TALM,0x40041000 + 0x1C,BIT21,0x01 << 21,1 << 21,1 << 21
RTC,RTC_AlarmHour12Integer,1,RTC->TALM,0x40041000 + 0x1C,BIT20 | RTC_TALM_HR_Msk,0x1F << 16,0x01 << 16,0x01 << 16
RTC,RTC_AlarmHour12Integer,12,RTC->TALM,0x40041000 + 0x1C,BIT20 | RTC_TALM_HR_Msk,0x1F << 16,0x12 << 16,0x12 << 16
RTC,RTC_AlarmHour24Integer,0,RTC->TALM,0x40041000 + 0x1C,RTC_TALM_TENHR_Msk | RTC_TALM_HR_Msk,0x3F << 16,0x00 << 16,0x00 << 16
RTC,RTC_AlarmHour24Integer,23,RTC->TALM,0x40041000 + 0x1C,RTC_TALM_TENHR_Msk | RTC_TALM_HR_Msk,0x3F << 16,0x23 << 16,0x23 << 16
RTC,RTC_AlarmMinuteInteger,0,RTC->TALM,0x40041000 + 0x1C,RTC_TALM_TENMIN_Msk | RTC_TALM_MIN_Msk,0x7F << 8,0x00 << 8,0x00 << 8
RTC,RTC_AlarmMinuteInteger,59,RTC->TALM,0x40041000 + 0x1C,RTC_TALM_TENMIN_Msk | RTC_TALM_MIN_Msk,0x7F << 8,0x59 << 8,0x59 << 8
RTC,RTC_AlarmSecondInteger,0,RTC->TALM,0x40041000 + 0x1C,RTC_TALM_TENSEC_Msk | RTC_TALM_SEC_Msk,0x7F << 0,0x00 << 0,0x00 << 0
RTC,RTC_AlarmSecondInteger,59,RTC->TALM,0x40041000 + 0x1C,RTC_TALM_TENSEC_Msk | RTC_TALM_SEC_Msk,0x7F << 0,0x59 << 0,0x59 << 0
RTC,RTC_AlarmMaskEnableRadio,0
RTC,RTC_AlarmMaskEnableRadio,1
RTC,RTC_CanlendarAlarmMaskYearSelect,NUCODEGEN_RTC_ALARM_MASK_DISABLE,RTC->CAMSK,0x40041000 + 0x38,RTC_CAMSK_MTENYEAR_Msk | RTC_CAMSK_MYEAR_Msk,0x03 << 4,0x00 << 4,0x00 << 4
RTC,RTC_CanlendarAlarmMaskYearSelect,NUCODEGEN_RTC_ALARM_MASK_ONE_DIGIT,RTC->CAMSK,0x40041000 + 0x38,RTC_CAMSK_MTENYEAR_Msk | RTC_CAMSK_MYEAR_Msk,0x03 << 4,0x01 << 4,0x01 << 4
RTC,RTC_CanlendarAlarmMaskYearSelect,NUCODEGEN_RTC_ALARM_MASK_TEN_DIGIT,RTC->CAMSK,0x40041000 + 0x38,RTC_CAMSK_MTENYEAR_Msk | RTC_CAMSK_MYEAR_Msk,0x03 << 4,0x02 << 4,0x02 << 4
RTC,RTC_CanlendarAlarmMaskYearSelect,NUCODEGEN_RTC_ALARM_MASK_BOTH_DIGIT,RTC->CAMSK,0x40041000 + 0x38,RTC_CAMSK_MTENYEAR_Msk | RTC_CAMSK_MYEAR_Msk,0x03 << 4,0x03 << 4,0x03 << 4
RTC,RTC_CanlendarAlarmMaskMonthSelect,NUCODEGEN_RTC_ALARM_MASK_DISABLE,RTC->CAMSK,0x40041000 + 0x38,RTC_CAMSK_MTENMON_Msk | RTC_CAMSK_MMON_Msk,0x03 << 2,0x00 << 2,0x00 << 2
RTC,RTC_CanlendarAlarmMaskMonthSelect,NUCODEGEN_RTC_ALARM_MASK_ONE_DIGIT,RTC->CAMSK,0x40041000 + 0x38,RTC_CAMSK_MTENMON_Msk | RTC_CAMSK_MMON_Msk,0x03 << 2,0x01 << 2,0x01 << 2
RTC,RTC_CanlendarAlarmMaskMonthSelect,NUCODEGEN_RTC_ALARM_MASK_TEN_DIGIT,RTC->CAMSK,0x40041000 + 0x38,RTC_CAMSK_MTENMON_Msk | RTC_CAMSK_MMON_Msk,0x03 << 2,0x02 << 2,0x02 << 2
RTC,RTC_CanlendarAlarmMaskMonthSelect,NUCODEGEN_RTC_ALARM_MASK_BOTH_DIGIT,RTC->CAMSK,0x40041000 + 0x38,RTC_CAMSK_MTENMON_Msk | RTC_CAMSK_MMON_Msk,0x03 << 2,0x03 << 2,0x03 << 2
RTC,RTC_CanlendarAlarmMaskDateSelect,NUCODEGEN_RTC_ALARM_MASK_DISABLE,RTC->CAMSK,0x40041000 + 0x38,RTC_CAMSK_MTENDAY_Msk | RTC_CAMSK_MDAY_Msk,0x03 << 0,0x00 << 0,0x00 << 0
RTC,RTC_CanlendarAlarmMaskDateSelect,NUCODEGEN_RTC_ALARM_MASK_ONE_DIGIT,RTC->CAMSK,0x40041000 + 0x38,RTC_CAMSK_MTENDAY_Msk | RTC_CAMSK_MDAY_Msk,0x03 << 0,0x01 << 0,0x01 << 0
RTC,RTC_CanlendarAlarmMaskDateSelect,NUCODEGEN_RTC_ALARM_MASK_TEN_DIGIT,RTC->CAMSK,0x40041000 + 0x38,RTC_CAMSK_MTENDAY_Msk | RTC_CAMSK_MDAY_Msk,0x03 << 0,0x02 << 0,0x02 << 0
RTC,RTC_CanlendarAlarmMaskDateSelect,NUCODEGEN_RTC_ALARM_MASK_BOTH_DIGIT,RTC->CAMSK,0x40041000 + 0x38,RTC_CAMSK_MTENDAY_Msk | RTC_CAMSK_MDAY_Msk,0x03 << 0,0x03 << 0,0x03 << 0
RTC,RTC_TimeAlarmMaskHour24Select,NUCODEGEN_RTC_ALARM_MASK_DISABLE,RTC->TAMSK,0x40041000 + 0x34,RTC_TAMSK_MTENHR_Msk | RTC_TAMSK_MHR_Msk,0x03 << 4,0x00 << 4,0x00 << 4
RTC,RTC_TimeAlarmMaskHour24Select,NUCODEGEN_RTC_ALARM_MASK_ONE_DIGIT,RTC->TAMSK,0x40041000 + 0x34,RTC_TAMSK_MTENHR_Msk | RTC_TAMSK_MHR_Msk,0x03 << 4,0x01 << 4,0x01 << 4
RTC,RTC_TimeAlarmMaskHour24Select,NUCODEGEN_RTC_ALARM_MASK_TEN_DIGIT,RTC->TAMSK,0x40041000 + 0x34,RTC_TAMSK_MTENHR_Msk | RTC_TAMSK_MHR_Msk,0x03 << 4,0x02 << 4,0x02 << 4
RTC,RTC_TimeAlarmMaskHour24Select,NUCODEGEN_RTC_ALARM_MASK_BOTH_DIGIT,RTC->TAMSK,0x40041000 + 0x34,RTC_TAMSK_MTENHR_Msk | RTC_TAMSK_MHR_Msk,0x03 << 4,0x03 << 4,0x03 << 4
RTC,RTC_TimeAlarmMaskHour12Select,NUCODEGEN_RTC_ALARM_MASK_DISABLE,RTC->TAMSK,0x40041000 + 0x34,RTC_TAMSK_MTENHR_Msk | RTC_TAMSK_MHR_Msk,0x03 << 4,0x00 << 4,0x00 << 4
RTC,RTC_TimeAlarmMaskHour12Select,NUCODEGEN_RTC_ALARM_MASK_ONE_DIGIT,RTC->TAMSK,0x40041000 + 0x34,RTC_TAMSK_MTENHR_Msk | RTC_TAMSK_MHR_Msk,0x03 << 4,0x01 << 4,0x01 << 4
RTC,RTC_TimeAlarmMaskHour12Select,NUCODEGEN_RTC_ALARM_MASK_BOTH_DIGIT,RTC->TAMSK,0x40041000 + 0x34,RTC_TAMSK_MTENHR_Msk | RTC_TAMSK_MHR_Msk,0x03 << 4,0x03 << 4,0x03 << 4
RTC,RTC_TimeAlarmMaskMinuteSelect,NUCODEGEN_RTC_ALARM_MASK_DISABLE,RTC->TAMSK,0x40041000 + 0x34,RTC_TAMSK_MTENMIN_Msk | RTC_TAMSK_MMIN_Msk,0x03 << 2,0x00 << 2,0x00 << 2
RTC,RTC_TimeAlarmMaskMinuteSelect,NUCODEGEN_RTC_ALARM_MASK_ONE_DIGIT,RTC->TAMSK,0x40041000 + 0x34,RTC_TAMSK_MTENMIN_Msk | RTC_TAMSK_MMIN_Msk,0x03 << 2,0x01 << 2,0x01 << 2
RTC,RTC_TimeAlarmMaskMinuteSelect,NUCODEGEN_RTC_ALARM_MASK_TEN_DIGIT,RTC->TAMSK,0x40041000 + 0x34,RTC_TAMSK_MTENMIN_Msk | RTC_TAMSK_MMIN_Msk,0x03 << 2,0x02 << 2,0x02 << 2
RTC,RTC_TimeAlarmMaskMinuteSelect,NUCODEGEN_RTC_ALARM_MASK_BOTH_DIGIT,RTC->TAMSK,0x40041000 + 0x34,RTC_TAMSK_MTENMIN_Msk | RTC_TAMSK_MMIN_Msk,0x03 << 2,0x03 << 2,0x03 << 2
RTC,RTC_TimeAlarmMaskSecondSelect,NUCODEGEN_RTC_ALARM_MASK_DISABLE,RTC->TAMSK,0x40041000 + 0x34,RTC_TAMSK_MTENSEC_Msk | RTC_TAMSK_MSEC_Msk,0x03 << 0,0x00 << 0,0x00 << 0
RTC,RTC_TimeAlarmMaskSecondSelect,NUCODEGEN_RTC_ALARM_MASK_ONE_DIGIT,RTC->TAMSK,0x40041000 + 0x34,RTC_TAMSK_MTENSEC_Msk | RTC_TAMSK_MSEC_Msk,0x03 << 0,0x01 << 0,0x01 << 0
RTC,RTC_TimeAlarmMaskSecondSelect,NUCODEGEN_RTC_ALARM_MASK_TEN_DIGIT,RTC->TAMSK,0x40041000 + 0x34,RTC_TAMSK_MTENSEC_Msk | RTC_TAMSK_MSEC_Msk,0x03 << 0,0x02 << 0,0x02 << 0
RTC,RTC_TimeAlarmMaskSecondSelect,NUCODEGEN_RTC_ALARM_MASK_BOTH_DIGIT,RTC->TAMSK,0x40041000 + 0x34,RTC_TAMSK_MTENSEC_Msk | RTC_TAMSK_MSEC_Msk,0x03 << 0,0x03 << 0,0x03 << 0
RTC,RTC_TamperEnableRadio,0,RTC->TAMPCTL,0x40041000 + 0x120,RTC_TAMPCTL_TAMP0EN_Msk,0x01 << 8,0,0 << 8
RTC,RTC_TamperEnableRadio,1,RTC->TAMPCTL,0x40041000 + 0x120,RTC_TAMPCTL_TAMP0EN_Msk,0x01 << 8,RTC_TAMPCTL_TAMP0EN_Msk,1 << 8
RTC,RTC_TamperDetectSelect,RTC_TAMPER_HIGH_LEVEL_DETECT,RTC->TAMPCTL,0x40041000 + 0x120,RTC_TAMPCTL_TAMP0LV_Msk,0x01 << 9,RTC_TAMPER_HIGH_LEVEL_DETECT,0 << 9
RTC,RTC_TamperDetectSelect,RTC_TAMPER_LOW_LEVEL_DETECT,RTC->TAMPCTL,0x40041000 + 0x120,RTC_TAMPCTL_TAMP0LV_Msk,0x01 << 9,RTC_TAMPER_LOW_LEVEL_DETECT,1 << 9
RTC,RTC_SpareEnableRadio,0,RTC->SPRCTL,0x40041000 + 0x3C,RTC_SPRCTL_SPRRWEN_Msk,0x01 << 2,0,0 << 2
RTC,RTC_SpareEnableRadio,1,RTC->SPRCTL,0x40041000 + 0x3C,RTC_SPRCTL_SPRRWEN_Msk,0x01 << 2,RTC_SPRCTL_SPRRWEN_Msk,1 << 2
RTC,RTC_SPR0Data,0x00000000,RTC->SPR[0],0x40041000 + 0x40,RTC_SPR0_SPARE_Msk,0xFFFFFFFF << 0,0x00000000,0x00000000
RTC,RTC_SPR0Data,0xFFFFFFFF,RTC->SPR[0],0x40041000 + 0x40,RTC_SPR0_SPARE_Msk,0xFFFFFFFF << 0,0xFFFFFFFF,0xFFFFFFFF
RTC,RTC_SPR1Data,0x00000000,RTC->SPR[1],0x40041000 + 0x44,RTC_SPR1_SPARE_Msk,0xFFFFFFFF << 0,0x00000000,0x00000000
RTC,RTC_SPR1Data,0xFFFFFFFF,RTC->SPR[1],0x40041000 + 0x44,RTC_SPR1_SPARE_Msk,0xFFFFFFFF << 0,0xFFFFFFFF,0xFFFFFFFF
RTC,RTC_SPR2Data,0x00000000,RTC->SPR[2],0x40041000 + 0x48,RTC_SPR2_SPARE_Msk,0xFFFFFFFF << 0,0x00000000,0x00000000
RTC,RTC_SPR2Data,0xFFFFFFFF,RTC->SPR[2],0x40041000 + 0x48,RTC_SPR2_SPARE_Msk,0xFFFFFFFF << 0,0xFFFFFFFF,0xFFFFFFFF
RTC,RTC_SPR3Data,0x00000000,RTC->SPR[3],0x40041000 + 0x4C,RTC_SPR3_SPARE_Msk,0xFFFFFFFF << 0,0x00000000,0x00000000
RTC,RTC_SPR3Data,0xFFFFFFFF,RTC->SPR[3],0x40041000 + 0x4C,RTC_SPR3_SPARE_Msk,0xFFFFFFFF << 0,0xFFFFFFFF,0xFFFFFFFF
RTC,RTC_SPR4Data,0x00000000,RTC->SPR[4],0x40041000 + 0x50,RTC_SPR4_SPARE_Msk,0xFFFFFFFF << 0,0x00000000,0x00000000
RTC,RTC_SPR4Data,0xFFFFFFFF,RTC->SPR[4],0x40041000 + 0x50,RTC_SPR4_SPARE_Msk,0xFFFFFFFF << 0,0xFFFFFFFF,0xFFFFFFFF
RTC,RTC_IntEnableCheckbox,0,NVIC->ISER[0],0xE000E100 + 0x00,BIT6,0x01 << 6,0 << 6,0 << 6
RTC,RTC_IntEnableCheckbox,1,NVIC->ISER[0],0xE000E100 + 0x00,BIT6,0x01 << 6,1 << 6,1 << 6
RTC,RTC_Int1Multiselect,RTC_INTEN_TICKIEN_Msk,RTC->INTEN,0x40041000 + 0x28,RTC_INTEN_TICKIEN_Msk,0x01 << 1,RTC_INTEN_TICKIEN_Msk,0x01 << 1
RTC,RTC_Int1Multiselect,RTC_INTEN_ALMIEN_Msk,RTC->INTEN,0x40041000 + 0x28,RTC_INTEN_ALMIEN_Msk,0x01 << 0,RTC_INTEN_ALMIEN_Msk,0x01 << 0
RTC,RTC_Int1Multiselect,RTC_INTEN_TAMP0IEN_Msk,RTC->INTEN,0x40041000 + 0x28,RTC_INTEN_TAMP0IEN_Msk,0x01 << 8,RTC_INTEN_TAMP0IEN_Msk,0x01 << 8
RTC,RTC_IntNoTamperMultiselect,RTC_INTEN_TICKIEN_Msk,RTC->INTEN,0x40041000 + 0x28,RTC_INTEN_TICKIEN_Msk
RTC,RTC_IntNoTamperMultiselect,RTC_INTEN_ALMIEN_Msk,RTC->INTEN,0x40041000 + 0x28,RTC_INTEN_ALMIEN_Msk
RTC,RTC_FreqCalibrateEnableRadio,0
RTC,RTC_FreqCalibrateEnableRadio,1
RTC,RTC_LXTFrequencyInteger,327520000,RTC->FREQADJ,0x40041000 + 0x08,RTC_FREQADJ_INTEGER_Msk | RTC_FREQADJ_FRACTION_Msk,(0x1F << 8) | (0x3F << 0),0x00000000,0x00000000
RTC,RTC_LXTFrequencyInteger,327680000,RTC->FREQADJ,0x40041000 + 0x08,RTC_FREQADJ_INTEGER_Msk | RTC_FREQADJ_FRACTION_Msk,(0x1F << 8) | (0x3F << 0),0x00001000,0x00001000
RTC,RTC_LXTFrequencyInteger,327839999,RTC->FREQADJ,0x40041000 + 0x08,RTC_FREQADJ_INTEGER_Msk | RTC_FREQADJ_FRACTION_Msk,(0x1F << 8) | (0x3F << 0),0x00001F3F,0x00001F3F
USBD,usb_class_select_radio,NUCODEGEN_CLASS_NONE,USBD->ATTR,0x400c0000+0x10,0x7D0,0x7D0,0x7D0,0x7D0
USBD,usb_class_select_radio,NUCODEGEN_CLASS_HID,USBD->ATTR,0x400c0000+0x10,0x7D0,0x7D0,0x7D0,0x7D0
USBD,usb_class_select_radio,NUCODEGEN_CLASS_MSC,USBD->ATTR,0x400c0000+0x10,0x7D0,0x7D0,0x7D0,0x7D0
USBD,usb_class_select_radio,NUCODEGEN_CLASS_NONE,USBD->SE0,0x400c0000+0x90,USBD_SE0_SE0_Msk,0x1<<0,0x1<<0,0x1<<0
USBD,usb_class_select_radio,NUCODEGEN_CLASS_HID,USBD->SE0,0x400c0000+0x90,USBD_SE0_SE0_Msk,0x1<<0,0x1<<0,0x1<<0
USBD,usb_class_select_radio,NUCODEGEN_CLASS_MSC,USBD->SE0,0x400c0000+0x90,USBD_SE0_SE0_Msk,0x1<<0,0x1<<0,0x1<<0
USBD,usb_class_select_radio,NUCODEGEN_CLASS_NONE,USBD->STBUFSEG,0x400c0000+0x18,USBD_BUFSEG_BUFSEG_Msk,0x3f<<3,0,0
USBD,usb_class_select_radio,NUCODEGEN_CLASS_HID,USBD->STBUFSEG,0x400c0000+0x18,USBD_BUFSEG_BUFSEG_Msk,0x3f<<3,0,0
USBD,usb_class_select_radio,NUCODEGEN_CLASS_MSC,USBD->STBUFSEG,0x400c0000+0x18,USBD_BUFSEG_BUFSEG_Msk,0x3f<<3,0,0
USBD,usb_class_select_radio,NUCODEGEN_CLASS_HID,USBD->EP[EP0].CFG,0x400c0000+0x508,USBD_CFG_EPNUM_Msk | USBD_CFG_ISOCH_Msk | USBD_CFG_STATE_Msk | USBD_CFG_DSQSYNC_Msk | USBD_CFG_CSTALL_Msk,0x2ff,0x240,0x240,HID
USBD,usb_class_select_radio,NUCODEGEN_CLASS_HID,USBD->EP[EP0].BUFSEG,0x400c0000+0x500,USBD_BUFSEG_BUFSEG_Msk,0x3f<<3,0x8,0x8,HID
USBD,usb_class_select_radio,NUCODEGEN_CLASS_HID,USBD->EP[EP1].CFG,0x400c0000+0x518,USBD_CFG_EPNUM_Msk | USBD_CFG_ISOCH_Msk | USBD_CFG_STATE_Msk | USBD_CFG_DSQSYNC_Msk | USBD_CFG_CSTALL_Msk,0x2ff,0x220,0x220,HID
USBD,usb_class_select_radio,NUCODEGEN_CLASS_HID,USBD->EP[EP1].BUFSEG,0x400c0000+0x510,USBD_BUFSEG_BUFSEG_Msk,0x3f<<3,0x8,0x8,HID
USBD,usb_class_select_radio,NUCODEGEN_CLASS_HID,USBD->EP[EP2].CFG,0x400c0000+0x528,USBD_CFG_EPNUM_Msk | USBD_CFG_ISOCH_Msk | USBD_CFG_STATE_Msk | USBD_CFG_DSQSYNC_Msk | USBD_CFG_CSTALL_Msk,0x2ff,0x41,0x41,HID
USBD,usb_class_select_radio,NUCODEGEN_CLASS_HID,USBD->EP[EP2].BUFSEG,0x400c0000+0x520,USBD_BUFSEG_BUFSEG_Msk,0x3f<<3,0x48,0x48,HID
USBD,usb_class_select_radio,NUCODEGEN_CLASS_MSC,USBD->EP[EP0].CFG,0x400c0000+0x508,USBD_CFG_EPNUM_Msk | USBD_CFG_ISOCH_Msk | USBD_CFG_STATE_Msk | USBD_CFG_DSQSYNC_Msk | USBD_CFG_CSTALL_Msk,0x2ff,0x240,0x240,MSC
USBD,usb_class_select_radio,NUCODEGEN_CLASS_MSC,USBD->EP[EP0].BUFSEG,0x400c0000+0x500,USBD_BUFSEG_BUFSEG_Msk,0x3f<<3,0x8,0x8,MSC
USBD,usb_class_select_radio,NUCODEGEN_CLASS_MSC,USBD->EP[EP1].CFG,0x400c0000+0x518,USBD_CFG_EPNUM_Msk | USBD_CFG_ISOCH_Msk | USBD_CFG_STATE_Msk | USBD_CFG_DSQSYNC_Msk | USBD_CFG_CSTALL_Msk,0x2ff,0x220,0x220,MSC
USBD,usb_class_select_radio,NUCODEGEN_CLASS_MSC,USBD->EP[EP1].BUFSEG,0x400c0000+0x510,USBD_BUFSEG_BUFSEG_Msk,0x3f<<3,0x8,0x8,MSC
USBD,usb_class_select_radio,NUCODEGEN_CLASS_MSC,USBD->EP[EP2].CFG,0x400c0000+0x528,USBD_CFG_EPNUM_Msk | USBD_CFG_ISOCH_Msk | USBD_CFG_STATE_Msk | USBD_CFG_DSQSYNC_Msk | USBD_CFG_CSTALL_Msk,0x2ff,0x42,0x42,MSC
USBD,usb_class_select_radio,NUCODEGEN_CLASS_MSC,USBD->EP[EP2].BUFSEG,0x400c0000+0x520,USBD_BUFSEG_BUFSEG_Msk,0x3f<<3,0x48,0x48,MSC
USBD,usb_class_select_radio,NUCODEGEN_CLASS_MSC,USBD->EP[EP3].CFG,0x400c0000+0x538,USBD_CFG_EPNUM_Msk | USBD_CFG_ISOCH_Msk | USBD_CFG_STATE_Msk | USBD_CFG_DSQSYNC_Msk | USBD_CFG_CSTALL_Msk,0x2ff,0x23,0x23,MSC
USBD,usb_class_select_radio,NUCODEGEN_CLASS_MSC,USBD->EP[EP3].BUFSEG,0x400c0000+0x530,USBD_BUFSEG_BUFSEG_Msk,0x3f<<3,0x88,0x88,MSC
USBD,usb_interrupt_en,1,0
USBD,usb_ep0_maxpacket_size_select,8,0
USBD,usb_ep0_maxpacket_size_select,16,0
USBD,usb_ep0_maxpacket_size_select,32,0
USBD,usb_ep0_maxpacket_size_select,64,0
USBD,usb_hid_demo_en,0,0
USBD,usb_hid_demo_en,1,0
USBD,usb_msc_demo_en,0,0
USBD,usb_msc_demo_en,1,0
USBD,usb_vid_input_hex,0x0416,0
USBD,usb_vid_input_hex,0x0000,0
USBD,usb_vid_input_hex,0xffff,0
USBD,usb_pid_input_hex,0xffff,0
USBD,usb_pid_input_hex,0x0000,0
USBD,usb_pid_input_hex,0x0123,0
USBD,usb_self_power_en,1,0
USBD,usb_remote_wakeup_en,1,0
USBD,usb_device_max_power_integer,0,0
USBD,usb_device_max_power_integer,50,0
USBD,usbd_hid_interrupt_interval,1,0
USBD,usbd_hid_interrupt_interval,1000000,0
USBD,usbd_hid_interrupt_interval,20,0
USBD,usb_msc_storage_media_size_integer,0,0
USBD,usb_msc_storage_media_size_integer,20,0
USBD,usb_msc_storage_media_size_integer,50
SC0,sc0_submode_select,NUCODEGEN_SC0_SUBMODE_SCUART,SC0->CTL,0x40090000+0x04,SC_CTL_SCEN_Msk,0x1 << 0,SC_CTL_SCEN_Msk,0x1 << 0
SC0,sc0_submode_select,NUCODEGEN_SC0_SUBMODE_SCUART,SC0->CTL,0x40090000+0x04,SC_CTL_NSB_Msk,0x1 << 15,SC_CTL_NSB_Msk,0x1 << 15
SC0,sc0_submode_select,NUCODEGEN_SC0_SUBMODE_SCUART,SC0->ETUCTL,0x40090000+0x14,SC_ETUCTL_ETURDIV_Msk,0xfff << 0,0x1a0,0x1a0,HIRC_48MHz: 115200 bps
SC0,sc0_submode_select,NUCODEGEN_SC0_SUBMODE_SCUART,SC0->UARTCTL,0x40090000+0x34,SC_UARTCTL_WLS_Msk,0x3 << 4,SCUART_CHAR_LEN_8,0x0
SC0,sc0_submode_select,NUCODEGEN_SC0_SUBMODE_SCUART,SC0->UARTCTL,0x40090000+0x34,SC_UARTCTL_PBOFF_Msk,0x1<<6,SCUART_PARITY_NONE,0x1 << 6
SC0,sc0_submode_select,NUCODEGEN_SC0_SUBMODE_SCUART,SC0->UARTCTL,0x40090000+0x34,SC_UARTCTL_UARTEN_Msk,0x1<<0,SC_UARTCTL_UARTEN_Msk,0x1 << 0
SC0,sc0_submode_select,NUCODEGEN_SC0_SUBMODE_SC,SC0->CTL,0x40090000+0x04,SC_CTL_SCEN_Msk,0x1 << 0,SC_CTL_SCEN_Msk,0x1 << 0
SC0,sc0_interrupt_en,1,0
SC0,sc0_uart,2400,SC0->ETUCTL,0x40090000+0x14,SC_ETUCTL_ETURDIV_Msk,0xfff << 0,0xe1f,0xe1f,HIRC_48MHz: 2400 bps
SC0,sc0_uart,115200,SC0->ETUCTL,0x40090000+0x14,SC_ETUCTL_ETURDIV_Msk,0xfff << 0,0x1a0,0x1a0,HIRC_48MHz: 115200 bps
SC0,sc0_uart,921600,SC0->ETUCTL,0x40090000+0x14,SC_ETUCTL_ETURDIV_Msk,0xfff << 0,0x33,0x33,HIRC_48MHz: 921600 bps
SC0,scuart0_interrupt_en_multipleselect,SC_INTEN_RXTOIEN_Msk,SC0->INTEN,0x40090000+0x18,SC_INTEN_RXTOIEN_Msk,0x1<<9,SC_INTEN_RXTOIEN_Msk,0x1<<9
SC0,scuart0_interrupt_en_multipleselect,SC_INTEN_TERRIEN_Msk,SC0->INTEN,0x40090000+0x18,SC_INTEN_TERRIEN_Msk,0x1<<2,SC_INTEN_TERRIEN_Msk,0x1<<2
SC0,scuart0_interrupt_en_multipleselect,SC_INTEN_TBEIEN_Msk,SC0->INTEN,0
SC0,scuart0_interrupt_en_multipleselect,SC_INTEN_RDAIEN_Msk,SC0->INTEN,0x40090000+0x18,SC_INTEN_RDAIEN_Msk,0x1<<0,SC_INTEN_RDAIEN_Msk,0x1<<0
SC0,sc0_pin_carddetect_radio,SC_PIN_STATE_IGNORE,SC0->CTL,0x40090000+0x04,SC_CTL_CDLV_Msk,0x1<<26,0,0
SC0,sc0_pin_carddetect_radio,SC_PIN_STATE_HIGH,SC0->CTL,0x40090000+0x04,SC_CTL_CDLV_Msk,0x1<<26,0,0
SC0,sc0_pin_carddetect_radio,SC_PIN_STATE_LOW,SC0->CTL,0x40090000+0x04,SC_CTL_CDLV_Msk,0x1<<26,SC_CTL_CDLV_Msk,0x1<<26
SC0,sc0_pin_state_radio,SC_PIN_STATE_HIGH,SC0->PINCTL,0x40090000+0x24,SC_PINCTL_PWRINV_Msk,0x1<<11,0,0
SC0,sc0_pin_state_radio,SC_PIN_STATE_LOW,SC0->PINCTL,0x40090000+0x24,SC_PINCTL_PWRINV_Msk,0x1<<11,SC_PINCTL_PWRINV_Msk,0x1<<11
USCI0_I2C,ui2c0_frequency,100000,UI2C0->BRGEN,0x400D0000+0x08,UI2C_BRGEN_CLKDIV_Msk,0x3ff<<16,0xEF << 16,0xEF << 16,HCLK=48MHz
USCI0_I2C,ui2c0_frequency,100000,UI2C0->CTL,0x400D0000+0x00,UI2C_CTL_FUNMODE_Msk,0x7<<0,4 << 0,4 << 0,I2C mode
USCI0_I2C,ui2c0_frequency,100000,UI2C0->LINECTL,0x400D0000+0x2C,UI2C_LINECTL_DWIDTH_Msk,0xf<<8,0x8<<8,0x8<<8
USCI0_I2C,ui2c0_frequency,100000,UI2C0->LINECTL,0x400D0000+0x2C,UI2C_LINECTL_LSB_Msk,0x1<<0,0,0
USCI0_I2C,ui2c0_frequency,100000,UI2C0->PROTCTL,0x400D0000+0x5C,UI2C_PROTCTL_PROTEN_Msk,0x1<<31,0x1<<31,0x1<<31
USCI0_I2C,ui2c0_frequency,1000000,UI2C0->BRGEN,0x400D0000+0x08,UI2C_BRGEN_CLKDIV_Msk,0x3ff<<16,0x17 << 16,0x17 << 16,HCLK=48MHz
USCI0_I2C,ui2c0_frequency,1000000,UI2C0->CTL,0x400D0000+0x00,UI2C_CTL_FUNMODE_Msk,0x7<<0,4 << 0,4 << 0,I2C mode
USCI0_I2C,ui2c0_frequency,1000000,UI2C0->LINECTL,0x400D0000+0x2C,UI2C_LINECTL_DWIDTH_Msk,0xf<<8,0x8<<8,0x8<<8
USCI0_I2C,ui2c0_frequency,1000000,UI2C0->LINECTL,0x400D0000+0x2C,UI2C_LINECTL_LSB_Msk,0x1<<0,0,0
USCI0_I2C,ui2c0_frequency,1000000,UI2C0->PROTCTL,0x400D0000+0x5C,UI2C_PROTCTL_PROTEN_Msk,0x1<<31,0x1<<31,0x1<<31
USCI0_I2C,ui2c0_frequency,400000,UI2C0->BRGEN,0x400D0000+0x08,UI2C_BRGEN_CLKDIV_Msk,0x3ff<<16,0x3B << 16,0x3B << 16,HCLK=48MHz
USCI0_I2C,ui2c0_frequency,400000,UI2C0->CTL,0x400D0000+0x00,UI2C_CTL_FUNMODE_Msk,0x7<<0,4 << 0,4 << 0,I2C mode
USCI0_I2C,ui2c0_frequency,400000,UI2C0->LINECTL,0x400D0000+0x2C,UI2C_LINECTL_DWIDTH_Msk,0xf<<8,0x8<<8,0x8<<8
USCI0_I2C,ui2c0_frequency,400000,UI2C0->LINECTL,0x400D0000+0x2C,UI2C_LINECTL_LSB_Msk,0x1<<0,0,0
USCI0_I2C,ui2c0_frequency,400000,UI2C0->PROTCTL,0x400D0000+0x5C,UI2C_PROTCTL_PROTEN_Msk,0x1<<31,0x1<<31,0x1<<31
USCI0_I2C,ui2c0_10bit_datafotmat,0,UI2C0->PROTCTL,0x400D0000+0x5C,UI2C_PROTCTL_ADDR10EN_Msk,0x1<<4,0,0
USCI0_I2C,ui2c0_10bit_datafotmat,1,UI2C0->PROTCTL,0x400D0000+0x5C,UI2C_PROTCTL_ADDR10EN_Msk,0x1<<4,0x1<<4,0x1<<4
USCI0_I2C,ui2c0_interrupt_enable,0,UI2C0->PROTIEN,0x400D0000+0x60,UI2C_PROTIEN_ACKIEN_Msk | UI2C_PROTIEN_NACKIEN_Msk | UI2C_PROTIEN_STORIEN_Msk | UI2C_PROTIEN_STARIEN_Msk,0x4E,0,0
USCI0_I2C,ui2c0_interrupt_enable,1,UI2C0->PROTIEN,0x400D0000+0x60,UI2C_PROTIEN_ACKIEN_Msk | UI2C_PROTIEN_NACKIEN_Msk | UI2C_PROTIEN_STORIEN_Msk | UI2C_PROTIEN_STARIEN_Msk,0x4E,0x4E,0x4E
USCI0_I2C,ui2c0_wakeup_enable_0,0,UI2C0->WKCTL,0x400D0000+0x54,UI2C_WKCTL_WKEN_Msk,0x1<<0,0,0
USCI0_I2C,ui2c0_wakeup_enable_0,1,UI2C0->WKCTL,0x400D0000+0x54,UI2C_WKCTL_WKEN_Msk,0x1<<0,0x1<<0,0x1<<0
USCI0_I2C,ui2c0_wakeup_sel_radio,UI2C_ADDR_MATCH_WK,UI2C0->WKCTL,0x400D0000+0x54,UI2C_WKCTL_WKADDREN_Msk,0x1<<1,0x1<<1,0x1<<1
USCI0_I2C,ui2c0_wakeup_sel_radio,UI2C_DATA_TOGGLE_WK,UI2C0->WKCTL,0x400D0000+0x54,UI2C_WKCTL_WKADDREN_Msk,0x1<<1,0,0
USCI0_I2C,ui2c0_timeout_enable_0,0,UI2C0->BRGEN,0x400D0000+0x08,UI2C_BRGEN_TMCNTEN_Msk,0x1<<4,0,0
USCI0_I2C,ui2c0_timeout_enable_0,1,UI2C0->BRGEN,0x400D0000+0x08,UI2C_BRGEN_TMCNTEN_Msk,0x1<<4,0x1<<4,0x1<<4
USCI0_I2C,ui2c0_timeout_cnt,0,UI2C0->PROTCTL,0x400D0000+0x5C,UI2C_PROTCTL_TOCNT_Msk,0x3ff<<16,0x0<<16,0x0<<16
USCI0_I2C,ui2c0_timeout_cnt,0x3ff,UI2C0->PROTCTL,0x400D0000+0x5C,UI2C_PROTCTL_TOCNT_Msk,0x3ff<<16,0x3ff<<16,0x3ff<<16
USCI0_I2C,ui2c0_address_enable_0,0,0
USCI0_I2C,ui2c0_address_enable_0,1,0
USCI0_I2C,ui2c0_addr0_10bit,0,UI2C0->DEVADDR0,0x400D0000+0x44,UI2C_DEVADDR0_DEVADDR_Msk,0x3ff<<0,0,0
USCI0_I2C,ui2c0_addr0_10bit,0x3ff,UI2C0->DEVADDR0,0x400D0000+0x44,UI2C_DEVADDR0_DEVADDR_Msk,0x3ff<<0,0x3ff,0x3ff
USCI0_I2C,ui2c0_addr0_7bit,0,UI2C0->DEVADDR0,0x400D0000+0x44,UI2C_DEVADDR0_DEVADDR_Msk,0x7f<<0,0,0
USCI0_I2C,ui2c0_addr0_7bit,0x7f,UI2C0->DEVADDR0,0x400D0000+0x44,UI2C_DEVADDR0_DEVADDR_Msk,0x7f<<0,0x7f,0x7f
USCI0_I2C,ui2c0_address0_mask_10bit,0,UI2C0->ADDRMSK0,0x400D0000+0x4C,UI2C_ADDRMSK0_ADDRMSK_Msk,0x3ff<<0,0,0
USCI0_I2C,ui2c0_address0_mask_10bit,0x3ff,UI2C0->ADDRMSK0,0x400D0000+0x4C,UI2C_ADDRMSK0_ADDRMSK_Msk,0x3ff<<0,0x3ff,0x3ff
USCI0_I2C,ui2c0_address0_mask_7bit,0,UI2C0->ADDRMSK0,0x400D0000+0x4C,UI2C_ADDRMSK0_ADDRMSK_Msk,0x7f<<0,0,0
USCI0_I2C,ui2c0_address0_mask_7bit,0x7f,UI2C0->ADDRMSK0,0x400D0000+0x4C,UI2C_ADDRMSK0_ADDRMSK_Msk,0x7f<<0,0x7f,0x7f
USCI0_I2C,ui2c_address0_gc_enable,UI2C_GCMODE_DISABLE,UI2C0->PROTCTL,0x400D0000+0x5C,UI2C_GCMODE_ENABLE,0x1<<0,0,0
USCI0_I2C,ui2c_address0_gc_enable,UI2C_GCMODE_ENABLE,UI2C0->PROTCTL,0x400D0000+0x5C,UI2C_GCMODE_ENABLE,0x1<<0,0x1<<0,0x1<<0
USCI0_I2C,ui2c0_address_enable_1,0,0
USCI0_I2C,ui2c0_address_enable_1,1,0
USCI0_I2C,ui2c0_addr1_10bit,0,UI2C0->DEVADDR1,0x400D0000+0x48,UI2C_DEVADDR0_DEVADDR_Msk,0x3ff<<0,0,0
USCI0_I2C,ui2c0_addr1_10bit,0x3ff,UI2C0->DEVADDR1,0x400D0000+0x48,UI2C_DEVADDR0_DEVADDR_Msk,0x3ff<<0,0x3ff,0x3ff
USCI0_I2C,ui2c0_addr1_7bit,0,UI2C0->DEVADDR1,0x400D0000+0x48,UI2C_DEVADDR0_DEVADDR_Msk,0x7f<<0,0,0
USCI0_I2C,ui2c0_addr1_7bit,0x7f,UI2C0->DEVADDR1,0x400D0000+0x48,UI2C_DEVADDR0_DEVADDR_Msk,0x7f<<0,0x7f,0x7f
USCI0_I2C,ui2c0_addres1_mask_10bit,0,UI2C0->ADDRMSK1,0x400D0000+0x50,UI2C_ADDRMSK0_ADDRMSK_Msk,0x3ff<<0,0,0
USCI0_I2C,ui2c0_addres1_mask_10bit,0x3ff,UI2C0->ADDRMSK1,0x400D0000+0x50,UI2C_ADDRMSK0_ADDRMSK_Msk,0x3ff<<0,0x3ff,0x3ff
USCI0_I2C,ui2c0_addres1_mask_7bit,0,UI2C0->ADDRMSK1,0x400D0000+0x50,UI2C_ADDRMSK0_ADDRMSK_Msk,0x7f<<0,0,0
USCI0_I2C,ui2c0_addres1_mask_7bit,0x7f,UI2C0->ADDRMSK1,0x400D0000+0x50,UI2C_ADDRMSK0_ADDRMSK_Msk,0x7f<<0,0x7f,0x7f
USCI0_I2C,ui2c_address1_gc_enable,UI2C_GCMODE_DISABLE,UI2C0->PROTCTL,0x400D0000+0x5C,UI2C_GCMODE_ENABLE,0x1<<0,0,0
USCI0_I2C,ui2c_address1_gc_enable,UI2C_GCMODE_ENABLE,UI2C0->PROTCTL,0x400D0000+0x5C,UI2C_GCMODE_ENABLE,0x1<<0,0x1<<0,0x1<<0
USCI1_I2C,ui2c1_frequency,100000,UI2C1->BRGEN,0x400D1000+0x08,UI2C_BRGEN_CLKDIV_Msk,0x3ff<<16,0xEF << 16,0xEF << 16,HCLK=48MHz
USCI1_I2C,ui2c1_frequency,100000,UI2C1->CTL,0x400D1000+0x00,UI2C_CTL_FUNMODE_Msk,0x7<<0,4 << 0,4 << 0,I2C mode
USCI1_I2C,ui2c1_frequency,100000,UI2C1->LINECTL,0x400D1000+0x2C,UI2C_LINECTL_DWIDTH_Msk,0xf<<8,0x8<<8,0x8<<8
USCI1_I2C,ui2c1_frequency,100000,UI2C1->LINECTL,0x400D1000+0x2C,UI2C_LINECTL_LSB_Msk,0x1<<0,0,0
USCI1_I2C,ui2c1_frequency,100000,UI2C1->PROTCTL,0x400D1000+0x5C,UI2C_PROTCTL_PROTEN_Msk,0x1<<31,0x1<<31,0x1<<31
USCI1_I2C,ui2c1_frequency,400000,UI2C1->BRGEN,0x400D1000+0x08,UI2C_BRGEN_CLKDIV_Msk,0x3ff<<16,0x3B << 16,0x3B << 16,HCLK=48MHz
USCI1_I2C,ui2c1_frequency,400000,UI2C1->CTL,0x400D1000+0x00,UI2C_CTL_FUNMODE_Msk,0x7<<0,4 << 0,4 << 0,I2C mode
USCI1_I2C,ui2c1_frequency,400000,UI2C1->LINECTL,0x400D1000+0x2C,UI2C_LINECTL_DWIDTH_Msk,0xf<<8,0x8<<8,0x8<<8
USCI1_I2C,ui2c1_frequency,400000,UI2C1->LINECTL,0x400D1000+0x2C,UI2C_LINECTL_LSB_Msk,0x1<<0,0,0
USCI1_I2C,ui2c1_frequency,400000,UI2C1->PROTCTL,0x400D1000+0x5C,UI2C_PROTCTL_PROTEN_Msk,0x1<<31,0x1<<31,0x1<<31
USCI1_I2C,ui2c1_frequency,1000000,UI2C1->BRGEN,0x400D1000+0x08,UI2C_BRGEN_CLKDIV_Msk,0x3ff<<16,0x17 << 16,0x17 << 16,HCLK=48MHz
USCI1_I2C,ui2c1_frequency,1000000,UI2C1->CTL,0x400D1000+0x00,UI2C_CTL_FUNMODE_Msk,0x7<<0,4 << 0,4 << 0,I2C mode
USCI1_I2C,ui2c1_frequency,1000000,UI2C1->LINECTL,0x400D1000+0x2C,UI2C_LINECTL_DWIDTH_Msk,0xf<<8,0x8<<8,0x8<<8
USCI1_I2C,ui2c1_frequency,1000000,UI2C1->LINECTL,0x400D1000+0x2C,UI2C_LINECTL_LSB_Msk,0x1<<0,0,0
USCI1_I2C,ui2c1_frequency,1000000,UI2C1->PROTCTL,0x400D1000+0x5C,UI2C_PROTCTL_PROTEN_Msk,0x1<<31,0x1<<31,0x1<<31
USCI1_I2C,ui2c1_10bit_datafotmat,0,UI2C1->PROTCTL,0x400D1000+0x5C,UI2C_PROTCTL_ADDR10EN_Msk,0x1<<4,0,0
USCI1_I2C,ui2c1_10bit_datafotmat,1,UI2C1->PROTCTL,0x400D1000+0x5C,UI2C_PROTCTL_ADDR10EN_Msk,0x1<<4,0x1<<4,0x1<<4
USCI1_I2C,ui2c1_interrupt_enable,0,UI2C1->PROTIEN,0x400D1000+0x60,UI2C_PROTIEN_ACKIEN_Msk | UI2C_PROTIEN_NACKIEN_Msk | UI2C_PROTIEN_STORIEN_Msk | UI2C_PROTIEN_STARIEN_Msk,0x4E,0,0
USCI1_I2C,ui2c1_interrupt_enable,1,UI2C1->PROTIEN,0x400D1000+0x60,UI2C_PROTIEN_ACKIEN_Msk | UI2C_PROTIEN_NACKIEN_Msk | UI2C_PROTIEN_STORIEN_Msk | UI2C_PROTIEN_STARIEN_Msk,0x4E,0x4E,0x4E
USCI1_I2C,ui2c1_wakeup_enable_0,0,UI2C1->WKCTL,0x400D1000+0x54,UI2C_WKCTL_WKEN_Msk,0x1<<0,0,0
USCI1_I2C,ui2c1_wakeup_enable_0,1,UI2C1->WKCTL,0x400D1000+0x54,UI2C_WKCTL_WKEN_Msk,0x1<<0,0x1<<0,0x1<<0
USCI1_I2C,ui2c1_wakeup_sel_radio,UI2C_ADDR_MATCH_WK,UI2C1->WKCTL,0x400D1000+0x54,UI2C_WKCTL_WKADDREN_Msk,0x1<<1,0x1<<1,0x1<<1
USCI1_I2C,ui2c1_wakeup_sel_radio,UI2C_DATA_TOGGLE_WK,UI2C1->WKCTL,0x400D1000+0x54,UI2C_WKCTL_WKADDREN_Msk,0x1<<1,0,0
USCI1_I2C,ui2c1_timeout_enable_0,0,UI2C1->BRGEN,0x400D1000+0x08,UI2C_BRGEN_TMCNTEN_Msk,0x1<<4,0,0
USCI1_I2C,ui2c1_timeout_enable_0,1,UI2C1->BRGEN,0x400D1000+0x08,UI2C_BRGEN_TMCNTEN_Msk,0x1<<4,0x1<<4,0x1<<4
USCI1_I2C,ui2c1_timeout_cnt,0,UI2C1->PROTCTL,0x400D1000+0x5C,UI2C_PROTCTL_TOCNT_Msk,0x3ff<<16,0x0<<16,0x0<<16
USCI1_I2C,ui2c1_timeout_cnt,0x3ff,UI2C1->PROTCTL,0x400D1000+0x5C,UI2C_PROTCTL_TOCNT_Msk,0x3ff<<16,0x3ff<<16,0x3ff<<16
USCI1_I2C,ui2c1_address_enable_0,0,0
USCI1_I2C,ui2c1_address_enable_0,1,0
USCI1_I2C,ui2c1_addr0_10bit,0,UI2C1->DEVADDR0,0x400D1000+0x44,UI2C_DEVADDR0_DEVADDR_Msk,0x3ff<<0,0,0
USCI1_I2C,ui2c1_addr0_10bit,0x3ff,UI2C1->DEVADDR0,0x400D1000+0x44,UI2C_DEVADDR0_DEVADDR_Msk,0x3ff<<0,0x3ff,0x3ff
USCI1_I2C,ui2c1_addr0_7bit,0,UI2C1->DEVADDR0,0x400D1000+0x44,UI2C_DEVADDR0_DEVADDR_Msk,0x7f<<0,0,0
USCI1_I2C,ui2c1_addr0_7bit,0x7f,UI2C1->DEVADDR0,0x400D1000+0x44,UI2C_DEVADDR0_DEVADDR_Msk,0x7f<<0,0x7f,0x7f
USCI1_I2C,ui2c1_address0_mask_10bit,0,UI2C1->ADDRMSK0,0x400D1000+0x4C,UI2C_ADDRMSK0_ADDRMSK_Msk,0x3ff<<0,0,0
USCI1_I2C,ui2c1_address0_mask_10bit,0x3ff,UI2C1->ADDRMSK0,0x400D1000+0x4C,UI2C_ADDRMSK0_ADDRMSK_Msk,0x3ff<<0,0x3ff,0x3ff
USCI1_I2C,ui2c1_address0_mask_7bit,0,UI2C1->ADDRMSK0,0x400D1000+0x4C,UI2C_ADDRMSK0_ADDRMSK_Msk,0x7f<<0,0,0
USCI1_I2C,ui2c1_address0_mask_7bit,0x7f,UI2C1->ADDRMSK0,0x400D1000+0x4C,UI2C_ADDRMSK0_ADDRMSK_Msk,0x7f<<0,0x7f,0x7f
USCI1_I2C,ui2c_address0_gc_enable,UI2C_GCMODE_DISABLE,UI2C1->PROTCTL,0x400D1000+0x5C,UI2C_GCMODE_ENABLE,0x1<<0,0,0
USCI1_I2C,ui2c_address0_gc_enable,UI2C_GCMODE_ENABLE,UI2C1->PROTCTL,0x400D1000+0x5C,UI2C_GCMODE_ENABLE,0x1<<0,0x1<<0,0x1<<0
USCI1_I2C,ui2c1_address_enable_1,0,0
USCI1_I2C,ui2c1_address_enable_1,1,0
USCI1_I2C,ui2c1_addr1_10bit,0,UI2C1->DEVADDR1,0x400D1000+0x48,UI2C_DEVADDR0_DEVADDR_Msk,0x3ff<<0,0,0
USCI1_I2C,ui2c1_addr1_10bit,0x3ff,UI2C1->DEVADDR1,0x400D1000+0x48,UI2C_DEVADDR0_DEVADDR_Msk,0x3ff<<0,0x3ff,0x3ff
USCI1_I2C,ui2c1_addr1_7bit,0,UI2C1->DEVADDR1,0x400D1000+0x48,UI2C_DEVADDR0_DEVADDR_Msk,0x7f<<0,0,0
USCI1_I2C,ui2c1_addr1_7bit,0x7f,UI2C1->DEVADDR1,0x400D1000+0x48,UI2C_DEVADDR0_DEVADDR_Msk,0x7f<<0,0x7f,0x7f
USCI1_I2C,ui2c1_addres1_mask_10bit,0,UI2C1->ADDRMSK1,0x400D1000+0x50,UI2C_ADDRMSK0_ADDRMSK_Msk,0x3ff<<0,0,0
USCI1_I2C,ui2c1_addres1_mask_10bit,0x3ff,UI2C1->ADDRMSK1,0x400D1000+0x50,UI2C_ADDRMSK0_ADDRMSK_Msk,0x3ff<<0,0x3ff,0x3ff
USCI1_I2C,ui2c1_addres1_mask_7bit,0,UI2C1->ADDRMSK1,0x400D1000+0x50,UI2C_ADDRMSK0_ADDRMSK_Msk,0x7f<<0,0,0
USCI1_I2C,ui2c1_addres1_mask_7bit,0x7f,UI2C1->ADDRMSK1,0x400D1000+0x50,UI2C_ADDRMSK0_ADDRMSK_Msk,0x7f<<0,0x7f,0x7f
USCI1_I2C,ui2c_address1_gc_enable,UI2C_GCMODE_DISABLE,UI2C1->PROTCTL,0x400D1000+0x5C,UI2C_GCMODE_ENABLE,0x1<<0,0,0
USCI1_I2C,ui2c_address1_gc_enable,UI2C_GCMODE_ENABLE,UI2C1->PROTCTL,0x400D1000+0x5C,UI2C_GCMODE_ENABLE,0x1<<0,0x1<<0,0x1<<0
USCI2_I2C,ui2c2_frequency,100000,UI2C2->BRGEN,0x400D2000+0x08,UI2C_BRGEN_CLKDIV_Msk,0x3ff<<16,0xEF << 16,0xEF << 16,HCLK=48MHz
USCI2_I2C,ui2c2_frequency,100000,UI2C2->CTL,0x400D2000+0x00,UI2C_CTL_FUNMODE_Msk,0x7<<0,4 << 0,4 << 0,I2C mode
USCI2_I2C,ui2c2_frequency,100000,UI2C2->LINECTL,0x400D2000+0x2C,UI2C_LINECTL_DWIDTH_Msk,0xf<<8,0x8<<8,0x8<<8
USCI2_I2C,ui2c2_frequency,100000,UI2C2->LINECTL,0x400D2000+0x2C,UI2C_LINECTL_LSB_Msk,0x1<<0,0,0
USCI2_I2C,ui2c2_frequency,100000,UI2C2->PROTCTL,0x400D2000+0x5C,UI2C_PROTCTL_PROTEN_Msk,0x1<<31,0x1<<31,0x1<<31
USCI2_I2C,ui2c2_frequency,400000,UI2C2->BRGEN,0x400D2000+0x08,UI2C_BRGEN_CLKDIV_Msk,0x3ff<<16,0x3B << 16,0x3B << 16,HCLK=48MHz
USCI2_I2C,ui2c2_frequency,400000,UI2C2->CTL,0x400D2000+0x00,UI2C_CTL_FUNMODE_Msk,0x7<<0,4 << 0,4 << 0,I2C mode
USCI2_I2C,ui2c2_frequency,400000,UI2C2->LINECTL,0x400D2000+0x2C,UI2C_LINECTL_DWIDTH_Msk,0xf<<8,0x8<<8,0x8<<8
USCI2_I2C,ui2c2_frequency,400000,UI2C2->LINECTL,0x400D2000+0x2C,UI2C_LINECTL_LSB_Msk,0x1<<0,0,0
USCI2_I2C,ui2c2_frequency,400000,UI2C2->PROTCTL,0x400D2000+0x5C,UI2C_PROTCTL_PROTEN_Msk,0x1<<31,0x1<<31,0x1<<31
USCI2_I2C,ui2c2_frequency,1000000,UI2C2->BRGEN,0x400D2000+0x08,UI2C_BRGEN_CLKDIV_Msk,0x3ff<<16,0x17 << 16,0x17 << 16,HCLK=48MHz
USCI2_I2C,ui2c2_frequency,1000000,UI2C2->CTL,0x400D2000+0x00,UI2C_CTL_FUNMODE_Msk,0x7<<0,4 << 0,4 << 0,I2C mode
USCI2_I2C,ui2c2_frequency,1000000,UI2C2->LINECTL,0x400D2000+0x2C,UI2C_LINECTL_DWIDTH_Msk,0xf<<8,0x8<<8,0x8<<8
USCI2_I2C,ui2c2_frequency,1000000,UI2C2->LINECTL,0x400D2000+0x2C,UI2C_LINECTL_LSB_Msk,0x1<<0,0,0
USCI2_I2C,ui2c2_frequency,1000000,UI2C2->PROTCTL,0x400D2000+0x5C,UI2C_PROTCTL_PROTEN_Msk,0x1<<31,0x1<<31,0x1<<31
USCI2_I2C,ui2c2_10bit_datafotmat,0,UI2C2->PROTCTL,0x400D2000+0x5C,UI2C_PROTCTL_ADDR10EN_Msk,0x1<<4,0,0
USCI2_I2C,ui2c2_10bit_datafotmat,1,UI2C2->PROTCTL,0x400D2000+0x5C,UI2C_PROTCTL_ADDR10EN_Msk,0x1<<4,0x1<<4,0x1<<4
USCI2_I2C,ui2c2_interrupt_enable,0,UI2C2->PROTIEN,0x400D2000+0x60,UI2C_PROTIEN_ACKIEN_Msk | UI2C_PROTIEN_NACKIEN_Msk | UI2C_PROTIEN_STORIEN_Msk | UI2C_PROTIEN_STARIEN_Msk,0x4E,0,0
USCI2_I2C,ui2c2_interrupt_enable,1,UI2C2->PROTIEN,0x400D2000+0x60,UI2C_PROTIEN_ACKIEN_Msk | UI2C_PROTIEN_NACKIEN_Msk | UI2C_PROTIEN_STORIEN_Msk | UI2C_PROTIEN_STARIEN_Msk,0x4E,0x4E,0x4E
USCI2_I2C,ui2c2_wakeup_enable_0,0,UI2C2->WKCTL,0x400D2000+0x54,UI2C_WKCTL_WKEN_Msk,0x1<<0,0,0
USCI2_I2C,ui2c2_wakeup_enable_0,1,UI2C2->WKCTL,0x400D2000+0x54,UI2C_WKCTL_WKEN_Msk,0x1<<0,0x1<<0,0x1<<0
USCI2_I2C,ui2c2_wakeup_sel_radio,UI2C_ADDR_MATCH_WK,UI2C2->WKCTL,0x400D2000+0x54,UI2C_WKCTL_WKADDREN_Msk,0x1<<1,0x1<<1,0x1<<1
USCI2_I2C,ui2c2_wakeup_sel_radio,UI2C_DATA_TOGGLE_WK,UI2C2->WKCTL,0x400D2000+0x54,UI2C_WKCTL_WKADDREN_Msk,0x1<<1,0,0
USCI2_I2C,ui2c2_timeout_enable_0,0,UI2C2->BRGEN,0x400D2000+0x08,UI2C_BRGEN_TMCNTEN_Msk,0x1<<4,0,0
USCI2_I2C,ui2c2_timeout_enable_0,1,UI2C2->BRGEN,0x400D2000+0x08,UI2C_BRGEN_TMCNTEN_Msk,0x1<<4,0x1<<4,0x1<<4
USCI2_I2C,ui2c2_timeout_cnt,0,UI2C2->PROTCTL,0x400D2000+0x5C,UI2C_PROTCTL_TOCNT_Msk,0x3ff<<16,0x0<<16,0x0<<16
USCI2_I2C,ui2c2_timeout_cnt,0x3ff,UI2C2->PROTCTL,0x400D2000+0x5C,UI2C_PROTCTL_TOCNT_Msk,0x3ff<<16,0x3ff<<16,0x3ff<<16
USCI2_I2C,ui2c2_address_enable_0,0,0
USCI2_I2C,ui2c2_address_enable_0,1,0
USCI2_I2C,ui2c2_addr0_10bit,0,UI2C2->DEVADDR0,0x400D2000+0x44,UI2C_DEVADDR0_DEVADDR_Msk,0x3ff<<0,0,0
USCI2_I2C,ui2c2_addr0_10bit,0x3ff,UI2C2->DEVADDR0,0x400D2000+0x44,UI2C_DEVADDR0_DEVADDR_Msk,0x3ff<<0,0x3ff,0x3ff
USCI2_I2C,ui2c2_addr0_7bit,0,UI2C2->DEVADDR0,0x400D2000+0x44,UI2C_DEVADDR0_DEVADDR_Msk,0x7f<<0,0,0
USCI2_I2C,ui2c2_addr0_7bit,0x7f,UI2C2->DEVADDR0,0x400D2000+0x44,UI2C_DEVADDR0_DEVADDR_Msk,0x7f<<0,0x7f,0x7f
USCI2_I2C,ui2c2_address0_mask_10bit,0,UI2C2->ADDRMSK0,0x400D2000+0x4C,UI2C_ADDRMSK0_ADDRMSK_Msk,0x3ff<<0,0,0
USCI2_I2C,ui2c2_address0_mask_10bit,0x3ff,UI2C2->ADDRMSK0,0x400D2000+0x4C,UI2C_ADDRMSK0_ADDRMSK_Msk,0x3ff<<0,0x3ff,0x3ff
USCI2_I2C,ui2c2_address0_mask_7bit,0,UI2C2->ADDRMSK0,0x400D2000+0x4C,UI2C_ADDRMSK0_ADDRMSK_Msk,0x7f<<0,0,0
USCI2_I2C,ui2c2_address0_mask_7bit,0x7f,UI2C2->ADDRMSK0,0x400D2000+0x4C,UI2C_ADDRMSK0_ADDRMSK_Msk,0x7f<<0,0x7f,0x7f
USCI2_I2C,ui2c_address0_gc_enable,UI2C_GCMODE_DISABLE,UI2C2->PROTCTL,0x400D2000+0x5C,UI2C_GCMODE_ENABLE,0x1<<0,0,0
USCI2_I2C,ui2c_address0_gc_enable,UI2C_GCMODE_ENABLE,UI2C2->PROTCTL,0x400D2000+0x5C,UI2C_GCMODE_ENABLE,0x1<<0,0x1<<0,0x1<<0
USCI2_I2C,ui2c2_address_enable_1,0,0
USCI2_I2C,ui2c2_address_enable_1,1,0
USCI2_I2C,ui2c2_addr1_10bit,0,UI2C2->DEVADDR1,0x400D2000+0x48,UI2C_DEVADDR0_DEVADDR_Msk,0x3ff<<0,0,0
USCI2_I2C,ui2c2_addr1_10bit,0x3ff,UI2C2->DEVADDR1,0x400D2000+0x48,UI2C_DEVADDR0_DEVADDR_Msk,0x3ff<<0,0x3ff,0x3ff
USCI2_I2C,ui2c2_addr1_7bit,0,UI2C2->DEVADDR1,0x400D2000+0x48,UI2C_DEVADDR0_DEVADDR_Msk,0x7f<<0,0,0
USCI2_I2C,ui2c2_addr1_7bit,0x7f,UI2C2->DEVADDR1,0x400D2000+0x48,UI2C_DEVADDR0_DEVADDR_Msk,0x7f<<0,0x7f,0x7f
USCI2_I2C,ui2c2_addres1_mask_10bit,0,UI2C2->ADDRMSK1,0x400D2000+0x50,UI2C_ADDRMSK0_ADDRMSK_Msk,0x3ff<<0,0,0
USCI2_I2C,ui2c2_addres1_mask_10bit,0x3ff,UI2C2->ADDRMSK1,0x400D2000+0x50,UI2C_ADDRMSK0_ADDRMSK_Msk,0x3ff<<0,0x3ff,0x3ff
USCI2_I2C,ui2c2_addres1_mask_7bit,0,UI2C2->ADDRMSK1,0x400D2000+0x50,UI2C_ADDRMSK0_ADDRMSK_Msk,0x7f<<0,0,0
USCI2_I2C,ui2c2_addres1_mask_7bit,0x7f,UI2C2->ADDRMSK1,0x400D2000+0x50,UI2C_ADDRMSK0_ADDRMSK_Msk,0x7f<<0,0x7f,0x7f
USCI2_I2C,ui2c_address1_gc_enable,UI2C_GCMODE_DISABLE,UI2C2->PROTCTL,0x400D2000+0x5C,UI2C_GCMODE_ENABLE,0x1<<0,0,0
USCI2_I2C,ui2c_address1_gc_enable,UI2C_GCMODE_ENABLE,UI2C2->PROTCTL,0x400D2000+0x5C,UI2C_GCMODE_ENABLE,0x1<<0,0x1<<0,0x1<<0
