// Seed: 853779197
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    input tri id_2,
    input wand id_3,
    output uwire id_4,
    input wor id_5,
    output tri1 id_6,
    input supply1 id_7,
    output wor id_8,
    input tri0 id_9,
    input supply1 id_10,
    input wor id_11
    , id_22 = id_11 - 1'b0,
    output supply1 id_12,
    input wire id_13,
    output tri1 id_14,
    input tri1 id_15,
    input wor id_16,
    input wand id_17,
    input wor id_18,
    output supply0 id_19,
    input wand id_20
);
  wire id_23;
  assign id_8 = id_17;
  assign id_22[1] = id_9;
endmodule
module module_1 (
    output wor id_0,
    output tri id_1,
    output uwire id_2,
    input supply1 id_3,
    output tri id_4,
    output supply1 id_5,
    output supply0 id_6,
    input wor id_7,
    input tri0 id_8,
    input wand id_9,
    input tri0 id_10,
    inout wand id_11,
    output wire id_12,
    output wor id_13
    , id_16,
    input tri0 id_14
);
  wire id_17;
  assign id_2 = 1;
  module_0(
      id_3,
      id_11,
      id_3,
      id_11,
      id_1,
      id_14,
      id_13,
      id_11,
      id_2,
      id_7,
      id_9,
      id_9,
      id_4,
      id_7,
      id_1,
      id_8,
      id_3,
      id_7,
      id_10,
      id_4,
      id_14
  );
endmodule
