xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../../../media/narendiran/ubuntu_install/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../../../media/narendiran/ubuntu_install/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../media/narendiran/ubuntu_install/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,
BRAMReadingMaster_MasterReadFromBram_0_0.v,verilog,xil_defaultlib,../../../bd/BRAMReadingMaster/ip/BRAMReadingMaster_MasterReadFromBram_0_0/sim/BRAMReadingMaster_MasterReadFromBram_0_0.v,
axi_bram_ctrl_v4_1_rfs.vhd,vhdl,axi_bram_ctrl_v4_1_1,../../../../BRAMReadingUsingMasterAXI.srcs/sources_1/bd/BRAMReadingMaster/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd,
BRAMReadingMaster_axi_bram_ctrl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/BRAMReadingMaster/ip/BRAMReadingMaster_axi_bram_ctrl_0_0/sim/BRAMReadingMaster_axi_bram_ctrl_0_0.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_3,../../../../BRAMReadingUsingMasterAXI.srcs/sources_1/bd/BRAMReadingMaster/ipshared/c001/simulation/blk_mem_gen_v8_4.v,
BRAMReadingMaster_axi_bram_ctrl_0_bram_0.v,verilog,xil_defaultlib,../../../bd/BRAMReadingMaster/ip/BRAMReadingMaster_axi_bram_ctrl_0_bram_0/sim/BRAMReadingMaster_axi_bram_ctrl_0_bram_0.v,
BRAMReadingMaster.v,verilog,xil_defaultlib,../../../bd/BRAMReadingMaster/sim/BRAMReadingMaster.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
