Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Oct 11 11:13:08 2019
| Host         : NLVL42YXNF2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file agc_clock_timing_summary_routed.rpt -pb agc_clock_timing_summary_routed.pb -rpx agc_clock_timing_summary_routed.rpx -warn_on_violation
| Design       : agc_clock
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.925        0.000                      0                    5        0.239        0.000                      0                    5        3.000        0.000                       0                    11  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
clk                            {0.000 5.000}      10.000          100.000         
  clk_out1_prop_clock_divisor  {0.000 9.766}      19.531          51.200          
  clkfbout_prop_clock_divisor  {0.000 25.000}     50.000          20.000          
clk_fpga_0                     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_prop_clock_divisor       17.925        0.000                      0                    5        0.239        0.000                      0                    5        9.266        0.000                       0                     7  
  clkfbout_prop_clock_divisor                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  prop_clk_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  prop_clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  prop_clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  prop_clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  prop_clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  prop_clk_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_prop_clock_divisor
  To Clock:  clk_out1_prop_clock_divisor

Setup :            0  Failing Endpoints,  Worst Slack       17.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.925ns  (required time - arrival time)
  Source:                 agc_clk_div/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divisor  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc_clk_div/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divisor  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divisor
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.531ns  (clk_out1_prop_clock_divisor rise@19.531ns - clk_out1_prop_clock_divisor rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.580ns (38.874%)  route 0.912ns (61.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 18.129 - 19.531 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divisor rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_clk_div/inst/clk_in1_prop_clock_divisor
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_clk_div/inst/clk_out1_prop_clock_divisor
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_clk_div/inst/clkout1_buf/O
                         net (fo=6, routed)           1.855    -0.763    agc_clk_div/prop_clk
    SLICE_X110Y79        FDCE                                         r  agc_clk_div/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDCE (Prop_fdce_C_Q)         0.456    -0.307 f  agc_clk_div/counter_reg[4]/Q
                         net (fo=6, routed)           0.912     0.605    agc_clk_div/counter_reg[4]
    SLICE_X110Y79        LUT4 (Prop_lut4_I1_O)        0.124     0.729 r  agc_clk_div/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.729    agc_clk_div/p_0_in[0]
    SLICE_X110Y79        FDCE                                         r  agc_clk_div/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divisor rise edge)
                                                     19.531    19.531 r  
    Y6                                                0.000    19.531 r  clk (IN)
                         net (fo=0)                   0.000    19.531    prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    20.945 r  prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.107    prop_clk_div/inst/clk_in1_prop_clock_divisor
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    14.670 r  prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.361    prop_clk_div/inst/clk_out1_prop_clock_divisor
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.452 r  prop_clk_div/inst/clkout1_buf/O
                         net (fo=6, routed)           1.678    18.129    agc_clk_div/prop_clk
    SLICE_X110Y79        FDCE                                         r  agc_clk_div/counter_reg[0]/C
                         clock pessimism              0.639    18.769    
                         clock uncertainty           -0.144    18.625    
    SLICE_X110Y79        FDCE (Setup_fdce_C_D)        0.029    18.654    agc_clk_div/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         18.654    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                 17.925    

Slack (MET) :             17.932ns  (required time - arrival time)
  Source:                 agc_clk_div/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divisor  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc_clk_div/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divisor  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divisor
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.531ns  (clk_out1_prop_clock_divisor rise@19.531ns - clk_out1_prop_clock_divisor rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.580ns (38.995%)  route 0.907ns (61.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 18.129 - 19.531 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divisor rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_clk_div/inst/clk_in1_prop_clock_divisor
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_clk_div/inst/clk_out1_prop_clock_divisor
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_clk_div/inst/clkout1_buf/O
                         net (fo=6, routed)           1.855    -0.763    agc_clk_div/prop_clk
    SLICE_X110Y79        FDCE                                         r  agc_clk_div/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDCE (Prop_fdce_C_Q)         0.456    -0.307 f  agc_clk_div/counter_reg[3]/Q
                         net (fo=6, routed)           0.907     0.601    agc_clk_div/counter_reg[3]
    SLICE_X110Y79        LUT6 (Prop_lut6_I2_O)        0.124     0.725 r  agc_clk_div/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.725    agc_clk_div/p_0_in[2]
    SLICE_X110Y79        FDCE                                         r  agc_clk_div/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divisor rise edge)
                                                     19.531    19.531 r  
    Y6                                                0.000    19.531 r  clk (IN)
                         net (fo=0)                   0.000    19.531    prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    20.945 r  prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.107    prop_clk_div/inst/clk_in1_prop_clock_divisor
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    14.670 r  prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.361    prop_clk_div/inst/clk_out1_prop_clock_divisor
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.452 r  prop_clk_div/inst/clkout1_buf/O
                         net (fo=6, routed)           1.678    18.129    agc_clk_div/prop_clk
    SLICE_X110Y79        FDCE                                         r  agc_clk_div/counter_reg[2]/C
                         clock pessimism              0.639    18.769    
                         clock uncertainty           -0.144    18.625    
    SLICE_X110Y79        FDCE (Setup_fdce_C_D)        0.032    18.657    agc_clk_div/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         18.657    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                 17.932    

Slack (MET) :             17.933ns  (required time - arrival time)
  Source:                 agc_clk_div/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divisor  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc_clk_div/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divisor  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divisor
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.531ns  (clk_out1_prop_clock_divisor rise@19.531ns - clk_out1_prop_clock_divisor rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.580ns (39.029%)  route 0.906ns (60.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 18.129 - 19.531 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divisor rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_clk_div/inst/clk_in1_prop_clock_divisor
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_clk_div/inst/clk_out1_prop_clock_divisor
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_clk_div/inst/clkout1_buf/O
                         net (fo=6, routed)           1.855    -0.763    agc_clk_div/prop_clk
    SLICE_X110Y79        FDCE                                         r  agc_clk_div/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDCE (Prop_fdce_C_Q)         0.456    -0.307 r  agc_clk_div/counter_reg[3]/Q
                         net (fo=6, routed)           0.906     0.600    agc_clk_div/counter_reg[3]
    SLICE_X110Y79        LUT6 (Prop_lut6_I4_O)        0.124     0.724 r  agc_clk_div/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.724    agc_clk_div/p_0_in[4]
    SLICE_X110Y79        FDCE                                         r  agc_clk_div/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divisor rise edge)
                                                     19.531    19.531 r  
    Y6                                                0.000    19.531 r  clk (IN)
                         net (fo=0)                   0.000    19.531    prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    20.945 r  prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.107    prop_clk_div/inst/clk_in1_prop_clock_divisor
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    14.670 r  prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.361    prop_clk_div/inst/clk_out1_prop_clock_divisor
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.452 r  prop_clk_div/inst/clkout1_buf/O
                         net (fo=6, routed)           1.678    18.129    agc_clk_div/prop_clk
    SLICE_X110Y79        FDCE                                         r  agc_clk_div/counter_reg[4]/C
                         clock pessimism              0.639    18.769    
                         clock uncertainty           -0.144    18.625    
    SLICE_X110Y79        FDCE (Setup_fdce_C_D)        0.031    18.656    agc_clk_div/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                 17.933    

Slack (MET) :             17.934ns  (required time - arrival time)
  Source:                 agc_clk_div/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divisor  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc_clk_div/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divisor  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divisor
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.531ns  (clk_out1_prop_clock_divisor rise@19.531ns - clk_out1_prop_clock_divisor rise@0.000ns)
  Data Path Delay:        1.485ns  (logic 0.580ns (39.063%)  route 0.905ns (60.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 18.129 - 19.531 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divisor rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_clk_div/inst/clk_in1_prop_clock_divisor
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_clk_div/inst/clk_out1_prop_clock_divisor
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_clk_div/inst/clkout1_buf/O
                         net (fo=6, routed)           1.855    -0.763    agc_clk_div/prop_clk
    SLICE_X110Y79        FDCE                                         r  agc_clk_div/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDCE (Prop_fdce_C_Q)         0.456    -0.307 f  agc_clk_div/counter_reg[4]/Q
                         net (fo=6, routed)           0.905     0.598    agc_clk_div/counter_reg[4]
    SLICE_X110Y79        LUT6 (Prop_lut6_I3_O)        0.124     0.722 r  agc_clk_div/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.722    agc_clk_div/p_0_in[3]
    SLICE_X110Y79        FDCE                                         r  agc_clk_div/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divisor rise edge)
                                                     19.531    19.531 r  
    Y6                                                0.000    19.531 r  clk (IN)
                         net (fo=0)                   0.000    19.531    prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    20.945 r  prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.107    prop_clk_div/inst/clk_in1_prop_clock_divisor
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    14.670 r  prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.361    prop_clk_div/inst/clk_out1_prop_clock_divisor
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.452 r  prop_clk_div/inst/clkout1_buf/O
                         net (fo=6, routed)           1.678    18.129    agc_clk_div/prop_clk
    SLICE_X110Y79        FDCE                                         r  agc_clk_div/counter_reg[3]/C
                         clock pessimism              0.639    18.769    
                         clock uncertainty           -0.144    18.625    
    SLICE_X110Y79        FDCE (Setup_fdce_C_D)        0.031    18.656    agc_clk_div/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                 17.934    

Slack (MET) :             17.943ns  (required time - arrival time)
  Source:                 agc_clk_div/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divisor  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc_clk_div/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divisor  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divisor
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.531ns  (clk_out1_prop_clock_divisor rise@19.531ns - clk_out1_prop_clock_divisor rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.608ns (40.000%)  route 0.912ns (60.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 18.129 - 19.531 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divisor rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_clk_div/inst/clk_in1_prop_clock_divisor
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_clk_div/inst/clk_out1_prop_clock_divisor
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_clk_div/inst/clkout1_buf/O
                         net (fo=6, routed)           1.855    -0.763    agc_clk_div/prop_clk
    SLICE_X110Y79        FDCE                                         r  agc_clk_div/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDCE (Prop_fdce_C_Q)         0.456    -0.307 f  agc_clk_div/counter_reg[4]/Q
                         net (fo=6, routed)           0.912     0.605    agc_clk_div/counter_reg[4]
    SLICE_X110Y79        LUT5 (Prop_lut5_I1_O)        0.152     0.757 r  agc_clk_div/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.757    agc_clk_div/p_0_in[1]
    SLICE_X110Y79        FDCE                                         r  agc_clk_div/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divisor rise edge)
                                                     19.531    19.531 r  
    Y6                                                0.000    19.531 r  clk (IN)
                         net (fo=0)                   0.000    19.531    prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    20.945 r  prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.107    prop_clk_div/inst/clk_in1_prop_clock_divisor
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    14.670 r  prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.361    prop_clk_div/inst/clk_out1_prop_clock_divisor
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.452 r  prop_clk_div/inst/clkout1_buf/O
                         net (fo=6, routed)           1.678    18.129    agc_clk_div/prop_clk
    SLICE_X110Y79        FDCE                                         r  agc_clk_div/counter_reg[1]/C
                         clock pessimism              0.639    18.769    
                         clock uncertainty           -0.144    18.625    
    SLICE_X110Y79        FDCE (Setup_fdce_C_D)        0.075    18.700    agc_clk_div/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         18.700    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                 17.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 agc_clk_div/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divisor  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc_clk_div/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divisor  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divisor
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divisor rise@0.000ns - clk_out1_prop_clock_divisor rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.227ns (68.632%)  route 0.104ns (31.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divisor rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_clk_div/inst/clk_in1_prop_clock_divisor
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_clk_div/inst/clk_out1_prop_clock_divisor
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_clk_div/inst/clkout1_buf/O
                         net (fo=6, routed)           0.629    -0.555    agc_clk_div/prop_clk
    SLICE_X110Y79        FDCE                                         r  agc_clk_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDCE (Prop_fdce_C_Q)         0.128    -0.427 r  agc_clk_div/counter_reg[1]/Q
                         net (fo=4, routed)           0.104    -0.324    agc_clk_div/counter_reg_n_0_[1]
    SLICE_X110Y79        LUT6 (Prop_lut6_I0_O)        0.099    -0.225 r  agc_clk_div/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    agc_clk_div/p_0_in[3]
    SLICE_X110Y79        FDCE                                         r  agc_clk_div/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divisor rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_clk_div/inst/clk_in1_prop_clock_divisor
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_clk_div/inst/clk_out1_prop_clock_divisor
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_clk_div/inst/clkout1_buf/O
                         net (fo=6, routed)           0.899    -0.792    agc_clk_div/prop_clk
    SLICE_X110Y79        FDCE                                         r  agc_clk_div/counter_reg[3]/C
                         clock pessimism              0.236    -0.555    
    SLICE_X110Y79        FDCE (Hold_fdce_C_D)         0.092    -0.463    agc_clk_div/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 agc_clk_div/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divisor  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc_clk_div/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divisor  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divisor
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divisor rise@0.000ns - clk_out1_prop_clock_divisor rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divisor rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_clk_div/inst/clk_in1_prop_clock_divisor
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_clk_div/inst/clk_out1_prop_clock_divisor
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_clk_div/inst/clkout1_buf/O
                         net (fo=6, routed)           0.629    -0.555    agc_clk_div/prop_clk
    SLICE_X110Y79        FDCE                                         r  agc_clk_div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  agc_clk_div/counter_reg[0]/Q
                         net (fo=5, routed)           0.196    -0.219    agc_clk_div/counter_reg_n_0_[0]
    SLICE_X110Y79        LUT5 (Prop_lut5_I3_O)        0.042    -0.177 r  agc_clk_div/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    agc_clk_div/p_0_in[1]
    SLICE_X110Y79        FDCE                                         r  agc_clk_div/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divisor rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_clk_div/inst/clk_in1_prop_clock_divisor
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_clk_div/inst/clk_out1_prop_clock_divisor
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_clk_div/inst/clkout1_buf/O
                         net (fo=6, routed)           0.899    -0.792    agc_clk_div/prop_clk
    SLICE_X110Y79        FDCE                                         r  agc_clk_div/counter_reg[1]/C
                         clock pessimism              0.236    -0.555    
    SLICE_X110Y79        FDCE (Hold_fdce_C_D)         0.107    -0.448    agc_clk_div/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 agc_clk_div/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divisor  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc_clk_div/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divisor  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divisor
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divisor rise@0.000ns - clk_out1_prop_clock_divisor rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.784%)  route 0.195ns (51.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divisor rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_clk_div/inst/clk_in1_prop_clock_divisor
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_clk_div/inst/clk_out1_prop_clock_divisor
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_clk_div/inst/clkout1_buf/O
                         net (fo=6, routed)           0.629    -0.555    agc_clk_div/prop_clk
    SLICE_X110Y79        FDCE                                         r  agc_clk_div/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  agc_clk_div/counter_reg[2]/Q
                         net (fo=4, routed)           0.195    -0.219    agc_clk_div/counter_reg[2]
    SLICE_X110Y79        LUT6 (Prop_lut6_I5_O)        0.045    -0.174 r  agc_clk_div/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    agc_clk_div/p_0_in[2]
    SLICE_X110Y79        FDCE                                         r  agc_clk_div/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divisor rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_clk_div/inst/clk_in1_prop_clock_divisor
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_clk_div/inst/clk_out1_prop_clock_divisor
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_clk_div/inst/clkout1_buf/O
                         net (fo=6, routed)           0.899    -0.792    agc_clk_div/prop_clk
    SLICE_X110Y79        FDCE                                         r  agc_clk_div/counter_reg[2]/C
                         clock pessimism              0.236    -0.555    
    SLICE_X110Y79        FDCE (Hold_fdce_C_D)         0.092    -0.463    agc_clk_div/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 agc_clk_div/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divisor  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc_clk_div/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divisor  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divisor
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divisor rise@0.000ns - clk_out1_prop_clock_divisor rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divisor rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_clk_div/inst/clk_in1_prop_clock_divisor
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_clk_div/inst/clk_out1_prop_clock_divisor
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_clk_div/inst/clkout1_buf/O
                         net (fo=6, routed)           0.629    -0.555    agc_clk_div/prop_clk
    SLICE_X110Y79        FDCE                                         r  agc_clk_div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDCE (Prop_fdce_C_Q)         0.141    -0.414 f  agc_clk_div/counter_reg[0]/Q
                         net (fo=5, routed)           0.196    -0.219    agc_clk_div/counter_reg_n_0_[0]
    SLICE_X110Y79        LUT4 (Prop_lut4_I3_O)        0.045    -0.174 r  agc_clk_div/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    agc_clk_div/p_0_in[0]
    SLICE_X110Y79        FDCE                                         r  agc_clk_div/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divisor rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_clk_div/inst/clk_in1_prop_clock_divisor
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_clk_div/inst/clk_out1_prop_clock_divisor
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_clk_div/inst/clkout1_buf/O
                         net (fo=6, routed)           0.899    -0.792    agc_clk_div/prop_clk
    SLICE_X110Y79        FDCE                                         r  agc_clk_div/counter_reg[0]/C
                         clock pessimism              0.236    -0.555    
    SLICE_X110Y79        FDCE (Hold_fdce_C_D)         0.091    -0.464    agc_clk_div/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 agc_clk_div/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divisor  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc_clk_div/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divisor  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divisor
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divisor rise@0.000ns - clk_out1_prop_clock_divisor rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.423%)  route 0.198ns (51.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divisor rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_clk_div/inst/clk_in1_prop_clock_divisor
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_clk_div/inst/clk_out1_prop_clock_divisor
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_clk_div/inst/clkout1_buf/O
                         net (fo=6, routed)           0.629    -0.555    agc_clk_div/prop_clk
    SLICE_X110Y79        FDCE                                         r  agc_clk_div/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  agc_clk_div/counter_reg[2]/Q
                         net (fo=4, routed)           0.198    -0.216    agc_clk_div/counter_reg[2]
    SLICE_X110Y79        LUT6 (Prop_lut6_I2_O)        0.045    -0.171 r  agc_clk_div/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    agc_clk_div/p_0_in[4]
    SLICE_X110Y79        FDCE                                         r  agc_clk_div/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divisor rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_clk_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_clk_div/inst/clk_in1_prop_clock_divisor
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_clk_div/inst/clk_out1_prop_clock_divisor
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_clk_div/inst/clkout1_buf/O
                         net (fo=6, routed)           0.899    -0.792    agc_clk_div/prop_clk
    SLICE_X110Y79        FDCE                                         r  agc_clk_div/counter_reg[4]/C
                         clock pessimism              0.236    -0.555    
    SLICE_X110Y79        FDCE (Hold_fdce_C_D)         0.092    -0.463    agc_clk_div/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_prop_clock_divisor
Waveform(ns):       { 0.000 9.766 }
Period(ns):         19.531
Sources:            { prop_clk_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         19.531      17.376     BUFGCTRL_X0Y0    prop_clk_div/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         19.531      18.282     MMCME2_ADV_X0Y0  prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         19.531      18.531     SLICE_X110Y79    agc_clk_div/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.531      18.531     SLICE_X110Y79    agc_clk_div/counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.531      18.531     SLICE_X110Y79    agc_clk_div/counter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.531      18.531     SLICE_X110Y79    agc_clk_div/counter_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.531      18.531     SLICE_X110Y79    agc_clk_div/counter_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.531      193.829    MMCME2_ADV_X0Y0  prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X110Y79    agc_clk_div/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X110Y79    agc_clk_div/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X110Y79    agc_clk_div/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X110Y79    agc_clk_div/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X110Y79    agc_clk_div/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X110Y79    agc_clk_div/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X110Y79    agc_clk_div/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X110Y79    agc_clk_div/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X110Y79    agc_clk_div/counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X110Y79    agc_clk_div/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X110Y79    agc_clk_div/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X110Y79    agc_clk_div/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X110Y79    agc_clk_div/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X110Y79    agc_clk_div/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X110Y79    agc_clk_div/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X110Y79    agc_clk_div/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X110Y79    agc_clk_div/counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X110Y79    agc_clk_div/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X110Y79    agc_clk_div/counter_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X110Y79    agc_clk_div/counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_prop_clock_divisor
  To Clock:  clkfbout_prop_clock_divisor

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_prop_clock_divisor
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { prop_clk_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    prop_clk_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  prop_clk_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  prop_clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  prop_clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  prop_clk_div/inst/mmcm_adv_inst/CLKFBOUT



