vendor_name = ModelSim
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/zx_spectrum/t80/T80.vhd
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/zx_spectrum/t80/T80_Reg.vhd
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/zx_spectrum/t80/T80se.vhd
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/zx_spectrum/t80/T80_Pack.vhd
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/zx_spectrum/t80/T80_MCode.vhd
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/zx_spectrum/t80/T80_ALU.vhd
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/zx_spectrum/ay8910/ay8910.vhd
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/zx_spectrum/DAC/dac.v
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/zx_spectrum/keyboard/zxkbd.v
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/zx_spectrum/keyboard/ps2_keyboard.v
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/zx_spectrum/ROM/lpm_rom0.vhd
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/zx_spectrum/speccy.vhd
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/zx_spectrum/spec.bdf
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/zx_spectrum/pll.qip
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/zx_spectrum/pll.v
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/zx_spectrum/ROM/lpm_rom0.qip
source_file = 1, g:/altera/15.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, g:/altera/15.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, g:/altera/15.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, g:/altera/15.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, g:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, g:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, g:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, g:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, g:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc
source_file = 1, g:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, g:/altera/15.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, g:/altera/15.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, g:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, g:/altera/15.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/zx_spectrum/db/altsyncram_cfs3.tdf
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/zx_spectrum/ROM/spec128.hex
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/zx_spectrum/db/decode_f8a.tdf
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/zx_spectrum/db/mux_6nb.tdf
source_file = 1, g:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, g:/altera/15.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, g:/altera/15.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, g:/altera/15.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/zx_spectrum/db/pll_altpll.v
source_file = 1, g:/altera/15.0/quartus/libraries/others/maxplus2/freqdiv.bdf
design_name = spec
instance = comp, \VGA_R1~output\, VGA_R1~output, spec, 1
instance = comp, \VGA_R2~output\, VGA_R2~output, spec, 1
instance = comp, \VGA_G1~output\, VGA_G1~output, spec, 1
instance = comp, \VGA_G2~output\, VGA_G2~output, spec, 1
instance = comp, \VGA_B2~output\, VGA_B2~output, spec, 1
instance = comp, \VGA_B1~output\, VGA_B1~output, spec, 1
instance = comp, \VGA_VSYNC~output\, VGA_VSYNC~output, spec, 1
instance = comp, \VGA_HSYNC~output\, VGA_HSYNC~output, spec, 1
instance = comp, \CS~output\, CS~output, spec, 1
instance = comp, \WE~output\, WE~output, spec, 1
instance = comp, \OE~output\, OE~output, spec, 1
instance = comp, \TAPE_OUT~output\, TAPE_OUT~output, spec, 1
instance = comp, \AUDIO_OUT_L~output\, AUDIO_OUT_L~output, spec, 1
instance = comp, \AUDIO_OUT_R~output\, AUDIO_OUT_R~output, spec, 1
instance = comp, \A[18]~output\, A[18]~output, spec, 1
instance = comp, \A[17]~output\, A[17]~output, spec, 1
instance = comp, \A[16]~output\, A[16]~output, spec, 1
instance = comp, \A[15]~output\, A[15]~output, spec, 1
instance = comp, \A[14]~output\, A[14]~output, spec, 1
instance = comp, \A[13]~output\, A[13]~output, spec, 1
instance = comp, \A[12]~output\, A[12]~output, spec, 1
instance = comp, \A[11]~output\, A[11]~output, spec, 1
instance = comp, \A[10]~output\, A[10]~output, spec, 1
instance = comp, \A[9]~output\, A[9]~output, spec, 1
instance = comp, \A[8]~output\, A[8]~output, spec, 1
instance = comp, \A[7]~output\, A[7]~output, spec, 1
instance = comp, \A[6]~output\, A[6]~output, spec, 1
instance = comp, \A[5]~output\, A[5]~output, spec, 1
instance = comp, \A[4]~output\, A[4]~output, spec, 1
instance = comp, \A[3]~output\, A[3]~output, spec, 1
instance = comp, \A[2]~output\, A[2]~output, spec, 1
instance = comp, \A[1]~output\, A[1]~output, spec, 1
instance = comp, \A[0]~output\, A[0]~output, spec, 1
instance = comp, \PS2_KBCLK~output\, PS2_KBCLK~output, spec, 1
instance = comp, \PS2_KBDAT~output\, PS2_KBDAT~output, spec, 1
instance = comp, \D[7]~output\, D[7]~output, spec, 1
instance = comp, \D[6]~output\, D[6]~output, spec, 1
instance = comp, \D[5]~output\, D[5]~output, spec, 1
instance = comp, \D[4]~output\, D[4]~output, spec, 1
instance = comp, \D[3]~output\, D[3]~output, spec, 1
instance = comp, \D[2]~output\, D[2]~output, spec, 1
instance = comp, \D[1]~output\, D[1]~output, spec, 1
instance = comp, \D[0]~output\, D[0]~output, spec, 1
instance = comp, \inclk0~input\, inclk0~input, spec, 1
instance = comp, \inst1|altpll_component|auto_generated|pll1\, inst1|altpll_component|auto_generated|pll1, spec, 1
instance = comp, \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, spec, 1
instance = comp, \inst|Add1~0\, inst|Add1~0, spec, 1
instance = comp, \inst|hcnt[0]\, inst|hcnt[0], spec, 1
instance = comp, \inst|clk_cnt[1]~0\, inst|clk_cnt[1]~0, spec, 1
instance = comp, \inst|clk_cnt[1]\, inst|clk_cnt[1], spec, 1
instance = comp, \inst|clk_cpu~feeder\, inst|clk_cpu~feeder, spec, 1
instance = comp, \inst|clk_cpu\, inst|clk_cpu, spec, 1
instance = comp, \inst|clk_cpu~clkctrl\, inst|clk_cpu~clkctrl, spec, 1
instance = comp, \PS2_KBDAT~input\, PS2_KBDAT~input, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|ps2_data_s~feeder\, inst|zxkey|ps2_keyboard|ps2_data_s~feeder, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|ps2_data_s\, inst|zxkey|ps2_keyboard|ps2_data_s, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|q[10]~feeder\, inst|zxkey|ps2_keyboard|q[10]~feeder, spec, 1
instance = comp, \PS2_KBCLK~input\, PS2_KBCLK~input, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|ps2_clk_s~feeder\, inst|zxkey|ps2_keyboard|ps2_clk_s~feeder, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|ps2_clk_s\, inst|zxkey|ps2_keyboard|ps2_clk_s, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|Selector0~0\, inst|zxkey|ps2_keyboard|Selector0~0, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|m1_state.m1_rx_clk_l\, inst|zxkey|ps2_keyboard|m1_state.m1_rx_clk_l, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|m1_next_state.m1_rx_rising_edge_marker~0\, inst|zxkey|ps2_keyboard|m1_next_state.m1_rx_rising_edge_marker~0, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|m1_state.m1_rx_rising_edge_marker\, inst|zxkey|ps2_keyboard|m1_state.m1_rx_rising_edge_marker, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_5usec_count[0]~8\, inst|zxkey|ps2_keyboard|timer_5usec_count[0]~8, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|Equal3~0\, inst|zxkey|ps2_keyboard|Equal3~0, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|Selector2~0\, inst|zxkey|ps2_keyboard|Selector2~0, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_60usec_count[0]~12\, inst|zxkey|ps2_keyboard|timer_60usec_count[0]~12, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|WideOr0\, inst|zxkey|ps2_keyboard|WideOr0, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_60usec_count[2]~17\, inst|zxkey|ps2_keyboard|timer_60usec_count[2]~17, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_60usec_count[3]~19\, inst|zxkey|ps2_keyboard|timer_60usec_count[3]~19, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_60usec_count[3]\, inst|zxkey|ps2_keyboard|timer_60usec_count[3], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_60usec_count[4]~21\, inst|zxkey|ps2_keyboard|timer_60usec_count[4]~21, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_60usec_count[4]\, inst|zxkey|ps2_keyboard|timer_60usec_count[4], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_60usec_count[5]~23\, inst|zxkey|ps2_keyboard|timer_60usec_count[5]~23, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_60usec_count[5]\, inst|zxkey|ps2_keyboard|timer_60usec_count[5], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_60usec_count[6]~25\, inst|zxkey|ps2_keyboard|timer_60usec_count[6]~25, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_60usec_count[6]\, inst|zxkey|ps2_keyboard|timer_60usec_count[6], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_60usec_count[7]~27\, inst|zxkey|ps2_keyboard|timer_60usec_count[7]~27, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_60usec_count[7]\, inst|zxkey|ps2_keyboard|timer_60usec_count[7], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_60usec_count[8]~29\, inst|zxkey|ps2_keyboard|timer_60usec_count[8]~29, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_60usec_count[8]\, inst|zxkey|ps2_keyboard|timer_60usec_count[8], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_60usec_count[9]~31\, inst|zxkey|ps2_keyboard|timer_60usec_count[9]~31, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_60usec_count[9]\, inst|zxkey|ps2_keyboard|timer_60usec_count[9], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_60usec_count[10]~33\, inst|zxkey|ps2_keyboard|timer_60usec_count[10]~33, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_60usec_count[10]\, inst|zxkey|ps2_keyboard|timer_60usec_count[10], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_60usec_count[11]~35\, inst|zxkey|ps2_keyboard|timer_60usec_count[11]~35, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_60usec_count[11]\, inst|zxkey|ps2_keyboard|timer_60usec_count[11], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|Equal2~2\, inst|zxkey|ps2_keyboard|Equal2~2, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|Equal2~1\, inst|zxkey|ps2_keyboard|Equal2~1, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_60usec_count[6]~14\, inst|zxkey|ps2_keyboard|timer_60usec_count[6]~14, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_60usec_count[0]\, inst|zxkey|ps2_keyboard|timer_60usec_count[0], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_60usec_count[1]~15\, inst|zxkey|ps2_keyboard|timer_60usec_count[1]~15, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_60usec_count[1]\, inst|zxkey|ps2_keyboard|timer_60usec_count[1], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_60usec_count[2]\, inst|zxkey|ps2_keyboard|timer_60usec_count[2], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|Equal2~0\, inst|zxkey|ps2_keyboard|Equal2~0, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|Add0~1\, inst|zxkey|ps2_keyboard|Add0~1, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|bit_count[2]~6\, inst|zxkey|ps2_keyboard|bit_count[2]~6, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|bit_count[2]\, inst|zxkey|ps2_keyboard|bit_count[2], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|Equal0~0\, inst|zxkey|ps2_keyboard|Equal0~0, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|bit_count[0]~2\, inst|zxkey|ps2_keyboard|bit_count[0]~2, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|bit_count[0]~3\, inst|zxkey|ps2_keyboard|bit_count[0]~3, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|bit_count[0]~7\, inst|zxkey|ps2_keyboard|bit_count[0]~7, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|bit_count[0]\, inst|zxkey|ps2_keyboard|bit_count[0], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|bit_count[1]~5\, inst|zxkey|ps2_keyboard|bit_count[1]~5, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|bit_count[1]\, inst|zxkey|ps2_keyboard|bit_count[1], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|Add0~0\, inst|zxkey|ps2_keyboard|Add0~0, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|bit_count[3]~4\, inst|zxkey|ps2_keyboard|bit_count[3]~4, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|bit_count[3]\, inst|zxkey|ps2_keyboard|bit_count[3], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|Equal1~0\, inst|zxkey|ps2_keyboard|Equal1~0, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|Selector5~0\, inst|zxkey|ps2_keyboard|Selector5~0, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|m1_state.m1_tx_clk_l\, inst|zxkey|ps2_keyboard|m1_state.m1_tx_clk_l, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|Selector2~1\, inst|zxkey|ps2_keyboard|Selector2~1, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|m1_state.m1_tx_wait_clk_h\, inst|zxkey|ps2_keyboard|m1_state.m1_tx_wait_clk_h, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_5usec_count[6]~16\, inst|zxkey|ps2_keyboard|timer_5usec_count[6]~16, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_5usec_count[0]\, inst|zxkey|ps2_keyboard|timer_5usec_count[0], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_5usec_count[1]~10\, inst|zxkey|ps2_keyboard|timer_5usec_count[1]~10, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_5usec_count[1]\, inst|zxkey|ps2_keyboard|timer_5usec_count[1], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_5usec_count[2]~12\, inst|zxkey|ps2_keyboard|timer_5usec_count[2]~12, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_5usec_count[2]\, inst|zxkey|ps2_keyboard|timer_5usec_count[2], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_5usec_count[3]~14\, inst|zxkey|ps2_keyboard|timer_5usec_count[3]~14, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_5usec_count[3]\, inst|zxkey|ps2_keyboard|timer_5usec_count[3], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_5usec_count[4]~17\, inst|zxkey|ps2_keyboard|timer_5usec_count[4]~17, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_5usec_count[4]\, inst|zxkey|ps2_keyboard|timer_5usec_count[4], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_5usec_count[5]~19\, inst|zxkey|ps2_keyboard|timer_5usec_count[5]~19, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_5usec_count[5]\, inst|zxkey|ps2_keyboard|timer_5usec_count[5], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_5usec_count[6]~21\, inst|zxkey|ps2_keyboard|timer_5usec_count[6]~21, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_5usec_count[6]\, inst|zxkey|ps2_keyboard|timer_5usec_count[6], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_5usec_count[7]~23\, inst|zxkey|ps2_keyboard|timer_5usec_count[7]~23, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|timer_5usec_count[7]\, inst|zxkey|ps2_keyboard|timer_5usec_count[7], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|Equal3~1\, inst|zxkey|ps2_keyboard|Equal3~1, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|m1_next_state.m1_tx_rising_edge_marker~0\, inst|zxkey|ps2_keyboard|m1_next_state.m1_tx_rising_edge_marker~0, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|m1_state.m1_tx_rising_edge_marker\, inst|zxkey|ps2_keyboard|m1_state.m1_tx_rising_edge_marker, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|Selector4~0\, inst|zxkey|ps2_keyboard|Selector4~0, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|m1_state.m1_tx_clk_h\, inst|zxkey|ps2_keyboard|m1_state.m1_tx_clk_h, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|Selector6~0\, inst|zxkey|ps2_keyboard|Selector6~0, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|m1_state.m1_tx_wait_keyboard_ack\, inst|zxkey|ps2_keyboard|m1_state.m1_tx_wait_keyboard_ack, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|Selector7~0\, inst|zxkey|ps2_keyboard|Selector7~0, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|m1_state.m1_tx_done_recovery\, inst|zxkey|ps2_keyboard|m1_state.m1_tx_done_recovery, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|Selector8~0\, inst|zxkey|ps2_keyboard|Selector8~0, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|m1_state.m1_tx_error_no_keyboard_ack\, inst|zxkey|ps2_keyboard|m1_state.m1_tx_error_no_keyboard_ack, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|Selector1~0\, inst|zxkey|ps2_keyboard|Selector1~0, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|Selector1~1\, inst|zxkey|ps2_keyboard|Selector1~1, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|m1_state.m1_rx_clk_h\, inst|zxkey|ps2_keyboard|m1_state.m1_rx_clk_h, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|m1_next_state.m1_rx_falling_edge_marker~0\, inst|zxkey|ps2_keyboard|m1_next_state.m1_rx_falling_edge_marker~0, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|m1_state.m1_rx_falling_edge_marker\, inst|zxkey|ps2_keyboard|m1_state.m1_rx_falling_edge_marker, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|always5~0\, inst|zxkey|ps2_keyboard|always5~0, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|q[10]\, inst|zxkey|ps2_keyboard|q[10], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|q[9]\, inst|zxkey|ps2_keyboard|q[9], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|q[8]~feeder\, inst|zxkey|ps2_keyboard|q[8]~feeder, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|q[8]\, inst|zxkey|ps2_keyboard|q[8], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|q[7]~feeder\, inst|zxkey|ps2_keyboard|q[7]~feeder, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|q[7]\, inst|zxkey|ps2_keyboard|q[7], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|q[6]~feeder\, inst|zxkey|ps2_keyboard|q[6]~feeder, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|q[6]\, inst|zxkey|ps2_keyboard|q[6], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|q[5]~feeder\, inst|zxkey|ps2_keyboard|q[5]~feeder, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|q[5]\, inst|zxkey|ps2_keyboard|q[5], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|q[4]~feeder\, inst|zxkey|ps2_keyboard|q[4]~feeder, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|q[4]\, inst|zxkey|ps2_keyboard|q[4], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|q[3]~feeder\, inst|zxkey|ps2_keyboard|q[3]~feeder, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|q[3]\, inst|zxkey|ps2_keyboard|q[3], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|rx_scan_code[2]\, inst|zxkey|ps2_keyboard|rx_scan_code[2], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|rx_scan_code[7]~feeder\, inst|zxkey|ps2_keyboard|rx_scan_code[7]~feeder, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|rx_scan_code[7]\, inst|zxkey|ps2_keyboard|rx_scan_code[7], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|rx_scan_code[4]~feeder\, inst|zxkey|ps2_keyboard|rx_scan_code[4]~feeder, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|rx_scan_code[4]\, inst|zxkey|ps2_keyboard|rx_scan_code[4], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|rx_scan_code[6]~feeder\, inst|zxkey|ps2_keyboard|rx_scan_code[6]~feeder, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|rx_scan_code[6]\, inst|zxkey|ps2_keyboard|rx_scan_code[6], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|rx_scan_code[5]\, inst|zxkey|ps2_keyboard|rx_scan_code[5], spec, 1
instance = comp, \inst|zxkey|Equal0~0\, inst|zxkey|Equal0~0, spec, 1
instance = comp, \inst|zxkey|numlock~0\, inst|zxkey|numlock~0, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|q[2]~feeder\, inst|zxkey|ps2_keyboard|q[2]~feeder, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|q[2]\, inst|zxkey|ps2_keyboard|q[2], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|rx_scan_code[1]\, inst|zxkey|ps2_keyboard|rx_scan_code[1], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|rx_scan_code[3]\, inst|zxkey|ps2_keyboard|rx_scan_code[3], spec, 1
instance = comp, \inst|zxkey|Equal0~1\, inst|zxkey|Equal0~1, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|q[1]\, inst|zxkey|ps2_keyboard|q[1], spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|rx_scan_code[0]\, inst|zxkey|ps2_keyboard|rx_scan_code[0], spec, 1
instance = comp, \inst|zxkey|Equal1~0\, inst|zxkey|Equal1~0, spec, 1
instance = comp, \inst|zxkey|Equal1~1\, inst|zxkey|Equal1~1, spec, 1
instance = comp, \inst|zxkey|Selector2~0\, inst|zxkey|Selector2~0, spec, 1
instance = comp, \inst|zxkey|state.0001\, inst|zxkey|state.0001, spec, 1
instance = comp, \inst|zxkey|state.0010\, inst|zxkey|state.0010, spec, 1
instance = comp, \inst|zxkey|Selector4~2\, inst|zxkey|Selector4~2, spec, 1
instance = comp, \inst|zxkey|Selector4~3\, inst|zxkey|Selector4~3, spec, 1
instance = comp, \inst|zxkey|state.0100\, inst|zxkey|state.0100, spec, 1
instance = comp, \inst|zxkey|state.0101~feeder\, inst|zxkey|state.0101~feeder, spec, 1
instance = comp, \inst|zxkey|state.0101\, inst|zxkey|state.0101, spec, 1
instance = comp, \inst|zxkey|state.1010\, inst|zxkey|state.1010, spec, 1
instance = comp, \inst|zxkey|Selector1~0\, inst|zxkey|Selector1~0, spec, 1
instance = comp, \inst|zxkey|Selector1~1\, inst|zxkey|Selector1~1, spec, 1
instance = comp, \inst|zxkey|state.0000\, inst|zxkey|state.0000, spec, 1
instance = comp, \inst|zxkey|Selector11~0\, inst|zxkey|Selector11~0, spec, 1
instance = comp, \inst|zxkey|Selector21~5\, inst|zxkey|Selector21~5, spec, 1
instance = comp, \inst|zxkey|Selector34~0\, inst|zxkey|Selector34~0, spec, 1
instance = comp, \inst|zxkey|Selector0~0\, inst|zxkey|Selector0~0, spec, 1
instance = comp, \inst|zxkey|Selector0~1\, inst|zxkey|Selector0~1, spec, 1
instance = comp, \inst|zxkey|ps2rden\, inst|zxkey|ps2rden, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|m2_next_state~0\, inst|zxkey|ps2_keyboard|m2_next_state~0, spec, 1
instance = comp, \inst|zxkey|ps2_keyboard|m2_state\, inst|zxkey|ps2_keyboard|m2_state, spec, 1
instance = comp, \inst|zxkey|Selector6~0\, inst|zxkey|Selector6~0, spec, 1
instance = comp, \inst|zxkey|Selector6~1\, inst|zxkey|Selector6~1, spec, 1
instance = comp, \inst|zxkey|Selector6~2\, inst|zxkey|Selector6~2, spec, 1
instance = comp, \inst|zxkey|state.0110\, inst|zxkey|state.0110, spec, 1
instance = comp, \inst|zxkey|Selector7~0\, inst|zxkey|Selector7~0, spec, 1
instance = comp, \inst|zxkey|state.0111\, inst|zxkey|state.0111, spec, 1
instance = comp, \inst|zxkey|state.1000\, inst|zxkey|state.1000, spec, 1
instance = comp, \inst|zxkey|Selector9~0\, inst|zxkey|Selector9~0, spec, 1
instance = comp, \inst|zxkey|state.1001\, inst|zxkey|state.1001, spec, 1
instance = comp, \inst|zxkey|Selector34~1\, inst|zxkey|Selector34~1, spec, 1
instance = comp, \inst|zxkey|res_key~0\, inst|zxkey|res_key~0, spec, 1
instance = comp, \inst|zxkey|res_key\, inst|zxkey|res_key, spec, 1
instance = comp, \reset_n~input\, reset_n~input, spec, 1
instance = comp, \inst|reset_n\, inst|reset_n, spec, 1
instance = comp, \inst|reset_n~clkctrl\, inst|reset_n~clkctrl, spec, 1
instance = comp, \inst|Z80|u0|Auto_Wait_t1\, inst|Z80|u0|Auto_Wait_t1, spec, 1
instance = comp, \inst|Z80|u0|Auto_Wait_t2\, inst|Z80|u0|Auto_Wait_t2, spec, 1
instance = comp, \inst|Z80|u0|process_7~2\, inst|Z80|u0|process_7~2, spec, 1
instance = comp, \inst|Z80|u0|IR[7]~feeder\, inst|Z80|u0|IR[7]~feeder, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1\, inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1, spec, 1
instance = comp, \inst|Z80|u0|R[0]~10\, inst|Z80|u0|R[0]~10, spec, 1
instance = comp, \inst|Z80|Equal3~0\, inst|Z80|Equal3~0, spec, 1
instance = comp, \inst|Z80|DI_Reg[6]\, inst|Z80|DI_Reg[6], spec, 1
instance = comp, \inst|Z80|u0|Equal3~2\, inst|Z80|u0|Equal3~2, spec, 1
instance = comp, \inst|Z80|u0|process_0~2\, inst|Z80|u0|process_0~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux147~0\, inst|Z80|u0|mcode|Mux147~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux92~0\, inst|Z80|u0|mcode|Mux92~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux110~2\, inst|Z80|u0|mcode|Mux110~2, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2\, inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2, spec, 1
instance = comp, \inst|Z80|u0|R[1]~12\, inst|Z80|u0|R[1]~12, spec, 1
instance = comp, \inst|Z80|u0|Ap[1]\, inst|Z80|u0|Ap[1], spec, 1
instance = comp, \inst|Z80|u0|IR[4]~feeder\, inst|Z80|u0|IR[4]~feeder, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~118\, inst|Z80|u0|alu|Q_t~118, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux127~0\, inst|Z80|u0|mcode|Mux127~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux231~0\, inst|Z80|u0|mcode|Mux231~0, spec, 1
instance = comp, \inst|Z80|u0|Equal4~1\, inst|Z80|u0|Equal4~1, spec, 1
instance = comp, \inst|Z80|u0|Equal5~0\, inst|Z80|u0|Equal5~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|IMode[0]~6\, inst|Z80|u0|mcode|IMode[0]~6, spec, 1
instance = comp, \inst|Z80|u0|mcode|IMode[1]~4\, inst|Z80|u0|mcode|IMode[1]~4, spec, 1
instance = comp, \inst|Z80|u0|Equal5~1\, inst|Z80|u0|Equal5~1, spec, 1
instance = comp, \inst|Z80|u0|IStatus[0]\, inst|Z80|u0|IStatus[0], spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux147~4\, inst|Z80|u0|mcode|Mux147~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux116~0\, inst|Z80|u0|mcode|Mux116~0, spec, 1
instance = comp, \inst|Z80|u0|XY_State~2\, inst|Z80|u0|XY_State~2, spec, 1
instance = comp, \inst|Z80|u0|XY_State[1]~feeder\, inst|Z80|u0|XY_State[1]~feeder, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux110~1\, inst|Z80|u0|mcode|Mux110~1, spec, 1
instance = comp, \inst|Z80|u0|XY_State~0\, inst|Z80|u0|XY_State~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux115~1\, inst|Z80|u0|mcode|Mux115~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux115~0\, inst|Z80|u0|mcode|Mux115~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux115~2\, inst|Z80|u0|mcode|Mux115~2, spec, 1
instance = comp, \inst|Z80|u0|XY_State[1]~3\, inst|Z80|u0|XY_State[1]~3, spec, 1
instance = comp, \inst|Z80|u0|XY_State[1]\, inst|Z80|u0|XY_State[1], spec, 1
instance = comp, \inst|Z80|u0|XY_State~4\, inst|Z80|u0|XY_State~4, spec, 1
instance = comp, \inst|Z80|u0|XY_State[0]\, inst|Z80|u0|XY_State[0], spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux147~7\, inst|Z80|u0|mcode|Mux147~7, spec, 1
instance = comp, \inst|Z80|u0|Equal56~0\, inst|Z80|u0|Equal56~0, spec, 1
instance = comp, \inst|Z80|u0|Equal56~1\, inst|Z80|u0|Equal56~1, spec, 1
instance = comp, \inst|Z80|u0|Equal56~2\, inst|Z80|u0|Equal56~2, spec, 1
instance = comp, \inst|Z80|u0|XY_Ind~0\, inst|Z80|u0|XY_Ind~0, spec, 1
instance = comp, \inst|Z80|u0|XY_Ind~1\, inst|Z80|u0|XY_Ind~1, spec, 1
instance = comp, \inst|Z80|u0|XY_Ind~2\, inst|Z80|u0|XY_Ind~2, spec, 1
instance = comp, \inst|Z80|u0|XY_Ind\, inst|Z80|u0|XY_Ind, spec, 1
instance = comp, \inst|Z80|u0|process_1~6\, inst|Z80|u0|process_1~6, spec, 1
instance = comp, \inst|Z80|u0|Equal3~3\, inst|Z80|u0|Equal3~3, spec, 1
instance = comp, \inst|Z80|u0|Equal3~1\, inst|Z80|u0|Equal3~1, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~89\, inst|Z80|u0|alu|Q_t~89, spec, 1
instance = comp, \inst|Z80|u0|Equal4~2\, inst|Z80|u0|Equal4~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|process_0~0\, inst|Z80|u0|mcode|process_0~0, spec, 1
instance = comp, \inst|Z80|u0|NextIs_XY_Fetch~1\, inst|Z80|u0|NextIs_XY_Fetch~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Set_Addr_To[2]~0\, inst|Z80|u0|mcode|Set_Addr_To[2]~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Set_Addr_To[1]~2\, inst|Z80|u0|mcode|Set_Addr_To[1]~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux147~3\, inst|Z80|u0|mcode|Mux147~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux212~2\, inst|Z80|u0|mcode|Mux212~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux212~3\, inst|Z80|u0|mcode|Mux212~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux212~0\, inst|Z80|u0|mcode|Mux212~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux193~0\, inst|Z80|u0|mcode|Mux193~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux212~1\, inst|Z80|u0|mcode|Mux212~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux212~4\, inst|Z80|u0|mcode|Mux212~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux74~2\, inst|Z80|u0|mcode|Mux74~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux263~0\, inst|Z80|u0|mcode|Mux263~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux71~2\, inst|Z80|u0|mcode|Mux71~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux263~1\, inst|Z80|u0|mcode|Mux263~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux263~2\, inst|Z80|u0|mcode|Mux263~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~108\, inst|Z80|u0|alu|Q_t~108, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~130\, inst|Z80|u0|alu|Q_t~130, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~131\, inst|Z80|u0|alu|Q_t~131, spec, 1
instance = comp, \inst|Z80|Equal2~0\, inst|Z80|Equal2~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~357\, inst|Z80|u0|alu|Q_t~357, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux101~2\, inst|Z80|u0|mcode|Mux101~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~367\, inst|Z80|u0|alu|Q_t~367, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~366\, inst|Z80|u0|alu|Q_t~366, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~368\, inst|Z80|u0|alu|Q_t~368, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~369\, inst|Z80|u0|alu|Q_t~369, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux254~8\, inst|Z80|u0|mcode|Mux254~8, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~370\, inst|Z80|u0|alu|Q_t~370, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux94~0\, inst|Z80|u0|mcode|Mux94~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~327\, inst|Z80|u0|alu|Q_t~327, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~328\, inst|Z80|u0|alu|Q_t~328, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~406\, inst|Z80|u0|alu|Q_t~406, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~364\, inst|Z80|u0|alu|Q_t~364, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~365\, inst|Z80|u0|alu|Q_t~365, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~128\, inst|Z80|u0|alu|Q_t~128, spec, 1
instance = comp, \inst|Z80|u0|process_0~1\, inst|Z80|u0|process_0~1, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~371\, inst|Z80|u0|alu|Q_t~371, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~372\, inst|Z80|u0|alu|Q_t~372, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~373\, inst|Z80|u0|alu|Q_t~373, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux94~1\, inst|Z80|u0|mcode|Mux94~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux281~8\, inst|Z80|u0|mcode|Mux281~8, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux147~5\, inst|Z80|u0|mcode|Mux147~5, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~88\, inst|Z80|u0|alu|Q_t~88, spec, 1
instance = comp, \inst|Z80|u0|ALU_Op_r~21\, inst|Z80|u0|ALU_Op_r~21, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux281~4\, inst|Z80|u0|mcode|Mux281~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux218~0\, inst|Z80|u0|mcode|Mux218~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux221~0\, inst|Z80|u0|mcode|Mux221~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux281~3\, inst|Z80|u0|mcode|Mux281~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux281~5\, inst|Z80|u0|mcode|Mux281~5, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~270\, inst|Z80|u0|alu|Q_t~270, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux281~6\, inst|Z80|u0|mcode|Mux281~6, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux281~7\, inst|Z80|u0|mcode|Mux281~7, spec, 1
instance = comp, \inst|Z80|u0|RegAddrA~0\, inst|Z80|u0|RegAddrA~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux127~1\, inst|Z80|u0|mcode|Mux127~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux281~2\, inst|Z80|u0|mcode|Mux281~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux281~10\, inst|Z80|u0|mcode|Mux281~10, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux281~9\, inst|Z80|u0|mcode|Mux281~9, spec, 1
instance = comp, \inst|Z80|u0|Save_ALU_r~0\, inst|Z80|u0|Save_ALU_r~0, spec, 1
instance = comp, \inst|Z80|u0|Save_ALU_r\, inst|Z80|u0|Save_ALU_r, spec, 1
instance = comp, \inst|Z80|u0|mcode|Equal9~0\, inst|Z80|u0|mcode|Equal9~0, spec, 1
instance = comp, \inst|Z80|u0|ALU_Op_r~16\, inst|Z80|u0|ALU_Op_r~16, spec, 1
instance = comp, \inst|Z80|u0|ALU_Op_r~17\, inst|Z80|u0|ALU_Op_r~17, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~124\, inst|Z80|u0|alu|Q_t~124, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux100~0\, inst|Z80|u0|mcode|Mux100~0, spec, 1
instance = comp, \inst|Z80|u0|ALU_Op_r~15\, inst|Z80|u0|ALU_Op_r~15, spec, 1
instance = comp, \inst|Z80|u0|ALU_Op_r~18\, inst|Z80|u0|ALU_Op_r~18, spec, 1
instance = comp, \inst|Z80|u0|ALU_Op_r~9\, inst|Z80|u0|ALU_Op_r~9, spec, 1
instance = comp, \inst|Z80|u0|ALU_Op_r~19\, inst|Z80|u0|ALU_Op_r~19, spec, 1
instance = comp, \inst|Z80|u0|ALU_Op_r[3]\, inst|Z80|u0|ALU_Op_r[3], spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux75~15\, inst|Z80|u0|mcode|Mux75~15, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux147~2\, inst|Z80|u0|mcode|Mux147~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux233~2\, inst|Z80|u0|mcode|Mux233~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux233~6\, inst|Z80|u0|mcode|Mux233~6, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux233~4\, inst|Z80|u0|mcode|Mux233~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux233~3\, inst|Z80|u0|mcode|Mux233~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux233~5\, inst|Z80|u0|mcode|Mux233~5, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux286~6\, inst|Z80|u0|mcode|Mux286~6, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux122~8\, inst|Z80|u0|mcode|Mux122~8, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux122~9\, inst|Z80|u0|mcode|Mux122~9, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux122~7\, inst|Z80|u0|mcode|Mux122~7, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux122~6\, inst|Z80|u0|mcode|Mux122~6, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux122~10\, inst|Z80|u0|mcode|Mux122~10, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux231~1\, inst|Z80|u0|mcode|Mux231~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux286~4\, inst|Z80|u0|mcode|Mux286~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux286~8\, inst|Z80|u0|mcode|Mux286~8, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux286~5\, inst|Z80|u0|mcode|Mux286~5, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux286~7\, inst|Z80|u0|mcode|Mux286~7, spec, 1
instance = comp, \inst|Z80|u0|ALU_Op_r~8\, inst|Z80|u0|ALU_Op_r~8, spec, 1
instance = comp, \inst|Z80|u0|ALU_Op_r[0]\, inst|Z80|u0|ALU_Op_r[0], spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~148\, inst|Z80|u0|alu|Q_t~148, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux121~6\, inst|Z80|u0|mcode|Mux121~6, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux121~7\, inst|Z80|u0|mcode|Mux121~7, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux121~10\, inst|Z80|u0|mcode|Mux121~10, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux121~8\, inst|Z80|u0|mcode|Mux121~8, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux121~9\, inst|Z80|u0|mcode|Mux121~9, spec, 1
instance = comp, \inst|Z80|u0|ALU_Op_r~23\, inst|Z80|u0|ALU_Op_r~23, spec, 1
instance = comp, \inst|Z80|u0|ALU_Op_r~10\, inst|Z80|u0|ALU_Op_r~10, spec, 1
instance = comp, \inst|Z80|u0|ALU_Op_r~11\, inst|Z80|u0|ALU_Op_r~11, spec, 1
instance = comp, \inst|Z80|u0|ALU_Op_r~22\, inst|Z80|u0|ALU_Op_r~22, spec, 1
instance = comp, \inst|Z80|u0|ALU_Op_r~12\, inst|Z80|u0|ALU_Op_r~12, spec, 1
instance = comp, \inst|Z80|u0|ALU_Op_r~13\, inst|Z80|u0|ALU_Op_r~13, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux232~11\, inst|Z80|u0|mcode|Mux232~11, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux232~12\, inst|Z80|u0|mcode|Mux232~12, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux110~0\, inst|Z80|u0|mcode|Mux110~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux232~4\, inst|Z80|u0|mcode|Mux232~4, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~117\, inst|Z80|u0|alu|Q_t~117, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux232~5\, inst|Z80|u0|mcode|Mux232~5, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux232~14\, inst|Z80|u0|mcode|Mux232~14, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux232~6\, inst|Z80|u0|mcode|Mux232~6, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux232~7\, inst|Z80|u0|mcode|Mux232~7, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux264~4\, inst|Z80|u0|mcode|Mux264~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux232~8\, inst|Z80|u0|mcode|Mux232~8, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux232~9\, inst|Z80|u0|mcode|Mux232~9, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux232~10\, inst|Z80|u0|mcode|Mux232~10, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux232~13\, inst|Z80|u0|mcode|Mux232~13, spec, 1
instance = comp, \inst|Z80|u0|ALU_Op_r~14\, inst|Z80|u0|ALU_Op_r~14, spec, 1
instance = comp, \inst|Z80|u0|ALU_Op_r[1]\, inst|Z80|u0|ALU_Op_r[1], spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux284~7\, inst|Z80|u0|mcode|Mux284~7, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux284~15\, inst|Z80|u0|mcode|Mux284~15, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux284~8\, inst|Z80|u0|mcode|Mux284~8, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux284~6\, inst|Z80|u0|mcode|Mux284~6, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux284~9\, inst|Z80|u0|mcode|Mux284~9, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux284~11\, inst|Z80|u0|mcode|Mux284~11, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux131~4\, inst|Z80|u0|mcode|Mux131~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux284~10\, inst|Z80|u0|mcode|Mux284~10, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux284~16\, inst|Z80|u0|mcode|Mux284~16, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux284~12\, inst|Z80|u0|mcode|Mux284~12, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux284~13\, inst|Z80|u0|mcode|Mux284~13, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux284~14\, inst|Z80|u0|mcode|Mux284~14, spec, 1
instance = comp, \inst|Z80|u0|ALU_Op_r~20\, inst|Z80|u0|ALU_Op_r~20, spec, 1
instance = comp, \inst|Z80|u0|ALU_Op_r[2]\, inst|Z80|u0|ALU_Op_r[2], spec, 1
instance = comp, \inst|Z80|u0|process_0~7\, inst|Z80|u0|process_0~7, spec, 1
instance = comp, \inst|Z80|u0|process_0~8\, inst|Z80|u0|process_0~8, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux218~1\, inst|Z80|u0|mcode|Mux218~1, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~145\, inst|Z80|u0|alu|Q_t~145, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~93\, inst|Z80|u0|alu|Q_t~93, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~356\, inst|Z80|u0|alu|Q_t~356, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux255~14\, inst|Z80|u0|mcode|Mux255~14, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux7~2\, inst|Z80|u0|alu|Mux7~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux255~18\, inst|Z80|u0|mcode|Mux255~18, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~90\, inst|Z80|u0|alu|Q_t~90, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux255~17\, inst|Z80|u0|mcode|Mux255~17, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux255~13\, inst|Z80|u0|mcode|Mux255~13, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux255~15\, inst|Z80|u0|mcode|Mux255~15, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~353\, inst|Z80|u0|alu|Q_t~353, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux68~0\, inst|Z80|u0|mcode|Mux68~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~354\, inst|Z80|u0|alu|Q_t~354, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~266\, inst|Z80|u0|alu|Q_t~266, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~248\, inst|Z80|u0|alu|Q_t~248, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~404\, inst|Z80|u0|alu|Q_t~404, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~355\, inst|Z80|u0|alu|Q_t~355, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~350\, inst|Z80|u0|alu|Q_t~350, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~351\, inst|Z80|u0|alu|Q_t~351, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~352\, inst|Z80|u0|alu|Q_t~352, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux68~1\, inst|Z80|u0|mcode|Mux68~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux255~8\, inst|Z80|u0|mcode|Mux255~8, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux255~9\, inst|Z80|u0|mcode|Mux255~9, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux255~10\, inst|Z80|u0|mcode|Mux255~10, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux255~11\, inst|Z80|u0|mcode|Mux255~11, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux255~12\, inst|Z80|u0|mcode|Mux255~12, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux255~16\, inst|Z80|u0|mcode|Mux255~16, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux253~8\, inst|Z80|u0|mcode|Mux253~8, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux147~1\, inst|Z80|u0|mcode|Mux147~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux266~2\, inst|Z80|u0|mcode|Mux266~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux266~3\, inst|Z80|u0|mcode|Mux266~3, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux7~1\, inst|Z80|u0|alu|Mux7~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux266~0\, inst|Z80|u0|mcode|Mux266~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux266~1\, inst|Z80|u0|mcode|Mux266~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux266~4\, inst|Z80|u0|mcode|Mux266~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux266~5\, inst|Z80|u0|mcode|Mux266~5, spec, 1
instance = comp, \inst|Z80|u0|Read_To_Reg_r~2\, inst|Z80|u0|Read_To_Reg_r~2, spec, 1
instance = comp, \inst|Z80|u0|Read_To_Reg_r[1]\, inst|Z80|u0|Read_To_Reg_r[1], spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux253~5\, inst|Z80|u0|mcode|Mux253~5, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux253~6\, inst|Z80|u0|mcode|Mux253~6, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~87\, inst|Z80|u0|alu|Q_t~87, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux147~6\, inst|Z80|u0|mcode|Mux147~6, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux101~3\, inst|Z80|u0|mcode|Mux101~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux253~3\, inst|Z80|u0|mcode|Mux253~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux253~4\, inst|Z80|u0|mcode|Mux253~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux253~7\, inst|Z80|u0|mcode|Mux253~7, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux253~9\, inst|Z80|u0|mcode|Mux253~9, spec, 1
instance = comp, \inst|Z80|u0|Read_To_Reg_r~6\, inst|Z80|u0|Read_To_Reg_r~6, spec, 1
instance = comp, \inst|Z80|u0|Read_To_Reg_r[3]\, inst|Z80|u0|Read_To_Reg_r[3], spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux254~21\, inst|Z80|u0|mcode|Mux254~21, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux254~27\, inst|Z80|u0|mcode|Mux254~27, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux254~22\, inst|Z80|u0|mcode|Mux254~22, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux103~5\, inst|Z80|u0|mcode|Mux103~5, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux254~19\, inst|Z80|u0|mcode|Mux254~19, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux254~20\, inst|Z80|u0|mcode|Mux254~20, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux254~23\, inst|Z80|u0|mcode|Mux254~23, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux254~9\, inst|Z80|u0|mcode|Mux254~9, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~284\, inst|Z80|u0|alu|Q_t~284, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux254~25\, inst|Z80|u0|mcode|Mux254~25, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux254~10\, inst|Z80|u0|mcode|Mux254~10, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux254~11\, inst|Z80|u0|mcode|Mux254~11, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux254~12\, inst|Z80|u0|mcode|Mux254~12, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux238~0\, inst|Z80|u0|mcode|Mux238~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux295~0\, inst|Z80|u0|mcode|Mux295~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux254~26\, inst|Z80|u0|mcode|Mux254~26, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux254~13\, inst|Z80|u0|mcode|Mux254~13, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux254~14\, inst|Z80|u0|mcode|Mux254~14, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux254~15\, inst|Z80|u0|mcode|Mux254~15, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~414\, inst|Z80|u0|alu|Q_t~414, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~358\, inst|Z80|u0|alu|Q_t~358, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~359\, inst|Z80|u0|alu|Q_t~359, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~360\, inst|Z80|u0|alu|Q_t~360, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~238\, inst|Z80|u0|alu|Q_t~238, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~361\, inst|Z80|u0|alu|Q_t~361, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~405\, inst|Z80|u0|alu|Q_t~405, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~362\, inst|Z80|u0|alu|Q_t~362, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~363\, inst|Z80|u0|alu|Q_t~363, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux254~16\, inst|Z80|u0|mcode|Mux254~16, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux254~17\, inst|Z80|u0|mcode|Mux254~17, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux254~18\, inst|Z80|u0|mcode|Mux254~18, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux254~24\, inst|Z80|u0|mcode|Mux254~24, spec, 1
instance = comp, \inst|Z80|u0|Read_To_Reg_r~1\, inst|Z80|u0|Read_To_Reg_r~1, spec, 1
instance = comp, \inst|Z80|u0|Read_To_Reg_r[2]\, inst|Z80|u0|Read_To_Reg_r[2], spec, 1
instance = comp, \inst|Z80|u0|Mux73~0\, inst|Z80|u0|Mux73~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~320\, inst|Z80|u0|alu|Q_t~320, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux256~8\, inst|Z80|u0|mcode|Mux256~8, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux7~0\, inst|Z80|u0|alu|Mux7~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux256~12\, inst|Z80|u0|mcode|Mux256~12, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux47~1\, inst|Z80|u0|mcode|Mux47~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux256~13\, inst|Z80|u0|mcode|Mux256~13, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux256~6\, inst|Z80|u0|mcode|Mux256~6, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~397\, inst|Z80|u0|alu|Q_t~397, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux256~7\, inst|Z80|u0|mcode|Mux256~7, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux256~9\, inst|Z80|u0|mcode|Mux256~9, spec, 1
instance = comp, \inst|Z80|u0|No_BTR~0\, inst|Z80|u0|No_BTR~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~337\, inst|Z80|u0|alu|Q_t~337, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~344\, inst|Z80|u0|alu|Q_t~344, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~403\, inst|Z80|u0|alu|Q_t~403, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~345\, inst|Z80|u0|alu|Q_t~345, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~346\, inst|Z80|u0|alu|Q_t~346, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~338\, inst|Z80|u0|alu|Q_t~338, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~339\, inst|Z80|u0|alu|Q_t~339, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~154\, inst|Z80|u0|alu|Q_t~154, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~340\, inst|Z80|u0|alu|Q_t~340, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~341\, inst|Z80|u0|alu|Q_t~341, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~342\, inst|Z80|u0|alu|Q_t~342, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~343\, inst|Z80|u0|alu|Q_t~343, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux69~5\, inst|Z80|u0|mcode|Mux69~5, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux69~6\, inst|Z80|u0|mcode|Mux69~6, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~347\, inst|Z80|u0|alu|Q_t~347, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~348\, inst|Z80|u0|alu|Q_t~348, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~349\, inst|Z80|u0|alu|Q_t~349, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux69~7\, inst|Z80|u0|mcode|Mux69~7, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux69~2\, inst|Z80|u0|mcode|Mux69~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux69~8\, inst|Z80|u0|mcode|Mux69~8, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux69~3\, inst|Z80|u0|mcode|Mux69~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux257~5\, inst|Z80|u0|mcode|Mux257~5, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux69~4\, inst|Z80|u0|mcode|Mux69~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux256~10\, inst|Z80|u0|mcode|Mux256~10, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux256~11\, inst|Z80|u0|mcode|Mux256~11, spec, 1
instance = comp, \inst|Z80|u0|Read_To_Reg_r~0\, inst|Z80|u0|Read_To_Reg_r~0, spec, 1
instance = comp, \inst|Z80|u0|Read_To_Reg_r[0]\, inst|Z80|u0|Read_To_Reg_r[0], spec, 1
instance = comp, \inst|Z80|u0|F~43\, inst|Z80|u0|F~43, spec, 1
instance = comp, \inst|Z80|u0|F~60\, inst|Z80|u0|F~60, spec, 1
instance = comp, \inst|Z80|u0|SP[12]~0\, inst|Z80|u0|SP[12]~0, spec, 1
instance = comp, \inst|Z80|u0|Equal3~0\, inst|Z80|u0|Equal3~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux83~4\, inst|Z80|u0|mcode|Mux83~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux294~3\, inst|Z80|u0|mcode|Mux294~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux296~0\, inst|Z80|u0|mcode|Mux296~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux252~0\, inst|Z80|u0|mcode|Mux252~0, spec, 1
instance = comp, \inst|Z80|u0|Add3~0\, inst|Z80|u0|Add3~0, spec, 1
instance = comp, \inst|Z80|u0|Equal4~3\, inst|Z80|u0|Equal4~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux291~0\, inst|Z80|u0|mcode|Mux291~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux291~1\, inst|Z80|u0|mcode|Mux291~1, spec, 1
instance = comp, \inst|Z80|u0|Halt_FF~0\, inst|Z80|u0|Halt_FF~0, spec, 1
instance = comp, \inst|Z80|u0|Halt_FF\, inst|Z80|u0|Halt_FF, spec, 1
instance = comp, \inst|Z80|u0|process_0~13\, inst|Z80|u0|process_0~13, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux299~1\, inst|Z80|u0|mcode|Mux299~1, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~147\, inst|Z80|u0|alu|Q_t~147, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux299~2\, inst|Z80|u0|mcode|Mux299~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux299~3\, inst|Z80|u0|mcode|Mux299~3, spec, 1
instance = comp, \inst|Z80|u0|process_0~14\, inst|Z80|u0|process_0~14, spec, 1
instance = comp, \inst|Z80|u0|PC~70\, inst|Z80|u0|PC~70, spec, 1
instance = comp, \inst|Z80|DI_Reg[0]~feeder\, inst|Z80|DI_Reg[0]~feeder, spec, 1
instance = comp, \inst|Z80|DI_Reg[0]\, inst|Z80|DI_Reg[0], spec, 1
instance = comp, \inst|Z80|u0|Add2~0\, inst|Z80|u0|Add2~0, spec, 1
instance = comp, \inst|Z80|u0|PC~75\, inst|Z80|u0|PC~75, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux261~0\, inst|Z80|u0|mcode|Mux261~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Inc_PC~2\, inst|Z80|u0|mcode|Inc_PC~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~241\, inst|Z80|u0|alu|Q_t~241, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~242\, inst|Z80|u0|alu|Q_t~242, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~239\, inst|Z80|u0|alu|Q_t~239, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~412\, inst|Z80|u0|alu|Q_t~412, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~240\, inst|Z80|u0|alu|Q_t~240, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux74~4\, inst|Z80|u0|mcode|Mux74~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux74~11\, inst|Z80|u0|mcode|Mux74~11, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux74~3\, inst|Z80|u0|mcode|Mux74~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux74~5\, inst|Z80|u0|mcode|Mux74~5, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux74~6\, inst|Z80|u0|mcode|Mux74~6, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~121\, inst|Z80|u0|alu|Q_t~121, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux74~7\, inst|Z80|u0|mcode|Mux74~7, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux74~8\, inst|Z80|u0|mcode|Mux74~8, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux74~9\, inst|Z80|u0|mcode|Mux74~9, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux74~10\, inst|Z80|u0|mcode|Mux74~10, spec, 1
instance = comp, \inst|Z80|u0|mcode|Inc_PC~4\, inst|Z80|u0|mcode|Inc_PC~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Inc_PC~3\, inst|Z80|u0|mcode|Inc_PC~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux297~0\, inst|Z80|u0|mcode|Mux297~0, spec, 1
instance = comp, \inst|Z80|u0|process_0~3\, inst|Z80|u0|process_0~3, spec, 1
instance = comp, \inst|Z80|u0|PC~80\, inst|Z80|u0|PC~80, spec, 1
instance = comp, \inst|Z80|u0|mcode|Set_BusB_To[2]~7\, inst|Z80|u0|mcode|Set_BusB_To[2]~7, spec, 1
instance = comp, \inst|Z80|u0|mcode|Set_BusB_To[2]~11\, inst|Z80|u0|mcode|Set_BusB_To[2]~11, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~309\, inst|Z80|u0|alu|Q_t~309, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~311\, inst|Z80|u0|alu|Q_t~311, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~273\, inst|Z80|u0|alu|Q_t~273, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~306\, inst|Z80|u0|alu|Q_t~306, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~310\, inst|Z80|u0|alu|Q_t~310, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux222~0\, inst|Z80|u0|mcode|Mux222~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~307\, inst|Z80|u0|alu|Q_t~307, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~413\, inst|Z80|u0|alu|Q_t~413, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~308\, inst|Z80|u0|alu|Q_t~308, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux222~1\, inst|Z80|u0|mcode|Mux222~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Set_BusB_To[2]~4\, inst|Z80|u0|mcode|Set_BusB_To[2]~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Set_BusB_To[2]~8\, inst|Z80|u0|mcode|Set_BusB_To[2]~8, spec, 1
instance = comp, \inst|Z80|u0|mcode|Set_BusB_To[2]~9\, inst|Z80|u0|mcode|Set_BusB_To[2]~9, spec, 1
instance = comp, \inst|Z80|u0|mcode|Set_BusB_To[2]~10\, inst|Z80|u0|mcode|Set_BusB_To[2]~10, spec, 1
instance = comp, \inst|Z80|u0|mcode|Set_BusB_To[0]~22\, inst|Z80|u0|mcode|Set_BusB_To[0]~22, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~399\, inst|Z80|u0|alu|Q_t~399, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~398\, inst|Z80|u0|alu|Q_t~398, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~296\, inst|Z80|u0|alu|Q_t~296, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~297\, inst|Z80|u0|alu|Q_t~297, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~298\, inst|Z80|u0|alu|Q_t~298, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~299\, inst|Z80|u0|alu|Q_t~299, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux43~0\, inst|Z80|u0|mcode|Mux43~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~400\, inst|Z80|u0|alu|Q_t~400, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~300\, inst|Z80|u0|alu|Q_t~300, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~303\, inst|Z80|u0|alu|Q_t~303, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~301\, inst|Z80|u0|alu|Q_t~301, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~302\, inst|Z80|u0|alu|Q_t~302, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~304\, inst|Z80|u0|alu|Q_t~304, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux62~2\, inst|Z80|u0|mcode|Mux62~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~401\, inst|Z80|u0|alu|Q_t~401, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~209\, inst|Z80|u0|alu|Q_t~209, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~402\, inst|Z80|u0|alu|Q_t~402, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~305\, inst|Z80|u0|alu|Q_t~305, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux62~3\, inst|Z80|u0|mcode|Mux62~3, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~268\, inst|Z80|u0|alu|Q_t~268, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux12~0\, inst|Z80|u0|mcode|Mux12~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux63~2\, inst|Z80|u0|mcode|Mux63~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~293\, inst|Z80|u0|alu|Q_t~293, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~294\, inst|Z80|u0|alu|Q_t~294, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~291\, inst|Z80|u0|alu|Q_t~291, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~295\, inst|Z80|u0|alu|Q_t~295, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~278\, inst|Z80|u0|alu|Q_t~278, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~229\, inst|Z80|u0|alu|Q_t~229, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~276\, inst|Z80|u0|alu|Q_t~276, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~277\, inst|Z80|u0|alu|Q_t~277, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~279\, inst|Z80|u0|alu|Q_t~279, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~280\, inst|Z80|u0|alu|Q_t~280, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~281\, inst|Z80|u0|alu|Q_t~281, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~282\, inst|Z80|u0|alu|Q_t~282, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~283\, inst|Z80|u0|alu|Q_t~283, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~285\, inst|Z80|u0|alu|Q_t~285, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~286\, inst|Z80|u0|alu|Q_t~286, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~287\, inst|Z80|u0|alu|Q_t~287, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~288\, inst|Z80|u0|alu|Q_t~288, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~289\, inst|Z80|u0|alu|Q_t~289, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~290\, inst|Z80|u0|alu|Q_t~290, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~292\, inst|Z80|u0|alu|Q_t~292, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux62~0\, inst|Z80|u0|mcode|Mux62~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux62~1\, inst|Z80|u0|mcode|Mux62~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Set_BusB_To[2]~6\, inst|Z80|u0|mcode|Set_BusB_To[2]~6, spec, 1
instance = comp, \inst|Z80|u0|mcode|Set_BusB_To[2]~12\, inst|Z80|u0|mcode|Set_BusB_To[2]~12, spec, 1
instance = comp, \inst|Z80|u0|RegAddrB_r[1]\, inst|Z80|u0|RegAddrB_r[1], spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux278~0\, inst|Z80|u0|mcode|Mux278~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux278~1\, inst|Z80|u0|mcode|Mux278~1, spec, 1
instance = comp, \inst|Z80|u0|RegAddrB[1]~1\, inst|Z80|u0|RegAddrB[1]~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[0][0]~feeder\, inst|Z80|u0|Regs|RegsL[0][0]~feeder, spec, 1
instance = comp, \inst|Z80|u0|process_3~0\, inst|Z80|u0|process_3~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux275~1\, inst|Z80|u0|mcode|Mux275~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux275~5\, inst|Z80|u0|mcode|Mux275~5, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux275~6\, inst|Z80|u0|mcode|Mux275~6, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux275~7\, inst|Z80|u0|mcode|Mux275~7, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux89~5\, inst|Z80|u0|mcode|Mux89~5, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux89~13\, inst|Z80|u0|mcode|Mux89~13, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~232\, inst|Z80|u0|alu|Q_t~232, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux89~14\, inst|Z80|u0|mcode|Mux89~14, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux89~15\, inst|Z80|u0|mcode|Mux89~15, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux89~2\, inst|Z80|u0|mcode|Mux89~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux89~3\, inst|Z80|u0|mcode|Mux89~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux89~4\, inst|Z80|u0|mcode|Mux89~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux89~10\, inst|Z80|u0|mcode|Mux89~10, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~158\, inst|Z80|u0|alu|Q_t~158, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux89~11\, inst|Z80|u0|mcode|Mux89~11, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux89~12\, inst|Z80|u0|mcode|Mux89~12, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux89~17\, inst|Z80|u0|mcode|Mux89~17, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux275~0\, inst|Z80|u0|mcode|Mux275~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~235\, inst|Z80|u0|alu|Q_t~235, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~213\, inst|Z80|u0|alu|Q_t~213, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux275~2\, inst|Z80|u0|mcode|Mux275~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~236\, inst|Z80|u0|alu|Q_t~236, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~237\, inst|Z80|u0|alu|Q_t~237, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux89~9\, inst|Z80|u0|mcode|Mux89~9, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux275~3\, inst|Z80|u0|mcode|Mux275~3, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~234\, inst|Z80|u0|alu|Q_t~234, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux89~6\, inst|Z80|u0|mcode|Mux89~6, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux63~0\, inst|Z80|u0|mcode|Mux63~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~233\, inst|Z80|u0|alu|Q_t~233, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux89~7\, inst|Z80|u0|mcode|Mux89~7, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux89~8\, inst|Z80|u0|mcode|Mux89~8, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux275~4\, inst|Z80|u0|mcode|Mux275~4, spec, 1
instance = comp, \inst|Z80|u0|RegAddrA~4\, inst|Z80|u0|RegAddrA~4, spec, 1
instance = comp, \inst|Z80|u0|RegAddrA~5\, inst|Z80|u0|RegAddrA~5, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux276~3\, inst|Z80|u0|mcode|Mux276~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux276~4\, inst|Z80|u0|mcode|Mux276~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux89~16\, inst|Z80|u0|mcode|Mux89~16, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux276~5\, inst|Z80|u0|mcode|Mux276~5, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux276~6\, inst|Z80|u0|mcode|Mux276~6, spec, 1
instance = comp, \inst|Z80|u0|RegAddrA~1\, inst|Z80|u0|RegAddrA~1, spec, 1
instance = comp, \inst|Z80|u0|RegAddrA~2\, inst|Z80|u0|RegAddrA~2, spec, 1
instance = comp, \inst|Z80|u0|Alternate~5\, inst|Z80|u0|Alternate~5, spec, 1
instance = comp, \inst|Z80|u0|Alternate~2\, inst|Z80|u0|Alternate~2, spec, 1
instance = comp, \inst|Z80|u0|Alternate~4\, inst|Z80|u0|Alternate~4, spec, 1
instance = comp, \inst|Z80|u0|Alternate\, inst|Z80|u0|Alternate, spec, 1
instance = comp, \inst|Z80|u0|Equal15~0\, inst|Z80|u0|Equal15~0, spec, 1
instance = comp, \inst|Z80|u0|RegAddrA[0]~9\, inst|Z80|u0|RegAddrA[0]~9, spec, 1
instance = comp, \inst|Z80|u0|process_1~12\, inst|Z80|u0|process_1~12, spec, 1
instance = comp, \inst|Z80|u0|RegAddrA_r~1\, inst|Z80|u0|RegAddrA_r~1, spec, 1
instance = comp, \inst|Z80|u0|RegAddrA_r[2]\, inst|Z80|u0|RegAddrA_r[2], spec, 1
instance = comp, \inst|Z80|u0|RegAddrA[2]~10\, inst|Z80|u0|RegAddrA[2]~10, spec, 1
instance = comp, \inst|Z80|u0|RegAddrA[2]~11\, inst|Z80|u0|RegAddrA[2]~11, spec, 1
instance = comp, \inst|Z80|u0|RegAddrA_r[1]\, inst|Z80|u0|RegAddrA_r[1], spec, 1
instance = comp, \inst|Z80|u0|RegAddrA[1]~7\, inst|Z80|u0|RegAddrA[1]~7, spec, 1
instance = comp, \inst|Z80|u0|RegAddrA[1]~8\, inst|Z80|u0|RegAddrA[1]~8, spec, 1
instance = comp, \inst|Z80|u0|RegWEL~0\, inst|Z80|u0|RegWEL~0, spec, 1
instance = comp, \inst|Z80|u0|RegWEL~1\, inst|Z80|u0|RegWEL~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux275~8\, inst|Z80|u0|mcode|Mux275~8, spec, 1
instance = comp, \inst|Z80|u0|process_3~1\, inst|Z80|u0|process_3~1, spec, 1
instance = comp, \inst|Z80|u0|RegWEH~0\, inst|Z80|u0|RegWEH~0, spec, 1
instance = comp, \inst|Z80|u0|RegWEL~2\, inst|Z80|u0|RegWEL~2, spec, 1
instance = comp, \inst|Z80|u0|RegAddrA_r~0\, inst|Z80|u0|RegAddrA_r~0, spec, 1
instance = comp, \inst|Z80|u0|RegAddrA_r[0]\, inst|Z80|u0|RegAddrA_r[0], spec, 1
instance = comp, \inst|Z80|u0|RegAddrA[0]~3\, inst|Z80|u0|RegAddrA[0]~3, spec, 1
instance = comp, \inst|Z80|u0|RegAddrA[0]~6\, inst|Z80|u0|RegAddrA[0]~6, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[0][7]~6\, inst|Z80|u0|Regs|RegsL[0][7]~6, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[0][0]\, inst|Z80|u0|Regs|RegsL[0][0], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[1][7]~5\, inst|Z80|u0|Regs|RegsL[1][7]~5, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[1][0]\, inst|Z80|u0|Regs|RegsL[1][0], spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~92\, inst|Z80|u0|alu|Q_t~92, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~396\, inst|Z80|u0|alu|Q_t~396, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~271\, inst|Z80|u0|alu|Q_t~271, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~274\, inst|Z80|u0|alu|Q_t~274, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~275\, inst|Z80|u0|alu|Q_t~275, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~272\, inst|Z80|u0|alu|Q_t~272, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux223~0\, inst|Z80|u0|mcode|Mux223~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux223~1\, inst|Z80|u0|mcode|Mux223~1, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~269\, inst|Z80|u0|alu|Q_t~269, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux250~1\, inst|Z80|u0|mcode|Mux250~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux250~0\, inst|Z80|u0|mcode|Mux250~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux250~2\, inst|Z80|u0|mcode|Mux250~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux63~3\, inst|Z80|u0|mcode|Mux63~3, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux7~3\, inst|Z80|u0|alu|Mux7~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux63~4\, inst|Z80|u0|mcode|Mux63~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux63~5\, inst|Z80|u0|mcode|Mux63~5, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux63~6\, inst|Z80|u0|mcode|Mux63~6, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~254\, inst|Z80|u0|alu|Q_t~254, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~255\, inst|Z80|u0|alu|Q_t~255, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~256\, inst|Z80|u0|alu|Q_t~256, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~263\, inst|Z80|u0|alu|Q_t~263, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~264\, inst|Z80|u0|alu|Q_t~264, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~265\, inst|Z80|u0|alu|Q_t~265, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~259\, inst|Z80|u0|alu|Q_t~259, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~260\, inst|Z80|u0|alu|Q_t~260, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~261\, inst|Z80|u0|alu|Q_t~261, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~262\, inst|Z80|u0|alu|Q_t~262, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux63~1\, inst|Z80|u0|mcode|Mux63~1, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~267\, inst|Z80|u0|alu|Q_t~267, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~395\, inst|Z80|u0|alu|Q_t~395, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~257\, inst|Z80|u0|alu|Q_t~257, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~258\, inst|Z80|u0|alu|Q_t~258, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux63~7\, inst|Z80|u0|mcode|Mux63~7, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux63~8\, inst|Z80|u0|mcode|Mux63~8, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux250~3\, inst|Z80|u0|mcode|Mux250~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux250~4\, inst|Z80|u0|mcode|Mux250~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Set_BusB_To[1]~5\, inst|Z80|u0|mcode|Set_BusB_To[1]~5, spec, 1
instance = comp, \inst|Z80|u0|RegAddrB_r~0\, inst|Z80|u0|RegAddrB_r~0, spec, 1
instance = comp, \inst|Z80|u0|RegAddrB_r[0]\, inst|Z80|u0|RegAddrB_r[0], spec, 1
instance = comp, \inst|Z80|u0|RegAddrB[0]~0\, inst|Z80|u0|RegAddrB[0]~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux31~2\, inst|Z80|u0|Regs|Mux31~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[2][7]~4\, inst|Z80|u0|Regs|RegsL[2][7]~4, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[2][0]\, inst|Z80|u0|Regs|RegsL[2][0], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[3][7]~7\, inst|Z80|u0|Regs|RegsL[3][7]~7, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[3][0]\, inst|Z80|u0|Regs|RegsL[3][0], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux31~3\, inst|Z80|u0|Regs|Mux31~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[7][0]~feeder\, inst|Z80|u0|Regs|RegsL[7][0]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[7][7]~3\, inst|Z80|u0|Regs|RegsL[7][7]~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[7][0]\, inst|Z80|u0|Regs|RegsL[7][0], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[4][0]~feeder\, inst|Z80|u0|Regs|RegsL[4][0]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[4][7]~2\, inst|Z80|u0|Regs|RegsL[4][7]~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[4][0]\, inst|Z80|u0|Regs|RegsL[4][0], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[6][7]~1\, inst|Z80|u0|Regs|RegsL[6][7]~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[6][0]\, inst|Z80|u0|Regs|RegsL[6][0], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux31~0\, inst|Z80|u0|Regs|Mux31~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux31~1\, inst|Z80|u0|Regs|Mux31~1, spec, 1
instance = comp, \inst|Z80|u0|process_1~9\, inst|Z80|u0|process_1~9, spec, 1
instance = comp, \inst|Z80|u0|RegAddrB_r~1\, inst|Z80|u0|RegAddrB_r~1, spec, 1
instance = comp, \inst|Z80|u0|RegAddrB_r[2]\, inst|Z80|u0|RegAddrB_r[2], spec, 1
instance = comp, \inst|Z80|u0|RegAddrB[2]~2\, inst|Z80|u0|RegAddrB[2]~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux31~4\, inst|Z80|u0|Regs|Mux31~4, spec, 1
instance = comp, \inst|Z80|u0|RegDIH[3]~1\, inst|Z80|u0|RegDIH[3]~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux15~0\, inst|Z80|u0|Regs|Mux15~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux15~1\, inst|Z80|u0|Regs|Mux15~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux15~2\, inst|Z80|u0|Regs|Mux15~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux15~3\, inst|Z80|u0|Regs|Mux15~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux15~4\, inst|Z80|u0|Regs|Mux15~4, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux15~5\, inst|Z80|u0|Regs|Mux15~5, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux15~6\, inst|Z80|u0|Regs|Mux15~6, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux15~7\, inst|Z80|u0|Regs|Mux15~7, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux15~8\, inst|Z80|u0|Regs|Mux15~8, spec, 1
instance = comp, \inst|Z80|u0|RegBusA_r[0]\, inst|Z80|u0|RegBusA_r[0], spec, 1
instance = comp, \inst|Z80|u0|RegDIH[3]~0\, inst|Z80|u0|RegDIH[3]~0, spec, 1
instance = comp, \inst|Z80|u0|Add8~0\, inst|Z80|u0|Add8~0, spec, 1
instance = comp, \inst|Z80|u0|RegDIL[0]~14\, inst|Z80|u0|RegDIL[0]~14, spec, 1
instance = comp, \inst|Z80|u0|RegDIL[0]~15\, inst|Z80|u0|RegDIL[0]~15, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[5][0]~feeder\, inst|Z80|u0|Regs|RegsL[5][0]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[5][7]~0\, inst|Z80|u0|Regs|RegsL[5][7]~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[5][0]\, inst|Z80|u0|Regs|RegsL[5][0], spec, 1
instance = comp, \inst|Z80|u0|process_1~10\, inst|Z80|u0|process_1~10, spec, 1
instance = comp, \inst|Z80|u0|process_1~11\, inst|Z80|u0|process_1~11, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux264~5\, inst|Z80|u0|mcode|Mux264~5, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux264~1\, inst|Z80|u0|mcode|Mux264~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux265~2\, inst|Z80|u0|mcode|Mux265~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux264~2\, inst|Z80|u0|mcode|Mux264~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux264~0\, inst|Z80|u0|mcode|Mux264~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux264~3\, inst|Z80|u0|mcode|Mux264~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux264~6\, inst|Z80|u0|mcode|Mux264~6, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux264~7\, inst|Z80|u0|mcode|Mux264~7, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux22~0\, inst|Z80|u0|mcode|Mux22~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux127~4\, inst|Z80|u0|mcode|Mux127~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux127~2\, inst|Z80|u0|mcode|Mux127~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux127~3\, inst|Z80|u0|mcode|Mux127~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux127~5\, inst|Z80|u0|mcode|Mux127~5, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux264~8\, inst|Z80|u0|mcode|Mux264~8, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux75~4\, inst|Z80|u0|mcode|Mux75~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux75~5\, inst|Z80|u0|mcode|Mux75~5, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux75~6\, inst|Z80|u0|mcode|Mux75~6, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux75~7\, inst|Z80|u0|mcode|Mux75~7, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux77~0\, inst|Z80|u0|mcode|Mux77~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~123\, inst|Z80|u0|alu|Q_t~123, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux75~1\, inst|Z80|u0|mcode|Mux75~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux75~2\, inst|Z80|u0|mcode|Mux75~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~122\, inst|Z80|u0|alu|Q_t~122, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux75~0\, inst|Z80|u0|mcode|Mux75~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux75~3\, inst|Z80|u0|mcode|Mux75~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux75~8\, inst|Z80|u0|mcode|Mux75~8, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux75~9\, inst|Z80|u0|mcode|Mux75~9, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~125\, inst|Z80|u0|alu|Q_t~125, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~127\, inst|Z80|u0|alu|Q_t~127, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~103\, inst|Z80|u0|alu|Q_t~103, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~126\, inst|Z80|u0|alu|Q_t~126, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~129\, inst|Z80|u0|alu|Q_t~129, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux75~10\, inst|Z80|u0|mcode|Mux75~10, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux77~1\, inst|Z80|u0|mcode|Mux77~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux264~9\, inst|Z80|u0|mcode|Mux264~9, spec, 1
instance = comp, \inst|Z80|u0|mcode|Set_Addr_To~1\, inst|Z80|u0|mcode|Set_Addr_To~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux264~11\, inst|Z80|u0|mcode|Mux264~11, spec, 1
instance = comp, \inst|Z80|u0|RegAddrC~0\, inst|Z80|u0|RegAddrC~0, spec, 1
instance = comp, \inst|Z80|u0|RegAddrC[0]\, inst|Z80|u0|RegAddrC[0], spec, 1
instance = comp, \inst|Z80|u0|RegAddrC~1\, inst|Z80|u0|RegAddrC~1, spec, 1
instance = comp, \inst|Z80|u0|RegAddrC[1]\, inst|Z80|u0|RegAddrC[1], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux47~0\, inst|Z80|u0|Regs|Mux47~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux47~1\, inst|Z80|u0|Regs|Mux47~1, spec, 1
instance = comp, \inst|Z80|u0|RegAddrC~2\, inst|Z80|u0|RegAddrC~2, spec, 1
instance = comp, \inst|Z80|u0|RegAddrC[2]\, inst|Z80|u0|RegAddrC[2], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux47~2\, inst|Z80|u0|Regs|Mux47~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux47~3\, inst|Z80|u0|Regs|Mux47~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux47~4\, inst|Z80|u0|Regs|Mux47~4, spec, 1
instance = comp, \inst|Z80|u0|Add5~0\, inst|Z80|u0|Add5~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux267~0\, inst|Z80|u0|mcode|Mux267~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux103~1\, inst|Z80|u0|mcode|Mux103~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux80~3\, inst|Z80|u0|mcode|Mux80~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux80~0\, inst|Z80|u0|mcode|Mux80~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux80~1\, inst|Z80|u0|mcode|Mux80~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux80~2\, inst|Z80|u0|mcode|Mux80~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux267~1\, inst|Z80|u0|mcode|Mux267~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux267~2\, inst|Z80|u0|mcode|Mux267~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux267~3\, inst|Z80|u0|mcode|Mux267~3, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~47\, inst|Z80|u0|TmpAddr~47, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~60\, inst|Z80|u0|TmpAddr~60, spec, 1
instance = comp, \inst|Z80|Equal1~1\, inst|Z80|Equal1~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux300~0\, inst|Z80|u0|mcode|Mux300~0, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr[14]~27\, inst|Z80|u0|TmpAddr[14]~27, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr[14]~28\, inst|Z80|u0|TmpAddr[14]~28, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr[0]~37\, inst|Z80|u0|TmpAddr[0]~37, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr[0]\, inst|Z80|u0|TmpAddr[0], spec, 1
instance = comp, \inst|Z80|u0|A[14]~2\, inst|Z80|u0|A[14]~2, spec, 1
instance = comp, \inst|Z80|u0|PC~71\, inst|Z80|u0|PC~71, spec, 1
instance = comp, \inst|Z80|u0|PC~72\, inst|Z80|u0|PC~72, spec, 1
instance = comp, \inst|Z80|u0|PC~73\, inst|Z80|u0|PC~73, spec, 1
instance = comp, \inst|Z80|u0|PC~76\, inst|Z80|u0|PC~76, spec, 1
instance = comp, \inst|Z80|u0|PC~77\, inst|Z80|u0|PC~77, spec, 1
instance = comp, \inst|Z80|u0|PC~74\, inst|Z80|u0|PC~74, spec, 1
instance = comp, \inst|Z80|u0|PC~78\, inst|Z80|u0|PC~78, spec, 1
instance = comp, \inst|Z80|u0|PC[0]\, inst|Z80|u0|PC[0], spec, 1
instance = comp, \inst|Z80|u0|Add3~2\, inst|Z80|u0|Add3~2, spec, 1
instance = comp, \inst|Z80|u0|PC[13]~7\, inst|Z80|u0|PC[13]~7, spec, 1
instance = comp, \inst|Z80|u0|PC[1]~48\, inst|Z80|u0|PC[1]~48, spec, 1
instance = comp, \inst|Z80|u0|Add4~0\, inst|Z80|u0|Add4~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[2][1]\, inst|Z80|u0|Regs|RegsL[2][1], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[3][1]\, inst|Z80|u0|Regs|RegsL[3][1], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[1][1]\, inst|Z80|u0|Regs|RegsL[1][1], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[0][1]\, inst|Z80|u0|Regs|RegsL[0][1], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux14~2\, inst|Z80|u0|Regs|Mux14~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux14~3\, inst|Z80|u0|Regs|Mux14~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[7][1]~feeder\, inst|Z80|u0|Regs|RegsL[7][1]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[7][1]\, inst|Z80|u0|Regs|RegsL[7][1], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[5][1]\, inst|Z80|u0|Regs|RegsL[5][1], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[6][1]\, inst|Z80|u0|Regs|RegsL[6][1], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux14~0\, inst|Z80|u0|Regs|Mux14~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux14~1\, inst|Z80|u0|Regs|Mux14~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux14~4\, inst|Z80|u0|Regs|Mux14~4, spec, 1
instance = comp, \inst|Z80|u0|RegBusA_r[1]\, inst|Z80|u0|RegBusA_r[1], spec, 1
instance = comp, \inst|Z80|DI_Reg[1]\, inst|Z80|DI_Reg[1], spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~107\, inst|Z80|u0|alu|Q_t~107, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~325\, inst|Z80|u0|alu|Q_t~325, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux248~1\, inst|Z80|u0|mcode|Mux248~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux248~2\, inst|Z80|u0|mcode|Mux248~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux248~3\, inst|Z80|u0|mcode|Mux248~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux221~1\, inst|Z80|u0|mcode|Mux221~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux248~4\, inst|Z80|u0|mcode|Mux248~4, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~331\, inst|Z80|u0|alu|Q_t~331, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~335\, inst|Z80|u0|alu|Q_t~335, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~334\, inst|Z80|u0|alu|Q_t~334, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~336\, inst|Z80|u0|alu|Q_t~336, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~326\, inst|Z80|u0|alu|Q_t~326, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~329\, inst|Z80|u0|alu|Q_t~329, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~330\, inst|Z80|u0|alu|Q_t~330, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux61~6\, inst|Z80|u0|mcode|Mux61~6, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~332\, inst|Z80|u0|alu|Q_t~332, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~333\, inst|Z80|u0|alu|Q_t~333, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux61~7\, inst|Z80|u0|mcode|Mux61~7, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux61~8\, inst|Z80|u0|mcode|Mux61~8, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux61~0\, inst|Z80|u0|mcode|Mux61~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux61~3\, inst|Z80|u0|mcode|Mux61~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux61~4\, inst|Z80|u0|mcode|Mux61~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux61~1\, inst|Z80|u0|mcode|Mux61~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux61~2\, inst|Z80|u0|mcode|Mux61~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~323\, inst|Z80|u0|alu|Q_t~323, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~324\, inst|Z80|u0|alu|Q_t~324, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~321\, inst|Z80|u0|alu|Q_t~321, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~230\, inst|Z80|u0|alu|Q_t~230, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~322\, inst|Z80|u0|alu|Q_t~322, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux61~5\, inst|Z80|u0|mcode|Mux61~5, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux248~0\, inst|Z80|u0|mcode|Mux248~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux248~5\, inst|Z80|u0|mcode|Mux248~5, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux304~0\, inst|Z80|u0|mcode|Mux304~0, spec, 1
instance = comp, \inst|Z80|u0|process_0~0\, inst|Z80|u0|process_0~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Set_BusB_To[0]~14\, inst|Z80|u0|mcode|Set_BusB_To[0]~14, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux47~0\, inst|Z80|u0|mcode|Mux47~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~319\, inst|Z80|u0|alu|Q_t~319, spec, 1
instance = comp, \inst|Z80|u0|mcode|Set_BusB_To[0]~15\, inst|Z80|u0|mcode|Set_BusB_To[0]~15, spec, 1
instance = comp, \inst|Z80|u0|mcode|Set_BusB_To[0]~16\, inst|Z80|u0|mcode|Set_BusB_To[0]~16, spec, 1
instance = comp, \inst|Z80|u0|mcode|Set_BusB_To[0]~18\, inst|Z80|u0|mcode|Set_BusB_To[0]~18, spec, 1
instance = comp, \inst|Z80|u0|mcode|Set_BusB_To[0]~19\, inst|Z80|u0|mcode|Set_BusB_To[0]~19, spec, 1
instance = comp, \inst|Z80|u0|mcode|Set_BusB_To[0]~17\, inst|Z80|u0|mcode|Set_BusB_To[0]~17, spec, 1
instance = comp, \inst|Z80|u0|mcode|Set_BusB_To[0]~20\, inst|Z80|u0|mcode|Set_BusB_To[0]~20, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux64~3\, inst|Z80|u0|mcode|Mux64~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux64~1\, inst|Z80|u0|mcode|Mux64~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux64~2\, inst|Z80|u0|mcode|Mux64~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux64~4\, inst|Z80|u0|mcode|Mux64~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux64~0\, inst|Z80|u0|mcode|Mux64~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux64~5\, inst|Z80|u0|mcode|Mux64~5, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~313\, inst|Z80|u0|alu|Q_t~313, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~312\, inst|Z80|u0|alu|Q_t~312, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~314\, inst|Z80|u0|alu|Q_t~314, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux147~8\, inst|Z80|u0|mcode|Mux147~8, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~317\, inst|Z80|u0|alu|Q_t~317, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~318\, inst|Z80|u0|alu|Q_t~318, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~316\, inst|Z80|u0|alu|Q_t~316, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux64~6\, inst|Z80|u0|mcode|Mux64~6, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~315\, inst|Z80|u0|alu|Q_t~315, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux64~7\, inst|Z80|u0|mcode|Mux64~7, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux64~8\, inst|Z80|u0|mcode|Mux64~8, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux64~9\, inst|Z80|u0|mcode|Mux64~9, spec, 1
instance = comp, \inst|Z80|u0|mcode|Set_BusB_To[0]~13\, inst|Z80|u0|mcode|Set_BusB_To[0]~13, spec, 1
instance = comp, \inst|Z80|u0|mcode|Set_BusB_To[0]~21\, inst|Z80|u0|mcode|Set_BusB_To[0]~21, spec, 1
instance = comp, \inst|Z80|u0|BusB[4]~18\, inst|Z80|u0|BusB[4]~18, spec, 1
instance = comp, \inst|Z80|u0|BusB[4]~19\, inst|Z80|u0|BusB[4]~19, spec, 1
instance = comp, \inst|Z80|u0|BusB[4]~17\, inst|Z80|u0|BusB[4]~17, spec, 1
instance = comp, \inst|Z80|u0|BusB[4]~13\, inst|Z80|u0|BusB[4]~13, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux30~2\, inst|Z80|u0|Regs|Mux30~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux30~3\, inst|Z80|u0|Regs|Mux30~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux30~0\, inst|Z80|u0|Regs|Mux30~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux30~1\, inst|Z80|u0|Regs|Mux30~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux30~4\, inst|Z80|u0|Regs|Mux30~4, spec, 1
instance = comp, \inst|Z80|u0|RegWEH~1\, inst|Z80|u0|RegWEH~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[3][6]~7\, inst|Z80|u0|Regs|RegsH[3][6]~7, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[3][1]\, inst|Z80|u0|Regs|RegsH[3][1], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[0][1]~feeder\, inst|Z80|u0|Regs|RegsH[0][1]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[0][6]~6\, inst|Z80|u0|Regs|RegsH[0][6]~6, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[0][1]\, inst|Z80|u0|Regs|RegsH[0][1], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[1][6]~5\, inst|Z80|u0|Regs|RegsH[1][6]~5, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[1][1]\, inst|Z80|u0|Regs|RegsH[1][1], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux6~2\, inst|Z80|u0|Regs|Mux6~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux6~3\, inst|Z80|u0|Regs|Mux6~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[7][6]~3\, inst|Z80|u0|Regs|RegsH[7][6]~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[7][1]\, inst|Z80|u0|Regs|RegsH[7][1], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[5][6]~0\, inst|Z80|u0|Regs|RegsH[5][6]~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[5][1]\, inst|Z80|u0|Regs|RegsH[5][1], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[6][6]~1\, inst|Z80|u0|Regs|RegsH[6][6]~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[6][1]\, inst|Z80|u0|Regs|RegsH[6][1], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[4][6]~2\, inst|Z80|u0|Regs|RegsH[4][6]~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[4][1]\, inst|Z80|u0|Regs|RegsH[4][1], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux6~0\, inst|Z80|u0|Regs|Mux6~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux6~1\, inst|Z80|u0|Regs|Mux6~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux6~4\, inst|Z80|u0|Regs|Mux6~4, spec, 1
instance = comp, \inst|Z80|u0|RegBusA_r[9]\, inst|Z80|u0|RegBusA_r[9], spec, 1
instance = comp, \inst|Z80|u0|RegDIH[1]~14\, inst|Z80|u0|RegDIH[1]~14, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux274~6\, inst|Z80|u0|mcode|Mux274~6, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux274~5\, inst|Z80|u0|mcode|Mux274~5, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux274~4\, inst|Z80|u0|mcode|Mux274~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux274~7\, inst|Z80|u0|mcode|Mux274~7, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux274~12\, inst|Z80|u0|mcode|Mux274~12, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux274~9\, inst|Z80|u0|mcode|Mux274~9, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux274~10\, inst|Z80|u0|mcode|Mux274~10, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux87~0\, inst|Z80|u0|mcode|Mux87~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~110\, inst|Z80|u0|alu|Q_t~110, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux87~1\, inst|Z80|u0|mcode|Mux87~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux87~2\, inst|Z80|u0|mcode|Mux87~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~231\, inst|Z80|u0|alu|Q_t~231, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux87~6\, inst|Z80|u0|mcode|Mux87~6, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux45~3\, inst|Z80|u0|mcode|Mux45~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux87~3\, inst|Z80|u0|mcode|Mux87~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux299~0\, inst|Z80|u0|mcode|Mux299~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux87~4\, inst|Z80|u0|mcode|Mux87~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux87~5\, inst|Z80|u0|mcode|Mux87~5, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux87~7\, inst|Z80|u0|mcode|Mux87~7, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux274~8\, inst|Z80|u0|mcode|Mux274~8, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux274~11\, inst|Z80|u0|mcode|Mux274~11, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[7][0]\, inst|Z80|u0|Regs|RegsH[7][0], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[4][0]\, inst|Z80|u0|Regs|RegsH[4][0], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[6][0]\, inst|Z80|u0|Regs|RegsH[6][0], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux23~0\, inst|Z80|u0|Regs|Mux23~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[5][0]\, inst|Z80|u0|Regs|RegsH[5][0], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux23~1\, inst|Z80|u0|Regs|Mux23~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[3][0]\, inst|Z80|u0|Regs|RegsH[3][0], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[1][0]\, inst|Z80|u0|Regs|RegsH[1][0], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[0][0]\, inst|Z80|u0|Regs|RegsH[0][0], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux23~2\, inst|Z80|u0|Regs|Mux23~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux23~3\, inst|Z80|u0|Regs|Mux23~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux23~4\, inst|Z80|u0|Regs|Mux23~4, spec, 1
instance = comp, \inst|Z80|u0|RegBusA_r[8]\, inst|Z80|u0|RegBusA_r[8], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[4][7]\, inst|Z80|u0|Regs|RegsH[4][7], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[6][7]\, inst|Z80|u0|Regs|RegsH[6][7], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux16~0\, inst|Z80|u0|Regs|Mux16~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[7][7]\, inst|Z80|u0|Regs|RegsH[7][7], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[5][7]\, inst|Z80|u0|Regs|RegsH[5][7], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux16~1\, inst|Z80|u0|Regs|Mux16~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[2][7]~feeder\, inst|Z80|u0|Regs|RegsH[2][7]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[2][6]~4\, inst|Z80|u0|Regs|RegsH[2][6]~4, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[2][7]\, inst|Z80|u0|Regs|RegsH[2][7], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[1][7]~feeder\, inst|Z80|u0|Regs|RegsH[1][7]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[1][7]\, inst|Z80|u0|Regs|RegsH[1][7], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[0][7]\, inst|Z80|u0|Regs|RegsH[0][7], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux16~2\, inst|Z80|u0|Regs|Mux16~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux16~3\, inst|Z80|u0|Regs|Mux16~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux16~4\, inst|Z80|u0|Regs|Mux16~4, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux0~2\, inst|Z80|u0|Regs|Mux0~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux0~3\, inst|Z80|u0|Regs|Mux0~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux0~0\, inst|Z80|u0|Regs|Mux0~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux0~1\, inst|Z80|u0|Regs|Mux0~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux0~4\, inst|Z80|u0|Regs|Mux0~4, spec, 1
instance = comp, \inst|Z80|u0|RegBusA_r[15]\, inst|Z80|u0|RegBusA_r[15], spec, 1
instance = comp, \inst|Z80|u0|RegDIH[7]~4\, inst|Z80|u0|RegDIH[7]~4, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[5][6]~feeder\, inst|Z80|u0|Regs|RegsH[5][6]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[5][6]\, inst|Z80|u0|Regs|RegsH[5][6], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[4][6]\, inst|Z80|u0|Regs|RegsH[4][6], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[6][6]\, inst|Z80|u0|Regs|RegsH[6][6], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux17~0\, inst|Z80|u0|Regs|Mux17~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux17~1\, inst|Z80|u0|Regs|Mux17~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[2][6]\, inst|Z80|u0|Regs|RegsH[2][6], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[3][6]\, inst|Z80|u0|Regs|RegsH[3][6], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[1][6]~feeder\, inst|Z80|u0|Regs|RegsH[1][6]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[1][6]\, inst|Z80|u0|Regs|RegsH[1][6], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[0][6]~feeder\, inst|Z80|u0|Regs|RegsH[0][6]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[0][6]\, inst|Z80|u0|Regs|RegsH[0][6], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux17~2\, inst|Z80|u0|Regs|Mux17~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux17~3\, inst|Z80|u0|Regs|Mux17~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux17~4\, inst|Z80|u0|Regs|Mux17~4, spec, 1
instance = comp, \inst|Z80|u0|RegBusA_r[14]\, inst|Z80|u0|RegBusA_r[14], spec, 1
instance = comp, \inst|Z80|u0|BusB[4]~10\, inst|Z80|u0|BusB[4]~10, spec, 1
instance = comp, \inst|Z80|u0|BusB~20\, inst|Z80|u0|BusB~20, spec, 1
instance = comp, \inst|Z80|u0|PC[13]~5\, inst|Z80|u0|PC[13]~5, spec, 1
instance = comp, \inst|Z80|u0|PC[13]~6\, inst|Z80|u0|PC[13]~6, spec, 1
instance = comp, \inst|Z80|u0|PC[13]~8\, inst|Z80|u0|PC[13]~8, spec, 1
instance = comp, \inst|Z80|DI_Reg[5]\, inst|Z80|DI_Reg[5], spec, 1
instance = comp, \inst|Z80|DI_Reg[3]\, inst|Z80|DI_Reg[3], spec, 1
instance = comp, \inst|Z80|DI_Reg[2]\, inst|Z80|DI_Reg[2], spec, 1
instance = comp, \inst|Z80|u0|Add2~2\, inst|Z80|u0|Add2~2, spec, 1
instance = comp, \inst|Z80|u0|Add2~4\, inst|Z80|u0|Add2~4, spec, 1
instance = comp, \inst|Z80|u0|Add2~6\, inst|Z80|u0|Add2~6, spec, 1
instance = comp, \inst|Z80|u0|Add2~8\, inst|Z80|u0|Add2~8, spec, 1
instance = comp, \inst|Z80|u0|Add2~10\, inst|Z80|u0|Add2~10, spec, 1
instance = comp, \inst|Z80|u0|Add2~12\, inst|Z80|u0|Add2~12, spec, 1
instance = comp, \inst|Z80|u0|Add2~14\, inst|Z80|u0|Add2~14, spec, 1
instance = comp, \inst|Z80|u0|Add2~16\, inst|Z80|u0|Add2~16, spec, 1
instance = comp, \inst|Z80|u0|Add2~18\, inst|Z80|u0|Add2~18, spec, 1
instance = comp, \inst|Z80|u0|Add2~20\, inst|Z80|u0|Add2~20, spec, 1
instance = comp, \inst|Z80|u0|Add2~22\, inst|Z80|u0|Add2~22, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[7][3]\, inst|Z80|u0|Regs|RegsH[7][3], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[5][3]\, inst|Z80|u0|Regs|RegsH[5][3], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[6][3]~feeder\, inst|Z80|u0|Regs|RegsH[6][3]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[6][3]\, inst|Z80|u0|Regs|RegsH[6][3], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[4][3]\, inst|Z80|u0|Regs|RegsH[4][3], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux20~0\, inst|Z80|u0|Regs|Mux20~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux20~1\, inst|Z80|u0|Regs|Mux20~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[3][3]\, inst|Z80|u0|Regs|RegsH[3][3], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[2][3]~feeder\, inst|Z80|u0|Regs|RegsH[2][3]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[2][3]\, inst|Z80|u0|Regs|RegsH[2][3], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[1][3]~feeder\, inst|Z80|u0|Regs|RegsH[1][3]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[1][3]\, inst|Z80|u0|Regs|RegsH[1][3], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux20~2\, inst|Z80|u0|Regs|Mux20~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux20~3\, inst|Z80|u0|Regs|Mux20~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux20~4\, inst|Z80|u0|Regs|Mux20~4, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux4~0\, inst|Z80|u0|Regs|Mux4~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux4~1\, inst|Z80|u0|Regs|Mux4~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux4~2\, inst|Z80|u0|Regs|Mux4~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux4~3\, inst|Z80|u0|Regs|Mux4~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux4~4\, inst|Z80|u0|Regs|Mux4~4, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[7][2]\, inst|Z80|u0|Regs|RegsH[7][2], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[6][2]~feeder\, inst|Z80|u0|Regs|RegsH[6][2]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[6][2]\, inst|Z80|u0|Regs|RegsH[6][2], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[4][2]\, inst|Z80|u0|Regs|RegsH[4][2], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux21~0\, inst|Z80|u0|Regs|Mux21~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux21~1\, inst|Z80|u0|Regs|Mux21~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[3][2]\, inst|Z80|u0|Regs|RegsH[3][2], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[0][2]\, inst|Z80|u0|Regs|RegsH[0][2], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[1][2]\, inst|Z80|u0|Regs|RegsH[1][2], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux21~2\, inst|Z80|u0|Regs|Mux21~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[2][2]~feeder\, inst|Z80|u0|Regs|RegsH[2][2]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[2][2]\, inst|Z80|u0|Regs|RegsH[2][2], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux21~3\, inst|Z80|u0|Regs|Mux21~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux21~4\, inst|Z80|u0|Regs|Mux21~4, spec, 1
instance = comp, \inst|Z80|u0|Add8~18\, inst|Z80|u0|Add8~18, spec, 1
instance = comp, \inst|Z80|u0|Add8~20\, inst|Z80|u0|Add8~20, spec, 1
instance = comp, \inst|Z80|u0|RegBusA_r[10]\, inst|Z80|u0|RegBusA_r[10], spec, 1
instance = comp, \inst|Z80|u0|RegDIH[2]~12\, inst|Z80|u0|RegDIH[2]~12, spec, 1
instance = comp, \inst|Z80|u0|RegDIH[2]~13\, inst|Z80|u0|RegDIH[2]~13, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[5][2]~feeder\, inst|Z80|u0|Regs|RegsH[5][2]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[5][2]\, inst|Z80|u0|Regs|RegsH[5][2], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux5~0\, inst|Z80|u0|Regs|Mux5~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux5~1\, inst|Z80|u0|Regs|Mux5~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux5~2\, inst|Z80|u0|Regs|Mux5~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux5~3\, inst|Z80|u0|Regs|Mux5~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux5~4\, inst|Z80|u0|Regs|Mux5~4, spec, 1
instance = comp, \inst|Z80|u0|Add8~22\, inst|Z80|u0|Add8~22, spec, 1
instance = comp, \inst|Z80|u0|RegBusA_r[11]\, inst|Z80|u0|RegBusA_r[11], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[7][3]~feeder\, inst|Z80|u0|Regs|RegsL[7][3]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[7][3]\, inst|Z80|u0|Regs|RegsL[7][3], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[5][3]\, inst|Z80|u0|Regs|RegsL[5][3], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[4][3]~feeder\, inst|Z80|u0|Regs|RegsL[4][3]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[4][3]\, inst|Z80|u0|Regs|RegsL[4][3], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[6][3]\, inst|Z80|u0|Regs|RegsL[6][3], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux12~0\, inst|Z80|u0|Regs|Mux12~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux12~1\, inst|Z80|u0|Regs|Mux12~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[2][3]\, inst|Z80|u0|Regs|RegsL[2][3], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[0][3]~feeder\, inst|Z80|u0|Regs|RegsL[0][3]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[0][3]\, inst|Z80|u0|Regs|RegsL[0][3], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[1][3]\, inst|Z80|u0|Regs|RegsL[1][3], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux12~2\, inst|Z80|u0|Regs|Mux12~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux12~3\, inst|Z80|u0|Regs|Mux12~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux12~4\, inst|Z80|u0|Regs|Mux12~4, spec, 1
instance = comp, \inst|Z80|u0|RegBusA_r[3]\, inst|Z80|u0|RegBusA_r[3], spec, 1
instance = comp, \inst|Z80|u0|RegDIL[3]~8\, inst|Z80|u0|RegDIL[3]~8, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[3][2]~feeder\, inst|Z80|u0|Regs|RegsL[3][2]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[3][2]\, inst|Z80|u0|Regs|RegsL[3][2], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[1][2]~feeder\, inst|Z80|u0|Regs|RegsL[1][2]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[1][2]\, inst|Z80|u0|Regs|RegsL[1][2], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[0][2]~feeder\, inst|Z80|u0|Regs|RegsL[0][2]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[0][2]\, inst|Z80|u0|Regs|RegsL[0][2], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux29~2\, inst|Z80|u0|Regs|Mux29~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux29~3\, inst|Z80|u0|Regs|Mux29~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[5][2]~feeder\, inst|Z80|u0|Regs|RegsL[5][2]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[5][2]\, inst|Z80|u0|Regs|RegsL[5][2], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[7][2]\, inst|Z80|u0|Regs|RegsL[7][2], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[6][2]~feeder\, inst|Z80|u0|Regs|RegsL[6][2]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[6][2]\, inst|Z80|u0|Regs|RegsL[6][2], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[4][2]\, inst|Z80|u0|Regs|RegsL[4][2], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux29~0\, inst|Z80|u0|Regs|Mux29~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux29~1\, inst|Z80|u0|Regs|Mux29~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux29~4\, inst|Z80|u0|Regs|Mux29~4, spec, 1
instance = comp, \inst|Z80|u0|RegBusA_r[2]\, inst|Z80|u0|RegBusA_r[2], spec, 1
instance = comp, \inst|Z80|u0|Add8~2\, inst|Z80|u0|Add8~2, spec, 1
instance = comp, \inst|Z80|u0|Add8~4\, inst|Z80|u0|Add8~4, spec, 1
instance = comp, \inst|Z80|u0|RegDIL[2]~10\, inst|Z80|u0|RegDIL[2]~10, spec, 1
instance = comp, \inst|Z80|u0|RegDIL[2]~11\, inst|Z80|u0|RegDIL[2]~11, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[2][2]\, inst|Z80|u0|Regs|RegsL[2][2], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux13~2\, inst|Z80|u0|Regs|Mux13~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux13~3\, inst|Z80|u0|Regs|Mux13~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux13~0\, inst|Z80|u0|Regs|Mux13~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux13~1\, inst|Z80|u0|Regs|Mux13~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux13~4\, inst|Z80|u0|Regs|Mux13~4, spec, 1
instance = comp, \inst|Z80|u0|Add8~6\, inst|Z80|u0|Add8~6, spec, 1
instance = comp, \inst|Z80|u0|RegDIL[3]~9\, inst|Z80|u0|RegDIL[3]~9, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[3][3]\, inst|Z80|u0|Regs|RegsL[3][3], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux28~2\, inst|Z80|u0|Regs|Mux28~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux28~3\, inst|Z80|u0|Regs|Mux28~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux28~0\, inst|Z80|u0|Regs|Mux28~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux28~1\, inst|Z80|u0|Regs|Mux28~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux28~4\, inst|Z80|u0|Regs|Mux28~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux273~0\, inst|Z80|u0|mcode|Mux273~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux37~0\, inst|Z80|u0|Regs|Mux37~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux37~1\, inst|Z80|u0|Regs|Mux37~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux37~2\, inst|Z80|u0|Regs|Mux37~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux37~3\, inst|Z80|u0|Regs|Mux37~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux37~4\, inst|Z80|u0|Regs|Mux37~4, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux38~2\, inst|Z80|u0|Regs|Mux38~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux38~3\, inst|Z80|u0|Regs|Mux38~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux38~0\, inst|Z80|u0|Regs|Mux38~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux38~1\, inst|Z80|u0|Regs|Mux38~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux38~4\, inst|Z80|u0|Regs|Mux38~4, spec, 1
instance = comp, \inst|Z80|u0|SP[6]~20\, inst|Z80|u0|SP[6]~20, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux44~0\, inst|Z80|u0|Regs|Mux44~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux44~1\, inst|Z80|u0|Regs|Mux44~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux44~2\, inst|Z80|u0|Regs|Mux44~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux44~3\, inst|Z80|u0|Regs|Mux44~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux44~4\, inst|Z80|u0|Regs|Mux44~4, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux45~2\, inst|Z80|u0|Regs|Mux45~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux45~3\, inst|Z80|u0|Regs|Mux45~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux45~0\, inst|Z80|u0|Regs|Mux45~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux45~1\, inst|Z80|u0|Regs|Mux45~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux45~4\, inst|Z80|u0|Regs|Mux45~4, spec, 1
instance = comp, \inst|Z80|u0|Add7~0\, inst|Z80|u0|Add7~0, spec, 1
instance = comp, \inst|Z80|u0|SP~36\, inst|Z80|u0|SP~36, spec, 1
instance = comp, \inst|Z80|u0|SP~37\, inst|Z80|u0|SP~37, spec, 1
instance = comp, \inst|Z80|u0|SP[12]~3\, inst|Z80|u0|SP[12]~3, spec, 1
instance = comp, \inst|Z80|u0|RegWEH~2\, inst|Z80|u0|RegWEH~2, spec, 1
instance = comp, \inst|Z80|u0|SP[12]~4\, inst|Z80|u0|SP[12]~4, spec, 1
instance = comp, \inst|Z80|u0|SP[6]~23\, inst|Z80|u0|SP[6]~23, spec, 1
instance = comp, \inst|Z80|u0|SP[0]\, inst|Z80|u0|SP[0], spec, 1
instance = comp, \inst|Z80|u0|Add7~2\, inst|Z80|u0|Add7~2, spec, 1
instance = comp, \inst|Z80|u0|SP~34\, inst|Z80|u0|SP~34, spec, 1
instance = comp, \inst|Z80|u0|SP~35\, inst|Z80|u0|SP~35, spec, 1
instance = comp, \inst|Z80|u0|SP[1]\, inst|Z80|u0|SP[1], spec, 1
instance = comp, \inst|Z80|u0|Add7~4\, inst|Z80|u0|Add7~4, spec, 1
instance = comp, \inst|Z80|u0|SP~32\, inst|Z80|u0|SP~32, spec, 1
instance = comp, \inst|Z80|u0|SP~33\, inst|Z80|u0|SP~33, spec, 1
instance = comp, \inst|Z80|u0|SP[2]\, inst|Z80|u0|SP[2], spec, 1
instance = comp, \inst|Z80|u0|Add7~6\, inst|Z80|u0|Add7~6, spec, 1
instance = comp, \inst|Z80|u0|SP~30\, inst|Z80|u0|SP~30, spec, 1
instance = comp, \inst|Z80|u0|SP~31\, inst|Z80|u0|SP~31, spec, 1
instance = comp, \inst|Z80|u0|SP[3]\, inst|Z80|u0|SP[3], spec, 1
instance = comp, \inst|Z80|u0|Add7~8\, inst|Z80|u0|Add7~8, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[3][4]\, inst|Z80|u0|Regs|RegsL[3][4], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[2][4]\, inst|Z80|u0|Regs|RegsL[2][4], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[1][4]\, inst|Z80|u0|Regs|RegsL[1][4], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux27~2\, inst|Z80|u0|Regs|Mux27~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux27~3\, inst|Z80|u0|Regs|Mux27~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[5][4]~feeder\, inst|Z80|u0|Regs|RegsL[5][4]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[5][4]\, inst|Z80|u0|Regs|RegsL[5][4], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[6][4]\, inst|Z80|u0|Regs|RegsL[6][4], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[4][4]\, inst|Z80|u0|Regs|RegsL[4][4], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux27~0\, inst|Z80|u0|Regs|Mux27~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[7][4]\, inst|Z80|u0|Regs|RegsL[7][4], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux27~1\, inst|Z80|u0|Regs|Mux27~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux27~4\, inst|Z80|u0|Regs|Mux27~4, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux11~2\, inst|Z80|u0|Regs|Mux11~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux11~3\, inst|Z80|u0|Regs|Mux11~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux11~0\, inst|Z80|u0|Regs|Mux11~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux11~1\, inst|Z80|u0|Regs|Mux11~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux11~4\, inst|Z80|u0|Regs|Mux11~4, spec, 1
instance = comp, \inst|Z80|u0|RegBusA_r[4]\, inst|Z80|u0|RegBusA_r[4], spec, 1
instance = comp, \inst|Z80|u0|Add8~8\, inst|Z80|u0|Add8~8, spec, 1
instance = comp, \inst|Z80|u0|RegDIL[4]~6\, inst|Z80|u0|RegDIL[4]~6, spec, 1
instance = comp, \inst|Z80|u0|RegDIL[4]~7\, inst|Z80|u0|RegDIL[4]~7, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[0][4]\, inst|Z80|u0|Regs|RegsL[0][4], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux43~2\, inst|Z80|u0|Regs|Mux43~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux43~3\, inst|Z80|u0|Regs|Mux43~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux43~0\, inst|Z80|u0|Regs|Mux43~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux43~1\, inst|Z80|u0|Regs|Mux43~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux43~4\, inst|Z80|u0|Regs|Mux43~4, spec, 1
instance = comp, \inst|Z80|u0|SP~28\, inst|Z80|u0|SP~28, spec, 1
instance = comp, \inst|Z80|u0|SP~29\, inst|Z80|u0|SP~29, spec, 1
instance = comp, \inst|Z80|u0|SP[4]\, inst|Z80|u0|SP[4], spec, 1
instance = comp, \inst|Z80|u0|Add7~10\, inst|Z80|u0|Add7~10, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[3][5]\, inst|Z80|u0|Regs|RegsL[3][5], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[2][5]~feeder\, inst|Z80|u0|Regs|RegsL[2][5]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[2][5]\, inst|Z80|u0|Regs|RegsL[2][5], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[1][5]~feeder\, inst|Z80|u0|Regs|RegsL[1][5]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[1][5]\, inst|Z80|u0|Regs|RegsL[1][5], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[0][5]\, inst|Z80|u0|Regs|RegsL[0][5], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux26~2\, inst|Z80|u0|Regs|Mux26~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux26~3\, inst|Z80|u0|Regs|Mux26~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[7][5]~feeder\, inst|Z80|u0|Regs|RegsL[7][5]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[7][5]\, inst|Z80|u0|Regs|RegsL[7][5], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[5][5]~feeder\, inst|Z80|u0|Regs|RegsL[5][5]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[5][5]\, inst|Z80|u0|Regs|RegsL[5][5], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[4][5]\, inst|Z80|u0|Regs|RegsL[4][5], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux26~0\, inst|Z80|u0|Regs|Mux26~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux26~1\, inst|Z80|u0|Regs|Mux26~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux26~4\, inst|Z80|u0|Regs|Mux26~4, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux10~2\, inst|Z80|u0|Regs|Mux10~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux10~3\, inst|Z80|u0|Regs|Mux10~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux10~0\, inst|Z80|u0|Regs|Mux10~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux10~1\, inst|Z80|u0|Regs|Mux10~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux10~4\, inst|Z80|u0|Regs|Mux10~4, spec, 1
instance = comp, \inst|Z80|u0|RegBusA_r[5]\, inst|Z80|u0|RegBusA_r[5], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[3][5]\, inst|Z80|u0|Regs|RegsH[3][5], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[1][5]~feeder\, inst|Z80|u0|Regs|RegsH[1][5]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[1][5]\, inst|Z80|u0|Regs|RegsH[1][5], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[0][5]\, inst|Z80|u0|Regs|RegsH[0][5], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux2~2\, inst|Z80|u0|Regs|Mux2~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[2][5]\, inst|Z80|u0|Regs|RegsH[2][5], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux2~3\, inst|Z80|u0|Regs|Mux2~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[7][5]\, inst|Z80|u0|Regs|RegsH[7][5], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[4][5]~feeder\, inst|Z80|u0|Regs|RegsH[4][5]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[4][5]\, inst|Z80|u0|Regs|RegsH[4][5], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[6][5]~feeder\, inst|Z80|u0|Regs|RegsH[6][5]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[6][5]\, inst|Z80|u0|Regs|RegsH[6][5], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux2~0\, inst|Z80|u0|Regs|Mux2~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux2~1\, inst|Z80|u0|Regs|Mux2~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux2~4\, inst|Z80|u0|Regs|Mux2~4, spec, 1
instance = comp, \inst|Z80|u0|RegBusA_r[13]\, inst|Z80|u0|RegBusA_r[13], spec, 1
instance = comp, \inst|Z80|u0|RegDIH[5]~6\, inst|Z80|u0|RegDIH[5]~6, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[2][4]~feeder\, inst|Z80|u0|Regs|RegsH[2][4]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[2][4]\, inst|Z80|u0|Regs|RegsH[2][4], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[1][4]\, inst|Z80|u0|Regs|RegsH[1][4], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[0][4]\, inst|Z80|u0|Regs|RegsH[0][4], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux19~2\, inst|Z80|u0|Regs|Mux19~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux19~3\, inst|Z80|u0|Regs|Mux19~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[7][4]\, inst|Z80|u0|Regs|RegsH[7][4], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[5][4]\, inst|Z80|u0|Regs|RegsH[5][4], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[6][4]\, inst|Z80|u0|Regs|RegsH[6][4], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[4][4]\, inst|Z80|u0|Regs|RegsH[4][4], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux19~0\, inst|Z80|u0|Regs|Mux19~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux19~1\, inst|Z80|u0|Regs|Mux19~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux19~4\, inst|Z80|u0|Regs|Mux19~4, spec, 1
instance = comp, \inst|Z80|u0|RegBusA_r[12]\, inst|Z80|u0|RegBusA_r[12], spec, 1
instance = comp, \inst|Z80|u0|RegDIH[4]~8\, inst|Z80|u0|RegDIH[4]~8, spec, 1
instance = comp, \inst|Z80|u0|Add8~24\, inst|Z80|u0|Add8~24, spec, 1
instance = comp, \inst|Z80|u0|RegDIH[4]~9\, inst|Z80|u0|RegDIH[4]~9, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[3][4]\, inst|Z80|u0|Regs|RegsH[3][4], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux3~2\, inst|Z80|u0|Regs|Mux3~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux3~3\, inst|Z80|u0|Regs|Mux3~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux3~0\, inst|Z80|u0|Regs|Mux3~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux3~1\, inst|Z80|u0|Regs|Mux3~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux3~4\, inst|Z80|u0|Regs|Mux3~4, spec, 1
instance = comp, \inst|Z80|u0|Add8~26\, inst|Z80|u0|Add8~26, spec, 1
instance = comp, \inst|Z80|u0|RegDIH[5]~7\, inst|Z80|u0|RegDIH[5]~7, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[5][5]~feeder\, inst|Z80|u0|Regs|RegsH[5][5]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[5][5]\, inst|Z80|u0|Regs|RegsH[5][5], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux18~0\, inst|Z80|u0|Regs|Mux18~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux18~1\, inst|Z80|u0|Regs|Mux18~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux18~2\, inst|Z80|u0|Regs|Mux18~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux18~3\, inst|Z80|u0|Regs|Mux18~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux18~4\, inst|Z80|u0|Regs|Mux18~4, spec, 1
instance = comp, \inst|Z80|u0|Ap[5]\, inst|Z80|u0|Ap[5], spec, 1
instance = comp, \inst|Z80|u0|R[2]~14\, inst|Z80|u0|R[2]~14, spec, 1
instance = comp, \inst|Z80|u0|R[3]~16\, inst|Z80|u0|R[3]~16, spec, 1
instance = comp, \inst|Z80|u0|Ap[3]~feeder\, inst|Z80|u0|Ap[3]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Ap[3]\, inst|Z80|u0|Ap[3], spec, 1
instance = comp, \inst|Z80|u0|mcode|I_RRD~2\, inst|Z80|u0|mcode|I_RRD~2, spec, 1
instance = comp, \inst|Z80|u0|ACC[5]~39\, inst|Z80|u0|ACC[5]~39, spec, 1
instance = comp, \inst|Z80|u0|ACC[5]~41\, inst|Z80|u0|ACC[5]~41, spec, 1
instance = comp, \inst|Z80|u0|I[3]~7\, inst|Z80|u0|I[3]~7, spec, 1
instance = comp, \inst|Z80|u0|ACC[5]~38\, inst|Z80|u0|ACC[5]~38, spec, 1
instance = comp, \inst|Z80|u0|I[6]~2\, inst|Z80|u0|I[6]~2, spec, 1
instance = comp, \inst|Z80|u0|I[3]\, inst|Z80|u0|I[3], spec, 1
instance = comp, \inst|Z80|u0|ACC~26\, inst|Z80|u0|ACC~26, spec, 1
instance = comp, \inst|Z80|u0|ACC~27\, inst|Z80|u0|ACC~27, spec, 1
instance = comp, \inst|Z80|u0|ACC~28\, inst|Z80|u0|ACC~28, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux101~4\, inst|Z80|u0|mcode|Mux101~4, spec, 1
instance = comp, \inst|Z80|u0|F~105\, inst|Z80|u0|F~105, spec, 1
instance = comp, \inst|Z80|u0|ACC[5]~14\, inst|Z80|u0|ACC[5]~14, spec, 1
instance = comp, \inst|Z80|u0|ACC[5]~15\, inst|Z80|u0|ACC[5]~15, spec, 1
instance = comp, \inst|Z80|u0|ACC[5]~16\, inst|Z80|u0|ACC[5]~16, spec, 1
instance = comp, \inst|Z80|u0|ACC[3]\, inst|Z80|u0|ACC[3], spec, 1
instance = comp, \inst|Z80|u0|ACC[3]~_wirecell\, inst|Z80|u0|ACC[3]~_wirecell, spec, 1
instance = comp, \inst|Z80|u0|R[7]~26\, inst|Z80|u0|R[7]~26, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux202~0\, inst|Z80|u0|mcode|Mux202~0, spec, 1
instance = comp, \inst|Z80|u0|R[0]~24\, inst|Z80|u0|R[0]~24, spec, 1
instance = comp, \inst|Z80|u0|R[0]~25\, inst|Z80|u0|R[0]~25, spec, 1
instance = comp, \inst|Z80|u0|R[3]\, inst|Z80|u0|R[3], spec, 1
instance = comp, \inst|Z80|u0|R[4]~18\, inst|Z80|u0|R[4]~18, spec, 1
instance = comp, \inst|Z80|u0|Ap[4]~feeder\, inst|Z80|u0|Ap[4]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Ap[4]\, inst|Z80|u0|Ap[4], spec, 1
instance = comp, \inst|Z80|u0|I[4]~6\, inst|Z80|u0|I[4]~6, spec, 1
instance = comp, \inst|Z80|u0|I[4]\, inst|Z80|u0|I[4], spec, 1
instance = comp, \inst|Z80|u0|ACC~23\, inst|Z80|u0|ACC~23, spec, 1
instance = comp, \inst|Z80|u0|ACC~24\, inst|Z80|u0|ACC~24, spec, 1
instance = comp, \inst|Z80|u0|ACC~25\, inst|Z80|u0|ACC~25, spec, 1
instance = comp, \inst|Z80|u0|ACC[4]\, inst|Z80|u0|ACC[4], spec, 1
instance = comp, \inst|Z80|u0|ACC[4]~_wirecell\, inst|Z80|u0|ACC[4]~_wirecell, spec, 1
instance = comp, \inst|Z80|u0|R[4]\, inst|Z80|u0|R[4], spec, 1
instance = comp, \inst|Z80|u0|R[5]~20\, inst|Z80|u0|R[5]~20, spec, 1
instance = comp, \inst|Z80|u0|ACC[5]~_wirecell\, inst|Z80|u0|ACC[5]~_wirecell, spec, 1
instance = comp, \inst|Z80|u0|R[5]\, inst|Z80|u0|R[5], spec, 1
instance = comp, \inst|Z80|u0|I[5]~5\, inst|Z80|u0|I[5]~5, spec, 1
instance = comp, \inst|Z80|u0|I[5]\, inst|Z80|u0|I[5], spec, 1
instance = comp, \inst|Z80|u0|ACC~20\, inst|Z80|u0|ACC~20, spec, 1
instance = comp, \inst|Z80|u0|ACC~21\, inst|Z80|u0|ACC~21, spec, 1
instance = comp, \inst|Z80|u0|ACC~22\, inst|Z80|u0|ACC~22, spec, 1
instance = comp, \inst|Z80|u0|ACC[5]\, inst|Z80|u0|ACC[5], spec, 1
instance = comp, \inst|Z80|u0|BusB[4]~14\, inst|Z80|u0|BusB[4]~14, spec, 1
instance = comp, \inst|Z80|u0|BusB~58\, inst|Z80|u0|BusB~58, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux35~2\, inst|Z80|u0|Regs|Mux35~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux35~3\, inst|Z80|u0|Regs|Mux35~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux35~0\, inst|Z80|u0|Regs|Mux35~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux35~1\, inst|Z80|u0|Regs|Mux35~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux35~4\, inst|Z80|u0|Regs|Mux35~4, spec, 1
instance = comp, \inst|Z80|u0|Add7~22\, inst|Z80|u0|Add7~22, spec, 1
instance = comp, \inst|Z80|u0|Add7~24\, inst|Z80|u0|Add7~24, spec, 1
instance = comp, \inst|Z80|u0|SP~10\, inst|Z80|u0|SP~10, spec, 1
instance = comp, \inst|Z80|u0|SP~11\, inst|Z80|u0|SP~11, spec, 1
instance = comp, \inst|Z80|u0|SP[12]~5\, inst|Z80|u0|SP[12]~5, spec, 1
instance = comp, \inst|Z80|u0|SP[12]\, inst|Z80|u0|SP[12], spec, 1
instance = comp, \inst|Z80|u0|Add7~26\, inst|Z80|u0|Add7~26, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux34~0\, inst|Z80|u0|Regs|Mux34~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux34~1\, inst|Z80|u0|Regs|Mux34~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux34~2\, inst|Z80|u0|Regs|Mux34~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux34~3\, inst|Z80|u0|Regs|Mux34~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux34~4\, inst|Z80|u0|Regs|Mux34~4, spec, 1
instance = comp, \inst|Z80|u0|SP~8\, inst|Z80|u0|SP~8, spec, 1
instance = comp, \inst|Z80|u0|SP~9\, inst|Z80|u0|SP~9, spec, 1
instance = comp, \inst|Z80|u0|SP[13]\, inst|Z80|u0|SP[13], spec, 1
instance = comp, \inst|Z80|u0|BusB[4]~8\, inst|Z80|u0|BusB[4]~8, spec, 1
instance = comp, \inst|Z80|u0|BusB[4]~9\, inst|Z80|u0|BusB[4]~9, spec, 1
instance = comp, \inst|Z80|u0|process_0~15\, inst|Z80|u0|process_0~15, spec, 1
instance = comp, \inst|Z80|u0|F[3]~64\, inst|Z80|u0|F[3]~64, spec, 1
instance = comp, \inst|Z80|u0|F[3]~83\, inst|Z80|u0|F[3]~83, spec, 1
instance = comp, \inst|Z80|u0|Equal17~0\, inst|Z80|u0|Equal17~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux298~0\, inst|Z80|u0|mcode|Mux298~0, spec, 1
instance = comp, \inst|Z80|u0|process_0~9\, inst|Z80|u0|process_0~9, spec, 1
instance = comp, \inst|Z80|u0|F[3]~84\, inst|Z80|u0|F[3]~84, spec, 1
instance = comp, \inst|Z80|u0|F[3]~108\, inst|Z80|u0|F[3]~108, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux32~0\, inst|Z80|u0|alu|Mux32~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~219\, inst|Z80|u0|alu|Q_t~219, spec, 1
instance = comp, \inst|Z80|u0|BusA[2]~2\, inst|Z80|u0|BusA[2]~2, spec, 1
instance = comp, \inst|Z80|u0|BusA[2]~3\, inst|Z80|u0|BusA[2]~3, spec, 1
instance = comp, \inst|Z80|u0|BusA[2]~6\, inst|Z80|u0|BusA[2]~6, spec, 1
instance = comp, \inst|Z80|u0|BusA[2]~7\, inst|Z80|u0|BusA[2]~7, spec, 1
instance = comp, \inst|Z80|u0|BusA~8\, inst|Z80|u0|BusA~8, spec, 1
instance = comp, \inst|Z80|u0|BusA~9\, inst|Z80|u0|BusA~9, spec, 1
instance = comp, \inst|Z80|u0|BusA~22\, inst|Z80|u0|BusA~22, spec, 1
instance = comp, \inst|Z80|u0|BusA[2]~11\, inst|Z80|u0|BusA[2]~11, spec, 1
instance = comp, \inst|Z80|u0|BusA~21\, inst|Z80|u0|BusA~21, spec, 1
instance = comp, \inst|Z80|u0|BusA~23\, inst|Z80|u0|BusA~23, spec, 1
instance = comp, \inst|Z80|u0|BusA~24\, inst|Z80|u0|BusA~24, spec, 1
instance = comp, \inst|Z80|u0|BusA~25\, inst|Z80|u0|BusA~25, spec, 1
instance = comp, \inst|Z80|u0|BusA[1]\, inst|Z80|u0|BusA[1], spec, 1
instance = comp, \inst|Z80|u0|Ap[2]~feeder\, inst|Z80|u0|Ap[2]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Ap[2]\, inst|Z80|u0|Ap[2], spec, 1
instance = comp, \inst|Z80|u0|I[2]~8\, inst|Z80|u0|I[2]~8, spec, 1
instance = comp, \inst|Z80|u0|I[2]\, inst|Z80|u0|I[2], spec, 1
instance = comp, \inst|Z80|u0|ACC~29\, inst|Z80|u0|ACC~29, spec, 1
instance = comp, \inst|Z80|u0|ACC~30\, inst|Z80|u0|ACC~30, spec, 1
instance = comp, \inst|Z80|u0|ACC~31\, inst|Z80|u0|ACC~31, spec, 1
instance = comp, \inst|Z80|u0|ACC[2]\, inst|Z80|u0|ACC[2], spec, 1
instance = comp, \inst|Z80|u0|BusA~13\, inst|Z80|u0|BusA~13, spec, 1
instance = comp, \inst|Z80|u0|BusA~14\, inst|Z80|u0|BusA~14, spec, 1
instance = comp, \inst|Z80|u0|BusA~15\, inst|Z80|u0|BusA~15, spec, 1
instance = comp, \inst|Z80|u0|BusA~16\, inst|Z80|u0|BusA~16, spec, 1
instance = comp, \inst|Z80|u0|BusA[2]\, inst|Z80|u0|BusA[2], spec, 1
instance = comp, \inst|Z80|u0|BusA~17\, inst|Z80|u0|BusA~17, spec, 1
instance = comp, \inst|Z80|u0|BusA~18\, inst|Z80|u0|BusA~18, spec, 1
instance = comp, \inst|Z80|u0|BusA~19\, inst|Z80|u0|BusA~19, spec, 1
instance = comp, \inst|Z80|u0|BusA~42\, inst|Z80|u0|BusA~42, spec, 1
instance = comp, \inst|Z80|u0|BusA~20\, inst|Z80|u0|BusA~20, spec, 1
instance = comp, \inst|Z80|u0|BusA[3]\, inst|Z80|u0|BusA[3], spec, 1
instance = comp, \inst|Z80|u0|alu|Mux12~1\, inst|Z80|u0|alu|Mux12~1, spec, 1
instance = comp, \inst|Z80|u0|F~80\, inst|Z80|u0|F~80, spec, 1
instance = comp, \inst|Z80|u0|process_0~10\, inst|Z80|u0|process_0~10, spec, 1
instance = comp, \inst|Z80|u0|process_0~11\, inst|Z80|u0|process_0~11, spec, 1
instance = comp, \inst|Z80|u0|F~106\, inst|Z80|u0|F~106, spec, 1
instance = comp, \inst|Z80|u0|Fp[1]\, inst|Z80|u0|Fp[1], spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux102~0\, inst|Z80|u0|mcode|Mux102~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux102~1\, inst|Z80|u0|mcode|Mux102~1, spec, 1
instance = comp, \inst|Z80|u0|F~76\, inst|Z80|u0|F~76, spec, 1
instance = comp, \inst|Z80|u0|F~77\, inst|Z80|u0|F~77, spec, 1
instance = comp, \inst|Z80|u0|F~78\, inst|Z80|u0|F~78, spec, 1
instance = comp, \inst|Z80|u0|F~79\, inst|Z80|u0|F~79, spec, 1
instance = comp, \inst|Z80|u0|F~81\, inst|Z80|u0|F~81, spec, 1
instance = comp, \inst|Z80|u0|F~82\, inst|Z80|u0|F~82, spec, 1
instance = comp, \inst|Z80|u0|F[1]\, inst|Z80|u0|F[1], spec, 1
instance = comp, \inst|Z80|u0|F~65\, inst|Z80|u0|F~65, spec, 1
instance = comp, \inst|Z80|u0|F~66\, inst|Z80|u0|F~66, spec, 1
instance = comp, \inst|Z80|u0|F~67\, inst|Z80|u0|F~67, spec, 1
instance = comp, \inst|Z80|u0|F~68\, inst|Z80|u0|F~68, spec, 1
instance = comp, \inst|Z80|u0|alu|B_i~0\, inst|Z80|u0|alu|B_i~0, spec, 1
instance = comp, \inst|Z80|u0|alu|B_i~1\, inst|Z80|u0|alu|B_i~1, spec, 1
instance = comp, \inst|Z80|u0|alu|B_i~2\, inst|Z80|u0|alu|B_i~2, spec, 1
instance = comp, \inst|Z80|u0|alu|B_i~3\, inst|Z80|u0|alu|B_i~3, spec, 1
instance = comp, \inst|Z80|u0|alu|comb~0\, inst|Z80|u0|alu|comb~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Add0~1\, inst|Z80|u0|alu|Add0~1, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_v[0]~0\, inst|Z80|u0|alu|Q_v[0]~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_v[1]~2\, inst|Z80|u0|alu|Q_v[1]~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_v[2]~4\, inst|Z80|u0|alu|Q_v[2]~4, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_v[3]~6\, inst|Z80|u0|alu|Q_v[3]~6, spec, 1
instance = comp, \inst|Z80|u0|alu|Add0~2\, inst|Z80|u0|alu|Add0~2, spec, 1
instance = comp, \inst|Z80|u0|F~107\, inst|Z80|u0|F~107, spec, 1
instance = comp, \inst|Z80|u0|F~69\, inst|Z80|u0|F~69, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux289~0\, inst|Z80|u0|mcode|Mux289~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux288~4\, inst|Z80|u0|mcode|Mux288~4, spec, 1
instance = comp, \inst|Z80|u0|F~70\, inst|Z80|u0|F~70, spec, 1
instance = comp, \inst|Z80|u0|Fp[4]\, inst|Z80|u0|Fp[4], spec, 1
instance = comp, \inst|Z80|u0|F~71\, inst|Z80|u0|F~71, spec, 1
instance = comp, \inst|Z80|u0|F~72\, inst|Z80|u0|F~72, spec, 1
instance = comp, \inst|Z80|u0|F~73\, inst|Z80|u0|F~73, spec, 1
instance = comp, \inst|Z80|u0|F~74\, inst|Z80|u0|F~74, spec, 1
instance = comp, \inst|Z80|u0|F~75\, inst|Z80|u0|F~75, spec, 1
instance = comp, \inst|Z80|u0|F[4]\, inst|Z80|u0|F[4], spec, 1
instance = comp, \inst|Z80|u0|alu|process_1~0\, inst|Z80|u0|alu|process_1~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Add5~0\, inst|Z80|u0|alu|Add5~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Add3~0\, inst|Z80|u0|alu|Add3~0, spec, 1
instance = comp, \inst|Z80|u0|alu|DAA_Q[1]~20\, inst|Z80|u0|alu|DAA_Q[1]~20, spec, 1
instance = comp, \inst|Z80|u0|alu|DAA_Q[1]~23\, inst|Z80|u0|alu|DAA_Q[1]~23, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux33~1\, inst|Z80|u0|alu|Mux33~1, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux12~0\, inst|Z80|u0|alu|Mux12~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux14~0\, inst|Z80|u0|alu|Mux14~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux14~1\, inst|Z80|u0|alu|Mux14~1, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux37~2\, inst|Z80|u0|alu|Mux37~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~243\, inst|Z80|u0|alu|Q_t~243, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~221\, inst|Z80|u0|alu|Q_t~221, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux37~0\, inst|Z80|u0|alu|Mux37~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux37~1\, inst|Z80|u0|alu|Mux37~1, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux37~3\, inst|Z80|u0|alu|Mux37~3, spec, 1
instance = comp, \inst|Z80|u0|F~102\, inst|Z80|u0|F~102, spec, 1
instance = comp, \inst|Z80|u0|BusA~30\, inst|Z80|u0|BusA~30, spec, 1
instance = comp, \inst|Z80|u0|BusA~31\, inst|Z80|u0|BusA~31, spec, 1
instance = comp, \inst|Z80|u0|BusA~32\, inst|Z80|u0|BusA~32, spec, 1
instance = comp, \inst|Z80|u0|BusA~33\, inst|Z80|u0|BusA~33, spec, 1
instance = comp, \inst|Z80|u0|BusA[5]\, inst|Z80|u0|BusA[5], spec, 1
instance = comp, \inst|Z80|u0|BusA~4\, inst|Z80|u0|BusA~4, spec, 1
instance = comp, \inst|Z80|u0|BusA~5\, inst|Z80|u0|BusA~5, spec, 1
instance = comp, \inst|Z80|u0|BusA~10\, inst|Z80|u0|BusA~10, spec, 1
instance = comp, \inst|Z80|u0|BusA~12\, inst|Z80|u0|BusA~12, spec, 1
instance = comp, \inst|Z80|u0|BusA[4]\, inst|Z80|u0|BusA[4], spec, 1
instance = comp, \inst|Z80|u0|alu|Add5~2\, inst|Z80|u0|alu|Add5~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Add5~4\, inst|Z80|u0|alu|Add5~4, spec, 1
instance = comp, \inst|Z80|u0|alu|Add5~6\, inst|Z80|u0|alu|Add5~6, spec, 1
instance = comp, \inst|Z80|u0|alu|Add5~8\, inst|Z80|u0|alu|Add5~8, spec, 1
instance = comp, \inst|Z80|u0|alu|DAA_Q~4\, inst|Z80|u0|alu|DAA_Q~4, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux33~2\, inst|Z80|u0|Regs|Mux33~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux33~3\, inst|Z80|u0|Regs|Mux33~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux33~0\, inst|Z80|u0|Regs|Mux33~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux33~1\, inst|Z80|u0|Regs|Mux33~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux33~4\, inst|Z80|u0|Regs|Mux33~4, spec, 1
instance = comp, \inst|Z80|u0|Add7~28\, inst|Z80|u0|Add7~28, spec, 1
instance = comp, \inst|Z80|u0|SP~1\, inst|Z80|u0|SP~1, spec, 1
instance = comp, \inst|Z80|u0|SP~2\, inst|Z80|u0|SP~2, spec, 1
instance = comp, \inst|Z80|u0|SP[14]\, inst|Z80|u0|SP[14], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[7][6]~feeder\, inst|Z80|u0|Regs|RegsL[7][6]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[7][6]\, inst|Z80|u0|Regs|RegsL[7][6], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[4][6]\, inst|Z80|u0|Regs|RegsL[4][6], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[6][6]\, inst|Z80|u0|Regs|RegsL[6][6], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux25~0\, inst|Z80|u0|Regs|Mux25~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[5][6]~feeder\, inst|Z80|u0|Regs|RegsL[5][6]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[5][6]\, inst|Z80|u0|Regs|RegsL[5][6], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux25~1\, inst|Z80|u0|Regs|Mux25~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[1][6]\, inst|Z80|u0|Regs|RegsL[1][6], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[0][6]\, inst|Z80|u0|Regs|RegsL[0][6], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux25~2\, inst|Z80|u0|Regs|Mux25~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[3][6]\, inst|Z80|u0|Regs|RegsL[3][6], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux25~3\, inst|Z80|u0|Regs|Mux25~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux25~4\, inst|Z80|u0|Regs|Mux25~4, spec, 1
instance = comp, \inst|Z80|u0|RegBusA_r[6]\, inst|Z80|u0|RegBusA_r[6], spec, 1
instance = comp, \inst|Z80|u0|Add8~10\, inst|Z80|u0|Add8~10, spec, 1
instance = comp, \inst|Z80|u0|Add8~12\, inst|Z80|u0|Add8~12, spec, 1
instance = comp, \inst|Z80|u0|RegDIL[6]~2\, inst|Z80|u0|RegDIL[6]~2, spec, 1
instance = comp, \inst|Z80|u0|RegDIL[6]~3\, inst|Z80|u0|RegDIL[6]~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[2][6]~feeder\, inst|Z80|u0|Regs|RegsL[2][6]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[2][6]\, inst|Z80|u0|Regs|RegsL[2][6], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux9~2\, inst|Z80|u0|Regs|Mux9~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux9~3\, inst|Z80|u0|Regs|Mux9~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux9~0\, inst|Z80|u0|Regs|Mux9~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux9~1\, inst|Z80|u0|Regs|Mux9~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux9~4\, inst|Z80|u0|Regs|Mux9~4, spec, 1
instance = comp, \inst|Z80|u0|Ap[6]\, inst|Z80|u0|Ap[6], spec, 1
instance = comp, \inst|Z80|u0|R[6]~22\, inst|Z80|u0|R[6]~22, spec, 1
instance = comp, \inst|Z80|u0|ACC[6]~_wirecell\, inst|Z80|u0|ACC[6]~_wirecell, spec, 1
instance = comp, \inst|Z80|u0|R[6]\, inst|Z80|u0|R[6], spec, 1
instance = comp, \inst|Z80|u0|I[6]~3\, inst|Z80|u0|I[6]~3, spec, 1
instance = comp, \inst|Z80|u0|I[6]\, inst|Z80|u0|I[6], spec, 1
instance = comp, \inst|Z80|u0|ACC~10\, inst|Z80|u0|ACC~10, spec, 1
instance = comp, \inst|Z80|u0|ACC~11\, inst|Z80|u0|ACC~11, spec, 1
instance = comp, \inst|Z80|u0|ACC~13\, inst|Z80|u0|ACC~13, spec, 1
instance = comp, \inst|Z80|u0|ACC[6]\, inst|Z80|u0|ACC[6], spec, 1
instance = comp, \inst|Z80|u0|BusA~38\, inst|Z80|u0|BusA~38, spec, 1
instance = comp, \inst|Z80|u0|BusA~39\, inst|Z80|u0|BusA~39, spec, 1
instance = comp, \inst|Z80|u0|BusA~40\, inst|Z80|u0|BusA~40, spec, 1
instance = comp, \inst|Z80|u0|BusA~41\, inst|Z80|u0|BusA~41, spec, 1
instance = comp, \inst|Z80|u0|BusA[6]\, inst|Z80|u0|BusA[6], spec, 1
instance = comp, \inst|Z80|u0|alu|Add3~2\, inst|Z80|u0|alu|Add3~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Add3~4\, inst|Z80|u0|alu|Add3~4, spec, 1
instance = comp, \inst|Z80|u0|alu|Add3~6\, inst|Z80|u0|alu|Add3~6, spec, 1
instance = comp, \inst|Z80|u0|alu|Add3~8\, inst|Z80|u0|alu|Add3~8, spec, 1
instance = comp, \inst|Z80|u0|alu|Add3~10\, inst|Z80|u0|alu|Add3~10, spec, 1
instance = comp, \inst|Z80|u0|alu|DAA_Q~9\, inst|Z80|u0|alu|DAA_Q~9, spec, 1
instance = comp, \inst|Z80|u0|alu|DAA_Q~5\, inst|Z80|u0|alu|DAA_Q~5, spec, 1
instance = comp, \inst|Z80|u0|alu|Add3~12\, inst|Z80|u0|alu|Add3~12, spec, 1
instance = comp, \inst|Z80|u0|alu|Add3~14\, inst|Z80|u0|alu|Add3~14, spec, 1
instance = comp, \inst|Z80|u0|alu|DAA_Q~7\, inst|Z80|u0|alu|DAA_Q~7, spec, 1
instance = comp, \inst|Z80|u0|alu|DAA_Q~8\, inst|Z80|u0|alu|DAA_Q~8, spec, 1
instance = comp, \inst|Z80|u0|alu|DAA_Q[7]~10\, inst|Z80|u0|alu|DAA_Q[7]~10, spec, 1
instance = comp, \inst|Z80|u0|alu|LessThan3~0\, inst|Z80|u0|alu|LessThan3~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Equal3~0\, inst|Z80|u0|alu|Equal3~0, spec, 1
instance = comp, \inst|Z80|u0|alu|DAA_Q[7]~6\, inst|Z80|u0|alu|DAA_Q[7]~6, spec, 1
instance = comp, \inst|Z80|u0|alu|DAA_Q[7]~11\, inst|Z80|u0|alu|DAA_Q[7]~11, spec, 1
instance = comp, \inst|Z80|u0|alu|DAA_Q[5]~12\, inst|Z80|u0|alu|DAA_Q[5]~12, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux33~4\, inst|Z80|u0|alu|Mux33~4, spec, 1
instance = comp, \inst|Z80|u0|F[3]~86\, inst|Z80|u0|F[3]~86, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux33~0\, inst|Z80|u0|alu|Mux33~0, spec, 1
instance = comp, \inst|Z80|u0|alu|B_i~6\, inst|Z80|u0|alu|B_i~6, spec, 1
instance = comp, \inst|Z80|u0|alu|B_i~4\, inst|Z80|u0|alu|B_i~4, spec, 1
instance = comp, \inst|Z80|u0|alu|Add1~1\, inst|Z80|u0|alu|Add1~1, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_v[4]~8\, inst|Z80|u0|alu|Q_v[4]~8, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_v[5]~10\, inst|Z80|u0|alu|Q_v[5]~10, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux10~0\, inst|Z80|u0|alu|Mux10~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux10~1\, inst|Z80|u0|alu|Mux10~1, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~224\, inst|Z80|u0|alu|Q_t~224, spec, 1
instance = comp, \inst|Z80|u0|F~98\, inst|Z80|u0|F~98, spec, 1
instance = comp, \inst|Z80|u0|F~99\, inst|Z80|u0|F~99, spec, 1
instance = comp, \inst|Z80|u0|F[3]~85\, inst|Z80|u0|F[3]~85, spec, 1
instance = comp, \inst|Z80|u0|Fp[5]\, inst|Z80|u0|Fp[5], spec, 1
instance = comp, \inst|Z80|u0|F[3]~89\, inst|Z80|u0|F[3]~89, spec, 1
instance = comp, \inst|Z80|u0|F~100\, inst|Z80|u0|F~100, spec, 1
instance = comp, \inst|Z80|u0|F~101\, inst|Z80|u0|F~101, spec, 1
instance = comp, \inst|Z80|u0|F~103\, inst|Z80|u0|F~103, spec, 1
instance = comp, \inst|Z80|u0|F[3]~96\, inst|Z80|u0|F[3]~96, spec, 1
instance = comp, \inst|Z80|u0|F[3]~20\, inst|Z80|u0|F[3]~20, spec, 1
instance = comp, \inst|Z80|u0|F[3]~17\, inst|Z80|u0|F[3]~17, spec, 1
instance = comp, \inst|Z80|u0|F[3]~109\, inst|Z80|u0|F[3]~109, spec, 1
instance = comp, \inst|Z80|u0|F[3]~95\, inst|Z80|u0|F[3]~95, spec, 1
instance = comp, \inst|Z80|u0|F[3]~97\, inst|Z80|u0|F[3]~97, spec, 1
instance = comp, \inst|Z80|u0|F[5]\, inst|Z80|u0|F[5], spec, 1
instance = comp, \inst|Z80|u0|BusB~56\, inst|Z80|u0|BusB~56, spec, 1
instance = comp, \inst|Z80|u0|BusB~57\, inst|Z80|u0|BusB~57, spec, 1
instance = comp, \inst|Z80|u0|BusB~59\, inst|Z80|u0|BusB~59, spec, 1
instance = comp, \inst|Z80|u0|BusB~60\, inst|Z80|u0|BusB~60, spec, 1
instance = comp, \inst|Z80|u0|BusB~61\, inst|Z80|u0|BusB~61, spec, 1
instance = comp, \inst|Z80|u0|BusB[5]\, inst|Z80|u0|BusB[5], spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~244\, inst|Z80|u0|alu|Q_t~244, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux33~2\, inst|Z80|u0|alu|Mux33~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux7~6\, inst|Z80|u0|alu|Mux7~6, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux33~3\, inst|Z80|u0|alu|Mux33~3, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux33~5\, inst|Z80|u0|alu|Mux33~5, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux33~6\, inst|Z80|u0|alu|Mux33~6, spec, 1
instance = comp, \inst|Z80|u0|Save_Mux[5]~12\, inst|Z80|u0|Save_Mux[5]~12, spec, 1
instance = comp, \inst|Z80|u0|Save_Mux[5]~13\, inst|Z80|u0|Save_Mux[5]~13, spec, 1
instance = comp, \inst|Z80|u0|RegDIL[5]~4\, inst|Z80|u0|RegDIL[5]~4, spec, 1
instance = comp, \inst|Z80|u0|RegDIL[5]~5\, inst|Z80|u0|RegDIL[5]~5, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[6][5]\, inst|Z80|u0|Regs|RegsL[6][5], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux42~0\, inst|Z80|u0|Regs|Mux42~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux42~1\, inst|Z80|u0|Regs|Mux42~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux42~2\, inst|Z80|u0|Regs|Mux42~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux42~3\, inst|Z80|u0|Regs|Mux42~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux42~4\, inst|Z80|u0|Regs|Mux42~4, spec, 1
instance = comp, \inst|Z80|u0|SP~26\, inst|Z80|u0|SP~26, spec, 1
instance = comp, \inst|Z80|u0|SP~27\, inst|Z80|u0|SP~27, spec, 1
instance = comp, \inst|Z80|u0|SP[5]\, inst|Z80|u0|SP[5], spec, 1
instance = comp, \inst|Z80|u0|Add7~12\, inst|Z80|u0|Add7~12, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux41~0\, inst|Z80|u0|Regs|Mux41~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux41~1\, inst|Z80|u0|Regs|Mux41~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux41~2\, inst|Z80|u0|Regs|Mux41~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux41~3\, inst|Z80|u0|Regs|Mux41~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux41~4\, inst|Z80|u0|Regs|Mux41~4, spec, 1
instance = comp, \inst|Z80|u0|SP~24\, inst|Z80|u0|SP~24, spec, 1
instance = comp, \inst|Z80|u0|SP~25\, inst|Z80|u0|SP~25, spec, 1
instance = comp, \inst|Z80|u0|SP[6]\, inst|Z80|u0|SP[6], spec, 1
instance = comp, \inst|Z80|u0|Add7~14\, inst|Z80|u0|Add7~14, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[1][7]\, inst|Z80|u0|Regs|RegsL[1][7], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[0][7]\, inst|Z80|u0|Regs|RegsL[0][7], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux40~2\, inst|Z80|u0|Regs|Mux40~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[2][7]\, inst|Z80|u0|Regs|RegsL[2][7], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux40~3\, inst|Z80|u0|Regs|Mux40~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[5][7]\, inst|Z80|u0|Regs|RegsL[5][7], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[4][7]\, inst|Z80|u0|Regs|RegsL[4][7], spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[6][7]\, inst|Z80|u0|Regs|RegsL[6][7], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux40~0\, inst|Z80|u0|Regs|Mux40~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[7][7]~feeder\, inst|Z80|u0|Regs|RegsL[7][7]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[7][7]\, inst|Z80|u0|Regs|RegsL[7][7], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux40~1\, inst|Z80|u0|Regs|Mux40~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux40~4\, inst|Z80|u0|Regs|Mux40~4, spec, 1
instance = comp, \inst|Z80|u0|SP~21\, inst|Z80|u0|SP~21, spec, 1
instance = comp, \inst|Z80|u0|SP~22\, inst|Z80|u0|SP~22, spec, 1
instance = comp, \inst|Z80|u0|SP[7]\, inst|Z80|u0|SP[7], spec, 1
instance = comp, \inst|Z80|u0|Add7~16\, inst|Z80|u0|Add7~16, spec, 1
instance = comp, \inst|Z80|u0|Add7~18\, inst|Z80|u0|Add7~18, spec, 1
instance = comp, \inst|Z80|u0|SP~16\, inst|Z80|u0|SP~16, spec, 1
instance = comp, \inst|Z80|u0|SP~17\, inst|Z80|u0|SP~17, spec, 1
instance = comp, \inst|Z80|u0|SP[9]\, inst|Z80|u0|SP[9], spec, 1
instance = comp, \inst|Z80|u0|Add7~20\, inst|Z80|u0|Add7~20, spec, 1
instance = comp, \inst|Z80|u0|SP~14\, inst|Z80|u0|SP~14, spec, 1
instance = comp, \inst|Z80|u0|SP~15\, inst|Z80|u0|SP~15, spec, 1
instance = comp, \inst|Z80|u0|SP[10]\, inst|Z80|u0|SP[10], spec, 1
instance = comp, \inst|Z80|u0|SP~12\, inst|Z80|u0|SP~12, spec, 1
instance = comp, \inst|Z80|u0|SP~13\, inst|Z80|u0|SP~13, spec, 1
instance = comp, \inst|Z80|u0|SP[11]\, inst|Z80|u0|SP[11], spec, 1
instance = comp, \inst|Z80|u0|Fp[3]\, inst|Z80|u0|Fp[3], spec, 1
instance = comp, \inst|Z80|u0|F~91\, inst|Z80|u0|F~91, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~216\, inst|Z80|u0|alu|Q_t~216, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~215\, inst|Z80|u0|alu|Q_t~215, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux12~2\, inst|Z80|u0|alu|Mux12~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux12~3\, inst|Z80|u0|alu|Mux12~3, spec, 1
instance = comp, \inst|Z80|u0|F~87\, inst|Z80|u0|F~87, spec, 1
instance = comp, \inst|Z80|u0|alu|DAA_Q[3]~0\, inst|Z80|u0|alu|DAA_Q[3]~0, spec, 1
instance = comp, \inst|Z80|u0|alu|DAA_Q[3]~1\, inst|Z80|u0|alu|DAA_Q[3]~1, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux35~2\, inst|Z80|u0|alu|Mux35~2, spec, 1
instance = comp, \inst|Z80|u0|F~88\, inst|Z80|u0|F~88, spec, 1
instance = comp, \inst|Z80|u0|F~90\, inst|Z80|u0|F~90, spec, 1
instance = comp, \inst|Z80|u0|F~92\, inst|Z80|u0|F~92, spec, 1
instance = comp, \inst|Z80|u0|F~93\, inst|Z80|u0|F~93, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~214\, inst|Z80|u0|alu|Q_t~214, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux35~0\, inst|Z80|u0|alu|Mux35~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux35~1\, inst|Z80|u0|alu|Mux35~1, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux35~3\, inst|Z80|u0|alu|Mux35~3, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux35~4\, inst|Z80|u0|alu|Mux35~4, spec, 1
instance = comp, \inst|Z80|u0|F~94\, inst|Z80|u0|F~94, spec, 1
instance = comp, \inst|Z80|u0|F[3]\, inst|Z80|u0|F[3], spec, 1
instance = comp, \inst|Z80|u0|BusB~11\, inst|Z80|u0|BusB~11, spec, 1
instance = comp, \inst|Z80|u0|BusB~12\, inst|Z80|u0|BusB~12, spec, 1
instance = comp, \inst|Z80|u0|BusB~15\, inst|Z80|u0|BusB~15, spec, 1
instance = comp, \inst|Z80|u0|BusB~16\, inst|Z80|u0|BusB~16, spec, 1
instance = comp, \inst|Z80|u0|BusB~21\, inst|Z80|u0|BusB~21, spec, 1
instance = comp, \inst|Z80|u0|BusB~22\, inst|Z80|u0|BusB~22, spec, 1
instance = comp, \inst|Z80|u0|BusB[3]\, inst|Z80|u0|BusB[3], spec, 1
instance = comp, \inst|Z80|u0|Save_Mux[3]~0\, inst|Z80|u0|Save_Mux[3]~0, spec, 1
instance = comp, \inst|Z80|u0|Save_Mux[3]~1\, inst|Z80|u0|Save_Mux[3]~1, spec, 1
instance = comp, \inst|Z80|u0|RegDIH[3]~10\, inst|Z80|u0|RegDIH[3]~10, spec, 1
instance = comp, \inst|Z80|u0|RegDIH[3]~11\, inst|Z80|u0|RegDIH[3]~11, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[0][3]~feeder\, inst|Z80|u0|Regs|RegsH[0][3]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[0][3]\, inst|Z80|u0|Regs|RegsH[0][3], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux36~2\, inst|Z80|u0|Regs|Mux36~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux36~3\, inst|Z80|u0|Regs|Mux36~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux36~0\, inst|Z80|u0|Regs|Mux36~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux36~1\, inst|Z80|u0|Regs|Mux36~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux36~4\, inst|Z80|u0|Regs|Mux36~4, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux39~0\, inst|Z80|u0|Regs|Mux39~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux39~1\, inst|Z80|u0|Regs|Mux39~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux39~2\, inst|Z80|u0|Regs|Mux39~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux39~3\, inst|Z80|u0|Regs|Mux39~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux39~4\, inst|Z80|u0|Regs|Mux39~4, spec, 1
instance = comp, \inst|Z80|u0|Add5~2\, inst|Z80|u0|Add5~2, spec, 1
instance = comp, \inst|Z80|u0|Add5~4\, inst|Z80|u0|Add5~4, spec, 1
instance = comp, \inst|Z80|u0|Add5~6\, inst|Z80|u0|Add5~6, spec, 1
instance = comp, \inst|Z80|u0|Add5~8\, inst|Z80|u0|Add5~8, spec, 1
instance = comp, \inst|Z80|u0|Add5~10\, inst|Z80|u0|Add5~10, spec, 1
instance = comp, \inst|Z80|u0|Add5~12\, inst|Z80|u0|Add5~12, spec, 1
instance = comp, \inst|Z80|u0|Add5~14\, inst|Z80|u0|Add5~14, spec, 1
instance = comp, \inst|Z80|u0|Add5~16\, inst|Z80|u0|Add5~16, spec, 1
instance = comp, \inst|Z80|u0|Add5~18\, inst|Z80|u0|Add5~18, spec, 1
instance = comp, \inst|Z80|u0|Add5~20\, inst|Z80|u0|Add5~20, spec, 1
instance = comp, \inst|Z80|u0|Add5~22\, inst|Z80|u0|Add5~22, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~32\, inst|Z80|u0|TmpAddr~32, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~52\, inst|Z80|u0|TmpAddr~52, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr[14]~29\, inst|Z80|u0|TmpAddr[14]~29, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr[11]\, inst|Z80|u0|TmpAddr[11], spec, 1
instance = comp, \inst|Z80|u0|PC[13]~9\, inst|Z80|u0|PC[13]~9, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux103~2\, inst|Z80|u0|mcode|Mux103~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux103~3\, inst|Z80|u0|mcode|Mux103~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux103~4\, inst|Z80|u0|mcode|Mux103~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux103~0\, inst|Z80|u0|mcode|Mux103~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux103~6\, inst|Z80|u0|mcode|Mux103~6, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux103~7\, inst|Z80|u0|mcode|Mux103~7, spec, 1
instance = comp, \inst|Z80|u0|PC[13]~4\, inst|Z80|u0|PC[13]~4, spec, 1
instance = comp, \inst|Z80|u0|PC~32\, inst|Z80|u0|PC~32, spec, 1
instance = comp, \inst|Z80|u0|PC~33\, inst|Z80|u0|PC~33, spec, 1
instance = comp, \inst|Z80|u0|PC~34\, inst|Z80|u0|PC~34, spec, 1
instance = comp, \inst|Z80|u0|Add3~12\, inst|Z80|u0|Add3~12, spec, 1
instance = comp, \inst|Z80|u0|Add3~14\, inst|Z80|u0|Add3~14, spec, 1
instance = comp, \inst|Z80|u0|Add3~16\, inst|Z80|u0|Add3~16, spec, 1
instance = comp, \inst|Z80|u0|Add3~18\, inst|Z80|u0|Add3~18, spec, 1
instance = comp, \inst|Z80|u0|Add3~20\, inst|Z80|u0|Add3~20, spec, 1
instance = comp, \inst|Z80|u0|Add3~22\, inst|Z80|u0|Add3~22, spec, 1
instance = comp, \inst|Z80|u0|Add4~18\, inst|Z80|u0|Add4~18, spec, 1
instance = comp, \inst|Z80|u0|Add4~20\, inst|Z80|u0|Add4~20, spec, 1
instance = comp, \inst|Z80|u0|PC~35\, inst|Z80|u0|PC~35, spec, 1
instance = comp, \inst|Z80|u0|PC[13]~14\, inst|Z80|u0|PC[13]~14, spec, 1
instance = comp, \inst|Z80|u0|PC[13]~15\, inst|Z80|u0|PC[13]~15, spec, 1
instance = comp, \inst|Z80|u0|PC[13]~16\, inst|Z80|u0|PC[13]~16, spec, 1
instance = comp, \inst|Z80|u0|PC[13]~17\, inst|Z80|u0|PC[13]~17, spec, 1
instance = comp, \inst|Z80|u0|PC[13]~18\, inst|Z80|u0|PC[13]~18, spec, 1
instance = comp, \inst|Z80|u0|PC[13]~19\, inst|Z80|u0|PC[13]~19, spec, 1
instance = comp, \inst|Z80|u0|PC[11]\, inst|Z80|u0|PC[11], spec, 1
instance = comp, \inst|Z80|u0|Add2~24\, inst|Z80|u0|Add2~24, spec, 1
instance = comp, \inst|Z80|u0|Add4~22\, inst|Z80|u0|Add4~22, spec, 1
instance = comp, \inst|Z80|u0|Add3~24\, inst|Z80|u0|Add3~24, spec, 1
instance = comp, \inst|Z80|u0|PC~28\, inst|Z80|u0|PC~28, spec, 1
instance = comp, \inst|Z80|u0|Add5~24\, inst|Z80|u0|Add5~24, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~31\, inst|Z80|u0|TmpAddr~31, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~51\, inst|Z80|u0|TmpAddr~51, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr[12]\, inst|Z80|u0|TmpAddr[12], spec, 1
instance = comp, \inst|Z80|u0|PC~29\, inst|Z80|u0|PC~29, spec, 1
instance = comp, \inst|Z80|u0|PC~30\, inst|Z80|u0|PC~30, spec, 1
instance = comp, \inst|Z80|u0|PC~31\, inst|Z80|u0|PC~31, spec, 1
instance = comp, \inst|Z80|u0|PC[12]\, inst|Z80|u0|PC[12], spec, 1
instance = comp, \inst|Z80|u0|Add4~24\, inst|Z80|u0|Add4~24, spec, 1
instance = comp, \inst|Z80|u0|Add3~26\, inst|Z80|u0|Add3~26, spec, 1
instance = comp, \inst|Z80|u0|Add2~26\, inst|Z80|u0|Add2~26, spec, 1
instance = comp, \inst|Z80|u0|Add5~26\, inst|Z80|u0|Add5~26, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~30\, inst|Z80|u0|TmpAddr~30, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~50\, inst|Z80|u0|TmpAddr~50, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr[13]\, inst|Z80|u0|TmpAddr[13], spec, 1
instance = comp, \inst|Z80|u0|PC~24\, inst|Z80|u0|PC~24, spec, 1
instance = comp, \inst|Z80|u0|PC~25\, inst|Z80|u0|PC~25, spec, 1
instance = comp, \inst|Z80|u0|PC~26\, inst|Z80|u0|PC~26, spec, 1
instance = comp, \inst|Z80|u0|PC~27\, inst|Z80|u0|PC~27, spec, 1
instance = comp, \inst|Z80|u0|PC[13]\, inst|Z80|u0|PC[13], spec, 1
instance = comp, \inst|Z80|u0|Add4~26\, inst|Z80|u0|Add4~26, spec, 1
instance = comp, \inst|Z80|u0|Add3~28\, inst|Z80|u0|Add3~28, spec, 1
instance = comp, \inst|Z80|u0|PC~10\, inst|Z80|u0|PC~10, spec, 1
instance = comp, \inst|Z80|u0|PC~11\, inst|Z80|u0|PC~11, spec, 1
instance = comp, \inst|Z80|u0|Add2~28\, inst|Z80|u0|Add2~28, spec, 1
instance = comp, \inst|Z80|u0|PC~12\, inst|Z80|u0|PC~12, spec, 1
instance = comp, \inst|Z80|u0|PC~13\, inst|Z80|u0|PC~13, spec, 1
instance = comp, \inst|Z80|u0|PC[14]\, inst|Z80|u0|PC[14], spec, 1
instance = comp, \inst|Z80|u0|F~51\, inst|Z80|u0|F~51, spec, 1
instance = comp, \inst|Z80|u0|F~50\, inst|Z80|u0|F~50, spec, 1
instance = comp, \inst|Z80|u0|Fp[6]\, inst|Z80|u0|Fp[6], spec, 1
instance = comp, \inst|Z80|u0|F~52\, inst|Z80|u0|F~52, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux295~1\, inst|Z80|u0|mcode|Mux295~1, spec, 1
instance = comp, \inst|Z80|u0|Arith16_r\, inst|Z80|u0|Arith16_r, spec, 1
instance = comp, \inst|Z80|u0|process_0~16\, inst|Z80|u0|process_0~16, spec, 1
instance = comp, \inst|Z80|u0|Z16_r\, inst|Z80|u0|Z16_r, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux24~16\, inst|Z80|u0|alu|Mux24~16, spec, 1
instance = comp, \inst|Z80|u0|alu|B_i~5\, inst|Z80|u0|alu|B_i~5, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_v[6]~12\, inst|Z80|u0|alu|Q_v[6]~12, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux9~0\, inst|Z80|u0|alu|Mux9~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux9~1\, inst|Z80|u0|alu|Mux9~1, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux13~0\, inst|Z80|u0|alu|Mux13~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux13~1\, inst|Z80|u0|alu|Mux13~1, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux11~0\, inst|Z80|u0|alu|Mux11~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux11~1\, inst|Z80|u0|alu|Mux11~1, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux15~0\, inst|Z80|u0|alu|Mux15~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux15~1\, inst|Z80|u0|alu|Mux15~1, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux24~17\, inst|Z80|u0|alu|Mux24~17, spec, 1
instance = comp, \inst|Z80|u0|alu|Add1~2\, inst|Z80|u0|alu|Add1~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux8~5\, inst|Z80|u0|alu|Mux8~5, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux8~4\, inst|Z80|u0|alu|Mux8~4, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux24~18\, inst|Z80|u0|alu|Mux24~18, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux24~19\, inst|Z80|u0|alu|Mux24~19, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~217\, inst|Z80|u0|alu|Q_t~217, spec, 1
instance = comp, \inst|Z80|u0|alu|Equal3~1\, inst|Z80|u0|alu|Equal3~1, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~218\, inst|Z80|u0|alu|Q_t~218, spec, 1
instance = comp, \inst|Z80|u0|alu|Equal3~2\, inst|Z80|u0|alu|Equal3~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux24~2\, inst|Z80|u0|alu|Mux24~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~220\, inst|Z80|u0|alu|Q_t~220, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux24~3\, inst|Z80|u0|alu|Mux24~3, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux24~0\, inst|Z80|u0|alu|Mux24~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux24~1\, inst|Z80|u0|alu|Mux24~1, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux24~4\, inst|Z80|u0|alu|Mux24~4, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux21~1\, inst|Z80|u0|alu|Mux21~1, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux21~0\, inst|Z80|u0|alu|Mux21~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux21~2\, inst|Z80|u0|alu|Mux21~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~225\, inst|Z80|u0|alu|Q_t~225, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux24~9\, inst|Z80|u0|alu|Mux24~9, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~222\, inst|Z80|u0|alu|Q_t~222, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux24~10\, inst|Z80|u0|alu|Mux24~10, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux22~0\, inst|Z80|u0|alu|Mux22~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux22~1\, inst|Z80|u0|alu|Mux22~1, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux24~11\, inst|Z80|u0|alu|Mux24~11, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux24~12\, inst|Z80|u0|alu|Mux24~12, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux24~13\, inst|Z80|u0|alu|Mux24~13, spec, 1
instance = comp, \inst|Z80|u0|alu|DAA_Q[2]~2\, inst|Z80|u0|alu|DAA_Q[2]~2, spec, 1
instance = comp, \inst|Z80|u0|alu|DAA_Q[2]~3\, inst|Z80|u0|alu|DAA_Q[2]~3, spec, 1
instance = comp, \inst|Z80|u0|alu|DAA_Q[4]~21\, inst|Z80|u0|alu|DAA_Q[4]~21, spec, 1
instance = comp, \inst|Z80|u0|alu|DAA_Q[4]~22\, inst|Z80|u0|alu|DAA_Q[4]~22, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux24~6\, inst|Z80|u0|alu|Mux24~6, spec, 1
instance = comp, \inst|Z80|u0|alu|Add5~10\, inst|Z80|u0|alu|Add5~10, spec, 1
instance = comp, \inst|Z80|u0|alu|Add5~12\, inst|Z80|u0|alu|Add5~12, spec, 1
instance = comp, \inst|Z80|u0|alu|DAA_Q~16\, inst|Z80|u0|alu|DAA_Q~16, spec, 1
instance = comp, \inst|Z80|u0|alu|DAA_Q~13\, inst|Z80|u0|alu|DAA_Q~13, spec, 1
instance = comp, \inst|Z80|u0|alu|DAA_Q[7]~17\, inst|Z80|u0|alu|DAA_Q[7]~17, spec, 1
instance = comp, \inst|Z80|u0|alu|DAA_Q[7]~18\, inst|Z80|u0|alu|DAA_Q[7]~18, spec, 1
instance = comp, \inst|Z80|u0|alu|DAA_Q[7]~19\, inst|Z80|u0|alu|DAA_Q[7]~19, spec, 1
instance = comp, \inst|Z80|u0|alu|Add4~0\, inst|Z80|u0|alu|Add4~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Add6~0\, inst|Z80|u0|alu|Add6~0, spec, 1
instance = comp, \inst|Z80|u0|alu|DAA_Q[6]~14\, inst|Z80|u0|alu|DAA_Q[6]~14, spec, 1
instance = comp, \inst|Z80|u0|alu|DAA_Q[6]~15\, inst|Z80|u0|alu|DAA_Q[6]~15, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux24~5\, inst|Z80|u0|alu|Mux24~5, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux24~7\, inst|Z80|u0|alu|Mux24~7, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux24~8\, inst|Z80|u0|alu|Mux24~8, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux24~14\, inst|Z80|u0|alu|Mux24~14, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux24~15\, inst|Z80|u0|alu|Mux24~15, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux24~20\, inst|Z80|u0|alu|Mux24~20, spec, 1
instance = comp, \inst|Z80|u0|F~53\, inst|Z80|u0|F~53, spec, 1
instance = comp, \inst|Z80|u0|F~54\, inst|Z80|u0|F~54, spec, 1
instance = comp, \inst|Z80|u0|F~55\, inst|Z80|u0|F~55, spec, 1
instance = comp, \inst|Z80|u0|F[6]\, inst|Z80|u0|F[6], spec, 1
instance = comp, \inst|Z80|u0|BusB~45\, inst|Z80|u0|BusB~45, spec, 1
instance = comp, \inst|Z80|u0|BusB~46\, inst|Z80|u0|BusB~46, spec, 1
instance = comp, \inst|Z80|u0|BusB~47\, inst|Z80|u0|BusB~47, spec, 1
instance = comp, \inst|Z80|u0|BusB~48\, inst|Z80|u0|BusB~48, spec, 1
instance = comp, \inst|Z80|u0|BusB~27\, inst|Z80|u0|BusB~27, spec, 1
instance = comp, \inst|Z80|u0|BusB~49\, inst|Z80|u0|BusB~49, spec, 1
instance = comp, \inst|Z80|u0|BusB~65\, inst|Z80|u0|BusB~65, spec, 1
instance = comp, \inst|Z80|u0|BusB[6]\, inst|Z80|u0|BusB[6], spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~223\, inst|Z80|u0|alu|Q_t~223, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~227\, inst|Z80|u0|alu|Q_t~227, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux32~1\, inst|Z80|u0|alu|Mux32~1, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux32~2\, inst|Z80|u0|alu|Mux32~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux32~3\, inst|Z80|u0|alu|Mux32~3, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux32~4\, inst|Z80|u0|alu|Mux32~4, spec, 1
instance = comp, \inst|Z80|u0|Save_Mux[6]~6\, inst|Z80|u0|Save_Mux[6]~6, spec, 1
instance = comp, \inst|Z80|u0|Save_Mux[6]~7\, inst|Z80|u0|Save_Mux[6]~7, spec, 1
instance = comp, \inst|Z80|u0|RegDIH[6]~2\, inst|Z80|u0|RegDIH[6]~2, spec, 1
instance = comp, \inst|Z80|u0|Add8~28\, inst|Z80|u0|Add8~28, spec, 1
instance = comp, \inst|Z80|u0|RegDIH[6]~3\, inst|Z80|u0|RegDIH[6]~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[7][6]\, inst|Z80|u0|Regs|RegsH[7][6], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux1~0\, inst|Z80|u0|Regs|Mux1~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux1~1\, inst|Z80|u0|Regs|Mux1~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux1~2\, inst|Z80|u0|Regs|Mux1~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux1~3\, inst|Z80|u0|Regs|Mux1~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux1~4\, inst|Z80|u0|Regs|Mux1~4, spec, 1
instance = comp, \inst|Z80|u0|Add8~30\, inst|Z80|u0|Add8~30, spec, 1
instance = comp, \inst|Z80|u0|RegDIH[7]~5\, inst|Z80|u0|RegDIH[7]~5, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[3][7]\, inst|Z80|u0|Regs|RegsH[3][7], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux32~2\, inst|Z80|u0|Regs|Mux32~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux32~3\, inst|Z80|u0|Regs|Mux32~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux32~0\, inst|Z80|u0|Regs|Mux32~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux32~1\, inst|Z80|u0|Regs|Mux32~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux32~4\, inst|Z80|u0|Regs|Mux32~4, spec, 1
instance = comp, \inst|Z80|u0|Add5~28\, inst|Z80|u0|Add5~28, spec, 1
instance = comp, \inst|Z80|u0|Add5~30\, inst|Z80|u0|Add5~30, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~48\, inst|Z80|u0|TmpAddr~48, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~61\, inst|Z80|u0|TmpAddr~61, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr[15]\, inst|Z80|u0|TmpAddr[15], spec, 1
instance = comp, \inst|Z80|u0|PC~20\, inst|Z80|u0|PC~20, spec, 1
instance = comp, \inst|Z80|u0|PC~21\, inst|Z80|u0|PC~21, spec, 1
instance = comp, \inst|Z80|u0|Add3~30\, inst|Z80|u0|Add3~30, spec, 1
instance = comp, \inst|Z80|u0|PC~22\, inst|Z80|u0|PC~22, spec, 1
instance = comp, \inst|Z80|u0|Add2~30\, inst|Z80|u0|Add2~30, spec, 1
instance = comp, \inst|Z80|u0|Add4~28\, inst|Z80|u0|Add4~28, spec, 1
instance = comp, \inst|Z80|u0|PC~23\, inst|Z80|u0|PC~23, spec, 1
instance = comp, \inst|Z80|u0|PC[15]\, inst|Z80|u0|PC[15], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux24~2\, inst|Z80|u0|Regs|Mux24~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux24~3\, inst|Z80|u0|Regs|Mux24~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux24~0\, inst|Z80|u0|Regs|Mux24~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux24~1\, inst|Z80|u0|Regs|Mux24~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux24~4\, inst|Z80|u0|Regs|Mux24~4, spec, 1
instance = comp, \inst|Z80|u0|Add7~30\, inst|Z80|u0|Add7~30, spec, 1
instance = comp, \inst|Z80|u0|SP~6\, inst|Z80|u0|SP~6, spec, 1
instance = comp, \inst|Z80|u0|SP~7\, inst|Z80|u0|SP~7, spec, 1
instance = comp, \inst|Z80|u0|SP[15]\, inst|Z80|u0|SP[15], spec, 1
instance = comp, \inst|Z80|u0|alu|Mux23~6\, inst|Z80|u0|alu|Mux23~6, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux28~6\, inst|Z80|u0|alu|Mux28~6, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux23~3\, inst|Z80|u0|alu|Mux23~3, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux23~4\, inst|Z80|u0|alu|Mux23~4, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux23~8\, inst|Z80|u0|alu|Mux23~8, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux28~1\, inst|Z80|u0|alu|Mux28~1, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux23~2\, inst|Z80|u0|alu|Mux23~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux23~5\, inst|Z80|u0|alu|Mux23~5, spec, 1
instance = comp, \inst|Z80|u0|Fp[7]\, inst|Z80|u0|Fp[7], spec, 1
instance = comp, \inst|Z80|u0|F~46\, inst|Z80|u0|F~46, spec, 1
instance = comp, \inst|Z80|u0|F~47\, inst|Z80|u0|F~47, spec, 1
instance = comp, \inst|Z80|u0|F~48\, inst|Z80|u0|F~48, spec, 1
instance = comp, \inst|Z80|u0|F~49\, inst|Z80|u0|F~49, spec, 1
instance = comp, \inst|Z80|u0|F[7]\, inst|Z80|u0|F[7], spec, 1
instance = comp, \inst|Z80|u0|BusB~23\, inst|Z80|u0|BusB~23, spec, 1
instance = comp, \inst|Z80|u0|BusB~24\, inst|Z80|u0|BusB~24, spec, 1
instance = comp, \inst|Z80|u0|BusB~25\, inst|Z80|u0|BusB~25, spec, 1
instance = comp, \inst|Z80|u0|BusB~26\, inst|Z80|u0|BusB~26, spec, 1
instance = comp, \inst|Z80|u0|BusB~28\, inst|Z80|u0|BusB~28, spec, 1
instance = comp, \inst|Z80|u0|BusB~62\, inst|Z80|u0|BusB~62, spec, 1
instance = comp, \inst|Z80|u0|BusB[7]\, inst|Z80|u0|BusB[7], spec, 1
instance = comp, \inst|Z80|u0|Save_Mux[7]~4\, inst|Z80|u0|Save_Mux[7]~4, spec, 1
instance = comp, \inst|Z80|u0|Save_Mux[7]~5\, inst|Z80|u0|Save_Mux[7]~5, spec, 1
instance = comp, \inst|Z80|u0|RegBusA_r[7]\, inst|Z80|u0|RegBusA_r[7], spec, 1
instance = comp, \inst|Z80|u0|RegDIL[7]~0\, inst|Z80|u0|RegDIL[7]~0, spec, 1
instance = comp, \inst|Z80|u0|Add8~14\, inst|Z80|u0|Add8~14, spec, 1
instance = comp, \inst|Z80|u0|RegDIL[7]~1\, inst|Z80|u0|RegDIL[7]~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[3][7]\, inst|Z80|u0|Regs|RegsL[3][7], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux8~2\, inst|Z80|u0|Regs|Mux8~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux8~3\, inst|Z80|u0|Regs|Mux8~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux8~0\, inst|Z80|u0|Regs|Mux8~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux8~1\, inst|Z80|u0|Regs|Mux8~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux8~4\, inst|Z80|u0|Regs|Mux8~4, spec, 1
instance = comp, \inst|Z80|u0|Add8~16\, inst|Z80|u0|Add8~16, spec, 1
instance = comp, \inst|Z80|u0|RegDIH[0]~16\, inst|Z80|u0|RegDIH[0]~16, spec, 1
instance = comp, \inst|Z80|u0|RegDIH[0]~17\, inst|Z80|u0|RegDIH[0]~17, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[2][0]~feeder\, inst|Z80|u0|Regs|RegsH[2][0]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[2][0]\, inst|Z80|u0|Regs|RegsH[2][0], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux7~2\, inst|Z80|u0|Regs|Mux7~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux7~3\, inst|Z80|u0|Regs|Mux7~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux7~0\, inst|Z80|u0|Regs|Mux7~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux7~1\, inst|Z80|u0|Regs|Mux7~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux7~4\, inst|Z80|u0|Regs|Mux7~4, spec, 1
instance = comp, \inst|Z80|u0|RegDIH[1]~15\, inst|Z80|u0|RegDIH[1]~15, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[2][1]~feeder\, inst|Z80|u0|Regs|RegsH[2][1]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsH[2][1]\, inst|Z80|u0|Regs|RegsH[2][1], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux22~2\, inst|Z80|u0|Regs|Mux22~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux22~3\, inst|Z80|u0|Regs|Mux22~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux22~0\, inst|Z80|u0|Regs|Mux22~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux22~1\, inst|Z80|u0|Regs|Mux22~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux22~4\, inst|Z80|u0|Regs|Mux22~4, spec, 1
instance = comp, \inst|Z80|u0|BusB~36\, inst|Z80|u0|BusB~36, spec, 1
instance = comp, \inst|Z80|u0|BusB~34\, inst|Z80|u0|BusB~34, spec, 1
instance = comp, \inst|Z80|u0|BusB~35\, inst|Z80|u0|BusB~35, spec, 1
instance = comp, \inst|Z80|u0|BusB~37\, inst|Z80|u0|BusB~37, spec, 1
instance = comp, \inst|Z80|u0|BusB~38\, inst|Z80|u0|BusB~38, spec, 1
instance = comp, \inst|Z80|u0|BusB~39\, inst|Z80|u0|BusB~39, spec, 1
instance = comp, \inst|Z80|u0|BusB[1]\, inst|Z80|u0|BusB[1], spec, 1
instance = comp, \inst|Z80|u0|Save_Mux[1]~10\, inst|Z80|u0|Save_Mux[1]~10, spec, 1
instance = comp, \inst|Z80|u0|Save_Mux[1]~11\, inst|Z80|u0|Save_Mux[1]~11, spec, 1
instance = comp, \inst|Z80|u0|RegDIL[1]~12\, inst|Z80|u0|RegDIL[1]~12, spec, 1
instance = comp, \inst|Z80|u0|RegDIL[1]~13\, inst|Z80|u0|RegDIL[1]~13, spec, 1
instance = comp, \inst|Z80|u0|Regs|RegsL[4][1]\, inst|Z80|u0|Regs|RegsL[4][1], spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux46~0\, inst|Z80|u0|Regs|Mux46~0, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux46~1\, inst|Z80|u0|Regs|Mux46~1, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux46~2\, inst|Z80|u0|Regs|Mux46~2, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux46~3\, inst|Z80|u0|Regs|Mux46~3, spec, 1
instance = comp, \inst|Z80|u0|Regs|Mux46~4\, inst|Z80|u0|Regs|Mux46~4, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~46\, inst|Z80|u0|TmpAddr~46, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~59\, inst|Z80|u0|TmpAddr~59, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr[1]\, inst|Z80|u0|TmpAddr[1], spec, 1
instance = comp, \inst|Z80|u0|PC~67\, inst|Z80|u0|PC~67, spec, 1
instance = comp, \inst|Z80|u0|PC~68\, inst|Z80|u0|PC~68, spec, 1
instance = comp, \inst|Z80|u0|PC~69\, inst|Z80|u0|PC~69, spec, 1
instance = comp, \inst|Z80|u0|PC[1]\, inst|Z80|u0|PC[1], spec, 1
instance = comp, \inst|Z80|u0|Add3~4\, inst|Z80|u0|Add3~4, spec, 1
instance = comp, \inst|Z80|u0|Add4~2\, inst|Z80|u0|Add4~2, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~45\, inst|Z80|u0|TmpAddr~45, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~58\, inst|Z80|u0|TmpAddr~58, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr[2]\, inst|Z80|u0|TmpAddr[2], spec, 1
instance = comp, \inst|Z80|u0|PC~64\, inst|Z80|u0|PC~64, spec, 1
instance = comp, \inst|Z80|u0|PC~65\, inst|Z80|u0|PC~65, spec, 1
instance = comp, \inst|Z80|u0|PC~66\, inst|Z80|u0|PC~66, spec, 1
instance = comp, \inst|Z80|u0|PC[2]\, inst|Z80|u0|PC[2], spec, 1
instance = comp, \inst|Z80|u0|Add3~6\, inst|Z80|u0|Add3~6, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~43\, inst|Z80|u0|TmpAddr~43, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~44\, inst|Z80|u0|TmpAddr~44, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr[3]\, inst|Z80|u0|TmpAddr[3], spec, 1
instance = comp, \inst|Z80|u0|Add4~4\, inst|Z80|u0|Add4~4, spec, 1
instance = comp, \inst|Z80|u0|PC~61\, inst|Z80|u0|PC~61, spec, 1
instance = comp, \inst|Z80|u0|PC~62\, inst|Z80|u0|PC~62, spec, 1
instance = comp, \inst|Z80|u0|PC~63\, inst|Z80|u0|PC~63, spec, 1
instance = comp, \inst|Z80|u0|PC[3]\, inst|Z80|u0|PC[3], spec, 1
instance = comp, \inst|Z80|u0|Add3~8\, inst|Z80|u0|Add3~8, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~41\, inst|Z80|u0|TmpAddr~41, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~42\, inst|Z80|u0|TmpAddr~42, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr[4]\, inst|Z80|u0|TmpAddr[4], spec, 1
instance = comp, \inst|Z80|u0|PC~58\, inst|Z80|u0|PC~58, spec, 1
instance = comp, \inst|Z80|u0|Add4~6\, inst|Z80|u0|Add4~6, spec, 1
instance = comp, \inst|Z80|u0|PC~59\, inst|Z80|u0|PC~59, spec, 1
instance = comp, \inst|Z80|u0|PC~60\, inst|Z80|u0|PC~60, spec, 1
instance = comp, \inst|Z80|u0|PC[4]\, inst|Z80|u0|PC[4], spec, 1
instance = comp, \inst|Z80|u0|Add3~10\, inst|Z80|u0|Add3~10, spec, 1
instance = comp, \inst|Z80|u0|Add4~8\, inst|Z80|u0|Add4~8, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~39\, inst|Z80|u0|TmpAddr~39, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~40\, inst|Z80|u0|TmpAddr~40, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr[5]\, inst|Z80|u0|TmpAddr[5], spec, 1
instance = comp, \inst|Z80|u0|PC~55\, inst|Z80|u0|PC~55, spec, 1
instance = comp, \inst|Z80|u0|PC~56\, inst|Z80|u0|PC~56, spec, 1
instance = comp, \inst|Z80|u0|PC~57\, inst|Z80|u0|PC~57, spec, 1
instance = comp, \inst|Z80|u0|PC[5]\, inst|Z80|u0|PC[5], spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~38\, inst|Z80|u0|TmpAddr~38, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~57\, inst|Z80|u0|TmpAddr~57, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr[6]\, inst|Z80|u0|TmpAddr[6], spec, 1
instance = comp, \inst|Z80|u0|PC~52\, inst|Z80|u0|PC~52, spec, 1
instance = comp, \inst|Z80|u0|Add4~10\, inst|Z80|u0|Add4~10, spec, 1
instance = comp, \inst|Z80|u0|PC~53\, inst|Z80|u0|PC~53, spec, 1
instance = comp, \inst|Z80|u0|PC~54\, inst|Z80|u0|PC~54, spec, 1
instance = comp, \inst|Z80|u0|PC[6]\, inst|Z80|u0|PC[6], spec, 1
instance = comp, \inst|Z80|u0|Add4~12\, inst|Z80|u0|Add4~12, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~36\, inst|Z80|u0|TmpAddr~36, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~56\, inst|Z80|u0|TmpAddr~56, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr[7]\, inst|Z80|u0|TmpAddr[7], spec, 1
instance = comp, \inst|Z80|u0|PC~49\, inst|Z80|u0|PC~49, spec, 1
instance = comp, \inst|Z80|u0|PC~50\, inst|Z80|u0|PC~50, spec, 1
instance = comp, \inst|Z80|u0|PC~51\, inst|Z80|u0|PC~51, spec, 1
instance = comp, \inst|Z80|u0|PC[7]\, inst|Z80|u0|PC[7], spec, 1
instance = comp, \inst|Z80|u0|Add4~14\, inst|Z80|u0|Add4~14, spec, 1
instance = comp, \inst|Z80|u0|Add4~16\, inst|Z80|u0|Add4~16, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~34\, inst|Z80|u0|TmpAddr~34, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~54\, inst|Z80|u0|TmpAddr~54, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr[9]\, inst|Z80|u0|TmpAddr[9], spec, 1
instance = comp, \inst|Z80|u0|I[1]~9\, inst|Z80|u0|I[1]~9, spec, 1
instance = comp, \inst|Z80|u0|I[1]\, inst|Z80|u0|I[1], spec, 1
instance = comp, \inst|Z80|u0|PC~40\, inst|Z80|u0|PC~40, spec, 1
instance = comp, \inst|Z80|u0|PC~41\, inst|Z80|u0|PC~41, spec, 1
instance = comp, \inst|Z80|u0|PC~42\, inst|Z80|u0|PC~42, spec, 1
instance = comp, \inst|Z80|u0|PC~43\, inst|Z80|u0|PC~43, spec, 1
instance = comp, \inst|Z80|u0|PC[9]\, inst|Z80|u0|PC[9], spec, 1
instance = comp, \inst|Z80|u0|PC~36\, inst|Z80|u0|PC~36, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~33\, inst|Z80|u0|TmpAddr~33, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~53\, inst|Z80|u0|TmpAddr~53, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr[10]\, inst|Z80|u0|TmpAddr[10], spec, 1
instance = comp, \inst|Z80|u0|PC~37\, inst|Z80|u0|PC~37, spec, 1
instance = comp, \inst|Z80|u0|PC~38\, inst|Z80|u0|PC~38, spec, 1
instance = comp, \inst|Z80|u0|PC~39\, inst|Z80|u0|PC~39, spec, 1
instance = comp, \inst|Z80|u0|PC[10]\, inst|Z80|u0|PC[10], spec, 1
instance = comp, \inst|Z80|u0|BusB~29\, inst|Z80|u0|BusB~29, spec, 1
instance = comp, \inst|Z80|u0|BusB~30\, inst|Z80|u0|BusB~30, spec, 1
instance = comp, \inst|Z80|u0|BusB~31\, inst|Z80|u0|BusB~31, spec, 1
instance = comp, \inst|Z80|u0|BusB~32\, inst|Z80|u0|BusB~32, spec, 1
instance = comp, \inst|Z80|u0|BusB~33\, inst|Z80|u0|BusB~33, spec, 1
instance = comp, \inst|Z80|u0|BusB~63\, inst|Z80|u0|BusB~63, spec, 1
instance = comp, \inst|Z80|u0|BusB[2]\, inst|Z80|u0|BusB[2], spec, 1
instance = comp, \inst|Z80|u0|alu|Mux36~2\, inst|Z80|u0|alu|Mux36~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~226\, inst|Z80|u0|alu|Q_t~226, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux36~0\, inst|Z80|u0|alu|Mux36~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux36~1\, inst|Z80|u0|alu|Mux36~1, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux36~3\, inst|Z80|u0|alu|Mux36~3, spec, 1
instance = comp, \inst|Z80|u0|Save_Mux[2]~2\, inst|Z80|u0|Save_Mux[2]~2, spec, 1
instance = comp, \inst|Z80|u0|Save_Mux[2]~3\, inst|Z80|u0|Save_Mux[2]~3, spec, 1
instance = comp, \inst|Z80|u0|process_0~12\, inst|Z80|u0|process_0~12, spec, 1
instance = comp, \inst|Z80|u0|F~36\, inst|Z80|u0|F~36, spec, 1
instance = comp, \inst|Z80|u0|F~37\, inst|Z80|u0|F~37, spec, 1
instance = comp, \inst|Z80|u0|alu|F_Out~4\, inst|Z80|u0|alu|F_Out~4, spec, 1
instance = comp, \inst|Z80|u0|alu|F_Out~3\, inst|Z80|u0|alu|F_Out~3, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux28~3\, inst|Z80|u0|alu|Mux28~3, spec, 1
instance = comp, \inst|Z80|u0|alu|F_Out~5\, inst|Z80|u0|alu|F_Out~5, spec, 1
instance = comp, \inst|Z80|u0|alu|F_Out~6\, inst|Z80|u0|alu|F_Out~6, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux28~4\, inst|Z80|u0|alu|Mux28~4, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux28~5\, inst|Z80|u0|alu|Mux28~5, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux28~7\, inst|Z80|u0|alu|Mux28~7, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux28~0\, inst|Z80|u0|alu|Mux28~0, spec, 1
instance = comp, \inst|Z80|u0|alu|F_Out~1\, inst|Z80|u0|alu|F_Out~1, spec, 1
instance = comp, \inst|Z80|u0|alu|F_Out~0\, inst|Z80|u0|alu|F_Out~0, spec, 1
instance = comp, \inst|Z80|u0|alu|F_Out~2\, inst|Z80|u0|alu|F_Out~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux28~2\, inst|Z80|u0|alu|Mux28~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux28~8\, inst|Z80|u0|alu|Mux28~8, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux293~0\, inst|Z80|u0|mcode|Mux293~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux83~12\, inst|Z80|u0|mcode|Mux83~12, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux277~8\, inst|Z80|u0|mcode|Mux277~8, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux292~0\, inst|Z80|u0|mcode|Mux292~0, spec, 1
instance = comp, \inst|Z80|u0|IntE_FF2~2\, inst|Z80|u0|IntE_FF2~2, spec, 1
instance = comp, \inst|Z80|u0|IntE_FF2~1\, inst|Z80|u0|IntE_FF2~1, spec, 1
instance = comp, \inst|Z80|u0|IntE_FF2~0\, inst|Z80|u0|IntE_FF2~0, spec, 1
instance = comp, \inst|Add1~2\, inst|Add1~2, spec, 1
instance = comp, \inst|hcnt[1]\, inst|hcnt[1], spec, 1
instance = comp, \inst|Add1~4\, inst|Add1~4, spec, 1
instance = comp, \inst|hcnt[2]\, inst|hcnt[2], spec, 1
instance = comp, \inst|Add1~6\, inst|Add1~6, spec, 1
instance = comp, \inst|hcnt[3]\, inst|hcnt[3], spec, 1
instance = comp, \inst|Add1~8\, inst|Add1~8, spec, 1
instance = comp, \inst|hcnt[4]\, inst|hcnt[4], spec, 1
instance = comp, \inst|Add1~10\, inst|Add1~10, spec, 1
instance = comp, \inst|hcnt[5]\, inst|hcnt[5], spec, 1
instance = comp, \inst|Add1~12\, inst|Add1~12, spec, 1
instance = comp, \inst|hcnt~1\, inst|hcnt~1, spec, 1
instance = comp, \inst|hcnt[6]\, inst|hcnt[6], spec, 1
instance = comp, \inst|Add1~14\, inst|Add1~14, spec, 1
instance = comp, \inst|hcnt~0\, inst|hcnt~0, spec, 1
instance = comp, \inst|hcnt[7]\, inst|hcnt[7], spec, 1
instance = comp, \inst|Equal3~1\, inst|Equal3~1, spec, 1
instance = comp, \inst|Add1~16\, inst|Add1~16, spec, 1
instance = comp, \inst|hcnt~2\, inst|hcnt~2, spec, 1
instance = comp, \inst|hcnt[8]\, inst|hcnt[8], spec, 1
instance = comp, \inst|Equal3~0\, inst|Equal3~0, spec, 1
instance = comp, \inst|process_2~0\, inst|process_2~0, spec, 1
instance = comp, \inst|Equal5~1\, inst|Equal5~1, spec, 1
instance = comp, \inst|Equal5~0\, inst|Equal5~0, spec, 1
instance = comp, \inst|Equal5~2\, inst|Equal5~2, spec, 1
instance = comp, \inst|Equal4~1\, inst|Equal4~1, spec, 1
instance = comp, \inst|vcnt[8]~23\, inst|vcnt[8]~23, spec, 1
instance = comp, \inst|vcnt[9]~25\, inst|vcnt[9]~25, spec, 1
instance = comp, \inst|vcnt[9]\, inst|vcnt[9], spec, 1
instance = comp, \inst|Equal4~0\, inst|Equal4~0, spec, 1
instance = comp, \inst|Equal4~2\, inst|Equal4~2, spec, 1
instance = comp, \inst|vcnt[0]~27\, inst|vcnt[0]~27, spec, 1
instance = comp, \inst|vcnt[0]\, inst|vcnt[0], spec, 1
instance = comp, \inst|vcnt[1]~9\, inst|vcnt[1]~9, spec, 1
instance = comp, \inst|vcnt[1]\, inst|vcnt[1], spec, 1
instance = comp, \inst|vcnt[2]~11\, inst|vcnt[2]~11, spec, 1
instance = comp, \inst|vcnt[2]\, inst|vcnt[2], spec, 1
instance = comp, \inst|vcnt[3]~13\, inst|vcnt[3]~13, spec, 1
instance = comp, \inst|vcnt[3]\, inst|vcnt[3], spec, 1
instance = comp, \inst|vcnt[4]~15\, inst|vcnt[4]~15, spec, 1
instance = comp, \inst|vcnt[4]\, inst|vcnt[4], spec, 1
instance = comp, \inst|vcnt[5]~17\, inst|vcnt[5]~17, spec, 1
instance = comp, \inst|vcnt[5]\, inst|vcnt[5], spec, 1
instance = comp, \inst|vcnt[6]~19\, inst|vcnt[6]~19, spec, 1
instance = comp, \inst|vcnt[6]\, inst|vcnt[6], spec, 1
instance = comp, \inst|vcnt[7]~21\, inst|vcnt[7]~21, spec, 1
instance = comp, \inst|vcnt[7]\, inst|vcnt[7], spec, 1
instance = comp, \inst|vcnt[8]\, inst|vcnt[8], spec, 1
instance = comp, \inst|process_2~1\, inst|process_2~1, spec, 1
instance = comp, \inst|process_2~3\, inst|process_2~3, spec, 1
instance = comp, \inst|process_2~2\, inst|process_2~2, spec, 1
instance = comp, \inst|process_2~4\, inst|process_2~4, spec, 1
instance = comp, \inst|int\, inst|int, spec, 1
instance = comp, \inst|cpu_int_n~feeder\, inst|cpu_int_n~feeder, spec, 1
instance = comp, \inst|Equal2~0\, inst|Equal2~0, spec, 1
instance = comp, \inst|Equal2~1\, inst|Equal2~1, spec, 1
instance = comp, \inst|Equal2~2\, inst|Equal2~2, spec, 1
instance = comp, \inst|cpu_int_n\, inst|cpu_int_n, spec, 1
instance = comp, \inst|Z80|u0|INT_s\, inst|Z80|u0|INT_s, spec, 1
instance = comp, \inst|Z80|u0|IntE_FF1~1\, inst|Z80|u0|IntE_FF1~1, spec, 1
instance = comp, \inst|Z80|u0|IntE_FF1~2\, inst|Z80|u0|IntE_FF1~2, spec, 1
instance = comp, \inst|Z80|u0|IntE_FF1~0\, inst|Z80|u0|IntE_FF1~0, spec, 1
instance = comp, \inst|Z80|u0|IntE_FF1~3\, inst|Z80|u0|IntE_FF1~3, spec, 1
instance = comp, \inst|Z80|u0|IntE_FF1\, inst|Z80|u0|IntE_FF1, spec, 1
instance = comp, \inst|Z80|u0|IntCycle~0\, inst|Z80|u0|IntCycle~0, spec, 1
instance = comp, \inst|Z80|u0|IntCycle~1\, inst|Z80|u0|IntCycle~1, spec, 1
instance = comp, \inst|Z80|u0|IntE_FF2~3\, inst|Z80|u0|IntE_FF2~3, spec, 1
instance = comp, \inst|Z80|u0|IntE_FF2\, inst|Z80|u0|IntE_FF2, spec, 1
instance = comp, \inst|Z80|u0|Fp[2]\, inst|Z80|u0|Fp[2], spec, 1
instance = comp, \inst|Z80|u0|F~39\, inst|Z80|u0|F~39, spec, 1
instance = comp, \inst|Z80|u0|F~40\, inst|Z80|u0|F~40, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux20~0\, inst|Z80|u0|alu|Mux20~0, spec, 1
instance = comp, \inst|Z80|u0|alu|F_Out~7\, inst|Z80|u0|alu|F_Out~7, spec, 1
instance = comp, \inst|Z80|u0|alu|Overflow_v\, inst|Z80|u0|alu|Overflow_v, spec, 1
instance = comp, \inst|Z80|u0|alu|F_Out~8\, inst|Z80|u0|alu|F_Out~8, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux28~9\, inst|Z80|u0|alu|Mux28~9, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux28~10\, inst|Z80|u0|alu|Mux28~10, spec, 1
instance = comp, \inst|Z80|u0|F~41\, inst|Z80|u0|F~41, spec, 1
instance = comp, \inst|Z80|u0|F~42\, inst|Z80|u0|F~42, spec, 1
instance = comp, \inst|Z80|u0|F~44\, inst|Z80|u0|F~44, spec, 1
instance = comp, \inst|Z80|u0|F~45\, inst|Z80|u0|F~45, spec, 1
instance = comp, \inst|Z80|u0|F[2]\, inst|Z80|u0|F[2], spec, 1
instance = comp, \inst|Z80|u0|No_BTR~2\, inst|Z80|u0|No_BTR~2, spec, 1
instance = comp, \inst|Z80|u0|No_BTR~1\, inst|Z80|u0|No_BTR~1, spec, 1
instance = comp, \inst|Z80|u0|No_BTR~3\, inst|Z80|u0|No_BTR~3, spec, 1
instance = comp, \inst|Z80|u0|No_BTR\, inst|Z80|u0|No_BTR, spec, 1
instance = comp, \inst|Z80|u0|BTR_r~0\, inst|Z80|u0|BTR_r~0, spec, 1
instance = comp, \inst|Z80|u0|BTR_r~1\, inst|Z80|u0|BTR_r~1, spec, 1
instance = comp, \inst|Z80|u0|BTR_r\, inst|Z80|u0|BTR_r, spec, 1
instance = comp, \inst|Z80|u0|PC[13]~79\, inst|Z80|u0|PC[13]~79, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~35\, inst|Z80|u0|TmpAddr~35, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~55\, inst|Z80|u0|TmpAddr~55, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr[8]\, inst|Z80|u0|TmpAddr[8], spec, 1
instance = comp, \inst|Z80|u0|I[0]~10\, inst|Z80|u0|I[0]~10, spec, 1
instance = comp, \inst|Z80|u0|I[0]\, inst|Z80|u0|I[0], spec, 1
instance = comp, \inst|Z80|u0|PC~44\, inst|Z80|u0|PC~44, spec, 1
instance = comp, \inst|Z80|u0|PC~45\, inst|Z80|u0|PC~45, spec, 1
instance = comp, \inst|Z80|u0|PC~46\, inst|Z80|u0|PC~46, spec, 1
instance = comp, \inst|Z80|u0|PC~47\, inst|Z80|u0|PC~47, spec, 1
instance = comp, \inst|Z80|u0|PC[8]\, inst|Z80|u0|PC[8], spec, 1
instance = comp, \inst|Z80|u0|BusB~40\, inst|Z80|u0|BusB~40, spec, 1
instance = comp, \inst|Z80|u0|BusB~41\, inst|Z80|u0|BusB~41, spec, 1
instance = comp, \inst|Z80|u0|BusB~42\, inst|Z80|u0|BusB~42, spec, 1
instance = comp, \inst|Z80|u0|BusB~43\, inst|Z80|u0|BusB~43, spec, 1
instance = comp, \inst|Z80|u0|BusB~44\, inst|Z80|u0|BusB~44, spec, 1
instance = comp, \inst|Z80|u0|BusB~64\, inst|Z80|u0|BusB~64, spec, 1
instance = comp, \inst|Z80|u0|BusB[0]\, inst|Z80|u0|BusB[0], spec, 1
instance = comp, \inst|Z80|u0|alu|Mux7~5\, inst|Z80|u0|alu|Mux7~5, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~228\, inst|Z80|u0|alu|Q_t~228, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux38~0\, inst|Z80|u0|alu|Mux38~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux38~1\, inst|Z80|u0|alu|Mux38~1, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux38~2\, inst|Z80|u0|alu|Mux38~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux38~3\, inst|Z80|u0|alu|Mux38~3, spec, 1
instance = comp, \inst|Z80|u0|Save_Mux[0]~8\, inst|Z80|u0|Save_Mux[0]~8, spec, 1
instance = comp, \inst|Z80|u0|Save_Mux[0]~9\, inst|Z80|u0|Save_Mux[0]~9, spec, 1
instance = comp, \inst|Z80|u0|SP~18\, inst|Z80|u0|SP~18, spec, 1
instance = comp, \inst|Z80|u0|SP~19\, inst|Z80|u0|SP~19, spec, 1
instance = comp, \inst|Z80|u0|SP[8]\, inst|Z80|u0|SP[8], spec, 1
instance = comp, \inst|Z80|u0|BusA~26\, inst|Z80|u0|BusA~26, spec, 1
instance = comp, \inst|Z80|u0|BusA~27\, inst|Z80|u0|BusA~27, spec, 1
instance = comp, \inst|Z80|u0|BusA~28\, inst|Z80|u0|BusA~28, spec, 1
instance = comp, \inst|Z80|u0|BusA~29\, inst|Z80|u0|BusA~29, spec, 1
instance = comp, \inst|Z80|u0|BusA[0]\, inst|Z80|u0|BusA[0], spec, 1
instance = comp, \inst|Z80|u0|alu|Mux30~3\, inst|Z80|u0|alu|Mux30~3, spec, 1
instance = comp, \inst|Z80|u0|alu|Add4~1\, inst|Z80|u0|alu|Add4~1, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux30~0\, inst|Z80|u0|alu|Mux30~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux30~1\, inst|Z80|u0|alu|Mux30~1, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux30~2\, inst|Z80|u0|alu|Mux30~2, spec, 1
instance = comp, \inst|Z80|u0|F~59\, inst|Z80|u0|F~59, spec, 1
instance = comp, \inst|Z80|u0|alu|Add2~0\, inst|Z80|u0|alu|Add2~0, spec, 1
instance = comp, \inst|Z80|u0|F~104\, inst|Z80|u0|F~104, spec, 1
instance = comp, \inst|Z80|u0|F~61\, inst|Z80|u0|F~61, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux282~8\, inst|Z80|u0|mcode|Mux282~8, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux282~6\, inst|Z80|u0|mcode|Mux282~6, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux282~7\, inst|Z80|u0|mcode|Mux282~7, spec, 1
instance = comp, \inst|Z80|u0|PreserveC_r\, inst|Z80|u0|PreserveC_r, spec, 1
instance = comp, \inst|Z80|u0|Fp[0]\, inst|Z80|u0|Fp[0], spec, 1
instance = comp, \inst|Z80|u0|F~56\, inst|Z80|u0|F~56, spec, 1
instance = comp, \inst|Z80|u0|F~57\, inst|Z80|u0|F~57, spec, 1
instance = comp, \inst|Z80|u0|F~58\, inst|Z80|u0|F~58, spec, 1
instance = comp, \inst|Z80|u0|F~62\, inst|Z80|u0|F~62, spec, 1
instance = comp, \inst|Z80|u0|F~63\, inst|Z80|u0|F~63, spec, 1
instance = comp, \inst|Z80|u0|F[0]\, inst|Z80|u0|F[0], spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux45~1\, inst|Z80|u0|mcode|Mux45~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux45~0\, inst|Z80|u0|mcode|Mux45~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux45~2\, inst|Z80|u0|mcode|Mux45~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~133\, inst|Z80|u0|alu|Q_t~133, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~132\, inst|Z80|u0|alu|Q_t~132, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~134\, inst|Z80|u0|alu|Q_t~134, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~135\, inst|Z80|u0|alu|Q_t~135, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~144\, inst|Z80|u0|alu|Q_t~144, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~386\, inst|Z80|u0|alu|Q_t~386, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~146\, inst|Z80|u0|alu|Q_t~146, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~141\, inst|Z80|u0|alu|Q_t~141, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~142\, inst|Z80|u0|alu|Q_t~142, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~143\, inst|Z80|u0|alu|Q_t~143, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~136\, inst|Z80|u0|alu|Q_t~136, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~137\, inst|Z80|u0|alu|Q_t~137, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~138\, inst|Z80|u0|alu|Q_t~138, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~139\, inst|Z80|u0|alu|Q_t~139, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~140\, inst|Z80|u0|alu|Q_t~140, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux76~0\, inst|Z80|u0|mcode|Mux76~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux76~1\, inst|Z80|u0|mcode|Mux76~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux263~3\, inst|Z80|u0|mcode|Mux263~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Set_Addr_To[1]~3\, inst|Z80|u0|mcode|Set_Addr_To[1]~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux264~10\, inst|Z80|u0|mcode|Mux264~10, spec, 1
instance = comp, \inst|Z80|u0|NextIs_XY_Fetch~0\, inst|Z80|u0|NextIs_XY_Fetch~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux262~0\, inst|Z80|u0|mcode|Mux262~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~99\, inst|Z80|u0|alu|Q_t~99, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux211~0\, inst|Z80|u0|mcode|Mux211~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux211~1\, inst|Z80|u0|mcode|Mux211~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux262~1\, inst|Z80|u0|mcode|Mux262~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux75~12\, inst|Z80|u0|mcode|Mux75~12, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux75~13\, inst|Z80|u0|mcode|Mux75~13, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux75~11\, inst|Z80|u0|mcode|Mux75~11, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux75~14\, inst|Z80|u0|mcode|Mux75~14, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux75~16\, inst|Z80|u0|mcode|Mux75~16, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux75~17\, inst|Z80|u0|mcode|Mux75~17, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux262~2\, inst|Z80|u0|mcode|Mux262~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux262~3\, inst|Z80|u0|mcode|Mux262~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux262~5\, inst|Z80|u0|mcode|Mux262~5, spec, 1
instance = comp, \inst|Z80|u0|NextIs_XY_Fetch~3\, inst|Z80|u0|NextIs_XY_Fetch~3, spec, 1
instance = comp, \inst|Z80|u0|IntCycle~2\, inst|Z80|u0|IntCycle~2, spec, 1
instance = comp, \inst|Z80|u0|IntCycle~3\, inst|Z80|u0|IntCycle~3, spec, 1
instance = comp, \inst|Z80|u0|IntCycle\, inst|Z80|u0|IntCycle, spec, 1
instance = comp, \inst|Z80|u0|IR[1]~8\, inst|Z80|u0|IR[1]~8, spec, 1
instance = comp, \inst|Z80|u0|IR[1]~9\, inst|Z80|u0|IR[1]~9, spec, 1
instance = comp, \inst|Z80|u0|IR[1]~10\, inst|Z80|u0|IR[1]~10, spec, 1
instance = comp, \inst|Z80|u0|IR[4]\, inst|Z80|u0|IR[4], spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~409\, inst|Z80|u0|alu|Q_t~409, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~407\, inst|Z80|u0|alu|Q_t~407, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~408\, inst|Z80|u0|alu|Q_t~408, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~374\, inst|Z80|u0|alu|Q_t~374, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~375\, inst|Z80|u0|alu|Q_t~375, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~380\, inst|Z80|u0|alu|Q_t~380, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~381\, inst|Z80|u0|alu|Q_t~381, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~382\, inst|Z80|u0|alu|Q_t~382, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~378\, inst|Z80|u0|alu|Q_t~378, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~376\, inst|Z80|u0|alu|Q_t~376, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~377\, inst|Z80|u0|alu|Q_t~377, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~379\, inst|Z80|u0|alu|Q_t~379, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux70~0\, inst|Z80|u0|mcode|Mux70~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux70~1\, inst|Z80|u0|mcode|Mux70~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux257~2\, inst|Z80|u0|mcode|Mux257~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux257~3\, inst|Z80|u0|mcode|Mux257~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux257~4\, inst|Z80|u0|mcode|Mux257~4, spec, 1
instance = comp, \inst|Z80|u0|Read_To_Reg_r~3\, inst|Z80|u0|Read_To_Reg_r~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux215~0\, inst|Z80|u0|mcode|Mux215~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux215~1\, inst|Z80|u0|mcode|Mux215~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux215~2\, inst|Z80|u0|mcode|Mux215~2, spec, 1
instance = comp, \inst|Z80|u0|Read_To_Reg_r~4\, inst|Z80|u0|Read_To_Reg_r~4, spec, 1
instance = comp, \inst|Z80|u0|Read_To_Reg_r~5\, inst|Z80|u0|Read_To_Reg_r~5, spec, 1
instance = comp, \inst|Z80|u0|Read_To_Reg_r[4]\, inst|Z80|u0|Read_To_Reg_r[4], spec, 1
instance = comp, \inst|Z80|u0|DO[3]~13\, inst|Z80|u0|DO[3]~13, spec, 1
instance = comp, \inst|Z80|u0|ACC[5]~8\, inst|Z80|u0|ACC[5]~8, spec, 1
instance = comp, \inst|Z80|u0|ACC[5]~9\, inst|Z80|u0|ACC[5]~9, spec, 1
instance = comp, \inst|Z80|u0|ACC~32\, inst|Z80|u0|ACC~32, spec, 1
instance = comp, \inst|Z80|u0|ACC~33\, inst|Z80|u0|ACC~33, spec, 1
instance = comp, \inst|Z80|u0|ACC~34\, inst|Z80|u0|ACC~34, spec, 1
instance = comp, \inst|Z80|u0|ACC[1]\, inst|Z80|u0|ACC[1], spec, 1
instance = comp, \inst|Z80|u0|ACC[1]~_wirecell\, inst|Z80|u0|ACC[1]~_wirecell, spec, 1
instance = comp, \inst|Z80|u0|R[1]\, inst|Z80|u0|R[1], spec, 1
instance = comp, \inst|Z80|u0|ACC[2]~_wirecell\, inst|Z80|u0|ACC[2]~_wirecell, spec, 1
instance = comp, \inst|Z80|u0|R[2]\, inst|Z80|u0|R[2], spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux262~4\, inst|Z80|u0|mcode|Mux262~4, spec, 1
instance = comp, \inst|Z80|u0|A[14]~3\, inst|Z80|u0|A[14]~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux269~0\, inst|Z80|u0|mcode|Mux269~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux269~1\, inst|Z80|u0|mcode|Mux269~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux269~2\, inst|Z80|u0|mcode|Mux269~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux269~3\, inst|Z80|u0|mcode|Mux269~3, spec, 1
instance = comp, \inst|Z80|u0|A[4]~56\, inst|Z80|u0|A[4]~56, spec, 1
instance = comp, \inst|Z80|u0|NextIs_XY_Fetch~2\, inst|Z80|u0|NextIs_XY_Fetch~2, spec, 1
instance = comp, \inst|Z80|u0|A[4]~57\, inst|Z80|u0|A[4]~57, spec, 1
instance = comp, \inst|Z80|u0|A[4]~58\, inst|Z80|u0|A[4]~58, spec, 1
instance = comp, \inst|Z80|u0|A[4]~60\, inst|Z80|u0|A[4]~60, spec, 1
instance = comp, \inst|Z80|u0|Add1~0\, inst|Z80|u0|Add1~0, spec, 1
instance = comp, \inst|Z80|u0|Add1~2\, inst|Z80|u0|Add1~2, spec, 1
instance = comp, \inst|Z80|u0|Add1~4\, inst|Z80|u0|Add1~4, spec, 1
instance = comp, \inst|Z80|u0|A[14]~12\, inst|Z80|u0|A[14]~12, spec, 1
instance = comp, \inst|Z80|u0|A~81\, inst|Z80|u0|A~81, spec, 1
instance = comp, \inst|Z80|u0|A~82\, inst|Z80|u0|A~82, spec, 1
instance = comp, \inst|Z80|u0|A~83\, inst|Z80|u0|A~83, spec, 1
instance = comp, \inst|Z80|u0|A~84\, inst|Z80|u0|A~84, spec, 1
instance = comp, \inst|Z80|u0|A[14]~19\, inst|Z80|u0|A[14]~19, spec, 1
instance = comp, \inst|Z80|u0|A[2]\, inst|Z80|u0|A[2], spec, 1
instance = comp, \inst|Z80|u0|Add1~6\, inst|Z80|u0|Add1~6, spec, 1
instance = comp, \inst|Z80|u0|A~77\, inst|Z80|u0|A~77, spec, 1
instance = comp, \inst|Z80|u0|A~78\, inst|Z80|u0|A~78, spec, 1
instance = comp, \inst|Z80|u0|A~79\, inst|Z80|u0|A~79, spec, 1
instance = comp, \inst|Z80|u0|A~80\, inst|Z80|u0|A~80, spec, 1
instance = comp, \inst|Z80|u0|A[3]\, inst|Z80|u0|A[3], spec, 1
instance = comp, \inst|Z80|u0|Add1~8\, inst|Z80|u0|Add1~8, spec, 1
instance = comp, \inst|Z80|u0|A~73\, inst|Z80|u0|A~73, spec, 1
instance = comp, \inst|Z80|u0|A~74\, inst|Z80|u0|A~74, spec, 1
instance = comp, \inst|Z80|u0|A~75\, inst|Z80|u0|A~75, spec, 1
instance = comp, \inst|Z80|u0|A~76\, inst|Z80|u0|A~76, spec, 1
instance = comp, \inst|Z80|u0|A[4]\, inst|Z80|u0|A[4], spec, 1
instance = comp, \inst|Z80|u0|Add1~10\, inst|Z80|u0|Add1~10, spec, 1
instance = comp, \inst|Z80|u0|A~69\, inst|Z80|u0|A~69, spec, 1
instance = comp, \inst|Z80|u0|A~70\, inst|Z80|u0|A~70, spec, 1
instance = comp, \inst|Z80|u0|A~71\, inst|Z80|u0|A~71, spec, 1
instance = comp, \inst|Z80|u0|A~72\, inst|Z80|u0|A~72, spec, 1
instance = comp, \inst|Z80|u0|A[5]\, inst|Z80|u0|A[5], spec, 1
instance = comp, \inst|Z80|u0|Add1~12\, inst|Z80|u0|Add1~12, spec, 1
instance = comp, \inst|Z80|u0|A~65\, inst|Z80|u0|A~65, spec, 1
instance = comp, \inst|Z80|u0|A~66\, inst|Z80|u0|A~66, spec, 1
instance = comp, \inst|Z80|u0|A~67\, inst|Z80|u0|A~67, spec, 1
instance = comp, \inst|Z80|u0|A~68\, inst|Z80|u0|A~68, spec, 1
instance = comp, \inst|Z80|u0|A[6]\, inst|Z80|u0|A[6], spec, 1
instance = comp, \inst|Z80|u0|R[7]~9\, inst|Z80|u0|R[7]~9, spec, 1
instance = comp, \inst|Z80|u0|R[7]\, inst|Z80|u0|R[7], spec, 1
instance = comp, \inst|Z80|u0|Add1~14\, inst|Z80|u0|Add1~14, spec, 1
instance = comp, \inst|Z80|u0|A~61\, inst|Z80|u0|A~61, spec, 1
instance = comp, \inst|Z80|u0|A~62\, inst|Z80|u0|A~62, spec, 1
instance = comp, \inst|Z80|u0|A~63\, inst|Z80|u0|A~63, spec, 1
instance = comp, \inst|Z80|u0|A~64\, inst|Z80|u0|A~64, spec, 1
instance = comp, \inst|Z80|u0|A[7]\, inst|Z80|u0|A[7], spec, 1
instance = comp, \inst|Z80|u0|A[14]~5\, inst|Z80|u0|A[14]~5, spec, 1
instance = comp, \inst|Z80|u0|A[14]~6\, inst|Z80|u0|A[14]~6, spec, 1
instance = comp, \inst|Z80|u0|A[14]~9\, inst|Z80|u0|A[14]~9, spec, 1
instance = comp, \inst|Z80|u0|A[14]~7\, inst|Z80|u0|A[14]~7, spec, 1
instance = comp, \inst|Z80|u0|A[14]~4\, inst|Z80|u0|A[14]~4, spec, 1
instance = comp, \inst|Z80|u0|A[14]~8\, inst|Z80|u0|A[14]~8, spec, 1
instance = comp, \inst|Z80|u0|A[14]~10\, inst|Z80|u0|A[14]~10, spec, 1
instance = comp, \inst|Z80|u0|A[14]~93\, inst|Z80|u0|A[14]~93, spec, 1
instance = comp, \inst|Z80|u0|A[14]~11\, inst|Z80|u0|A[14]~11, spec, 1
instance = comp, \inst|Z80|u0|Add1~16\, inst|Z80|u0|Add1~16, spec, 1
instance = comp, \inst|Z80|u0|A~50\, inst|Z80|u0|A~50, spec, 1
instance = comp, \inst|Z80|u0|A~51\, inst|Z80|u0|A~51, spec, 1
instance = comp, \inst|Z80|u0|A~52\, inst|Z80|u0|A~52, spec, 1
instance = comp, \inst|Z80|u0|A~53\, inst|Z80|u0|A~53, spec, 1
instance = comp, \inst|Z80|u0|A~54\, inst|Z80|u0|A~54, spec, 1
instance = comp, \inst|Z80|u0|A[8]\, inst|Z80|u0|A[8], spec, 1
instance = comp, \inst|Z80|u0|Add1~18\, inst|Z80|u0|Add1~18, spec, 1
instance = comp, \inst|Z80|u0|A~45\, inst|Z80|u0|A~45, spec, 1
instance = comp, \inst|Z80|u0|A~46\, inst|Z80|u0|A~46, spec, 1
instance = comp, \inst|Z80|u0|A~47\, inst|Z80|u0|A~47, spec, 1
instance = comp, \inst|Z80|u0|A~48\, inst|Z80|u0|A~48, spec, 1
instance = comp, \inst|Z80|u0|A~49\, inst|Z80|u0|A~49, spec, 1
instance = comp, \inst|Z80|u0|A[9]\, inst|Z80|u0|A[9], spec, 1
instance = comp, \inst|Z80|u0|Add1~20\, inst|Z80|u0|Add1~20, spec, 1
instance = comp, \inst|Z80|u0|A~40\, inst|Z80|u0|A~40, spec, 1
instance = comp, \inst|Z80|u0|A~41\, inst|Z80|u0|A~41, spec, 1
instance = comp, \inst|Z80|u0|A~42\, inst|Z80|u0|A~42, spec, 1
instance = comp, \inst|Z80|u0|A~43\, inst|Z80|u0|A~43, spec, 1
instance = comp, \inst|Z80|u0|A~44\, inst|Z80|u0|A~44, spec, 1
instance = comp, \inst|Z80|u0|A[10]\, inst|Z80|u0|A[10], spec, 1
instance = comp, \inst|Z80|u0|Add1~22\, inst|Z80|u0|Add1~22, spec, 1
instance = comp, \inst|Z80|u0|A~35\, inst|Z80|u0|A~35, spec, 1
instance = comp, \inst|Z80|u0|A~36\, inst|Z80|u0|A~36, spec, 1
instance = comp, \inst|Z80|u0|A~37\, inst|Z80|u0|A~37, spec, 1
instance = comp, \inst|Z80|u0|A~38\, inst|Z80|u0|A~38, spec, 1
instance = comp, \inst|Z80|u0|A~39\, inst|Z80|u0|A~39, spec, 1
instance = comp, \inst|Z80|u0|A[11]\, inst|Z80|u0|A[11], spec, 1
instance = comp, \inst|Z80|u0|Add1~24\, inst|Z80|u0|Add1~24, spec, 1
instance = comp, \inst|Z80|u0|A~30\, inst|Z80|u0|A~30, spec, 1
instance = comp, \inst|Z80|u0|A~31\, inst|Z80|u0|A~31, spec, 1
instance = comp, \inst|Z80|u0|A~32\, inst|Z80|u0|A~32, spec, 1
instance = comp, \inst|Z80|u0|A~33\, inst|Z80|u0|A~33, spec, 1
instance = comp, \inst|Z80|u0|A~34\, inst|Z80|u0|A~34, spec, 1
instance = comp, \inst|Z80|u0|A[12]\, inst|Z80|u0|A[12], spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a29\, inst|ROM|altsyncram_component|auto_generated|ram_block1a29, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode142w[2]\, inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode142w[2], spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a5\, inst|ROM|altsyncram_component|auto_generated|ram_block1a5, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0\, inst|ROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a13\, inst|ROM|altsyncram_component|auto_generated|ram_block1a13, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[5]~4\, inst|ROM|altsyncram_component|auto_generated|mux2|result_node[5]~4, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a21\, inst|ROM|altsyncram_component|auto_generated|ram_block1a21, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[5]~5\, inst|ROM|altsyncram_component|auto_generated|mux2|result_node[5]~5, spec, 1
instance = comp, \D[5]~input\, D[5]~input, spec, 1
instance = comp, \inst10|21~0\, inst10|21~0, spec, 1
instance = comp, \inst10|21\, inst10|21, spec, 1
instance = comp, \inst10|21~clkctrl\, inst10|21~clkctrl, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~383\, inst|Z80|u0|alu|Q_t~383, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux301~2\, inst|Z80|u0|mcode|Mux301~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux301~3\, inst|Z80|u0|mcode|Mux301~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux301~4\, inst|Z80|u0|mcode|Mux301~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux301~5\, inst|Z80|u0|mcode|Mux301~5, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux301~6\, inst|Z80|u0|mcode|Mux301~6, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux294~5\, inst|Z80|u0|mcode|Mux294~5, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux294~6\, inst|Z80|u0|mcode|Mux294~6, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux294~0\, inst|Z80|u0|mcode|Mux294~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux294~1\, inst|Z80|u0|mcode|Mux294~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux294~2\, inst|Z80|u0|mcode|Mux294~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux294~4\, inst|Z80|u0|mcode|Mux294~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux294~7\, inst|Z80|u0|mcode|Mux294~7, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~385\, inst|Z80|u0|alu|Q_t~385, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~114\, inst|Z80|u0|alu|Q_t~114, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~115\, inst|Z80|u0|alu|Q_t~115, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~111\, inst|Z80|u0|alu|Q_t~111, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~113\, inst|Z80|u0|alu|Q_t~113, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux78~2\, inst|Z80|u0|mcode|Mux78~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~116\, inst|Z80|u0|alu|Q_t~116, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~119\, inst|Z80|u0|alu|Q_t~119, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux253~2\, inst|Z80|u0|mcode|Mux253~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~120\, inst|Z80|u0|alu|Q_t~120, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux78~3\, inst|Z80|u0|mcode|Mux78~3, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~105\, inst|Z80|u0|alu|Q_t~105, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~101\, inst|Z80|u0|alu|Q_t~101, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~102\, inst|Z80|u0|alu|Q_t~102, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~104\, inst|Z80|u0|alu|Q_t~104, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~106\, inst|Z80|u0|alu|Q_t~106, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~384\, inst|Z80|u0|alu|Q_t~384, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~109\, inst|Z80|u0|alu|Q_t~109, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux78~0\, inst|Z80|u0|mcode|Mux78~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~98\, inst|Z80|u0|alu|Q_t~98, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~97\, inst|Z80|u0|alu|Q_t~97, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~100\, inst|Z80|u0|alu|Q_t~100, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~112\, inst|Z80|u0|alu|Q_t~112, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux78~1\, inst|Z80|u0|mcode|Mux78~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux265~4\, inst|Z80|u0|mcode|Mux265~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux265~5\, inst|Z80|u0|mcode|Mux265~5, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux265~7\, inst|Z80|u0|mcode|Mux265~7, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~95\, inst|Z80|u0|alu|Q_t~95, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~96\, inst|Z80|u0|alu|Q_t~96, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~91\, inst|Z80|u0|alu|Q_t~91, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~410\, inst|Z80|u0|alu|Q_t~410, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~94\, inst|Z80|u0|alu|Q_t~94, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux225~0\, inst|Z80|u0|mcode|Mux225~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux225~1\, inst|Z80|u0|mcode|Mux225~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux265~3\, inst|Z80|u0|mcode|Mux265~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux265~6\, inst|Z80|u0|mcode|Mux265~6, spec, 1
instance = comp, \inst|Z80|IORQ_n~0\, inst|Z80|IORQ_n~0, spec, 1
instance = comp, \inst|Z80|IORQ_n~1\, inst|Z80|IORQ_n~1, spec, 1
instance = comp, \inst|Z80|IORQ_n\, inst|Z80|IORQ_n, spec, 1
instance = comp, \inst|port_fe_sel~0\, inst|port_fe_sel~0, spec, 1
instance = comp, \inst|process_15~0\, inst|process_15~0, spec, 1
instance = comp, \inst|port_fe_sel~1\, inst|port_fe_sel~1, spec, 1
instance = comp, \inst|cpu_di_bus[3]~14\, inst|cpu_di_bus[3]~14, spec, 1
instance = comp, \inst|Z80|u0|DO[5]~4\, inst|Z80|u0|DO[5]~4, spec, 1
instance = comp, \inst|Z80|u0|DO[3]~8\, inst|Z80|u0|DO[3]~8, spec, 1
instance = comp, \inst|Z80|u0|DO[3]~9\, inst|Z80|u0|DO[3]~9, spec, 1
instance = comp, \inst|Z80|u0|DO[3]~10\, inst|Z80|u0|DO[3]~10, spec, 1
instance = comp, \inst|Z80|u0|DO~21\, inst|Z80|u0|DO~21, spec, 1
instance = comp, \inst|Z80|u0|DO~22\, inst|Z80|u0|DO~22, spec, 1
instance = comp, \inst|Z80|u0|DO[3]~14\, inst|Z80|u0|DO[3]~14, spec, 1
instance = comp, \inst|Z80|u0|DO[5]\, inst|Z80|u0|DO[5], spec, 1
instance = comp, \inst|AY_D_OUT[5]~5\, inst|AY_D_OUT[5]~5, spec, 1
instance = comp, \inst|Z80|u0|DO[3]~0\, inst|Z80|u0|DO[3]~0, spec, 1
instance = comp, \inst|Z80|u0|DO~11\, inst|Z80|u0|DO~11, spec, 1
instance = comp, \inst|Z80|u0|DO~12\, inst|Z80|u0|DO~12, spec, 1
instance = comp, \inst|Z80|u0|DO[3]\, inst|Z80|u0|DO[3], spec, 1
instance = comp, \inst|AY_D_OUT[3]~3\, inst|AY_D_OUT[3]~3, spec, 1
instance = comp, \inst|Z80|WR_n~0\, inst|Z80|WR_n~0, spec, 1
instance = comp, \inst|Z80|WR_n\, inst|Z80|WR_n, spec, 1
instance = comp, \inst12|Address[3]~0\, inst12|Address[3]~0, spec, 1
instance = comp, \inst12|Address[3]\, inst12|Address[3], spec, 1
instance = comp, \inst|Z80|u0|DO[0]~3\, inst|Z80|u0|DO[0]~3, spec, 1
instance = comp, \inst|Z80|u0|DO~19\, inst|Z80|u0|DO~19, spec, 1
instance = comp, \inst|Z80|u0|DO~20\, inst|Z80|u0|DO~20, spec, 1
instance = comp, \inst|Z80|u0|DO[0]\, inst|Z80|u0|DO[0], spec, 1
instance = comp, \inst|AY_D_OUT[0]~0\, inst|AY_D_OUT[0]~0, spec, 1
instance = comp, \inst12|Address[0]\, inst12|Address[0], spec, 1
instance = comp, \inst|Z80|u0|DO[1]~2\, inst|Z80|u0|DO[1]~2, spec, 1
instance = comp, \inst|Z80|u0|DO~17\, inst|Z80|u0|DO~17, spec, 1
instance = comp, \inst|Z80|u0|DO~18\, inst|Z80|u0|DO~18, spec, 1
instance = comp, \inst|Z80|u0|DO[1]\, inst|Z80|u0|DO[1], spec, 1
instance = comp, \inst|AY_D_OUT[1]~2\, inst|AY_D_OUT[1]~2, spec, 1
instance = comp, \inst12|Address[1]\, inst12|Address[1], spec, 1
instance = comp, \inst|Z80|u0|DO[2]~1\, inst|Z80|u0|DO[2]~1, spec, 1
instance = comp, \inst|Z80|u0|DO~15\, inst|Z80|u0|DO~15, spec, 1
instance = comp, \inst|Z80|u0|DO~16\, inst|Z80|u0|DO~16, spec, 1
instance = comp, \inst|Z80|u0|DO[2]\, inst|Z80|u0|DO[2], spec, 1
instance = comp, \inst|AY_D_OUT[2]~4\, inst|AY_D_OUT[2]~4, spec, 1
instance = comp, \inst12|Address[2]\, inst12|Address[2], spec, 1
instance = comp, \inst12|Mux4~18\, inst12|Mux4~18, spec, 1
instance = comp, \inst12|Mux4~19\, inst12|Mux4~19, spec, 1
instance = comp, \inst12|Period_A[5]\, inst12|Period_A[5], spec, 1
instance = comp, \inst|Z80|u0|IR[5]~11\, inst|Z80|u0|IR[5]~11, spec, 1
instance = comp, \inst|Z80|u0|IR[5]~12\, inst|Z80|u0|IR[5]~12, spec, 1
instance = comp, \inst|port_fe_sel~2\, inst|port_fe_sel~2, spec, 1
instance = comp, \inst|cpu_di_bus[5]~33\, inst|cpu_di_bus[5]~33, spec, 1
instance = comp, \inst12|Equal13~1\, inst12|Equal13~1, spec, 1
instance = comp, \inst12|Equal13~2\, inst12|Equal13~2, spec, 1
instance = comp, \inst12|Equal13~3\, inst12|Equal13~3, spec, 1
instance = comp, \inst12|Mux4~16\, inst12|Mux4~16, spec, 1
instance = comp, \inst12|Mux4~17\, inst12|Mux4~17, spec, 1
instance = comp, \inst12|Period_B[5]\, inst12|Period_B[5], spec, 1
instance = comp, \inst|cpu_di_bus[5]~5\, inst|cpu_di_bus[5]~5, spec, 1
instance = comp, \inst|cpu_di_bus[5]~89\, inst|cpu_di_bus[5]~89, spec, 1
instance = comp, \inst|Z80|u0|IR[5]~13\, inst|Z80|u0|IR[5]~13, spec, 1
instance = comp, \inst12|Mux4~13\, inst12|Mux4~13, spec, 1
instance = comp, \inst12|Mux4~14\, inst12|Mux4~14, spec, 1
instance = comp, \inst12|Period_C[5]\, inst12|Period_C[5], spec, 1
instance = comp, \inst|cpu_di_bus[5]~35\, inst|cpu_di_bus[5]~35, spec, 1
instance = comp, \inst12|Mux4~11\, inst12|Mux4~11, spec, 1
instance = comp, \inst12|Mux4~12\, inst12|Mux4~12, spec, 1
instance = comp, \inst12|Period_E[13]\, inst12|Period_E[13], spec, 1
instance = comp, \inst|cpu_di_bus[5]~36\, inst|cpu_di_bus[5]~36, spec, 1
instance = comp, \inst12|Mux4~33\, inst12|Mux4~33, spec, 1
instance = comp, \inst12|Mux4~15\, inst12|Mux4~15, spec, 1
instance = comp, \inst12|Period_E[5]\, inst12|Period_E[5], spec, 1
instance = comp, \inst12|Mux4~9\, inst12|Mux4~9, spec, 1
instance = comp, \inst12|Mux4~10\, inst12|Mux4~10, spec, 1
instance = comp, \inst12|Enable[5]\, inst12|Enable[5], spec, 1
instance = comp, \inst|cpu_di_bus[5]~37\, inst|cpu_di_bus[5]~37, spec, 1
instance = comp, \inst12|Mux4~8\, inst12|Mux4~8, spec, 1
instance = comp, \inst|cpu_di_bus[5]~38\, inst|cpu_di_bus[5]~38, spec, 1
instance = comp, \inst|Z80|u0|IR[5]~14\, inst|Z80|u0|IR[5]~14, spec, 1
instance = comp, \inst|Z80|u0|IR[5]~15\, inst|Z80|u0|IR[5]~15, spec, 1
instance = comp, \inst|cpu_di_bus[5]~34\, inst|cpu_di_bus[5]~34, spec, 1
instance = comp, \inst|Z80|u0|IR[5]~16\, inst|Z80|u0|IR[5]~16, spec, 1
instance = comp, \inst|Z80|u0|IR[5]~7\, inst|Z80|u0|IR[5]~7, spec, 1
instance = comp, \inst|Z80|u0|IR[5]~feeder\, inst|Z80|u0|IR[5]~feeder, spec, 1
instance = comp, \inst|Z80|u0|IR[5]\, inst|Z80|u0|IR[5], spec, 1
instance = comp, \inst|Z80|u0|Equal3~4\, inst|Z80|u0|Equal3~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux92~1\, inst|Z80|u0|mcode|Mux92~1, spec, 1
instance = comp, \inst|Z80|u0|F~38\, inst|Z80|u0|F~38, spec, 1
instance = comp, \inst|Z80|u0|Ap[7]\, inst|Z80|u0|Ap[7], spec, 1
instance = comp, \inst|Z80|u0|ACC~17\, inst|Z80|u0|ACC~17, spec, 1
instance = comp, \inst|Z80|u0|ACC~18\, inst|Z80|u0|ACC~18, spec, 1
instance = comp, \inst|Z80|u0|ACC~19\, inst|Z80|u0|ACC~19, spec, 1
instance = comp, \inst|Z80|u0|ACC[7]\, inst|Z80|u0|ACC[7], spec, 1
instance = comp, \inst|Z80|u0|I[7]~4\, inst|Z80|u0|I[7]~4, spec, 1
instance = comp, \inst|Z80|u0|I[7]\, inst|Z80|u0|I[7], spec, 1
instance = comp, \inst|Z80|u0|Add1~26\, inst|Z80|u0|Add1~26, spec, 1
instance = comp, \inst|Z80|u0|Add1~28\, inst|Z80|u0|Add1~28, spec, 1
instance = comp, \inst|Z80|u0|Add1~30\, inst|Z80|u0|Add1~30, spec, 1
instance = comp, \inst|Z80|u0|A~20\, inst|Z80|u0|A~20, spec, 1
instance = comp, \inst|Z80|u0|A~21\, inst|Z80|u0|A~21, spec, 1
instance = comp, \inst|Z80|u0|A~22\, inst|Z80|u0|A~22, spec, 1
instance = comp, \inst|Z80|u0|A~23\, inst|Z80|u0|A~23, spec, 1
instance = comp, \inst|Z80|u0|A~24\, inst|Z80|u0|A~24, spec, 1
instance = comp, \inst|Z80|u0|A[15]\, inst|Z80|u0|A[15], spec, 1
instance = comp, \inst|cpu_di_bus~27\, inst|cpu_di_bus~27, spec, 1
instance = comp, \inst|cpu_di_bus[3]~28\, inst|cpu_di_bus[3]~28, spec, 1
instance = comp, \inst|cpu_di_bus[3]~88\, inst|cpu_di_bus[3]~88, spec, 1
instance = comp, \inst12|Mux4~35\, inst12|Mux4~35, spec, 1
instance = comp, \inst12|Mux4~29\, inst12|Mux4~29, spec, 1
instance = comp, \inst12|Volume_B[1]\, inst12|Volume_B[1], spec, 1
instance = comp, \inst12|Mux4~30\, inst12|Mux4~30, spec, 1
instance = comp, \inst12|Mux4~31\, inst12|Mux4~31, spec, 1
instance = comp, \inst12|Period_A[9]\, inst12|Period_A[9], spec, 1
instance = comp, \inst|cpu_di_bus[1]~57\, inst|cpu_di_bus[1]~57, spec, 1
instance = comp, \inst12|Mux4~36\, inst12|Mux4~36, spec, 1
instance = comp, \inst12|Mux4~32\, inst12|Mux4~32, spec, 1
instance = comp, \inst12|Shape[1]\, inst12|Shape[1], spec, 1
instance = comp, \inst12|Mux4~27\, inst12|Mux4~27, spec, 1
instance = comp, \inst12|Mux4~28\, inst12|Mux4~28, spec, 1
instance = comp, \inst12|Period_C[9]\, inst12|Period_C[9], spec, 1
instance = comp, \inst|cpu_di_bus[1]~58\, inst|cpu_di_bus[1]~58, spec, 1
instance = comp, \inst|cpu_di_bus[3]~20\, inst|cpu_di_bus[3]~20, spec, 1
instance = comp, \inst|cpu_di_bus[3]~29\, inst|cpu_di_bus[3]~29, spec, 1
instance = comp, \inst|Z80|u0|IR[1]~18\, inst|Z80|u0|IR[1]~18, spec, 1
instance = comp, \inst|zxkey|Selector11~1\, inst|zxkey|Selector11~1, spec, 1
instance = comp, \inst|zxkey|Selector11~2\, inst|zxkey|Selector11~2, spec, 1
instance = comp, \inst|zxkey|Selector11~3\, inst|zxkey|Selector11~3, spec, 1
instance = comp, \inst|zxkey|ex_code\, inst|zxkey|ex_code, spec, 1
instance = comp, \inst|zxkey|always0~1\, inst|zxkey|always0~1, spec, 1
instance = comp, \inst|zxkey|always0~0\, inst|zxkey|always0~0, spec, 1
instance = comp, \inst|zxkey|always0~2\, inst|zxkey|always0~2, spec, 1
instance = comp, \inst|zxkey|WideOr3~0\, inst|zxkey|WideOr3~0, spec, 1
instance = comp, \inst|zxkey|WideOr1~0\, inst|zxkey|WideOr1~0, spec, 1
instance = comp, \inst|zxkey|WideOr1~1\, inst|zxkey|WideOr1~1, spec, 1
instance = comp, \inst|zxkey|WideOr3~1\, inst|zxkey|WideOr3~1, spec, 1
instance = comp, \inst|zxkey|numlock~1\, inst|zxkey|numlock~1, spec, 1
instance = comp, \inst|zxkey|WideOr1~2\, inst|zxkey|WideOr1~2, spec, 1
instance = comp, \inst|zxkey|zx_kb[1]~0\, inst|zxkey|zx_kb[1]~0, spec, 1
instance = comp, \inst|zxkey|WideOr1~3\, inst|zxkey|WideOr1~3, spec, 1
instance = comp, \inst|zxkey|WideOr1~4\, inst|zxkey|WideOr1~4, spec, 1
instance = comp, \inst|zxkey|press_release~1\, inst|zxkey|press_release~1, spec, 1
instance = comp, \inst|zxkey|zx_kb[1]~1\, inst|zxkey|zx_kb[1]~1, spec, 1
instance = comp, \inst|zxkey|zx_kb[3]\, inst|zxkey|zx_kb[3], spec, 1
instance = comp, \inst|zxkey|zx_kb[5]\, inst|zxkey|zx_kb[5], spec, 1
instance = comp, \inst|zxkey|zx_kb[1]\, inst|zxkey|zx_kb[1], spec, 1
instance = comp, \inst|zxkey|zx_kb[6]\, inst|zxkey|zx_kb[6], spec, 1
instance = comp, \inst|zxkey|zx_kb[2]\, inst|zxkey|zx_kb[2], spec, 1
instance = comp, \inst|zxkey|keymatrix[4][1]~40\, inst|zxkey|keymatrix[4][1]~40, spec, 1
instance = comp, \inst|zxkey|keymatrix[4][1]~41\, inst|zxkey|keymatrix[4][1]~41, spec, 1
instance = comp, \inst|zxkey|Selector21~4\, inst|zxkey|Selector21~4, spec, 1
instance = comp, \inst|zxkey|press_release~0\, inst|zxkey|press_release~0, spec, 1
instance = comp, \inst|zxkey|press_release~2\, inst|zxkey|press_release~2, spec, 1
instance = comp, \inst|zxkey|press_release\, inst|zxkey|press_release, spec, 1
instance = comp, \inst|zxkey|zx_kb[4]\, inst|zxkey|zx_kb[4], spec, 1
instance = comp, \inst|zxkey|zx_kb[0]\, inst|zxkey|zx_kb[0], spec, 1
instance = comp, \inst|zxkey|zx_kb[7]\, inst|zxkey|zx_kb[7], spec, 1
instance = comp, \inst|zxkey|Selector21~7\, inst|zxkey|Selector21~7, spec, 1
instance = comp, \inst|zxkey|Selector21~6\, inst|zxkey|Selector21~6, spec, 1
instance = comp, \inst|zxkey|strobe\, inst|zxkey|strobe, spec, 1
instance = comp, \inst|zxkey|Decoder1~24\, inst|zxkey|Decoder1~24, spec, 1
instance = comp, \inst|zxkey|keymatrix[4][1]~39\, inst|zxkey|keymatrix[4][1]~39, spec, 1
instance = comp, \inst|zxkey|keymatrix[4][1]~42\, inst|zxkey|keymatrix[4][1]~42, spec, 1
instance = comp, \inst|zxkey|keymatrix[4][1]\, inst|zxkey|keymatrix[4][1], spec, 1
instance = comp, \inst|zxkey|Decoder1~32\, inst|zxkey|Decoder1~32, spec, 1
instance = comp, \inst|zxkey|Decoder1~26\, inst|zxkey|Decoder1~26, spec, 1
instance = comp, \inst|zxkey|keymatrix[5][1]~43\, inst|zxkey|keymatrix[5][1]~43, spec, 1
instance = comp, \inst|zxkey|keymatrix[5][1]\, inst|zxkey|keymatrix[5][1], spec, 1
instance = comp, \inst|zxkey|zx_kb_out~12\, inst|zxkey|zx_kb_out~12, spec, 1
instance = comp, \inst|zxkey|keymatrix~33\, inst|zxkey|keymatrix~33, spec, 1
instance = comp, \inst|zxkey|Decoder1~19\, inst|zxkey|Decoder1~19, spec, 1
instance = comp, \inst|zxkey|keymatrix[1][1]~34\, inst|zxkey|keymatrix[1][1]~34, spec, 1
instance = comp, \inst|zxkey|keymatrix[1][1]~35\, inst|zxkey|keymatrix[1][1]~35, spec, 1
instance = comp, \inst|zxkey|keymatrix[1][1]\, inst|zxkey|keymatrix[1][1], spec, 1
instance = comp, \inst|zxkey|keymatrix[7][4]~5\, inst|zxkey|keymatrix[7][4]~5, spec, 1
instance = comp, \inst|zxkey|WideOr19~1\, inst|zxkey|WideOr19~1, spec, 1
instance = comp, \inst|zxkey|WideOr19~2\, inst|zxkey|WideOr19~2, spec, 1
instance = comp, \inst|zxkey|WideOr32~0\, inst|zxkey|WideOr32~0, spec, 1
instance = comp, \inst|zxkey|WideOr19~3\, inst|zxkey|WideOr19~3, spec, 1
instance = comp, \inst|zxkey|WideOr19~4\, inst|zxkey|WideOr19~4, spec, 1
instance = comp, \inst|zxkey|WideOr19~7\, inst|zxkey|WideOr19~7, spec, 1
instance = comp, \inst|zxkey|WideOr19~5\, inst|zxkey|WideOr19~5, spec, 1
instance = comp, \inst|zxkey|WideOr19~0\, inst|zxkey|WideOr19~0, spec, 1
instance = comp, \inst|zxkey|WideOr19~6\, inst|zxkey|WideOr19~6, spec, 1
instance = comp, \inst|zxkey|WideOr19~8\, inst|zxkey|WideOr19~8, spec, 1
instance = comp, \inst|zxkey|WideOr19~9\, inst|zxkey|WideOr19~9, spec, 1
instance = comp, \inst|zxkey|keymatrix[0][1]~32\, inst|zxkey|keymatrix[0][1]~32, spec, 1
instance = comp, \inst|zxkey|keymatrix[0][1]\, inst|zxkey|keymatrix[0][1], spec, 1
instance = comp, \inst|zxkey|zx_kb_out~10\, inst|zxkey|zx_kb_out~10, spec, 1
instance = comp, \inst|zxkey|WideOr25~1\, inst|zxkey|WideOr25~1, spec, 1
instance = comp, \inst|zxkey|Decoder1~17\, inst|zxkey|Decoder1~17, spec, 1
instance = comp, \inst|zxkey|WideOr25~0\, inst|zxkey|WideOr25~0, spec, 1
instance = comp, \inst|zxkey|WideOr25~2\, inst|zxkey|WideOr25~2, spec, 1
instance = comp, \inst|zxkey|keymatrix[3][1]~38\, inst|zxkey|keymatrix[3][1]~38, spec, 1
instance = comp, \inst|zxkey|keymatrix[3][1]\, inst|zxkey|keymatrix[3][1], spec, 1
instance = comp, \inst|zxkey|keymatrix[2][1]~36\, inst|zxkey|keymatrix[2][1]~36, spec, 1
instance = comp, \inst|zxkey|keymatrix[2][1]~37\, inst|zxkey|keymatrix[2][1]~37, spec, 1
instance = comp, \inst|zxkey|keymatrix[2][1]\, inst|zxkey|keymatrix[2][1], spec, 1
instance = comp, \inst|zxkey|zx_kb_out~11\, inst|zxkey|zx_kb_out~11, spec, 1
instance = comp, \inst|zxkey|Decoder1~21\, inst|zxkey|Decoder1~21, spec, 1
instance = comp, \inst|zxkey|Decoder1~33\, inst|zxkey|Decoder1~33, spec, 1
instance = comp, \inst|zxkey|keymatrix[6][1]~44\, inst|zxkey|keymatrix[6][1]~44, spec, 1
instance = comp, \inst|zxkey|keymatrix[6][1]\, inst|zxkey|keymatrix[6][1], spec, 1
instance = comp, \inst|zxkey|Decoder1~29\, inst|zxkey|Decoder1~29, spec, 1
instance = comp, \inst|zxkey|keymatrix~45\, inst|zxkey|keymatrix~45, spec, 1
instance = comp, \inst|zxkey|keymatrix[7][1]~46\, inst|zxkey|keymatrix[7][1]~46, spec, 1
instance = comp, \inst|zxkey|keymatrix[7][1]~47\, inst|zxkey|keymatrix[7][1]~47, spec, 1
instance = comp, \inst|zxkey|keymatrix[7][1]\, inst|zxkey|keymatrix[7][1], spec, 1
instance = comp, \inst|zxkey|zx_kb_out~13\, inst|zxkey|zx_kb_out~13, spec, 1
instance = comp, \inst|zxkey|zx_kb_out~14\, inst|zxkey|zx_kb_out~14, spec, 1
instance = comp, \inst12|Equal13~0\, inst12|Equal13~0, spec, 1
instance = comp, \inst|Z80|u0|IR[1]~21\, inst|Z80|u0|IR[1]~21, spec, 1
instance = comp, \inst|Z80|u0|IR[1]~22\, inst|Z80|u0|IR[1]~22, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a25\, inst|ROM|altsyncram_component|auto_generated|ram_block1a25, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a1\, inst|ROM|altsyncram_component|auto_generated|ram_block1a1, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a9\, inst|ROM|altsyncram_component|auto_generated|ram_block1a9, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[1]~10\, inst|ROM|altsyncram_component|auto_generated|mux2|result_node[1]~10, spec, 1
instance = comp, \D[1]~input\, D[1]~input, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a17\, inst|ROM|altsyncram_component|auto_generated|ram_block1a17, spec, 1
instance = comp, \inst|Z80|u0|IR[1]~17\, inst|Z80|u0|IR[1]~17, spec, 1
instance = comp, \inst|Z80|u0|IR[1]~23\, inst|Z80|u0|IR[1]~23, spec, 1
instance = comp, \inst|Z80|u0|IR[1]~24\, inst|Z80|u0|IR[1]~24, spec, 1
instance = comp, \inst|cpu_di_bus[3]~19\, inst|cpu_di_bus[3]~19, spec, 1
instance = comp, \inst12|Mux4~22\, inst12|Mux4~22, spec, 1
instance = comp, \inst12|Mux4~23\, inst12|Mux4~23, spec, 1
instance = comp, \inst12|Volume_C[1]\, inst12|Volume_C[1], spec, 1
instance = comp, \inst12|Period_B[1]\, inst12|Period_B[1], spec, 1
instance = comp, \inst|cpu_di_bus[1]~59\, inst|cpu_di_bus[1]~59, spec, 1
instance = comp, \inst12|Mux4~20\, inst12|Mux4~20, spec, 1
instance = comp, \inst12|Mux4~21\, inst12|Mux4~21, spec, 1
instance = comp, \inst12|Period_B[9]\, inst12|Period_B[9], spec, 1
instance = comp, \inst12|Period_E[1]\, inst12|Period_E[1], spec, 1
instance = comp, \inst|cpu_di_bus[1]~60\, inst|cpu_di_bus[1]~60, spec, 1
instance = comp, \inst12|Enable[1]\, inst12|Enable[1], spec, 1
instance = comp, \inst12|Mux4~34\, inst12|Mux4~34, spec, 1
instance = comp, \inst12|Mux4~24\, inst12|Mux4~24, spec, 1
instance = comp, \inst12|Period_N[1]\, inst12|Period_N[1], spec, 1
instance = comp, \inst12|Period_C[1]~feeder\, inst12|Period_C[1]~feeder, spec, 1
instance = comp, \inst12|Period_C[1]\, inst12|Period_C[1], spec, 1
instance = comp, \inst12|Period_E[9]\, inst12|Period_E[9], spec, 1
instance = comp, \inst12|Period_A[1]\, inst12|Period_A[1], spec, 1
instance = comp, \inst12|Mux4~25\, inst12|Mux4~25, spec, 1
instance = comp, \inst12|Mux4~26\, inst12|Mux4~26, spec, 1
instance = comp, \inst12|Volume_A[1]\, inst12|Volume_A[1], spec, 1
instance = comp, \inst|cpu_di_bus[1]~61\, inst|cpu_di_bus[1]~61, spec, 1
instance = comp, \inst|cpu_di_bus[1]~62\, inst|cpu_di_bus[1]~62, spec, 1
instance = comp, \inst|cpu_di_bus[1]~63\, inst|cpu_di_bus[1]~63, spec, 1
instance = comp, \inst|cpu_di_bus[1]~64\, inst|cpu_di_bus[1]~64, spec, 1
instance = comp, \inst|Z80|u0|IR[1]~19\, inst|Z80|u0|IR[1]~19, spec, 1
instance = comp, \inst|Z80|u0|IR[1]~20\, inst|Z80|u0|IR[1]~20, spec, 1
instance = comp, \inst|Z80|u0|IR[1]~2\, inst|Z80|u0|IR[1]~2, spec, 1
instance = comp, \inst|Z80|u0|IR[1]~feeder\, inst|Z80|u0|IR[1]~feeder, spec, 1
instance = comp, \inst|Z80|u0|IR[1]\, inst|Z80|u0|IR[1], spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux244~0\, inst|Z80|u0|mcode|Mux244~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux290~2\, inst|Z80|u0|mcode|Mux290~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux290~3\, inst|Z80|u0|mcode|Mux290~3, spec, 1
instance = comp, \inst|Z80|u0|A[14]~55\, inst|Z80|u0|A[14]~55, spec, 1
instance = comp, \inst|Z80|u0|A[4]~59\, inst|Z80|u0|A[4]~59, spec, 1
instance = comp, \inst|Z80|u0|A~85\, inst|Z80|u0|A~85, spec, 1
instance = comp, \inst|Z80|u0|A~86\, inst|Z80|u0|A~86, spec, 1
instance = comp, \inst|Z80|u0|A~87\, inst|Z80|u0|A~87, spec, 1
instance = comp, \inst|Z80|u0|A~88\, inst|Z80|u0|A~88, spec, 1
instance = comp, \inst|Z80|u0|A[1]\, inst|Z80|u0|A[1], spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a18\, inst|ROM|altsyncram_component|auto_generated|ram_block1a18, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a10\, inst|ROM|altsyncram_component|auto_generated|ram_block1a10, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a2\, inst|ROM|altsyncram_component|auto_generated|ram_block1a2, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[2]~2\, inst|ROM|altsyncram_component|auto_generated|mux2|result_node[2]~2, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a26\, inst|ROM|altsyncram_component|auto_generated|ram_block1a26, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[2]~3\, inst|ROM|altsyncram_component|auto_generated|mux2|result_node[2]~3, spec, 1
instance = comp, \inst12|Period_C[10]~feeder\, inst12|Period_C[10]~feeder, spec, 1
instance = comp, \inst12|Period_C[10]\, inst12|Period_C[10], spec, 1
instance = comp, \inst12|Shape[2]\, inst12|Shape[2], spec, 1
instance = comp, \inst12|Volume_B[2]\, inst12|Volume_B[2], spec, 1
instance = comp, \inst12|Period_A[10]\, inst12|Period_A[10], spec, 1
instance = comp, \inst|cpu_di_bus[2]~25\, inst|cpu_di_bus[2]~25, spec, 1
instance = comp, \inst|cpu_di_bus[2]~26\, inst|cpu_di_bus[2]~26, spec, 1
instance = comp, \inst|zxkey|Decoder1~22\, inst|zxkey|Decoder1~22, spec, 1
instance = comp, \inst|zxkey|Decoder1~39\, inst|zxkey|Decoder1~39, spec, 1
instance = comp, \inst|zxkey|Decoder1~20\, inst|zxkey|Decoder1~20, spec, 1
instance = comp, \inst|zxkey|keymatrix[2][2]~8\, inst|zxkey|keymatrix[2][2]~8, spec, 1
instance = comp, \inst|zxkey|keymatrix[2][2]\, inst|zxkey|keymatrix[2][2], spec, 1
instance = comp, \inst|zxkey|Decoder1~23\, inst|zxkey|Decoder1~23, spec, 1
instance = comp, \inst|zxkey|Selector36~3\, inst|zxkey|Selector36~3, spec, 1
instance = comp, \inst|zxkey|Selector36~4\, inst|zxkey|Selector36~4, spec, 1
instance = comp, \inst|zxkey|Selector36~5\, inst|zxkey|Selector36~5, spec, 1
instance = comp, \inst|zxkey|Selector36~2\, inst|zxkey|Selector36~2, spec, 1
instance = comp, \inst|zxkey|Selector36~9\, inst|zxkey|Selector36~9, spec, 1
instance = comp, \inst|zxkey|numlock~2\, inst|zxkey|numlock~2, spec, 1
instance = comp, \inst|zxkey|numlock\, inst|zxkey|numlock, spec, 1
instance = comp, \inst|zxkey|Selector36~6\, inst|zxkey|Selector36~6, spec, 1
instance = comp, \inst|zxkey|Selector36~7\, inst|zxkey|Selector36~7, spec, 1
instance = comp, \inst|zxkey|Selector36~8\, inst|zxkey|Selector36~8, spec, 1
instance = comp, \inst|zxkey|keymatrix[3][2]~9\, inst|zxkey|keymatrix[3][2]~9, spec, 1
instance = comp, \inst|zxkey|keymatrix[3][2]\, inst|zxkey|keymatrix[3][2], spec, 1
instance = comp, \inst|zxkey|zx_kb_out~1\, inst|zxkey|zx_kb_out~1, spec, 1
instance = comp, \inst|zxkey|Decoder1~40\, inst|zxkey|Decoder1~40, spec, 1
instance = comp, \inst|zxkey|keymatrix[5][2]~13\, inst|zxkey|keymatrix[5][2]~13, spec, 1
instance = comp, \inst|zxkey|keymatrix[5][2]\, inst|zxkey|keymatrix[5][2], spec, 1
instance = comp, \inst|zxkey|Decoder1~25\, inst|zxkey|Decoder1~25, spec, 1
instance = comp, \inst|zxkey|keymatrix~10\, inst|zxkey|keymatrix~10, spec, 1
instance = comp, \inst|zxkey|keymatrix[4][2]~11\, inst|zxkey|keymatrix[4][2]~11, spec, 1
instance = comp, \inst|zxkey|keymatrix[4][2]~12\, inst|zxkey|keymatrix[4][2]~12, spec, 1
instance = comp, \inst|zxkey|keymatrix[4][2]\, inst|zxkey|keymatrix[4][2], spec, 1
instance = comp, \inst|zxkey|zx_kb_out~2\, inst|zxkey|zx_kb_out~2, spec, 1
instance = comp, \inst|zxkey|Decoder1~27\, inst|zxkey|Decoder1~27, spec, 1
instance = comp, \inst|zxkey|Decoder1~28\, inst|zxkey|Decoder1~28, spec, 1
instance = comp, \inst|zxkey|keymatrix[6][2]~14\, inst|zxkey|keymatrix[6][2]~14, spec, 1
instance = comp, \inst|zxkey|keymatrix[6][2]\, inst|zxkey|keymatrix[6][2], spec, 1
instance = comp, \inst|zxkey|keymatrix[7][2]~15\, inst|zxkey|keymatrix[7][2]~15, spec, 1
instance = comp, \inst|zxkey|keymatrix[7][2]\, inst|zxkey|keymatrix[7][2], spec, 1
instance = comp, \inst|zxkey|zx_kb_out~3\, inst|zxkey|zx_kb_out~3, spec, 1
instance = comp, \inst|zxkey|Decoder1~16\, inst|zxkey|Decoder1~16, spec, 1
instance = comp, \inst|zxkey|keymatrix[0][2]~1\, inst|zxkey|keymatrix[0][2]~1, spec, 1
instance = comp, \inst|zxkey|WideOr18~0\, inst|zxkey|WideOr18~0, spec, 1
instance = comp, \inst|zxkey|keymatrix[0][2]~2\, inst|zxkey|keymatrix[0][2]~2, spec, 1
instance = comp, \inst|zxkey|keymatrix[0][3]~0\, inst|zxkey|keymatrix[0][3]~0, spec, 1
instance = comp, \inst|zxkey|keymatrix[0][2]~3\, inst|zxkey|keymatrix[0][2]~3, spec, 1
instance = comp, \inst|zxkey|keymatrix[0][2]\, inst|zxkey|keymatrix[0][2], spec, 1
instance = comp, \inst|zxkey|Decoder1~18\, inst|zxkey|Decoder1~18, spec, 1
instance = comp, \inst|zxkey|keymatrix[1][2]~4\, inst|zxkey|keymatrix[1][2]~4, spec, 1
instance = comp, \inst|zxkey|keymatrix[1][2]~6\, inst|zxkey|keymatrix[1][2]~6, spec, 1
instance = comp, \inst|zxkey|keymatrix[1][2]~7\, inst|zxkey|keymatrix[1][2]~7, spec, 1
instance = comp, \inst|zxkey|keymatrix[1][2]\, inst|zxkey|keymatrix[1][2], spec, 1
instance = comp, \inst|zxkey|zx_kb_out~0\, inst|zxkey|zx_kb_out~0, spec, 1
instance = comp, \inst|zxkey|zx_kb_out~4\, inst|zxkey|zx_kb_out~4, spec, 1
instance = comp, \D[2]~input\, D[2]~input, spec, 1
instance = comp, \inst|cpu_di_bus[2]~30\, inst|cpu_di_bus[2]~30, spec, 1
instance = comp, \inst12|Period_E[2]\, inst12|Period_E[2], spec, 1
instance = comp, \inst12|Period_B[10]\, inst12|Period_B[10], spec, 1
instance = comp, \inst12|Period_B[2]~feeder\, inst12|Period_B[2]~feeder, spec, 1
instance = comp, \inst12|Period_B[2]\, inst12|Period_B[2], spec, 1
instance = comp, \inst12|Volume_C[2]\, inst12|Volume_C[2], spec, 1
instance = comp, \inst|cpu_di_bus[2]~17\, inst|cpu_di_bus[2]~17, spec, 1
instance = comp, \inst|cpu_di_bus[2]~18\, inst|cpu_di_bus[2]~18, spec, 1
instance = comp, \inst12|Enable[2]\, inst12|Enable[2], spec, 1
instance = comp, \inst12|Period_N[2]\, inst12|Period_N[2], spec, 1
instance = comp, \inst12|Period_C[2]\, inst12|Period_C[2], spec, 1
instance = comp, \inst12|Period_E[10]\, inst12|Period_E[10], spec, 1
instance = comp, \inst12|Period_A[2]\, inst12|Period_A[2], spec, 1
instance = comp, \inst12|Volume_A[2]\, inst12|Volume_A[2], spec, 1
instance = comp, \inst|cpu_di_bus[2]~21\, inst|cpu_di_bus[2]~21, spec, 1
instance = comp, \inst|cpu_di_bus[2]~22\, inst|cpu_di_bus[2]~22, spec, 1
instance = comp, \inst|cpu_di_bus[2]~23\, inst|cpu_di_bus[2]~23, spec, 1
instance = comp, \inst|cpu_di_bus[2]~24\, inst|cpu_di_bus[2]~24, spec, 1
instance = comp, \inst|cpu_di_bus[2]~31\, inst|cpu_di_bus[2]~31, spec, 1
instance = comp, \inst|cpu_di_bus[2]~32\, inst|cpu_di_bus[2]~32, spec, 1
instance = comp, \inst|Z80|u0|IR[2]~1\, inst|Z80|u0|IR[2]~1, spec, 1
instance = comp, \inst|Z80|u0|IR[2]~feeder\, inst|Z80|u0|IR[2]~feeder, spec, 1
instance = comp, \inst|Z80|u0|IR[2]\, inst|Z80|u0|IR[2], spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~86\, inst|Z80|u0|alu|Q_t~86, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux268~0\, inst|Z80|u0|mcode|Mux268~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux268~1\, inst|Z80|u0|mcode|Mux268~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux268~2\, inst|Z80|u0|mcode|Mux268~2, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~26\, inst|Z80|u0|TmpAddr~26, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr~49\, inst|Z80|u0|TmpAddr~49, spec, 1
instance = comp, \inst|Z80|u0|TmpAddr[14]\, inst|Z80|u0|TmpAddr[14], spec, 1
instance = comp, \inst|Z80|u0|A~13\, inst|Z80|u0|A~13, spec, 1
instance = comp, \inst|Z80|u0|A~14\, inst|Z80|u0|A~14, spec, 1
instance = comp, \inst|Z80|u0|A~15\, inst|Z80|u0|A~15, spec, 1
instance = comp, \inst|Z80|u0|A~16\, inst|Z80|u0|A~16, spec, 1
instance = comp, \inst|Z80|u0|A~18\, inst|Z80|u0|A~18, spec, 1
instance = comp, \inst|Z80|u0|A[14]\, inst|Z80|u0|A[14], spec, 1
instance = comp, \inst|cpu_di_bus~8\, inst|cpu_di_bus~8, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a27\, inst|ROM|altsyncram_component|auto_generated|ram_block1a27, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a19\, inst|ROM|altsyncram_component|auto_generated|ram_block1a19, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a3\, inst|ROM|altsyncram_component|auto_generated|ram_block1a3, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[3]~11\, inst|ROM|altsyncram_component|auto_generated|mux2|result_node[3]~11, spec, 1
instance = comp, \D[3]~input\, D[3]~input, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a11\, inst|ROM|altsyncram_component|auto_generated|ram_block1a11, spec, 1
instance = comp, \inst|Z80|u0|IR[3]~25\, inst|Z80|u0|IR[3]~25, spec, 1
instance = comp, \inst|Z80|u0|IR[3]~31\, inst|Z80|u0|IR[3]~31, spec, 1
instance = comp, \inst|zxkey|keymatrix[3][3]~56\, inst|zxkey|keymatrix[3][3]~56, spec, 1
instance = comp, \inst|zxkey|keymatrix[3][3]~57\, inst|zxkey|keymatrix[3][3]~57, spec, 1
instance = comp, \inst|zxkey|keymatrix[3][3]~58\, inst|zxkey|keymatrix[3][3]~58, spec, 1
instance = comp, \inst|zxkey|keymatrix[3][3]~59\, inst|zxkey|keymatrix[3][3]~59, spec, 1
instance = comp, \inst|zxkey|keymatrix[3][3]\, inst|zxkey|keymatrix[3][3], spec, 1
instance = comp, \inst|zxkey|Decoder1~34\, inst|zxkey|Decoder1~34, spec, 1
instance = comp, \inst|zxkey|keymatrix[2][3]~55\, inst|zxkey|keymatrix[2][3]~55, spec, 1
instance = comp, \inst|zxkey|keymatrix[2][3]\, inst|zxkey|keymatrix[2][3], spec, 1
instance = comp, \inst|zxkey|zx_kb_out~16\, inst|zxkey|zx_kb_out~16, spec, 1
instance = comp, \inst|zxkey|Decoder1~35\, inst|zxkey|Decoder1~35, spec, 1
instance = comp, \inst|zxkey|keymatrix[5][3]~63\, inst|zxkey|keymatrix[5][3]~63, spec, 1
instance = comp, \inst|zxkey|keymatrix[5][3]\, inst|zxkey|keymatrix[5][3], spec, 1
instance = comp, \inst|zxkey|keymatrix[4][3]~60\, inst|zxkey|keymatrix[4][3]~60, spec, 1
instance = comp, \inst|zxkey|keymatrix[4][3]~61\, inst|zxkey|keymatrix[4][3]~61, spec, 1
instance = comp, \inst|zxkey|keymatrix[4][3]~62\, inst|zxkey|keymatrix[4][3]~62, spec, 1
instance = comp, \inst|zxkey|keymatrix[4][3]\, inst|zxkey|keymatrix[4][3], spec, 1
instance = comp, \inst|zxkey|zx_kb_out~17\, inst|zxkey|zx_kb_out~17, spec, 1
instance = comp, \inst|zxkey|Decoder1~42\, inst|zxkey|Decoder1~42, spec, 1
instance = comp, \inst|zxkey|keymatrix[6][3]~64\, inst|zxkey|keymatrix[6][3]~64, spec, 1
instance = comp, \inst|zxkey|keymatrix[6][3]\, inst|zxkey|keymatrix[6][3], spec, 1
instance = comp, \inst|zxkey|Decoder1~41\, inst|zxkey|Decoder1~41, spec, 1
instance = comp, \inst|zxkey|keymatrix[7][3]~65\, inst|zxkey|keymatrix[7][3]~65, spec, 1
instance = comp, \inst|zxkey|keymatrix[7][3]\, inst|zxkey|keymatrix[7][3], spec, 1
instance = comp, \inst|zxkey|zx_kb_out~18\, inst|zxkey|zx_kb_out~18, spec, 1
instance = comp, \inst|zxkey|keymatrix~48\, inst|zxkey|keymatrix~48, spec, 1
instance = comp, \inst|zxkey|keymatrix[0][3]~49\, inst|zxkey|keymatrix[0][3]~49, spec, 1
instance = comp, \inst|zxkey|keymatrix[0][3]~50\, inst|zxkey|keymatrix[0][3]~50, spec, 1
instance = comp, \inst|zxkey|keymatrix[0][3]\, inst|zxkey|keymatrix[0][3], spec, 1
instance = comp, \inst|zxkey|keymatrix[1][3]~51\, inst|zxkey|keymatrix[1][3]~51, spec, 1
instance = comp, \inst|zxkey|keymatrix[1][3]~52\, inst|zxkey|keymatrix[1][3]~52, spec, 1
instance = comp, \inst|zxkey|keymatrix[1][3]~53\, inst|zxkey|keymatrix[1][3]~53, spec, 1
instance = comp, \inst|zxkey|keymatrix[1][3]~54\, inst|zxkey|keymatrix[1][3]~54, spec, 1
instance = comp, \inst|zxkey|keymatrix[1][3]\, inst|zxkey|keymatrix[1][3], spec, 1
instance = comp, \inst|zxkey|zx_kb_out~15\, inst|zxkey|zx_kb_out~15, spec, 1
instance = comp, \inst|zxkey|zx_kb_out~19\, inst|zxkey|zx_kb_out~19, spec, 1
instance = comp, \inst|Z80|u0|IR[3]~29\, inst|Z80|u0|IR[3]~29, spec, 1
instance = comp, \inst|Z80|u0|IR[3]~32\, inst|Z80|u0|IR[3]~32, spec, 1
instance = comp, \inst12|Period_C[11]\, inst12|Period_C[11], spec, 1
instance = comp, \inst12|Shape[3]\, inst12|Shape[3], spec, 1
instance = comp, \inst12|Period_A[11]\, inst12|Period_A[11], spec, 1
instance = comp, \inst12|Volume_B[3]\, inst12|Volume_B[3], spec, 1
instance = comp, \inst|cpu_di_bus[3]~65\, inst|cpu_di_bus[3]~65, spec, 1
instance = comp, \inst|cpu_di_bus[3]~66\, inst|cpu_di_bus[3]~66, spec, 1
instance = comp, \inst|Z80|u0|IR[3]~26\, inst|Z80|u0|IR[3]~26, spec, 1
instance = comp, \inst|Z80|u0|IR[3]~30\, inst|Z80|u0|IR[3]~30, spec, 1
instance = comp, \inst12|Period_N[3]\, inst12|Period_N[3], spec, 1
instance = comp, \inst12|Enable[3]\, inst12|Enable[3], spec, 1
instance = comp, \inst12|Period_E[3]\, inst12|Period_E[3], spec, 1
instance = comp, \inst12|Period_B[11]\, inst12|Period_B[11], spec, 1
instance = comp, \inst12|Volume_C[3]\, inst12|Volume_C[3], spec, 1
instance = comp, \inst12|Period_B[3]\, inst12|Period_B[3], spec, 1
instance = comp, \inst|cpu_di_bus[3]~67\, inst|cpu_di_bus[3]~67, spec, 1
instance = comp, \inst|cpu_di_bus[3]~68\, inst|cpu_di_bus[3]~68, spec, 1
instance = comp, \inst12|Period_E[11]\, inst12|Period_E[11], spec, 1
instance = comp, \inst12|Period_C[3]\, inst12|Period_C[3], spec, 1
instance = comp, \inst12|Period_A[3]\, inst12|Period_A[3], spec, 1
instance = comp, \inst12|Volume_A[3]\, inst12|Volume_A[3], spec, 1
instance = comp, \inst|cpu_di_bus[3]~69\, inst|cpu_di_bus[3]~69, spec, 1
instance = comp, \inst|cpu_di_bus[3]~70\, inst|cpu_di_bus[3]~70, spec, 1
instance = comp, \inst|cpu_di_bus[3]~71\, inst|cpu_di_bus[3]~71, spec, 1
instance = comp, \inst|cpu_di_bus[3]~72\, inst|cpu_di_bus[3]~72, spec, 1
instance = comp, \inst|Z80|u0|IR[3]~27\, inst|Z80|u0|IR[3]~27, spec, 1
instance = comp, \inst|Z80|u0|IR[3]~28\, inst|Z80|u0|IR[3]~28, spec, 1
instance = comp, \inst|Z80|u0|IR[3]~5\, inst|Z80|u0|IR[3]~5, spec, 1
instance = comp, \inst|Z80|u0|IR[3]~feeder\, inst|Z80|u0|IR[3]~feeder, spec, 1
instance = comp, \inst|Z80|u0|IR[3]\, inst|Z80|u0|IR[3], spec, 1
instance = comp, \inst|Z80|u0|Alternate~3\, inst|Z80|u0|Alternate~3, spec, 1
instance = comp, \inst|Z80|u0|XY_State[0]~1\, inst|Z80|u0|XY_State[0]~1, spec, 1
instance = comp, \inst|Z80|u0|ISet[0]~2\, inst|Z80|u0|ISet[0]~2, spec, 1
instance = comp, \inst|Z80|u0|ISet[0]~4\, inst|Z80|u0|ISet[0]~4, spec, 1
instance = comp, \inst|Z80|u0|ISet[0]~5\, inst|Z80|u0|ISet[0]~5, spec, 1
instance = comp, \inst|Z80|u0|ISet[0]\, inst|Z80|u0|ISet[0], spec, 1
instance = comp, \inst|Z80|u0|ACC[5]~40\, inst|Z80|u0|ACC[5]~40, spec, 1
instance = comp, \inst|Z80|u0|ACC[5]~12\, inst|Z80|u0|ACC[5]~12, spec, 1
instance = comp, \inst|Z80|u0|Ap[0]~feeder\, inst|Z80|u0|Ap[0]~feeder, spec, 1
instance = comp, \inst|Z80|u0|Ap[0]\, inst|Z80|u0|Ap[0], spec, 1
instance = comp, \inst|Z80|u0|ACC~35\, inst|Z80|u0|ACC~35, spec, 1
instance = comp, \inst|Z80|u0|ACC~36\, inst|Z80|u0|ACC~36, spec, 1
instance = comp, \inst|Z80|u0|ACC~37\, inst|Z80|u0|ACC~37, spec, 1
instance = comp, \inst|Z80|u0|ACC[0]\, inst|Z80|u0|ACC[0], spec, 1
instance = comp, \inst|Z80|u0|ACC[0]~_wirecell\, inst|Z80|u0|ACC[0]~_wirecell, spec, 1
instance = comp, \inst|Z80|u0|R[0]\, inst|Z80|u0|R[0], spec, 1
instance = comp, \inst|Z80|u0|A~89\, inst|Z80|u0|A~89, spec, 1
instance = comp, \inst|Z80|u0|A~90\, inst|Z80|u0|A~90, spec, 1
instance = comp, \inst|Z80|u0|A~91\, inst|Z80|u0|A~91, spec, 1
instance = comp, \inst|Z80|u0|A~92\, inst|Z80|u0|A~92, spec, 1
instance = comp, \inst|Z80|u0|A[0]\, inst|Z80|u0|A[0], spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a20\, inst|ROM|altsyncram_component|auto_generated|ram_block1a20, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a4\, inst|ROM|altsyncram_component|auto_generated|ram_block1a4, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[4]~12\, inst|ROM|altsyncram_component|auto_generated|mux2|result_node[4]~12, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a28\, inst|ROM|altsyncram_component|auto_generated|ram_block1a28, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a12\, inst|ROM|altsyncram_component|auto_generated|ram_block1a12, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[4]~13\, inst|ROM|altsyncram_component|auto_generated|mux2|result_node[4]~13, spec, 1
instance = comp, \D[4]~input\, D[4]~input, spec, 1
instance = comp, \inst|cpu_di_bus[4]~73\, inst|cpu_di_bus[4]~73, spec, 1
instance = comp, \inst|zxkey|Decoder1~36\, inst|zxkey|Decoder1~36, spec, 1
instance = comp, \inst|zxkey|keymatrix[1][4]~66\, inst|zxkey|keymatrix[1][4]~66, spec, 1
instance = comp, \inst|zxkey|keymatrix[1][4]\, inst|zxkey|keymatrix[1][4], spec, 1
instance = comp, \inst|zxkey|keymatrix~67\, inst|zxkey|keymatrix~67, spec, 1
instance = comp, \inst|zxkey|keymatrix[0][4]~68\, inst|zxkey|keymatrix[0][4]~68, spec, 1
instance = comp, \inst|zxkey|keymatrix[0][4]~69\, inst|zxkey|keymatrix[0][4]~69, spec, 1
instance = comp, \inst|zxkey|keymatrix[0][4]\, inst|zxkey|keymatrix[0][4], spec, 1
instance = comp, \inst|cpu_di_bus~82\, inst|cpu_di_bus~82, spec, 1
instance = comp, \inst|zxkey|keymatrix[6][4]~80\, inst|zxkey|keymatrix[6][4]~80, spec, 1
instance = comp, \inst|zxkey|keymatrix[6][4]\, inst|zxkey|keymatrix[6][4], spec, 1
instance = comp, \inst|zxkey|WideOr31~0\, inst|zxkey|WideOr31~0, spec, 1
instance = comp, \inst|zxkey|Decoder1~38\, inst|zxkey|Decoder1~38, spec, 1
instance = comp, \inst|zxkey|keymatrix[7][4]~78\, inst|zxkey|keymatrix[7][4]~78, spec, 1
instance = comp, \inst|zxkey|keymatrix[7][4]~79\, inst|zxkey|keymatrix[7][4]~79, spec, 1
instance = comp, \inst|zxkey|keymatrix[7][4]\, inst|zxkey|keymatrix[7][4], spec, 1
instance = comp, \inst|cpu_di_bus~85\, inst|cpu_di_bus~85, spec, 1
instance = comp, \inst|zxkey|Decoder1~43\, inst|zxkey|Decoder1~43, spec, 1
instance = comp, \inst|zxkey|keymatrix[5][4]~73\, inst|zxkey|keymatrix[5][4]~73, spec, 1
instance = comp, \inst|zxkey|keymatrix[5][4]\, inst|zxkey|keymatrix[5][4], spec, 1
instance = comp, \inst|zxkey|Selector37~0\, inst|zxkey|Selector37~0, spec, 1
instance = comp, \inst|zxkey|keymatrix[4][4]~74\, inst|zxkey|keymatrix[4][4]~74, spec, 1
instance = comp, \inst|zxkey|keymatrix[4][4]~75\, inst|zxkey|keymatrix[4][4]~75, spec, 1
instance = comp, \inst|zxkey|keymatrix[4][4]~76\, inst|zxkey|keymatrix[4][4]~76, spec, 1
instance = comp, \inst|zxkey|keymatrix[4][4]~77\, inst|zxkey|keymatrix[4][4]~77, spec, 1
instance = comp, \inst|zxkey|keymatrix[4][4]\, inst|zxkey|keymatrix[4][4], spec, 1
instance = comp, \inst|cpu_di_bus~84\, inst|cpu_di_bus~84, spec, 1
instance = comp, \inst|zxkey|Decoder1~37\, inst|zxkey|Decoder1~37, spec, 1
instance = comp, \inst|zxkey|keymatrix[2][4]~72\, inst|zxkey|keymatrix[2][4]~72, spec, 1
instance = comp, \inst|zxkey|keymatrix[2][4]\, inst|zxkey|keymatrix[2][4], spec, 1
instance = comp, \inst|zxkey|Selector35~6\, inst|zxkey|Selector35~6, spec, 1
instance = comp, \inst|zxkey|Selector35~7\, inst|zxkey|Selector35~7, spec, 1
instance = comp, \inst|zxkey|Selector35~4\, inst|zxkey|Selector35~4, spec, 1
instance = comp, \inst|zxkey|Selector35~5\, inst|zxkey|Selector35~5, spec, 1
instance = comp, \inst|zxkey|Selector35~8\, inst|zxkey|Selector35~8, spec, 1
instance = comp, \inst|zxkey|keymatrix[3][4]~70\, inst|zxkey|keymatrix[3][4]~70, spec, 1
instance = comp, \inst|zxkey|keymatrix[3][4]~71\, inst|zxkey|keymatrix[3][4]~71, spec, 1
instance = comp, \inst|zxkey|keymatrix[3][4]\, inst|zxkey|keymatrix[3][4], spec, 1
instance = comp, \inst|cpu_di_bus~83\, inst|cpu_di_bus~83, spec, 1
instance = comp, \inst|cpu_di_bus~86\, inst|cpu_di_bus~86, spec, 1
instance = comp, \inst|AY_D_OUT[4]~7\, inst|AY_D_OUT[4]~7, spec, 1
instance = comp, \inst12|Enable[4]\, inst12|Enable[4], spec, 1
instance = comp, \inst12|Period_E[4]\, inst12|Period_E[4], spec, 1
instance = comp, \inst12|Volume_B[4]\, inst12|Volume_B[4], spec, 1
instance = comp, \inst|cpu_di_bus~74\, inst|cpu_di_bus~74, spec, 1
instance = comp, \inst|cpu_di_bus~75\, inst|cpu_di_bus~75, spec, 1
instance = comp, \inst12|Period_A[4]\, inst12|Period_A[4], spec, 1
instance = comp, \inst12|Period_B[4]\, inst12|Period_B[4], spec, 1
instance = comp, \inst|cpu_di_bus~76\, inst|cpu_di_bus~76, spec, 1
instance = comp, \inst12|Period_E[12]\, inst12|Period_E[12], spec, 1
instance = comp, \inst|cpu_di_bus~79\, inst|cpu_di_bus~79, spec, 1
instance = comp, \inst12|Period_N[4]\, inst12|Period_N[4], spec, 1
instance = comp, \inst12|Period_C[4]\, inst12|Period_C[4], spec, 1
instance = comp, \inst12|Volume_A[4]\, inst12|Volume_A[4], spec, 1
instance = comp, \inst12|Volume_C[4]\, inst12|Volume_C[4], spec, 1
instance = comp, \inst|cpu_di_bus~77\, inst|cpu_di_bus~77, spec, 1
instance = comp, \inst|cpu_di_bus~78\, inst|cpu_di_bus~78, spec, 1
instance = comp, \inst|cpu_di_bus~80\, inst|cpu_di_bus~80, spec, 1
instance = comp, \inst|cpu_di_bus~81\, inst|cpu_di_bus~81, spec, 1
instance = comp, \inst|cpu_di_bus~87\, inst|cpu_di_bus~87, spec, 1
instance = comp, \inst|Z80|u0|IR[4]~6\, inst|Z80|u0|IR[4]~6, spec, 1
instance = comp, \inst|Z80|DI_Reg[4]\, inst|Z80|DI_Reg[4], spec, 1
instance = comp, \inst|Z80|u0|BusB~52\, inst|Z80|u0|BusB~52, spec, 1
instance = comp, \inst|Z80|u0|BusB~50\, inst|Z80|u0|BusB~50, spec, 1
instance = comp, \inst|Z80|u0|BusB~51\, inst|Z80|u0|BusB~51, spec, 1
instance = comp, \inst|Z80|u0|BusB~53\, inst|Z80|u0|BusB~53, spec, 1
instance = comp, \inst|Z80|u0|BusB~54\, inst|Z80|u0|BusB~54, spec, 1
instance = comp, \inst|Z80|u0|BusB~55\, inst|Z80|u0|BusB~55, spec, 1
instance = comp, \inst|Z80|u0|BusB[4]\, inst|Z80|u0|BusB[4], spec, 1
instance = comp, \inst|Z80|u0|alu|Mux34~2\, inst|Z80|u0|alu|Mux34~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~245\, inst|Z80|u0|alu|Q_t~245, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux34~0\, inst|Z80|u0|alu|Mux34~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux34~1\, inst|Z80|u0|alu|Mux34~1, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux34~3\, inst|Z80|u0|alu|Mux34~3, spec, 1
instance = comp, \inst|Z80|u0|Save_Mux[4]~14\, inst|Z80|u0|Save_Mux[4]~14, spec, 1
instance = comp, \inst|Z80|u0|Save_Mux[4]~15\, inst|Z80|u0|Save_Mux[4]~15, spec, 1
instance = comp, \inst|Z80|u0|DO[4]~7\, inst|Z80|u0|DO[4]~7, spec, 1
instance = comp, \inst|Z80|u0|DO~27\, inst|Z80|u0|DO~27, spec, 1
instance = comp, \inst|Z80|u0|DO~28\, inst|Z80|u0|DO~28, spec, 1
instance = comp, \inst|Z80|u0|DO[4]\, inst|Z80|u0|DO[4], spec, 1
instance = comp, \inst|page_reg_disable\, inst|page_reg_disable, spec, 1
instance = comp, \inst|process_15~1\, inst|process_15~1, spec, 1
instance = comp, \inst|process_15~2\, inst|process_15~2, spec, 1
instance = comp, \inst|page_rom_sel\, inst|page_rom_sel, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|address_reg_a[1]~feeder\, inst|ROM|altsyncram_component|auto_generated|address_reg_a[1]~feeder, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|address_reg_a[1]\, inst|ROM|altsyncram_component|auto_generated|address_reg_a[1], spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a24\, inst|ROM|altsyncram_component|auto_generated|ram_block1a24, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a16\, inst|ROM|altsyncram_component|auto_generated|ram_block1a16, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a0\, inst|ROM|altsyncram_component|auto_generated|ram_block1a0, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a8\, inst|ROM|altsyncram_component|auto_generated|ram_block1a8, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[0]~8\, inst|ROM|altsyncram_component|auto_generated|mux2|result_node[0]~8, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[0]~9\, inst|ROM|altsyncram_component|auto_generated|mux2|result_node[0]~9, spec, 1
instance = comp, \inst12|Volume_C[0]\, inst12|Volume_C[0], spec, 1
instance = comp, \inst12|Period_B[0]\, inst12|Period_B[0], spec, 1
instance = comp, \inst|cpu_di_bus[0]~46\, inst|cpu_di_bus[0]~46, spec, 1
instance = comp, \inst12|Period_B[8]\, inst12|Period_B[8], spec, 1
instance = comp, \inst12|Period_E[0]\, inst12|Period_E[0], spec, 1
instance = comp, \inst|cpu_di_bus[0]~47\, inst|cpu_di_bus[0]~47, spec, 1
instance = comp, \inst12|Enable[0]\, inst12|Enable[0], spec, 1
instance = comp, \inst12|Period_N[0]\, inst12|Period_N[0], spec, 1
instance = comp, \inst12|Period_E[8]\, inst12|Period_E[8], spec, 1
instance = comp, \inst12|Period_C[0]\, inst12|Period_C[0], spec, 1
instance = comp, \inst12|Period_A[0]\, inst12|Period_A[0], spec, 1
instance = comp, \inst12|Volume_A[0]\, inst12|Volume_A[0], spec, 1
instance = comp, \inst|cpu_di_bus[0]~48\, inst|cpu_di_bus[0]~48, spec, 1
instance = comp, \inst|cpu_di_bus[0]~49\, inst|cpu_di_bus[0]~49, spec, 1
instance = comp, \inst|cpu_di_bus[0]~50\, inst|cpu_di_bus[0]~50, spec, 1
instance = comp, \inst|cpu_di_bus[0]~51\, inst|cpu_di_bus[0]~51, spec, 1
instance = comp, \D[0]~input\, D[0]~input, spec, 1
instance = comp, \inst|zxkey|Decoder1~31\, inst|zxkey|Decoder1~31, spec, 1
instance = comp, \inst|zxkey|keymatrix[6][0]~30\, inst|zxkey|keymatrix[6][0]~30, spec, 1
instance = comp, \inst|zxkey|keymatrix[6][0]\, inst|zxkey|keymatrix[6][0], spec, 1
instance = comp, \inst|zxkey|WideOr32~2\, inst|zxkey|WideOr32~2, spec, 1
instance = comp, \inst|zxkey|WideOr32~3\, inst|zxkey|WideOr32~3, spec, 1
instance = comp, \inst|zxkey|WideOr32~4\, inst|zxkey|WideOr32~4, spec, 1
instance = comp, \inst|zxkey|WideOr32~5\, inst|zxkey|WideOr32~5, spec, 1
instance = comp, \inst|zxkey|WideOr32~7\, inst|zxkey|WideOr32~7, spec, 1
instance = comp, \inst|zxkey|WideOr32~6\, inst|zxkey|WideOr32~6, spec, 1
instance = comp, \inst|zxkey|WideOr32~8\, inst|zxkey|WideOr32~8, spec, 1
instance = comp, \inst|zxkey|WideOr32~1\, inst|zxkey|WideOr32~1, spec, 1
instance = comp, \inst|zxkey|WideOr32~9\, inst|zxkey|WideOr32~9, spec, 1
instance = comp, \inst|zxkey|keymatrix[7][0]~31\, inst|zxkey|keymatrix[7][0]~31, spec, 1
instance = comp, \inst|zxkey|keymatrix[7][0]\, inst|zxkey|keymatrix[7][0], spec, 1
instance = comp, \inst|zxkey|zx_kb_out~8\, inst|zxkey|zx_kb_out~8, spec, 1
instance = comp, \inst|zxkey|Decoder1~30\, inst|zxkey|Decoder1~30, spec, 1
instance = comp, \inst|zxkey|keymatrix[5][0]~29\, inst|zxkey|keymatrix[5][0]~29, spec, 1
instance = comp, \inst|zxkey|keymatrix[5][0]\, inst|zxkey|keymatrix[5][0], spec, 1
instance = comp, \inst|zxkey|WideOr30~0\, inst|zxkey|WideOr30~0, spec, 1
instance = comp, \inst|zxkey|keymatrix[4][0]~25\, inst|zxkey|keymatrix[4][0]~25, spec, 1
instance = comp, \inst|zxkey|keymatrix[4][0]~26\, inst|zxkey|keymatrix[4][0]~26, spec, 1
instance = comp, \inst|zxkey|keymatrix[4][0]~27\, inst|zxkey|keymatrix[4][0]~27, spec, 1
instance = comp, \inst|zxkey|keymatrix[4][0]~28\, inst|zxkey|keymatrix[4][0]~28, spec, 1
instance = comp, \inst|zxkey|keymatrix[4][0]\, inst|zxkey|keymatrix[4][0], spec, 1
instance = comp, \inst|zxkey|zx_kb_out~7\, inst|zxkey|zx_kb_out~7, spec, 1
instance = comp, \inst|zxkey|keymatrix[0][0]~16\, inst|zxkey|keymatrix[0][0]~16, spec, 1
instance = comp, \inst|zxkey|keymatrix[0][0]\, inst|zxkey|keymatrix[0][0], spec, 1
instance = comp, \inst|zxkey|keymatrix[1][0]~17\, inst|zxkey|keymatrix[1][0]~17, spec, 1
instance = comp, \inst|zxkey|keymatrix[1][0]~18\, inst|zxkey|keymatrix[1][0]~18, spec, 1
instance = comp, \inst|zxkey|keymatrix[1][0]\, inst|zxkey|keymatrix[1][0], spec, 1
instance = comp, \inst|zxkey|zx_kb_out~5\, inst|zxkey|zx_kb_out~5, spec, 1
instance = comp, \inst|zxkey|keymatrix[2][0]~19\, inst|zxkey|keymatrix[2][0]~19, spec, 1
instance = comp, \inst|zxkey|keymatrix[2][0]~20\, inst|zxkey|keymatrix[2][0]~20, spec, 1
instance = comp, \inst|zxkey|keymatrix[2][0]~21\, inst|zxkey|keymatrix[2][0]~21, spec, 1
instance = comp, \inst|zxkey|keymatrix[2][0]\, inst|zxkey|keymatrix[2][0], spec, 1
instance = comp, \inst|zxkey|keymatrix[3][0]~22\, inst|zxkey|keymatrix[3][0]~22, spec, 1
instance = comp, \inst|zxkey|keymatrix[3][0]~23\, inst|zxkey|keymatrix[3][0]~23, spec, 1
instance = comp, \inst|zxkey|keymatrix[3][0]~24\, inst|zxkey|keymatrix[3][0]~24, spec, 1
instance = comp, \inst|zxkey|keymatrix[3][0]\, inst|zxkey|keymatrix[3][0], spec, 1
instance = comp, \inst|zxkey|zx_kb_out~6\, inst|zxkey|zx_kb_out~6, spec, 1
instance = comp, \inst|zxkey|zx_kb_out~9\, inst|zxkey|zx_kb_out~9, spec, 1
instance = comp, \inst|cpu_di_bus[0]~54\, inst|cpu_di_bus[0]~54, spec, 1
instance = comp, \inst12|Shape[0]\, inst12|Shape[0], spec, 1
instance = comp, \inst12|Volume_B[0]\, inst12|Volume_B[0], spec, 1
instance = comp, \inst12|Period_A[8]\, inst12|Period_A[8], spec, 1
instance = comp, \inst|cpu_di_bus[0]~52\, inst|cpu_di_bus[0]~52, spec, 1
instance = comp, \inst12|Period_C[8]\, inst12|Period_C[8], spec, 1
instance = comp, \inst|cpu_di_bus[0]~53\, inst|cpu_di_bus[0]~53, spec, 1
instance = comp, \inst|cpu_di_bus[0]~55\, inst|cpu_di_bus[0]~55, spec, 1
instance = comp, \inst|cpu_di_bus[0]~56\, inst|cpu_di_bus[0]~56, spec, 1
instance = comp, \inst|Z80|u0|IR[0]~3\, inst|Z80|u0|IR[0]~3, spec, 1
instance = comp, \inst|Z80|u0|IR[0]~feeder\, inst|Z80|u0|IR[0]~feeder, spec, 1
instance = comp, \inst|Z80|u0|IR[0]\, inst|Z80|u0|IR[0], spec, 1
instance = comp, \inst|Z80|u0|mcode|IMode[1]~5\, inst|Z80|u0|mcode|IMode[1]~5, spec, 1
instance = comp, \inst|Z80|u0|mcode|IMode[1]~7\, inst|Z80|u0|mcode|IMode[1]~7, spec, 1
instance = comp, \inst|Z80|u0|IStatus[1]\, inst|Z80|u0|IStatus[1], spec, 1
instance = comp, \inst|Z80|u0|process_0~6\, inst|Z80|u0|process_0~6, spec, 1
instance = comp, \inst|Z80|u0|IR[7]\, inst|Z80|u0|IR[7], spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux276~0\, inst|Z80|u0|mcode|Mux276~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux276~1\, inst|Z80|u0|mcode|Mux276~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux276~2\, inst|Z80|u0|mcode|Mux276~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux277~7\, inst|Z80|u0|mcode|Mux277~7, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux277~9\, inst|Z80|u0|mcode|Mux277~9, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux277~10\, inst|Z80|u0|mcode|Mux277~10, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux277~11\, inst|Z80|u0|mcode|Mux277~11, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux277~12\, inst|Z80|u0|mcode|Mux277~12, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux277~2\, inst|Z80|u0|mcode|Mux277~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux277~5\, inst|Z80|u0|mcode|Mux277~5, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux277~6\, inst|Z80|u0|mcode|Mux277~6, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux277~3\, inst|Z80|u0|mcode|Mux277~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux277~4\, inst|Z80|u0|mcode|Mux277~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux277~14\, inst|Z80|u0|mcode|Mux277~14, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux277~13\, inst|Z80|u0|mcode|Mux277~13, spec, 1
instance = comp, \inst|Z80|u0|process_1~7\, inst|Z80|u0|process_1~7, spec, 1
instance = comp, \inst|Z80|u0|process_1~8\, inst|Z80|u0|process_1~8, spec, 1
instance = comp, \inst|Z80|u0|IncDecZ~0\, inst|Z80|u0|IncDecZ~0, spec, 1
instance = comp, \inst|Z80|u0|Equal24~3\, inst|Z80|u0|Equal24~3, spec, 1
instance = comp, \inst|Z80|u0|Equal24~4\, inst|Z80|u0|Equal24~4, spec, 1
instance = comp, \inst|Z80|u0|Equal24~5\, inst|Z80|u0|Equal24~5, spec, 1
instance = comp, \inst|Z80|u0|Equal24~0\, inst|Z80|u0|Equal24~0, spec, 1
instance = comp, \inst|Z80|u0|Equal24~1\, inst|Z80|u0|Equal24~1, spec, 1
instance = comp, \inst|Z80|u0|Equal24~2\, inst|Z80|u0|Equal24~2, spec, 1
instance = comp, \inst|Z80|u0|IncDecZ~1\, inst|Z80|u0|IncDecZ~1, spec, 1
instance = comp, \inst|Z80|u0|IncDecZ\, inst|Z80|u0|IncDecZ, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux258~1\, inst|Z80|u0|mcode|Mux258~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux258~2\, inst|Z80|u0|mcode|Mux258~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux53~2\, inst|Z80|u0|mcode|Mux53~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux71~8\, inst|Z80|u0|mcode|Mux71~8, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux71~4\, inst|Z80|u0|mcode|Mux71~4, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~168\, inst|Z80|u0|alu|Q_t~168, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux71~5\, inst|Z80|u0|mcode|Mux71~5, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux71~3\, inst|Z80|u0|mcode|Mux71~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux71~6\, inst|Z80|u0|mcode|Mux71~6, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux71~7\, inst|Z80|u0|mcode|Mux71~7, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux258~3\, inst|Z80|u0|mcode|Mux258~3, spec, 1
instance = comp, \inst|Z80|u0|MCycles[2]\, inst|Z80|u0|MCycles[2], spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux125~4\, inst|Z80|u0|mcode|Mux125~4, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~252\, inst|Z80|u0|alu|Q_t~252, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~249\, inst|Z80|u0|alu|Q_t~249, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~250\, inst|Z80|u0|alu|Q_t~250, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~251\, inst|Z80|u0|alu|Q_t~251, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~253\, inst|Z80|u0|alu|Q_t~253, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux73~0\, inst|Z80|u0|mcode|Mux73~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux73~1\, inst|Z80|u0|mcode|Mux73~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux73~2\, inst|Z80|u0|mcode|Mux73~2, spec, 1
instance = comp, \inst|Z80|u0|MCycles[0]~0\, inst|Z80|u0|MCycles[0]~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux208~0\, inst|Z80|u0|mcode|Mux208~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux208~1\, inst|Z80|u0|mcode|Mux208~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux208~2\, inst|Z80|u0|mcode|Mux208~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux208~3\, inst|Z80|u0|mcode|Mux208~3, spec, 1
instance = comp, \inst|Z80|u0|MCycles[0]\, inst|Z80|u0|MCycles[0], spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux72~8\, inst|Z80|u0|mcode|Mux72~8, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux72~9\, inst|Z80|u0|mcode|Mux72~9, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux72~10\, inst|Z80|u0|mcode|Mux72~10, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux72~11\, inst|Z80|u0|mcode|Mux72~11, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux72~12\, inst|Z80|u0|mcode|Mux72~12, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux72~13\, inst|Z80|u0|mcode|Mux72~13, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux72~14\, inst|Z80|u0|mcode|Mux72~14, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~247\, inst|Z80|u0|alu|Q_t~247, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux72~4\, inst|Z80|u0|mcode|Mux72~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux72~5\, inst|Z80|u0|mcode|Mux72~5, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~246\, inst|Z80|u0|alu|Q_t~246, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux72~6\, inst|Z80|u0|mcode|Mux72~6, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux72~16\, inst|Z80|u0|mcode|Mux72~16, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux72~7\, inst|Z80|u0|mcode|Mux72~7, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux72~15\, inst|Z80|u0|mcode|Mux72~15, spec, 1
instance = comp, \inst|Z80|u0|MCycles[1]~1\, inst|Z80|u0|MCycles[1]~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux207~2\, inst|Z80|u0|mcode|Mux207~2, spec, 1
instance = comp, \inst|Z80|u0|MCycles[1]\, inst|Z80|u0|MCycles[1], spec, 1
instance = comp, \inst|Z80|u0|Equal54~0\, inst|Z80|u0|Equal54~0, spec, 1
instance = comp, \inst|Z80|u0|process_7~0\, inst|Z80|u0|process_7~0, spec, 1
instance = comp, \inst|Z80|u0|process_7~1\, inst|Z80|u0|process_7~1, spec, 1
instance = comp, \inst|Z80|u0|MCycle[2]~2\, inst|Z80|u0|MCycle[2]~2, spec, 1
instance = comp, \inst|Z80|u0|Pre_XY_F_M~2\, inst|Z80|u0|Pre_XY_F_M~2, spec, 1
instance = comp, \inst|Z80|u0|Pre_XY_F_M[2]~1\, inst|Z80|u0|Pre_XY_F_M[2]~1, spec, 1
instance = comp, \inst|Z80|u0|Pre_XY_F_M[1]\, inst|Z80|u0|Pre_XY_F_M[1], spec, 1
instance = comp, \inst|Z80|u0|Add10~1\, inst|Z80|u0|Add10~1, spec, 1
instance = comp, \inst|Z80|u0|Add10~2\, inst|Z80|u0|Add10~2, spec, 1
instance = comp, \inst|Z80|u0|MCycle[1]~1\, inst|Z80|u0|MCycle[1]~1, spec, 1
instance = comp, \inst|Z80|u0|MCycle[1]\, inst|Z80|u0|MCycle[1], spec, 1
instance = comp, \inst|Z80|u0|Add10~0\, inst|Z80|u0|Add10~0, spec, 1
instance = comp, \inst|Z80|u0|Pre_XY_F_M~3\, inst|Z80|u0|Pre_XY_F_M~3, spec, 1
instance = comp, \inst|Z80|u0|Pre_XY_F_M[2]\, inst|Z80|u0|Pre_XY_F_M[2], spec, 1
instance = comp, \inst|Z80|u0|Add10~3\, inst|Z80|u0|Add10~3, spec, 1
instance = comp, \inst|Z80|u0|Add10~4\, inst|Z80|u0|Add10~4, spec, 1
instance = comp, \inst|Z80|u0|MCycle[2]~0\, inst|Z80|u0|MCycle[2]~0, spec, 1
instance = comp, \inst|Z80|u0|MCycle[2]\, inst|Z80|u0|MCycle[2], spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux205~2\, inst|Z80|u0|mcode|Mux205~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux205~1\, inst|Z80|u0|mcode|Mux205~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux205~3\, inst|Z80|u0|mcode|Mux205~3, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~181\, inst|Z80|u0|alu|Q_t~181, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~182\, inst|Z80|u0|alu|Q_t~182, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~152\, inst|Z80|u0|alu|Q_t~152, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~183\, inst|Z80|u0|alu|Q_t~183, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux204~0\, inst|Z80|u0|mcode|Mux204~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux204~1\, inst|Z80|u0|mcode|Mux204~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux270~3\, inst|Z80|u0|mcode|Mux270~3, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux83~6\, inst|Z80|u0|mcode|Mux83~6, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux83~5\, inst|Z80|u0|mcode|Mux83~5, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux83~21\, inst|Z80|u0|mcode|Mux83~21, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux83~7\, inst|Z80|u0|mcode|Mux83~7, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux83~8\, inst|Z80|u0|mcode|Mux83~8, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux83~9\, inst|Z80|u0|mcode|Mux83~9, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux83~10\, inst|Z80|u0|mcode|Mux83~10, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux83~11\, inst|Z80|u0|mcode|Mux83~11, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux83~13\, inst|Z80|u0|mcode|Mux83~13, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux83~14\, inst|Z80|u0|mcode|Mux83~14, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux83~15\, inst|Z80|u0|mcode|Mux83~15, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux83~16\, inst|Z80|u0|mcode|Mux83~16, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux83~17\, inst|Z80|u0|mcode|Mux83~17, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux83~18\, inst|Z80|u0|mcode|Mux83~18, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux83~22\, inst|Z80|u0|mcode|Mux83~22, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux83~19\, inst|Z80|u0|mcode|Mux83~19, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux83~20\, inst|Z80|u0|mcode|Mux83~20, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux270~4\, inst|Z80|u0|mcode|Mux270~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux270~2\, inst|Z80|u0|mcode|Mux270~2, spec, 1
instance = comp, \inst|Z80|u0|Equal0~1\, inst|Z80|u0|Equal0~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux272~1\, inst|Z80|u0|mcode|Mux272~1, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~150\, inst|Z80|u0|alu|Q_t~150, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~149\, inst|Z80|u0|alu|Q_t~149, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~151\, inst|Z80|u0|alu|Q_t~151, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~153\, inst|Z80|u0|alu|Q_t~153, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux205~0\, inst|Z80|u0|mcode|Mux205~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux205~4\, inst|Z80|u0|mcode|Mux205~4, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux272~0\, inst|Z80|u0|mcode|Mux272~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~169\, inst|Z80|u0|alu|Q_t~169, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~170\, inst|Z80|u0|alu|Q_t~170, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~171\, inst|Z80|u0|alu|Q_t~171, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~176\, inst|Z80|u0|alu|Q_t~176, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~173\, inst|Z80|u0|alu|Q_t~173, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~174\, inst|Z80|u0|alu|Q_t~174, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~175\, inst|Z80|u0|alu|Q_t~175, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~177\, inst|Z80|u0|alu|Q_t~177, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~172\, inst|Z80|u0|alu|Q_t~172, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux85~2\, inst|Z80|u0|mcode|Mux85~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~178\, inst|Z80|u0|alu|Q_t~178, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~179\, inst|Z80|u0|alu|Q_t~179, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~180\, inst|Z80|u0|alu|Q_t~180, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux85~3\, inst|Z80|u0|mcode|Mux85~3, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~164\, inst|Z80|u0|alu|Q_t~164, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~156\, inst|Z80|u0|alu|Q_t~156, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~389\, inst|Z80|u0|alu|Q_t~389, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~165\, inst|Z80|u0|alu|Q_t~165, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~390\, inst|Z80|u0|alu|Q_t~390, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~166\, inst|Z80|u0|alu|Q_t~166, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~162\, inst|Z80|u0|alu|Q_t~162, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~388\, inst|Z80|u0|alu|Q_t~388, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~161\, inst|Z80|u0|alu|Q_t~161, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~160\, inst|Z80|u0|alu|Q_t~160, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~163\, inst|Z80|u0|alu|Q_t~163, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux85~0\, inst|Z80|u0|mcode|Mux85~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~387\, inst|Z80|u0|alu|Q_t~387, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~411\, inst|Z80|u0|alu|Q_t~411, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~155\, inst|Z80|u0|alu|Q_t~155, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~157\, inst|Z80|u0|alu|Q_t~157, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~159\, inst|Z80|u0|alu|Q_t~159, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~391\, inst|Z80|u0|alu|Q_t~391, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~167\, inst|Z80|u0|alu|Q_t~167, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux85~1\, inst|Z80|u0|mcode|Mux85~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux272~2\, inst|Z80|u0|mcode|Mux272~2, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux272~3\, inst|Z80|u0|mcode|Mux272~3, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~202\, inst|Z80|u0|alu|Q_t~202, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~201\, inst|Z80|u0|alu|Q_t~201, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~203\, inst|Z80|u0|alu|Q_t~203, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~207\, inst|Z80|u0|alu|Q_t~207, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~204\, inst|Z80|u0|alu|Q_t~204, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~205\, inst|Z80|u0|alu|Q_t~205, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~196\, inst|Z80|u0|alu|Q_t~196, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~206\, inst|Z80|u0|alu|Q_t~206, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~208\, inst|Z80|u0|alu|Q_t~208, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux84~2\, inst|Z80|u0|mcode|Mux84~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~199\, inst|Z80|u0|alu|Q_t~199, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~198\, inst|Z80|u0|alu|Q_t~198, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~200\, inst|Z80|u0|alu|Q_t~200, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~195\, inst|Z80|u0|alu|Q_t~195, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~197\, inst|Z80|u0|alu|Q_t~197, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux84~3\, inst|Z80|u0|mcode|Mux84~3, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~394\, inst|Z80|u0|alu|Q_t~394, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~211\, inst|Z80|u0|alu|Q_t~211, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~210\, inst|Z80|u0|alu|Q_t~210, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~212\, inst|Z80|u0|alu|Q_t~212, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux84~4\, inst|Z80|u0|mcode|Mux84~4, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~192\, inst|Z80|u0|alu|Q_t~192, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~193\, inst|Z80|u0|alu|Q_t~193, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~194\, inst|Z80|u0|alu|Q_t~194, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~392\, inst|Z80|u0|alu|Q_t~392, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~393\, inst|Z80|u0|alu|Q_t~393, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~184\, inst|Z80|u0|alu|Q_t~184, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~185\, inst|Z80|u0|alu|Q_t~185, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~190\, inst|Z80|u0|alu|Q_t~190, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~191\, inst|Z80|u0|alu|Q_t~191, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~187\, inst|Z80|u0|alu|Q_t~187, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~188\, inst|Z80|u0|alu|Q_t~188, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~186\, inst|Z80|u0|alu|Q_t~186, spec, 1
instance = comp, \inst|Z80|u0|alu|Q_t~189\, inst|Z80|u0|alu|Q_t~189, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux84~0\, inst|Z80|u0|mcode|Mux84~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux84~1\, inst|Z80|u0|mcode|Mux84~1, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux271~0\, inst|Z80|u0|mcode|Mux271~0, spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux271~1\, inst|Z80|u0|mcode|Mux271~1, spec, 1
instance = comp, \inst|Z80|u0|Equal0~0\, inst|Z80|u0|Equal0~0, spec, 1
instance = comp, \inst|Z80|u0|Equal0~2\, inst|Z80|u0|Equal0~2, spec, 1
instance = comp, \inst|Z80|u0|TState[1]~2\, inst|Z80|u0|TState[1]~2, spec, 1
instance = comp, \inst|Z80|u0|TState[1]\, inst|Z80|u0|TState[1], spec, 1
instance = comp, \inst|Z80|u0|Add12~0\, inst|Z80|u0|Add12~0, spec, 1
instance = comp, \inst|Z80|u0|TState[2]~3\, inst|Z80|u0|TState[2]~3, spec, 1
instance = comp, \inst|Z80|u0|TState[2]\, inst|Z80|u0|TState[2], spec, 1
instance = comp, \inst|Z80|u0|process_0~5\, inst|Z80|u0|process_0~5, spec, 1
instance = comp, \inst|Z80|u0|ISet[0]~1\, inst|Z80|u0|ISet[0]~1, spec, 1
instance = comp, \inst|Z80|u0|ISet[1]~0\, inst|Z80|u0|ISet[1]~0, spec, 1
instance = comp, \inst|Z80|u0|ISet[1]~3\, inst|Z80|u0|ISet[1]~3, spec, 1
instance = comp, \inst|Z80|u0|ISet[1]\, inst|Z80|u0|ISet[1], spec, 1
instance = comp, \inst|Z80|u0|mcode|Mux258~0\, inst|Z80|u0|mcode|Mux258~0, spec, 1
instance = comp, \inst|Z80|u0|process_0~4\, inst|Z80|u0|process_0~4, spec, 1
instance = comp, \inst|Z80|u0|A[14]~17\, inst|Z80|u0|A[14]~17, spec, 1
instance = comp, \inst|Z80|u0|A~25\, inst|Z80|u0|A~25, spec, 1
instance = comp, \inst|Z80|u0|A~26\, inst|Z80|u0|A~26, spec, 1
instance = comp, \inst|Z80|u0|A~27\, inst|Z80|u0|A~27, spec, 1
instance = comp, \inst|Z80|u0|A~28\, inst|Z80|u0|A~28, spec, 1
instance = comp, \inst|Z80|u0|A~29\, inst|Z80|u0|A~29, spec, 1
instance = comp, \inst|Z80|u0|A[13]\, inst|Z80|u0|A[13], spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|address_reg_a[0]~feeder\, inst|ROM|altsyncram_component|auto_generated|address_reg_a[0]~feeder, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|address_reg_a[0]\, inst|ROM|altsyncram_component|auto_generated|address_reg_a[0], spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a6\, inst|ROM|altsyncram_component|auto_generated|ram_block1a6, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a22\, inst|ROM|altsyncram_component|auto_generated|ram_block1a22, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[6]~0\, inst|ROM|altsyncram_component|auto_generated|mux2|result_node[6]~0, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a14\, inst|ROM|altsyncram_component|auto_generated|ram_block1a14, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a30\, inst|ROM|altsyncram_component|auto_generated|ram_block1a30, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[6]~1\, inst|ROM|altsyncram_component|auto_generated|mux2|result_node[6]~1, spec, 1
instance = comp, \D[6]~input\, D[6]~input, spec, 1
instance = comp, \inst|cpu_di_bus[6]~9\, inst|cpu_di_bus[6]~9, spec, 1
instance = comp, \TAPE_IN~input\, TAPE_IN~input, spec, 1
instance = comp, \inst|Z80|u0|DO[6]~6\, inst|Z80|u0|DO[6]~6, spec, 1
instance = comp, \inst|Z80|u0|DO~25\, inst|Z80|u0|DO~25, spec, 1
instance = comp, \inst|Z80|u0|DO~26\, inst|Z80|u0|DO~26, spec, 1
instance = comp, \inst|Z80|u0|DO[6]\, inst|Z80|u0|DO[6], spec, 1
instance = comp, \inst|AY_D_OUT[6]~1\, inst|AY_D_OUT[6]~1, spec, 1
instance = comp, \inst12|Period_E[6]\, inst12|Period_E[6], spec, 1
instance = comp, \inst12|Period_A[6]\, inst12|Period_A[6], spec, 1
instance = comp, \inst12|Period_B[6]\, inst12|Period_B[6], spec, 1
instance = comp, \inst|cpu_di_bus~12\, inst|cpu_di_bus~12, spec, 1
instance = comp, \inst|cpu_di_bus~13\, inst|cpu_di_bus~13, spec, 1
instance = comp, \inst12|Enable[6]\, inst12|Enable[6], spec, 1
instance = comp, \inst12|Period_E[14]\, inst12|Period_E[14], spec, 1
instance = comp, \inst12|Period_C[6]\, inst12|Period_C[6], spec, 1
instance = comp, \inst|cpu_di_bus~10\, inst|cpu_di_bus~10, spec, 1
instance = comp, \inst|cpu_di_bus~11\, inst|cpu_di_bus~11, spec, 1
instance = comp, \inst|cpu_di_bus~15\, inst|cpu_di_bus~15, spec, 1
instance = comp, \inst|cpu_di_bus~16\, inst|cpu_di_bus~16, spec, 1
instance = comp, \inst|Z80|u0|IR[6]~0\, inst|Z80|u0|IR[6]~0, spec, 1
instance = comp, \inst|Z80|u0|IR[6]~feeder\, inst|Z80|u0|IR[6]~feeder, spec, 1
instance = comp, \inst|Z80|u0|IR[6]\, inst|Z80|u0|IR[6], spec, 1
instance = comp, \inst|Z80|u0|Equal4~0\, inst|Z80|u0|Equal4~0, spec, 1
instance = comp, \inst|Z80|u0|Pre_XY_F_M~0\, inst|Z80|u0|Pre_XY_F_M~0, spec, 1
instance = comp, \inst|Z80|u0|Pre_XY_F_M[0]\, inst|Z80|u0|Pre_XY_F_M[0], spec, 1
instance = comp, \inst|Z80|u0|MCycle[0]~3\, inst|Z80|u0|MCycle[0]~3, spec, 1
instance = comp, \inst|Z80|u0|MCycle[0]~4\, inst|Z80|u0|MCycle[0]~4, spec, 1
instance = comp, \inst|Z80|u0|MCycle[0]\, inst|Z80|u0|MCycle[0], spec, 1
instance = comp, \inst|Z80|u0|Auto_Wait~0\, inst|Z80|u0|Auto_Wait~0, spec, 1
instance = comp, \inst|Z80|u0|TState[0]~4\, inst|Z80|u0|TState[0]~4, spec, 1
instance = comp, \inst|Z80|u0|TState[0]\, inst|Z80|u0|TState[0], spec, 1
instance = comp, \inst|Z80|Equal1~0\, inst|Z80|Equal1~0, spec, 1
instance = comp, \inst|Z80|RD_n~3\, inst|Z80|RD_n~3, spec, 1
instance = comp, \inst|Z80|MREQ_n~0\, inst|Z80|MREQ_n~0, spec, 1
instance = comp, \inst|Z80|MREQ_n~1\, inst|Z80|MREQ_n~1, spec, 1
instance = comp, \inst|Z80|MREQ_n\, inst|Z80|MREQ_n, spec, 1
instance = comp, \D[7]~input\, D[7]~input, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a23\, inst|ROM|altsyncram_component|auto_generated|ram_block1a23, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a7\, inst|ROM|altsyncram_component|auto_generated|ram_block1a7, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[7]~6\, inst|ROM|altsyncram_component|auto_generated|mux2|result_node[7]~6, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a15\, inst|ROM|altsyncram_component|auto_generated|ram_block1a15, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|ram_block1a31\, inst|ROM|altsyncram_component|auto_generated|ram_block1a31, spec, 1
instance = comp, \inst|ROM|altsyncram_component|auto_generated|mux2|result_node[7]~7\, inst|ROM|altsyncram_component|auto_generated|mux2|result_node[7]~7, spec, 1
instance = comp, \inst|cpu_di_bus[7]~45\, inst|cpu_di_bus[7]~45, spec, 1
instance = comp, \inst|AY_D_OUT[7]~6\, inst|AY_D_OUT[7]~6, spec, 1
instance = comp, \inst12|Period_B[7]\, inst12|Period_B[7], spec, 1
instance = comp, \inst12|Period_A[7]\, inst12|Period_A[7], spec, 1
instance = comp, \inst|cpu_di_bus[7]~39\, inst|cpu_di_bus[7]~39, spec, 1
instance = comp, \inst12|Period_E[15]\, inst12|Period_E[15], spec, 1
instance = comp, \inst12|Period_C[7]\, inst12|Period_C[7], spec, 1
instance = comp, \inst12|Period_E[7]\, inst12|Period_E[7], spec, 1
instance = comp, \inst12|Enable[7]\, inst12|Enable[7], spec, 1
instance = comp, \inst|cpu_di_bus[7]~40\, inst|cpu_di_bus[7]~40, spec, 1
instance = comp, \inst|cpu_di_bus[7]~41\, inst|cpu_di_bus[7]~41, spec, 1
instance = comp, \inst|cpu_di_bus[7]~42\, inst|cpu_di_bus[7]~42, spec, 1
instance = comp, \inst|cpu_di_bus[7]~43\, inst|cpu_di_bus[7]~43, spec, 1
instance = comp, \inst|cpu_di_bus[7]~44\, inst|cpu_di_bus[7]~44, spec, 1
instance = comp, \inst|Z80|u0|IR[7]~4\, inst|Z80|u0|IR[7]~4, spec, 1
instance = comp, \inst|Z80|DI_Reg[7]\, inst|Z80|DI_Reg[7], spec, 1
instance = comp, \inst|Z80|u0|BusA~34\, inst|Z80|u0|BusA~34, spec, 1
instance = comp, \inst|Z80|u0|BusA~35\, inst|Z80|u0|BusA~35, spec, 1
instance = comp, \inst|Z80|u0|BusA~36\, inst|Z80|u0|BusA~36, spec, 1
instance = comp, \inst|Z80|u0|BusA~37\, inst|Z80|u0|BusA~37, spec, 1
instance = comp, \inst|Z80|u0|BusA[7]\, inst|Z80|u0|BusA[7], spec, 1
instance = comp, \inst|Z80|u0|alu|Mux31~0\, inst|Z80|u0|alu|Mux31~0, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux7~4\, inst|Z80|u0|alu|Mux7~4, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux31~1\, inst|Z80|u0|alu|Mux31~1, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux23~7\, inst|Z80|u0|alu|Mux23~7, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux31~2\, inst|Z80|u0|alu|Mux31~2, spec, 1
instance = comp, \inst|Z80|u0|alu|Mux31~3\, inst|Z80|u0|alu|Mux31~3, spec, 1
instance = comp, \inst|Z80|u0|DO[7]~5\, inst|Z80|u0|DO[7]~5, spec, 1
instance = comp, \inst|Z80|u0|DO~23\, inst|Z80|u0|DO~23, spec, 1
instance = comp, \inst|Z80|u0|DO~24\, inst|Z80|u0|DO~24, spec, 1
instance = comp, \inst|Z80|u0|DO[7]\, inst|Z80|u0|DO[7], spec, 1
instance = comp, \inst|vid_sel~0\, inst|vid_sel~0, spec, 1
instance = comp, \inst|ram_data~0\, inst|ram_data~0, spec, 1
instance = comp, \inst|Equal10~0\, inst|Equal10~0, spec, 1
instance = comp, \inst|vid_1_reg[1]\, inst|vid_1_reg[1], spec, 1
instance = comp, \inst|Equal11~0\, inst|Equal11~0, spec, 1
instance = comp, \inst|vid_c_reg[1]\, inst|vid_c_reg[1], spec, 1
instance = comp, \inst|process_9~0\, inst|process_9~0, spec, 1
instance = comp, \inst|screen\, inst|screen, spec, 1
instance = comp, \inst|screen1~feeder\, inst|screen1~feeder, spec, 1
instance = comp, \inst|screen1\, inst|screen1, spec, 1
instance = comp, \inst|vid_1_reg[6]~feeder\, inst|vid_1_reg[6]~feeder, spec, 1
instance = comp, \inst|vid_1_reg[6]\, inst|vid_1_reg[6], spec, 1
instance = comp, \inst|vid_c_reg[6]\, inst|vid_c_reg[6], spec, 1
instance = comp, \inst|process_8~7\, inst|process_8~7, spec, 1
instance = comp, \inst|process_8~0\, inst|process_8~0, spec, 1
instance = comp, \inst|process_8~3\, inst|process_8~3, spec, 1
instance = comp, \inst|process_8~4\, inst|process_8~4, spec, 1
instance = comp, \inst|process_8~5\, inst|process_8~5, spec, 1
instance = comp, \inst|process_8~1\, inst|process_8~1, spec, 1
instance = comp, \inst|process_8~2\, inst|process_8~2, spec, 1
instance = comp, \inst|process_8~6\, inst|process_8~6, spec, 1
instance = comp, \inst|process_8~8\, inst|process_8~8, spec, 1
instance = comp, \inst|blank\, inst|blank, spec, 1
instance = comp, \inst|rb~0\, inst|rb~0, spec, 1
instance = comp, \inst|Equal9~0\, inst|Equal9~0, spec, 1
instance = comp, \inst|vid_0_reg[2]\, inst|vid_0_reg[2], spec, 1
instance = comp, \inst|vid_b_reg[2]\, inst|vid_b_reg[2], spec, 1
instance = comp, \inst|vid_0_reg[3]~feeder\, inst|vid_0_reg[3]~feeder, spec, 1
instance = comp, \inst|vid_0_reg[3]\, inst|vid_0_reg[3], spec, 1
instance = comp, \inst|vid_b_reg[3]\, inst|vid_b_reg[3], spec, 1
instance = comp, \inst|Mux0~0\, inst|Mux0~0, spec, 1
instance = comp, \inst|vid_0_reg[0]\, inst|vid_0_reg[0], spec, 1
instance = comp, \inst|vid_b_reg[0]\, inst|vid_b_reg[0], spec, 1
instance = comp, \inst|vid_0_reg[1]\, inst|vid_0_reg[1], spec, 1
instance = comp, \inst|vid_b_reg[1]\, inst|vid_b_reg[1], spec, 1
instance = comp, \inst|Mux0~1\, inst|Mux0~1, spec, 1
instance = comp, \inst|vid_0_reg[7]\, inst|vid_0_reg[7], spec, 1
instance = comp, \inst|vid_b_reg[7]\, inst|vid_b_reg[7], spec, 1
instance = comp, \inst|vid_0_reg[6]~feeder\, inst|vid_0_reg[6]~feeder, spec, 1
instance = comp, \inst|vid_0_reg[6]\, inst|vid_0_reg[6], spec, 1
instance = comp, \inst|vid_b_reg[6]~feeder\, inst|vid_b_reg[6]~feeder, spec, 1
instance = comp, \inst|vid_b_reg[6]\, inst|vid_b_reg[6], spec, 1
instance = comp, \inst|Mux0~2\, inst|Mux0~2, spec, 1
instance = comp, \inst|vid_0_reg[4]\, inst|vid_0_reg[4], spec, 1
instance = comp, \inst|vid_b_reg[4]\, inst|vid_b_reg[4], spec, 1
instance = comp, \inst|vid_0_reg[5]~feeder\, inst|vid_0_reg[5]~feeder, spec, 1
instance = comp, \inst|vid_0_reg[5]\, inst|vid_0_reg[5], spec, 1
instance = comp, \inst|vid_b_reg[5]~feeder\, inst|vid_b_reg[5]~feeder, spec, 1
instance = comp, \inst|vid_b_reg[5]\, inst|vid_b_reg[5], spec, 1
instance = comp, \inst|Mux0~3\, inst|Mux0~3, spec, 1
instance = comp, \inst|vid_1_reg[7]~feeder\, inst|vid_1_reg[7]~feeder, spec, 1
instance = comp, \inst|vid_1_reg[7]\, inst|vid_1_reg[7], spec, 1
instance = comp, \inst|vid_c_reg[7]\, inst|vid_c_reg[7], spec, 1
instance = comp, \inst|vcnt[9]~clkctrl\, inst|vcnt[9]~clkctrl, spec, 1
instance = comp, \inst|flash[0]~12\, inst|flash[0]~12, spec, 1
instance = comp, \inst|flash[0]\, inst|flash[0], spec, 1
instance = comp, \inst|flash[1]~4\, inst|flash[1]~4, spec, 1
instance = comp, \inst|flash[1]\, inst|flash[1], spec, 1
instance = comp, \inst|flash[2]~6\, inst|flash[2]~6, spec, 1
instance = comp, \inst|flash[2]\, inst|flash[2], spec, 1
instance = comp, \inst|flash[3]~8\, inst|flash[3]~8, spec, 1
instance = comp, \inst|flash[3]\, inst|flash[3], spec, 1
instance = comp, \inst|flash[4]~10\, inst|flash[4]~10, spec, 1
instance = comp, \inst|flash[4]\, inst|flash[4], spec, 1
instance = comp, \inst|bb~0\, inst|bb~0, spec, 1
instance = comp, \inst|bb~1\, inst|bb~1, spec, 1
instance = comp, \inst|vid_1_reg[4]\, inst|vid_1_reg[4], spec, 1
instance = comp, \inst|vid_c_reg[4]~feeder\, inst|vid_c_reg[4]~feeder, spec, 1
instance = comp, \inst|vid_c_reg[4]\, inst|vid_c_reg[4], spec, 1
instance = comp, \inst|rb~1\, inst|rb~1, spec, 1
instance = comp, \inst|rb\, inst|rb, spec, 1
instance = comp, \inst|Z80|WR_n~clkctrl\, inst|Z80|WR_n~clkctrl, spec, 1
instance = comp, \inst|port_fe[1]~feeder\, inst|port_fe[1]~feeder, spec, 1
instance = comp, \inst|port_fe[1]\, inst|port_fe[1], spec, 1
instance = comp, \inst|r~0\, inst|r~0, spec, 1
instance = comp, \inst|r~1\, inst|r~1, spec, 1
instance = comp, \inst|r\, inst|r, spec, 1
instance = comp, \inst|vid_1_reg[5]~feeder\, inst|vid_1_reg[5]~feeder, spec, 1
instance = comp, \inst|vid_1_reg[5]\, inst|vid_1_reg[5], spec, 1
instance = comp, \inst|vid_c_reg[5]~feeder\, inst|vid_c_reg[5]~feeder, spec, 1
instance = comp, \inst|vid_c_reg[5]\, inst|vid_c_reg[5], spec, 1
instance = comp, \inst|vid_1_reg[2]\, inst|vid_1_reg[2], spec, 1
instance = comp, \inst|vid_c_reg[2]\, inst|vid_c_reg[2], spec, 1
instance = comp, \inst|gb~0\, inst|gb~0, spec, 1
instance = comp, \inst|gb\, inst|gb, spec, 1
instance = comp, \inst|port_fe[2]~feeder\, inst|port_fe[2]~feeder, spec, 1
instance = comp, \inst|port_fe[2]\, inst|port_fe[2], spec, 1
instance = comp, \inst|g~0\, inst|g~0, spec, 1
instance = comp, \inst|g~1\, inst|g~1, spec, 1
instance = comp, \inst|g\, inst|g, spec, 1
instance = comp, \inst|port_fe[0]~feeder\, inst|port_fe[0]~feeder, spec, 1
instance = comp, \inst|port_fe[0]\, inst|port_fe[0], spec, 1
instance = comp, \inst|vid_1_reg[3]~feeder\, inst|vid_1_reg[3]~feeder, spec, 1
instance = comp, \inst|vid_1_reg[3]\, inst|vid_1_reg[3], spec, 1
instance = comp, \inst|vid_c_reg[3]\, inst|vid_c_reg[3], spec, 1
instance = comp, \inst|vid_1_reg[0]~feeder\, inst|vid_1_reg[0]~feeder, spec, 1
instance = comp, \inst|vid_1_reg[0]\, inst|vid_1_reg[0], spec, 1
instance = comp, \inst|vid_c_reg[0]\, inst|vid_c_reg[0], spec, 1
instance = comp, \inst|b~0\, inst|b~0, spec, 1
instance = comp, \inst|b~1\, inst|b~1, spec, 1
instance = comp, \inst|b\, inst|b, spec, 1
instance = comp, \inst|bb~2\, inst|bb~2, spec, 1
instance = comp, \inst|bb\, inst|bb, spec, 1
instance = comp, \inst|vsync~0\, inst|vsync~0, spec, 1
instance = comp, \inst|vsync\, inst|vsync, spec, 1
instance = comp, \inst|hsync~0\, inst|hsync~0, spec, 1
instance = comp, \inst|hsync~1\, inst|hsync~1, spec, 1
instance = comp, \inst|hsync\, inst|hsync, spec, 1
instance = comp, \inst|Z80|RD_n~2\, inst|Z80|RD_n~2, spec, 1
instance = comp, \inst|Z80|RD_n\, inst|Z80|RD_n, spec, 1
instance = comp, \inst|ram_rd_req~0\, inst|ram_rd_req~0, spec, 1
instance = comp, \inst|port_fe[3]~feeder\, inst|port_fe[3]~feeder, spec, 1
instance = comp, \inst|port_fe[3]\, inst|port_fe[3], spec, 1
instance = comp, \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\, inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, spec, 1
instance = comp, \inst12|ClockDiv[0]~2\, inst12|ClockDiv[0]~2, spec, 1
instance = comp, \inst10|22~0\, inst10|22~0, spec, 1
instance = comp, \inst10|22\, inst10|22, spec, 1
instance = comp, \inst10|23~0\, inst10|23~0, spec, 1
instance = comp, \inst10|23\, inst10|23, spec, 1
instance = comp, \inst12|ClockDiv[0]\, inst12|ClockDiv[0], spec, 1
instance = comp, \inst12|Add0~1\, inst12|Add0~1, spec, 1
instance = comp, \inst12|ClockDiv[1]\, inst12|ClockDiv[1], spec, 1
instance = comp, \inst12|Add0~0\, inst12|Add0~0, spec, 1
instance = comp, \inst12|ClockDiv[2]\, inst12|ClockDiv[2], spec, 1
instance = comp, \inst12|process_2~0\, inst12|process_2~0, spec, 1
instance = comp, \inst12|NoiseShift[0]\, inst12|NoiseShift[0], spec, 1
instance = comp, \inst12|NoiseShift~3\, inst12|NoiseShift~3, spec, 1
instance = comp, \inst12|NoiseShift[1]~1\, inst12|NoiseShift[1]~1, spec, 1
instance = comp, \inst12|Counter_N[4]\, inst12|Counter_N[4], spec, 1
instance = comp, \inst12|Add8~0\, inst12|Add8~0, spec, 1
instance = comp, \inst12|Add8~2\, inst12|Add8~2, spec, 1
instance = comp, \inst12|Equal24~0\, inst12|Equal24~0, spec, 1
instance = comp, \inst12|Equal24~1\, inst12|Equal24~1, spec, 1
instance = comp, \inst12|Add7~1\, inst12|Add7~1, spec, 1
instance = comp, \inst12|Add7~3\, inst12|Add7~3, spec, 1
instance = comp, \inst12|Counter_N[0]\, inst12|Counter_N[0], spec, 1
instance = comp, \inst12|Equal25~0\, inst12|Equal25~0, spec, 1
instance = comp, \inst12|Add7~0\, inst12|Add7~0, spec, 1
instance = comp, \inst12|Add7~4\, inst12|Add7~4, spec, 1
instance = comp, \inst12|Add7~6\, inst12|Add7~6, spec, 1
instance = comp, \inst12|Counter_N[1]\, inst12|Counter_N[1], spec, 1
instance = comp, \inst12|Add7~7\, inst12|Add7~7, spec, 1
instance = comp, \inst12|Add8~4\, inst12|Add8~4, spec, 1
instance = comp, \inst12|Add7~9\, inst12|Add7~9, spec, 1
instance = comp, \inst12|Counter_N[2]~feeder\, inst12|Counter_N[2]~feeder, spec, 1
instance = comp, \inst12|Counter_N[2]\, inst12|Counter_N[2], spec, 1
instance = comp, \inst12|Add7~10\, inst12|Add7~10, spec, 1
instance = comp, \inst12|Add8~6\, inst12|Add8~6, spec, 1
instance = comp, \inst12|Add7~12\, inst12|Add7~12, spec, 1
instance = comp, \inst12|Counter_N[3]~feeder\, inst12|Counter_N[3]~feeder, spec, 1
instance = comp, \inst12|Counter_N[3]\, inst12|Counter_N[3], spec, 1
instance = comp, \inst12|Add7~13\, inst12|Add7~13, spec, 1
instance = comp, \inst12|Add8~8\, inst12|Add8~8, spec, 1
instance = comp, \inst12|Add7~15\, inst12|Add7~15, spec, 1
instance = comp, \inst12|Equal26~0\, inst12|Equal26~0, spec, 1
instance = comp, \inst12|NoiseShift[1]~2\, inst12|NoiseShift[1]~2, spec, 1
instance = comp, \inst12|NoiseShift[16]\, inst12|NoiseShift[16], spec, 1
instance = comp, \inst12|NoiseShift[15]~feeder\, inst12|NoiseShift[15]~feeder, spec, 1
instance = comp, \inst12|NoiseShift[15]\, inst12|NoiseShift[15], spec, 1
instance = comp, \inst12|NoiseShift[14]~feeder\, inst12|NoiseShift[14]~feeder, spec, 1
instance = comp, \inst12|NoiseShift[14]\, inst12|NoiseShift[14], spec, 1
instance = comp, \inst12|NoiseShift[13]~feeder\, inst12|NoiseShift[13]~feeder, spec, 1
instance = comp, \inst12|NoiseShift[13]\, inst12|NoiseShift[13], spec, 1
instance = comp, \inst12|NoiseShift[12]~feeder\, inst12|NoiseShift[12]~feeder, spec, 1
instance = comp, \inst12|NoiseShift[12]\, inst12|NoiseShift[12], spec, 1
instance = comp, \inst12|NoiseShift[11]~feeder\, inst12|NoiseShift[11]~feeder, spec, 1
instance = comp, \inst12|NoiseShift[11]\, inst12|NoiseShift[11], spec, 1
instance = comp, \inst12|NoiseShift[10]~feeder\, inst12|NoiseShift[10]~feeder, spec, 1
instance = comp, \inst12|NoiseShift[10]\, inst12|NoiseShift[10], spec, 1
instance = comp, \inst12|NoiseShift[9]\, inst12|NoiseShift[9], spec, 1
instance = comp, \inst12|NoiseShift[8]~feeder\, inst12|NoiseShift[8]~feeder, spec, 1
instance = comp, \inst12|NoiseShift[8]\, inst12|NoiseShift[8], spec, 1
instance = comp, \inst12|NoiseShift[7]\, inst12|NoiseShift[7], spec, 1
instance = comp, \inst12|NoiseShift[6]\, inst12|NoiseShift[6], spec, 1
instance = comp, \inst12|NoiseShift[5]\, inst12|NoiseShift[5], spec, 1
instance = comp, \inst12|NoiseShift[4]~feeder\, inst12|NoiseShift[4]~feeder, spec, 1
instance = comp, \inst12|NoiseShift[4]\, inst12|NoiseShift[4], spec, 1
instance = comp, \inst12|NoiseShift[3]~feeder\, inst12|NoiseShift[3]~feeder, spec, 1
instance = comp, \inst12|NoiseShift[3]\, inst12|NoiseShift[3], spec, 1
instance = comp, \inst12|NoiseShift[2]\, inst12|NoiseShift[2], spec, 1
instance = comp, \inst12|NoiseShift[1]\, inst12|NoiseShift[1], spec, 1
instance = comp, \inst12|NoiseShift~0\, inst12|NoiseShift~0, spec, 1
instance = comp, \inst12|Freq_N~0\, inst12|Freq_N~0, spec, 1
instance = comp, \inst12|Freq_N\, inst12|Freq_N, spec, 1
instance = comp, \inst12|Equal19~1\, inst12|Equal19~1, spec, 1
instance = comp, \inst12|Equal19~0\, inst12|Equal19~0, spec, 1
instance = comp, \inst12|Equal19~2\, inst12|Equal19~2, spec, 1
instance = comp, \inst12|Add3~0\, inst12|Add3~0, spec, 1
instance = comp, \inst12|Add3~1\, inst12|Add3~1, spec, 1
instance = comp, \inst12|Add4~0\, inst12|Add4~0, spec, 1
instance = comp, \inst12|Add3~3\, inst12|Add3~3, spec, 1
instance = comp, \inst12|Counter_B[0]\, inst12|Counter_B[0], spec, 1
instance = comp, \inst12|Add3~4\, inst12|Add3~4, spec, 1
instance = comp, \inst12|Add4~2\, inst12|Add4~2, spec, 1
instance = comp, \inst12|Add3~6\, inst12|Add3~6, spec, 1
instance = comp, \inst12|Counter_B[1]\, inst12|Counter_B[1], spec, 1
instance = comp, \inst12|Add3~7\, inst12|Add3~7, spec, 1
instance = comp, \inst12|Add4~4\, inst12|Add4~4, spec, 1
instance = comp, \inst12|Add3~9\, inst12|Add3~9, spec, 1
instance = comp, \inst12|Counter_B[2]\, inst12|Counter_B[2], spec, 1
instance = comp, \inst12|Add3~10\, inst12|Add3~10, spec, 1
instance = comp, \inst12|Add4~6\, inst12|Add4~6, spec, 1
instance = comp, \inst12|Add3~12\, inst12|Add3~12, spec, 1
instance = comp, \inst12|Counter_B[3]\, inst12|Counter_B[3], spec, 1
instance = comp, \inst12|Equal18~2\, inst12|Equal18~2, spec, 1
instance = comp, \inst12|Counter_B[6]\, inst12|Counter_B[6], spec, 1
instance = comp, \inst12|Add4~8\, inst12|Add4~8, spec, 1
instance = comp, \inst12|Add4~10\, inst12|Add4~10, spec, 1
instance = comp, \inst12|Add4~12\, inst12|Add4~12, spec, 1
instance = comp, \inst12|Add4~14\, inst12|Add4~14, spec, 1
instance = comp, \inst12|Add3~13\, inst12|Add3~13, spec, 1
instance = comp, \inst12|Add3~15\, inst12|Add3~15, spec, 1
instance = comp, \inst12|Counter_B[4]\, inst12|Counter_B[4], spec, 1
instance = comp, \inst12|Add3~16\, inst12|Add3~16, spec, 1
instance = comp, \inst12|Add3~18\, inst12|Add3~18, spec, 1
instance = comp, \inst12|Counter_B[5]\, inst12|Counter_B[5], spec, 1
instance = comp, \inst12|Add3~19\, inst12|Add3~19, spec, 1
instance = comp, \inst12|Add3~22\, inst12|Add3~22, spec, 1
instance = comp, \inst12|Add3~24\, inst12|Add3~24, spec, 1
instance = comp, \inst12|Counter_B[7]\, inst12|Counter_B[7], spec, 1
instance = comp, \inst12|Equal18~1\, inst12|Equal18~1, spec, 1
instance = comp, \inst12|Add4~16\, inst12|Add4~16, spec, 1
instance = comp, \inst12|Add3~25\, inst12|Add3~25, spec, 1
instance = comp, \inst12|Add3~27\, inst12|Add3~27, spec, 1
instance = comp, \inst12|Counter_B[8]\, inst12|Counter_B[8], spec, 1
instance = comp, \inst12|Add4~18\, inst12|Add4~18, spec, 1
instance = comp, \inst12|Add4~20\, inst12|Add4~20, spec, 1
instance = comp, \inst12|Add3~28\, inst12|Add3~28, spec, 1
instance = comp, \inst12|Add3~30\, inst12|Add3~30, spec, 1
instance = comp, \inst12|Counter_B[9]\, inst12|Counter_B[9], spec, 1
instance = comp, \inst12|Add3~31\, inst12|Add3~31, spec, 1
instance = comp, \inst12|Add3~33\, inst12|Add3~33, spec, 1
instance = comp, \inst12|Counter_B[10]\, inst12|Counter_B[10], spec, 1
instance = comp, \inst12|Add4~22\, inst12|Add4~22, spec, 1
instance = comp, \inst12|Add3~34\, inst12|Add3~34, spec, 1
instance = comp, \inst12|Add3~36\, inst12|Add3~36, spec, 1
instance = comp, \inst12|Counter_B[11]\, inst12|Counter_B[11], spec, 1
instance = comp, \inst12|Equal18~0\, inst12|Equal18~0, spec, 1
instance = comp, \inst12|Equal18~3\, inst12|Equal18~3, spec, 1
instance = comp, \inst12|Add3~21\, inst12|Add3~21, spec, 1
instance = comp, \inst12|Freq_B~1\, inst12|Freq_B~1, spec, 1
instance = comp, \inst12|Freq_B~2\, inst12|Freq_B~2, spec, 1
instance = comp, \inst12|Freq_B~0\, inst12|Freq_B~0, spec, 1
instance = comp, \inst12|Freq_B~3\, inst12|Freq_B~3, spec, 1
instance = comp, \inst12|Freq_B~4\, inst12|Freq_B~4, spec, 1
instance = comp, \inst12|Freq_B\, inst12|Freq_B, spec, 1
instance = comp, \inst12|process_5~0\, inst12|process_5~0, spec, 1
instance = comp, \inst12|OUT_B~0\, inst12|OUT_B~0, spec, 1
instance = comp, \inst12|Reset_Req~0\, inst12|Reset_Req~0, spec, 1
instance = comp, \inst12|Reset_Req\, inst12|Reset_Req, spec, 1
instance = comp, \inst12|process_4~9\, inst12|process_4~9, spec, 1
instance = comp, \inst12|Add0~2\, inst12|Add0~2, spec, 1
instance = comp, \inst12|ClockDiv[3]\, inst12|ClockDiv[3], spec, 1
instance = comp, \inst12|process_4~10\, inst12|process_4~10, spec, 1
instance = comp, \inst12|Reset_Ack\, inst12|Reset_Ack, spec, 1
instance = comp, \inst12|EnvWave[1]\, inst12|EnvWave[1], spec, 1
instance = comp, \inst12|EnvCounter[14]\, inst12|EnvCounter[14], spec, 1
instance = comp, \inst12|Add10~0\, inst12|Add10~0, spec, 1
instance = comp, \inst12|Add10~2\, inst12|Add10~2, spec, 1
instance = comp, \inst12|Add10~4\, inst12|Add10~4, spec, 1
instance = comp, \inst12|Add10~6\, inst12|Add10~6, spec, 1
instance = comp, \inst12|Add10~8\, inst12|Add10~8, spec, 1
instance = comp, \inst12|Add10~10\, inst12|Add10~10, spec, 1
instance = comp, \inst12|Add10~12\, inst12|Add10~12, spec, 1
instance = comp, \inst12|Add10~14\, inst12|Add10~14, spec, 1
instance = comp, \inst12|Add10~16\, inst12|Add10~16, spec, 1
instance = comp, \inst12|Add10~18\, inst12|Add10~18, spec, 1
instance = comp, \inst12|Add10~20\, inst12|Add10~20, spec, 1
instance = comp, \inst12|Add10~22\, inst12|Add10~22, spec, 1
instance = comp, \inst12|Add10~24\, inst12|Add10~24, spec, 1
instance = comp, \inst12|Add10~26\, inst12|Add10~26, spec, 1
instance = comp, \inst12|Equal29~1\, inst12|Equal29~1, spec, 1
instance = comp, \inst12|Equal29~2\, inst12|Equal29~2, spec, 1
instance = comp, \inst12|Equal29~3\, inst12|Equal29~3, spec, 1
instance = comp, \inst12|Equal29~0\, inst12|Equal29~0, spec, 1
instance = comp, \inst12|Equal29~4\, inst12|Equal29~4, spec, 1
instance = comp, \inst12|Add9~0\, inst12|Add9~0, spec, 1
instance = comp, \inst12|Add9~54\, inst12|Add9~54, spec, 1
instance = comp, \inst12|Add9~46\, inst12|Add9~46, spec, 1
instance = comp, \inst12|process_4~0\, inst12|process_4~0, spec, 1
instance = comp, \inst12|Add9~1\, inst12|Add9~1, spec, 1
instance = comp, \inst12|Add9~44\, inst12|Add9~44, spec, 1
instance = comp, \inst12|Add9~45\, inst12|Add9~45, spec, 1
instance = comp, \inst12|EnvCounter[0]\, inst12|EnvCounter[0], spec, 1
instance = comp, \inst12|Add9~3\, inst12|Add9~3, spec, 1
instance = comp, \inst12|Add9~47\, inst12|Add9~47, spec, 1
instance = comp, \inst12|EnvCounter[1]\, inst12|EnvCounter[1], spec, 1
instance = comp, \inst12|Add9~5\, inst12|Add9~5, spec, 1
instance = comp, \inst12|Add9~48\, inst12|Add9~48, spec, 1
instance = comp, \inst12|Add9~49\, inst12|Add9~49, spec, 1
instance = comp, \inst12|EnvCounter[2]\, inst12|EnvCounter[2], spec, 1
instance = comp, \inst12|Add9~7\, inst12|Add9~7, spec, 1
instance = comp, \inst12|Add9~50\, inst12|Add9~50, spec, 1
instance = comp, \inst12|Add9~51\, inst12|Add9~51, spec, 1
instance = comp, \inst12|EnvCounter[3]\, inst12|EnvCounter[3], spec, 1
instance = comp, \inst12|Add9~9\, inst12|Add9~9, spec, 1
instance = comp, \inst12|Add9~56\, inst12|Add9~56, spec, 1
instance = comp, \inst12|Add9~57\, inst12|Add9~57, spec, 1
instance = comp, \inst12|EnvCounter[4]\, inst12|EnvCounter[4], spec, 1
instance = comp, \inst12|Add9~11\, inst12|Add9~11, spec, 1
instance = comp, \inst12|Add9~58\, inst12|Add9~58, spec, 1
instance = comp, \inst12|Add9~59\, inst12|Add9~59, spec, 1
instance = comp, \inst12|EnvCounter[5]\, inst12|EnvCounter[5], spec, 1
instance = comp, \inst12|Add9~13\, inst12|Add9~13, spec, 1
instance = comp, \inst12|Add9~60\, inst12|Add9~60, spec, 1
instance = comp, \inst12|Add9~61\, inst12|Add9~61, spec, 1
instance = comp, \inst12|EnvCounter[6]\, inst12|EnvCounter[6], spec, 1
instance = comp, \inst12|Add9~15\, inst12|Add9~15, spec, 1
instance = comp, \inst12|Add9~62\, inst12|Add9~62, spec, 1
instance = comp, \inst12|Add9~63\, inst12|Add9~63, spec, 1
instance = comp, \inst12|EnvCounter[7]\, inst12|EnvCounter[7], spec, 1
instance = comp, \inst12|Add9~17\, inst12|Add9~17, spec, 1
instance = comp, \inst12|Add9~52\, inst12|Add9~52, spec, 1
instance = comp, \inst12|Add9~53\, inst12|Add9~53, spec, 1
instance = comp, \inst12|EnvCounter[8]\, inst12|EnvCounter[8], spec, 1
instance = comp, \inst12|Add9~19\, inst12|Add9~19, spec, 1
instance = comp, \inst12|Add9~55\, inst12|Add9~55, spec, 1
instance = comp, \inst12|EnvCounter[9]\, inst12|EnvCounter[9], spec, 1
instance = comp, \inst12|Add9~21\, inst12|Add9~21, spec, 1
instance = comp, \inst12|Add9~40\, inst12|Add9~40, spec, 1
instance = comp, \inst12|Add9~41\, inst12|Add9~41, spec, 1
instance = comp, \inst12|EnvCounter[10]\, inst12|EnvCounter[10], spec, 1
instance = comp, \inst12|Add9~23\, inst12|Add9~23, spec, 1
instance = comp, \inst12|Add9~42\, inst12|Add9~42, spec, 1
instance = comp, \inst12|Add9~43\, inst12|Add9~43, spec, 1
instance = comp, \inst12|EnvCounter[11]\, inst12|EnvCounter[11], spec, 1
instance = comp, \inst12|Add9~25\, inst12|Add9~25, spec, 1
instance = comp, \inst12|Add9~38\, inst12|Add9~38, spec, 1
instance = comp, \inst12|Add9~39\, inst12|Add9~39, spec, 1
instance = comp, \inst12|EnvCounter[12]\, inst12|EnvCounter[12], spec, 1
instance = comp, \inst12|Add9~27\, inst12|Add9~27, spec, 1
instance = comp, \inst12|Add9~29\, inst12|Add9~29, spec, 1
instance = comp, \inst12|EnvCounter[13]\, inst12|EnvCounter[13], spec, 1
instance = comp, \inst12|Add9~31\, inst12|Add9~31, spec, 1
instance = comp, \inst12|Add9~35\, inst12|Add9~35, spec, 1
instance = comp, \inst12|Add10~28\, inst12|Add10~28, spec, 1
instance = comp, \inst12|Add10~30\, inst12|Add10~30, spec, 1
instance = comp, \inst12|Add9~34\, inst12|Add9~34, spec, 1
instance = comp, \inst12|Add9~37\, inst12|Add9~37, spec, 1
instance = comp, \inst12|EnvCounter[15]\, inst12|EnvCounter[15], spec, 1
instance = comp, \inst12|Equal28~0\, inst12|Equal28~0, spec, 1
instance = comp, \inst12|Equal28~2\, inst12|Equal28~2, spec, 1
instance = comp, \inst12|Equal28~1\, inst12|Equal28~1, spec, 1
instance = comp, \inst12|Equal28~3\, inst12|Equal28~3, spec, 1
instance = comp, \inst12|Equal28~4\, inst12|Equal28~4, spec, 1
instance = comp, \inst12|process_4~1\, inst12|process_4~1, spec, 1
instance = comp, \inst12|Add9~30\, inst12|Add9~30, spec, 1
instance = comp, \inst12|Add9~33\, inst12|Add9~33, spec, 1
instance = comp, \inst12|Add11~10\, inst12|Add11~10, spec, 1
instance = comp, \inst12|Add11~24\, inst12|Add11~24, spec, 1
instance = comp, \inst12|EnvWave[0]\, inst12|EnvWave[0], spec, 1
instance = comp, \inst12|Add11~12\, inst12|Add11~12, spec, 1
instance = comp, \inst12|Add11~14\, inst12|Add11~14, spec, 1
instance = comp, \inst12|Add11~22\, inst12|Add11~22, spec, 1
instance = comp, \inst12|EnvWave[2]\, inst12|EnvWave[2], spec, 1
instance = comp, \inst12|Add11~16\, inst12|Add11~16, spec, 1
instance = comp, \inst12|Add11~21\, inst12|Add11~21, spec, 1
instance = comp, \inst12|EnvWave[3]\, inst12|EnvWave[3], spec, 1
instance = comp, \inst12|Add11~18\, inst12|Add11~18, spec, 1
instance = comp, \inst12|Add11~20\, inst12|Add11~20, spec, 1
instance = comp, \inst12|EnvWave[4]\, inst12|EnvWave[4], spec, 1
instance = comp, \inst12|process_4~2\, inst12|process_4~2, spec, 1
instance = comp, \inst12|process_4~3\, inst12|process_4~3, spec, 1
instance = comp, \inst12|process_4~4\, inst12|process_4~4, spec, 1
instance = comp, \inst12|process_4~5\, inst12|process_4~5, spec, 1
instance = comp, \inst12|process_4~6\, inst12|process_4~6, spec, 1
instance = comp, \inst12|process_4~7\, inst12|process_4~7, spec, 1
instance = comp, \inst12|Add11~23\, inst12|Add11~23, spec, 1
instance = comp, \inst12|process_4~8\, inst12|process_4~8, spec, 1
instance = comp, \inst12|Volume_E~0\, inst12|Volume_E~0, spec, 1
instance = comp, \inst12|Volume_E~3\, inst12|Volume_E~3, spec, 1
instance = comp, \inst12|Volume_E[1]\, inst12|Volume_E[1], spec, 1
instance = comp, \inst12|Volume_E~2\, inst12|Volume_E~2, spec, 1
instance = comp, \inst12|Volume_E[2]\, inst12|Volume_E[2], spec, 1
instance = comp, \inst12|Volume_E~1\, inst12|Volume_E~1, spec, 1
instance = comp, \inst12|Volume_E[3]\, inst12|Volume_E[3], spec, 1
instance = comp, \inst12|OUT_B~1\, inst12|OUT_B~1, spec, 1
instance = comp, \inst12|OUT_B~2\, inst12|OUT_B~2, spec, 1
instance = comp, \inst12|OUT_B[7]\, inst12|OUT_B[7], spec, 1
instance = comp, \inst12|Equal16~1\, inst12|Equal16~1, spec, 1
instance = comp, \inst12|Equal16~2\, inst12|Equal16~2, spec, 1
instance = comp, \inst12|Equal16~0\, inst12|Equal16~0, spec, 1
instance = comp, \inst12|Add1~0\, inst12|Add1~0, spec, 1
instance = comp, \inst12|Add2~0\, inst12|Add2~0, spec, 1
instance = comp, \inst12|Add2~2\, inst12|Add2~2, spec, 1
instance = comp, \inst12|Add2~4\, inst12|Add2~4, spec, 1
instance = comp, \inst12|Add2~6\, inst12|Add2~6, spec, 1
instance = comp, \inst12|Add2~8\, inst12|Add2~8, spec, 1
instance = comp, \inst12|Add1~1\, inst12|Add1~1, spec, 1
instance = comp, \inst12|Add1~3\, inst12|Add1~3, spec, 1
instance = comp, \inst12|Counter_A[0]\, inst12|Counter_A[0], spec, 1
instance = comp, \inst12|Add1~4\, inst12|Add1~4, spec, 1
instance = comp, \inst12|Add1~6\, inst12|Add1~6, spec, 1
instance = comp, \inst12|Counter_A[1]\, inst12|Counter_A[1], spec, 1
instance = comp, \inst12|Add1~7\, inst12|Add1~7, spec, 1
instance = comp, \inst12|Add1~9\, inst12|Add1~9, spec, 1
instance = comp, \inst12|Counter_A[2]\, inst12|Counter_A[2], spec, 1
instance = comp, \inst12|Add1~10\, inst12|Add1~10, spec, 1
instance = comp, \inst12|Add1~12\, inst12|Add1~12, spec, 1
instance = comp, \inst12|Counter_A[3]\, inst12|Counter_A[3], spec, 1
instance = comp, \inst12|Add1~13\, inst12|Add1~13, spec, 1
instance = comp, \inst12|Add1~15\, inst12|Add1~15, spec, 1
instance = comp, \inst12|Counter_A[4]\, inst12|Counter_A[4], spec, 1
instance = comp, \inst12|Add1~16\, inst12|Add1~16, spec, 1
instance = comp, \inst12|Add2~10\, inst12|Add2~10, spec, 1
instance = comp, \inst12|Add1~18\, inst12|Add1~18, spec, 1
instance = comp, \inst12|Counter_A[5]\, inst12|Counter_A[5], spec, 1
instance = comp, \inst12|Add2~12\, inst12|Add2~12, spec, 1
instance = comp, \inst12|Add1~19\, inst12|Add1~19, spec, 1
instance = comp, \inst12|Add1~21\, inst12|Add1~21, spec, 1
instance = comp, \inst12|Counter_A[6]\, inst12|Counter_A[6], spec, 1
instance = comp, \inst12|Add1~22\, inst12|Add1~22, spec, 1
instance = comp, \inst12|Add2~14\, inst12|Add2~14, spec, 1
instance = comp, \inst12|Add1~24\, inst12|Add1~24, spec, 1
instance = comp, \inst12|Counter_A[7]\, inst12|Counter_A[7], spec, 1
instance = comp, \inst12|Equal15~1\, inst12|Equal15~1, spec, 1
instance = comp, \inst12|Equal15~2\, inst12|Equal15~2, spec, 1
instance = comp, \inst12|Add2~16\, inst12|Add2~16, spec, 1
instance = comp, \inst12|Add2~18\, inst12|Add2~18, spec, 1
instance = comp, \inst12|Add1~25\, inst12|Add1~25, spec, 1
instance = comp, \inst12|Add1~27\, inst12|Add1~27, spec, 1
instance = comp, \inst12|Counter_A[8]\, inst12|Counter_A[8], spec, 1
instance = comp, \inst12|Add1~28\, inst12|Add1~28, spec, 1
instance = comp, \inst12|Add1~30\, inst12|Add1~30, spec, 1
instance = comp, \inst12|Counter_A[9]\, inst12|Counter_A[9], spec, 1
instance = comp, \inst12|Add1~31\, inst12|Add1~31, spec, 1
instance = comp, \inst12|Add2~20\, inst12|Add2~20, spec, 1
instance = comp, \inst12|Add1~33\, inst12|Add1~33, spec, 1
instance = comp, \inst12|Counter_A[10]\, inst12|Counter_A[10], spec, 1
instance = comp, \inst12|Counter_A[11]\, inst12|Counter_A[11], spec, 1
instance = comp, \inst12|Equal15~0\, inst12|Equal15~0, spec, 1
instance = comp, \inst12|Equal15~3\, inst12|Equal15~3, spec, 1
instance = comp, \inst12|Add2~22\, inst12|Add2~22, spec, 1
instance = comp, \inst12|Add1~34\, inst12|Add1~34, spec, 1
instance = comp, \inst12|Add1~36\, inst12|Add1~36, spec, 1
instance = comp, \inst12|Freq_A~2\, inst12|Freq_A~2, spec, 1
instance = comp, \inst12|Freq_A~3\, inst12|Freq_A~3, spec, 1
instance = comp, \inst12|Freq_A~1\, inst12|Freq_A~1, spec, 1
instance = comp, \inst12|Freq_A~0\, inst12|Freq_A~0, spec, 1
instance = comp, \inst12|Freq_A~4\, inst12|Freq_A~4, spec, 1
instance = comp, \inst12|Freq_A\, inst12|Freq_A, spec, 1
instance = comp, \inst12|process_5~1\, inst12|process_5~1, spec, 1
instance = comp, \inst12|OUT_A~0\, inst12|OUT_A~0, spec, 1
instance = comp, \inst12|OUT_A~1\, inst12|OUT_A~1, spec, 1
instance = comp, \inst12|OUT_A[7]\, inst12|OUT_A[7], spec, 1
instance = comp, \inst12|Volume_E~4\, inst12|Volume_E~4, spec, 1
instance = comp, \inst12|Volume_E~5\, inst12|Volume_E~5, spec, 1
instance = comp, \inst12|Volume_E[0]\, inst12|Volume_E[0], spec, 1
instance = comp, \inst12|Mux94~0\, inst12|Mux94~0, spec, 1
instance = comp, \inst12|Mux86~0\, inst12|Mux86~0, spec, 1
instance = comp, \inst12|OUT_A~2\, inst12|OUT_A~2, spec, 1
instance = comp, \inst12|OUT_A[6]\, inst12|OUT_A[6], spec, 1
instance = comp, \inst12|Mux101~0\, inst12|Mux101~0, spec, 1
instance = comp, \inst12|OUT_B~3\, inst12|OUT_B~3, spec, 1
instance = comp, \inst12|OUT_B[6]\, inst12|OUT_B[6], spec, 1
instance = comp, \inst12|Mux95~0\, inst12|Mux95~0, spec, 1
instance = comp, \inst12|Mux87~0\, inst12|Mux87~0, spec, 1
instance = comp, \inst12|OUT_A~3\, inst12|OUT_A~3, spec, 1
instance = comp, \inst12|OUT_A[5]\, inst12|OUT_A[5], spec, 1
instance = comp, \inst12|Mux102~0\, inst12|Mux102~0, spec, 1
instance = comp, \inst12|OUT_B~4\, inst12|OUT_B~4, spec, 1
instance = comp, \inst12|OUT_B[5]\, inst12|OUT_B[5], spec, 1
instance = comp, \inst12|Mux96~0\, inst12|Mux96~0, spec, 1
instance = comp, \inst12|Mux103~0\, inst12|Mux103~0, spec, 1
instance = comp, \inst12|OUT_B~5\, inst12|OUT_B~5, spec, 1
instance = comp, \inst12|OUT_B[4]\, inst12|OUT_B[4], spec, 1
instance = comp, \inst12|Mux88~0\, inst12|Mux88~0, spec, 1
instance = comp, \inst12|OUT_A~4\, inst12|OUT_A~4, spec, 1
instance = comp, \inst12|OUT_A[4]\, inst12|OUT_A[4], spec, 1
instance = comp, \inst12|Mux89~0\, inst12|Mux89~0, spec, 1
instance = comp, \inst12|Mux97~0\, inst12|Mux97~0, spec, 1
instance = comp, \inst12|OUT_A~5\, inst12|OUT_A~5, spec, 1
instance = comp, \inst12|OUT_A[3]\, inst12|OUT_A[3], spec, 1
instance = comp, \inst12|Mux104~0\, inst12|Mux104~0, spec, 1
instance = comp, \inst12|OUT_B~6\, inst12|OUT_B~6, spec, 1
instance = comp, \inst12|OUT_B[3]\, inst12|OUT_B[3], spec, 1
instance = comp, \inst12|Mux98~0\, inst12|Mux98~0, spec, 1
instance = comp, \inst12|Mux105~0\, inst12|Mux105~0, spec, 1
instance = comp, \inst12|OUT_B~7\, inst12|OUT_B~7, spec, 1
instance = comp, \inst12|OUT_B[2]\, inst12|OUT_B[2], spec, 1
instance = comp, \inst12|Mux90~0\, inst12|Mux90~0, spec, 1
instance = comp, \inst12|OUT_A~6\, inst12|OUT_A~6, spec, 1
instance = comp, \inst12|OUT_A[2]\, inst12|OUT_A[2], spec, 1
instance = comp, \inst12|Mux99~0\, inst12|Mux99~0, spec, 1
instance = comp, \inst12|Mux106~0\, inst12|Mux106~0, spec, 1
instance = comp, \inst12|OUT_B~8\, inst12|OUT_B~8, spec, 1
instance = comp, \inst12|OUT_B[1]\, inst12|OUT_B[1], spec, 1
instance = comp, \inst12|Mux91~0\, inst12|Mux91~0, spec, 1
instance = comp, \inst12|OUT_A~7\, inst12|OUT_A~7, spec, 1
instance = comp, \inst12|OUT_A[1]\, inst12|OUT_A[1], spec, 1
instance = comp, \inst12|Mux107~0\, inst12|Mux107~0, spec, 1
instance = comp, \inst12|Mux116~0\, inst12|Mux116~0, spec, 1
instance = comp, \inst12|OUT_B~9\, inst12|OUT_B~9, spec, 1
instance = comp, \inst12|OUT_B[0]\, inst12|OUT_B[0], spec, 1
instance = comp, \inst12|Mux92~0\, inst12|Mux92~0, spec, 1
instance = comp, \inst12|OUT_A~8\, inst12|OUT_A~8, spec, 1
instance = comp, \inst12|OUT_A[0]\, inst12|OUT_A[0], spec, 1
instance = comp, \inst12|AUDIO_L[0]~0\, inst12|AUDIO_L[0]~0, spec, 1
instance = comp, \inst12|AUDIO_L[1]~2\, inst12|AUDIO_L[1]~2, spec, 1
instance = comp, \inst12|AUDIO_L[2]~4\, inst12|AUDIO_L[2]~4, spec, 1
instance = comp, \inst12|AUDIO_L[3]~6\, inst12|AUDIO_L[3]~6, spec, 1
instance = comp, \inst12|AUDIO_L[4]~8\, inst12|AUDIO_L[4]~8, spec, 1
instance = comp, \inst12|AUDIO_L[5]~10\, inst12|AUDIO_L[5]~10, spec, 1
instance = comp, \inst12|AUDIO_L[6]~12\, inst12|AUDIO_L[6]~12, spec, 1
instance = comp, \inst12|AUDIO_L[7]~14\, inst12|AUDIO_L[7]~14, spec, 1
instance = comp, \inst6|SigmaLatch[0]~10\, inst6|SigmaLatch[0]~10, spec, 1
instance = comp, \inst6|SigmaLatch[0]\, inst6|SigmaLatch[0], spec, 1
instance = comp, \inst6|SigmaLatch[1]~12\, inst6|SigmaLatch[1]~12, spec, 1
instance = comp, \inst6|SigmaLatch[1]\, inst6|SigmaLatch[1], spec, 1
instance = comp, \inst6|SigmaLatch[2]~14\, inst6|SigmaLatch[2]~14, spec, 1
instance = comp, \inst6|SigmaLatch[2]\, inst6|SigmaLatch[2], spec, 1
instance = comp, \inst6|SigmaLatch[3]~16\, inst6|SigmaLatch[3]~16, spec, 1
instance = comp, \inst6|SigmaLatch[3]\, inst6|SigmaLatch[3], spec, 1
instance = comp, \inst6|SigmaLatch[4]~18\, inst6|SigmaLatch[4]~18, spec, 1
instance = comp, \inst6|SigmaLatch[4]\, inst6|SigmaLatch[4], spec, 1
instance = comp, \inst6|SigmaLatch[5]~20\, inst6|SigmaLatch[5]~20, spec, 1
instance = comp, \inst6|SigmaLatch[5]\, inst6|SigmaLatch[5], spec, 1
instance = comp, \inst6|SigmaLatch[6]~22\, inst6|SigmaLatch[6]~22, spec, 1
instance = comp, \inst6|SigmaLatch[6]\, inst6|SigmaLatch[6], spec, 1
instance = comp, \inst6|SigmaLatch[7]~24\, inst6|SigmaLatch[7]~24, spec, 1
instance = comp, \inst6|SigmaLatch[7]\, inst6|SigmaLatch[7], spec, 1
instance = comp, \inst6|SigmaLatch[8]~26\, inst6|SigmaLatch[8]~26, spec, 1
instance = comp, \inst6|SigmaLatch[8]\, inst6|SigmaLatch[8], spec, 1
instance = comp, \inst6|SigmaLatch[9]~28\, inst6|SigmaLatch[9]~28, spec, 1
instance = comp, \inst6|SigmaLatch[9]\, inst6|SigmaLatch[9], spec, 1
instance = comp, \inst6|DACout~feeder\, inst6|DACout~feeder, spec, 1
instance = comp, \inst6|DACout\, inst6|DACout, spec, 1
instance = comp, \inst12|OUT_C~0\, inst12|OUT_C~0, spec, 1
instance = comp, \inst12|Counter_C[0]\, inst12|Counter_C[0], spec, 1
instance = comp, \inst12|Add5~1\, inst12|Add5~1, spec, 1
instance = comp, \inst12|Equal22~1\, inst12|Equal22~1, spec, 1
instance = comp, \inst12|Equal22~2\, inst12|Equal22~2, spec, 1
instance = comp, \inst12|Equal22~0\, inst12|Equal22~0, spec, 1
instance = comp, \inst12|Add6~0\, inst12|Add6~0, spec, 1
instance = comp, \inst12|Add6~2\, inst12|Add6~2, spec, 1
instance = comp, \inst12|Add6~4\, inst12|Add6~4, spec, 1
instance = comp, \inst12|Add6~6\, inst12|Add6~6, spec, 1
instance = comp, \inst12|Add6~8\, inst12|Add6~8, spec, 1
instance = comp, \inst12|Add6~10\, inst12|Add6~10, spec, 1
instance = comp, \inst12|Add6~12\, inst12|Add6~12, spec, 1
instance = comp, \inst12|Add6~14\, inst12|Add6~14, spec, 1
instance = comp, \inst12|Add6~16\, inst12|Add6~16, spec, 1
instance = comp, \inst12|Add5~4\, inst12|Add5~4, spec, 1
instance = comp, \inst12|Add5~6\, inst12|Add5~6, spec, 1
instance = comp, \inst12|Counter_C[1]\, inst12|Counter_C[1], spec, 1
instance = comp, \inst12|Add5~7\, inst12|Add5~7, spec, 1
instance = comp, \inst12|Add5~9\, inst12|Add5~9, spec, 1
instance = comp, \inst12|Counter_C[2]\, inst12|Counter_C[2], spec, 1
instance = comp, \inst12|Add5~10\, inst12|Add5~10, spec, 1
instance = comp, \inst12|Add5~12\, inst12|Add5~12, spec, 1
instance = comp, \inst12|Counter_C[3]\, inst12|Counter_C[3], spec, 1
instance = comp, \inst12|Add5~13\, inst12|Add5~13, spec, 1
instance = comp, \inst12|Add5~15\, inst12|Add5~15, spec, 1
instance = comp, \inst12|Counter_C[4]\, inst12|Counter_C[4], spec, 1
instance = comp, \inst12|Add5~16\, inst12|Add5~16, spec, 1
instance = comp, \inst12|Add5~18\, inst12|Add5~18, spec, 1
instance = comp, \inst12|Counter_C[5]\, inst12|Counter_C[5], spec, 1
instance = comp, \inst12|Add5~19\, inst12|Add5~19, spec, 1
instance = comp, \inst12|Add5~21\, inst12|Add5~21, spec, 1
instance = comp, \inst12|Counter_C[6]\, inst12|Counter_C[6], spec, 1
instance = comp, \inst12|Add5~22\, inst12|Add5~22, spec, 1
instance = comp, \inst12|Add5~24\, inst12|Add5~24, spec, 1
instance = comp, \inst12|Counter_C[7]\, inst12|Counter_C[7], spec, 1
instance = comp, \inst12|Add5~25\, inst12|Add5~25, spec, 1
instance = comp, \inst12|Add5~27\, inst12|Add5~27, spec, 1
instance = comp, \inst12|Counter_C[8]\, inst12|Counter_C[8], spec, 1
instance = comp, \inst12|Add6~18\, inst12|Add6~18, spec, 1
instance = comp, \inst12|Add5~28\, inst12|Add5~28, spec, 1
instance = comp, \inst12|Add5~30\, inst12|Add5~30, spec, 1
instance = comp, \inst12|Counter_C[9]\, inst12|Counter_C[9], spec, 1
instance = comp, \inst12|Add6~20\, inst12|Add6~20, spec, 1
instance = comp, \inst12|Add5~31\, inst12|Add5~31, spec, 1
instance = comp, \inst12|Add5~33\, inst12|Add5~33, spec, 1
instance = comp, \inst12|Counter_C[10]\, inst12|Counter_C[10], spec, 1
instance = comp, \inst12|Add6~22\, inst12|Add6~22, spec, 1
instance = comp, \inst12|Add5~34\, inst12|Add5~34, spec, 1
instance = comp, \inst12|Add5~36\, inst12|Add5~36, spec, 1
instance = comp, \inst12|Counter_C[11]\, inst12|Counter_C[11], spec, 1
instance = comp, \inst12|Equal21~0\, inst12|Equal21~0, spec, 1
instance = comp, \inst12|Equal21~1\, inst12|Equal21~1, spec, 1
instance = comp, \inst12|Equal21~2\, inst12|Equal21~2, spec, 1
instance = comp, \inst12|Equal21~3\, inst12|Equal21~3, spec, 1
instance = comp, \inst12|Add5~0\, inst12|Add5~0, spec, 1
instance = comp, \inst12|Add5~3\, inst12|Add5~3, spec, 1
instance = comp, \inst12|Freq_C~0\, inst12|Freq_C~0, spec, 1
instance = comp, \inst12|Freq_C~1\, inst12|Freq_C~1, spec, 1
instance = comp, \inst12|Freq_C~2\, inst12|Freq_C~2, spec, 1
instance = comp, \inst12|Freq_C~3\, inst12|Freq_C~3, spec, 1
instance = comp, \inst12|Freq_C~4\, inst12|Freq_C~4, spec, 1
instance = comp, \inst12|Freq_C\, inst12|Freq_C, spec, 1
instance = comp, \inst12|process_5~2\, inst12|process_5~2, spec, 1
instance = comp, \inst12|OUT_C~1\, inst12|OUT_C~1, spec, 1
instance = comp, \inst12|OUT_C[7]\, inst12|OUT_C[7], spec, 1
instance = comp, \inst12|Mux109~0\, inst12|Mux109~0, spec, 1
instance = comp, \inst12|OUT_C~2\, inst12|OUT_C~2, spec, 1
instance = comp, \inst12|OUT_C[6]\, inst12|OUT_C[6], spec, 1
instance = comp, \inst12|Mux110~0\, inst12|Mux110~0, spec, 1
instance = comp, \inst12|OUT_C~3\, inst12|OUT_C~3, spec, 1
instance = comp, \inst12|OUT_C[5]\, inst12|OUT_C[5], spec, 1
instance = comp, \inst12|Mux111~0\, inst12|Mux111~0, spec, 1
instance = comp, \inst12|OUT_C~4\, inst12|OUT_C~4, spec, 1
instance = comp, \inst12|OUT_C[4]\, inst12|OUT_C[4], spec, 1
instance = comp, \inst12|Mux112~0\, inst12|Mux112~0, spec, 1
instance = comp, \inst12|OUT_C~5\, inst12|OUT_C~5, spec, 1
instance = comp, \inst12|OUT_C[3]\, inst12|OUT_C[3], spec, 1
instance = comp, \inst12|Mux113~0\, inst12|Mux113~0, spec, 1
instance = comp, \inst12|OUT_C~6\, inst12|OUT_C~6, spec, 1
instance = comp, \inst12|OUT_C[2]\, inst12|OUT_C[2], spec, 1
instance = comp, \inst12|Mux114~0\, inst12|Mux114~0, spec, 1
instance = comp, \inst12|OUT_C~7\, inst12|OUT_C~7, spec, 1
instance = comp, \inst12|OUT_C[1]\, inst12|OUT_C[1], spec, 1
instance = comp, \inst12|Mux115~0\, inst12|Mux115~0, spec, 1
instance = comp, \inst12|OUT_C~8\, inst12|OUT_C~8, spec, 1
instance = comp, \inst12|OUT_C[0]\, inst12|OUT_C[0], spec, 1
instance = comp, \inst12|AUDIO_R[0]~0\, inst12|AUDIO_R[0]~0, spec, 1
instance = comp, \inst12|AUDIO_R[1]~2\, inst12|AUDIO_R[1]~2, spec, 1
instance = comp, \inst12|AUDIO_R[2]~4\, inst12|AUDIO_R[2]~4, spec, 1
instance = comp, \inst12|AUDIO_R[3]~6\, inst12|AUDIO_R[3]~6, spec, 1
instance = comp, \inst12|AUDIO_R[4]~8\, inst12|AUDIO_R[4]~8, spec, 1
instance = comp, \inst12|AUDIO_R[5]~10\, inst12|AUDIO_R[5]~10, spec, 1
instance = comp, \inst12|AUDIO_R[6]~12\, inst12|AUDIO_R[6]~12, spec, 1
instance = comp, \inst12|AUDIO_R[7]~14\, inst12|AUDIO_R[7]~14, spec, 1
instance = comp, \inst14|SigmaLatch[0]~10\, inst14|SigmaLatch[0]~10, spec, 1
instance = comp, \inst14|SigmaLatch[0]\, inst14|SigmaLatch[0], spec, 1
instance = comp, \inst14|SigmaLatch[1]~12\, inst14|SigmaLatch[1]~12, spec, 1
instance = comp, \inst14|SigmaLatch[1]\, inst14|SigmaLatch[1], spec, 1
instance = comp, \inst14|SigmaLatch[2]~14\, inst14|SigmaLatch[2]~14, spec, 1
instance = comp, \inst14|SigmaLatch[2]\, inst14|SigmaLatch[2], spec, 1
instance = comp, \inst14|SigmaLatch[3]~16\, inst14|SigmaLatch[3]~16, spec, 1
instance = comp, \inst14|SigmaLatch[3]\, inst14|SigmaLatch[3], spec, 1
instance = comp, \inst14|SigmaLatch[4]~18\, inst14|SigmaLatch[4]~18, spec, 1
instance = comp, \inst14|SigmaLatch[4]\, inst14|SigmaLatch[4], spec, 1
instance = comp, \inst14|SigmaLatch[5]~20\, inst14|SigmaLatch[5]~20, spec, 1
instance = comp, \inst14|SigmaLatch[5]\, inst14|SigmaLatch[5], spec, 1
instance = comp, \inst14|SigmaLatch[6]~22\, inst14|SigmaLatch[6]~22, spec, 1
instance = comp, \inst14|SigmaLatch[6]\, inst14|SigmaLatch[6], spec, 1
instance = comp, \inst14|SigmaLatch[7]~24\, inst14|SigmaLatch[7]~24, spec, 1
instance = comp, \inst14|SigmaLatch[7]\, inst14|SigmaLatch[7], spec, 1
instance = comp, \inst14|SigmaLatch[8]~26\, inst14|SigmaLatch[8]~26, spec, 1
instance = comp, \inst14|SigmaLatch[8]\, inst14|SigmaLatch[8], spec, 1
instance = comp, \inst14|SigmaLatch[9]~28\, inst14|SigmaLatch[9]~28, spec, 1
instance = comp, \inst14|SigmaLatch[9]\, inst14|SigmaLatch[9], spec, 1
instance = comp, \inst14|DACout\, inst14|DACout, spec, 1
instance = comp, \inst|page_ram_sel[2]\, inst|page_ram_sel[2], spec, 1
instance = comp, \inst|ram_adr[16]~0\, inst|ram_adr[16]~0, spec, 1
instance = comp, \inst|page_ram_sel[1]\, inst|page_ram_sel[1], spec, 1
instance = comp, \inst|ram_adr[15]~1\, inst|ram_adr[15]~1, spec, 1
instance = comp, \inst|page_shadow_scr\, inst|page_shadow_scr, spec, 1
instance = comp, \inst|ram_adr[15]~2\, inst|ram_adr[15]~2, spec, 1
instance = comp, \inst|page_ram_sel[0]\, inst|page_ram_sel[0], spec, 1
instance = comp, \inst|ram_adr[14]~3\, inst|ram_adr[14]~3, spec, 1
instance = comp, \inst|ram_adr[13]~4\, inst|ram_adr[13]~4, spec, 1
instance = comp, \inst|ram_adr[12]~5\, inst|ram_adr[12]~5, spec, 1
instance = comp, \inst|ram_adr[11]~6\, inst|ram_adr[11]~6, spec, 1
instance = comp, \inst|ram_adr[10]~7\, inst|ram_adr[10]~7, spec, 1
instance = comp, \inst|ram_adr[9]~8\, inst|ram_adr[9]~8, spec, 1
instance = comp, \inst|ram_adr[9]~9\, inst|ram_adr[9]~9, spec, 1
instance = comp, \inst|ram_adr[8]~10\, inst|ram_adr[8]~10, spec, 1
instance = comp, \inst|ram_adr[8]~11\, inst|ram_adr[8]~11, spec, 1
instance = comp, \inst|ram_adr[7]~12\, inst|ram_adr[7]~12, spec, 1
instance = comp, \inst|ram_adr[6]~13\, inst|ram_adr[6]~13, spec, 1
instance = comp, \inst|ram_adr[5]~14\, inst|ram_adr[5]~14, spec, 1
instance = comp, \inst|ram_adr[4]~15\, inst|ram_adr[4]~15, spec, 1
instance = comp, \inst|ram_adr[3]~16\, inst|ram_adr[3]~16, spec, 1
instance = comp, \inst|ram_adr[2]~17\, inst|ram_adr[2]~17, spec, 1
instance = comp, \inst|ram_adr[1]~18\, inst|ram_adr[1]~18, spec, 1
instance = comp, \inst|ram_adr[0]~19\, inst|ram_adr[0]~19, spec, 1
