==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_0.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 241822 ; free virtual = 251694
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 241822 ; free virtual = 251694
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1142.242 ; gain = 200.730 ; free physical = 241759 ; free virtual = 251640
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'conv1' (resnet50_0.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'resnet50_0' (resnet50_0.cpp:170) automatically.
WARNING: [SYNCHK 200-23] resnet50_0.cpp:169: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1142.242 ; gain = 200.730 ; free physical = 241703 ; free virtual = 251589
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:163) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_0.cpp:179) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:110) in function 'maxpool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_0.cpp:54) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1.1' (resnet50_0.cpp:65) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (resnet50_0.cpp:84) in function 'conv1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:166) in function 'resnet50_0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_0.cpp:182) in function 'resnet50_0' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:104) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:113) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (resnet50_0.cpp:123) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:56) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1.1' (resnet50_0.cpp:68) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1.1.1' (resnet50_0.cpp:71) in function 'conv1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (resnet50_0.cpp:86) in function 'conv1' completely with a factor of 64.
INFO: [XFORM 203-131] Reshaping array 'inbuf.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'c1out.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'p1out.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V' (resnet50_0.cpp:45) in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_weight.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_bias'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_scale'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp_max.V' (resnet50_0.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:110:28) to (resnet50_0.cpp:110:23) in function 'maxpool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:84:34) to (resnet50_0.cpp:84:27) in function 'conv1'... converting 513 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:163:35) to (resnet50_0.cpp:163:30) in function 'resnet50_0'... converting 65 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (resnet50_0.cpp:41)...192 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1205.938 ; gain = 264.426 ; free physical = 241605 ; free virtual = 251500
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_0.cpp:178:14) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:177:13) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'mp_compute' (resnet50_0.cpp:109:38) in function 'maxpool'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (resnet50_0.cpp:99:16) in function 'maxpool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'maxpool' (resnet50_0.cpp:98:40) in function 'maxpool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:53:13) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (resnet50_0.cpp:64:17) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_0.cpp:63:14) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:62:13) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_0.cpp:83:15) in function 'conv1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1337.039 ; gain = 395.527 ; free physical = 241547 ; free virtual = 251445
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.39 seconds; current allocated memory: 351.584 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 351.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.05 seconds; current allocated memory: 363.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'outbuf_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.09 seconds; current allocated memory: 372.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mp_compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.63 seconds; current allocated memory: 377.006 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 379.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_write_ln170', resnet50_0.cpp:170) of variable 'or_ln180', resnet50_0.cpp:170 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:170) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_1_write_ln170', resnet50_0.cpp:170) of variable 'or_ln180_1', resnet50_0.cpp:170 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:170) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_1_write_ln170', resnet50_0.cpp:170) of variable 'or_ln180_1', resnet50_0.cpp:170 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:170) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_2_write_ln170', resnet50_0.cpp:170) of variable 'or_ln180_2', resnet50_0.cpp:170 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:170) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_5_write_ln170', resnet50_0.cpp:170) of variable 'or_ln180_5', resnet50_0.cpp:170 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:170) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_7_write_ln170', resnet50_0.cpp:170) of variable 'or_ln180_7', resnet50_0.cpp:170 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:170) on array 'inbuf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 37.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 382.147 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.41 seconds; current allocated memory: 389.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.52 seconds; current allocated memory: 392.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_8s_17s_18_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_8s_18ns_18_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 422.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool'.
INFO: [HLS 200-111]  Elapsed time: 9.23 seconds; current allocated memory: 492.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_0.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1138.508 ; gain = 196.996 ; free physical = 241672 ; free virtual = 251551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1138.508 ; gain = 196.996 ; free physical = 241673 ; free virtual = 251551
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1141.254 ; gain = 199.742 ; free physical = 241631 ; free virtual = 251520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'conv1' (resnet50_0.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'resnet50_0' (resnet50_0.cpp:171) automatically.
WARNING: [SYNCHK 200-23] resnet50_0.cpp:170: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1141.254 ; gain = 199.742 ; free physical = 241582 ; free virtual = 251476
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:163) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_0.cpp:180) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:110) in function 'maxpool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_0.cpp:54) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1.1' (resnet50_0.cpp:65) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (resnet50_0.cpp:84) in function 'conv1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:167) in function 'resnet50_0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_0.cpp:183) in function 'resnet50_0' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:104) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:113) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (resnet50_0.cpp:123) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:56) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1.1' (resnet50_0.cpp:68) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1.1.1' (resnet50_0.cpp:71) in function 'conv1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (resnet50_0.cpp:86) in function 'conv1' completely with a factor of 64.
INFO: [XFORM 203-131] Reshaping array 'inbuf.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'c1out.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'p1out.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V' (resnet50_0.cpp:45) in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_weight.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_bias'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_scale'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp_max.V' (resnet50_0.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:110:28) to (resnet50_0.cpp:110:23) in function 'maxpool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:84:34) to (resnet50_0.cpp:84:27) in function 'conv1'... converting 513 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:163:35) to (resnet50_0.cpp:163:30) in function 'resnet50_0'... converting 65 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (resnet50_0.cpp:41)...192 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1204.949 ; gain = 263.438 ; free physical = 241475 ; free virtual = 251377
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_0.cpp:179:14) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:178:13) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'mp_compute' (resnet50_0.cpp:109:38) in function 'maxpool'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (resnet50_0.cpp:99:16) in function 'maxpool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'maxpool' (resnet50_0.cpp:98:40) in function 'maxpool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:53:13) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (resnet50_0.cpp:64:17) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_0.cpp:63:14) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:62:13) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_0.cpp:83:15) in function 'conv1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1337.039 ; gain = 395.527 ; free physical = 241420 ; free virtual = 251324
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.16 seconds; current allocated memory: 351.661 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 351.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.09 seconds; current allocated memory: 363.647 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'outbuf_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.06 seconds; current allocated memory: 373.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mp_compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.53 seconds; current allocated memory: 377.082 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 379.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('inbuf_V_load_1', resnet50_0.cpp:171) on array 'inbuf_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'inbuf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 382.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.39 seconds; current allocated memory: 389.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.48 seconds; current allocated memory: 393.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_8s_17s_18_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_8s_18ns_18_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111]  Elapsed time: 1.67 seconds; current allocated memory: 423.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool'.
INFO: [HLS 200-111]  Elapsed time: 9.26 seconds; current allocated memory: 493.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_0.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1138.508 ; gain = 196.996 ; free physical = 234483 ; free virtual = 247999
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1138.508 ; gain = 196.996 ; free physical = 234483 ; free virtual = 247999
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1141.250 ; gain = 199.738 ; free physical = 234421 ; free virtual = 247947
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'conv1' (resnet50_0.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'resnet50_0' (resnet50_0.cpp:171) automatically.
WARNING: [SYNCHK 200-23] resnet50_0.cpp:170: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1141.250 ; gain = 199.738 ; free physical = 234380 ; free virtual = 247910
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:163) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_0.cpp:180) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:110) in function 'maxpool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_0.cpp:54) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1.1' (resnet50_0.cpp:65) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (resnet50_0.cpp:84) in function 'conv1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:167) in function 'resnet50_0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_0.cpp:183) in function 'resnet50_0' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:104) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:113) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (resnet50_0.cpp:123) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:56) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1.1' (resnet50_0.cpp:68) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1.1.1' (resnet50_0.cpp:71) in function 'conv1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (resnet50_0.cpp:86) in function 'conv1' completely with a factor of 64.
INFO: [XFORM 203-131] Reshaping array 'inbuf.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'c1out.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'p1out.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V' (resnet50_0.cpp:45) in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_weight.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_bias'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_scale'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp_max.V' (resnet50_0.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:110:28) to (resnet50_0.cpp:110:23) in function 'maxpool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:84:34) to (resnet50_0.cpp:84:27) in function 'conv1'... converting 513 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:163:35) to (resnet50_0.cpp:163:30) in function 'resnet50_0'... converting 65 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (resnet50_0.cpp:41)...192 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1204.961 ; gain = 263.449 ; free physical = 234242 ; free virtual = 247780
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_0.cpp:179:14) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:178:13) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'mp_compute' (resnet50_0.cpp:109:38) in function 'maxpool'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (resnet50_0.cpp:99:16) in function 'maxpool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'maxpool' (resnet50_0.cpp:98:40) in function 'maxpool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:53:13) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (resnet50_0.cpp:64:17) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_0.cpp:63:14) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:62:13) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_0.cpp:83:15) in function 'conv1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 1337.039 ; gain = 395.527 ; free physical = 234184 ; free virtual = 247725
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 67.02 seconds; current allocated memory: 352.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 352.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.05 seconds; current allocated memory: 364.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'outbuf_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.1 seconds; current allocated memory: 373.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mp_compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.75 seconds; current allocated memory: 377.779 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 380.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('inbuf_V_load_1', resnet50_0.cpp:171) on array 'inbuf_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'inbuf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 383.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.41 seconds; current allocated memory: 390.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.57 seconds; current allocated memory: 394.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_8s_17s_18_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_8s_18ns_18_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 424.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool'.
INFO: [HLS 200-111]  Elapsed time: 9.37 seconds; current allocated memory: 494.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_0.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1138.508 ; gain = 196.996 ; free physical = 217322 ; free virtual = 236345
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1138.508 ; gain = 196.996 ; free physical = 217320 ; free virtual = 236343
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1141.250 ; gain = 199.738 ; free physical = 217162 ; free virtual = 236196
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'conv1' (resnet50_0.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'resnet50_0' (resnet50_0.cpp:171) automatically.
WARNING: [SYNCHK 200-23] resnet50_0.cpp:170: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1141.250 ; gain = 199.738 ; free physical = 217093 ; free virtual = 236131
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:163) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_0.cpp:180) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:110) in function 'maxpool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_0.cpp:54) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1.1' (resnet50_0.cpp:65) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (resnet50_0.cpp:84) in function 'conv1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:167) in function 'resnet50_0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_0.cpp:183) in function 'resnet50_0' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:104) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:113) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (resnet50_0.cpp:123) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:56) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1.1' (resnet50_0.cpp:68) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1.1.1' (resnet50_0.cpp:71) in function 'conv1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (resnet50_0.cpp:86) in function 'conv1' completely with a factor of 64.
INFO: [XFORM 203-131] Reshaping array 'inbuf.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'c1out.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'p1out.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V' (resnet50_0.cpp:45) in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_weight.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_bias'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_scale'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp_max.V' (resnet50_0.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:110:28) to (resnet50_0.cpp:110:23) in function 'maxpool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:84:34) to (resnet50_0.cpp:84:27) in function 'conv1'... converting 513 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:163:35) to (resnet50_0.cpp:163:30) in function 'resnet50_0'... converting 65 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (resnet50_0.cpp:41)...192 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1204.961 ; gain = 263.449 ; free physical = 216097 ; free virtual = 235143
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_0.cpp:179:14) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:178:13) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'mp_compute' (resnet50_0.cpp:109:38) in function 'maxpool'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (resnet50_0.cpp:99:16) in function 'maxpool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'maxpool' (resnet50_0.cpp:98:40) in function 'maxpool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:53:13) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (resnet50_0.cpp:64:17) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_0.cpp:63:14) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:62:13) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_0.cpp:83:15) in function 'conv1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 1337.039 ; gain = 395.527 ; free physical = 215520 ; free virtual = 234568
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.63 seconds; current allocated memory: 352.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 352.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.05 seconds; current allocated memory: 364.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'outbuf_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.13 seconds; current allocated memory: 373.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mp_compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.64 seconds; current allocated memory: 377.794 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 380.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('inbuf_V_load_1', resnet50_0.cpp:171) on array 'inbuf_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'inbuf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 383.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.47 seconds; current allocated memory: 390.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.58 seconds; current allocated memory: 394.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_8s_17s_18_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_8s_18ns_18_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111]  Elapsed time: 1.67 seconds; current allocated memory: 424.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool'.
INFO: [HLS 200-111]  Elapsed time: 9.37 seconds; current allocated memory: 494.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_0.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 87495 ; free virtual = 209332
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 87501 ; free virtual = 209338
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1142.238 ; gain = 200.727 ; free physical = 88925 ; free virtual = 210772
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'conv1' (resnet50_0.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'resnet50_0' (resnet50_0.cpp:171) automatically.
WARNING: [SYNCHK 200-23] resnet50_0.cpp:170: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1142.238 ; gain = 200.727 ; free physical = 88888 ; free virtual = 210740
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:163) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_0.cpp:180) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:110) in function 'maxpool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_0.cpp:54) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1.1' (resnet50_0.cpp:65) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (resnet50_0.cpp:84) in function 'conv1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:167) in function 'resnet50_0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_0.cpp:183) in function 'resnet50_0' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:104) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:113) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (resnet50_0.cpp:123) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:56) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1.1' (resnet50_0.cpp:68) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1.1.1' (resnet50_0.cpp:71) in function 'conv1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (resnet50_0.cpp:86) in function 'conv1' completely with a factor of 64.
INFO: [XFORM 203-131] Reshaping array 'inbuf.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'c1out.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'p1out.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V' (resnet50_0.cpp:45) in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_weight.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_bias'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_scale'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp_max.V' (resnet50_0.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:110:28) to (resnet50_0.cpp:110:23) in function 'maxpool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:84:34) to (resnet50_0.cpp:84:27) in function 'conv1'... converting 513 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:163:35) to (resnet50_0.cpp:163:30) in function 'resnet50_0'... converting 65 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (resnet50_0.cpp:41)...192 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1205.949 ; gain = 264.438 ; free physical = 88766 ; free virtual = 210628
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_0.cpp:179:14) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:178:13) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'mp_compute' (resnet50_0.cpp:109:38) in function 'maxpool'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (resnet50_0.cpp:99:16) in function 'maxpool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'maxpool' (resnet50_0.cpp:98:40) in function 'maxpool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:53:13) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (resnet50_0.cpp:64:17) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_0.cpp:63:14) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:62:13) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_0.cpp:83:15) in function 'conv1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1337.039 ; gain = 395.527 ; free physical = 88508 ; free virtual = 210372
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 68.72 seconds; current allocated memory: 352.388 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 352.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.08 seconds; current allocated memory: 364.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'outbuf_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.22 seconds; current allocated memory: 373.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mp_compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.75 seconds; current allocated memory: 377.836 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 380.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('inbuf_V_load_1', resnet50_0.cpp:171) on array 'inbuf_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'inbuf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 383.482 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.46 seconds; current allocated memory: 390.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.64 seconds; current allocated memory: 394.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_8s_17s_18_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_8s_18ns_18_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111]  Elapsed time: 1.72 seconds; current allocated memory: 424.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool'.
INFO: [HLS 200-111]  Elapsed time: 9.5 seconds; current allocated memory: 495.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_0.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 98501 ; free virtual = 220428
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 98501 ; free virtual = 220428
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1142.238 ; gain = 200.727 ; free physical = 98419 ; free virtual = 220358
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'conv1' (resnet50_0.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'resnet50_0' (resnet50_0.cpp:171) automatically.
WARNING: [SYNCHK 200-23] resnet50_0.cpp:170: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1203.496 ; gain = 261.984 ; free physical = 98392 ; free virtual = 220335
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:163) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_0.cpp:180) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:110) in function 'maxpool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_0.cpp:54) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1.1' (resnet50_0.cpp:65) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (resnet50_0.cpp:84) in function 'conv1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:167) in function 'resnet50_0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_0.cpp:183) in function 'resnet50_0' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:104) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:113) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (resnet50_0.cpp:123) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:56) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1.1' (resnet50_0.cpp:68) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1.1.1' (resnet50_0.cpp:71) in function 'conv1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (resnet50_0.cpp:86) in function 'conv1' completely with a factor of 64.
INFO: [XFORM 203-131] Reshaping array 'inbuf.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'c1out.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'p1out.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V' (resnet50_0.cpp:45) in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_weight.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_bias'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_scale'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp_max.V' (resnet50_0.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:110:28) to (resnet50_0.cpp:110:23) in function 'maxpool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:84:34) to (resnet50_0.cpp:84:27) in function 'conv1'... converting 513 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:163:35) to (resnet50_0.cpp:163:30) in function 'resnet50_0'... converting 65 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (resnet50_0.cpp:41)...192 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1205.949 ; gain = 264.438 ; free physical = 98267 ; free virtual = 220217
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_0.cpp:179:14) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:178:13) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'mp_compute' (resnet50_0.cpp:109:38) in function 'maxpool'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (resnet50_0.cpp:99:16) in function 'maxpool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'maxpool' (resnet50_0.cpp:98:40) in function 'maxpool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:53:13) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (resnet50_0.cpp:64:17) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_0.cpp:63:14) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:62:13) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_0.cpp:83:15) in function 'conv1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1331.496 ; gain = 389.984 ; free physical = 98235 ; free virtual = 220189
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 67.92 seconds; current allocated memory: 352.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 352.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.11 seconds; current allocated memory: 364.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'outbuf_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.14 seconds; current allocated memory: 373.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mp_compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.75 seconds; current allocated memory: 377.874 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 380.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_write_ln171', resnet50_0.cpp:171) of variable 'or_ln180', resnet50_0.cpp:171 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:171) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_1_write_ln171', resnet50_0.cpp:171) of variable 'or_ln180_1', resnet50_0.cpp:171 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:171) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_1_write_ln171', resnet50_0.cpp:171) of variable 'or_ln180_1', resnet50_0.cpp:171 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:171) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_2_write_ln171', resnet50_0.cpp:171) of variable 'or_ln180_2', resnet50_0.cpp:171 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:171) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_5_write_ln171', resnet50_0.cpp:171) of variable 'or_ln180_5', resnet50_0.cpp:171 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:171) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_7_write_ln171', resnet50_0.cpp:171) of variable 'or_ln180_7', resnet50_0.cpp:171 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:171) on array 'inbuf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 37.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 383.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.48 seconds; current allocated memory: 390.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.59 seconds; current allocated memory: 394.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_8s_17s_18_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_8s_18ns_18_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111]  Elapsed time: 1.69 seconds; current allocated memory: 424.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool'.
INFO: [HLS 200-111]  Elapsed time: 9.62 seconds; current allocated memory: 494.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_0.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 97922 ; free virtual = 219941
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 97922 ; free virtual = 219941
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1142.238 ; gain = 200.727 ; free physical = 97837 ; free virtual = 219868
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'conv1' (resnet50_0.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'resnet50_0' (resnet50_0.cpp:171) automatically.
WARNING: [SYNCHK 200-23] resnet50_0.cpp:170: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1142.238 ; gain = 200.727 ; free physical = 97796 ; free virtual = 219831
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:163) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_0.cpp:180) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:110) in function 'maxpool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_0.cpp:54) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1.1' (resnet50_0.cpp:65) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (resnet50_0.cpp:84) in function 'conv1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:167) in function 'resnet50_0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_0.cpp:183) in function 'resnet50_0' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:104) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:113) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (resnet50_0.cpp:123) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:56) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1.1' (resnet50_0.cpp:68) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1.1.1' (resnet50_0.cpp:71) in function 'conv1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (resnet50_0.cpp:86) in function 'conv1' completely with a factor of 64.
INFO: [XFORM 203-131] Reshaping array 'inbuf.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'c1out.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'p1out.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V' (resnet50_0.cpp:45) in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_weight.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_bias'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_scale'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp_max.V' (resnet50_0.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:110:28) to (resnet50_0.cpp:110:23) in function 'maxpool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:84:34) to (resnet50_0.cpp:84:27) in function 'conv1'... converting 513 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:163:35) to (resnet50_0.cpp:163:30) in function 'resnet50_0'... converting 65 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (resnet50_0.cpp:41)...192 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1205.949 ; gain = 264.438 ; free physical = 97655 ; free virtual = 219698
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_0.cpp:179:14) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:178:13) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'mp_compute' (resnet50_0.cpp:109:38) in function 'maxpool'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (resnet50_0.cpp:99:16) in function 'maxpool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'maxpool' (resnet50_0.cpp:98:40) in function 'maxpool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:53:13) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (resnet50_0.cpp:64:17) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_0.cpp:63:14) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:62:13) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_0.cpp:83:15) in function 'conv1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1331.496 ; gain = 389.984 ; free physical = 97648 ; free virtual = 219693
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 67.77 seconds; current allocated memory: 352.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 352.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.15 seconds; current allocated memory: 364.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'outbuf_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.22 seconds; current allocated memory: 373.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mp_compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.69 seconds; current allocated memory: 377.826 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 380.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('inbuf_V_load_1', resnet50_0.cpp:171) on array 'inbuf_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'inbuf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 383.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.46 seconds; current allocated memory: 390.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.6 seconds; current allocated memory: 394.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_8s_17s_18_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_8s_18ns_18_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111]  Elapsed time: 1.72 seconds; current allocated memory: 424.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool'.
INFO: [HLS 200-111]  Elapsed time: 9.54 seconds; current allocated memory: 495.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_0.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 89256 ; free virtual = 217356
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 89256 ; free virtual = 217356
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1142.238 ; gain = 200.727 ; free physical = 89204 ; free virtual = 217315
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'conv1' (resnet50_0.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'resnet50_0' (resnet50_0.cpp:171) automatically.
WARNING: [SYNCHK 200-23] resnet50_0.cpp:170: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1142.238 ; gain = 200.727 ; free physical = 89164 ; free virtual = 217280
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:163) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_0.cpp:180) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:110) in function 'maxpool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_0.cpp:54) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1.1' (resnet50_0.cpp:65) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (resnet50_0.cpp:84) in function 'conv1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:167) in function 'resnet50_0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_0.cpp:183) in function 'resnet50_0' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:104) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:113) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (resnet50_0.cpp:123) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:56) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1.1' (resnet50_0.cpp:68) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1.1.1' (resnet50_0.cpp:71) in function 'conv1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (resnet50_0.cpp:86) in function 'conv1' completely with a factor of 64.
INFO: [XFORM 203-131] Reshaping array 'inbuf.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'c1out.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'p1out.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V' (resnet50_0.cpp:45) in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_weight.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_bias'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_scale'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp_max.V' (resnet50_0.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:110:28) to (resnet50_0.cpp:110:23) in function 'maxpool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:84:34) to (resnet50_0.cpp:84:27) in function 'conv1'... converting 513 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:163:35) to (resnet50_0.cpp:163:30) in function 'resnet50_0'... converting 65 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (resnet50_0.cpp:41)...192 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1205.953 ; gain = 264.441 ; free physical = 88627 ; free virtual = 216750
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_0.cpp:179:14) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:178:13) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'mp_compute' (resnet50_0.cpp:109:38) in function 'maxpool'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (resnet50_0.cpp:99:16) in function 'maxpool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'maxpool' (resnet50_0.cpp:98:40) in function 'maxpool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:53:13) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (resnet50_0.cpp:64:17) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_0.cpp:63:14) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:62:13) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_0.cpp:83:15) in function 'conv1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1331.496 ; gain = 389.984 ; free physical = 88521 ; free virtual = 216646
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 68.12 seconds; current allocated memory: 352.558 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 352.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.13 seconds; current allocated memory: 364.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'outbuf_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.2 seconds; current allocated memory: 373.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mp_compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.72 seconds; current allocated memory: 378.004 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 380.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('inbuf_V_load_1', resnet50_0.cpp:171) on array 'inbuf_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'inbuf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 383.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.53 seconds; current allocated memory: 391.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.63 seconds; current allocated memory: 394.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_8s_17s_18_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_8s_18ns_18_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111]  Elapsed time: 1.67 seconds; current allocated memory: 424.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool'.
INFO: [HLS 200-111]  Elapsed time: 9.52 seconds; current allocated memory: 495.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/ddr_V' to 'm_axi'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_0.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 87679 ; free virtual = 216012
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 87679 ; free virtual = 216012
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1141.504 ; gain = 199.992 ; free physical = 87630 ; free virtual = 215971
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] resnet50_0.cpp:197: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-24] resnet50_0.cpp:201: Index for bit vector operation is out of bound.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1141.504 ; gain = 199.992 ; free physical = 87591 ; free virtual = 215935
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:191) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:126) in function 'maxpool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (resnet50_0.cpp:61) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1.2.1' (resnet50_0.cpp:90) in function 'conv1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:194) in function 'resnet50_0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:120) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:129) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (resnet50_0.cpp:139) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_0.cpp:63) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (resnet50_0.cpp:75) in function 'conv1' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2.1.1' (resnet50_0.cpp:94) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2.1.1.1' (resnet50_0.cpp:97) in function 'conv1' completely with a factor of 3.
INFO: [XFORM 203-131] Reshaping array 'inbuf.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'c1out.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'p1out.V'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_0.cpp:72) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp_max.V' (resnet50_0.cpp:117) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:126:28) to (resnet50_0.cpp:126:23) in function 'maxpool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:191:35) to (resnet50_0.cpp:191:30) in function 'resnet50_0'... converting 73 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (resnet50_0.cpp:39)...192 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1267.496 ; gain = 325.984 ; free physical = 87503 ; free virtual = 215854
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_0.cpp:207:14) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:206:13) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'mp_compute' (resnet50_0.cpp:125:38) in function 'maxpool'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (resnet50_0.cpp:115:16) in function 'maxpool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'maxpool' (resnet50_0.cpp:114:40) in function 'maxpool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:60:13) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1.1' (resnet50_0.cpp:89:17) in function 'conv1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3.1' (resnet50_0.cpp:70:14) in function 'conv1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_0.cpp:69:13) in function 'conv1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1out.V'.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 8 on port 'ddr.V' (resnet50_0.cpp:49:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'ddr.V' (resnet50_0.cpp:78:5).
INFO: [HLS 200-472] Inferring partial write operation for 'inbuf.V' (resnet50_0.cpp:198:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1269.574 ; gain = 328.062 ; free physical = 87468 ; free virtual = 215821
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('bias_V_addr_2_write_ln52', resnet50_0.cpp:52) of variable '__Result__', resnet50_0.cpp:52 on array 'bias.V', resnet50_0.cpp:44 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bias_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.99 seconds; current allocated memory: 289.173 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 295.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mp_compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 296.522 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 298.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_1_write_ln198', resnet50_0.cpp:198) of constant <constant:_ssdm_op_Write.bram.i48> on array 'inbuf_V' and 'store' operation ('inbuf_V_addr_write_ln198', resnet50_0.cpp:198) of constant <constant:_ssdm_op_Write.bram.i48> on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_2_write_ln198', resnet50_0.cpp:198) of constant <constant:_ssdm_op_Write.bram.i48> on array 'inbuf_V' and 'store' operation ('inbuf_V_addr_write_ln198', resnet50_0.cpp:198) of constant <constant:_ssdm_op_Write.bram.i48> on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_3_write_ln198', resnet50_0.cpp:198) of constant <constant:_ssdm_op_Write.bram.i48> on array 'inbuf_V' and 'store' operation ('inbuf_V_addr_write_ln198', resnet50_0.cpp:198) of constant <constant:_ssdm_op_Write.bram.i48> on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_4_write_ln198', resnet50_0.cpp:198) of constant <constant:_ssdm_op_Write.bram.i48> on array 'inbuf_V' and 'store' operation ('inbuf_V_addr_write_ln198', resnet50_0.cpp:198) of constant <constant:_ssdm_op_Write.bram.i48> on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_7_write_ln198', resnet50_0.cpp:198) of constant <constant:_ssdm_op_Write.bram.i48> on array 'inbuf_V' and 'store' operation ('inbuf_V_addr_write_ln198', resnet50_0.cpp:198) of constant <constant:_ssdm_op_Write.bram.i48> on array 'inbuf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 29.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 302.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_0.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 99671 ; free virtual = 223844
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 99671 ; free virtual = 223844
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1142.238 ; gain = 200.727 ; free physical = 99610 ; free virtual = 223794
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'conv1' (resnet50_0.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'resnet50_0' (resnet50_0.cpp:171) automatically.
WARNING: [SYNCHK 200-23] resnet50_0.cpp:170: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1142.238 ; gain = 200.727 ; free physical = 99569 ; free virtual = 223756
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:163) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_0.cpp:180) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:110) in function 'maxpool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_0.cpp:54) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1.1' (resnet50_0.cpp:65) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (resnet50_0.cpp:84) in function 'conv1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:167) in function 'resnet50_0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_0.cpp:183) in function 'resnet50_0' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:104) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:113) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (resnet50_0.cpp:123) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:56) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1.1' (resnet50_0.cpp:68) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1.1.1' (resnet50_0.cpp:71) in function 'conv1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (resnet50_0.cpp:86) in function 'conv1' completely with a factor of 64.
INFO: [XFORM 203-131] Reshaping array 'inbuf.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'c1out.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'p1out.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V' (resnet50_0.cpp:45) in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_weight.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_bias'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_scale'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp_max.V' (resnet50_0.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:110:40) to (resnet50_0.cpp:110:35) in function 'maxpool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:84:40) to (resnet50_0.cpp:84:33) in function 'conv1'... converting 513 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:163:38) to (resnet50_0.cpp:163:33) in function 'resnet50_0'... converting 65 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (resnet50_0.cpp:41)...192 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1205.949 ; gain = 264.438 ; free physical = 99452 ; free virtual = 223648
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_0.cpp:179:20) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:178:16) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'mp_compute' (resnet50_0.cpp:109:47) in function 'maxpool'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (resnet50_0.cpp:99:22) in function 'maxpool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'maxpool' (resnet50_0.cpp:98:43) in function 'maxpool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:53:13) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (resnet50_0.cpp:64:26) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_0.cpp:63:20) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:62:16) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_0.cpp:83:18) in function 'conv1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1337.039 ; gain = 395.527 ; free physical = 99400 ; free virtual = 223599
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 67.89 seconds; current allocated memory: 352.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 352.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.13 seconds; current allocated memory: 364.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'outbuf_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.18 seconds; current allocated memory: 373.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mp_compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.77 seconds; current allocated memory: 377.942 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 380.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('inbuf_V_load_1', resnet50_0.cpp:171) on array 'inbuf_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'inbuf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 383.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.53 seconds; current allocated memory: 390.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.61 seconds; current allocated memory: 394.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_8s_17s_18_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_8s_18ns_18_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111]  Elapsed time: 1.65 seconds; current allocated memory: 424.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool'.
INFO: [HLS 200-111]  Elapsed time: 9.46 seconds; current allocated memory: 495.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_0.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1138.508 ; gain = 196.996 ; free physical = 83188 ; free virtual = 214933
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1138.508 ; gain = 196.996 ; free physical = 83188 ; free virtual = 214933
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1141.250 ; gain = 199.738 ; free physical = 83128 ; free virtual = 214885
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'conv1' (resnet50_0.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'resnet50_0' (resnet50_0.cpp:171) automatically.
WARNING: [SYNCHK 200-23] resnet50_0.cpp:170: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1141.250 ; gain = 199.738 ; free physical = 83087 ; free virtual = 214849
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:163) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_0.cpp:180) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:110) in function 'maxpool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_0.cpp:54) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1.1' (resnet50_0.cpp:65) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (resnet50_0.cpp:84) in function 'conv1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:167) in function 'resnet50_0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_0.cpp:183) in function 'resnet50_0' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:104) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:113) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (resnet50_0.cpp:123) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:56) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1.1' (resnet50_0.cpp:68) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1.1.1' (resnet50_0.cpp:71) in function 'conv1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (resnet50_0.cpp:86) in function 'conv1' completely with a factor of 64.
INFO: [XFORM 203-131] Reshaping array 'inbuf.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'c1out.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'p1out.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V' (resnet50_0.cpp:45) in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_weight.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_bias'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_scale'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp_max.V' (resnet50_0.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:110:40) to (resnet50_0.cpp:110:35) in function 'maxpool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:84:40) to (resnet50_0.cpp:84:33) in function 'conv1'... converting 513 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:163:38) to (resnet50_0.cpp:163:33) in function 'resnet50_0'... converting 65 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (resnet50_0.cpp:41)...192 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1204.961 ; gain = 263.449 ; free physical = 82974 ; free virtual = 214743
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_0.cpp:179:20) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:178:16) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'mp_compute' (resnet50_0.cpp:109:47) in function 'maxpool'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (resnet50_0.cpp:99:22) in function 'maxpool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'maxpool' (resnet50_0.cpp:98:43) in function 'maxpool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:53:13) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (resnet50_0.cpp:64:26) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_0.cpp:63:20) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:62:16) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_0.cpp:83:18) in function 'conv1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1330.508 ; gain = 388.996 ; free physical = 82898 ; free virtual = 214669
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 67.9 seconds; current allocated memory: 352.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 352.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.11 seconds; current allocated memory: 364.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'outbuf_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.22 seconds; current allocated memory: 373.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mp_compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.81 seconds; current allocated memory: 377.826 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 380.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_write_ln171', resnet50_0.cpp:171) of variable 'or_ln180', resnet50_0.cpp:171 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:171) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_1_write_ln171', resnet50_0.cpp:171) of variable 'or_ln180_1', resnet50_0.cpp:171 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:171) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_1_write_ln171', resnet50_0.cpp:171) of variable 'or_ln180_1', resnet50_0.cpp:171 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:171) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_2_write_ln171', resnet50_0.cpp:171) of variable 'or_ln180_2', resnet50_0.cpp:171 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:171) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_5_write_ln171', resnet50_0.cpp:171) of variable 'or_ln180_5', resnet50_0.cpp:171 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:171) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_7_write_ln171', resnet50_0.cpp:171) of variable 'or_ln180_7', resnet50_0.cpp:171 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:171) on array 'inbuf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 37.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 383.436 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.56 seconds; current allocated memory: 390.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.6 seconds; current allocated memory: 394.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_8s_17s_18_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_8s_18ns_18_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111]  Elapsed time: 1.68 seconds; current allocated memory: 424.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool'.
INFO: [HLS 200-111]  Elapsed time: 9.5 seconds; current allocated memory: 494.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_0.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 76479 ; free virtual = 210010
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 76479 ; free virtual = 210010
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1142.246 ; gain = 200.727 ; free physical = 76420 ; free virtual = 209962
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'conv1' (resnet50_0.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'resnet50_0' (resnet50_0.cpp:173) automatically.
WARNING: [SYNCHK 200-23] resnet50_0.cpp:172: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1142.246 ; gain = 200.727 ; free physical = 76377 ; free virtual = 209923
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:165) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1.1' (resnet50_0.cpp:184) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:110) in function 'maxpool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_0.cpp:54) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1.1' (resnet50_0.cpp:65) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (resnet50_0.cpp:84) in function 'conv1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:169) in function 'resnet50_0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1' (resnet50_0.cpp:187) in function 'resnet50_0' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:104) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:113) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (resnet50_0.cpp:123) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:56) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1.1' (resnet50_0.cpp:68) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1.1.1' (resnet50_0.cpp:71) in function 'conv1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (resnet50_0.cpp:86) in function 'conv1' completely with a factor of 64.
INFO: [XFORM 203-131] Reshaping array 'inbuf.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'c1out.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'p1out.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V' (resnet50_0.cpp:45) in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_weight.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_bias'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_scale'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp_max.V' (resnet50_0.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:110:40) to (resnet50_0.cpp:110:35) in function 'maxpool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:84:40) to (resnet50_0.cpp:84:33) in function 'conv1'... converting 513 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:165:38) to (resnet50_0.cpp:165:33) in function 'resnet50_0'... converting 65 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (resnet50_0.cpp:41)...192 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1205.957 ; gain = 264.438 ; free physical = 76271 ; free virtual = 209824
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (resnet50_0.cpp:183:20) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_0.cpp:182:16) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'mp_compute' (resnet50_0.cpp:109:47) in function 'maxpool'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (resnet50_0.cpp:99:22) in function 'maxpool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'maxpool' (resnet50_0.cpp:98:43) in function 'maxpool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:53:13) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (resnet50_0.cpp:64:26) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_0.cpp:63:20) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:62:16) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_0.cpp:83:18) in function 'conv1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1331.504 ; gain = 389.984 ; free physical = 76214 ; free virtual = 209770
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_0' ...
WARNING: [SYN 201-107] Renaming port name 'resnet50_0/output' to 'resnet50_0/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 68.05 seconds; current allocated memory: 352.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 352.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.12 seconds; current allocated memory: 364.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'outbuf_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.2 seconds; current allocated memory: 373.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mp_compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.74 seconds; current allocated memory: 378.130 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 380.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_write_ln173', resnet50_0.cpp:173) of variable 'or_ln180', resnet50_0.cpp:173 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:173) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_1_write_ln173', resnet50_0.cpp:173) of variable 'or_ln180_1', resnet50_0.cpp:173 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:173) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_1_write_ln173', resnet50_0.cpp:173) of variable 'or_ln180_1', resnet50_0.cpp:173 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:173) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_2_write_ln173', resnet50_0.cpp:173) of variable 'or_ln180_2', resnet50_0.cpp:173 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:173) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_5_write_ln173', resnet50_0.cpp:173) of variable 'or_ln180_5', resnet50_0.cpp:173 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:173) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_7_write_ln173', resnet50_0.cpp:173) of variable 'or_ln180_7', resnet50_0.cpp:173 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:173) on array 'inbuf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 37.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 383.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.46 seconds; current allocated memory: 391.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.68 seconds; current allocated memory: 395.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_8s_17s_18_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_8s_18ns_18_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111]  Elapsed time: 1.73 seconds; current allocated memory: 425.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool'.
INFO: [HLS 200-111]  Elapsed time: 9.64 seconds; current allocated memory: 495.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/output_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'output_r' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fdiv_32ns_32ns_32_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_18ns_20ns_38_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_uitofp_32ns_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_16ns_9ns_16_20_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_17ns_9ns_17_21_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_18ns_3ns_3_22_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_0'.
INFO: [HLS 200-111]  Elapsed time: 2.47 seconds; current allocated memory: 511.751 MB.
INFO: [RTMG 210-279] Implementing memory 'roundf_mask_table1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'roundf_one_half_table2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_c1_weight_V_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conv1_outbuf_V_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_urem_18ns_3ns_3_22_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_urem_16ns_9ns_16_20_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_urem_17ns_9ns_17_21_1_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:39 ; elapsed = 00:01:50 . Memory (MB): peak = 1495.570 ; gain = 554.051 ; free physical = 75915 ; free virtual = 209522
INFO: [VHDL 208-304]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_0.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 69433 ; free virtual = 202751
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 69433 ; free virtual = 202751
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1142.246 ; gain = 200.727 ; free physical = 69368 ; free virtual = 202697
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'conv1' (resnet50_0.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'resnet50_0' (resnet50_0.cpp:171) automatically.
WARNING: [SYNCHK 200-23] resnet50_0.cpp:170: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1142.246 ; gain = 200.727 ; free physical = 69326 ; free virtual = 202660
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:163) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (resnet50_0.cpp:180) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:110) in function 'maxpool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_0.cpp:54) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1.1' (resnet50_0.cpp:65) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (resnet50_0.cpp:84) in function 'conv1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:167) in function 'resnet50_0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (resnet50_0.cpp:183) in function 'resnet50_0' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:104) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:113) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (resnet50_0.cpp:123) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:56) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1.1' (resnet50_0.cpp:68) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1.1.1' (resnet50_0.cpp:71) in function 'conv1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (resnet50_0.cpp:86) in function 'conv1' completely with a factor of 64.
INFO: [XFORM 203-131] Reshaping array 'inbuf.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'c1out.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'p1out.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V' (resnet50_0.cpp:45) in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_weight.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_bias'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'c1_scale'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp_max.V' (resnet50_0.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:110:40) to (resnet50_0.cpp:110:35) in function 'maxpool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:84:40) to (resnet50_0.cpp:84:33) in function 'conv1'... converting 513 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:163:38) to (resnet50_0.cpp:163:33) in function 'resnet50_0'... converting 65 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (resnet50_0.cpp:41)...192 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1205.957 ; gain = 264.438 ; free physical = 68982 ; free virtual = 202322
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_0.cpp:179:20) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:178:16) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'mp_compute' (resnet50_0.cpp:109:47) in function 'maxpool'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (resnet50_0.cpp:99:22) in function 'maxpool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'maxpool' (resnet50_0.cpp:98:43) in function 'maxpool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:53:13) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (resnet50_0.cpp:64:26) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (resnet50_0.cpp:63:20) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:62:16) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_0.cpp:83:18) in function 'conv1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1331.504 ; gain = 389.984 ; free physical = 68889 ; free virtual = 202233
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 68.38 seconds; current allocated memory: 352.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 352.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.16 seconds; current allocated memory: 364.338 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'outbuf_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.17 seconds; current allocated memory: 373.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mp_compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.71 seconds; current allocated memory: 377.868 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 380.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_write_ln171', resnet50_0.cpp:171) of variable 'or_ln180', resnet50_0.cpp:171 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:171) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_1_write_ln171', resnet50_0.cpp:171) of variable 'or_ln180_1', resnet50_0.cpp:171 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:171) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_1_write_ln171', resnet50_0.cpp:171) of variable 'or_ln180_1', resnet50_0.cpp:171 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:171) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_2_write_ln171', resnet50_0.cpp:171) of variable 'or_ln180_2', resnet50_0.cpp:171 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:171) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_5_write_ln171', resnet50_0.cpp:171) of variable 'or_ln180_5', resnet50_0.cpp:171 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:171) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_7_write_ln171', resnet50_0.cpp:171) of variable 'or_ln180_7', resnet50_0.cpp:171 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:171) on array 'inbuf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 37.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 383.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.48 seconds; current allocated memory: 390.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.58 seconds; current allocated memory: 394.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_8s_17s_18_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_8s_18ns_18_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 424.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool'.
INFO: [HLS 200-111]  Elapsed time: 9.47 seconds; current allocated memory: 494.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_0.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_0.cpp:204:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_0.cpp:191:32
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_0.cpp:312:42
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file resnet50_0.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 70618 ; free virtual = 209300
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 70618 ; free virtual = 209300
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'conv1_compute' into 'conv1' (resnet50_0.cpp:312).
INFO: [XFORM 203-603] Inlining function 'conv1_store' into 'conv1' (resnet50_0.cpp:313).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1142.570 ; gain = 201.051 ; free physical = 70545 ; free virtual = 209239
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'resnet50_0' (resnet50_0.cpp:402) automatically.
WARNING: [SYNCHK 200-23] resnet50_0.cpp:401: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1142.570 ; gain = 201.051 ; free physical = 70493 ; free virtual = 209193
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:394) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (resnet50_0.cpp:411) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:335) in function 'maxpool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:256) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.3' (resnet50_0.cpp:274) in function 'conv1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:398) in function 'resnet50_0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_0.cpp:414) in function 'resnet50_0' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:329) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:338) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (resnet50_0.cpp:348) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:250) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:259) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1' (resnet50_0.cpp:260) in function 'conv1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3.1' (resnet50_0.cpp:276) in function 'conv1' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'inbuf.V'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp_max.V' (resnet50_0.cpp:326) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1_weight.V'  in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'c1_bias'  accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c1_bias'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'c1_scale'  accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c1_scale'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'tmpout.V' (resnet50_0.cpp:309) accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'tmpout.V' (resnet50_0.cpp:309) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (resnet50_0.cpp:255)  to a process function for dataflow in function 'conv1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1' (resnet50_0.cpp:274)  to a process function for dataflow in function 'conv1'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (resnet50_0.cpp:301)  of function 'conv1'.
WARNING: [XFORM 203-713] All the elements of global array 'output.V'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop', detected/extracted 2 process function(s): 
	 'Loop_0_proc'
	 'Loop_1_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:335:40) to (resnet50_0.cpp:335:35) in function 'maxpool'... converting 131 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:274:32) to (resnet50_0.cpp:274:26) in function 'Loop_1_proc'... converting 321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:256:26) to (resnet50_0.cpp:256:21) in function 'Loop_0_proc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:394:38) to (resnet50_0.cpp:394:33) in function 'resnet50_0'... converting 57 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_0_proc' (resnet50_0.cpp:255:22)...99 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1267.504 ; gain = 325.984 ; free physical = 70389 ; free virtual = 209098
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:410:13) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'mp_compute' (resnet50_0.cpp:334:47) in function 'maxpool'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (resnet50_0.cpp:324:22) in function 'maxpool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'maxpool' (resnet50_0.cpp:323:43) in function 'maxpool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:255:13) in function 'Loop_0_proc'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (resnet50_0.cpp:301:27)
INFO: [HLS 200-472] Inferring partial write operation for 'inbuf.V' (resnet50_0.cpp:402:72)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1395.504 ; gain = 453.984 ; free physical = 70292 ; free virtual = 209004
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_0' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.65 seconds; current allocated memory: 394.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 394.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 397.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 399.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.47 seconds; current allocated memory: 405.728 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 414.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.53 seconds; current allocated memory: 416.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 417.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 419.490 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 420.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.64 seconds; current allocated memory: 422.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 423.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mp_compute_L'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('buf1_V_load_1', resnet50_0.cpp:341) on array 'buf1_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buf1_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.02 seconds; current allocated memory: 426.997 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 430.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_1_write_ln402', resnet50_0.cpp:402) of constant <constant:_ssdm_op_Write.bram.i24> on array 'inbuf_V' and 'store' operation ('inbuf_V_addr_write_ln402', resnet50_0.cpp:402) of constant <constant:_ssdm_op_Write.bram.i24> on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_2_write_ln402', resnet50_0.cpp:402) of constant <constant:_ssdm_op_Write.bram.i24> on array 'inbuf_V' and 'store' operation ('inbuf_V_addr_write_ln402', resnet50_0.cpp:402) of constant <constant:_ssdm_op_Write.bram.i24> on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_3_write_ln402', resnet50_0.cpp:402) of constant <constant:_ssdm_op_Write.bram.i24> on array 'inbuf_V' and 'store' operation ('inbuf_V_addr_write_ln402', resnet50_0.cpp:402) of constant <constant:_ssdm_op_Write.bram.i24> on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_4_write_ln402', resnet50_0.cpp:402) of constant <constant:_ssdm_op_Write.bram.i24> on array 'inbuf_V' and 'store' operation ('inbuf_V_addr_write_ln402', resnet50_0.cpp:402) of constant <constant:_ssdm_op_Write.bram.i24> on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_7_write_ln402', resnet50_0.cpp:402) of constant <constant:_ssdm_op_Write.bram.i24> on array 'inbuf_V' and 'store' operation ('inbuf_V_addr_write_ln402', resnet50_0.cpp:402) of constant <constant:_ssdm_op_Write.bram.i24> on array 'inbuf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 29.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 434.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.01 seconds; current allocated memory: 440.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 2.96 seconds; current allocated memory: 443.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_6s_8ns_16s_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_7s_8ns_15ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_7s_8ns_15s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_7s_8ns_16s_17_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_8s_8ns_16s_17_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_8s_8ns_18ns_18_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_0_proc'.
INFO: [HLS 200-111]  Elapsed time: 1.82 seconds; current allocated memory: 452.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 31 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 1.92 seconds; current allocated memory: 478.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop'.
INFO: [HLS 200-111]  Elapsed time: 5.33 seconds; current allocated memory: 513.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 2.22 seconds; current allocated memory: 516.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111]  Elapsed time: 1.91 seconds; current allocated memory: 519.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool'.
INFO: [HLS 200-111]  Elapsed time: 2.11 seconds; current allocated memory: 526.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_0' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_191' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet50_0/m_axi_ddr_V_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet50_0/m_axi_ddr_V_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fdiv_32ns_32ns_32_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_20ns_18ns_38_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_16ns_9ns_16_20_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_17ns_9ns_17_21_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_18ns_3ns_2_22_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_0'.
INFO: [HLS 200-111]  Elapsed time: 4.48 seconds; current allocated memory: 548.388 MB.
INFO: [RTMG 210-279] Implementing memory 'roundf_mask_table1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'roundf_one_half_table2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_96_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_97_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_98_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_99_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_100_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_101_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_102_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_103_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_104_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_105_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_106_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_107_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_108_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_109_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_110_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_111_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_112_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_113_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_114_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_115_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_116_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_117_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_118_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_119_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_120_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_121_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_122_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_123_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_124_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_125_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_126_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_127_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_128_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_129_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_130_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_131_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_132_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_133_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_134_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_135_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_136_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_137_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_138_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_139_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_140_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_141_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_142_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_143_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_144_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_145_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_146_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_147_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_148_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_149_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_150_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_151_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_152_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_153_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_154_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_155_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_156_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_157_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_158_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_159_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_160_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_161_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_162_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_163_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_164_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_165_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_166_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_167_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_168_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_169_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_170_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_171_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_172_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_173_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_174_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_175_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_176_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_177_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_178_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_179_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_180_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_181_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_182_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_183_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_184_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_185_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_186_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_187_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_188_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_189_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_190_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_191_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'row_assign_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'col_assign_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_63_0_loc1_c_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_62_0_loc2_c_U(fifo_w18_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_0.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_0.cpp:204:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_0.cpp:191:32
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_0.cpp:312:42
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file resnet50_0.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1138.516 ; gain = 196.996 ; free physical = 70365 ; free virtual = 209059
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1138.516 ; gain = 196.996 ; free physical = 70365 ; free virtual = 209059
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'conv1_compute' into 'conv1' (resnet50_0.cpp:312).
INFO: [XFORM 203-603] Inlining function 'conv1_store' into 'conv1' (resnet50_0.cpp:313).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1141.625 ; gain = 200.105 ; free physical = 70292 ; free virtual = 208999
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output73' (resnet50_0.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_0.cpp:229) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'resnet50_0' (resnet50_0.cpp:402) automatically.
WARNING: [SYNCHK 200-23] resnet50_0.cpp:401: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1141.625 ; gain = 200.105 ; free physical = 70237 ; free virtual = 208949
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:394) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (resnet50_0.cpp:422) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_0.cpp:222) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_0.cpp:156) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_0.cpp:122) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:65) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_0.cpp:80) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:335) in function 'maxpool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:256) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.3' (resnet50_0.cpp:274) in function 'conv1' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 7 to 56 for loop 'Loop-0-0' (resnet50_0.cpp:123:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop lower bound from 7 to 56 for loop 'Compute' (resnet50_0.cpp:121:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:398) in function 'resnet50_0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_0.cpp:425) in function 'resnet50_0' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_0.cpp:224) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_0.cpp:158) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:127) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_0.cpp:131) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_0.cpp:134) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:137) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_0.cpp:102) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:106) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:67) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:71) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_0.cpp:82) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_0.cpp:86) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:329) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:338) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (resnet50_0.cpp:348) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:250) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:259) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1' (resnet50_0.cpp:260) in function 'conv1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3.1' (resnet50_0.cpp:276) in function 'conv1' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_0.cpp:126) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'inbuf.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_0.cpp:182) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_0.cpp:183) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp_max.V' (resnet50_0.cpp:326) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_0.cpp:201) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1_weight.V'  in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'c1_bias'  accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c1_bias'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'c1_scale'  accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c1_scale'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'tmpout.V' (resnet50_0.cpp:309) accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'tmpout.V' (resnet50_0.cpp:309) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_0.cpp:191)  of function 'conv_layer'.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (resnet50_0.cpp:255)  to a process function for dataflow in function 'conv1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1' (resnet50_0.cpp:274)  to a process function for dataflow in function 'conv1'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (resnet50_0.cpp:301)  of function 'conv1'.
WARNING: [XFORM 203-713] All the elements of global array 'output.V'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop', detected/extracted 2 process function(s): 
	 'Loop_0_proc'
	 'Loop_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight99'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2304 to 288 for loop 'Convolution' (resnet50_0.cpp:195:1) in function 'dataflow_parent_loop_proc92'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 288) < AVE (= 1153)) for loop 'Convolution' (resnet50_0.cpp:195:1) in function 'dataflow_parent_loop_proc92'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:156:31) to (resnet50_0.cpp:156:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:335:40) to (resnet50_0.cpp:335:35) in function 'maxpool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:129:14) in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:222:34) to (resnet50_0.cpp:222:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:274:32) to (resnet50_0.cpp:274:26) in function 'Loop_1_proc'... converting 321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:256:26) to (resnet50_0.cpp:256:21) in function 'Loop_0_proc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:394:38) to (resnet50_0.cpp:394:33) in function 'resnet50_0'... converting 57 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_0.cpp:116)...1920 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_0_proc' (resnet50_0.cpp:255:22)...192 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:30 ; elapsed = 00:04:33 . Memory (MB): peak = 1762.523 ; gain = 821.004 ; free physical = 69862 ; free virtual = 208587
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_0.cpp:155:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:154:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:421:13) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'mp_compute' (resnet50_0.cpp:334:47) in function 'maxpool'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (resnet50_0.cpp:324:22) in function 'maxpool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'maxpool' (resnet50_0.cpp:323:43) in function 'maxpool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_0.cpp:120:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_0.cpp:221:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_0.cpp:220:42) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:255:13) in function 'Loop_0_proc'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc92' to 'dataflow_parent_loop.1' (resnet50_0.cpp:191:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1.1' (resnet50_0.cpp:301:27)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_0.cpp:192:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_0.cpp:105:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_0.cpp:70:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_0.cpp:85:4).
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop.1.1' to 'dataflow_parent_loop.2' (resnet50_0.cpp:301:27)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:06 ; elapsed = 00:06:10 . Memory (MB): peak = 1970.516 ; gain = 1028.996 ; free physical = 69360 ; free virtual = 208090
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_0' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.2' to 'dataflow_parent_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 370.29 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 1.025 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.75 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.76 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.99 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.81 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.8 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mp_compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.02 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_0.cpp:70) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_0.cpp:85) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 1.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.91 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.47 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.67 seconds; current allocated memory: 1.114 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.72 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.98 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.54 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.02 seconds; current allocated memory: 1.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_addr_write_ln164', resnet50_0.cpp:164) of constant 0 on array 'outbuf_V' and 'load' operation ('outbuf_V_load', resnet50_0.cpp:163) on array 'outbuf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.57 seconds; current allocated memory: 1.156 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.18 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.53 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.04 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.11 seconds; current allocated memory: 1.187 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.06 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_write_ln402', resnet50_0.cpp:402) of variable 'or_ln180', resnet50_0.cpp:402 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:402) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_1_write_ln402', resnet50_0.cpp:402) of variable 'or_ln180_8', resnet50_0.cpp:402 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:402) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_1_write_ln402', resnet50_0.cpp:402) of variable 'or_ln180_8', resnet50_0.cpp:402 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:402) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_2_write_ln402', resnet50_0.cpp:402) of variable 'or_ln180_9', resnet50_0.cpp:402 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:402) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_5_write_ln402', resnet50_0.cpp:402) of variable 'or_ln180_12', resnet50_0.cpp:402 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:402) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_7_write_ln402', resnet50_0.cpp:402) of variable 'or_ln180_14', resnet50_0.cpp:402 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:402) on array 'inbuf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 37.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.52 seconds; current allocated memory: 1.200 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.1 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 9.01 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_4s_9s_17ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_6s_9s_16ns_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_6s_9s_17ns_17_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_7s_9s_16ns_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_7s_9s_17ns_17_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_8s_9s_17ns_17_1_1': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_8s_9s_24ns_24_1_1': 63 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_0_proc'.
INFO: [HLS 200-111]  Elapsed time: 6.22 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 31 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 3.78 seconds; current allocated memory: 1.276 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop'.
INFO: [HLS 200-111]  Elapsed time: 6.84 seconds; current allocated memory: 1.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_2'.
INFO: [HLS 200-111]  Elapsed time: 2.69 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111]  Elapsed time: 2.08 seconds; current allocated memory: 1.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool'.
INFO: [HLS 200-111]  Elapsed time: 2.18 seconds; current allocated memory: 1.328 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 1.64 seconds; current allocated memory: 1.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight99' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight99'.
INFO: [HLS 200-111]  Elapsed time: 66.55 seconds; current allocated memory: 3.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 35948 from HDL expression: (1'b1 == ap_CS_fsm_state25)
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_13s_3ns_9ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_14s_4ns_5ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_27s_8ns_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_27s_8ns_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_udiv_9ns_2ns_9_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_udiv_9ns_4ns_9_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_udiv_9ns_8ns_9_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_9ns_2ns_3_13_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_9ns_4ns_5_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 14.68 seconds; current allocated memory: 3.559 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 32.13 seconds; current allocated memory: 3.753 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.65 seconds; current allocated memory: 3.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 12378 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_3ns_13s_3ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_15ns_6ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_6ns_15ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 5.42 seconds; current allocated memory: 3.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 13.62 seconds; current allocated memory: 3.881 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 7.13 seconds; current allocated memory: 3.900 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_0' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_191' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fdiv_32ns_32ns_32_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_20ns_18ns_38_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_16ns_9ns_16_20_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_17ns_9ns_17_21_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_18ns_3ns_3_22_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_0'.
INFO: [HLS 200-111]  Elapsed time: 13.4 seconds; current allocated memory: 3.943 GB.
INFO: [RTMG 210-279] Implementing memory 'roundf_mask_table1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'roundf_one_half_table2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_10_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_11_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_13_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_14_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_15_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_16_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_17_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_18_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_19_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_20_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_25_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_26_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_27_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_28_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_29_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_30_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_31_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_32_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_33_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_34_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_35_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_36_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_37_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_38_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_42_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_43_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_44_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_45_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_46_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_47_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_48_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_49_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_50_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_51_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_52_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_53_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_54_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_55_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_56_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_57_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_58_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_59_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_60_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_61_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_62_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_63_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_64_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_65_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_66_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_67_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_68_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_69_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_70_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_71_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_72_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_73_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_74_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_75_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_76_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_77_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_78_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_79_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_80_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_81_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_82_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_83_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_84_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_85_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_86_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_87_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_88_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_89_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_90_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_91_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_92_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_93_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_94_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_95_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_96_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_97_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_98_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_99_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_100_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_101_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_102_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_103_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_104_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_105_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_106_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_107_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_108_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_109_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_110_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_111_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_112_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_113_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_114_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_115_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_116_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_117_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_118_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_119_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_120_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_121_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_122_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_123_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_124_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_125_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_126_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_127_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_128_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_129_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_130_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_131_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_132_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_133_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_134_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_135_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_136_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_137_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_138_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_139_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_140_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_141_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_142_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_143_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_144_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_145_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_146_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_147_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_148_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_149_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_150_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_151_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_152_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_153_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_154_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_155_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_156_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_157_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_158_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_159_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_160_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_161_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_162_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_163_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_164_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_165_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_166_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_167_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_168_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_169_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_170_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_171_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_172_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_173_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_174_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_175_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_176_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_177_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_178_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_179_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_180_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_181_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_182_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_183_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_184_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_185_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_186_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_187_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_188_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_189_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_190_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_191_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'row_assign_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'col_assign_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_63_0_loc1_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_62_0_loc2_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_61_0_loc3_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_60_0_loc4_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_59_0_loc5_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_58_0_loc6_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_57_0_loc7_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_56_0_loc8_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_55_0_loc9_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_54_0_loc10_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_53_0_loc11_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_52_0_loc12_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_51_0_loc13_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_50_0_loc14_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_49_0_loc15_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_48_0_loc16_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_47_0_loc17_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_46_0_loc18_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_45_0_loc19_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_44_0_loc20_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_43_0_loc21_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_42_0_loc22_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_41_0_loc23_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_40_0_loc24_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_39_0_loc25_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_38_0_loc26_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_37_0_loc27_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_36_0_loc28_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_35_0_loc29_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_34_0_loc30_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_33_0_loc31_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_32_0_loc32_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_31_0_loc33_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_30_0_loc34_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_29_0_loc35_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_28_0_loc36_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_27_0_loc37_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_26_0_loc38_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_25_0_loc39_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_24_0_loc40_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_23_0_loc41_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_22_0_loc42_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_21_0_loc43_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_20_0_loc44_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_19_0_loc45_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_18_0_loc46_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_17_0_loc47_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_16_0_loc48_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_15_0_loc49_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_14_0_loc50_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_12_0_loc51_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_11_0_loc52_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_10_0_loc53_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_9_0_loc54_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_8_0_loc55_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_7_0_loc56_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_6_0_loc57_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_5_0_loc58_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_4_0_loc59_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_3_0_loc60_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_2_0_loc61_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_1_0_loc62_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_0_0_loc63_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_udiv_9ns_4ns_9_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_udiv_9ns_2ns_9_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_udiv_9ns_8ns_9_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_urem_9ns_4ns_5_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_urem_9ns_2ns_3_13_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w3_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_985_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_986_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_987_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_988_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_989_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_990_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_991_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_992_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_993_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_994_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_995_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_996_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_997_V_U(fifo_w27_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_0.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_0.cpp:204:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_0.cpp:191:32
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_0.cpp:312:42
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file resnet50_0.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 65864 ; free virtual = 207003
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 65864 ; free virtual = 207003
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'conv1_compute' into 'conv1' (resnet50_0.cpp:312).
INFO: [XFORM 203-603] Inlining function 'conv1_store' into 'conv1' (resnet50_0.cpp:313).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1142.613 ; gain = 201.094 ; free physical = 65791 ; free virtual = 206942
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output73' (resnet50_0.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_0.cpp:229) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'resnet50_0' (resnet50_0.cpp:402) automatically.
WARNING: [SYNCHK 200-23] resnet50_0.cpp:401: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1142.613 ; gain = 201.094 ; free physical = 65737 ; free virtual = 206893
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:394) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (resnet50_0.cpp:422) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_0.cpp:222) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_0.cpp:156) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_0.cpp:122) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:65) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_0.cpp:80) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:335) in function 'maxpool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:256) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.3' (resnet50_0.cpp:274) in function 'conv1' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 7 to 56 for loop 'Loop-0-0' (resnet50_0.cpp:123:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop lower bound from 7 to 56 for loop 'Compute' (resnet50_0.cpp:121:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:398) in function 'resnet50_0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_0.cpp:425) in function 'resnet50_0' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_0.cpp:224) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_0.cpp:158) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:127) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_0.cpp:131) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_0.cpp:134) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:137) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_0.cpp:102) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:106) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:67) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:71) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_0.cpp:82) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_0.cpp:86) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:329) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:338) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (resnet50_0.cpp:348) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:250) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:259) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1' (resnet50_0.cpp:260) in function 'conv1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3.1' (resnet50_0.cpp:276) in function 'conv1' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_0.cpp:126) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'inbuf.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_0.cpp:182) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_0.cpp:183) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp_max.V' (resnet50_0.cpp:326) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_0.cpp:201) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1_weight.V'  in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'c1_bias'  accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c1_bias'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'c1_scale'  accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c1_scale'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'tmpout.V' (resnet50_0.cpp:309) accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'tmpout.V' (resnet50_0.cpp:309) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_0.cpp:191)  of function 'conv_layer'.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (resnet50_0.cpp:255)  to a process function for dataflow in function 'conv1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1' (resnet50_0.cpp:274)  to a process function for dataflow in function 'conv1'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (resnet50_0.cpp:301)  of function 'conv1'.
WARNING: [XFORM 203-713] All the elements of global array 'output.V'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop', detected/extracted 2 process function(s): 
	 'Loop_0_proc'
	 'Loop_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight99'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2304 to 288 for loop 'Convolution' (resnet50_0.cpp:195:1) in function 'dataflow_parent_loop_proc92'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 288) < AVE (= 1153)) for loop 'Convolution' (resnet50_0.cpp:195:1) in function 'dataflow_parent_loop_proc92'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:156:31) to (resnet50_0.cpp:156:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:335:40) to (resnet50_0.cpp:335:35) in function 'maxpool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:129:14) in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:222:34) to (resnet50_0.cpp:222:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:274:32) to (resnet50_0.cpp:274:26) in function 'Loop_1_proc'... converting 321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:256:26) to (resnet50_0.cpp:256:21) in function 'Loop_0_proc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:394:38) to (resnet50_0.cpp:394:33) in function 'resnet50_0'... converting 57 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_0.cpp:116)...1920 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_0_proc' (resnet50_0.cpp:255:22)...192 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:30 ; elapsed = 00:04:33 . Memory (MB): peak = 1763.512 ; gain = 821.992 ; free physical = 65240 ; free virtual = 206407
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_0.cpp:155:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:154:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:421:13) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'mp_compute' (resnet50_0.cpp:334:47) in function 'maxpool'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (resnet50_0.cpp:324:22) in function 'maxpool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'maxpool' (resnet50_0.cpp:323:43) in function 'maxpool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_0.cpp:120:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_0.cpp:221:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_0.cpp:220:42) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:255:13) in function 'Loop_0_proc'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc92' to 'dataflow_parent_loop.1' (resnet50_0.cpp:191:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1.1' (resnet50_0.cpp:301:27)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_0.cpp:192:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_0.cpp:105:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_0.cpp:70:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_0.cpp:85:4).
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop.1.1' to 'dataflow_parent_loop.2' (resnet50_0.cpp:301:27)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:07 ; elapsed = 00:06:10 . Memory (MB): peak = 1971.504 ; gain = 1029.984 ; free physical = 64856 ; free virtual = 206027
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_0' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.2' to 'dataflow_parent_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 370.75 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 1.025 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.82 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.78 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.12 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.88 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.83 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mp_compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.97 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_0.cpp:70) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_0.cpp:85) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 1.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.85 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.83 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.97 seconds; current allocated memory: 1.114 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.05 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.32 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.55 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.05 seconds; current allocated memory: 1.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_addr_write_ln164', resnet50_0.cpp:164) of constant 0 on array 'outbuf_V' and 'load' operation ('outbuf_V_load', resnet50_0.cpp:163) on array 'outbuf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.54 seconds; current allocated memory: 1.156 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.34 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.68 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.02 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.04 seconds; current allocated memory: 1.187 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.11 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_write_ln402', resnet50_0.cpp:402) of variable 'or_ln180', resnet50_0.cpp:402 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:402) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_1_write_ln402', resnet50_0.cpp:402) of variable 'or_ln180_8', resnet50_0.cpp:402 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:402) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_1_write_ln402', resnet50_0.cpp:402) of variable 'or_ln180_8', resnet50_0.cpp:402 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:402) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_2_write_ln402', resnet50_0.cpp:402) of variable 'or_ln180_9', resnet50_0.cpp:402 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:402) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_5_write_ln402', resnet50_0.cpp:402) of variable 'or_ln180_12', resnet50_0.cpp:402 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:402) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_7_write_ln402', resnet50_0.cpp:402) of variable 'or_ln180_14', resnet50_0.cpp:402 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:402) on array 'inbuf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 37.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.52 seconds; current allocated memory: 1.200 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.86 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 9.09 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_4s_9s_17ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_6s_9s_16ns_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_6s_9s_17ns_17_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_7s_9s_16ns_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_7s_9s_17ns_17_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_8s_9s_17ns_17_1_1': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_8s_9s_24ns_24_1_1': 63 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_0_proc'.
INFO: [HLS 200-111]  Elapsed time: 6.24 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 31 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 3.74 seconds; current allocated memory: 1.276 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop'.
INFO: [HLS 200-111]  Elapsed time: 6.86 seconds; current allocated memory: 1.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_2'.
INFO: [HLS 200-111]  Elapsed time: 2.68 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111]  Elapsed time: 2.11 seconds; current allocated memory: 1.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool'.
INFO: [HLS 200-111]  Elapsed time: 2.21 seconds; current allocated memory: 1.328 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 1.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight99' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight99'.
INFO: [HLS 200-111]  Elapsed time: 63.65 seconds; current allocated memory: 3.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 35948 from HDL expression: (1'b1 == ap_CS_fsm_state25)
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_13s_3ns_9ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_14s_4ns_5ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_27s_8ns_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_27s_8ns_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_udiv_9ns_2ns_9_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_udiv_9ns_4ns_9_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_udiv_9ns_8ns_9_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_9ns_2ns_3_13_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_9ns_4ns_5_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 14.84 seconds; current allocated memory: 3.559 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 32.89 seconds; current allocated memory: 3.753 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.58 seconds; current allocated memory: 3.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 12378 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_3ns_13s_3ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_15ns_6ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_6ns_15ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 5.5 seconds; current allocated memory: 3.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 13.71 seconds; current allocated memory: 3.881 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 7.1 seconds; current allocated memory: 3.900 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_0' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_191' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fdiv_32ns_32ns_32_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_20ns_18ns_38_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_16ns_9ns_16_20_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_17ns_9ns_17_21_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_18ns_3ns_3_22_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_0'.
INFO: [HLS 200-111]  Elapsed time: 13.81 seconds; current allocated memory: 3.943 GB.
INFO: [RTMG 210-279] Implementing memory 'roundf_mask_table1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'roundf_one_half_table2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_10_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_11_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_13_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_14_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_15_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_16_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_17_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_18_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_19_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_20_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_25_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_26_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_27_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_28_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_29_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_30_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_31_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_32_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_33_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_34_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_35_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_36_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_37_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_38_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_42_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_43_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_44_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_45_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_46_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_47_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_48_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_49_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_50_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_51_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_52_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_53_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_54_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_55_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_56_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_57_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_58_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_59_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_60_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_61_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_62_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_63_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_64_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_65_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_66_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_67_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_68_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_69_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_70_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_71_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_72_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_73_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_74_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_75_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_76_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_77_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_78_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_79_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_80_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_81_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_82_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_83_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_84_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_85_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_86_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_87_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_88_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_89_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_90_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_91_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_92_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_93_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_94_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_95_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_96_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_97_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_98_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_99_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_100_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_101_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_102_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_103_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_104_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_105_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_106_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_107_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_108_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_109_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_110_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_111_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_112_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_113_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_114_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_115_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_116_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_117_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_118_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_119_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_120_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_121_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_122_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_123_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_124_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_125_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_126_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_127_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_128_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_129_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_130_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_131_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_132_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_133_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_134_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_135_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_136_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_137_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_138_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_139_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_140_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_141_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_142_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_143_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_144_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_145_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_146_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_147_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_148_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_149_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_150_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_151_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_152_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_153_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_154_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_155_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_156_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_157_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_158_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_159_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_160_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_161_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_162_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_163_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_164_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_165_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_166_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_167_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_168_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_169_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_170_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_171_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_172_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_173_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_174_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_175_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_176_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_177_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_178_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_179_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_180_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_181_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_182_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_183_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_184_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_185_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_186_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_187_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_188_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_189_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_190_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_191_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'row_assign_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'col_assign_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_63_0_loc1_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_62_0_loc2_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_61_0_loc3_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_60_0_loc4_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_59_0_loc5_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_58_0_loc6_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_57_0_loc7_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_56_0_loc8_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_55_0_loc9_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_54_0_loc10_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_53_0_loc11_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_52_0_loc12_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_51_0_loc13_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_50_0_loc14_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_49_0_loc15_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_48_0_loc16_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_47_0_loc17_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_46_0_loc18_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_45_0_loc19_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_44_0_loc20_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_43_0_loc21_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_42_0_loc22_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_41_0_loc23_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_40_0_loc24_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_39_0_loc25_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_38_0_loc26_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_37_0_loc27_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_36_0_loc28_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_35_0_loc29_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_34_0_loc30_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_33_0_loc31_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_32_0_loc32_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_31_0_loc33_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_30_0_loc34_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_29_0_loc35_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_28_0_loc36_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_27_0_loc37_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_26_0_loc38_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_25_0_loc39_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_24_0_loc40_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_23_0_loc41_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_22_0_loc42_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_21_0_loc43_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_20_0_loc44_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_19_0_loc45_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_18_0_loc46_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_17_0_loc47_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_16_0_loc48_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_15_0_loc49_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_14_0_loc50_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_12_0_loc51_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_11_0_loc52_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_10_0_loc53_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_9_0_loc54_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_8_0_loc55_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_7_0_loc56_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_6_0_loc57_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_5_0_loc58_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_4_0_loc59_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_3_0_loc60_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_2_0_loc61_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_1_0_loc62_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_0_0_loc63_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_udiv_9ns_4ns_9_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_udiv_9ns_2ns_9_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_udiv_9ns_8ns_9_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_urem_9ns_4ns_5_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_urem_9ns_2ns_3_13_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w3_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_985_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_986_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_987_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_988_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_989_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_990_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_991_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_992_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_993_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_994_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_995_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_996_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_997_V_U(fifo_w27_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_0.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_0.cpp:204:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_0.cpp:191:32
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_0.cpp:312:42
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file resnet50_0.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 65782 ; free virtual = 206861
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 65782 ; free virtual = 206861
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'conv1_compute' into 'conv1' (resnet50_0.cpp:312).
INFO: [XFORM 203-603] Inlining function 'conv1_store' into 'conv1' (resnet50_0.cpp:313).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1142.613 ; gain = 201.094 ; free physical = 65700 ; free virtual = 206790
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output73' (resnet50_0.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_0.cpp:229) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'resnet50_0' (resnet50_0.cpp:402) automatically.
WARNING: [SYNCHK 200-23] resnet50_0.cpp:401: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1142.613 ; gain = 201.094 ; free physical = 65639 ; free virtual = 206735
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:394) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (resnet50_0.cpp:422) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_0.cpp:222) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_0.cpp:156) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_0.cpp:122) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:65) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_0.cpp:80) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:335) in function 'maxpool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:256) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.3' (resnet50_0.cpp:274) in function 'conv1' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 7 to 56 for loop 'Loop-0-0' (resnet50_0.cpp:123:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop lower bound from 7 to 56 for loop 'Compute' (resnet50_0.cpp:121:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:398) in function 'resnet50_0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_0.cpp:425) in function 'resnet50_0' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_0.cpp:224) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_0.cpp:158) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:127) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_0.cpp:131) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_0.cpp:134) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:137) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_0.cpp:102) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:106) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:67) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:71) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_0.cpp:82) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_0.cpp:86) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:329) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:338) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (resnet50_0.cpp:348) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:250) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:259) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1' (resnet50_0.cpp:260) in function 'conv1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3.1' (resnet50_0.cpp:276) in function 'conv1' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_0.cpp:126) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'inbuf.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_0.cpp:182) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_0.cpp:183) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp_max.V' (resnet50_0.cpp:326) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_0.cpp:201) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1_weight.V'  in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'c1_bias'  accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c1_bias'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'c1_scale'  accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c1_scale'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'tmpout.V' (resnet50_0.cpp:309) accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'tmpout.V' (resnet50_0.cpp:309) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_0.cpp:191)  of function 'conv_layer'.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (resnet50_0.cpp:255)  to a process function for dataflow in function 'conv1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1' (resnet50_0.cpp:274)  to a process function for dataflow in function 'conv1'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (resnet50_0.cpp:301)  of function 'conv1'.
WARNING: [XFORM 203-713] All the elements of global array 'output.V'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop', detected/extracted 2 process function(s): 
	 'Loop_0_proc'
	 'Loop_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight99'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2304 to 288 for loop 'Convolution' (resnet50_0.cpp:195:1) in function 'dataflow_parent_loop_proc92'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 288) < AVE (= 1153)) for loop 'Convolution' (resnet50_0.cpp:195:1) in function 'dataflow_parent_loop_proc92'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:156:31) to (resnet50_0.cpp:156:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:335:40) to (resnet50_0.cpp:335:35) in function 'maxpool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:129:14) in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:222:34) to (resnet50_0.cpp:222:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:274:32) to (resnet50_0.cpp:274:26) in function 'Loop_1_proc'... converting 321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:256:26) to (resnet50_0.cpp:256:21) in function 'Loop_0_proc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:394:38) to (resnet50_0.cpp:394:33) in function 'resnet50_0'... converting 57 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_0.cpp:116)...1920 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_0_proc' (resnet50_0.cpp:255:22)...192 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:29 ; elapsed = 00:04:33 . Memory (MB): peak = 1763.512 ; gain = 821.992 ; free physical = 65014 ; free virtual = 206123
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_0.cpp:155:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:154:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:421:13) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'mp_compute' (resnet50_0.cpp:334:47) in function 'maxpool'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (resnet50_0.cpp:324:22) in function 'maxpool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'maxpool' (resnet50_0.cpp:323:43) in function 'maxpool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_0.cpp:120:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_0.cpp:221:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_0.cpp:220:42) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:255:13) in function 'Loop_0_proc'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc92' to 'dataflow_parent_loop.1' (resnet50_0.cpp:191:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1.1' (resnet50_0.cpp:301:27)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_0.cpp:192:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_0.cpp:105:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_0.cpp:70:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_0.cpp:85:4).
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop.1.1' to 'dataflow_parent_loop.2' (resnet50_0.cpp:301:27)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:06 ; elapsed = 00:06:10 . Memory (MB): peak = 1971.504 ; gain = 1029.984 ; free physical = 64801 ; free virtual = 205914
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_0' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.2' to 'dataflow_parent_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 370.03 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 1.025 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.93 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.78 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.07 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.89 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.86 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.8 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mp_compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.97 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_0.cpp:70) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_0.cpp:85) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 1.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.81 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.12 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.06 seconds; current allocated memory: 1.114 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.13 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.35 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.54 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.03 seconds; current allocated memory: 1.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_addr_write_ln164', resnet50_0.cpp:164) of constant 0 on array 'outbuf_V' and 'load' operation ('outbuf_V_load', resnet50_0.cpp:163) on array 'outbuf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.5 seconds; current allocated memory: 1.156 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.32 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.63 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.97 seconds; current allocated memory: 1.187 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.15 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('inbuf_V_load_1', resnet50_0.cpp:402) on array 'inbuf_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'inbuf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.69 seconds; current allocated memory: 1.200 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.93 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 9.14 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_4s_9s_17ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_6s_9s_16ns_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_6s_9s_17ns_17_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_7s_9s_16ns_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_7s_9s_17ns_17_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_8s_9s_17ns_17_1_1': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_8s_9s_24ns_24_1_1': 63 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_0_proc'.
INFO: [HLS 200-111]  Elapsed time: 6.37 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 31 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 3.76 seconds; current allocated memory: 1.276 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop'.
INFO: [HLS 200-111]  Elapsed time: 6.89 seconds; current allocated memory: 1.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_2'.
INFO: [HLS 200-111]  Elapsed time: 2.68 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111]  Elapsed time: 2.09 seconds; current allocated memory: 1.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool'.
INFO: [HLS 200-111]  Elapsed time: 2.17 seconds; current allocated memory: 1.328 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 1.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight99' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight99'.
INFO: [HLS 200-111]  Elapsed time: 64.88 seconds; current allocated memory: 3.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 35948 from HDL expression: (1'b1 == ap_CS_fsm_state25)
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_13s_3ns_9ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_14s_4ns_5ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_27s_8ns_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_27s_8ns_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_udiv_9ns_2ns_9_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_udiv_9ns_4ns_9_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_udiv_9ns_8ns_9_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_9ns_2ns_3_13_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_9ns_4ns_5_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 14.83 seconds; current allocated memory: 3.559 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 32.09 seconds; current allocated memory: 3.753 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.47 seconds; current allocated memory: 3.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 12378 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_3ns_13s_3ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_15ns_6ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_6ns_15ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 5.38 seconds; current allocated memory: 3.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 13.67 seconds; current allocated memory: 3.881 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 7.03 seconds; current allocated memory: 3.900 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_0' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_191' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fdiv_32ns_32ns_32_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_20ns_18ns_38_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_16ns_9ns_16_20_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_17ns_9ns_17_21_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_18ns_3ns_3_22_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_0'.
INFO: [HLS 200-111]  Elapsed time: 13.47 seconds; current allocated memory: 3.943 GB.
INFO: [RTMG 210-279] Implementing memory 'roundf_mask_table1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'roundf_one_half_table2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_10_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_11_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_13_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_14_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_15_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_16_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_17_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_18_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_19_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_20_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_25_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_26_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_27_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_28_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_29_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_30_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_31_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_32_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_33_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_34_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_35_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_36_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_37_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_38_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_42_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_43_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_44_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_45_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_46_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_47_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_48_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_49_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_50_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_51_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_52_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_53_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_54_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_55_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_56_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_57_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_58_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_59_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_60_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_61_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_62_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_63_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_64_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_65_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_66_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_67_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_68_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_69_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_70_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_71_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_72_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_73_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_74_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_75_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_76_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_77_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_78_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_79_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_80_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_81_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_82_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_83_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_84_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_85_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_86_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_87_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_88_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_89_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_90_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_91_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_92_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_93_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_94_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_95_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_96_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_97_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_98_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_99_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_100_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_101_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_102_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_103_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_104_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_105_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_106_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_107_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_108_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_109_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_110_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_111_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_112_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_113_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_114_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_115_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_116_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_117_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_118_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_119_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_120_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_121_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_122_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_123_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_124_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_125_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_126_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_127_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_128_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_129_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_130_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_131_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_132_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_133_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_134_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_135_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_136_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_137_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_138_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_139_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_140_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_141_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_142_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_143_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_144_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_145_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_146_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_147_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_148_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_149_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_150_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_151_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_152_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_153_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_154_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_155_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_156_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_157_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_158_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_159_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_160_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_161_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_162_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_163_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_164_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_165_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_166_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_167_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_168_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_169_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_170_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_171_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_172_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_173_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_174_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_175_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_176_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_177_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_178_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_179_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_180_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_181_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_182_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_183_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_184_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_185_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_186_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_187_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_188_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_189_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_190_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_191_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'row_assign_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'col_assign_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_63_0_loc1_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_62_0_loc2_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_61_0_loc3_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_60_0_loc4_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_59_0_loc5_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_58_0_loc6_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_57_0_loc7_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_56_0_loc8_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_55_0_loc9_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_54_0_loc10_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_53_0_loc11_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_52_0_loc12_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_51_0_loc13_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_50_0_loc14_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_49_0_loc15_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_48_0_loc16_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_47_0_loc17_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_46_0_loc18_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_45_0_loc19_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_44_0_loc20_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_43_0_loc21_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_42_0_loc22_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_41_0_loc23_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_40_0_loc24_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_39_0_loc25_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_38_0_loc26_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_37_0_loc27_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_36_0_loc28_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_35_0_loc29_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_34_0_loc30_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_33_0_loc31_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_32_0_loc32_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_31_0_loc33_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_30_0_loc34_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_29_0_loc35_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_28_0_loc36_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_27_0_loc37_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_26_0_loc38_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_25_0_loc39_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_24_0_loc40_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_23_0_loc41_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_22_0_loc42_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_21_0_loc43_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_20_0_loc44_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_19_0_loc45_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_18_0_loc46_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_17_0_loc47_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_16_0_loc48_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_15_0_loc49_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_14_0_loc50_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_12_0_loc51_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_11_0_loc52_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_10_0_loc53_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_9_0_loc54_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_8_0_loc55_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_7_0_loc56_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_6_0_loc57_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_5_0_loc58_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_4_0_loc59_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_3_0_loc60_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_2_0_loc61_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_1_0_loc62_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_0_0_loc63_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_udiv_9ns_4ns_9_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_udiv_9ns_2ns_9_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_udiv_9ns_8ns_9_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_urem_9ns_4ns_5_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_urem_9ns_2ns_3_13_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w3_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_985_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_986_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_987_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_988_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_989_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_990_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_991_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_992_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_993_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_994_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_995_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_996_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_997_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_998_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_999_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1000_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1001_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1002_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1003_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1004_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1005_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1006_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1007_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1008_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1009_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1010_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1011_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1012_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1013_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1014_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1015_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1016_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1017_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_0.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_0.cpp:204:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_0.cpp:191:32
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_0.cpp:312:42
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file resnet50_0.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1138.516 ; gain = 196.996 ; free physical = 65414 ; free virtual = 205381
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1138.516 ; gain = 196.996 ; free physical = 65414 ; free virtual = 205381
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'conv1_compute' into 'conv1' (resnet50_0.cpp:312).
INFO: [XFORM 203-603] Inlining function 'conv1_store' into 'conv1' (resnet50_0.cpp:313).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1141.625 ; gain = 200.105 ; free physical = 65342 ; free virtual = 205321
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output73' (resnet50_0.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_0.cpp:229) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'resnet50_0' (resnet50_0.cpp:402) automatically.
WARNING: [SYNCHK 200-23] resnet50_0.cpp:401: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1141.625 ; gain = 200.105 ; free physical = 65286 ; free virtual = 205270
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:394) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (resnet50_0.cpp:422) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_0.cpp:222) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_0.cpp:156) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_0.cpp:122) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:65) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_0.cpp:80) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:335) in function 'maxpool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:256) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.3' (resnet50_0.cpp:274) in function 'conv1' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 7 to 56 for loop 'Loop-0-0' (resnet50_0.cpp:123:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop lower bound from 7 to 56 for loop 'Compute' (resnet50_0.cpp:121:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:398) in function 'resnet50_0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_0.cpp:425) in function 'resnet50_0' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_0.cpp:224) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_0.cpp:158) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:127) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_0.cpp:131) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_0.cpp:134) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:137) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_0.cpp:102) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:106) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:67) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:71) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_0.cpp:82) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_0.cpp:86) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:329) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:338) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (resnet50_0.cpp:348) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:250) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:259) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1' (resnet50_0.cpp:260) in function 'conv1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3.1' (resnet50_0.cpp:276) in function 'conv1' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_0.cpp:126) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'inbuf.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_0.cpp:182) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_0.cpp:183) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp_max.V' (resnet50_0.cpp:326) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_0.cpp:201) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1_weight.V'  in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'c1_bias'  accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c1_bias'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'c1_scale'  accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c1_scale'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'tmpout.V' (resnet50_0.cpp:309) accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'tmpout.V' (resnet50_0.cpp:309) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_0.cpp:191)  of function 'conv_layer'.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (resnet50_0.cpp:255)  to a process function for dataflow in function 'conv1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1' (resnet50_0.cpp:274)  to a process function for dataflow in function 'conv1'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (resnet50_0.cpp:301)  of function 'conv1'.
WARNING: [XFORM 203-713] All the elements of global array 'output.V'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop', detected/extracted 2 process function(s): 
	 'Loop_0_proc'
	 'Loop_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight99'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2304 to 288 for loop 'Convolution' (resnet50_0.cpp:195:1) in function 'dataflow_parent_loop_proc92'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 288) < AVE (= 1153)) for loop 'Convolution' (resnet50_0.cpp:195:1) in function 'dataflow_parent_loop_proc92'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:156:31) to (resnet50_0.cpp:156:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:335:40) to (resnet50_0.cpp:335:35) in function 'maxpool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:129:14) in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:222:34) to (resnet50_0.cpp:222:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:274:32) to (resnet50_0.cpp:274:26) in function 'Loop_1_proc'... converting 321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:256:26) to (resnet50_0.cpp:256:21) in function 'Loop_0_proc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:394:38) to (resnet50_0.cpp:394:33) in function 'resnet50_0'... converting 57 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_0.cpp:116)...1920 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_0_proc' (resnet50_0.cpp:255:22)...192 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:34 ; elapsed = 00:04:37 . Memory (MB): peak = 1762.523 ; gain = 821.004 ; free physical = 63767 ; free virtual = 203784
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_0.cpp:155:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:154:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:421:13) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'mp_compute' (resnet50_0.cpp:334:47) in function 'maxpool'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (resnet50_0.cpp:324:22) in function 'maxpool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'maxpool' (resnet50_0.cpp:323:43) in function 'maxpool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_0.cpp:120:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_0.cpp:221:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_0.cpp:220:42) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:255:13) in function 'Loop_0_proc'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc92' to 'dataflow_parent_loop.1' (resnet50_0.cpp:191:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1.1' (resnet50_0.cpp:301:27)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_0.cpp:192:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_0.cpp:105:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_0.cpp:70:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_0.cpp:85:4).
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop.1.1' to 'dataflow_parent_loop.2' (resnet50_0.cpp:301:27)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:13 ; elapsed = 00:06:17 . Memory (MB): peak = 1970.516 ; gain = 1028.996 ; free physical = 58138 ; free virtual = 198541
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_0' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.2' to 'dataflow_parent_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 377.34 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 1.025 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.86 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.9 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.24 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.92 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.83 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.8 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mp_compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.98 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_0.cpp:70) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_0.cpp:85) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 1.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.9 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.12 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.98 seconds; current allocated memory: 1.114 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.11 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.43 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.59 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.04 seconds; current allocated memory: 1.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_addr_write_ln164', resnet50_0.cpp:164) of constant 0 on array 'outbuf_V' and 'load' operation ('outbuf_V_load', resnet50_0.cpp:163) on array 'outbuf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.59 seconds; current allocated memory: 1.156 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.42 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.73 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.04 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.12 seconds; current allocated memory: 1.187 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.15 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('inbuf_V_load_1', resnet50_0.cpp:402) on array 'inbuf_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'inbuf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.78 seconds; current allocated memory: 1.200 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.98 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 9.25 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_4s_9s_17ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_6s_9s_16ns_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_6s_9s_17ns_17_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_7s_9s_16ns_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_7s_9s_17ns_17_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_8s_9s_17ns_17_1_1': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_8s_9s_24ns_24_1_1': 63 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_0_proc'.
INFO: [HLS 200-111]  Elapsed time: 6.41 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 31 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 3.84 seconds; current allocated memory: 1.276 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop'.
INFO: [HLS 200-111]  Elapsed time: 6.9 seconds; current allocated memory: 1.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_2'.
INFO: [HLS 200-111]  Elapsed time: 2.74 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111]  Elapsed time: 2.11 seconds; current allocated memory: 1.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool'.
INFO: [HLS 200-111]  Elapsed time: 2.23 seconds; current allocated memory: 1.328 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 1.74 seconds; current allocated memory: 1.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight99' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight99'.
INFO: [HLS 200-111]  Elapsed time: 64.43 seconds; current allocated memory: 3.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 35948 from HDL expression: (1'b1 == ap_CS_fsm_state25)
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_13s_3ns_9ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_14s_4ns_5ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_27s_8ns_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_27s_8ns_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_udiv_9ns_2ns_9_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_udiv_9ns_4ns_9_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_udiv_9ns_8ns_9_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_9ns_2ns_3_13_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_9ns_4ns_5_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 15.03 seconds; current allocated memory: 3.559 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 32.91 seconds; current allocated memory: 3.753 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 14.03 seconds; current allocated memory: 3.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 12378 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_3ns_13s_3ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_15ns_6ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_6ns_15ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 5.44 seconds; current allocated memory: 3.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 13.72 seconds; current allocated memory: 3.881 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 7.11 seconds; current allocated memory: 3.900 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_0' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_191' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fdiv_32ns_32ns_32_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_20ns_18ns_38_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_16ns_9ns_16_20_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_17ns_9ns_17_21_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_18ns_3ns_3_22_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_0'.
INFO: [HLS 200-111]  Elapsed time: 14.38 seconds; current allocated memory: 3.942 GB.
INFO: [RTMG 210-279] Implementing memory 'roundf_mask_table1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'roundf_one_half_table2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_10_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_11_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_13_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_14_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_15_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_16_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_17_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_18_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_19_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_20_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_25_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_26_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_27_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_28_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_29_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_30_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_31_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_32_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_33_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_34_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_35_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_36_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_37_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_38_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_42_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_43_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_44_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_45_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_46_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_47_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_48_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_49_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_50_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_51_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_52_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_53_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_54_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_55_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_56_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_57_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_58_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_59_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_60_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_61_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_62_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_63_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_64_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_65_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_66_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_67_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_68_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_69_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_70_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_71_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_72_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_73_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_74_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_75_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_76_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_77_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_78_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_79_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_80_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_81_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_82_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_83_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_84_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_85_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_86_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_87_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_88_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_89_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_90_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_91_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_92_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_93_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_94_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_95_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_96_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_97_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_98_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_99_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_100_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_101_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_102_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_103_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_104_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_105_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_106_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_107_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_108_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_109_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_110_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_111_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_112_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_113_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_114_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_115_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_116_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_117_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_118_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_119_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_120_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_121_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_122_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_123_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_124_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_125_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_126_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_127_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_128_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_129_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_130_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_131_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_132_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_133_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_134_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_135_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_136_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_137_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_138_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_139_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_140_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_141_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_142_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_143_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_144_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_145_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_146_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_147_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_148_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_149_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_150_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_151_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_152_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_153_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_154_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_155_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_156_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_157_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_158_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_159_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_160_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_161_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_162_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_163_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_164_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_165_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_166_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_167_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_168_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_169_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_170_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_171_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_172_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_173_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_174_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_175_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_176_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_177_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_178_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_179_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_180_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_181_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_182_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_183_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_184_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_185_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_186_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_187_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_188_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_189_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_190_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_191_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'row_assign_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'col_assign_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_63_0_loc1_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_62_0_loc2_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_61_0_loc3_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_60_0_loc4_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_59_0_loc5_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_58_0_loc6_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_57_0_loc7_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_56_0_loc8_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_55_0_loc9_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_54_0_loc10_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_53_0_loc11_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_52_0_loc12_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_51_0_loc13_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_50_0_loc14_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_49_0_loc15_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_48_0_loc16_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_47_0_loc17_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_46_0_loc18_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_45_0_loc19_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_44_0_loc20_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_43_0_loc21_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_42_0_loc22_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_41_0_loc23_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_40_0_loc24_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_39_0_loc25_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_38_0_loc26_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_37_0_loc27_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_36_0_loc28_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_35_0_loc29_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_34_0_loc30_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_33_0_loc31_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_32_0_loc32_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_31_0_loc33_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_30_0_loc34_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_29_0_loc35_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_28_0_loc36_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_27_0_loc37_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_26_0_loc38_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_25_0_loc39_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_24_0_loc40_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_23_0_loc41_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_22_0_loc42_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_21_0_loc43_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_20_0_loc44_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_19_0_loc45_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_18_0_loc46_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_17_0_loc47_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_16_0_loc48_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_15_0_loc49_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_14_0_loc50_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_12_0_loc51_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_11_0_loc52_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_10_0_loc53_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_9_0_loc54_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_8_0_loc55_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_7_0_loc56_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_6_0_loc57_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_5_0_loc58_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_4_0_loc59_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_3_0_loc60_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_2_0_loc61_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_1_0_loc62_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_0_0_loc63_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_udiv_9ns_4ns_9_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_udiv_9ns_2ns_9_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_udiv_9ns_8ns_9_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_urem_9ns_4ns_5_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_urem_9ns_2ns_3_13_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w3_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_985_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_986_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_987_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_988_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_989_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_990_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_991_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_992_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_993_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_994_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_995_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_996_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_997_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_998_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_999_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1000_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1001_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1002_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1003_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1004_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1005_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1006_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1007_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1008_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1009_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1010_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1011_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1012_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1013_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1014_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1015_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1016_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_0.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_0.cpp:204:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_0.cpp:191:32
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_0.cpp:317:42
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file resnet50_0.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 24674 ; free virtual = 164050
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 24674 ; free virtual = 164050
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'conv1_compute' into 'conv1' (resnet50_0.cpp:317).
INFO: [XFORM 203-603] Inlining function 'conv1_store' into 'conv1' (resnet50_0.cpp:318).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1142.613 ; gain = 201.094 ; free physical = 24854 ; free virtual = 164242
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output73' (resnet50_0.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_0.cpp:229) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'resnet50_0' (resnet50_0.cpp:410) automatically.
WARNING: [SYNCHK 200-23] resnet50_0.cpp:408: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1142.613 ; gain = 201.094 ; free physical = 24885 ; free virtual = 164292
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:401) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (resnet50_0.cpp:430) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_0.cpp:222) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_0.cpp:156) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_0.cpp:122) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:65) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_0.cpp:80) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:340) in function 'maxpool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:258) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.3' (resnet50_0.cpp:277) in function 'conv1' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 7 to 56 for loop 'Loop-0-0' (resnet50_0.cpp:123:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop lower bound from 7 to 56 for loop 'Compute' (resnet50_0.cpp:121:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:405) in function 'resnet50_0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_0.cpp:433) in function 'resnet50_0' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_0.cpp:224) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_0.cpp:158) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:127) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_0.cpp:131) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_0.cpp:134) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:137) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_0.cpp:102) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:106) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:67) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:71) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_0.cpp:82) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_0.cpp:86) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:334) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:343) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (resnet50_0.cpp:353) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:252) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:261) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1' (resnet50_0.cpp:262) in function 'conv1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3.1' (resnet50_0.cpp:279) in function 'conv1' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_0.cpp:126) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'inbuf.V'  in dimension 1 with a cyclic factor of 24.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_0.cpp:182) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_0.cpp:183) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp_max.V' (resnet50_0.cpp:331) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_0.cpp:201) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1_weight.V'  in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'c1_bias'  accessed through non-constant indices on dimension 1 (resnet50_0.cpp:282:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c1_bias'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'c1_scale'  accessed through non-constant indices on dimension 1 (resnet50_0.cpp:282:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c1_scale'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'tmpout.V' (resnet50_0.cpp:314) accessed through non-constant indices on dimension 1 (resnet50_0.cpp:282:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'tmpout.V' (resnet50_0.cpp:314) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_0.cpp:191)  of function 'conv_layer'.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (resnet50_0.cpp:257)  to a process function for dataflow in function 'conv1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1' (resnet50_0.cpp:277)  to a process function for dataflow in function 'conv1'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (resnet50_0.cpp:306)  of function 'conv1'.
WARNING: [XFORM 203-713] All the elements of global array 'output.V'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop', detected/extracted 2 process function(s): 
	 'Loop_0_proc'
	 'Loop_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight99'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2304 to 288 for loop 'Convolution' (resnet50_0.cpp:195:1) in function 'dataflow_parent_loop_proc92'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 288) < AVE (= 1153)) for loop 'Convolution' (resnet50_0.cpp:195:1) in function 'dataflow_parent_loop_proc92'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:156:31) to (resnet50_0.cpp:156:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:340:40) to (resnet50_0.cpp:340:35) in function 'maxpool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:129:14) in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:222:34) to (resnet50_0.cpp:222:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:277:32) to (resnet50_0.cpp:277:26) in function 'Loop_1_proc'... converting 321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:401:38) to (resnet50_0.cpp:401:33) in function 'resnet50_0'... converting 57 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_0.cpp:116)...1920 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_0_proc' (resnet50_0.cpp:257:22)...189 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:39 ; elapsed = 00:04:43 . Memory (MB): peak = 1763.512 ; gain = 821.992 ; free physical = 15299 ; free virtual = 155832
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_0.cpp:155:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:154:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:429:13) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'mp_compute' (resnet50_0.cpp:339:47) in function 'maxpool'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (resnet50_0.cpp:329:22) in function 'maxpool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'maxpool' (resnet50_0.cpp:328:43) in function 'maxpool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_0.cpp:120:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_0.cpp:221:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_0.cpp:220:42) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:257:13) in function 'Loop_0_proc'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc92' to 'dataflow_parent_loop.1' (resnet50_0.cpp:191:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1.1' (resnet50_0.cpp:306:27)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_0.cpp:192:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_0.cpp:105:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_0.cpp:70:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_0.cpp:85:4).
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop.1.1' to 'dataflow_parent_loop.2' (resnet50_0.cpp:306:27)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:19 ; elapsed = 00:06:23 . Memory (MB): peak = 1971.504 ; gain = 1029.984 ; free physical = 20206 ; free virtual = 160560
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_0' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.2' to 'dataflow_parent_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 383.5 seconds; current allocated memory: 1.022 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', resnet50_0.cpp:264->resnet50_0.cpp:317->resnet50_0.cpp:307) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 1.027 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.38 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.11 seconds; current allocated memory: 1.039 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.2 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.94 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.86 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.82 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mp_compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.97 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_0.cpp:70) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_0.cpp:85) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 1.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.92 seconds; current allocated memory: 1.080 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.18 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.22 seconds; current allocated memory: 1.117 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.28 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.41 seconds; current allocated memory: 1.140 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.61 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.11 seconds; current allocated memory: 1.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_addr_write_ln164', resnet50_0.cpp:164) of constant 0 on array 'outbuf_V' and 'load' operation ('outbuf_V_load', resnet50_0.cpp:163) on array 'outbuf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.61 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.4 seconds; current allocated memory: 1.174 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_0.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_0.cpp:204:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_0.cpp:191:32
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_0.cpp:312:42
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file resnet50_0.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 34237 ; free virtual = 175346
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 34235 ; free virtual = 175344
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'conv1_compute' into 'conv1' (resnet50_0.cpp:312).
INFO: [XFORM 203-603] Inlining function 'conv1_store' into 'conv1' (resnet50_0.cpp:313).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1142.613 ; gain = 201.094 ; free physical = 34223 ; free virtual = 175343
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output73' (resnet50_0.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_0.cpp:229) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'resnet50_0' (resnet50_0.cpp:414) automatically.
WARNING: [SYNCHK 200-23] resnet50_0.cpp:413: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1142.613 ; gain = 201.094 ; free physical = 34164 ; free virtual = 175289
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:406) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (resnet50_0.cpp:435) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_0.cpp:222) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_0.cpp:156) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_0.cpp:122) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:65) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_0.cpp:80) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:335) in function 'maxpool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:256) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.3' (resnet50_0.cpp:274) in function 'conv1' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 7 to 56 for loop 'Loop-0-0' (resnet50_0.cpp:123:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop lower bound from 7 to 56 for loop 'Compute' (resnet50_0.cpp:121:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:408) in function 'resnet50_0' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:410) in function 'resnet50_0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_0.cpp:438) in function 'resnet50_0' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_0.cpp:224) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_0.cpp:158) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:127) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_0.cpp:131) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_0.cpp:134) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:137) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_0.cpp:102) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:106) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:67) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:71) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_0.cpp:82) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_0.cpp:86) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:329) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:338) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (resnet50_0.cpp:348) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:250) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:259) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1' (resnet50_0.cpp:260) in function 'conv1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3.1' (resnet50_0.cpp:276) in function 'conv1' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_0.cpp:126) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'inbuf.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_0.cpp:182) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_0.cpp:183) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp_max.V' (resnet50_0.cpp:326) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_0.cpp:201) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1_weight.V'  in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'c1_bias'  accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c1_bias'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'c1_scale'  accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c1_scale'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'tmpout.V' (resnet50_0.cpp:309) accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'tmpout.V' (resnet50_0.cpp:309) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_0.cpp:191)  of function 'conv_layer'.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (resnet50_0.cpp:255)  to a process function for dataflow in function 'conv1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1' (resnet50_0.cpp:274)  to a process function for dataflow in function 'conv1'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (resnet50_0.cpp:301)  of function 'conv1'.
WARNING: [XFORM 203-713] All the elements of global array 'output.V'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop', detected/extracted 2 process function(s): 
	 'Loop_0_proc'
	 'Loop_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight99'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2304 to 288 for loop 'Convolution' (resnet50_0.cpp:195:1) in function 'dataflow_parent_loop_proc92'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 288) < AVE (= 1153)) for loop 'Convolution' (resnet50_0.cpp:195:1) in function 'dataflow_parent_loop_proc92'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:156:31) to (resnet50_0.cpp:156:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:335:40) to (resnet50_0.cpp:335:35) in function 'maxpool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:129:14) in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:222:34) to (resnet50_0.cpp:222:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:274:32) to (resnet50_0.cpp:274:26) in function 'Loop_1_proc'... converting 321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:256:26) to (resnet50_0.cpp:256:21) in function 'Loop_0_proc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:406:39) to (resnet50_0.cpp:406:34) in function 'resnet50_0'... converting 169 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_0.cpp:116)...1920 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_0_proc' (resnet50_0.cpp:255:22)...192 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:47 ; elapsed = 00:04:50 . Memory (MB): peak = 1763.512 ; gain = 821.992 ; free physical = 34565 ; free virtual = 175701
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_0.cpp:155:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:154:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:434:13) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'mp_compute' (resnet50_0.cpp:334:47) in function 'maxpool'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (resnet50_0.cpp:324:22) in function 'maxpool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'maxpool' (resnet50_0.cpp:323:43) in function 'maxpool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_0.cpp:120:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_0.cpp:221:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_0.cpp:220:42) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:255:13) in function 'Loop_0_proc'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc92' to 'dataflow_parent_loop.1' (resnet50_0.cpp:191:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1.1' (resnet50_0.cpp:301:27)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_0.cpp:192:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_0.cpp:105:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_0.cpp:70:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_0.cpp:85:4).
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop.1.1' to 'dataflow_parent_loop.2' (resnet50_0.cpp:301:27)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:54 ; elapsed = 00:06:58 . Memory (MB): peak = 2035.504 ; gain = 1093.984 ; free physical = 33283 ; free virtual = 174424
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_0' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.2' to 'dataflow_parent_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 418.37 seconds; current allocated memory: 1.033 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.06 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.49 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.29 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.86 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.83 seconds; current allocated memory: 1.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mp_compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.06 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_0.cpp:70) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_0.cpp:85) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.1 seconds; current allocated memory: 1.089 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.47 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.63 seconds; current allocated memory: 1.126 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.59 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.83 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.7 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.24 seconds; current allocated memory: 1.156 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_addr_write_ln164', resnet50_0.cpp:164) of constant 0 on array 'outbuf_V' and 'load' operation ('outbuf_V_load', resnet50_0.cpp:163) on array 'outbuf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.96 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.64 seconds; current allocated memory: 1.183 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.9 seconds; current allocated memory: 1.186 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.16 seconds; current allocated memory: 1.190 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.14 seconds; current allocated memory: 1.199 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.27 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_write_ln414', resnet50_0.cpp:414) of variable 'tmp_359', resnet50_0.cpp:414 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:414) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_1_write_ln414', resnet50_0.cpp:414) of variable 'tmp_362', resnet50_0.cpp:414 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:414) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_1_write_ln414', resnet50_0.cpp:414) of variable 'tmp_362', resnet50_0.cpp:414 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:414) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_2_write_ln414', resnet50_0.cpp:414) of variable 'tmp_365', resnet50_0.cpp:414 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:414) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_17_write_ln414', resnet50_0.cpp:414) of variable 'tmp_406', resnet50_0.cpp:414 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:414) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_21_write_ln414', resnet50_0.cpp:414) of variable 'tmp_414', resnet50_0.cpp:414 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:414) on array 'inbuf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'store' operation ('inbuf_V_addr_23_write_ln414', resnet50_0.cpp:414) of variable 'tmp_418', resnet50_0.cpp:414 on array 'inbuf_V' and 'load' operation ('inbuf_V_load', resnet50_0.cpp:414) on array 'inbuf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 70.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.6 seconds; current allocated memory: 1.215 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.75 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 11.71 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_4s_9s_17ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_6s_9s_16ns_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_6s_9s_17ns_17_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_7s_9s_16ns_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_7s_9s_17ns_17_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_8s_9s_17ns_17_1_1': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_8s_9s_24ns_24_1_1': 63 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_0_proc'.
INFO: [HLS 200-111]  Elapsed time: 6.56 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 31 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 3.95 seconds; current allocated memory: 1.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop'.
INFO: [HLS 200-111]  Elapsed time: 7.13 seconds; current allocated memory: 1.335 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_2'.
INFO: [HLS 200-111]  Elapsed time: 2.74 seconds; current allocated memory: 1.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111]  Elapsed time: 2.17 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool'.
INFO: [HLS 200-111]  Elapsed time: 2.23 seconds; current allocated memory: 1.349 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 1.73 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight99' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight99'.
INFO: [HLS 200-111]  Elapsed time: 67.65 seconds; current allocated memory: 3.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 35948 from HDL expression: (1'b1 == ap_CS_fsm_state25)
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_13s_3ns_9ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_14s_4ns_5ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_27s_8ns_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_27s_8ns_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_udiv_9ns_2ns_9_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_udiv_9ns_4ns_9_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_udiv_9ns_8ns_9_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_9ns_2ns_3_13_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_9ns_4ns_5_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 15.86 seconds; current allocated memory: 3.580 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 34.41 seconds; current allocated memory: 3.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 14.17 seconds; current allocated memory: 3.815 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 12378 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_3ns_13s_3ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_15ns_6ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_6ns_15ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 5.61 seconds; current allocated memory: 3.841 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 14.26 seconds; current allocated memory: 3.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 7.27 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_0' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_191' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fdiv_32ns_32ns_32_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_21ns_19s_40_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_19ns_9ns_17_23_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_0'.
INFO: [HLS 200-111]  Elapsed time: 14.48 seconds; current allocated memory: 3.973 GB.
INFO: [RTMG 210-279] Implementing memory 'roundf_mask_table1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'roundf_one_half_table2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_10_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_11_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_13_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_14_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_15_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_16_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_17_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_18_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_19_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_20_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_25_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_26_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_27_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_28_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_29_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_30_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_31_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_32_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_33_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_34_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_35_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_36_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_37_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_38_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_42_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_43_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_44_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_45_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_46_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_47_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_48_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_49_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_50_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_51_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_52_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_53_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_54_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_55_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_56_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_57_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_58_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_59_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_60_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_61_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_62_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_63_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_64_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_65_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_66_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_67_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_68_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_69_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_70_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_71_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_72_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_73_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_74_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_75_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_76_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_77_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_78_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_79_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_80_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_81_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_82_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_83_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_84_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_85_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_86_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_87_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_88_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_89_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_90_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_91_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_92_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_93_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_94_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_95_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_96_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_97_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_98_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_99_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_100_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_101_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_102_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_103_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_104_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_105_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_106_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_107_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_108_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_109_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_110_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_111_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_112_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_113_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_114_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_115_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_116_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_117_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_118_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_119_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_120_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_121_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_122_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_123_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_124_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_125_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_126_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_127_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_128_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_129_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_130_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_131_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_132_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_133_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_134_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_135_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_136_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_137_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_138_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_139_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_140_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_141_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_142_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_143_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_144_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_145_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_146_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_147_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_148_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_149_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_150_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_151_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_152_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_153_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_154_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_155_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_156_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_157_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_158_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_159_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_160_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_161_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_162_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_163_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_164_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_165_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_166_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_167_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_168_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_169_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_170_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_171_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_172_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_173_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_174_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_175_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_176_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_177_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_178_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_179_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_180_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_181_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_182_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_183_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_184_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_185_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_186_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_187_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_188_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_189_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_190_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_191_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'row_assign_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'col_assign_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_63_0_loc1_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_62_0_loc2_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_61_0_loc3_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_60_0_loc4_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_59_0_loc5_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_58_0_loc6_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_57_0_loc7_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_56_0_loc8_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_55_0_loc9_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_54_0_loc10_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_53_0_loc11_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_52_0_loc12_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_51_0_loc13_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_50_0_loc14_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_49_0_loc15_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_48_0_loc16_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_47_0_loc17_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_46_0_loc18_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_45_0_loc19_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_44_0_loc20_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_43_0_loc21_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_42_0_loc22_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_41_0_loc23_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_40_0_loc24_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_39_0_loc25_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_38_0_loc26_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_37_0_loc27_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_36_0_loc28_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_35_0_loc29_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_34_0_loc30_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_33_0_loc31_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_32_0_loc32_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_31_0_loc33_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_30_0_loc34_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_29_0_loc35_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_28_0_loc36_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_27_0_loc37_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_26_0_loc38_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_25_0_loc39_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_24_0_loc40_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_23_0_loc41_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_22_0_loc42_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_21_0_loc43_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_20_0_loc44_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_19_0_loc45_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_18_0_loc46_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_17_0_loc47_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_16_0_loc48_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_15_0_loc49_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_14_0_loc50_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_12_0_loc51_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_11_0_loc52_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_10_0_loc53_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_9_0_loc54_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_8_0_loc55_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_7_0_loc56_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_6_0_loc57_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_5_0_loc58_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_4_0_loc59_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_3_0_loc60_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_2_0_loc61_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_1_0_loc62_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_0_0_loc63_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_udiv_9ns_4ns_9_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_udiv_9ns_2ns_9_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_udiv_9ns_8ns_9_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_urem_9ns_4ns_5_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_urem_9ns_2ns_3_13_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w3_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_985_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_986_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_987_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_988_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_989_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_990_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_991_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_992_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_993_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_994_V_U(fifo_w27_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_0.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_0.cpp:204:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_0.cpp:191:32
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_0.cpp:312:42
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file resnet50_0.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 33187 ; free virtual = 174567
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 33187 ; free virtual = 174567
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'conv1_compute' into 'conv1' (resnet50_0.cpp:312).
INFO: [XFORM 203-603] Inlining function 'conv1_store' into 'conv1' (resnet50_0.cpp:313).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1142.613 ; gain = 201.094 ; free physical = 33595 ; free virtual = 175021
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output73' (resnet50_0.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_0.cpp:229) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'resnet50_0' (resnet50_0.cpp:414) automatically.
WARNING: [SYNCHK 200-23] resnet50_0.cpp:413: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1142.613 ; gain = 201.094 ; free physical = 33944 ; free virtual = 175376
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:406) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (resnet50_0.cpp:435) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_0.cpp:222) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_0.cpp:156) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_0.cpp:122) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:65) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_0.cpp:80) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:335) in function 'maxpool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:256) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.3' (resnet50_0.cpp:274) in function 'conv1' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 7 to 56 for loop 'Loop-0-0' (resnet50_0.cpp:123:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop lower bound from 7 to 56 for loop 'Compute' (resnet50_0.cpp:121:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:409) in function 'resnet50_0' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:411) in function 'resnet50_0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_0.cpp:438) in function 'resnet50_0' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_0.cpp:224) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_0.cpp:158) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:127) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_0.cpp:131) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_0.cpp:134) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:137) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_0.cpp:102) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:106) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:67) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:71) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_0.cpp:82) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_0.cpp:86) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:329) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:338) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (resnet50_0.cpp:348) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:250) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:259) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1' (resnet50_0.cpp:260) in function 'conv1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3.1' (resnet50_0.cpp:276) in function 'conv1' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_0.cpp:126) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'inbuf.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_0.cpp:182) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_0.cpp:183) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp_max.V' (resnet50_0.cpp:326) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_0.cpp:201) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1_weight.V'  in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'c1_bias'  accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c1_bias'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'c1_scale'  accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c1_scale'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'tmpout.V' (resnet50_0.cpp:309) accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'tmpout.V' (resnet50_0.cpp:309) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_0.cpp:191)  of function 'conv_layer'.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (resnet50_0.cpp:255)  to a process function for dataflow in function 'conv1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1' (resnet50_0.cpp:274)  to a process function for dataflow in function 'conv1'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (resnet50_0.cpp:301)  of function 'conv1'.
WARNING: [XFORM 203-713] All the elements of global array 'output.V'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop', detected/extracted 2 process function(s): 
	 'Loop_0_proc'
	 'Loop_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight99'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2304 to 288 for loop 'Convolution' (resnet50_0.cpp:195:1) in function 'dataflow_parent_loop_proc92'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 288) < AVE (= 1153)) for loop 'Convolution' (resnet50_0.cpp:195:1) in function 'dataflow_parent_loop_proc92'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:156:31) to (resnet50_0.cpp:156:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:335:40) to (resnet50_0.cpp:335:35) in function 'maxpool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:129:14) in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:222:34) to (resnet50_0.cpp:222:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:274:32) to (resnet50_0.cpp:274:26) in function 'Loop_1_proc'... converting 321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:256:26) to (resnet50_0.cpp:256:21) in function 'Loop_0_proc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:406:39) to (resnet50_0.cpp:406:34) in function 'resnet50_0'... converting 169 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_0.cpp:116)...1920 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_0_proc' (resnet50_0.cpp:255:22)...192 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:42 ; elapsed = 00:04:45 . Memory (MB): peak = 1763.512 ; gain = 821.992 ; free physical = 43345 ; free virtual = 184792
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_0.cpp:155:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:154:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:434:13) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'mp_compute' (resnet50_0.cpp:334:47) in function 'maxpool'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (resnet50_0.cpp:324:22) in function 'maxpool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'maxpool' (resnet50_0.cpp:323:43) in function 'maxpool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_0.cpp:120:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_0.cpp:221:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_0.cpp:220:42) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:255:13) in function 'Loop_0_proc'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc92' to 'dataflow_parent_loop.1' (resnet50_0.cpp:191:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1.1' (resnet50_0.cpp:301:27)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_0.cpp:192:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_0.cpp:105:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_0.cpp:70:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_0.cpp:85:4).
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop.1.1' to 'dataflow_parent_loop.2' (resnet50_0.cpp:301:27)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:47 ; elapsed = 00:06:51 . Memory (MB): peak = 2035.504 ; gain = 1093.984 ; free physical = 42840 ; free virtual = 184291
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_0' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.2' to 'dataflow_parent_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 411.02 seconds; current allocated memory: 1.033 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 1.037 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.97 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.97 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.33 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.13 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.95 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.78 seconds; current allocated memory: 1.066 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mp_compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.03 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_0.cpp:70) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_0.cpp:85) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.91 seconds; current allocated memory: 1.089 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.48 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.57 seconds; current allocated memory: 1.126 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.52 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.8 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.62 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.11 seconds; current allocated memory: 1.156 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_addr_write_ln164', resnet50_0.cpp:164) of constant 0 on array 'outbuf_V' and 'load' operation ('outbuf_V_load', resnet50_0.cpp:163) on array 'outbuf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.57 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.66 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.9 seconds; current allocated memory: 1.186 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.03 seconds; current allocated memory: 1.190 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.09 seconds; current allocated memory: 1.199 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.34 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'input_V' (resnet50_0.cpp:410) and axis read on port 'input_V' (resnet50_0.cpp:410).
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_0' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis read on port 'input_V' (resnet50_0.cpp:410) and axis read on port 'input_V' (resnet50_0.cpp:410).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('inbuf_V_load_3', resnet50_0.cpp:414) on array 'inbuf_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'inbuf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 70.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.35 seconds; current allocated memory: 1.215 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.61 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 11.63 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_4s_9s_17ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_6s_9s_16ns_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_6s_9s_17ns_17_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_7s_9s_16ns_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_7s_9s_17ns_17_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_8s_9s_17ns_17_1_1': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_8s_9s_24ns_24_1_1': 63 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_0_proc'.
INFO: [HLS 200-111]  Elapsed time: 6.3 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 31 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 3.98 seconds; current allocated memory: 1.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop'.
INFO: [HLS 200-111]  Elapsed time: 7.07 seconds; current allocated memory: 1.335 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_2'.
INFO: [HLS 200-111]  Elapsed time: 2.71 seconds; current allocated memory: 1.341 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111]  Elapsed time: 2.1 seconds; current allocated memory: 1.344 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool'.
INFO: [HLS 200-111]  Elapsed time: 2.2 seconds; current allocated memory: 1.350 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 1.71 seconds; current allocated memory: 1.360 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight99' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight99'.
INFO: [HLS 200-111]  Elapsed time: 65.38 seconds; current allocated memory: 3.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 35948 from HDL expression: (1'b1 == ap_CS_fsm_state25)
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_13s_3ns_9ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_14s_4ns_5ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_27s_8ns_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_27s_8ns_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_udiv_9ns_2ns_9_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_udiv_9ns_4ns_9_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_udiv_9ns_8ns_9_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_9ns_2ns_3_13_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_9ns_4ns_5_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 15.81 seconds; current allocated memory: 3.581 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 33.48 seconds; current allocated memory: 3.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 14 seconds; current allocated memory: 3.815 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 12378 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_3ns_13s_3ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_15ns_6ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_6ns_15ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 5.48 seconds; current allocated memory: 3.842 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 14.2 seconds; current allocated memory: 3.903 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 7.24 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_0' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_191' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fdiv_32ns_32ns_32_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_21ns_19s_40_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_19ns_9ns_17_23_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_0'.
INFO: [HLS 200-111]  Elapsed time: 15.55 seconds; current allocated memory: 3.973 GB.
INFO: [RTMG 210-279] Implementing memory 'roundf_mask_table1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'roundf_one_half_table2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_10_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_11_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_13_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_14_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_15_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_16_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_17_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_18_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_19_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_20_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_25_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_26_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_27_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_28_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_29_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_30_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_31_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_32_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_33_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_34_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_35_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_36_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_37_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_38_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_42_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_43_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_44_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_45_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_46_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_47_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_48_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_49_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_50_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_51_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_52_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_53_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_54_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_55_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_56_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_57_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_58_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_59_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_60_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_61_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_62_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_63_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_64_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_65_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_66_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_67_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_68_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_69_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_70_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_71_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_72_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_73_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_74_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_75_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_76_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_77_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_78_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_79_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_80_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_81_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_82_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_83_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_84_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_85_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_86_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_87_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_88_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_89_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_90_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_91_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_92_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_93_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_94_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_95_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_96_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_97_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_98_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_99_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_100_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_101_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_102_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_103_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_104_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_105_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_106_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_107_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_108_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_109_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_110_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_111_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_112_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_113_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_114_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_115_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_116_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_117_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_118_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_119_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_120_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_121_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_122_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_123_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_124_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_125_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_126_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_127_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_128_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_129_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_130_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_131_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_132_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_133_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_134_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_135_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_136_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_137_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_138_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_139_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_140_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_141_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_142_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_143_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_144_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_145_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_146_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_147_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_148_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_149_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_150_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_151_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_152_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_153_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_154_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_155_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_156_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_157_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_158_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_159_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_160_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_161_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_162_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_163_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_164_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_165_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_166_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_167_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_168_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_169_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_170_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_171_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_172_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_173_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_174_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_175_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_176_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_177_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_178_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_179_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_180_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_181_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_182_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_183_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_184_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_185_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_186_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_187_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_188_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_189_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_190_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_191_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'row_assign_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'col_assign_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_63_0_loc1_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_62_0_loc2_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_61_0_loc3_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_60_0_loc4_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_59_0_loc5_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_58_0_loc6_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_57_0_loc7_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_56_0_loc8_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_55_0_loc9_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_54_0_loc10_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_53_0_loc11_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_52_0_loc12_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_51_0_loc13_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_50_0_loc14_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_49_0_loc15_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_48_0_loc16_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_47_0_loc17_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_46_0_loc18_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_45_0_loc19_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_44_0_loc20_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_43_0_loc21_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_42_0_loc22_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_41_0_loc23_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_40_0_loc24_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_39_0_loc25_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_38_0_loc26_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_37_0_loc27_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_36_0_loc28_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_35_0_loc29_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_34_0_loc30_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_33_0_loc31_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_32_0_loc32_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_31_0_loc33_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_30_0_loc34_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_29_0_loc35_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_28_0_loc36_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_27_0_loc37_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_26_0_loc38_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_25_0_loc39_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_24_0_loc40_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_23_0_loc41_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_22_0_loc42_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_21_0_loc43_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_20_0_loc44_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_19_0_loc45_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_18_0_loc46_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_17_0_loc47_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_16_0_loc48_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_15_0_loc49_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_14_0_loc50_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_12_0_loc51_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_11_0_loc52_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_10_0_loc53_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_9_0_loc54_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_8_0_loc55_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_7_0_loc56_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_6_0_loc57_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_5_0_loc58_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_4_0_loc59_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_3_0_loc60_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_2_0_loc61_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_1_0_loc62_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_0_0_loc63_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_udiv_9ns_4ns_9_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_udiv_9ns_2ns_9_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_udiv_9ns_8ns_9_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_urem_9ns_4ns_5_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_urem_9ns_2ns_3_13_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w3_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_985_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_986_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_987_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_988_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_989_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_990_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_991_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_992_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_993_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_994_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_995_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_996_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_997_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_998_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_999_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1000_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1001_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1002_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1003_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1004_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1005_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1006_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1007_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1008_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1009_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1010_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1011_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1012_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1013_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_0.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_0.cpp:204:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_0.cpp:191:32
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_0.cpp:312:42
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file resnet50_0.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 42864 ; free virtual = 184888
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 42864 ; free virtual = 184888
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'conv1_compute' into 'conv1' (resnet50_0.cpp:312).
INFO: [XFORM 203-603] Inlining function 'conv1_store' into 'conv1' (resnet50_0.cpp:313).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1142.613 ; gain = 201.094 ; free physical = 42690 ; free virtual = 184726
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output73' (resnet50_0.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_0.cpp:229) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'resnet50_0' (resnet50_0.cpp:415) automatically.
WARNING: [SYNCHK 200-23] resnet50_0.cpp:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1142.613 ; gain = 201.094 ; free physical = 42583 ; free virtual = 184624
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:406) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (resnet50_0.cpp:436) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_0.cpp:222) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_0.cpp:156) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_0.cpp:122) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:65) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_0.cpp:80) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:335) in function 'maxpool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:256) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.3' (resnet50_0.cpp:274) in function 'conv1' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 7 to 56 for loop 'Loop-0-0' (resnet50_0.cpp:123:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop lower bound from 7 to 56 for loop 'Compute' (resnet50_0.cpp:121:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:409) in function 'resnet50_0' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:412) in function 'resnet50_0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_0.cpp:439) in function 'resnet50_0' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_0.cpp:224) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_0.cpp:158) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:127) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_0.cpp:131) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_0.cpp:134) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:137) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_0.cpp:102) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:106) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:67) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:71) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_0.cpp:82) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_0.cpp:86) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:329) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:338) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (resnet50_0.cpp:348) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:250) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:259) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1' (resnet50_0.cpp:260) in function 'conv1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3.1' (resnet50_0.cpp:276) in function 'conv1' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_0.cpp:126) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'inbuf.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_0.cpp:182) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_0.cpp:183) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp_max.V' (resnet50_0.cpp:326) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_0.cpp:201) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1_weight.V'  in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'c1_bias'  accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c1_bias'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'c1_scale'  accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c1_scale'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'tmpout.V' (resnet50_0.cpp:309) accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'tmpout.V' (resnet50_0.cpp:309) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_0.cpp:191)  of function 'conv_layer'.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (resnet50_0.cpp:255)  to a process function for dataflow in function 'conv1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1' (resnet50_0.cpp:274)  to a process function for dataflow in function 'conv1'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (resnet50_0.cpp:301)  of function 'conv1'.
WARNING: [XFORM 203-713] All the elements of global array 'output.V'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop', detected/extracted 2 process function(s): 
	 'Loop_0_proc'
	 'Loop_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight99'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2304 to 288 for loop 'Convolution' (resnet50_0.cpp:195:1) in function 'dataflow_parent_loop_proc92'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 288) < AVE (= 1153)) for loop 'Convolution' (resnet50_0.cpp:195:1) in function 'dataflow_parent_loop_proc92'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:156:31) to (resnet50_0.cpp:156:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:335:40) to (resnet50_0.cpp:335:35) in function 'maxpool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:129:14) in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:222:34) to (resnet50_0.cpp:222:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:274:32) to (resnet50_0.cpp:274:26) in function 'Loop_1_proc'... converting 321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:256:26) to (resnet50_0.cpp:256:21) in function 'Loop_0_proc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:406:39) to (resnet50_0.cpp:406:34) in function 'resnet50_0'... converting 169 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_0.cpp:116)...1920 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_0_proc' (resnet50_0.cpp:255:22)...192 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:45 ; elapsed = 00:04:48 . Memory (MB): peak = 1763.512 ; gain = 821.992 ; free physical = 40946 ; free virtual = 183180
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_0.cpp:155:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:154:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:435:13) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'mp_compute' (resnet50_0.cpp:334:47) in function 'maxpool'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (resnet50_0.cpp:324:22) in function 'maxpool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'maxpool' (resnet50_0.cpp:323:43) in function 'maxpool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_0.cpp:120:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_0.cpp:221:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_0.cpp:220:42) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:255:13) in function 'Loop_0_proc'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc92' to 'dataflow_parent_loop.1' (resnet50_0.cpp:191:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1.1' (resnet50_0.cpp:301:27)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_0.cpp:192:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_0.cpp:105:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_0.cpp:70:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_0.cpp:85:4).
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop.1.1' to 'dataflow_parent_loop.2' (resnet50_0.cpp:301:27)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:49 ; elapsed = 00:06:53 . Memory (MB): peak = 2035.504 ; gain = 1093.984 ; free physical = 61154 ; free virtual = 203403
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_0' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.2' to 'dataflow_parent_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 413.5 seconds; current allocated memory: 1.033 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 1.037 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.98 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.91 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.27 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.1 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.86 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.83 seconds; current allocated memory: 1.066 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mp_compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_0.cpp:70) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_0.cpp:85) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.87 seconds; current allocated memory: 1.089 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.47 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.57 seconds; current allocated memory: 1.126 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.55 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.88 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.66 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.12 seconds; current allocated memory: 1.156 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_addr_write_ln164', resnet50_0.cpp:164) of constant 0 on array 'outbuf_V' and 'load' operation ('outbuf_V_load', resnet50_0.cpp:163) on array 'outbuf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.53 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_0.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_0.cpp:204:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_0.cpp:191:32
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_0.cpp:312:42
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file resnet50_0.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 62150 ; free virtual = 204367
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 62150 ; free virtual = 204367
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'conv1_compute' into 'conv1' (resnet50_0.cpp:312).
INFO: [XFORM 203-603] Inlining function 'conv1_store' into 'conv1' (resnet50_0.cpp:313).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1142.613 ; gain = 201.094 ; free physical = 62073 ; free virtual = 204303
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output73' (resnet50_0.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_0.cpp:229) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'resnet50_0' (resnet50_0.cpp:416) automatically.
WARNING: [SYNCHK 200-23] resnet50_0.cpp:415: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1142.613 ; gain = 201.094 ; free physical = 62021 ; free virtual = 204257
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:406) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (resnet50_0.cpp:437) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_0.cpp:222) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_0.cpp:156) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_0.cpp:122) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:65) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_0.cpp:80) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:335) in function 'maxpool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:256) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.3' (resnet50_0.cpp:274) in function 'conv1' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 7 to 56 for loop 'Loop-0-0' (resnet50_0.cpp:123:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop lower bound from 7 to 56 for loop 'Compute' (resnet50_0.cpp:121:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:409) in function 'resnet50_0' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:412) in function 'resnet50_0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_0.cpp:440) in function 'resnet50_0' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_0.cpp:224) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_0.cpp:158) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:127) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_0.cpp:131) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_0.cpp:134) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:137) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_0.cpp:102) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:106) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:67) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:71) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_0.cpp:82) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_0.cpp:86) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:329) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:338) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (resnet50_0.cpp:348) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:250) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:259) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1' (resnet50_0.cpp:260) in function 'conv1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3.1' (resnet50_0.cpp:276) in function 'conv1' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_0.cpp:126) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'inbuf.V'  in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_0.cpp:182) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_0.cpp:183) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp_max.V' (resnet50_0.cpp:326) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_0.cpp:201) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1_weight.V'  in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'c1_bias'  accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c1_bias'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'c1_scale'  accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c1_scale'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'tmpout.V' (resnet50_0.cpp:309) accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'tmpout.V' (resnet50_0.cpp:309) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_0.cpp:191)  of function 'conv_layer'.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (resnet50_0.cpp:255)  to a process function for dataflow in function 'conv1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1' (resnet50_0.cpp:274)  to a process function for dataflow in function 'conv1'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (resnet50_0.cpp:301)  of function 'conv1'.
WARNING: [XFORM 203-713] All the elements of global array 'output.V'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop', detected/extracted 2 process function(s): 
	 'Loop_0_proc'
	 'Loop_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight99'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2304 to 288 for loop 'Convolution' (resnet50_0.cpp:195:1) in function 'dataflow_parent_loop_proc92'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 288) < AVE (= 1153)) for loop 'Convolution' (resnet50_0.cpp:195:1) in function 'dataflow_parent_loop_proc92'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:156:31) to (resnet50_0.cpp:156:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:335:40) to (resnet50_0.cpp:335:35) in function 'maxpool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:129:14) in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:222:34) to (resnet50_0.cpp:222:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:274:32) to (resnet50_0.cpp:274:26) in function 'Loop_1_proc'... converting 321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:256:26) to (resnet50_0.cpp:256:21) in function 'Loop_0_proc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:406:39) to (resnet50_0.cpp:406:34) in function 'resnet50_0'... converting 169 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_0.cpp:116)...1920 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_0_proc' (resnet50_0.cpp:255:22)...192 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:40 ; elapsed = 00:04:43 . Memory (MB): peak = 1763.512 ; gain = 821.992 ; free physical = 61530 ; free virtual = 203776
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_0.cpp:155:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:154:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:436:13) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'mp_compute' (resnet50_0.cpp:334:47) in function 'maxpool'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (resnet50_0.cpp:324:22) in function 'maxpool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'maxpool' (resnet50_0.cpp:323:43) in function 'maxpool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_0.cpp:120:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_0.cpp:221:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_0.cpp:220:42) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:255:13) in function 'Loop_0_proc'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc92' to 'dataflow_parent_loop.1' (resnet50_0.cpp:191:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1.1' (resnet50_0.cpp:301:27)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_0.cpp:192:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_0.cpp:105:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_0.cpp:70:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_0.cpp:85:4).
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop.1.1' to 'dataflow_parent_loop.2' (resnet50_0.cpp:301:27)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:44 ; elapsed = 00:06:48 . Memory (MB): peak = 2035.504 ; gain = 1093.984 ; free physical = 61161 ; free virtual = 203412
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_0' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.2' to 'dataflow_parent_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 408.68 seconds; current allocated memory: 1.033 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 1.037 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.91 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.9 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.22 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.05 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.86 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.74 seconds; current allocated memory: 1.066 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mp_compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.98 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_0.cpp:70) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_0.cpp:85) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.88 seconds; current allocated memory: 1.089 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.24 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.27 seconds; current allocated memory: 1.126 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.42 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.65 seconds; current allocated memory: 1.150 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_0.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_0.cpp:204:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_0.cpp:191:32
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_0.cpp:312:42
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file resnet50_0.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 62133 ; free virtual = 204353
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 62133 ; free virtual = 204353
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'conv1_compute' into 'conv1' (resnet50_0.cpp:312).
INFO: [XFORM 203-603] Inlining function 'conv1_store' into 'conv1' (resnet50_0.cpp:313).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1142.613 ; gain = 201.094 ; free physical = 62062 ; free virtual = 204293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output73' (resnet50_0.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_0.cpp:229) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'resnet50_0' (resnet50_0.cpp:402) automatically.
WARNING: [SYNCHK 200-23] resnet50_0.cpp:401: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1206.090 ; gain = 264.570 ; free physical = 62007 ; free virtual = 204244
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:394) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (resnet50_0.cpp:422) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_0.cpp:222) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_0.cpp:156) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_0.cpp:122) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:65) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_0.cpp:80) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:335) in function 'maxpool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:256) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.3' (resnet50_0.cpp:274) in function 'conv1' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 7 to 56 for loop 'Loop-0-0' (resnet50_0.cpp:123:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop lower bound from 7 to 56 for loop 'Compute' (resnet50_0.cpp:121:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:398) in function 'resnet50_0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_0.cpp:425) in function 'resnet50_0' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_0.cpp:224) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_0.cpp:158) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:127) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_0.cpp:131) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_0.cpp:134) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:137) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_0.cpp:102) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:106) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:67) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:71) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_0.cpp:82) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_0.cpp:86) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:329) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:338) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (resnet50_0.cpp:348) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:250) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:259) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1' (resnet50_0.cpp:260) in function 'conv1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3.1' (resnet50_0.cpp:276) in function 'conv1' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_0.cpp:126) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_0.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_0.cpp:204:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_0.cpp:191:32
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_0.cpp:312:42
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file resnet50_0.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 62132 ; free virtual = 204354
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 62132 ; free virtual = 204354
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'conv1_compute' into 'conv1' (resnet50_0.cpp:312).
INFO: [XFORM 203-603] Inlining function 'conv1_store' into 'conv1' (resnet50_0.cpp:313).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1142.613 ; gain = 201.094 ; free physical = 62060 ; free virtual = 204293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output73' (resnet50_0.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_0.cpp:229) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'resnet50_0' (resnet50_0.cpp:417) automatically.
WARNING: [SYNCHK 200-23] resnet50_0.cpp:416: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1142.613 ; gain = 201.094 ; free physical = 62006 ; free virtual = 204245
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:407) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (resnet50_0.cpp:438) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_0.cpp:222) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_0.cpp:156) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_0.cpp:122) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:65) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_0.cpp:80) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:335) in function 'maxpool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:256) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.3' (resnet50_0.cpp:274) in function 'conv1' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 7 to 56 for loop 'Loop-0-0' (resnet50_0.cpp:123:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop lower bound from 7 to 56 for loop 'Compute' (resnet50_0.cpp:121:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:410) in function 'resnet50_0' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:413) in function 'resnet50_0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_0.cpp:441) in function 'resnet50_0' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_0.cpp:224) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_0.cpp:158) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:127) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_0.cpp:131) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_0.cpp:134) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:137) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_0.cpp:102) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:106) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:67) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:71) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_0.cpp:82) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_0.cpp:86) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:329) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:338) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (resnet50_0.cpp:348) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:250) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:259) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1' (resnet50_0.cpp:260) in function 'conv1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3.1' (resnet50_0.cpp:276) in function 'conv1' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_0.cpp:126) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'inbuf.V'  in dimension 2 with a cyclic factor of 8.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_0.cpp:182) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_0.cpp:183) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'inbuf.V'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp_max.V' (resnet50_0.cpp:326) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_0.cpp:201) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1_weight.V'  in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'c1_bias'  accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c1_bias'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'c1_scale'  accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c1_scale'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'tmpout.V' (resnet50_0.cpp:309) accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'tmpout.V' (resnet50_0.cpp:309) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_0.cpp:191)  of function 'conv_layer'.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (resnet50_0.cpp:255)  to a process function for dataflow in function 'conv1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1' (resnet50_0.cpp:274)  to a process function for dataflow in function 'conv1'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (resnet50_0.cpp:301)  of function 'conv1'.
WARNING: [XFORM 203-713] All the elements of global array 'output.V'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop', detected/extracted 2 process function(s): 
	 'Loop_0_proc'
	 'Loop_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight101'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2304 to 288 for loop 'Convolution' (resnet50_0.cpp:195:1) in function 'dataflow_parent_loop_proc94'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 288) < AVE (= 1153)) for loop 'Convolution' (resnet50_0.cpp:195:1) in function 'dataflow_parent_loop_proc94'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:156:31) to (resnet50_0.cpp:156:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:335:40) to (resnet50_0.cpp:335:35) in function 'maxpool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:129:14) in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:222:34) to (resnet50_0.cpp:222:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:274:32) to (resnet50_0.cpp:274:26) in function 'Loop_1_proc'... converting 321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:256:26) to (resnet50_0.cpp:256:21) in function 'Loop_0_proc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:407:39) to (resnet50_0.cpp:407:34) in function 'resnet50_0'... converting 169 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_0.cpp:116)...1920 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_0_proc' (resnet50_0.cpp:255:22)...192 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:42 ; elapsed = 00:04:45 . Memory (MB): peak = 1763.512 ; gain = 821.992 ; free physical = 61516 ; free virtual = 203765
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_0.cpp:155:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:154:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:437:13) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'mp_compute' (resnet50_0.cpp:334:47) in function 'maxpool'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (resnet50_0.cpp:324:22) in function 'maxpool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'maxpool' (resnet50_0.cpp:323:43) in function 'maxpool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_0.cpp:120:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_0.cpp:221:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_0.cpp:220:42) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:255:13) in function 'Loop_0_proc'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc94' to 'dataflow_parent_loop.1' (resnet50_0.cpp:191:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1.1' (resnet50_0.cpp:301:27)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_0.cpp:192:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inbuf.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_0.cpp:105:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_0.cpp:70:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_0.cpp:85:4).
INFO: [HLS 200-472] Inferring partial write operation for 'inbuf.V' (resnet50_0.cpp:417:88)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop.1.1' to 'dataflow_parent_loop.2' (resnet50_0.cpp:301:27)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:49 ; elapsed = 00:06:54 . Memory (MB): peak = 1971.504 ; gain = 1029.984 ; free physical = 61145 ; free virtual = 203398
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_0' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.2' to 'dataflow_parent_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 413.77 seconds; current allocated memory: 1.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 1.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.13 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.12 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.39 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.16 seconds; current allocated memory: 1.064 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.9 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.78 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mp_compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 1.075 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_0.cpp:70) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_0.cpp:85) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 1.078 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.91 seconds; current allocated memory: 1.095 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.79 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.89 seconds; current allocated memory: 1.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_0.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_0.cpp:204:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_0.cpp:191:32
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_0.cpp:312:42
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file resnet50_0.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 62116 ; free virtual = 204342
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 62116 ; free virtual = 204342
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'conv1_compute' into 'conv1' (resnet50_0.cpp:312).
INFO: [XFORM 203-603] Inlining function 'conv1_store' into 'conv1' (resnet50_0.cpp:313).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1142.613 ; gain = 201.094 ; free physical = 62045 ; free virtual = 204282
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output73' (resnet50_0.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_0.cpp:229) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'resnet50_0' (resnet50_0.cpp:416) automatically.
WARNING: [SYNCHK 200-23] resnet50_0.cpp:415: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1142.613 ; gain = 201.094 ; free physical = 61991 ; free virtual = 204233
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_0.cpp:409) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (resnet50_0.cpp:438) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_0.cpp:222) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_0.cpp:156) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_0.cpp:122) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:65) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_0.cpp:80) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:335) in function 'maxpool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:256) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.3' (resnet50_0.cpp:274) in function 'conv1' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 7 to 56 for loop 'Loop-0-0' (resnet50_0.cpp:123:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop lower bound from 7 to 56 for loop 'Compute' (resnet50_0.cpp:121:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_0.cpp:412) in function 'resnet50_0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_0.cpp:441) in function 'resnet50_0' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_0.cpp:224) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_0.cpp:158) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:127) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_0.cpp:131) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_0.cpp:134) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:137) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_0.cpp:102) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:106) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:67) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:71) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_0.cpp:82) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_0.cpp:86) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:329) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:338) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (resnet50_0.cpp:348) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:250) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:259) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1' (resnet50_0.cpp:260) in function 'conv1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3.1' (resnet50_0.cpp:276) in function 'conv1' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_0.cpp:126) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'inbuf.V'  in dimension 2 with a cyclic factor of 8.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_0.cpp:182) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_0.cpp:183) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'inbuf.V'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp_max.V' (resnet50_0.cpp:326) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_0.cpp:201) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1_weight.V'  in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'c1_bias'  accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c1_bias'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'c1_scale'  accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c1_scale'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'tmpout.V' (resnet50_0.cpp:309) accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'tmpout.V' (resnet50_0.cpp:309) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_0.cpp:191)  of function 'conv_layer'.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (resnet50_0.cpp:255)  to a process function for dataflow in function 'conv1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1' (resnet50_0.cpp:274)  to a process function for dataflow in function 'conv1'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (resnet50_0.cpp:301)  of function 'conv1'.
WARNING: [XFORM 203-713] All the elements of global array 'output.V'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop', detected/extracted 2 process function(s): 
	 'Loop_0_proc'
	 'Loop_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight101'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2304 to 288 for loop 'Convolution' (resnet50_0.cpp:195:1) in function 'dataflow_parent_loop_proc94'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 288) < AVE (= 1153)) for loop 'Convolution' (resnet50_0.cpp:195:1) in function 'dataflow_parent_loop_proc94'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:156:31) to (resnet50_0.cpp:156:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:335:40) to (resnet50_0.cpp:335:35) in function 'maxpool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:129:14) in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:222:34) to (resnet50_0.cpp:222:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:274:32) to (resnet50_0.cpp:274:26) in function 'Loop_1_proc'... converting 321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:256:26) to (resnet50_0.cpp:256:21) in function 'Loop_0_proc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:409:40) to (resnet50_0.cpp:409:33) in function 'resnet50_0'... converting 57 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_0.cpp:116)...1920 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_0_proc' (resnet50_0.cpp:255:22)...192 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:33 ; elapsed = 00:04:36 . Memory (MB): peak = 1763.512 ; gain = 821.992 ; free physical = 61550 ; free virtual = 203806
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_0.cpp:155:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:154:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_0.cpp:408:19) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:407:17) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:437:13) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'mp_compute' (resnet50_0.cpp:334:47) in function 'maxpool'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (resnet50_0.cpp:324:22) in function 'maxpool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'maxpool' (resnet50_0.cpp:323:43) in function 'maxpool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_0.cpp:120:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_0.cpp:221:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_0.cpp:220:42) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:255:13) in function 'Loop_0_proc'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc94' to 'dataflow_parent_loop.1' (resnet50_0.cpp:191:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1.1' (resnet50_0.cpp:301:27)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_0.cpp:192:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_0.cpp:105:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_0.cpp:70:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_0.cpp:85:4).
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop.1.1' to 'dataflow_parent_loop.2' (resnet50_0.cpp:301:27)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:10 ; elapsed = 00:06:13 . Memory (MB): peak = 1971.504 ; gain = 1029.984 ; free physical = 61144 ; free virtual = 203404
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_0' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.2' to 'dataflow_parent_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 373.66 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 1.025 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.96 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.25 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.02 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.42 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.85 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.82 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mp_compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.01 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_0.cpp:70) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_0.cpp:85) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 1.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.84 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.06 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.38 seconds; current allocated memory: 1.115 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.39 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.6 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.63 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.06 seconds; current allocated memory: 1.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_addr_write_ln164', resnet50_0.cpp:164) of constant 0 on array 'outbuf_V' and 'load' operation ('outbuf_V_load', resnet50_0.cpp:163) on array 'outbuf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.53 seconds; current allocated memory: 1.156 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.41 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.71 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.98 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.05 seconds; current allocated memory: 1.188 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.24 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.5 seconds; current allocated memory: 1.200 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.44 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 8.73 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_4s_17ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_6s_16ns_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_6s_17ns_17_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_7s_16ns_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_7s_17ns_17_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_8s_17ns_17_1_1': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_8s_24ns_24_1_1': 63 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_0_proc'.
INFO: [HLS 200-111]  Elapsed time: 6.2 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 31 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 4.08 seconds; current allocated memory: 1.276 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop'.
INFO: [HLS 200-111]  Elapsed time: 6.91 seconds; current allocated memory: 1.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_2'.
INFO: [HLS 200-111]  Elapsed time: 2.69 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111]  Elapsed time: 2.14 seconds; current allocated memory: 1.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool'.
INFO: [HLS 200-111]  Elapsed time: 2.3 seconds; current allocated memory: 1.328 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 1.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight101' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight101'.
INFO: [HLS 200-111]  Elapsed time: 65.24 seconds; current allocated memory: 3.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 35948 from HDL expression: (1'b1 == ap_CS_fsm_state25)
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_13s_3ns_9ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_14s_4ns_5ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_27s_8ns_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_27s_8ns_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_udiv_9ns_2ns_9_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_udiv_9ns_4ns_9_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_udiv_9ns_8ns_9_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_9ns_2ns_3_13_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_9ns_4ns_5_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 15.24 seconds; current allocated memory: 3.559 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 33.2 seconds; current allocated memory: 3.754 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.74 seconds; current allocated memory: 3.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 12378 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_3ns_13s_3ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_15ns_6ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_6ns_15ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 5.63 seconds; current allocated memory: 3.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 13.88 seconds; current allocated memory: 3.881 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 7.18 seconds; current allocated memory: 3.901 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_0' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_191' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fdiv_32ns_32ns_32_8_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_0'.
INFO: [HLS 200-111]  Elapsed time: 13.92 seconds; current allocated memory: 3.941 GB.
INFO: [RTMG 210-279] Implementing memory 'roundf_mask_table1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'roundf_one_half_table2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_10_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_11_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_13_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_14_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_15_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_16_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_17_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_18_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_19_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_20_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_25_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_26_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_27_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_28_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_29_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_30_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_31_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_32_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_33_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_34_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_35_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_36_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_37_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_38_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_42_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_43_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_44_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_45_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_46_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_47_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_48_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_49_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_50_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_51_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_52_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_53_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_54_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_55_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_56_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_57_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_58_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_59_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_60_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_61_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_62_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_63_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_64_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_65_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_66_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_67_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_68_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_69_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_70_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_71_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_72_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_73_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_74_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_75_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_76_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_77_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_78_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_79_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_80_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_81_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_82_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_83_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_84_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_85_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_86_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_87_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_88_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_89_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_90_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_91_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_92_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_93_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_94_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_95_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_96_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_97_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_98_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_99_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_100_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_101_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_102_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_103_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_104_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_105_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_106_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_107_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_108_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_109_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_110_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_111_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_112_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_113_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_114_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_115_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_116_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_117_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_118_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_119_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_120_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_121_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_122_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_123_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_124_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_125_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_126_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_127_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_128_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_129_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_130_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_131_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_132_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_133_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_134_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_135_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_136_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_137_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_138_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_139_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_140_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_141_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_142_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_143_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_144_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_145_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_146_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_147_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_148_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_149_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_150_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_151_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_152_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_153_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_154_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_155_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_156_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_157_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_158_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_159_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_160_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_161_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_162_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_163_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_164_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_165_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_166_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_167_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_168_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_169_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_170_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_171_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_172_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_173_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_174_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_175_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_176_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_177_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_178_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_179_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_180_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_181_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_182_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_183_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_184_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_185_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_186_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_187_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_188_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_189_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_190_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_191_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'row_assign_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'col_assign_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_63_0_loc1_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_62_0_loc2_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_61_0_loc3_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_60_0_loc4_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_59_0_loc5_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_58_0_loc6_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_57_0_loc7_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_56_0_loc8_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_55_0_loc9_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_54_0_loc10_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_53_0_loc11_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_52_0_loc12_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_51_0_loc13_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_50_0_loc14_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_49_0_loc15_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_48_0_loc16_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_47_0_loc17_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_46_0_loc18_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_45_0_loc19_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_44_0_loc20_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_43_0_loc21_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_42_0_loc22_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_41_0_loc23_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_40_0_loc24_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_39_0_loc25_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_38_0_loc26_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_37_0_loc27_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_36_0_loc28_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_35_0_loc29_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_34_0_loc30_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_33_0_loc31_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_32_0_loc32_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_31_0_loc33_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_30_0_loc34_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_29_0_loc35_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_28_0_loc36_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_27_0_loc37_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_26_0_loc38_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_25_0_loc39_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_24_0_loc40_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_23_0_loc41_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_22_0_loc42_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_21_0_loc43_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_20_0_loc44_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_19_0_loc45_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_18_0_loc46_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_17_0_loc47_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_16_0_loc48_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_15_0_loc49_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_14_0_loc50_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_12_0_loc51_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_11_0_loc52_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_10_0_loc53_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_9_0_loc54_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_8_0_loc55_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_7_0_loc56_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_6_0_loc57_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_5_0_loc58_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_4_0_loc59_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_3_0_loc60_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_2_0_loc61_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_1_0_loc62_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_0_0_loc63_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_udiv_9ns_4ns_9_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_udiv_9ns_2ns_9_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_udiv_9ns_8ns_9_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_urem_9ns_4ns_5_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_urem_9ns_2ns_3_13_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w3_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_985_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_986_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_987_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_988_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_989_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_990_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_991_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_992_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_993_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_994_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_995_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_996_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_997_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_998_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_999_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1000_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1001_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1002_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1003_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1004_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1005_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1006_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1007_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1008_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1009_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1010_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1011_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1012_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1013_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1014_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1015_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1016_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1017_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1018_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1019_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1020_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_0.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_0.cpp:204:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_0.cpp:191:32
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_0.cpp:312:42
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file resnet50_0.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 62785 ; free virtual = 204821
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 62785 ; free virtual = 204821
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'conv1_compute' into 'conv1' (resnet50_0.cpp:312).
INFO: [XFORM 203-603] Inlining function 'conv1_store' into 'conv1' (resnet50_0.cpp:313).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1142.613 ; gain = 201.094 ; free physical = 62714 ; free virtual = 204762
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output73' (resnet50_0.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_0.cpp:229) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'resnet50_0' (resnet50_0.cpp:404) automatically.
WARNING: [SYNCHK 200-23] resnet50_0.cpp:403: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1142.613 ; gain = 201.094 ; free physical = 62660 ; free virtual = 204713
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_0.cpp:397) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (resnet50_0.cpp:426) in function 'resnet50_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_0.cpp:222) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_0.cpp:156) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_0.cpp:122) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_0.cpp:65) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_0.cpp:80) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:335) in function 'maxpool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1' (resnet50_0.cpp:256) in function 'conv1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.3' (resnet50_0.cpp:274) in function 'conv1' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 7 to 56 for loop 'Loop-0-0' (resnet50_0.cpp:123:1) in function 'compute'.
WARNING: [XFORM 203-561] Updating loop lower bound from 7 to 56 for loop 'Compute' (resnet50_0.cpp:121:1) in function 'compute'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_0.cpp:400) in function 'resnet50_0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_0.cpp:429) in function 'resnet50_0' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_0.cpp:224) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_0.cpp:158) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:127) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_0.cpp:131) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_0.cpp:134) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:137) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_0.cpp:102) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:106) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_0.cpp:67) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:71) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_0.cpp:82) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_0.cpp:86) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:329) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:338) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (resnet50_0.cpp:348) in function 'maxpool' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_0.cpp:250) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_0.cpp:259) in function 'conv1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1' (resnet50_0.cpp:260) in function 'conv1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3.1' (resnet50_0.cpp:276) in function 'conv1' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_0.cpp:126) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'inbuf.V'  in dimension 2 with a cyclic factor of 8.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_0.cpp:182) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_0.cpp:183) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'inbuf.V'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp_max.V' (resnet50_0.cpp:326) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_0.cpp:201) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1_weight.V'  in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'c1_bias'  accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c1_bias'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'c1_scale'  accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c1_scale'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'tmpout.V' (resnet50_0.cpp:309) accessed through non-constant indices on dimension 1 (resnet50_0.cpp:279:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'tmpout.V' (resnet50_0.cpp:309) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_0.cpp:191)  of function 'conv_layer'.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (resnet50_0.cpp:255)  to a process function for dataflow in function 'conv1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1' (resnet50_0.cpp:274)  to a process function for dataflow in function 'conv1'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (resnet50_0.cpp:301)  of function 'conv1'.
WARNING: [XFORM 203-713] All the elements of global array 'output.V'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop', detected/extracted 2 process function(s): 
	 'Loop_0_proc'
	 'Loop_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight101'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2304 to 288 for loop 'Convolution' (resnet50_0.cpp:195:1) in function 'dataflow_parent_loop_proc94'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 288) < AVE (= 1153)) for loop 'Convolution' (resnet50_0.cpp:195:1) in function 'dataflow_parent_loop_proc94'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:156:31) to (resnet50_0.cpp:156:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:335:40) to (resnet50_0.cpp:335:35) in function 'maxpool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:129:14) in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:222:34) to (resnet50_0.cpp:222:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:274:32) to (resnet50_0.cpp:274:26) in function 'Loop_1_proc'... converting 321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:256:26) to (resnet50_0.cpp:256:21) in function 'Loop_0_proc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_0.cpp:397:40) to (resnet50_0.cpp:397:33) in function 'resnet50_0'... converting 57 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_0.cpp:116)...1920 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_0_proc' (resnet50_0.cpp:255:22)...192 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:30 ; elapsed = 00:04:33 . Memory (MB): peak = 1763.512 ; gain = 821.992 ; free physical = 62168 ; free virtual = 204232
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_0.cpp:155:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:154:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_0.cpp:396:19) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:395:17) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (resnet50_0.cpp:425:13) in function 'resnet50_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'mp_compute' (resnet50_0.cpp:334:47) in function 'maxpool'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (resnet50_0.cpp:324:22) in function 'maxpool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'maxpool' (resnet50_0.cpp:323:43) in function 'maxpool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_0.cpp:120:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_0.cpp:221:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_0.cpp:220:42) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_0.cpp:255:13) in function 'Loop_0_proc'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc94' to 'dataflow_parent_loop.1' (resnet50_0.cpp:191:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1.1' (resnet50_0.cpp:301:27)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_0.cpp:192:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V' (resnet50_0.cpp:116).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_0.cpp:105:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_0.cpp:70:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_0.cpp:85:4).
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop.1.1' to 'dataflow_parent_loop.2' (resnet50_0.cpp:301:27)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:07 ; elapsed = 00:06:11 . Memory (MB): peak = 1971.504 ; gain = 1029.984 ; free physical = 61811 ; free virtual = 203880
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_0' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.2' to 'dataflow_parent_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 370.84 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 1.025 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.88 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.88 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.15 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.88 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.84 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.8 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mp_compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.01 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_0.cpp:70) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_0.cpp:85) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 1.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.87 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.77 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.87 seconds; current allocated memory: 1.115 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.96 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.33 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.59 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.05 seconds; current allocated memory: 1.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_addr_write_ln164', resnet50_0.cpp:164) of constant 0 on array 'outbuf_V' and 'load' operation ('outbuf_V_load', resnet50_0.cpp:163) on array 'outbuf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.54 seconds; current allocated memory: 1.156 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.32 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.62 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.04 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5 seconds; current allocated memory: 1.188 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.14 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.36 seconds; current allocated memory: 1.200 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.56 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 8.79 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_4s_17ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_6s_16ns_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_6s_17ns_17_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_7s_16ns_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_7s_17ns_17_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_8s_17ns_17_1_1': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_9s_8s_24ns_24_1_1': 63 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_0_proc'.
INFO: [HLS 200-111]  Elapsed time: 6.25 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 31 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 4.12 seconds; current allocated memory: 1.276 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop'.
INFO: [HLS 200-111]  Elapsed time: 6.91 seconds; current allocated memory: 1.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_2'.
INFO: [HLS 200-111]  Elapsed time: 2.72 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111]  Elapsed time: 2.15 seconds; current allocated memory: 1.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool'.
INFO: [HLS 200-111]  Elapsed time: 2.24 seconds; current allocated memory: 1.328 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 1.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight101' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight101'.
INFO: [HLS 200-111]  Elapsed time: 65.71 seconds; current allocated memory: 3.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 35948 from HDL expression: (1'b1 == ap_CS_fsm_state25)
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_13s_3ns_9ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_14s_4ns_5ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_27s_8ns_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_27s_8ns_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_udiv_9ns_2ns_9_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_udiv_9ns_4ns_9_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_udiv_9ns_8ns_9_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_9ns_2ns_3_13_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_urem_9ns_4ns_5_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 15.17 seconds; current allocated memory: 3.559 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 33.43 seconds; current allocated memory: 3.753 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.6 seconds; current allocated memory: 3.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 12378 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mac_muladd_3ns_13s_3ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_15ns_6ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_mul_mul_6ns_15ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 5.41 seconds; current allocated memory: 3.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 13.69 seconds; current allocated memory: 3.881 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 7.19 seconds; current allocated memory: 3.901 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_0/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_0' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'c1_weight_V_191' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'resnet50_0_fdiv_32ns_32ns_32_8_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_0'.
INFO: [HLS 200-111]  Elapsed time: 13.66 seconds; current allocated memory: 3.941 GB.
INFO: [RTMG 210-279] Implementing memory 'roundf_mask_table1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'roundf_one_half_table2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_10_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_11_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_13_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_14_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_15_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_16_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_17_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_18_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_19_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_20_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_25_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_26_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_27_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_28_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_29_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_30_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_31_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_32_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_33_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_34_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_35_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_36_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_37_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_38_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_42_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_43_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_44_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_45_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_46_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_47_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_48_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_49_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_50_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_51_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_52_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_53_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_54_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_55_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_56_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_57_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_58_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_59_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_60_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_61_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_62_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_63_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_64_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_65_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_66_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_67_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_68_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_69_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_70_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_71_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_72_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_73_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_74_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_75_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_76_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_77_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_78_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_79_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_80_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_81_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_82_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_83_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_84_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_85_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_86_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_87_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_88_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_89_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_90_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_91_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_92_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_93_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_94_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_95_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_96_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_97_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_98_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_99_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_100_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_101_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_102_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_103_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_104_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_105_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_106_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_107_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_108_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_109_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_110_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_111_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_112_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_113_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_114_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_115_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_116_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_117_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_118_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_119_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_120_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_121_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_122_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_123_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_124_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_125_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_126_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_127_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_128_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_129_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_130_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_131_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_132_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_133_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_134_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_135_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_136_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_137_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_138_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_139_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_140_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_141_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_142_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_143_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_144_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_145_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_146_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_147_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_148_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_149_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_150_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_151_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_152_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_153_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_154_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_155_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_156_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_157_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_158_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_159_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_160_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_161_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_162_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_163_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_164_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_165_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_166_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_167_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_168_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_169_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_170_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_171_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_172_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_173_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_174_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_175_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_176_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_177_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_178_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_179_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_180_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_181_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_182_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_183_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_184_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_185_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_186_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_187_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_188_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_189_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_190_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_0_proc_c1_weight_V_191_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'row_assign_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'col_assign_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_63_0_loc1_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_62_0_loc2_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_61_0_loc3_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_60_0_loc4_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_59_0_loc5_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_58_0_loc6_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_57_0_loc7_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_56_0_loc8_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_55_0_loc9_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_54_0_loc10_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_53_0_loc11_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_52_0_loc12_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_51_0_loc13_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_50_0_loc14_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_49_0_loc15_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_48_0_loc16_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_47_0_loc17_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_46_0_loc18_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_45_0_loc19_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_44_0_loc20_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_43_0_loc21_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_42_0_loc22_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_41_0_loc23_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_40_0_loc24_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_39_0_loc25_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_38_0_loc26_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_37_0_loc27_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_36_0_loc28_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_35_0_loc29_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_34_0_loc30_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_33_0_loc31_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_32_0_loc32_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_31_0_loc33_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_30_0_loc34_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_29_0_loc35_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_28_0_loc36_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_27_0_loc37_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_26_0_loc38_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_25_0_loc39_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_24_0_loc40_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_23_0_loc41_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_22_0_loc42_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_21_0_loc43_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_20_0_loc44_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_19_0_loc45_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_18_0_loc46_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_17_0_loc47_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_16_0_loc48_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_15_0_loc49_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_14_0_loc50_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_12_0_loc51_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_11_0_loc52_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_10_0_loc53_s_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_9_0_loc54_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_8_0_loc55_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_7_0_loc56_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_6_0_loc57_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_5_0_loc58_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_4_0_loc59_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_3_0_loc60_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_2_0_loc61_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_1_0_loc62_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmpout_V_0_0_loc63_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_udiv_9ns_4ns_9_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_udiv_9ns_2ns_9_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_udiv_9ns_8ns_9_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_urem_9ns_4ns_5_13_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_0_urem_9ns_2ns_3_13_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w3_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_985_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_986_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_987_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_988_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_989_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_990_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_991_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_992_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_993_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_994_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_995_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_996_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_997_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_998_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_999_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1000_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1001_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1002_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1003_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1004_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1005_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1006_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1007_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1008_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1009_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1010_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1011_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1012_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1013_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1014_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1015_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1016_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1017_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1018_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1019_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1020_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
