
---------- Begin Simulation Statistics ----------
final_tick                               1385765902500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60557                       # Simulator instruction rate (inst/s)
host_mem_usage                                4561948                       # Number of bytes of host memory used
host_op_rate                                   114649                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21467.22                       # Real time elapsed on the host
host_tick_rate                                8142274                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000003                       # Number of instructions simulated
sim_ops                                    2461197226                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.174792                       # Number of seconds simulated
sim_ticks                                174791995000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        79079                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        158295                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect         2737                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     19350721                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    149555512                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     24023857                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     94299376                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     70275519                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     174308235                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       7748125                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted     14882072                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       369585935                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      249833134                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     19350730                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         57605408                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     30107925                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls           15                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    534429701                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    472981244                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    264157150                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.790530                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.712636                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    144534868     54.72%     54.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     34614991     13.10%     67.82% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     14464554      5.48%     73.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     17642777      6.68%     79.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8966767      3.39%     83.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      6283897      2.38%     85.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      4430736      1.68%     87.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3110635      1.18%     88.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     30107925     11.40%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    264157150                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts              319                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      2438809                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       471467942                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            60308268                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      1447327      0.31%      0.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    385528061     81.51%     81.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        51407      0.01%     81.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      1085156      0.23%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd           18      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           24      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt           52      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          138      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            2      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     60308233     12.75%     94.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     24560788      5.19%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead           35      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            3      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    472981244                       # Class of committed instruction
system.switch_cpus_1.commit.refs             84869059                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           472981244                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.398336                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.398336                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     76321007                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1302586797                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       73883030                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       163624283                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     19380846                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     16004447                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          94973154                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              320290                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          33501770                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              112061                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         174308235                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        79526064                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           235045403                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      4653574                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           90                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            758965317                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           84                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      38761692                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.498616                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     94787181                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     31771982                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.171053                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    349213619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     4.123194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.659806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      134689048     38.57%     38.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        7110035      2.04%     40.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       11133558      3.19%     43.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        8255607      2.36%     46.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        9387565      2.69%     48.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       14825963      4.25%     53.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       15106007      4.33%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        6231176      1.78%     59.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      142474660     40.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    349213619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads             779                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes            382                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                370371                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     27161059                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       82906636                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.243531                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          128476302                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         33501639                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      65726065                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    126214020                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           25                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       331992                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     52693598                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1007405785                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     94974663                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     49403476                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    784302461                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         6705                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       139029                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     19380846                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       148644                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked          491                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      3753143                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       214509                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        46238                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        16669                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     65905740                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     28132806                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        46238                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     25928428                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1232631                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       816642995                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           767038565                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.707455                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       577738195                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.194147                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            773908223                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      913744341                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     649159128                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.715136                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.715136                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass     11809674      1.42%      1.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    678074971     81.33%     82.75% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       159284      0.02%     82.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      1131586      0.14%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd           20      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu           28      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt           92      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc          190      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            6      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    104870415     12.58%     95.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     37659508      4.52%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead          117      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite           46      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    833705937                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses           575                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads         1147                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses          507                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes          915                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          28091066                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.033694                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      25728629     91.59%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     91.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1808678      6.44%     98.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       553751      1.97%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            8      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    849986754                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   2058134751                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    767038058                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1541869367                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1007405740                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       833705937                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded           45                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    534424511                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     13419339                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    705958236                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    349213619                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.387381                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.728329                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    164607105     47.14%     47.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     22008650      6.30%     53.44% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     19922307      5.70%     59.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     18428526      5.28%     64.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     23883519      6.84%     71.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     28274658      8.10%     79.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     37682885     10.79%     90.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     21685333      6.21%     96.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     12720636      3.64%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    349213619                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.384852                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          79526079                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  56                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      4693420                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      3465095                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    126214020                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     52693598                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     343039021                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           24                       # number of misc regfile writes
system.switch_cpus_1.numCycles              349583990                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      76108010                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    567657143                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents       370810                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       86402311                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents       399919                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       603630                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2766916649                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1204567985                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1397828318                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       164397075                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents       191567                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     19380846                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles      2924995                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      830171127                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups          923                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1563603490                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles          377                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts           15                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        13998377                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           15                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1241460170                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2101947481                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 52172                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       807998                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1383                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1524917                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1383                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests       281284                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         6214                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests       507616                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           6214                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              74536                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        62028                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16945                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              106                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4680                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4680                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         74536                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       237511                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       237511                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 237511                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      9039616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      9039616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9039616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             79322                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   79322    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               79322                       # Request fanout histogram
system.membus.reqLayer2.occupancy           424587500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          434342500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1385765902500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1385765902500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1385765902500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1385765902500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1385765902500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1385765902500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1385765902500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            575728                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       295138                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       265700                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          225476                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           91079                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          91079                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           141191                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          141191                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        575728                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       797100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1535815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2332915                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     34009600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     43745984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               77755584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           69395                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4020864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           877393                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001576                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039671                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 876010     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1383      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             877393                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1260470500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         722536662                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         398618363                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1385765902500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       265311                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       225276                       # number of demand (read+write) hits
system.l2.demand_hits::total                   490587                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       265311                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       225276                       # number of overall hits
system.l2.overall_hits::total                  490587                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          389                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       225943                       # number of demand (read+write) misses
system.l2.demand_misses::total                 226332                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          389                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       225943                       # number of overall misses
system.l2.overall_misses::total                226332                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     41611000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  12791571500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12833182500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     41611000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  12791571500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12833182500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       265700                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data       451219                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               716919                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       265700                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data       451219                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              716919                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.001464                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.500739                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.315701                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.001464                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.500739                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.315701                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 106969.151671                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 56614.152685                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 56700.698531                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 106969.151671                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 56614.152685                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 56700.698531                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               62826                       # number of writebacks
system.l2.writebacks::total                     62826                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          389                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       225943                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            226332                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          389                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       225943                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           226332                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     37721000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  10532141500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10569862500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     37721000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  10532141500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10569862500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.001464                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.500739                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.315701                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.001464                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.500739                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.315701                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 96969.151671                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 46614.152685                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46700.698531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 96969.151671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 46614.152685                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46700.698531                       # average overall mshr miss latency
system.l2.replacements                          63181                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       232312                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           232312                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       232312                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       232312                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       265700                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           265700                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       265700                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       265700                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       163239                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        163239                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        36215                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                36215                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data        54864                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              54864                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data        91079                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            91079                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.602378                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.602378                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data        54864                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         54864                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data    907479500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    907479500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.602378                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.602378                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16540.527486                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16540.527486                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       133377                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                133377                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data         7814                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7814                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data    566938000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     566938000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       141191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            141191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.055343                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.055343                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 72554.133606                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72554.133606                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data         7814                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7814                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data    488798000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    488798000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.055343                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.055343                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 62554.133606                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62554.133606                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       265311                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        91899                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             357210                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          389                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data       218129                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           218518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     41611000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  12224633500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12266244500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       265700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       310028                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         575728                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.001464                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.703578                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.379551                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 106969.151671                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 56043.137318                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 56133.794470                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          389                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data       218129                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       218518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     37721000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  10043343500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10081064500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.001464                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.703578                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.379551                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 96969.151671                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 46043.137318                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 46133.794470                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1385765902500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3898.972144                       # Cycle average of tags in use
system.l2.tags.total_refs                     1107182                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    501950                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.205762                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3898.972144                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.951897                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.951897                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3866                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          421                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2639                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          688                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.943848                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12697348                       # Number of tag accesses
system.l2.tags.data_accesses                 12697348                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1385765902500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst           17                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data       147099                       # number of demand (read+write) hits
system.l3.demand_hits::total                   147116                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst           17                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data       147099                       # number of overall hits
system.l3.overall_hits::total                  147116                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          372                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data        78844                       # number of demand (read+write) misses
system.l3.demand_misses::total                  79216                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          372                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data        78844                       # number of overall misses
system.l3.overall_misses::total                 79216                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     35158500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   7331081500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       7366240000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     35158500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   7331081500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      7366240000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          389                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data       225943                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               226332                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          389                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data       225943                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              226332                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.956298                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.348955                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.349999                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.956298                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.348955                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.349999                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 94512.096774                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 92982.110243                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 92989.295092                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 94512.096774                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 92982.110243                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 92989.295092                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               62028                       # number of writebacks
system.l3.writebacks::total                     62028                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          372                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data        78844                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             79216                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          372                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data        78844                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            79216                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     30694500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   6384953500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   6415648000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     30694500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   6384953500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   6415648000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.956298                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.348955                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.349999                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.956298                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.348955                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.349999                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 82512.096774                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 80982.110243                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 80989.295092                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 82512.096774                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 80982.110243                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 80989.295092                       # average overall mshr miss latency
system.l3.replacements                          83941                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks        62826                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            62826                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks        62826                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        62826                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         1246                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          1246                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data        54758                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                54758                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data          106                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                106                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data        54864                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total            54864                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.001932                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.001932                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data          106                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total           106                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      2017000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total      2017000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.001932                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.001932                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 19028.301887                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 19028.301887                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data         3134                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                  3134                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data         4680                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                4680                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data    402700000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     402700000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data         7814                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              7814                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.598925                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.598925                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 86047.008547                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 86047.008547                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data         4680                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           4680                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data    346540000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    346540000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.598925                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.598925                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 74047.008547                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 74047.008547                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst           17                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       143965                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             143982                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          372                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data        74164                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total            74536                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     35158500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data   6928381500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total   6963540000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          389                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data       218129                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total         218518                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.956298                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.340001                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.341098                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 94512.096774                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 93419.738687                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 93425.190512                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          372                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data        74164                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total        74536                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     30694500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   6038413500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total   6069108000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.956298                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.340001                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.341098                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 82512.096774                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 81419.738687                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 81425.190512                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1385765902500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     1318216                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    116709                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     11.294896                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     419.189855                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         1.941691                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      3543.493505                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst     0.352752                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  5127.676631                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    21.553825                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 23653.791741                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.012793                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000059                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.108139                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.000011                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.156484                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000658                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.721856                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          801                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         5386                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        26498                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   8205797                       # Number of tag accesses
system.l3.tags.data_accesses                  8205797                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1385765902500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            218518                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       124854                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          185507                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq           54864                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp          54864                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             7814                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            7814                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq        218518                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       788812                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     18506112                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           83941                       # Total snoops (count)
system.tol3bus.snoopTraffic                   3969792                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           365137                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.017018                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.129339                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 358923     98.30%     98.30% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   6214      1.70%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             365137                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          316634000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         366930000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1385765902500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        23808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      5046016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5069824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        23808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3969792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3969792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data        78844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               79216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        62028                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              62028                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       136208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     28868690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              29004898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       136208                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           136208                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22711521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22711521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22711521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       136208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     28868690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             51716419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     62028.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples     78837.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001772776500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3508                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3508                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              262918                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              58560                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       79216                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      62028                       # Number of write requests accepted
system.mem_ctrls.readBursts                     79216                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    62028                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4065                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1658378000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  396045000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3143546750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20936.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39686.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3132                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     200                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  3.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 79216                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                62028                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   66830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       137880                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     65.546620                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.046362                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    11.182659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127       134731     97.72%     97.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191         3076      2.23%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           33      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           17      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            7      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            3      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            4      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-639            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-703            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-895            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       137880                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3508                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.578962                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.328578                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.402272                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13             2      0.06%      0.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15            21      0.60%      0.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17           147      4.19%      4.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19           475     13.54%     18.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21           742     21.15%     39.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23           871     24.83%     64.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25           605     17.25%     81.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27           375     10.69%     92.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29           161      4.59%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31            67      1.91%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33            30      0.86%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35             7      0.20%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-37             3      0.09%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-41             1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-45             1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3508                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.677024                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.650953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.944884                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              761     21.69%     21.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               16      0.46%     22.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2339     66.68%     88.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              381     10.86%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.29%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3508                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5069376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3968704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5069824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3969792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        29.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        22.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     29.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     22.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  174802312000                       # Total gap between requests
system.mem_ctrls.avgGap                    1237591.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        23808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      5045568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3968704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 136207.610651734925                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 28866127.421910826117                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 22705296.086356814951                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          372                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data        78844                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        62028                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     15353000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   3128193750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4131884444000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     41271.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     39675.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  66613214.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     2.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            493174080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            262116855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           283393740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          161851320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13797438720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      40150428930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      33309238560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        88457642205                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        506.073760                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  86173683500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5836480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  82781831500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            491346240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            261137745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           282158520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          161846100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13797438720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      39806560470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      33598812000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        88399299795                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.739979                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  86927920750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5836480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  82027594250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1385765902500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1352580156                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     67386350                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     79216376                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1499182882                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1352580156                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     67386350                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     79216376                       # number of overall hits
system.cpu.icache.overall_hits::total      1499182882                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       285059                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        13320                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       309688                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         608067                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       285059                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        13320                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       309688                       # number of overall misses
system.cpu.icache.overall_misses::total        608067                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    174684000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   3748297499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3922981499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    174684000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   3748297499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3922981499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1352865215                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     67399670                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     79526064                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1499790949                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1352865215                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     67399670                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     79526064                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1499790949                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000211                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000198                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.003894                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000405                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000211                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000198                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.003894                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000405                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13114.414414                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12103.463806                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6451.561257                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13114.414414                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12103.463806                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6451.561257                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          699                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    58.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       563567                       # number of writebacks
system.cpu.icache.writebacks::total            563567                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        43988                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        43988                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        43988                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        43988                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        13320                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       265700                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       279020                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        13320                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       265700                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       279020                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    161364000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   3230923500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3392287500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    161364000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   3230923500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3392287500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000198                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.003341                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000186                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000198                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.003341                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000186                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12114.414414                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12160.043282                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12157.865028                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12114.414414                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12160.043282                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12157.865028                       # average overall mshr miss latency
system.cpu.icache.replacements                 563567                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1352580156                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     67386350                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     79216376                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1499182882                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       285059                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        13320                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       309688                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        608067                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    174684000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   3748297499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3922981499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1352865215                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     67399670                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     79526064                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1499790949                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000211                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000198                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.003894                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000405                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13114.414414                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12103.463806                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6451.561257                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        43988                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        43988                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        13320                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       265700                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       279020                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    161364000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   3230923500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3392287500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.003341                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000186                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12114.414414                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12160.043282                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12157.865028                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1385765902500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.375371                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1499746961                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            564079                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2658.753403                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   462.194503                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     4.440824                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    44.740044                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.902724                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.008673                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.087383                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998780                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          334                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5999727875                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5999727875                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1385765902500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1385765902500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1385765902500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1385765902500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1385765902500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1385765902500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1385765902500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    373039426                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     16423151                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    114901964                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        504364541                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    373039426                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     16423151                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    114901964                       # number of overall hits
system.cpu.dcache.overall_hits::total       504364541                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10030093                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        95726                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data       705366                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10831185                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10030093                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        95726                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data       705366                       # number of overall misses
system.cpu.dcache.overall_misses::total      10831185                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   3439801000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  22225375999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  25665176999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   3439801000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  22225375999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  25665176999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    383069519                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     16518877                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    115607330                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    515195726                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    383069519                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     16518877                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    115607330                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    515195726                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.026183                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005795                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.006101                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021023                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.026183                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005795                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.006101                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021023                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 35933.821532                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 31508.998164                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  2369.563164                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 35933.821532                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 31508.998164                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  2369.563164                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         9890                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          189                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               837                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.816010                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          189                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      9403507                       # number of writebacks
system.cpu.dcache.writebacks::total           9403507                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       165121                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       165121                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       165121                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       165121                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        95726                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data       540245                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       635971                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        95726                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data       540245                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       635971                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   3344075000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  17657723999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21001798999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   3344075000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  17657723999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21001798999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005795                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.004673                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001234                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005795                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.004673                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001234                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 34933.821532                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 32684.659736                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33023.202314                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 34933.821532                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 32684.659736                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33023.202314                       # average overall mshr miss latency
system.cpu.dcache.replacements               10246362                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    226395386                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11964001                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     90573445                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       328932832                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       905512                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        48838                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data       473096                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1427446                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   2538655000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  18002173500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20540828500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    227300898                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12012839                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     91046541                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    330360278                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003984                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.004065                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.005196                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004321                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 51981.141734                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 38051.840430                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14389.916326                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       162892                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       162892                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        48838                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       310204                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       359042                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2489817000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  13669145500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16158962500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.004065                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.003407                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001087                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 50981.141734                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 44065.020116                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45005.772305                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    146644040                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4459150                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     24328519                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      175431709                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      9124581                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        46888                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       232270                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      9403739                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    901146000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   4223202499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5124348499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    155768621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4506038                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     24560789                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    184835448                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.058578                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.010406                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.009457                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.050876                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 19219.117898                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 18182.298614                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total   544.926704                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         2229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        46888                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       230041                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       276929                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    854258000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   3988578499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4842836499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.010406                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.009366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001498                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 18219.117898                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 17338.554862                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17487.646650                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1385765902500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995733                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           515033134                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10246874                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.262464                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   419.291946                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    30.384105                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    62.319682                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.818930                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.059344                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.121718                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2071029778                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2071029778                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1385765902500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1123541832500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 262224070000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
