version 3
C:/practica1/practica1/PracCompu.vf
PracCompu
VERILOG
VERILOG
simulatzion.xwv
Comb
50000000
50000000
10000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
SAND_DIFF
SINV_DIFF
SNAND_DIFF
SNOR_DIFF
SOR_DIFF
SXNOR_DIFF
SXOR_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
SIGNAL_ORDER_END
-X-X-X-

