#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1bcd8b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1bd04b0 .scope module, "tb" "tb" 3 62;
 .timescale -12 -12;
L_0x1bc8e80 .functor NOT 1, L_0x1c0d1c0, C4<0>, C4<0>, C4<0>;
L_0x1c0caf0 .functor XOR 1, L_0x1c0ce00, L_0x1c0cec0, C4<0>, C4<0>;
L_0x1c0d0b0 .functor XOR 1, L_0x1c0caf0, L_0x1c0cfe0, C4<0>, C4<0>;
v0x1c0b440_0 .net *"_ivl_10", 0 0, L_0x1c0cfe0;  1 drivers
v0x1c0b540_0 .net *"_ivl_12", 0 0, L_0x1c0d0b0;  1 drivers
v0x1c0b620_0 .net *"_ivl_2", 0 0, L_0x1c0cd40;  1 drivers
v0x1c0b6e0_0 .net *"_ivl_4", 0 0, L_0x1c0ce00;  1 drivers
v0x1c0b7c0_0 .net *"_ivl_6", 0 0, L_0x1c0cec0;  1 drivers
v0x1c0b8f0_0 .net *"_ivl_8", 0 0, L_0x1c0caf0;  1 drivers
v0x1c0b9d0_0 .var "clk", 0 0;
v0x1c0ba70_0 .var/2u "stats1", 159 0;
v0x1c0bb50_0 .var/2u "strobe", 0 0;
v0x1c0bc10_0 .net "tb_match", 0 0, L_0x1c0d1c0;  1 drivers
v0x1c0bcd0_0 .net "tb_mismatch", 0 0, L_0x1bc8e80;  1 drivers
v0x1c0bd90_0 .net "wavedrom_enable", 0 0, v0x1bc9570_0;  1 drivers
v0x1c0be30_0 .net "wavedrom_title", 511 0, v0x1c08d60_0;  1 drivers
v0x1c0bed0_0 .net "x", 0 0, v0x1c08e20_0;  1 drivers
v0x1c0bf70_0 .net "z_dut", 0 0, L_0x1c0cc00;  1 drivers
v0x1c0c040_0 .net "z_ref", 0 0, L_0x1c0c170;  1 drivers
L_0x1c0cd40 .concat [ 1 0 0 0], L_0x1c0c170;
L_0x1c0ce00 .concat [ 1 0 0 0], L_0x1c0c170;
L_0x1c0cec0 .concat [ 1 0 0 0], L_0x1c0cc00;
L_0x1c0cfe0 .concat [ 1 0 0 0], L_0x1c0c170;
L_0x1c0d1c0 .cmp/eeq 1, L_0x1c0cd40, L_0x1c0d0b0;
S_0x1bcf8e0 .scope module, "good1" "reference_module" 3 101, 3 4 0, S_0x1bd04b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
v0x1bc83d0_0 .net "clk", 0 0, v0x1c0b9d0_0;  1 drivers
v0x1bc86c0_0 .var "s", 2 0;
v0x1bc89b0_0 .net "x", 0 0, v0x1c08e20_0;  alias, 1 drivers
v0x1bc8ca0_0 .net "z", 0 0, L_0x1c0c170;  alias, 1 drivers
E_0x1bd6c60 .event posedge, v0x1bc83d0_0;
L_0x1c0c170 .reduce/nor v0x1bc86c0_0;
S_0x1c08730 .scope module, "stim1" "stimulus_gen" 3 97, 3 21 0, S_0x1bd04b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x1bc9280_0 .net "clk", 0 0, v0x1c0b9d0_0;  alias, 1 drivers
v0x1bc9570_0 .var "wavedrom_enable", 0 0;
v0x1c08d60_0 .var "wavedrom_title", 511 0;
v0x1c08e20_0 .var "x", 0 0;
E_0x1bd6ef0/0 .event negedge, v0x1bc83d0_0;
E_0x1bd6ef0/1 .event posedge, v0x1bc83d0_0;
E_0x1bd6ef0 .event/or E_0x1bd6ef0/0, E_0x1bd6ef0/1;
E_0x1bd71c0 .event negedge, v0x1bc83d0_0;
S_0x1c08900 .scope task, "wavedrom_start" "wavedrom_start" 3 33, 3 33 0, S_0x1c08730;
 .timescale -12 -12;
v0x1bc8f90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c08b60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 36, 3 36 0, S_0x1c08730;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c08f50 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1bd04b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
RS_0x7ff9d3cff2b8 .resolv tri, v0x1c095c0_0, L_0x1bc9170;
L_0x1bc9170 .functor XOR 1, v0x1c08e20_0, RS_0x7ff9d3cff2b8, C4<0>, C4<0>;
RS_0x7ff9d3cff3d8 .resolv tri, v0x1c09bb0_0, L_0x1bc9460;
L_0x1bc9460 .functor XOR 1, v0x1c08e20_0, RS_0x7ff9d3cff3d8, C4<0>, C4<0>;
RS_0x7ff9d3cff4f8 .resolv tri, v0x1c0a270_0, L_0x1bdf140;
L_0x1bdf140 .functor XOR 1, v0x1c08e20_0, RS_0x7ff9d3cff4f8, C4<0>, C4<0>;
L_0x1be7fb0 .functor NOT 1, RS_0x7ff9d3cff3d8, C4<0>, C4<0>, C4<0>;
L_0x1c0c4c0 .functor NOT 1, RS_0x7ff9d3cff4f8, C4<0>, C4<0>, C4<0>;
L_0x1c0c530 .functor AND 1, v0x1c08e20_0, v0x1c09690_0, C4<1>, C4<1>;
RS_0x7ff9d3cff408 .resolv tri, v0x1c09cb0_0, L_0x1be7fb0;
L_0x1c0c600 .functor AND 1, v0x1c08e20_0, RS_0x7ff9d3cff408, C4<1>, C4<1>;
RS_0x7ff9d3cff528 .resolv tri, v0x1c0a370_0, L_0x1c0c4c0;
L_0x1c0c780 .functor AND 1, v0x1c08e20_0, RS_0x7ff9d3cff528, C4<1>, C4<1>;
L_0x1c0c840 .functor OR 1, v0x1c08e20_0, RS_0x7ff9d3cff2b8, C4<0>, C4<0>;
L_0x1c0c8b0 .functor OR 1, v0x1c08e20_0, RS_0x7ff9d3cff3d8, C4<0>, C4<0>;
L_0x1c0c9b0 .functor OR 1, v0x1c08e20_0, RS_0x7ff9d3cff4f8, C4<0>, C4<0>;
L_0x1c0ca50 .functor XOR 1, RS_0x7ff9d3cff2b8, RS_0x7ff9d3cff3d8, C4<0>, C4<0>;
L_0x1c0cb60 .functor XOR 1, L_0x1c0ca50, RS_0x7ff9d3cff4f8, C4<0>, C4<0>;
L_0x1c0cc00 .functor NOT 1, L_0x1c0cb60, C4<0>, C4<0>, C4<0>;
v0x1c0a4a0_0 .net *"_ivl_22", 0 0, L_0x1c0ca50;  1 drivers
v0x1c0a5a0_0 .net *"_ivl_24", 0 0, L_0x1c0cb60;  1 drivers
v0x1c0a680_0 .net "and1", 0 0, L_0x1c0c530;  1 drivers
v0x1c0a720_0 .net "and2", 0 0, L_0x1c0c600;  1 drivers
v0x1c0a7e0_0 .net "and3", 0 0, L_0x1c0c780;  1 drivers
v0x1c0a8a0_0 .net "clk", 0 0, v0x1c0b9d0_0;  alias, 1 drivers
v0x1c0a940_0 .net "or1", 0 0, L_0x1c0c840;  1 drivers
v0x1c0aa00_0 .net "or2", 0 0, L_0x1c0c8b0;  1 drivers
v0x1c0aac0_0 .net "or3", 0 0, L_0x1c0c9b0;  1 drivers
v0x1c0ac10_0 .net8 "q1", 0 0, RS_0x7ff9d3cff2b8;  2 drivers
v0x1c0acb0_0 .net "q1_n", 0 0, v0x1c09690_0;  1 drivers
v0x1c0ad50_0 .net8 "q2", 0 0, RS_0x7ff9d3cff3d8;  2 drivers
v0x1c0ae40_0 .net8 "q2_n", 0 0, RS_0x7ff9d3cff408;  2 drivers
v0x1c0aee0_0 .net8 "q3", 0 0, RS_0x7ff9d3cff4f8;  2 drivers
v0x1c0afd0_0 .net8 "q3_n", 0 0, RS_0x7ff9d3cff528;  2 drivers
v0x1c0b070_0 .net "x", 0 0, v0x1c08e20_0;  alias, 1 drivers
v0x1c0b160_0 .net "z", 0 0, L_0x1c0cc00;  alias, 1 drivers
S_0x1c09130 .scope module, "d1" "dff" 4 11, 4 36 0, S_0x1c08f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "q_n";
v0x1c093f0_0 .net "clk", 0 0, v0x1c0b9d0_0;  alias, 1 drivers
v0x1c09500_0 .net8 "d", 0 0, RS_0x7ff9d3cff2b8;  alias, 2 drivers
v0x1c095c0_0 .var "q", 0 0;
v0x1c09690_0 .var "q_n", 0 0;
S_0x1c097c0 .scope module, "d2" "dff" 4 12, 4 36 0, S_0x1c08f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "q_n";
v0x1c09a50_0 .net "clk", 0 0, v0x1c0b9d0_0;  alias, 1 drivers
v0x1c09af0_0 .net8 "d", 0 0, RS_0x7ff9d3cff3d8;  alias, 2 drivers
v0x1c09bb0_0 .var "q", 0 0;
v0x1c09cb0_0 .var "q_n", 0 0;
S_0x1c09de0 .scope module, "d3" "dff" 4 13, 4 36 0, S_0x1c08f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "q_n";
v0x1c0a080_0 .net "clk", 0 0, v0x1c0b9d0_0;  alias, 1 drivers
v0x1c0a1b0_0 .net8 "d", 0 0, RS_0x7ff9d3cff4f8;  alias, 2 drivers
v0x1c0a270_0 .var "q", 0 0;
v0x1c0a370_0 .var "q_n", 0 0;
S_0x1c0b240 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1bd04b0;
 .timescale -12 -12;
E_0x1bbe9f0 .event anyedge, v0x1c0bb50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c0bb50_0;
    %nor/r;
    %assign/vec4 v0x1c0bb50_0, 0;
    %wait E_0x1bbe9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c08730;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c08e20_0, 0;
    %wait E_0x1bd71c0;
    %wait E_0x1bd6c60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c08e20_0, 0;
    %wait E_0x1bd6c60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c08e20_0, 0;
    %wait E_0x1bd6c60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c08e20_0, 0;
    %wait E_0x1bd6c60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c08e20_0, 0;
    %wait E_0x1bd6c60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c08e20_0, 0;
    %wait E_0x1bd6c60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c08e20_0, 0;
    %wait E_0x1bd6c60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c08e20_0, 0;
    %wait E_0x1bd6c60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c08e20_0, 0;
    %wait E_0x1bd71c0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c08b60;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bd6ef0;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1c08e20_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 57 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1bcf8e0;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1bc86c0_0, 0, 3;
    %end;
    .thread T_4, $init;
    .scope S_0x1bcf8e0;
T_5 ;
    %wait E_0x1bd6c60;
    %load/vec4 v0x1bc86c0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1bc89b0_0;
    %xor;
    %load/vec4 v0x1bc86c0_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x1bc89b0_0;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1bc86c0_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0x1bc89b0_0;
    %or;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1bc86c0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1c09130;
T_6 ;
    %wait E_0x1bd6c60;
    %load/vec4 v0x1c09500_0;
    %assign/vec4 v0x1c095c0_0, 0;
    %load/vec4 v0x1c09500_0;
    %inv;
    %assign/vec4 v0x1c09690_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1c097c0;
T_7 ;
    %wait E_0x1bd6c60;
    %load/vec4 v0x1c09af0_0;
    %assign/vec4 v0x1c09bb0_0, 0;
    %load/vec4 v0x1c09af0_0;
    %inv;
    %assign/vec4 v0x1c09cb0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1c09de0;
T_8 ;
    %wait E_0x1bd6c60;
    %load/vec4 v0x1c0a1b0_0;
    %assign/vec4 v0x1c0a270_0, 0;
    %load/vec4 v0x1c0a1b0_0;
    %inv;
    %assign/vec4 v0x1c0a370_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1bd04b0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c0b9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c0bb50_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x1bd04b0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c0b9d0_0;
    %inv;
    %store/vec4 v0x1c0b9d0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x1bd04b0;
T_11 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1bc9280_0, v0x1c0bcd0_0, v0x1c0b9d0_0, v0x1c0bed0_0, v0x1c0c040_0, v0x1c0bf70_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x1bd04b0;
T_12 ;
    %load/vec4 v0x1c0ba70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x1c0ba70_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c0ba70_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_12.1 ;
    %load/vec4 v0x1c0ba70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c0ba70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c0ba70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c0ba70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x1bd04b0;
T_13 ;
    %wait E_0x1bd6ef0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c0ba70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c0ba70_0, 4, 32;
    %load/vec4 v0x1c0bc10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1c0ba70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c0ba70_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c0ba70_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c0ba70_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x1c0c040_0;
    %load/vec4 v0x1c0c040_0;
    %load/vec4 v0x1c0bf70_0;
    %xor;
    %load/vec4 v0x1c0c040_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x1c0ba70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c0ba70_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x1c0ba70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c0ba70_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q4/ece241_2014_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/ece241_2014_q4/iter0/response19/top_module.sv";
