<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>CASPT, CASPAT, CASPALT, CASPLT -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">CASPT, CASPAT, CASPALT, CASPLT</h2><p>Compare and swap pair unprivileged</p>
      <p class="aml">This instruction
reads a pair of 64-bit doublewords from memory, and compares them
against the values held in the first pair of registers. If the
comparison is equal, the values in the second pair of registers are
written to memory. If the comparison is not equal, the architecture permits writing
the value read from the location to memory.
If the writes are performed, the reads and writes occur atomically such
that no other modification of the memory location can take place
between the reads and writes.</p>
      <ul>
        <li>
          
            <span class="asm-code">CASPAT</span> and <span class="asm-code">CASPALT</span> load from memory with acquire semantics.
        </li>
        <li>
          
            <span class="asm-code">CASPLT</span> and <span class="asm-code">CASPALT</span> store to memory with release semantics.
        </li>
        <li>
          
            <span class="asm-code">CASPT</span> has neither acquire nor release semantics.
        </li>
      </ul>
      <p class="aml">The architecture permits that the data read clears any exclusive
monitors associated with that location, even if the compare
subsequently fails.</p>
      <p class="aml">If the instruction generates a synchronous Data Abort, the registers
which are compared and loaded, that is &lt;Xs&gt;
and &lt;X(s+1)&gt;, are
restored to the values held in the registers before the instruction
was executed.</p>
      <p class="aml">Explicit Memory  effects produced by the instruction behave as if the instruction was
  executed at EL0 if the <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_Effective_value">Effective value</a> of
  PSTATE.UAO is 0 and either:</p>
      <ul>
        <li>
          The instruction is executed at EL1.
        </li>
        <li>
          The instruction is executed at EL2 when the <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_Effective_value">Effective value</a>
  of HCR_EL2.{E2H, TGE} is {1, 1}.
        </li>
      </ul>
      <p class="aml">Otherwise, the Explicit Memory  effects operate with the restrictions determined by
  the Exception level at which the instruction is executed.</p>
      <p class="aml">For a <span class="asm-code">CASPT</span> or <span class="asm-code">CASPAT</span> instruction, when &lt;Ws&gt;
or &lt;Xs&gt; specifies the same register as &lt;Wt&gt; or &lt;Xt&gt;,
this signals to the memory system that an additional subsequent <span class="asm-code">CASPT</span>,
<span class="asm-code">CASPAT</span>, <span class="asm-code">CASPALT</span>, or <span class="asm-code">CASPLT</span>
access to the specified location is likely to occur in the near future. The memory system can respond by
taking actions that are expected to enable the subsequent <span class="asm-code">CASPT</span>,
<span class="asm-code">CASPAT</span>, <span class="asm-code">CASPALT</span>, or <span class="asm-code">CASPLT</span> access to succeed when it does occur.</p>
      <p class="aml">A code sequence starting with a <span class="asm-code">CASPT</span> or <span class="asm-code">CASPAT</span> instruction for which
&lt;Ws&gt; or &lt;Xs&gt; specifies the same register as &lt;Wt&gt;
or &lt;Xt&gt;, and ending with a subsequent <span class="asm-code">CASPT</span>, <span class="asm-code">CASPAT</span>,
<span class="asm-code">CASPALT</span>, or <span class="asm-code">CASPLT</span> to the same location, exhibits the following
properties for best performance when the location may be accessed concurrently, on one or more other PEs:</p>
      <ul>
        <li>
          The sequence does not contain any direct system register writes, address translation instructions, cache or TLB
  maintenance operations, exception producing instructions, exception returns, or <span class="asm-code">ISB</span> barriers.
        </li>
        <li>
          The execution of the sequence includes 32 or fewer instructions.
        </li>
        <li>
          The value provided in &lt;Ws&gt; or &lt;Xs&gt; of the first <span class="asm-code">CASPT</span> or <span class="asm-code">CASPAT</span>
  is a value likely to result in the comparison failing.
  A failing comparison result may lead to better performance due to the hardware not performing a write to memory.
        </li>
      </ul>
      <div class="note"><hr class="note"/><h4>Note</h4>
        <p class="aml">For a <span class="asm-code">CASPT</span> or <span class="asm-code">CASPAT</span> instruction, when &lt;Ws&gt; or
&lt;Xs&gt; specifies the same register as &lt;Wt&gt; or &lt;Xt&gt;, the
value in memory is not modified, because the <span class="asm-code">CASPT</span> or <span class="asm-code">CASPAT</span> either fails its compare or writes the same value back to memory.</p>
      <hr class="note"/></div>
      <p class="aml">For more information about memory ordering semantics, see <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEIHCHEF">Load-Acquire, Store-Release</a>.</p>
      <p class="aml">For information about addressing modes, see
<a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_CHDIIIBB">Load/Store addressing modes</a>.</p>
    
    <h3 class="classheading"><a id="iclass_no_offset"/>No offset<span style="font-size:smaller;"><br/>(FEAT_LSUI)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">1</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">L</td><td class="lr">0</td><td colspan="5" class="lr">Rs</td><td class="lr">o0</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rt</td></tr><tr class="secondrow"><td/><td class="droppedname">sz</td><td colspan="7"/><td/><td/><td colspan="5"/><td/><td colspan="5" class="droppedname">Rt2</td><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">
              Encoding for the CASPT variant
            </h4><a id="CASPT_CP64_comswappr_unpriv"/>
        Applies when
        <span class="bitdiff"> (L == 0 &amp;&amp; o0 == 0)</span><p class="asm-code">CASPT  <a href="#Xs" title="Is the 64-bit name of the first general-purpose register to be compared and loaded, encoded in the &quot;Rs&quot; field. &lt;Xs&gt; must be an even-numbered register.">&lt;Xs&gt;</a>, <a href="#XsPlus1" title="Is the 64-bit name of the second general-purpose register to be compared and loaded.">&lt;X(s+1)&gt;</a>, <a href="#Xt" title="Is the 64-bit name of the first general-purpose register to be conditionally stored, encoded in the &quot;Rt&quot; field. &lt;Xt&gt; must be an even-numbered register.">&lt;Xt&gt;</a>, <a href="#XtPlus1__3" title="Is the 64-bit name of the second general-purpose register to be conditionally stored.">&lt;X(t+1)&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>{, #0}]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the CASPAT variant
            </h4><a id="CASPAT_CP64_comswappr_unpriv"/>
        Applies when
        <span class="bitdiff"> (L == 1 &amp;&amp; o0 == 0)</span><p class="asm-code">CASPAT  <a href="#Xs" title="Is the 64-bit name of the first general-purpose register to be compared and loaded, encoded in the &quot;Rs&quot; field. &lt;Xs&gt; must be an even-numbered register.">&lt;Xs&gt;</a>, <a href="#XsPlus1" title="Is the 64-bit name of the second general-purpose register to be compared and loaded.">&lt;X(s+1)&gt;</a>, <a href="#Xt" title="Is the 64-bit name of the first general-purpose register to be conditionally stored, encoded in the &quot;Rt&quot; field. &lt;Xt&gt; must be an even-numbered register.">&lt;Xt&gt;</a>, <a href="#XtPlus1__3" title="Is the 64-bit name of the second general-purpose register to be conditionally stored.">&lt;X(t+1)&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>{, #0}]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the CASPALT variant
            </h4><a id="CASPALT_CP64_comswappr_unpriv"/>
        Applies when
        <span class="bitdiff"> (L == 1 &amp;&amp; o0 == 1)</span><p class="asm-code">CASPALT  <a href="#Xs" title="Is the 64-bit name of the first general-purpose register to be compared and loaded, encoded in the &quot;Rs&quot; field. &lt;Xs&gt; must be an even-numbered register.">&lt;Xs&gt;</a>, <a href="#XsPlus1" title="Is the 64-bit name of the second general-purpose register to be compared and loaded.">&lt;X(s+1)&gt;</a>, <a href="#Xt" title="Is the 64-bit name of the first general-purpose register to be conditionally stored, encoded in the &quot;Rt&quot; field. &lt;Xt&gt; must be an even-numbered register.">&lt;Xt&gt;</a>, <a href="#XtPlus1__3" title="Is the 64-bit name of the second general-purpose register to be conditionally stored.">&lt;X(t+1)&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>{, #0}]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the CASPLT variant
            </h4><a id="CASPLT_CP64_comswappr_unpriv"/>
        Applies when
        <span class="bitdiff"> (L == 0 &amp;&amp; o0 == 1)</span><p class="asm-code">CASPLT  <a href="#Xs" title="Is the 64-bit name of the first general-purpose register to be compared and loaded, encoded in the &quot;Rs&quot; field. &lt;Xs&gt; must be an even-numbered register.">&lt;Xs&gt;</a>, <a href="#XsPlus1" title="Is the 64-bit name of the second general-purpose register to be compared and loaded.">&lt;X(s+1)&gt;</a>, <a href="#Xt" title="Is the 64-bit name of the first general-purpose register to be conditionally stored, encoded in the &quot;Rt&quot; field. &lt;Xt&gt; must be an even-numbered register.">&lt;Xt&gt;</a>, <a href="#XtPlus1__3" title="Is the 64-bit name of the second general-purpose register to be conditionally stored.">&lt;X(t+1)&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>{, #0}]</p></div><h4>Decode for all variants of this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_LSUI) then <a href="shared_pseudocode.html#impl-shared.EndOfDecode.1" title="function: EndOfDecode(DecodeType reason)">EndOfDecode</a>(<a href="shared_pseudocode.html#Decode_UNDEF" title="enumeration DecodeType { Decode_UNDEF, Decode_NOP, Decode_OK }">Decode_UNDEF</a>);
if Rs&lt;0&gt; == '1' || Rt&lt;0&gt; == '1' then <a href="shared_pseudocode.html#impl-shared.EndOfDecode.1" title="function: EndOfDecode(DecodeType reason)">EndOfDecode</a>(<a href="shared_pseudocode.html#Decode_UNDEF" title="enumeration DecodeType { Decode_UNDEF, Decode_NOP, Decode_OK }">Decode_UNDEF</a>);
constant integer s = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rs);
constant integer t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt);
constant integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
constant integer datasize = 64;
constant boolean acquire = L == '1';
constant boolean release = o0 == '1';
constant boolean tagchecked = n != 31;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xs&gt;</td><td><a id="Xs"/>
        
          <p class="aml">Is the 64-bit name of the first general-purpose register to be compared and loaded, encoded in the "Rs" field. &lt;Xs&gt; must be an even-numbered register.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;X(s+1)&gt;</td><td><a id="XsPlus1"/>
        
          <p class="aml">Is the 64-bit name of the second general-purpose register to be compared and loaded.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xt&gt;</td><td><a id="Xt"/>
        
          <p class="aml">Is the 64-bit name of the first general-purpose register to be conditionally stored, encoded in the "Rt" field. &lt;Xt&gt; must be an even-numbered register.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;X(t+1)&gt;</td><td><a id="XtPlus1__3"/>
        
          <p class="aml">Is the 64-bit name of the second general-purpose register to be conditionally stored.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn|SP&gt;</td><td><a id="XnSP_option"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">bits(64) address;
bits(2*datasize) comparevalue;
bits(2*datasize) newvalue;
bits(2*datasize) data;

constant bits(datasize) s1 = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[s, datasize];
constant bits(datasize) s2 = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[s+1, datasize];
constant bits(datasize) t1 = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[t, datasize];
constant bits(datasize) t2 = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[t+1, datasize];

constant boolean privileged = <a href="shared_pseudocode.html#AArch64.IsUnprivAccessPriv.0" title="function: boolean AArch64.IsUnprivAccessPriv()">AArch64.IsUnprivAccessPriv</a>();
constant <a href="shared_pseudocode.html#AccessDescriptor" title="type AccessDescriptor is ( AccessType acctype, bits(2) el, SecurityState ss, boolean acqsc, boolean acqpc, boolean relsc, boolean limitedordered, boolean exclusive, boolean atomicop, MemAtomicOp modop, boolean nontemporal, boolean read, boolean write, CacheOp cacheop, CacheOpScope opscope, CacheType cachetype, boolean pan, boolean transactional, boolean nonfault, boolean firstfault, boolean first, boolean contiguous, boolean streamingsve, boolean ls64, boolean withstatus, boolean mops, boolean rcw, boolean rcws, boolean toplevel, VARange varange, boolean a32lsmd, boolean tagchecked, boolean tagaccess, boolean stzgm, boolean ispair, boolean highestaddressfirst, MPAMinfo mpam )">AccessDescriptor</a> accdesc = <a href="shared_pseudocode.html#impl-shared.CreateAccDescAtomicOp.5" title="function: AccessDescriptor CreateAccDescAtomicOp(MemAtomicOp modop, boolean acquire, boolean release, boolean tagchecked, boolean privileged)">CreateAccDescAtomicOp</a>(<a href="shared_pseudocode.html#MemAtomicOp_CAS" title="enumeration MemAtomicOp { MemAtomicOp_GCSSS1, MemAtomicOp_ADD, MemAtomicOp_BIC, MemAtomicOp_EOR, MemAtomicOp_ORR, MemAtomicOp_SMAX, MemAtomicOp_SMIN, MemAtomicOp_UMAX, MemAtomicOp_UMIN, MemAtomicOp_SWP, MemAtomicOp_CAS, MemAtomicOp_FPADD, MemAtomicOp_FPMAX, MemAtomicOp_FPMIN, MemAtomicOp_FPMAXNM, MemAtomicOp_FPMINNM, MemAtomicOp_BFADD, MemAtomicOp_BFMAX, MemAtomicOp_BFMIN, MemAtomicOp_BFMAXNM, MemAtomicOp_BFMINNM }">MemAtomicOp_CAS</a>, acquire, release,
                                                          tagchecked, privileged);

comparevalue = if <a href="shared_pseudocode.html#impl-shared.BigEndian.1" title="function: boolean BigEndian(AccessType acctype)">BigEndian</a>(accdesc.acctype) then s1:s2 else s2:s1;
newvalue     = if <a href="shared_pseudocode.html#impl-shared.BigEndian.1" title="function: boolean BigEndian(AccessType acctype)">BigEndian</a>(accdesc.acctype) then t1:t2 else t2:t1;
if n == 31 then
    <a href="shared_pseudocode.html#impl-aarch64.CheckSPAlignment.0" title="function: CheckSPAlignment()">CheckSPAlignment</a>();
    address = <a href="shared_pseudocode.html#impl-aarch64.SP.read.1" title="accessor: bits(width) SP[integer width]">SP</a>[64];
else
    address = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[n, 64];

data = <a href="shared_pseudocode.html#impl-aarch64.MemAtomic.4" title="function: bits(size) MemAtomic(bits(64) address, bits(size) cmpoperand, bits(size) operand, AccessDescriptor accdesc_in)">MemAtomic</a>(address, comparevalue, newvalue, accdesc);

if <a href="shared_pseudocode.html#impl-shared.BigEndian.1" title="function: boolean BigEndian(AccessType acctype)">BigEndian</a>(accdesc.acctype) then
    <a href="shared_pseudocode.html#impl-aarch64.X.write.2" title="accessor: X[integer n, integer width] = bits(width) value">X</a>[s, datasize]   = data&lt;2*datasize-1:datasize&gt;;
    <a href="shared_pseudocode.html#impl-aarch64.X.write.2" title="accessor: X[integer n, integer width] = bits(width) value">X</a>[s+1, datasize] = data&lt;datasize-1:0&gt;;
else
    <a href="shared_pseudocode.html#impl-aarch64.X.write.2" title="accessor: X[integer n, integer width] = bits(width) value">X</a>[s, datasize]   = data&lt;datasize-1:0&gt;;
    <a href="shared_pseudocode.html#impl-aarch64.X.write.2" title="accessor: X[integer n, integer width] = bits(width) value">X</a>[s+1, datasize] = data&lt;2*datasize-1:datasize&gt;;</p></div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-06_rel

      2025-06-23 18:22:40
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
