\hypertarget{struct_d_a_c___mem_map}{}\section{D\+A\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_d_a_c___mem_map}\index{D\+A\+C\+\_\+\+Mem\+Map@{D\+A\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_d_a_c___mem_map_a436b0bb4703a2d89ea44eb8cadabede8}\label{struct_d_a_c___mem_map_a436b0bb4703a2d89ea44eb8cadabede8}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint8\_t \hyperlink{struct_d_a_c___mem_map_a5e154a0937bc5d4879efb1fd80f713f0}{DATL}\\
\>uint8\_t \hyperlink{struct_d_a_c___mem_map_ab05302bfcc5f26e258870c56bbdb52b8}{DATH}\\
\} {\bfseries DAT} \mbox{[}2\mbox{]}\\

\end{tabbing}\item 
\mbox{\Hypertarget{struct_d_a_c___mem_map_a96f86316418a3a382f0552a7e2f4b3c1}\label{struct_d_a_c___mem_map_a96f86316418a3a382f0552a7e2f4b3c1}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}28\mbox{]}
\item 
uint8\+\_\+t \hyperlink{struct_d_a_c___mem_map_a146115dd60e5e34ce6f1d8dc2b860877}{SR}
\item 
uint8\+\_\+t \hyperlink{struct_d_a_c___mem_map_a101597fee641d461b61f0c02c90ef703}{C0}
\item 
uint8\+\_\+t \hyperlink{struct_d_a_c___mem_map_a29c8fe336000ac0b40c05c444be3bc1b}{C1}
\item 
uint8\+\_\+t \hyperlink{struct_d_a_c___mem_map_a8c2e7ea3f41f7b867578fdec48b4dacc}{C2}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+AC -\/ Peripheral register structure 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_d_a_c___mem_map_a101597fee641d461b61f0c02c90ef703}\label{struct_d_a_c___mem_map_a101597fee641d461b61f0c02c90ef703}} 
\index{D\+A\+C\+\_\+\+Mem\+Map@{D\+A\+C\+\_\+\+Mem\+Map}!C0@{C0}}
\index{C0@{C0}!D\+A\+C\+\_\+\+Mem\+Map@{D\+A\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C0}{C0}}
{\footnotesize\ttfamily uint8\+\_\+t D\+A\+C\+\_\+\+Mem\+Map\+::\+C0}

D\+AC Control Register, offset\+: 0x21 \mbox{\Hypertarget{struct_d_a_c___mem_map_a29c8fe336000ac0b40c05c444be3bc1b}\label{struct_d_a_c___mem_map_a29c8fe336000ac0b40c05c444be3bc1b}} 
\index{D\+A\+C\+\_\+\+Mem\+Map@{D\+A\+C\+\_\+\+Mem\+Map}!C1@{C1}}
\index{C1@{C1}!D\+A\+C\+\_\+\+Mem\+Map@{D\+A\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C1}{C1}}
{\footnotesize\ttfamily uint8\+\_\+t D\+A\+C\+\_\+\+Mem\+Map\+::\+C1}

D\+AC Control Register 1, offset\+: 0x22 \mbox{\Hypertarget{struct_d_a_c___mem_map_a8c2e7ea3f41f7b867578fdec48b4dacc}\label{struct_d_a_c___mem_map_a8c2e7ea3f41f7b867578fdec48b4dacc}} 
\index{D\+A\+C\+\_\+\+Mem\+Map@{D\+A\+C\+\_\+\+Mem\+Map}!C2@{C2}}
\index{C2@{C2}!D\+A\+C\+\_\+\+Mem\+Map@{D\+A\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C2}{C2}}
{\footnotesize\ttfamily uint8\+\_\+t D\+A\+C\+\_\+\+Mem\+Map\+::\+C2}

D\+AC Control Register 2, offset\+: 0x23 \mbox{\Hypertarget{struct_d_a_c___mem_map_ab05302bfcc5f26e258870c56bbdb52b8}\label{struct_d_a_c___mem_map_ab05302bfcc5f26e258870c56bbdb52b8}} 
\index{D\+A\+C\+\_\+\+Mem\+Map@{D\+A\+C\+\_\+\+Mem\+Map}!D\+A\+TH@{D\+A\+TH}}
\index{D\+A\+TH@{D\+A\+TH}!D\+A\+C\+\_\+\+Mem\+Map@{D\+A\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{D\+A\+TH}{DATH}}
{\footnotesize\ttfamily uint8\+\_\+t D\+A\+C\+\_\+\+Mem\+Map\+::\+D\+A\+TH}

D\+AC Data High Register, array offset\+: 0x1, array step\+: 0x2 \mbox{\Hypertarget{struct_d_a_c___mem_map_a5e154a0937bc5d4879efb1fd80f713f0}\label{struct_d_a_c___mem_map_a5e154a0937bc5d4879efb1fd80f713f0}} 
\index{D\+A\+C\+\_\+\+Mem\+Map@{D\+A\+C\+\_\+\+Mem\+Map}!D\+A\+TL@{D\+A\+TL}}
\index{D\+A\+TL@{D\+A\+TL}!D\+A\+C\+\_\+\+Mem\+Map@{D\+A\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{D\+A\+TL}{DATL}}
{\footnotesize\ttfamily uint8\+\_\+t D\+A\+C\+\_\+\+Mem\+Map\+::\+D\+A\+TL}

D\+AC Data Low Register, array offset\+: 0x0, array step\+: 0x2 \mbox{\Hypertarget{struct_d_a_c___mem_map_a146115dd60e5e34ce6f1d8dc2b860877}\label{struct_d_a_c___mem_map_a146115dd60e5e34ce6f1d8dc2b860877}} 
\index{D\+A\+C\+\_\+\+Mem\+Map@{D\+A\+C\+\_\+\+Mem\+Map}!SR@{SR}}
\index{SR@{SR}!D\+A\+C\+\_\+\+Mem\+Map@{D\+A\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily uint8\+\_\+t D\+A\+C\+\_\+\+Mem\+Map\+::\+SR}

D\+AC Status Register, offset\+: 0x20 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
