# system info soc_system_tb on 2022.03.08.22:41:19
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1646797271
#
#
# Files generated for soc_system_tb on 2022.03.08.22:41:19
files:
filepath,kind,attributes,module,is_top
soc_system/testbench/soc_system_tb/simulation/soc_system_tb.v,VERILOG,,soc_system_tb,true
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system.v,VERILOG,,soc_system,false
soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0002,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm_0002.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0002,false
soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0003,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm_0003.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0003,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_hps_0.v,VERILOG,,soc_system_hps_0,false
soc_system/testbench/soc_system_tb/simulation/submodules/vga_ball.sv,SYSTEM_VERILOG,,vga_ball,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0.v,VERILOG,,soc_system_mm_interconnect_0,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_irq_mapper.sv,SYSTEM_VERILOG,,soc_system_irq_mapper,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,soc_system_hps_0_fpga_interfaces,false
soc_system/testbench/soc_system_tb/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,soc_system_hps_0_fpga_interfaces,false
soc_system/testbench/soc_system_tb/simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,soc_system_hps_0_fpga_interfaces,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
soc_system/testbench/soc_system_tb/simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
soc_system/testbench/soc_system_tb/simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
soc_system/testbench/soc_system_tb/simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
soc_system/testbench/soc_system_tb/simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_hps_0_fpga_interfaces.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_hps_0_hps_io.v,VERILOG,,soc_system_hps_0_hps_io,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_router,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_router_002,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_cmd_demux,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_cmd_mux,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_cmd_mux,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_rsp_demux,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_rsp_mux,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_rsp_mux,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,soc_system_mm_interconnect_0_avalon_st_adapter,false
soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,soc_system_hps_0_hps_io_border,false
soc_system/testbench/soc_system_tb/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,soc_system_hps_0_hps_io_border,false
soc_system/testbench/soc_system_tb/simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,soc_system_hps_0_hps_io_border,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_hps_0_hps_io_border_memory.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_hps_0_hps_io_border_hps_io.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_hps_0_hps_io_border.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
soc_system_tb.soc_system_inst,soc_system
soc_system_tb.soc_system_inst.hps_0,soc_system_hps_0
soc_system_tb.soc_system_inst.hps_0.fpga_interfaces,soc_system_hps_0_fpga_interfaces
soc_system_tb.soc_system_inst.hps_0.hps_io,soc_system_hps_0_hps_io
soc_system_tb.soc_system_inst.hps_0.hps_io.border,soc_system_hps_0_hps_io_border
soc_system_tb.soc_system_inst.vga_ball_0,vga_ball
soc_system_tb.soc_system_inst.mm_interconnect_0,soc_system_mm_interconnect_0
soc_system_tb.soc_system_inst.mm_interconnect_0.vga_ball_0_avalon_slave_0_translator,altera_merlin_slave_translator
soc_system_tb.soc_system_inst.mm_interconnect_0.hps_0_h2f_lw_axi_master_agent,altera_merlin_axi_master_ni
soc_system_tb.soc_system_inst.mm_interconnect_0.vga_ball_0_avalon_slave_0_agent,altera_merlin_slave_agent
soc_system_tb.soc_system_inst.mm_interconnect_0.vga_ball_0_avalon_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_tb.soc_system_inst.mm_interconnect_0.vga_ball_0_avalon_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_tb.soc_system_inst.mm_interconnect_0.router,soc_system_mm_interconnect_0_router
soc_system_tb.soc_system_inst.mm_interconnect_0.router_001,soc_system_mm_interconnect_0_router
soc_system_tb.soc_system_inst.mm_interconnect_0.router_002,soc_system_mm_interconnect_0_router_002
soc_system_tb.soc_system_inst.mm_interconnect_0.vga_ball_0_avalon_slave_0_burst_adapter,altera_merlin_burst_adapter
soc_system_tb.soc_system_inst.mm_interconnect_0.cmd_demux,soc_system_mm_interconnect_0_cmd_demux
soc_system_tb.soc_system_inst.mm_interconnect_0.cmd_demux_001,soc_system_mm_interconnect_0_cmd_demux
soc_system_tb.soc_system_inst.mm_interconnect_0.cmd_mux,soc_system_mm_interconnect_0_cmd_mux
soc_system_tb.soc_system_inst.mm_interconnect_0.rsp_demux,soc_system_mm_interconnect_0_rsp_demux
soc_system_tb.soc_system_inst.mm_interconnect_0.rsp_mux,soc_system_mm_interconnect_0_rsp_mux
soc_system_tb.soc_system_inst.mm_interconnect_0.rsp_mux_001,soc_system_mm_interconnect_0_rsp_mux
soc_system_tb.soc_system_inst.mm_interconnect_0.vga_ball_0_avalon_slave_0_rsp_width_adapter,altera_merlin_width_adapter
soc_system_tb.soc_system_inst.mm_interconnect_0.vga_ball_0_avalon_slave_0_cmd_width_adapter,altera_merlin_width_adapter
soc_system_tb.soc_system_inst.mm_interconnect_0.avalon_st_adapter,soc_system_mm_interconnect_0_avalon_st_adapter
soc_system_tb.soc_system_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
soc_system_tb.soc_system_inst.irq_mapper,soc_system_irq_mapper
soc_system_tb.soc_system_inst.irq_mapper_001,soc_system_irq_mapper
soc_system_tb.soc_system_inst.rst_controller,altera_reset_controller
soc_system_tb.soc_system_inst.rst_controller_001,altera_reset_controller
soc_system_tb.soc_system_inst_clk_bfm,altera_avalon_clock_source
soc_system_tb.soc_system_inst_hps_bfm,altera_conduit_bfm
soc_system_tb.soc_system_inst_hps_ddr3_bfm,altera_conduit_bfm_0002
soc_system_tb.soc_system_inst_reset_bfm,altera_avalon_reset_source
soc_system_tb.soc_system_inst_vga_bfm,altera_conduit_bfm_0003
