$comment
	File created using the following command:
		vcd file Aula5final.msim.vcd -direction
$end
$date
	Sun Sep 18 20:23:24 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula5final_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " EQUAL_FLAG $end
$var wire 1 # JEQ_FLAG $end
$var wire 1 $ JMP_FLAG $end
$var wire 1 % JSR_FLAG $end
$var wire 1 & KEY [3] $end
$var wire 1 ' KEY [2] $end
$var wire 1 ( KEY [1] $end
$var wire 1 ) KEY [0] $end
$var wire 1 * LEDR [9] $end
$var wire 1 + LEDR [8] $end
$var wire 1 , LEDR [7] $end
$var wire 1 - LEDR [6] $end
$var wire 1 . LEDR [5] $end
$var wire 1 / LEDR [4] $end
$var wire 1 0 LEDR [3] $end
$var wire 1 1 LEDR [2] $end
$var wire 1 2 LEDR [1] $end
$var wire 1 3 LEDR [0] $end
$var wire 1 4 Palavra [11] $end
$var wire 1 5 Palavra [10] $end
$var wire 1 6 Palavra [9] $end
$var wire 1 7 Palavra [8] $end
$var wire 1 8 Palavra [7] $end
$var wire 1 9 Palavra [6] $end
$var wire 1 : Palavra [5] $end
$var wire 1 ; Palavra [4] $end
$var wire 1 < Palavra [3] $end
$var wire 1 = Palavra [2] $end
$var wire 1 > Palavra [1] $end
$var wire 1 ? Palavra [0] $end
$var wire 1 @ PC_OUT [7] $end
$var wire 1 A PC_OUT [6] $end
$var wire 1 B PC_OUT [5] $end
$var wire 1 C PC_OUT [4] $end
$var wire 1 D PC_OUT [3] $end
$var wire 1 E PC_OUT [2] $end
$var wire 1 F PC_OUT [1] $end
$var wire 1 G PC_OUT [0] $end
$var wire 1 H REG_OUT [7] $end
$var wire 1 I REG_OUT [6] $end
$var wire 1 J REG_OUT [5] $end
$var wire 1 K REG_OUT [4] $end
$var wire 1 L REG_OUT [3] $end
$var wire 1 M REG_OUT [2] $end
$var wire 1 N REG_OUT [1] $end
$var wire 1 O REG_OUT [0] $end
$var wire 1 P RET_FLAG $end
$var wire 1 Q SEL_MUX_PC [1] $end
$var wire 1 R SEL_MUX_PC [0] $end

$scope module i1 $end
$var wire 1 S gnd $end
$var wire 1 T vcc $end
$var wire 1 U unknown $end
$var wire 1 V devoe $end
$var wire 1 W devclrn $end
$var wire 1 X devpor $end
$var wire 1 Y ww_devoe $end
$var wire 1 Z ww_devclrn $end
$var wire 1 [ ww_devpor $end
$var wire 1 \ ww_CLOCK_50 $end
$var wire 1 ] ww_KEY [3] $end
$var wire 1 ^ ww_KEY [2] $end
$var wire 1 _ ww_KEY [1] $end
$var wire 1 ` ww_KEY [0] $end
$var wire 1 a ww_PC_OUT [7] $end
$var wire 1 b ww_PC_OUT [6] $end
$var wire 1 c ww_PC_OUT [5] $end
$var wire 1 d ww_PC_OUT [4] $end
$var wire 1 e ww_PC_OUT [3] $end
$var wire 1 f ww_PC_OUT [2] $end
$var wire 1 g ww_PC_OUT [1] $end
$var wire 1 h ww_PC_OUT [0] $end
$var wire 1 i ww_LEDR [9] $end
$var wire 1 j ww_LEDR [8] $end
$var wire 1 k ww_LEDR [7] $end
$var wire 1 l ww_LEDR [6] $end
$var wire 1 m ww_LEDR [5] $end
$var wire 1 n ww_LEDR [4] $end
$var wire 1 o ww_LEDR [3] $end
$var wire 1 p ww_LEDR [2] $end
$var wire 1 q ww_LEDR [1] $end
$var wire 1 r ww_LEDR [0] $end
$var wire 1 s ww_REG_OUT [7] $end
$var wire 1 t ww_REG_OUT [6] $end
$var wire 1 u ww_REG_OUT [5] $end
$var wire 1 v ww_REG_OUT [4] $end
$var wire 1 w ww_REG_OUT [3] $end
$var wire 1 x ww_REG_OUT [2] $end
$var wire 1 y ww_REG_OUT [1] $end
$var wire 1 z ww_REG_OUT [0] $end
$var wire 1 { ww_SEL_MUX_PC [1] $end
$var wire 1 | ww_SEL_MUX_PC [0] $end
$var wire 1 } ww_Palavra [11] $end
$var wire 1 ~ ww_Palavra [10] $end
$var wire 1 !! ww_Palavra [9] $end
$var wire 1 "! ww_Palavra [8] $end
$var wire 1 #! ww_Palavra [7] $end
$var wire 1 $! ww_Palavra [6] $end
$var wire 1 %! ww_Palavra [5] $end
$var wire 1 &! ww_Palavra [4] $end
$var wire 1 '! ww_Palavra [3] $end
$var wire 1 (! ww_Palavra [2] $end
$var wire 1 )! ww_Palavra [1] $end
$var wire 1 *! ww_Palavra [0] $end
$var wire 1 +! ww_JMP_FLAG $end
$var wire 1 ,! ww_JEQ_FLAG $end
$var wire 1 -! ww_JSR_FLAG $end
$var wire 1 .! ww_RET_FLAG $end
$var wire 1 /! ww_EQUAL_FLAG $end
$var wire 1 0! \KEY[1]~input_o\ $end
$var wire 1 1! \KEY[2]~input_o\ $end
$var wire 1 2! \KEY[3]~input_o\ $end
$var wire 1 3! \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 4! \KEY[0]~input_o\ $end
$var wire 1 5! \CLOCK_50~input_o\ $end
$var wire 1 6! \gravar:detectorSub0|saidaQ~0_combout\ $end
$var wire 1 7! \gravar:detectorSub0|saidaQ~q\ $end
$var wire 1 8! \gravar:detectorSub0|saida~combout\ $end
$var wire 1 9! \PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 :! \ROM1|memROM~6_combout\ $end
$var wire 1 ;! \incrementaPC|Add0~2\ $end
$var wire 1 <! \incrementaPC|Add0~6\ $end
$var wire 1 =! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 >! \PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 ?! \ROM1|memROM~1_combout\ $end
$var wire 1 @! \ROM1|memROM~0_combout\ $end
$var wire 1 A! \decoderInstru1|saida~5_combout\ $end
$var wire 1 B! \MUX2|MUX_OUT[2]~2_combout\ $end
$var wire 1 C! \PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 D! \ROM1|memROM~7_combout\ $end
$var wire 1 E! \incrementaPC|Add0~10\ $end
$var wire 1 F! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 G! \MUX2|MUX_OUT[3]~3_combout\ $end
$var wire 1 H! \ROM1|memROM~2_combout\ $end
$var wire 1 I! \ROM1|memROM~4_combout\ $end
$var wire 1 J! \decoderInstru1|saida~7_combout\ $end
$var wire 1 K! \ROM1|memROM~5_combout\ $end
$var wire 1 L! \decoderInstru1|saida~6_combout\ $end
$var wire 1 M! \decoderInstru1|saida[4]~2_combout\ $end
$var wire 1 N! \decoderInstru1|saida~4_combout\ $end
$var wire 1 O! \ULA1|Add0~1_sumout\ $end
$var wire 1 P! \REGA|DOUT[0]~feeder_combout\ $end
$var wire 1 Q! \ULA1|Add1~34_cout\ $end
$var wire 1 R! \ULA1|Add1~1_sumout\ $end
$var wire 1 S! \ULA1|saida[0]~0_combout\ $end
$var wire 1 T! \decoderInstru1|Equal8~0_combout\ $end
$var wire 1 U! \decoderInstru1|saida[5]~3_combout\ $end
$var wire 1 V! \RAM1|ram~185_combout\ $end
$var wire 1 W! \RAM1|ram~180_combout\ $end
$var wire 1 X! \RAM1|ram~33_q\ $end
$var wire 1 Y! \RAM1|ram~179_combout\ $end
$var wire 1 Z! \RAM1|ram~65_q\ $end
$var wire 1 [! \RAM1|ram~177_combout\ $end
$var wire 1 \! \RAM1|ram~129_q\ $end
$var wire 1 ]! \RAM1|ram~178_combout\ $end
$var wire 1 ^! \RAM1|ram~97_q\ $end
$var wire 1 _! \RAM1|ram~145_combout\ $end
$var wire 1 `! \RAM1|ram~184_combout\ $end
$var wire 1 a! \RAM1|ram~17_q\ $end
$var wire 1 b! \RAM1|ram~181_combout\ $end
$var wire 1 c! \RAM1|ram~113_q\ $end
$var wire 1 d! \RAM1|ram~182_combout\ $end
$var wire 1 e! \RAM1|ram~81_q\ $end
$var wire 1 f! \RAM1|ram~183_combout\ $end
$var wire 1 g! \RAM1|ram~49_q\ $end
$var wire 1 h! \RAM1|ram~146_combout\ $end
$var wire 1 i! \RAM1|ram~147_combout\ $end
$var wire 1 j! \ULA1|Add0~2\ $end
$var wire 1 k! \ULA1|Add0~5_sumout\ $end
$var wire 1 l! \REGA|DOUT[1]~feeder_combout\ $end
$var wire 1 m! \ULA1|Add1~2\ $end
$var wire 1 n! \ULA1|Add1~5_sumout\ $end
$var wire 1 o! \ULA1|saida[1]~1_combout\ $end
$var wire 1 p! \RAM1|ram~50_q\ $end
$var wire 1 q! \RAM1|ram~66_q\ $end
$var wire 1 r! \RAM1|ram~150_combout\ $end
$var wire 1 s! \RAM1|ram~98_q\ $end
$var wire 1 t! \RAM1|ram~82_q\ $end
$var wire 1 u! \RAM1|ram~149_combout\ $end
$var wire 1 v! \RAM1|ram~18_q\ $end
$var wire 1 w! \RAM1|ram~34_q\ $end
$var wire 1 x! \RAM1|ram~151_combout\ $end
$var wire 1 y! \RAM1|ram~130_q\ $end
$var wire 1 z! \RAM1|ram~114_q\ $end
$var wire 1 {! \RAM1|ram~148_combout\ $end
$var wire 1 |! \RAM1|ram~152_combout\ $end
$var wire 1 }! \ULA1|Add0~6\ $end
$var wire 1 ~! \ULA1|Add0~9_sumout\ $end
$var wire 1 !" \REGA|DOUT[2]~feeder_combout\ $end
$var wire 1 "" \ULA1|Add1~6\ $end
$var wire 1 #" \ULA1|Add1~9_sumout\ $end
$var wire 1 $" \ULA1|saida[2]~2_combout\ $end
$var wire 1 %" \RAM1|ram~35_q\ $end
$var wire 1 &" \RAM1|ram~67_q\ $end
$var wire 1 '" \RAM1|ram~131_q\ $end
$var wire 1 (" \RAM1|ram~99_q\ $end
$var wire 1 )" \RAM1|ram~153_combout\ $end
$var wire 1 *" \RAM1|ram~19_q\ $end
$var wire 1 +" \RAM1|ram~83_q\ $end
$var wire 1 ," \RAM1|ram~115_q\ $end
$var wire 1 -" \RAM1|ram~51_q\ $end
$var wire 1 ." \RAM1|ram~154_combout\ $end
$var wire 1 /" \RAM1|ram~155_combout\ $end
$var wire 1 0" \ULA1|Add1~10\ $end
$var wire 1 1" \ULA1|Add1~13_sumout\ $end
$var wire 1 2" \ULA1|saida[3]~3_combout\ $end
$var wire 1 3" \REGA|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 4" \ULA1|Add0~10\ $end
$var wire 1 5" \ULA1|Add0~13_sumout\ $end
$var wire 1 6" \REGA|DOUT[3]~feeder_combout\ $end
$var wire 1 7" \RAM1|ram~132_q\ $end
$var wire 1 8" \RAM1|ram~116_q\ $end
$var wire 1 9" \RAM1|ram~156_combout\ $end
$var wire 1 :" \RAM1|ram~20_q\ $end
$var wire 1 ;" \RAM1|ram~36feeder_combout\ $end
$var wire 1 <" \RAM1|ram~36_q\ $end
$var wire 1 =" \RAM1|ram~159_combout\ $end
$var wire 1 >" \RAM1|ram~52_q\ $end
$var wire 1 ?" \RAM1|ram~68_q\ $end
$var wire 1 @" \RAM1|ram~158_combout\ $end
$var wire 1 A" \RAM1|ram~100_q\ $end
$var wire 1 B" \RAM1|ram~84_q\ $end
$var wire 1 C" \RAM1|ram~157_combout\ $end
$var wire 1 D" \RAM1|ram~160_combout\ $end
$var wire 1 E" \ULA1|Add0~14\ $end
$var wire 1 F" \ULA1|Add0~17_sumout\ $end
$var wire 1 G" \REGA|DOUT[4]~feeder_combout\ $end
$var wire 1 H" \ULA1|Add1~14\ $end
$var wire 1 I" \ULA1|Add1~17_sumout\ $end
$var wire 1 J" \ULA1|saida[4]~4_combout\ $end
$var wire 1 K" \RAM1|ram~133_q\ $end
$var wire 1 L" \RAM1|ram~69_q\ $end
$var wire 1 M" \RAM1|ram~101_q\ $end
$var wire 1 N" \RAM1|ram~37_q\ $end
$var wire 1 O" \RAM1|ram~161_combout\ $end
$var wire 1 P" \RAM1|ram~53_q\ $end
$var wire 1 Q" \RAM1|ram~117_q\ $end
$var wire 1 R" \RAM1|ram~85_q\ $end
$var wire 1 S" \RAM1|ram~21feeder_combout\ $end
$var wire 1 T" \RAM1|ram~21_q\ $end
$var wire 1 U" \RAM1|ram~162_combout\ $end
$var wire 1 V" \RAM1|ram~163_combout\ $end
$var wire 1 W" \ULA1|Add0~18\ $end
$var wire 1 X" \ULA1|Add0~21_sumout\ $end
$var wire 1 Y" \REGA|DOUT[5]~feeder_combout\ $end
$var wire 1 Z" \ULA1|Add1~18\ $end
$var wire 1 [" \ULA1|Add1~21_sumout\ $end
$var wire 1 \" \ULA1|saida[5]~5_combout\ $end
$var wire 1 ]" \RAM1|ram~102_q\ $end
$var wire 1 ^" \RAM1|ram~86_q\ $end
$var wire 1 _" \RAM1|ram~165_combout\ $end
$var wire 1 `" \RAM1|ram~134_q\ $end
$var wire 1 a" \RAM1|ram~118_q\ $end
$var wire 1 b" \RAM1|ram~164_combout\ $end
$var wire 1 c" \RAM1|ram~70_q\ $end
$var wire 1 d" \RAM1|ram~54_q\ $end
$var wire 1 e" \RAM1|ram~166_combout\ $end
$var wire 1 f" \RAM1|ram~22_q\ $end
$var wire 1 g" \RAM1|ram~38feeder_combout\ $end
$var wire 1 h" \RAM1|ram~38_q\ $end
$var wire 1 i" \RAM1|ram~167_combout\ $end
$var wire 1 j" \RAM1|ram~168_combout\ $end
$var wire 1 k" \ULA1|Add0~22\ $end
$var wire 1 l" \ULA1|Add0~25_sumout\ $end
$var wire 1 m" \REGA|DOUT[6]~feeder_combout\ $end
$var wire 1 n" \ULA1|saida[6]~6_combout\ $end
$var wire 1 o" \RAM1|ram~71_q\ $end
$var wire 1 p" \RAM1|ram~135_q\ $end
$var wire 1 q" \RAM1|ram~103_q\ $end
$var wire 1 r" \RAM1|ram~39feeder_combout\ $end
$var wire 1 s" \RAM1|ram~39_q\ $end
$var wire 1 t" \RAM1|ram~169_combout\ $end
$var wire 1 u" \RAM1|ram~55_q\ $end
$var wire 1 v" \RAM1|ram~23_q\ $end
$var wire 1 w" \RAM1|ram~87_q\ $end
$var wire 1 x" \RAM1|ram~119feeder_combout\ $end
$var wire 1 y" \RAM1|ram~119_q\ $end
$var wire 1 z" \RAM1|ram~170_combout\ $end
$var wire 1 {" \RAM1|ram~171_combout\ $end
$var wire 1 |" \ULA1|Add1~22\ $end
$var wire 1 }" \ULA1|Add1~25_sumout\ $end
$var wire 1 ~" \ULA1|Add0~26\ $end
$var wire 1 !# \ULA1|Add0~29_sumout\ $end
$var wire 1 "# \REGA|DOUT[7]~feeder_combout\ $end
$var wire 1 ## \ULA1|saida[7]~7_combout\ $end
$var wire 1 $# \REGA|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 %# \RAM1|ram~40_q\ $end
$var wire 1 &# \RAM1|ram~24_q\ $end
$var wire 1 '# \RAM1|ram~175_combout\ $end
$var wire 1 (# \RAM1|ram~104_q\ $end
$var wire 1 )# \RAM1|ram~88_q\ $end
$var wire 1 *# \RAM1|ram~173_combout\ $end
$var wire 1 +# \RAM1|ram~136_q\ $end
$var wire 1 ,# \RAM1|ram~120_q\ $end
$var wire 1 -# \RAM1|ram~172_combout\ $end
$var wire 1 .# \RAM1|ram~72_q\ $end
$var wire 1 /# \RAM1|ram~56_q\ $end
$var wire 1 0# \RAM1|ram~174_combout\ $end
$var wire 1 1# \RAM1|ram~176_combout\ $end
$var wire 1 2# \ULA1|Add1~26\ $end
$var wire 1 3# \ULA1|Add1~29_sumout\ $end
$var wire 1 4# \decoderInstru1|saida~1_combout\ $end
$var wire 1 5# \FLAG|DOUT~1_combout\ $end
$var wire 1 6# \FLAG|DOUT~0_combout\ $end
$var wire 1 7# \FLAG|DOUT~q\ $end
$var wire 1 8# \LOG_DESVIO|SelMuxPC[0]~0_combout\ $end
$var wire 1 9# \incrementaPC|Add0~5_sumout\ $end
$var wire 1 :# \MUX2|MUX_OUT[1]~1_combout\ $end
$var wire 1 ;# \PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 <# \ROM1|memROM~3_combout\ $end
$var wire 1 =# \LOG_DESVIO|SelMuxPC[1]~1_combout\ $end
$var wire 1 ># \incrementaPC|Add0~1_sumout\ $end
$var wire 1 ?# \MUX2|MUX_OUT[0]~0_combout\ $end
$var wire 1 @# \incrementaPC|Add0~14\ $end
$var wire 1 A# \incrementaPC|Add0~17_sumout\ $end
$var wire 1 B# \MUX2|MUX_OUT[4]~4_combout\ $end
$var wire 1 C# \incrementaPC|Add0~18\ $end
$var wire 1 D# \incrementaPC|Add0~21_sumout\ $end
$var wire 1 E# \MUX2|MUX_OUT[5]~5_combout\ $end
$var wire 1 F# \incrementaPC|Add0~22\ $end
$var wire 1 G# \incrementaPC|Add0~25_sumout\ $end
$var wire 1 H# \MUX2|MUX_OUT[6]~6_combout\ $end
$var wire 1 I# \incrementaPC|Add0~26\ $end
$var wire 1 J# \incrementaPC|Add0~29_sumout\ $end
$var wire 1 K# \MUX2|MUX_OUT[7]~7_combout\ $end
$var wire 1 L# \decoderInstru1|Equal5~0_combout\ $end
$var wire 1 M# \decoderInstru1|saida[1]~0_combout\ $end
$var wire 1 N# \decoderInstru1|Equal3~0_combout\ $end
$var wire 1 O# \decoderInstru1|Equal4~0_combout\ $end
$var wire 1 P# \REGA|DOUT\ [7] $end
$var wire 1 Q# \REGA|DOUT\ [6] $end
$var wire 1 R# \REGA|DOUT\ [5] $end
$var wire 1 S# \REGA|DOUT\ [4] $end
$var wire 1 T# \REGA|DOUT\ [3] $end
$var wire 1 U# \REGA|DOUT\ [2] $end
$var wire 1 V# \REGA|DOUT\ [1] $end
$var wire 1 W# \REGA|DOUT\ [0] $end
$var wire 1 X# \PC|DOUT\ [8] $end
$var wire 1 Y# \PC|DOUT\ [7] $end
$var wire 1 Z# \PC|DOUT\ [6] $end
$var wire 1 [# \PC|DOUT\ [5] $end
$var wire 1 \# \PC|DOUT\ [4] $end
$var wire 1 ]# \PC|DOUT\ [3] $end
$var wire 1 ^# \PC|DOUT\ [2] $end
$var wire 1 _# \PC|DOUT\ [1] $end
$var wire 1 `# \PC|DOUT\ [0] $end
$var wire 1 a# \REG_RET|DOUT\ [8] $end
$var wire 1 b# \REG_RET|DOUT\ [7] $end
$var wire 1 c# \REG_RET|DOUT\ [6] $end
$var wire 1 d# \REG_RET|DOUT\ [5] $end
$var wire 1 e# \REG_RET|DOUT\ [4] $end
$var wire 1 f# \REG_RET|DOUT\ [3] $end
$var wire 1 g# \REG_RET|DOUT\ [2] $end
$var wire 1 h# \REG_RET|DOUT\ [1] $end
$var wire 1 i# \REG_RET|DOUT\ [0] $end
$var wire 1 j# \incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 k# \incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 l# \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 m# \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 n# \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 o# \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 p# \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 q# \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 r# \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 s# \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 t# \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 u# \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 v# \RAM1|ALT_INV_ram~51_q\ $end
$var wire 1 w# \RAM1|ALT_INV_ram~83_q\ $end
$var wire 1 x# \RAM1|ALT_INV_ram~115_q\ $end
$var wire 1 y# \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 z# \RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 {# \RAM1|ALT_INV_ram~67_q\ $end
$var wire 1 |# \RAM1|ALT_INV_ram~99_q\ $end
$var wire 1 }# \RAM1|ALT_INV_ram~131_q\ $end
$var wire 1 ~# \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 !$ \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 "$ \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 #$ \RAM1|ALT_INV_ram~34_q\ $end
$var wire 1 $$ \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 %$ \RAM1|ALT_INV_ram~50_q\ $end
$var wire 1 &$ \RAM1|ALT_INV_ram~66_q\ $end
$var wire 1 '$ \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 ($ \RAM1|ALT_INV_ram~82_q\ $end
$var wire 1 )$ \RAM1|ALT_INV_ram~98_q\ $end
$var wire 1 *$ \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 +$ \RAM1|ALT_INV_ram~114_q\ $end
$var wire 1 ,$ \RAM1|ALT_INV_ram~130_q\ $end
$var wire 1 -$ \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 .$ \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 /$ \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 0$ \RAM1|ALT_INV_ram~49_q\ $end
$var wire 1 1$ \RAM1|ALT_INV_ram~81_q\ $end
$var wire 1 2$ \RAM1|ALT_INV_ram~113_q\ $end
$var wire 1 3$ \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 4$ \RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 5$ \RAM1|ALT_INV_ram~65_q\ $end
$var wire 1 6$ \RAM1|ALT_INV_ram~97_q\ $end
$var wire 1 7$ \RAM1|ALT_INV_ram~129_q\ $end
$var wire 1 8$ \REG_RET|ALT_INV_DOUT\ [7] $end
$var wire 1 9$ \REG_RET|ALT_INV_DOUT\ [6] $end
$var wire 1 :$ \REG_RET|ALT_INV_DOUT\ [5] $end
$var wire 1 ;$ \REG_RET|ALT_INV_DOUT\ [4] $end
$var wire 1 <$ \REG_RET|ALT_INV_DOUT\ [3] $end
$var wire 1 =$ \REG_RET|ALT_INV_DOUT\ [2] $end
$var wire 1 >$ \REG_RET|ALT_INV_DOUT\ [1] $end
$var wire 1 ?$ \REG_RET|ALT_INV_DOUT\ [0] $end
$var wire 1 @$ \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 A$ \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 B$ \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 C$ \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 D$ \decoderInstru1|ALT_INV_saida~4_combout\ $end
$var wire 1 E$ \decoderInstru1|ALT_INV_saida[4]~2_combout\ $end
$var wire 1 F$ \decoderInstru1|ALT_INV_Equal8~0_combout\ $end
$var wire 1 G$ \decoderInstru1|ALT_INV_saida~1_combout\ $end
$var wire 1 H$ \LOG_DESVIO|ALT_INV_SelMuxPC[1]~1_combout\ $end
$var wire 1 I$ \LOG_DESVIO|ALT_INV_SelMuxPC[0]~0_combout\ $end
$var wire 1 J$ \FLAG|ALT_INV_DOUT~q\ $end
$var wire 1 K$ \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 L$ \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 M$ \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 N$ \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 O$ \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 P$ \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 Q$ \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 R$ \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 S$ \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 T$ \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 U$ \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 V$ \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 W$ \ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 X$ \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 Y$ \ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 Z$ \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 [$ \ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 \$ \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 ]$ \ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 ^$ \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 _$ \ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 `$ \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 a$ \ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 b$ \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 c$ \ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 d$ \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 e$ \ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 f$ \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 g$ \incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 h$ \incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 i$ \incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 j$ \incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 k$ \incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 l$ \incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 m$ \PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 n$ \PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 o$ \PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 p$ \PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 q$ \REGA|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 r$ \REGA|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 s$ \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 t$ \RAM1|ALT_INV_ram~185_combout\ $end
$var wire 1 u$ \FLAG|ALT_INV_DOUT~1_combout\ $end
$var wire 1 v$ \decoderInstru1|ALT_INV_saida~7_combout\ $end
$var wire 1 w$ \decoderInstru1|ALT_INV_saida~6_combout\ $end
$var wire 1 x$ \gravar:detectorSub0|ALT_INV_saidaQ~q\ $end
$var wire 1 y$ \RAM1|ALT_INV_ram~176_combout\ $end
$var wire 1 z$ \RAM1|ALT_INV_ram~175_combout\ $end
$var wire 1 {$ \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 |$ \RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 }$ \RAM1|ALT_INV_ram~174_combout\ $end
$var wire 1 ~$ \RAM1|ALT_INV_ram~56_q\ $end
$var wire 1 !% \RAM1|ALT_INV_ram~72_q\ $end
$var wire 1 "% \RAM1|ALT_INV_ram~173_combout\ $end
$var wire 1 #% \RAM1|ALT_INV_ram~88_q\ $end
$var wire 1 $% \RAM1|ALT_INV_ram~104_q\ $end
$var wire 1 %% \RAM1|ALT_INV_ram~172_combout\ $end
$var wire 1 &% \RAM1|ALT_INV_ram~120_q\ $end
$var wire 1 '% \RAM1|ALT_INV_ram~136_q\ $end
$var wire 1 (% \RAM1|ALT_INV_ram~171_combout\ $end
$var wire 1 )% \RAM1|ALT_INV_ram~170_combout\ $end
$var wire 1 *% \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 +% \RAM1|ALT_INV_ram~55_q\ $end
$var wire 1 ,% \RAM1|ALT_INV_ram~87_q\ $end
$var wire 1 -% \RAM1|ALT_INV_ram~119_q\ $end
$var wire 1 .% \RAM1|ALT_INV_ram~169_combout\ $end
$var wire 1 /% \RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 0% \RAM1|ALT_INV_ram~71_q\ $end
$var wire 1 1% \RAM1|ALT_INV_ram~103_q\ $end
$var wire 1 2% \RAM1|ALT_INV_ram~135_q\ $end
$var wire 1 3% \RAM1|ALT_INV_ram~168_combout\ $end
$var wire 1 4% \RAM1|ALT_INV_ram~167_combout\ $end
$var wire 1 5% \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 6% \RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 7% \RAM1|ALT_INV_ram~166_combout\ $end
$var wire 1 8% \RAM1|ALT_INV_ram~54_q\ $end
$var wire 1 9% \RAM1|ALT_INV_ram~70_q\ $end
$var wire 1 :% \RAM1|ALT_INV_ram~165_combout\ $end
$var wire 1 ;% \RAM1|ALT_INV_ram~86_q\ $end
$var wire 1 <% \RAM1|ALT_INV_ram~102_q\ $end
$var wire 1 =% \RAM1|ALT_INV_ram~164_combout\ $end
$var wire 1 >% \RAM1|ALT_INV_ram~118_q\ $end
$var wire 1 ?% \RAM1|ALT_INV_ram~134_q\ $end
$var wire 1 @% \RAM1|ALT_INV_ram~163_combout\ $end
$var wire 1 A% \RAM1|ALT_INV_ram~162_combout\ $end
$var wire 1 B% \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 C% \RAM1|ALT_INV_ram~53_q\ $end
$var wire 1 D% \RAM1|ALT_INV_ram~85_q\ $end
$var wire 1 E% \RAM1|ALT_INV_ram~117_q\ $end
$var wire 1 F% \RAM1|ALT_INV_ram~161_combout\ $end
$var wire 1 G% \RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 H% \RAM1|ALT_INV_ram~69_q\ $end
$var wire 1 I% \RAM1|ALT_INV_ram~101_q\ $end
$var wire 1 J% \RAM1|ALT_INV_ram~133_q\ $end
$var wire 1 K% \RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 L% \RAM1|ALT_INV_ram~159_combout\ $end
$var wire 1 M% \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 N% \RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 O% \RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 P% \RAM1|ALT_INV_ram~52_q\ $end
$var wire 1 Q% \RAM1|ALT_INV_ram~68_q\ $end
$var wire 1 R% \RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 S% \RAM1|ALT_INV_ram~84_q\ $end
$var wire 1 T% \RAM1|ALT_INV_ram~100_q\ $end
$var wire 1 U% \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 V% \RAM1|ALT_INV_ram~116_q\ $end
$var wire 1 W% \RAM1|ALT_INV_ram~132_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0"
0#
0$
1%
0P
0S
1T
xU
1V
1W
1X
1Y
1Z
1[
x\
0+!
0,!
1-!
0.!
0/!
x0!
x1!
x2!
x3!
14!
x5!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
1A!
1B!
0C!
0D!
0E!
0F!
1G!
0H!
0I!
0J!
0K!
1L!
0M!
1N!
0O!
0P!
1Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
1m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
1""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
10"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
1H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
1Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
1|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
12#
03#
04#
05#
06#
07#
18#
09#
1:#
0;#
1<#
0=#
1>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
1j#
0k#
1s#
1t#
1u#
1v#
1w#
1x#
1y#
1z#
1{#
1|#
1}#
1~#
1!$
1"$
1#$
1$$
1%$
1&$
1'$
1($
1)$
1*$
1+$
1,$
1-$
1.$
1/$
10$
11$
12$
13$
14$
15$
16$
17$
1@$
1A$
1B$
1C$
0D$
1E$
1F$
1G$
1H$
0I$
1J$
0K$
1L$
1M$
1N$
1W$
1X$
1Y$
1Z$
1[$
1\$
1]$
1^$
1_$
1`$
1a$
1b$
1c$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
1k$
1l$
1m$
1n$
1o$
1p$
1q$
1r$
0s$
1t$
1u$
1v$
0w$
1x$
1y$
1z$
1{$
1|$
1}$
1~$
1!%
1"%
1#%
1$%
1%%
1&%
1'%
1(%
1)%
1*%
1+%
1,%
1-%
1.%
1/%
10%
11%
12%
13%
14%
15%
16%
17%
18%
19%
1:%
1;%
1<%
1=%
1>%
1?%
1@%
1A%
1B%
1C%
1D%
1E%
1F%
1G%
1H%
1I%
1J%
1K%
1L%
1M%
1N%
1O%
1P%
1Q%
1R%
1S%
1T%
1U%
1V%
1W%
x&
x'
x(
1)
x]
x^
x_
1`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
1|
1}
0~
0!!
1"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
xX#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
xa#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
1l#
1m#
1n#
1o#
1p#
1q#
1r#
18$
19$
1:$
1;$
1<$
1=$
1>$
1?$
1O$
1P$
1Q$
1R$
1S$
1T$
1U$
1V$
0*
0+
0,
0-
0.
0/
00
01
02
03
14
05
06
17
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0Q
1R
$end
#20000
0)
0`
04!
1s$
16!
18!
19!
1_#
1^#
1C!
1]#
1;#
1i#
0?$
0o$
0S$
0n$
0T$
0U$
0m$
1=!
1:!
1D!
1K!
1F!
19#
1@!
0<#
1K$
0N$
0j#
0k$
0B$
0@$
0A$
0l$
1g
1e
1f
0B!
0G!
0:#
0A!
08#
1F
1E
1D
1I$
1B!
1G!
1:#
1?#
0|
0"!
0}
0-!
0R
07
04
0%
#40000
1)
1`
14!
0s$
06!
08!
#60000
0)
0`
04!
1s$
16!
18!
1>!
1`#
0V$
0p$
1?!
0>#
1;!
1<#
0K$
1k#
0M$
1h
09#
1<!
0?#
1=#
1j#
1G
0=!
1E!
0H$
0:#
1l$
0B!
0G!
1?#
0F!
1@#
1k$
1{
1!!
1.!
1A#
0j$
1Q
16
1P
#80000
1)
1`
14!
0s$
06!
08!
#100000
0)
0`
04!
1s$
16!
18!
09!
0_#
0^#
0C!
0]#
0;#
1o$
1S$
1n$
1T$
1U$
1m$
1=!
0E!
0:!
1I!
1F!
0@#
1H!
19#
0<!
0<#
1K$
0j#
0L$
0k$
0C$
1A$
0l$
0g
0e
0f
0=!
0A#
0F!
1J!
18#
0=#
1O#
1k$
1j$
1l$
0F
0E
0D
1H$
0I$
0v$
1B!
1~
1+!
0{
0!!
0.!
1|
06
15
1$
1R
0Q
0P
#120000
1)
1`
14!
0s$
06!
08!
#140000
0)
0`
04!
1s$
16!
18!
1^#
1C!
0n$
0T$
1=!
0?!
1M$
0l$
1f
0L!
1M!
0N!
1U!
08#
0O#
1E
1I$
1D$
0E$
1w$
1O!
1R!
0m!
1~!
1#"
00"
1S!
1$"
1:#
0?#
0a$
0b$
0e$
0f$
0~
0+!
0|
1%!
1&!
11"
0H"
1n!
0""
1$!
1P!
1!"
0c$
0_$
1;
1:
05
0$
0R
0#"
1I"
0Z"
19
0]$
1a$
1["
0|"
0[$
1}"
02#
0Y$
13#
0W$
#160000
1)
1`
14!
0s$
06!
08!
#180000
0)
0`
04!
1s$
16!
18!
1_#
0>!
1W#
1U#
1;#
0`#
1V$
0o$
0p#
0r#
1p$
0U$
0I!
0O!
1j!
0R!
1m!
0~!
14"
1#"
09#
1<!
1:!
1>#
0;!
0@!
1V!
0t$
1N$
0k#
0A$
1j#
0a$
1b$
1e$
1f$
1C$
0h
1g
1p
1x
1r
1z
19#
0<!
0=!
1E!
15"
0n!
1""
1k!
0P!
0S!
0!"
0:#
0$"
1?#
0M!
1N!
1O!
0j!
1R!
0U!
1~!
04"
0#"
10"
1L#
1`!
0d$
1c$
0`$
1l$
0j#
0G
1F
13
11
1O
1M
1#"
1F!
1=!
0E!
1a$
0b$
0e$
0f$
0D$
1E$
1:#
0B!
16"
1l!
01"
1H"
05"
0k!
0l$
0k$
0a$
12"
1J"
1\"
1n"
1##
1P!
1S!
1!"
0F!
1d$
1`$
1_$
1$"
1G!
1B!
0I"
1Z"
1k$
1*!
0%!
0&!
02"
06"
0l!
1]$
0$!
0G!
0["
1|"
1?
0;
0:
0J"
1[$
09
0}"
12#
0\"
1Y$
03#
0n"
1W$
0##
#200000
1)
1`
14!
0s$
06!
08!
#220000
0)
0`
04!
1s$
16!
18!
1>!
1a!
1*"
1`#
0V$
0u#
0/$
0p$
0H!
1h!
1."
0>#
1;!
1@!
0V!
1<#
0K$
1t$
0N$
1k#
0t#
0.$
1L$
1h
09#
1<!
1i!
1/"
0?#
0`!
0J!
1L!
14#
0L#
1j#
1G
0=!
1E!
0G$
0w$
1v$
0s#
0-$
0:#
1l$
0O!
1j!
0R!
0~!
14"
0#"
1F!
0B!
0k$
1a$
1b$
1e$
1f$
0*!
1(!
15"
1k!
0P!
0S!
0!"
0$"
15#
1G!
0d$
0`$
0?
1=
0u$
16"
1l!
16#
#240000
1)
1`
14!
0s$
06!
08!
#260000
0)
0`
04!
1s$
16!
18!
19!
0_#
0^#
0>!
0C!
1]#
17#
0;#
0`#
1V$
1o$
0J$
0S$
1n$
1p$
1T$
1U$
0m$
1=!
0E!
1?!
0K!
0F!
1@#
1H!
19#
0<!
1>#
0;!
0<#
1K$
0k#
0j#
0L$
1k$
1B$
0M$
0l$
0h
0g
1/!
1e
0f
09#
0=!
1A#
1F!
0@#
1B!
0i!
0/"
0G!
1:#
1?#
1J!
04#
18#
1O#
0k$
0j$
1l$
1j#
0G
0F
0E
1D
1"
0A#
0I$
1G$
0v$
1s#
1-$
0:#
0B!
1B#
1G!
1j$
1O!
0j!
1R!
1~!
04"
1#"
0G!
1:#
0?#
0B#
0a$
0b$
0e$
0f$
1~
1+!
1|
0(!
05"
0k!
1P!
1S!
1!"
1$"
1d$
1`$
0=
15
1$
1R
06"
0l!
#280000
1)
1`
14!
0s$
06!
08!
#300000
0)
0`
04!
1s$
16!
18!
09!
1_#
0]#
1;#
0o$
1S$
0U$
1m$
0D!
1I!
1K!
0F!
19#
0@!
1N$
0j#
1k$
0B$
0C$
1@$
1g
0e
0h!
0."
1?#
1G!
0:#
1N#
0O#
1F
0D
1t#
1.$
0~
0+!
1#!
1,!
18
05
0$
1#
#320000
1)
1`
14!
0s$
06!
08!
#340000
0)
0`
04!
1s$
16!
18!
19!
0_#
1>!
1]#
0;#
1`#
0V$
1o$
0S$
0p$
1U$
0m$
0?!
1D!
0I!
1F!
0H!
09#
0>#
1;!
1@!
0N$
1k#
1j#
1L$
0k$
1C$
0@$
1M$
1h
0g
1e
19#
1h!
1."
0G!
0J!
0?#
08#
0N#
0j#
1G
0F
1D
1I$
1v$
0t#
0.$
1i!
1/"
1G!
1:#
0s#
0-$
0#!
0,!
0|
0O!
1j!
0R!
0~!
14"
0#"
08
0#
0R
1a$
1b$
1e$
1f$
15"
1k!
0P!
0S!
0!"
0$"
0d$
0`$
16"
1l!
#360000
1)
1`
14!
0s$
06!
08!
#380000
0)
0`
04!
1s$
16!
18!
1_#
0>!
1;#
0`#
1V$
0o$
1p$
0U$
1H!
09#
1<!
0:!
1>#
0;!
0k#
1A$
1j#
0L$
0h
1g
19#
0<!
1=!
1J!
0L!
1M!
0N!
1U!
0:#
0h!
0."
1?#
0l$
0j#
0G
1F
0=!
1t#
1.$
1D$
0E$
1w$
0v$
1:#
1B!
1l$
1O!
0j!
1R!
1$"
0i!
0/"
0B!
1s#
1-$
0e$
0f$
1%!
1&!
0k!
1$!
1P!
1d$
1;
1:
19
0l!
#400000
1)
1`
14!
0s$
06!
08!
#420000
0)
0`
04!
1s$
16!
18!
1>!
0W#
1`#
0V$
1r#
0p$
0H!
0O!
0R!
1:!
0>#
1;!
1<#
0K$
1k#
0A$
1e$
1f$
1L$
1h
0r
0z
09#
1<!
0P!
1h!
1~!
04"
1#"
0$"
1."
0?#
0J!
1L!
0M!
1N!
0U!
14#
1j#
1G
03
0O
1=!
0G$
0D$
1E$
0w$
1v$
0t#
0a$
0b$
0.$
0:#
05"
0l$
1i!
1!"
1/"
1$"
05#
1`$
1B!
1u$
0s#
0-$
1(!
0%!
0&!
06"
0$!
1O!
1R!
0m!
0~!
14"
0#"
06#
1=
0;
0:
1a$
1b$
0e$
0f$
09
15"
1n!
0""
1P!
1S!
0!"
0$"
0c$
0`$
1#"
00"
16"
1o!
0a$
11"
0H"
1$"
0_$
1I"
0Z"
12"
0]$
1["
0|"
1J"
0[$
1}"
02#
1\"
0Y$
13#
1n"
0W$
1##
#440000
1)
1`
14!
0s$
06!
08!
#460000
0)
0`
04!
1s$
16!
18!
0_#
1^#
0>!
1C!
07#
0;#
0`#
1V$
1o$
1J$
0n$
1p$
0T$
1U$
0=!
1E!
1?!
1H!
1I!
0K!
19#
0<!
1>#
0;!
0@!
0<#
1K$
1N$
0k#
0j#
1B$
0C$
0L$
0M$
1l$
0h
0g
0/!
1f
09#
1=!
0E!
0F!
1@#
0B!
0i!
0/"
1:#
1?#
1J!
04#
1N#
1k$
0l$
1j#
0G
0F
1E
0"
1A#
1F!
0@#
1G$
0v$
1s#
1-$
0:#
1B!
0G!
0k$
0j$
0O!
0R!
1m!
1~!
04"
0#"
10"
0A#
1B#
1G!
1j$
1a$
0b$
1e$
1f$
1#!
1,!
0(!
01"
1H"
05"
0n!
1""
0P!
0S!
1!"
0$"
0B#
1c$
1`$
1_$
0=
18
1#
1#"
0I"
1Z"
02"
06"
0o!
1]$
0a$
0["
1|"
1$"
0J"
1[$
0}"
12#
0\"
1Y$
03#
0n"
1W$
0##
#480000
1)
1`
14!
0s$
06!
08!
#500000
0)
0`
04!
1s$
16!
18!
1>!
1`#
0V$
0p$
0D!
1K!
0:!
0>#
1;!
1@!
0N$
1k#
1A$
0B$
1@$
1h
19#
0h!
0."
0?#
18#
0N#
1O#
0j#
1G
0I$
1t#
1.$
1:#
0:#
1?#
1~
1+!
0#!
0,!
1|
08
15
1$
0#
1R
#520000
1)
1`
14!
0s$
06!
08!
#540000
0)
0`
04!
1s$
16!
18!
#560000
