// Seed: 1925483920
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = {1{1}};
  wor  id_6 = 1;
  wire id_8;
endmodule
module module_1 (
    output uwire id_0,
    output supply0 id_1,
    input tri id_2,
    output tri1 id_3,
    output uwire id_4,
    input tri1 id_5,
    output tri1 id_6
);
  assign id_3 = 1'h0;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign modCall_1.id_6 = 0;
  tri id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20 = 1;
endmodule
