
---------- Begin Simulation Statistics ----------
final_tick                                 1139117200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 154525                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408912                       # Number of bytes of host memory used
host_op_rate                                   269859                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.80                       # Real time elapsed on the host
host_tick_rate                               82526972                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2132886                       # Number of instructions simulated
sim_ops                                       3724854                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001139                       # Number of seconds simulated
sim_ticks                                  1139117200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               451492                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25732                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            479249                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             245834                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          451492                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           205658                       # Number of indirect misses.
system.cpu.branchPred.lookups                  508959                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13060                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        13107                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2432427                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1975436                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             25860                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     358930                       # Number of branches committed
system.cpu.commit.bw_lim_events                618587                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             926                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          914479                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2132886                       # Number of instructions committed
system.cpu.commit.committedOps                3724854                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2423926                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.536703                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.722703                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1203396     49.65%     49.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       189612      7.82%     57.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       176099      7.27%     64.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       236232      9.75%     74.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       618587     25.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2423926                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      78413                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                11038                       # Number of function calls committed.
system.cpu.commit.int_insts                   3667270                       # Number of committed integer instructions.
system.cpu.commit.loads                        511821                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        21033      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2924707     78.52%     79.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1619      0.04%     79.13% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38776      1.04%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3161      0.08%     80.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1520      0.04%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6430      0.17%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11617      0.31%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12610      0.34%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7593      0.20%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1308      0.04%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          491437     13.19%     94.55% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         169830      4.56%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20384      0.55%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12829      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3724854                       # Class of committed instruction
system.cpu.commit.refs                         694480                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2132886                       # Number of Instructions Simulated
system.cpu.committedOps                       3724854                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.335183                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.335183                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8207                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33771                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49103                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4437                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1053437                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4867952                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   318923                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1184867                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  25922                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 90902                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      597474                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2108                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      203137                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           176                       # TLB misses on write requests
system.cpu.fetch.Branches                      508959                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    252271                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2291813                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5075                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2926822                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  167                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           850                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   51844                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.178720                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             355282                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             258894                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.027751                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2674051                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.927186                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930257                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1276988     47.75%     47.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    77011      2.88%     50.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    61854      2.31%     52.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    80117      3.00%     55.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1178081     44.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2674051                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    127129                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    70100                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    224585200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    224584800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    224584800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    224584800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    224584800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    224584800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8904400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8904400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       639200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       638800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       638800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       638800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4868000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4888000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4675600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4638800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     81651600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     81608800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     81628800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     81698400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1713531600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          173743                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                30582                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   390374                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.500978                       # Inst execution rate
system.cpu.iew.exec_refs                       802380                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     203122                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  703463                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                631849                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1241                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               605                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               214238                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4639287                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                599258                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             36983                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4274476                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3261                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9444                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25922                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15574                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           592                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            41081                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          277                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       120026                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        31578                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             77                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        22030                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8552                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5939660                       # num instructions consuming a value
system.cpu.iew.wb_count                       4251614                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.568353                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3375825                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.492950                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4258901                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6625331                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3666506                       # number of integer regfile writes
system.cpu.ipc                               0.748961                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.748961                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27630      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3368774     78.14%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1662      0.04%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42860      0.99%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4817      0.11%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1572      0.04%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7124      0.17%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15410      0.36%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14488      0.34%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8228      0.19%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2426      0.06%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               583826     13.54%     94.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              191797      4.45%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26594      0.62%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14254      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4311462                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   96057                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              193591                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        92390                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             137549                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4187775                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11122532                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4159224                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5416236                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4637660                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4311462                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1627                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          914422                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             19151                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            701                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1357103                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2674051                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.612333                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.667862                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1214548     45.42%     45.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              182827      6.84%     52.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              313464     11.72%     63.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              351141     13.13%     77.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              612071     22.89%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2674051                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.513966                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      252416                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           401                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             13682                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4651                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               631849                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              214238                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1618558                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    855                       # number of misc regfile writes
system.cpu.numCycles                          2847794                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     70                       # Number of system calls
system.cpu.rename.BlockCycles                  854045                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5068302                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               37                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47639                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   370928                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15858                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4818                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12495207                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4788535                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6503969                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1215357                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  83041                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  25922                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                183870                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1435644                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            162499                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7602446                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          23929                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1084                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    210585                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1152                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6444672                       # The number of ROB reads
system.cpu.rob.rob_writes                     9529782                       # The number of ROB writes
system.cpu.timesIdled                            2100                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        19330                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          448                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          39940                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              449                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          615                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            615                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               85                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9674                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23473                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1139117200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12453                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1360                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8314                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1346                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1346                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12453                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        37272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        37272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  37272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       970176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       970176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  970176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13799                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13799    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13799                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11589477                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29950123                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1139117200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18549                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4197                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24905                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                884                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2061                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2061                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18549                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        10274                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50273                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   60547                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       224512                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1275904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1500416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10659                       # Total snoops (count)
system.l2bus.snoopTraffic                       87232                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              31266                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014744                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120795                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30806     98.53%     98.53% # Request fanout histogram
system.l2bus.snoop_fanout::1                      459      1.47%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                31266                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20519199                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19709815                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4213998                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1139117200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1139117200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       248008                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           248008                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       248008                       # number of overall hits
system.cpu.icache.overall_hits::total          248008                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4261                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4261                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4261                       # number of overall misses
system.cpu.icache.overall_misses::total          4261                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    192107600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    192107600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    192107600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    192107600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       252269                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       252269                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       252269                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       252269                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016891                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016891                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016891                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016891                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45085.097395                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45085.097395                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45085.097395                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45085.097395                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           76                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          750                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          750                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          750                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          750                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3511                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3511                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3511                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3511                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    154549200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    154549200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    154549200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    154549200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.013918                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013918                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.013918                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013918                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 44018.570208                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44018.570208                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 44018.570208                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44018.570208                       # average overall mshr miss latency
system.cpu.icache.replacements                   3255                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       248008                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          248008                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4261                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4261                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    192107600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    192107600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       252269                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       252269                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016891                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016891                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45085.097395                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45085.097395                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          750                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          750                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3511                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3511                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    154549200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    154549200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.013918                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013918                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 44018.570208                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44018.570208                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1139117200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1139117200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.563769                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              240422                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3255                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             73.862366                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.563769                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990483                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990483                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            508049                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           508049                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1139117200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1139117200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1139117200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       702805                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           702805                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       702805                       # number of overall hits
system.cpu.dcache.overall_hits::total          702805                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35099                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35099                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35099                       # number of overall misses
system.cpu.dcache.overall_misses::total         35099                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1705092400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1705092400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1705092400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1705092400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       737904                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       737904                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       737904                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       737904                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.047566                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047566                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.047566                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047566                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48579.515086                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48579.515086                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48579.515086                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48579.515086                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29236                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               720                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.605556                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1864                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2837                       # number of writebacks
system.cpu.dcache.writebacks::total              2837                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22457                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22457                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22457                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22457                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12642                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12642                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12642                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4457                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17099                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    583251600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    583251600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    583251600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    254897698                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    838149298                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017132                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017132                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017132                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023172                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46136.022781                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46136.022781                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46136.022781                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57190.419116                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49017.445348                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16075                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       522235                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          522235                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33000                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33000                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1599481200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1599481200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       555235                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       555235                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059434                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059434                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48469.127273                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48469.127273                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22418                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22418                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10582                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10582                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    481297200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    481297200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019059                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019059                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45482.630883                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45482.630883                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       180570                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         180570                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2099                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2099                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    105611200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    105611200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       182669                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       182669                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011491                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011491                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50315.007146                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50315.007146                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2060                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2060                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101954400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101954400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011277                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011277                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49492.427184                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49492.427184                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4457                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4457                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    254897698                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    254897698                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57190.419116                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57190.419116                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1139117200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1139117200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           978.613742                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              639815                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16075                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.801866                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   749.132027                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   229.481714                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.731574                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.224103                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.955677                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          223                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          801                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          448                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          330                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.217773                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.782227                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1492907                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1492907                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1139117200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1466                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4934                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          911                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7311                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1466                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4934                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          911                       # number of overall hits
system.l2cache.overall_hits::total               7311                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2042                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7708                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3546                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13296                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2042                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7708                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3546                       # number of overall misses
system.l2cache.overall_misses::total            13296                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    137988400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    526331200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    244804344                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    909123944                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    137988400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    526331200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    244804344                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    909123944                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3508                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12642                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4457                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20607                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3508                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12642                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4457                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20607                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.582098                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.609714                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.795602                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.645218                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.582098                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.609714                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.795602                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.645218                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67575.122429                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68283.757135                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69036.758037                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68375.747894                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67575.122429                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68283.757135                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69036.758037                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68375.747894                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    6                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1360                       # number of writebacks
system.l2cache.writebacks::total                 1360                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            7                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           10                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             17                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            7                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           10                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            17                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2042                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7701                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3536                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13279                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2042                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7701                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3536                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          520                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13799                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    121652400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    464459200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    216124753                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    802236353                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    121652400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    464459200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    216124753                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     31121116                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    833357469                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.582098                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.609160                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.793359                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.644393                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.582098                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.609160                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.793359                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.669627                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59575.122429                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60311.543955                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61121.253676                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60413.913171                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59575.122429                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60311.543955                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61121.253676                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59848.300000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60392.598667                       # average overall mshr miss latency
system.l2cache.replacements                      9772                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2837                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2837                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2837                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2837                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          351                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          351                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          520                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          520                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     31121116                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     31121116                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59848.300000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59848.300000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          715                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              715                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1346                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1346                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     93429200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     93429200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2061                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2061                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.653081                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.653081                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69412.481426                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69412.481426                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1346                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1346                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82661200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82661200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.653081                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.653081                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61412.481426                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61412.481426                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1466                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4219                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          911                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6596                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2042                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6362                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3546                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11950                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    137988400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    432902000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    244804344                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    815694744                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3508                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10581                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4457                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18546                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.582098                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.601266                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.795602                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.644344                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67575.122429                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68044.954417                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69036.758037                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68258.974393                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           10                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           17                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2042                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6355                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3536                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11933                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    121652400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    381798000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    216124753                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    719575153                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.582098                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.600605                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.793359                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.643427                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59575.122429                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60078.363493                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61121.253676                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60301.278220                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1139117200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1139117200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3728.436755                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26619                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9772                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.724007                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    16.294941                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   309.203968                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2360.207882                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   913.176921                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   129.553043                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003978                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.075489                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.576223                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.222944                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.031629                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.910263                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1138                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2958                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          140                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          986                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          794                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2097                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.277832                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.722168                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               333284                       # Number of tag accesses
system.l2cache.tags.data_accesses              333284                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1139117200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          130688                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          492864                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       226304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        33280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              883136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       130688                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         130688                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        87040                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            87040                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2042                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7701                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3536                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          520                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13799                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1360                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1360                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          114727440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          432671897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    198666125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     29215607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              775281069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     114727440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         114727440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        76410048                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              76410048                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        76410048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         114727440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         432671897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    198666125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     29215607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             851691117                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1144699600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               29755646                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408912                       # Number of bytes of host memory used
host_op_rate                                 51912048                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.07                       # Real time elapsed on the host
host_tick_rate                               77593681                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2138294                       # Number of instructions simulated
sim_ops                                       3733990                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000006                       # Number of seconds simulated
sim_ticks                                     5582400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                  731                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                86                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               706                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                154                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             731                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              577                       # Number of indirect misses.
system.cpu.branchPred.lookups                     801                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      42                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           70                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     15721                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     3890                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                86                       # The number of times a branch was mispredicted
system.cpu.commit.branches                        365                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1490                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            2717                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 5408                       # Number of instructions committed
system.cpu.commit.committedOps                   9136                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples         7761                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.177168                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.561678                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         4147     53.43%     53.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1352     17.42%     70.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          492      6.34%     77.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          280      3.61%     80.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1490     19.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         7761                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        386                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                      8944                       # Number of committed integer instructions.
system.cpu.commit.loads                          1209                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           59      0.65%      0.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             6867     75.16%     75.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     75.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.54%     76.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.20%     76.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.35%     76.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.26%     77.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.37%     77.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.53%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.26%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.20%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1093     11.96%     90.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            682      7.46%     97.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      1.27%     99.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.79%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              9136                       # Class of committed instruction
system.cpu.commit.refs                           1963                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        5408                       # Number of Instructions Simulated
system.cpu.committedOps                          9136                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.580621                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.580621                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            9                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           11                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           24                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            12                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  3397                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  12723                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     1756                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      2828                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                     95                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   449                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        1474                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         843                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                         801                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                       707                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          6426                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    27                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                           7945                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     190                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.057395                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               2004                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                196                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.569289                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples               8525                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.628974                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.903695                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     4766     55.91%     55.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      160      1.88%     57.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      226      2.65%     60.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      217      2.55%     62.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     3156     37.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                 8525                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       667                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      411                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)       535600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)       536000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)       536000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)       536000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)       536000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)       535600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        23600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        24400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        23600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       233600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       239600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       237600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       238400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total        4310400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            5431                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  104                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                      451                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.769991                       # Inst execution rate
system.cpu.iew.exec_refs                         2314                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        843                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1944                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  1588                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 19                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 4                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  900                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               11853                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  1471                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               141                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 10746                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                     95                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    21                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               57                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          379                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          147                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              9                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect           92                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             12                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     21148                       # num instructions consuming a value
system.cpu.iew.wb_count                         10676                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.396160                       # average fanout of values written-back
system.cpu.iew.wb_producers                      8378                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.764976                       # insts written-back per cycle
system.cpu.iew.wb_sent                          10710                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    20812                       # number of integer regfile reads
system.cpu.int_regfile_writes                    9024                       # number of integer regfile writes
system.cpu.ipc                               0.387504                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.387504                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               111      1.02%      1.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  8039     73.84%     74.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     74.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    56      0.51%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  38      0.35%     75.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.29%     76.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   34      0.31%     76.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   73      0.67%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   72      0.66%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  32      0.29%     77.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 28      0.26%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1330     12.22%     90.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 774      7.11%     97.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             185      1.70%     99.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             83      0.76%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  10887                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     579                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1164                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          547                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                994                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  10197                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              29199                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        10129                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             13585                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      11833                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     10887                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  20                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            2717                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                64                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         4177                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples          8525                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.277067                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.511553                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                4250     49.85%     49.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1016     11.92%     61.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1187     13.92%     75.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 791      9.28%     84.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1281     15.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total            8525                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.780095                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                         707                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                87                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                7                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 1588                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 900                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    3274                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            13956                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    2206                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 11619                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    485                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     1967                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     37                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    10                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 46038                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  12410                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               15558                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      3046                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    426                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                     95                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   925                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     3938                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups               954                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            23782                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            286                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 20                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1017                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             20                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        18124                       # The number of ROB reads
system.cpu.rob.rob_writes                       24470                       # The number of ROB writes
system.cpu.timesIdled                              44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           97                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            194                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                5                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           62                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           126                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      5582400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 64                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict               58                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            64                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         4352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         4352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    4352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                64                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      64    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  64                       # Request fanout histogram
system.membus.reqLayer2.occupancy               56807                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             136593                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      5582400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  97                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            12                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               150                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             97                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          192                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side           99                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     291                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         4096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     6720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                65                       # Total snoops (count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                162                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.030864                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.173486                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      157     96.91%     96.91% # Request fanout histogram
system.l2bus.snoop_fanout::1                        5      3.09%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  162                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               39600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                86792                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               76800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.4                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         5582400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      5582400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          641                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              641                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          641                       # number of overall hits
system.cpu.icache.overall_hits::total             641                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           66                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             66                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           66                       # number of overall misses
system.cpu.icache.overall_misses::total            66                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      3070400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3070400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      3070400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3070400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst          707                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          707                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst          707                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          707                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.093352                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.093352                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.093352                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.093352                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46521.212121                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46521.212121                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46521.212121                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46521.212121                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           64                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           64                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           64                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           64                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      3006400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3006400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      3006400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3006400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.090523                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.090523                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.090523                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.090523                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        46975                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        46975                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        46975                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        46975                       # average overall mshr miss latency
system.cpu.icache.replacements                     64                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          641                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             641                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           66                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            66                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      3070400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3070400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst          707                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          707                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.093352                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.093352                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46521.212121                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46521.212121                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           64                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      3006400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3006400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.090523                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.090523                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        46975                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        46975                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5582400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      5582400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 769                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                64                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.015625                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              1478                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             1478                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      5582400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      5582400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      5582400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         2116                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2116                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2116                       # number of overall hits
system.cpu.dcache.overall_hits::total            2116                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           52                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             52                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           52                       # number of overall misses
system.cpu.dcache.overall_misses::total            52                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2485200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2485200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2485200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2485200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         2168                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2168                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         2168                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2168                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.023985                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023985                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.023985                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.023985                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47792.307692                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47792.307692                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47792.307692                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47792.307692                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks            8                       # number of writebacks
system.cpu.dcache.writebacks::total                 8                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           27                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           27                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           25                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           25                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            8                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1194000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1194000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1194000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       406791                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1600791                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011531                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011531                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011531                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015221                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        47760                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        47760                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        47760                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50848.875000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48508.818182                       # average overall mshr miss latency
system.cpu.dcache.replacements                     33                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1362                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1362                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           52                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            52                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2485200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2485200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1414                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1414                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.036775                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.036775                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47792.307692                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47792.307692                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           25                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1194000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1194000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017680                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017680                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        47760                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        47760                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          754                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            754                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          754                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          754                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            8                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            8                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       406791                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       406791                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50848.875000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 50848.875000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5582400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      5582400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 912                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                33                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.636364                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   797.838349                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   226.161651                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.779139                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.220861                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          227                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          797                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          409                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          343                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.221680                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.778320                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              4369                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             4369                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      5582400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              23                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data               8                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  33                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             23                       # number of overall hits
system.l2cache.overall_hits::.cpu.data              8                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            2                       # number of overall hits
system.l2cache.overall_hits::total                 33                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            41                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            17                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            6                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                64                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           41                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           17                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            6                       # number of overall misses
system.l2cache.overall_misses::total               64                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2736400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1096800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       385193                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      4218393                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2736400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1096800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       385193                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      4218393                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           64                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           25                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            8                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              97                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           64                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           25                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            8                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             97                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.640625                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.680000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.750000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.659794                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.640625                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.680000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.750000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.659794                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66741.463415                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64517.647059                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 64198.833333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65912.390625                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66741.463415                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64517.647059                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 64198.833333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65912.390625                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              4                       # number of writebacks
system.l2cache.writebacks::total                    4                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           41                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           17                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            6                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           64                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           41                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           17                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            6                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           64                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      2408400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       960800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       337193                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      3706393                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      2408400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       960800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       337193                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      3706393                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.640625                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.680000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.750000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.659794                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.640625                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.680000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.750000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.659794                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58741.463415                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56517.647059                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56198.833333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57912.390625                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58741.463415                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56517.647059                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56198.833333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57912.390625                       # average overall mshr miss latency
system.l2cache.replacements                        65                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks            8                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            8                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks            8                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            8                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           23                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           33                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           41                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           17                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           64                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2736400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1096800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       385193                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      4218393                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           64                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           25                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            8                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           97                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.640625                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.680000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.750000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.659794                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66741.463415                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64517.647059                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 64198.833333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65912.390625                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           41                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           17                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           64                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      2408400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       960800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       337193                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      3706393                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.640625                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.680000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.750000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.659794                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58741.463415                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56517.647059                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56198.833333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57912.390625                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5582400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      5582400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    167                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   65                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.569231                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    42.765836                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1096.366011                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1833.544424                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1010.162079                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   113.161651                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010441                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.267667                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.447643                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.246622                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.027627                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1116                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2980                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          135                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          963                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          723                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2131                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.272461                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.727539                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1617                       # Number of tag accesses
system.l2cache.tags.data_accesses                1617                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      5582400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            2624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                4096                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         2624                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           2624                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              256                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               41                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               17                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            6                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   64                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   4                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          470048725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          194898252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     68787618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              733734594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     470048725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         470048725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        45858412                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              45858412                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        45858412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         470048725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         194898252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     68787618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             779593007                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1172675200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                7804286                       # Simulator instruction rate (inst/s)
host_mem_usage                                4414032                       # Number of bytes of host memory used
host_op_rate                                 13647692                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.28                       # Real time elapsed on the host
host_tick_rate                              100833034                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2164630                       # Number of instructions simulated
sim_ops                                       3786286                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000028                       # Number of seconds simulated
sim_ticks                                    27975600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 8003                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               991                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              7503                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2362                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8003                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5641                       # Number of indirect misses.
system.cpu.branchPred.lookups                    8896                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     622                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          817                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     32364                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    19055                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1016                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       5424                       # Number of branches committed
system.cpu.commit.bw_lim_events                  7838                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              74                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           17339                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                26336                       # Number of instructions committed
system.cpu.commit.committedOps                  52296                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        41100                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.272409                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.618572                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        22638     55.08%     55.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3914      9.52%     64.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3100      7.54%     72.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3610      8.78%     80.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         7838     19.07%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        41100                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2535                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  419                       # Number of function calls committed.
system.cpu.commit.int_insts                     50743                       # Number of committed integer instructions.
system.cpu.commit.loads                          7161                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          295      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            39015     74.60%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              19      0.04%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              138      0.26%     75.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            124      0.24%     75.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            128      0.24%     75.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              54      0.10%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             391      0.75%     76.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             312      0.60%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            495      0.95%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            28      0.05%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            6619     12.66%     91.05% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           3814      7.29%     98.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          542      1.04%     99.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          322      0.62%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             52296                       # Class of committed instruction
system.cpu.commit.refs                          11297                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       26336                       # Number of Instructions Simulated
system.cpu.committedOps                         52296                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.655642                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.655642                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           54                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           88                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          176                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            28                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 11776                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  76891                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    12707                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     19644                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1024                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1028                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        8794                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            56                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4861                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        8896                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      5521                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         30900                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   369                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          41227                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           165                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2048                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.127197                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              14054                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2984                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.589471                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              46179                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.786137                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.912843                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    23470     50.82%     50.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1488      3.22%     54.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1247      2.70%     56.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1396      3.02%     59.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    18578     40.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                46179                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      4117                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2283                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      3174800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      3174800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      3174400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      3174400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      3174400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      3174800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        37200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        36400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        33600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        33200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        32800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        33200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       150800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       150800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       152400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       152800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1418400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1422000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1421600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1412400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       25535200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           23760                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1256                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     6195                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.899269                       # Inst execution rate
system.cpu.iew.exec_refs                        13636                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       4855                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    6960                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  9702                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                140                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                47                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 5530                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               69620                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  8781                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1531                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 62894                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     22                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    21                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1024                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    61                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              384                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2543                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1394                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              8                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1087                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            169                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     68092                       # num instructions consuming a value
system.cpu.iew.wb_count                         62149                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.625521                       # average fanout of values written-back
system.cpu.iew.wb_producers                     42593                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.888617                       # insts written-back per cycle
system.cpu.iew.wb_sent                          62421                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    92312                       # number of integer regfile reads
system.cpu.int_regfile_writes                   48925                       # number of integer regfile writes
system.cpu.ipc                               0.376557                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.376557                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               587      0.91%      0.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 47617     73.91%     74.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   19      0.03%     74.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   165      0.26%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 182      0.28%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 150      0.23%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   74      0.11%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  457      0.71%     76.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  395      0.61%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 518      0.80%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 73      0.11%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 8396     13.03%     91.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                4645      7.21%     98.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             728      1.13%     99.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            416      0.65%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  64422                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3157                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                6347                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3023                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               4427                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  60678                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             169074                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        59126                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             82535                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      69378                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     64422                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 242                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           17334                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               395                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            168                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        22403                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         46179                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.395050                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.608601                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               23352     50.57%     50.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3809      8.25%     58.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                4739     10.26%     69.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                5981     12.95%     82.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8298     17.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           46179                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.921117                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        5551                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            60                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               136                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              262                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 9702                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                5530                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   27085                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     72                       # number of misc regfile writes
system.cpu.numCycles                            69939                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                    8462                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 59757                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    191                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    13477                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    139                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    29                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                188948                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  74504                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               83599                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     19823                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1175                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1024                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1759                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    23866                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5131                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           110942                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1634                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 89                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1576                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             97                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       102897                       # The number of ROB reads
system.cpu.rob.rob_writes                      144386                       # The number of ROB writes
system.cpu.timesIdled                             277                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          664                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           59                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1327                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               59                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            5                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              5                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                3                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          347                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           731                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     27975600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                374                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           26                       # Transaction distribution
system.membus.trans_dist::CleanEvict              321                       # Transaction distribution
system.membus.trans_dist::ReadExReq                10                       # Transaction distribution
system.membus.trans_dist::ReadExResp               10                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           374                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1115                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1115                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1115                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        26240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        26240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   26240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               384                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     384    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 384                       # Request fanout histogram
system.membus.reqLayer2.occupancy              334422                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             829178                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     27975600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 651                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            76                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               979                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 12                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                12                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            652                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1378                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          612                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1990                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        29376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        16256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    45632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               395                       # Total snoops (count)
system.l2bus.snoopTraffic                        1664                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1059                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.057602                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.233098                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      998     94.24%     94.24% # Request fanout histogram
system.l2bus.snoop_fanout::1                       61      5.76%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1059                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              244800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               582766                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              550800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        27975600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     27975600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         4959                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4959                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4959                       # number of overall hits
system.cpu.icache.overall_hits::total            4959                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          562                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            562                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          562                       # number of overall misses
system.cpu.icache.overall_misses::total           562                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     25105200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25105200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     25105200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25105200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         5521                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5521                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         5521                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5521                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.101793                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.101793                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.101793                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.101793                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44671.174377                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44671.174377                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44671.174377                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44671.174377                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          102                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          102                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          102                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          102                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          460                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          460                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          460                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          460                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20157600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20157600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20157600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20157600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.083318                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.083318                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.083318                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.083318                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 43820.869565                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43820.869565                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 43820.869565                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43820.869565                       # average overall mshr miss latency
system.cpu.icache.replacements                    459                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4959                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4959                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          562                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           562                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     25105200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25105200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         5521                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5521                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.101793                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.101793                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44671.174377                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44671.174377                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          102                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          102                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          460                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          460                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20157600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20157600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.083318                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.083318                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43820.869565                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43820.869565                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27975600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     27975600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               16451                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               715                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             23.008392                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             11501                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            11501                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     27975600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     27975600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     27975600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        12210                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            12210                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        12210                       # number of overall hits
system.cpu.dcache.overall_hits::total           12210                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          315                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            315                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          315                       # number of overall misses
system.cpu.dcache.overall_misses::total           315                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     13360400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     13360400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     13360400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     13360400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        12525                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        12525                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        12525                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        12525                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.025150                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025150                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.025150                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025150                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42413.968254                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42413.968254                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42413.968254                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42413.968254                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          117                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          108                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.400000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          108                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                33                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           50                       # number of writebacks
system.cpu.dcache.writebacks::total                50                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          148                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          148                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          167                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          167                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          167                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           37                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          204                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      7113200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      7113200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      7113200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1822765                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      8935965                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013333                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013333                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013333                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016287                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42594.011976                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42594.011976                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42594.011976                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 49263.918919                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43803.750000                       # average overall mshr miss latency
system.cpu.dcache.replacements                    204                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         8080                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            8080                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          303                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           303                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     12657200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12657200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         8383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         8383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.036145                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.036145                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41772.937294                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41772.937294                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          148                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          148                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          155                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          155                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6419600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6419600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018490                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018490                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41416.774194                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41416.774194                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         4130                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           4130                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       703200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       703200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         4142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002897                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002897                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        58600                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        58600                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           12                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       693600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       693600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002897                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002897                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        57800                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        57800                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           37                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           37                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      1822765                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      1822765                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 49263.918919                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 49263.918919                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27975600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     27975600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               93740                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1228                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.335505                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   808.717297                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   215.282703                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.789763                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.210237                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          199                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          825                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          310                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          420                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.194336                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.805664                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             25254                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            25254                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     27975600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             197                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              72                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           12                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 281                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            197                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             72                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           12                       # number of overall hits
system.l2cache.overall_hits::total                281                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           263                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            95                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           25                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               383                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          263                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           95                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           25                       # number of overall misses
system.l2cache.overall_misses::total              383                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17948000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      6302800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      1697577                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     25948377                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17948000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      6302800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      1697577                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     25948377                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          460                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          167                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           37                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             664                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          460                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          167                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           37                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            664                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.571739                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.568862                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.675676                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.576807                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.571739                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.568862                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.675676                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.576807                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68243.346008                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66345.263158                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67903.080000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67750.331593                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68243.346008                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66345.263158                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67903.080000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67750.331593                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             26                       # number of writebacks
system.l2cache.writebacks::total                   26                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          263                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           95                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           25                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          383                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          263                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           95                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           25                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          385                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15852000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      5542800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1497577                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     22892377                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15852000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      5542800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1497577                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       123197                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     23015574                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.571739                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.568862                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.675676                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.576807                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.571739                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.568862                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.675676                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.579819                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60273.764259                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58345.263158                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59903.080000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59771.219321                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60273.764259                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58345.263158                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59903.080000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 61598.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59780.711688                       # average overall mshr miss latency
system.l2cache.replacements                       392                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           50                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           50                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           50                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           50                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           14                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           14                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       123197                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       123197                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 61598.500000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 61598.500000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            2                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                2                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           10                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             10                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       662400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       662400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           12                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.833333                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        66240                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        66240                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           10                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           10                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       582400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       582400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.833333                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        58240                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        58240                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          197                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           70                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          279                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          263                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           85                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           25                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          373                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17948000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      5640400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      1697577                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     25285977                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          460                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          155                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           37                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          652                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.571739                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.548387                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.675676                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.572086                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68243.346008                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66357.647059                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67903.080000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67790.823056                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          263                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           85                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           25                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          373                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15852000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      4960400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1497577                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     22309977                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.571739                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.548387                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.675676                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.572086                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60273.764259                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58357.647059                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59903.080000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59812.270777                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27975600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     27975600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14798                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4488                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.297237                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    44.686913                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1221.349323                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1771.430316                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   946.210624                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   112.322824                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010910                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.298181                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.432478                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.231008                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.027423                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          995                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3101                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           96                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          881                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          718                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2162                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.242920                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.757080                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                11000                       # Number of tag accesses
system.l2cache.tags.data_accesses               11000                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     27975600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            6080                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               24576                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16768                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16768                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1664                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1664                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              262                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               95                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           25                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  384                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            26                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  26                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          599379459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          217332247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     57192696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      4575416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              878479818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     599379459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         599379459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        59480404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              59480404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        59480404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         599379459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         217332247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     57192696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      4575416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             937960222                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
