DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
libraryRefs [
"ieee"
]
)
version "27.1"
appVersion "2019.2 (Build 5)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 30,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 42,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
m 1
decl (Decl
n "phaseIn"
t "signed"
b "(phaseBitNb-1 downto 0)"
o 1
suid 22,0
)
)
uid 387,0
)
*15 (LogPort
port (LogicalPort
decl (Decl
n "phaseOut"
t "signed"
b "(phaseBitNb-1 downto 0)"
o 2
suid 23,0
)
)
uid 389,0
)
*16 (LogPort
port (LogicalPort
m 1
decl (Decl
n "stepAngle"
t "signed"
b "(phaseBitNb-1 downto 0)"
o 3
suid 24,0
)
)
uid 391,0
)
*17 (LogPort
port (LogicalPort
m 1
decl (Decl
n "xIn"
t "unsigned"
b "(sineBitNb-1-1 downto 0)"
o 4
suid 25,0
)
)
uid 393,0
)
*18 (LogPort
port (LogicalPort
m 1
decl (Decl
n "xInShifted"
t "unsigned"
b "(sineBitNb-1-1 downto 0)"
o 5
suid 26,0
)
)
uid 395,0
)
*19 (LogPort
port (LogicalPort
decl (Decl
n "xOut"
t "unsigned"
b "(sineBitNb-1-1 downto 0)"
o 6
suid 27,0
)
)
uid 397,0
)
*20 (LogPort
port (LogicalPort
m 1
decl (Decl
n "yIn"
t "unsigned"
b "(sineBitNb-1-1 downto 0)"
o 7
suid 28,0
)
)
uid 399,0
)
*21 (LogPort
port (LogicalPort
m 1
decl (Decl
n "yInShifted"
t "unsigned"
b "(sineBitNb-1-1 downto 0)"
o 8
suid 29,0
)
)
uid 401,0
)
*22 (LogPort
port (LogicalPort
decl (Decl
n "yOut"
t "unsigned"
b "(sineBitNb-1-1 downto 0)"
o 9
suid 30,0
)
)
uid 403,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 55,0
optionalChildren [
*23 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *24 (MRCItem
litem &1
pos 9
dimension 20
)
uid 57,0
optionalChildren [
*25 (MRCItem
litem &2
pos 0
dimension 20
uid 58,0
)
*26 (MRCItem
litem &3
pos 1
dimension 23
uid 59,0
)
*27 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 60,0
)
*28 (MRCItem
litem &14
pos 0
dimension 20
uid 388,0
)
*29 (MRCItem
litem &15
pos 1
dimension 20
uid 390,0
)
*30 (MRCItem
litem &16
pos 2
dimension 20
uid 392,0
)
*31 (MRCItem
litem &17
pos 3
dimension 20
uid 394,0
)
*32 (MRCItem
litem &18
pos 4
dimension 20
uid 396,0
)
*33 (MRCItem
litem &19
pos 5
dimension 20
uid 398,0
)
*34 (MRCItem
litem &20
pos 6
dimension 20
uid 400,0
)
*35 (MRCItem
litem &21
pos 7
dimension 20
uid 402,0
)
*36 (MRCItem
litem &22
pos 8
dimension 20
uid 404,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 61,0
optionalChildren [
*37 (MRCItem
litem &5
pos 0
dimension 20
uid 62,0
)
*38 (MRCItem
litem &7
pos 1
dimension 50
uid 63,0
)
*39 (MRCItem
litem &8
pos 2
dimension 100
uid 64,0
)
*40 (MRCItem
litem &9
pos 3
dimension 50
uid 65,0
)
*41 (MRCItem
litem &10
pos 4
dimension 100
uid 66,0
)
*42 (MRCItem
litem &11
pos 5
dimension 100
uid 67,0
)
*43 (MRCItem
litem &12
pos 6
dimension 50
uid 68,0
)
*44 (MRCItem
litem &13
pos 7
dimension 80
uid 69,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 56,0
vaOverrides [
]
)
]
)
uid 41,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *45 (LEmptyRow
)
uid 71,0
optionalChildren [
*46 (RefLabelRowHdr
)
*47 (TitleRowHdr
)
*48 (FilterRowHdr
)
*49 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*50 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*51 (GroupColHdr
tm "GroupColHdrMgr"
)
*52 (NameColHdr
tm "GenericNameColHdrMgr"
)
*53 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*54 (InitColHdr
tm "GenericValueColHdrMgr"
)
*55 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*56 (EolColHdr
tm "GenericEolColHdrMgr"
)
*57 (LogGeneric
generic (GiElement
name "phaseBitNb"
type "positive"
value ""
)
uid 206,0
)
*58 (LogGeneric
generic (GiElement
name "sineBitNb"
type "positive"
value ""
)
uid 208,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 83,0
optionalChildren [
*59 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *60 (MRCItem
litem &45
pos 2
dimension 20
)
uid 85,0
optionalChildren [
*61 (MRCItem
litem &46
pos 0
dimension 20
uid 86,0
)
*62 (MRCItem
litem &47
pos 1
dimension 23
uid 87,0
)
*63 (MRCItem
litem &48
pos 2
hidden 1
dimension 20
uid 88,0
)
*64 (MRCItem
litem &57
pos 0
dimension 20
uid 207,0
)
*65 (MRCItem
litem &58
pos 1
dimension 20
uid 209,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 89,0
optionalChildren [
*66 (MRCItem
litem &49
pos 0
dimension 20
uid 90,0
)
*67 (MRCItem
litem &51
pos 1
dimension 50
uid 91,0
)
*68 (MRCItem
litem &52
pos 2
dimension 100
uid 92,0
)
*69 (MRCItem
litem &53
pos 3
dimension 100
uid 93,0
)
*70 (MRCItem
litem &54
pos 4
dimension 50
uid 94,0
)
*71 (MRCItem
litem &55
pos 5
dimension 50
uid 95,0
)
*72 (MRCItem
litem &56
pos 6
dimension 80
uid 96,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 84,0
vaOverrides [
]
)
]
)
uid 70,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\dev\\eln_gitlab\\eln_labs\\Prefs\\..\\COR_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\dev\\eln_gitlab\\eln_labs\\Prefs\\..\\COR_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\dev\\eln_gitlab\\eln_labs\\Prefs\\..\\COR_test\\hds\\cordic@add@sub_tester\\interface.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\dev\\eln_gitlab\\eln_labs\\Prefs\\..\\COR_test\\hds\\cordic@add@sub_tester\\interface.user"
)
(vvPair
variable "SourceDir"
value "C:\\dev\\eln_gitlab\\eln_labs\\Prefs\\..\\COR_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "interface"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\dev\\eln_gitlab\\eln_labs\\Prefs\\..\\COR_test\\hds\\cordic@add@sub_tester"
)
(vvPair
variable "d_logical"
value "C:\\dev\\eln_gitlab\\eln_labs\\Prefs\\..\\COR_test\\hds\\cordicAddSub_tester"
)
(vvPair
variable "date"
value "08.11.2021"
)
(vvPair
variable "day"
value "lun."
)
(vvPair
variable "day_long"
value "lundi"
)
(vvPair
variable "dd"
value "08"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "cordicAddSub_tester"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "interface"
)
(vvPair
variable "f_logical"
value "interface"
)
(vvPair
variable "f_noext"
value "interface"
)
(vvPair
variable "graphical_source_author"
value "loic.frachebo"
)
(vvPair
variable "graphical_source_date"
value "08.11.2021"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE7281"
)
(vvPair
variable "graphical_source_time"
value "12:44:03"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE7281"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "COR_test"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../COR_test/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/ElN/COR_test/work"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "cordicAddSub_tester"
)
(vvPair
variable "month"
value "nov."
)
(vvPair
variable "month_long"
value "novembre"
)
(vvPair
variable "p"
value "C:\\dev\\eln_gitlab\\eln_labs\\Prefs\\..\\COR_test\\hds\\cordic@add@sub_tester\\interface"
)
(vvPair
variable "p_logical"
value "C:\\dev\\eln_gitlab\\eln_labs\\Prefs\\..\\COR_test\\hds\\cordicAddSub_tester\\interface"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ActelPath"
value "$ACTEL_HOME"
)
(vvPair
variable "task_ActelProjectPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "this_ext"
value "<TBD>"
)
(vvPair
variable "this_file"
value "interface"
)
(vvPair
variable "this_file_logical"
value "interface"
)
(vvPair
variable "time"
value "12:44:03"
)
(vvPair
variable "unit"
value "cordicAddSub_tester"
)
(vvPair
variable "user"
value "loic.frachebo"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "interface"
)
(vvPair
variable "year"
value "2021"
)
(vvPair
variable "yy"
value "21"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 40,0
optionalChildren [
*73 (SymbolBody
uid 8,0
optionalChildren [
*74 (CptPort
uid 342,0
ps "OnEdgeStrategy"
shape (Triangle
uid 343,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30625,5250,31375,6000"
)
tg (CPTG
uid 344,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 345,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "30300,7000,31700,13000"
st "phaseIn"
ju 2
blo "31500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 346,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4400,72000,5200"
st "phaseIn    : OUT    signed (phaseBitNb-1 downto 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "phaseIn"
t "signed"
b "(phaseBitNb-1 downto 0)"
o 1
suid 22,0
)
)
)
*75 (CptPort
uid 347,0
ps "OnEdgeStrategy"
shape (Triangle
uid 348,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56625,5250,57375,6000"
)
tg (CPTG
uid 349,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 350,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "56300,7000,57700,14000"
st "phaseOut"
ju 2
blo "57500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 351,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2000,72000,2800"
st "phaseOut   : IN     signed (phaseBitNb-1 downto 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "phaseOut"
t "signed"
b "(phaseBitNb-1 downto 0)"
o 2
suid 23,0
)
)
)
*76 (CptPort
uid 352,0
ps "OnEdgeStrategy"
shape (Triangle
uid 353,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32625,5250,33375,6000"
)
tg (CPTG
uid 354,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 355,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "32300,7000,33700,14100"
st "stepAngle"
ju 2
blo "33500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 356,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,5200,72000,6000"
st "stepAngle  : OUT    signed (phaseBitNb-1 downto 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "stepAngle"
t "signed"
b "(phaseBitNb-1 downto 0)"
o 3
suid 24,0
)
)
)
*77 (CptPort
uid 357,0
ps "OnEdgeStrategy"
shape (Triangle
uid 358,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22625,5250,23375,6000"
)
tg (CPTG
uid 359,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 360,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "22300,7000,23700,9800"
st "xIn"
ju 2
blo "23500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 361,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6000,73500,6800"
st "xIn        : OUT    unsigned (sineBitNb-1-1 downto 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "xIn"
t "unsigned"
b "(sineBitNb-1-1 downto 0)"
o 4
suid 25,0
)
)
)
*78 (CptPort
uid 362,0
ps "OnEdgeStrategy"
shape (Triangle
uid 363,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24625,5250,25375,6000"
)
tg (CPTG
uid 364,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 365,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "24300,7000,25700,15000"
st "xInShifted"
ju 2
blo "25500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 366,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6800,73500,7600"
st "xInShifted : OUT    unsigned (sineBitNb-1-1 downto 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "xInShifted"
t "unsigned"
b "(sineBitNb-1-1 downto 0)"
o 5
suid 26,0
)
)
)
*79 (CptPort
uid 367,0
ps "OnEdgeStrategy"
shape (Triangle
uid 368,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60625,5250,61375,6000"
)
tg (CPTG
uid 369,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 370,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "60300,7000,61700,10800"
st "xOut"
ju 2
blo "61500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 371,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2800,73500,3600"
st "xOut       : IN     unsigned (sineBitNb-1-1 downto 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "xOut"
t "unsigned"
b "(sineBitNb-1-1 downto 0)"
o 6
suid 27,0
)
)
)
*80 (CptPort
uid 372,0
ps "OnEdgeStrategy"
shape (Triangle
uid 373,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26625,5250,27375,6000"
)
tg (CPTG
uid 374,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 375,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "26300,7000,27700,9800"
st "yIn"
ju 2
blo "27500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 376,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,7600,73500,8400"
st "yIn        : OUT    unsigned (sineBitNb-1-1 downto 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "yIn"
t "unsigned"
b "(sineBitNb-1-1 downto 0)"
o 7
suid 28,0
)
)
)
*81 (CptPort
uid 377,0
ps "OnEdgeStrategy"
shape (Triangle
uid 378,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28625,5250,29375,6000"
)
tg (CPTG
uid 379,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 380,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "28300,7000,29700,15000"
st "yInShifted"
ju 2
blo "29500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 381,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,8400,72500,9200"
st "yInShifted : OUT    unsigned (sineBitNb-1-1 downto 0)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "yInShifted"
t "unsigned"
b "(sineBitNb-1-1 downto 0)"
o 8
suid 29,0
)
)
)
*82 (CptPort
uid 382,0
ps "OnEdgeStrategy"
shape (Triangle
uid 383,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58625,5250,59375,6000"
)
tg (CPTG
uid 384,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 385,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "58300,7000,59700,10800"
st "yOut"
ju 2
blo "59500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 386,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,3600,73500,4400"
st "yOut       : IN     unsigned (sineBitNb-1-1 downto 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "yOut"
t "unsigned"
b "(sineBitNb-1-1 downto 0)"
o 9
suid 30,0
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,69000,14000"
)
oxt "15000,6000,57000,14000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
)
xt "36000,8800,41700,10000"
st "COR_test"
blo "36000,9800"
)
second (Text
uid 12,0
va (VaSet
)
xt "36000,10000,48000,11200"
st "cordicAddSub_tester"
blo "36000,11000"
)
)
gi *83 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "Verdana,8,0"
)
xt "19000,6000,29300,10000"
st "Generic Declarations

phaseBitNb positive   
sineBitNb  positive   "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "phaseBitNb"
type "positive"
value ""
)
(GiElement
name "sineBitNb"
type "positive"
value ""
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sF 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *84 (PackageList
uid 16,0
stg "VerticalLayoutStrategy"
textVec [
*85 (Text
uid 17,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*86 (MLText
uid 18,0
va (VaSet
font "Verdana,8,0"
)
xt "0,1000,13600,4000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
windowSize "226,100,1242,790"
viewArea "-500,-500,71230,48820"
cachedDiagramExtent "0,0,69000,14000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "200,200,2500,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
)
xt "1000,1000,5200,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName "COR_test"
entityName "cordicAddSub_tb"
viewName "struct.bd"
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,31000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "20350,14800,25650,16000"
st "<library>"
blo "20350,15800"
)
second (Text
va (VaSet
)
xt "20350,16000,24250,17200"
st "<cell>"
blo "20350,17000"
)
)
gi *87 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,12000,9700,13000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sIVOD 1
sF 0
)
portVis (PortSigDisplay
sTC 0
sIVOD 1
sF 0
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,750,2900,2150"
st "In0"
blo "0,1950"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "In0"
t "unsigned"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,750,5300,2150"
st "Buffer0"
blo "0,1950"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Buffer0"
t "unsigned"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *88 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "42000,0,49000,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,8,1"
)
xt "42000,1000,45400,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "42000,9200,45000,10200"
st "User:"
blo "42000,10000"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "42000,0,49600,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,10200,44000,10200"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 404,0
activeModelName "Symbol:GEN"
)
