# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: E:/code/verilog/lab4/lab4.srcs/sources_1/ip/lcd_controller_0/lcd_controller_0.xci
# IP: The module: 'lcd_controller_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# IP: e:/code/verilog/lab4/lab4.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/font_rom.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==font_rom || ORIG_REF_NAME==font_rom} -quiet] -quiet

# IP: e:/code/verilog/lab4/lab4.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/rst_rom.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==rst_rom || ORIG_REF_NAME==rst_rom} -quiet] -quiet

# IP: e:/code/verilog/lab4/lab4.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/text_bram.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==text_bram || ORIG_REF_NAME==text_bram} -quiet] -quiet

# XDC: e:/code/verilog/lab4/lab4.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/font_rom_ooc.xdc

# XDC: e:/code/verilog/lab4/lab4.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/rst_rom_ooc.xdc

# XDC: e:/code/verilog/lab4/lab4.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/text_bram_ooc.xdc

# IP: E:/code/verilog/lab4/lab4.srcs/sources_1/ip/lcd_controller_0/lcd_controller_0.xci
# IP: The module: 'lcd_controller_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# IP: e:/code/verilog/lab4/lab4.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/font_rom.xci
#dup# set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==font_rom || ORIG_REF_NAME==font_rom} -quiet] -quiet

# IP: e:/code/verilog/lab4/lab4.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/rst_rom.xci
#dup# set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==rst_rom || ORIG_REF_NAME==rst_rom} -quiet] -quiet

# IP: e:/code/verilog/lab4/lab4.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/text_bram.xci
#dup# set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==text_bram || ORIG_REF_NAME==text_bram} -quiet] -quiet

# XDC: e:/code/verilog/lab4/lab4.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/font_rom_ooc.xdc

# XDC: e:/code/verilog/lab4/lab4.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/rst_rom_ooc.xdc

# XDC: e:/code/verilog/lab4/lab4.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/text_bram_ooc.xdc
