INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_4/project_4.srcs/sources_1/new/xor_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xor_gate
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_4/project_4.srcs/sources_1/new/and_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and_gate
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_4/project_4.srcs/sources_1/new/or_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity or_gate
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_4/project_4.srcs/sources_1/new/Mux21.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux21
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_1/project_1.srcs/sources_1/new/HAS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HAS
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_1/project_1.srcs/sources_1/new/xor_gate_array.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xor_gate_array
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_1/project_1.srcs/sources_1/new/or_gate_array.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity or_gate_array
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_4/project_4.srcs/sources_1/new/Mux41.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux41
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_4/project_4.srcs/sources_1/new/Inv_array.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inv_array
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_1/project_1.srcs/sources_1/new/FABYHA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FABYHA
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_4/project_4.srcs/sources_1/new/BS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BS
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_4/project_4.srcs/sources_1/new/and_gate_array.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and_gate_array
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_4/project_4.srcs/sources_1/new/ALUSTR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUSTR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_4/project_4.srcs/sim_1/new/ALUTESTM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUTESTM
