
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//free_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010f0 <.init>:
  4010f0:	stp	x29, x30, [sp, #-16]!
  4010f4:	mov	x29, sp
  4010f8:	bl	401a20 <ferror@plt+0x750>
  4010fc:	ldp	x29, x30, [sp], #16
  401100:	ret

Disassembly of section .plt:

0000000000401110 <_exit@plt-0x20>:
  401110:	stp	x16, x30, [sp, #-16]!
  401114:	adrp	x16, 415000 <ferror@plt+0x13d30>
  401118:	ldr	x17, [x16, #4088]
  40111c:	add	x16, x16, #0xff8
  401120:	br	x17
  401124:	nop
  401128:	nop
  40112c:	nop

0000000000401130 <_exit@plt>:
  401130:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401134:	ldr	x17, [x16]
  401138:	add	x16, x16, #0x0
  40113c:	br	x17

0000000000401140 <fputs@plt>:
  401140:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401144:	ldr	x17, [x16, #8]
  401148:	add	x16, x16, #0x8
  40114c:	br	x17

0000000000401150 <exit@plt>:
  401150:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401154:	ldr	x17, [x16, #16]
  401158:	add	x16, x16, #0x10
  40115c:	br	x17

0000000000401160 <error@plt>:
  401160:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401164:	ldr	x17, [x16, #24]
  401168:	add	x16, x16, #0x18
  40116c:	br	x17

0000000000401170 <strtod@plt>:
  401170:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401174:	ldr	x17, [x16, #32]
  401178:	add	x16, x16, #0x20
  40117c:	br	x17

0000000000401180 <meminfo@plt>:
  401180:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401184:	ldr	x17, [x16, #40]
  401188:	add	x16, x16, #0x28
  40118c:	br	x17

0000000000401190 <__cxa_atexit@plt>:
  401190:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401194:	ldr	x17, [x16, #48]
  401198:	add	x16, x16, #0x30
  40119c:	br	x17

00000000004011a0 <__fpending@plt>:
  4011a0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4011a4:	ldr	x17, [x16, #56]
  4011a8:	add	x16, x16, #0x38
  4011ac:	br	x17

00000000004011b0 <snprintf@plt>:
  4011b0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4011b4:	ldr	x17, [x16, #64]
  4011b8:	add	x16, x16, #0x40
  4011bc:	br	x17

00000000004011c0 <fclose@plt>:
  4011c0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4011c4:	ldr	x17, [x16, #72]
  4011c8:	add	x16, x16, #0x48
  4011cc:	br	x17

00000000004011d0 <bindtextdomain@plt>:
  4011d0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4011d4:	ldr	x17, [x16, #80]
  4011d8:	add	x16, x16, #0x50
  4011dc:	br	x17

00000000004011e0 <__libc_start_main@plt>:
  4011e0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4011e4:	ldr	x17, [x16, #88]
  4011e8:	add	x16, x16, #0x58
  4011ec:	br	x17

00000000004011f0 <__gmon_start__@plt>:
  4011f0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4011f4:	ldr	x17, [x16, #96]
  4011f8:	add	x16, x16, #0x60
  4011fc:	br	x17

0000000000401200 <abort@plt>:
  401200:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401204:	ldr	x17, [x16, #104]
  401208:	add	x16, x16, #0x68
  40120c:	br	x17

0000000000401210 <textdomain@plt>:
  401210:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401214:	ldr	x17, [x16, #112]
  401218:	add	x16, x16, #0x70
  40121c:	br	x17

0000000000401220 <getopt_long@plt>:
  401220:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401224:	ldr	x17, [x16, #120]
  401228:	add	x16, x16, #0x78
  40122c:	br	x17

0000000000401230 <__ctype_b_loc@plt>:
  401230:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401234:	ldr	x17, [x16, #128]
  401238:	add	x16, x16, #0x80
  40123c:	br	x17

0000000000401240 <strtol@plt>:
  401240:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401244:	ldr	x17, [x16, #136]
  401248:	add	x16, x16, #0x88
  40124c:	br	x17

0000000000401250 <fflush@plt>:
  401250:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401254:	ldr	x17, [x16, #144]
  401258:	add	x16, x16, #0x90
  40125c:	br	x17

0000000000401260 <usleep@plt>:
  401260:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401264:	ldr	x17, [x16, #152]
  401268:	add	x16, x16, #0x98
  40126c:	br	x17

0000000000401270 <dcgettext@plt>:
  401270:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401274:	ldr	x17, [x16, #160]
  401278:	add	x16, x16, #0xa0
  40127c:	br	x17

0000000000401280 <printf@plt>:
  401280:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401284:	ldr	x17, [x16, #168]
  401288:	add	x16, x16, #0xa8
  40128c:	br	x17

0000000000401290 <__errno_location@plt>:
  401290:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401294:	ldr	x17, [x16, #176]
  401298:	add	x16, x16, #0xb0
  40129c:	br	x17

00000000004012a0 <putchar@plt>:
  4012a0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4012a4:	ldr	x17, [x16, #184]
  4012a8:	add	x16, x16, #0xb8
  4012ac:	br	x17

00000000004012b0 <fprintf@plt>:
  4012b0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4012b4:	ldr	x17, [x16, #192]
  4012b8:	add	x16, x16, #0xc0
  4012bc:	br	x17

00000000004012c0 <setlocale@plt>:
  4012c0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4012c4:	ldr	x17, [x16, #200]
  4012c8:	add	x16, x16, #0xc8
  4012cc:	br	x17

00000000004012d0 <ferror@plt>:
  4012d0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4012d4:	ldr	x17, [x16, #208]
  4012d8:	add	x16, x16, #0xd0
  4012dc:	br	x17

Disassembly of section .text:

00000000004012e0 <.text>:
  4012e0:	stp	x29, x30, [sp, #-144]!
  4012e4:	mov	x29, sp
  4012e8:	stp	x21, x22, [sp, #32]
  4012ec:	adrp	x21, 416000 <ferror@plt+0x14d30>
  4012f0:	mov	w22, w0
  4012f4:	adrp	x0, 416000 <ferror@plt+0x14d30>
  4012f8:	stp	x23, x24, [sp, #48]
  4012fc:	mov	x24, x1
  401300:	ldr	x1, [x21, #344]
  401304:	str	x1, [x0, #248]
  401308:	adrp	x1, 404000 <ferror@plt+0x2d30>
  40130c:	mov	w0, #0x6                   	// #6
  401310:	add	x1, x1, #0x4fe
  401314:	stp	x19, x20, [sp, #16]
  401318:	adrp	x19, 404000 <ferror@plt+0x2d30>
  40131c:	stp	x25, x26, [sp, #64]
  401320:	add	x19, x19, #0x568
  401324:	adrp	x26, 404000 <ferror@plt+0x2d30>
  401328:	stp	x27, x28, [sp, #80]
  40132c:	adrp	x25, 404000 <ferror@plt+0x2d30>
  401330:	adrp	x27, 404000 <ferror@plt+0x2d30>
  401334:	stp	d8, d9, [sp, #96]
  401338:	add	x26, x26, #0x790
  40133c:	add	x25, x25, #0x618
  401340:	str	wzr, [sp, #140]
  401344:	bl	4012c0 <setlocale@plt>
  401348:	adrp	x1, 404000 <ferror@plt+0x2d30>
  40134c:	add	x1, x1, #0x556
  401350:	mov	x0, x19
  401354:	bl	4011d0 <bindtextdomain@plt>
  401358:	mov	x0, x19
  40135c:	add	x27, x27, #0x780
  401360:	bl	401210 <textdomain@plt>
  401364:	mov	w23, #0x0                   	// #0
  401368:	adrp	x0, 402000 <ferror@plt+0xd30>
  40136c:	add	x0, x0, #0x3e4
  401370:	bl	4040c0 <ferror@plt+0x2df0>
  401374:	mov	w20, #0x0                   	// #0
  401378:	adrp	x0, 404000 <ferror@plt+0x2d30>
  40137c:	mov	w19, #0x0                   	// #0
  401380:	ldr	s8, [x0, #2608]
  401384:	adrp	x0, 404000 <ferror@plt+0x2d30>
  401388:	ldr	d9, [x0, #2616]
  40138c:	mov	x3, x26
  401390:	mov	x2, x25
  401394:	mov	x1, x24
  401398:	mov	w0, w22
  40139c:	mov	x4, #0x0                   	// #0
  4013a0:	bl	401220 <getopt_long@plt>
  4013a4:	cmn	w0, #0x1
  4013a8:	b.ne	40177c <ferror@plt+0x4ac>  // b.any
  4013ac:	adrp	x0, 404000 <ferror@plt+0x2d30>
  4013b0:	add	x0, x0, #0x682
  4013b4:	str	x0, [sp, #120]
  4013b8:	adrp	x0, 404000 <ferror@plt+0x2d30>
  4013bc:	add	x0, x0, #0x6d2
  4013c0:	str	x0, [sp, #112]
  4013c4:	bl	401180 <meminfo@plt>
  4013c8:	and	w25, w19, #0x8
  4013cc:	mov	w2, #0x5                   	// #5
  4013d0:	tbz	w19, #3, 4019b0 <ferror@plt+0x6e0>
  4013d4:	adrp	x1, 404000 <ferror@plt+0x2d30>
  4013d8:	add	x1, x1, #0x626
  4013dc:	mov	x0, #0x0                   	// #0
  4013e0:	bl	401270 <dcgettext@plt>
  4013e4:	bl	401280 <printf@plt>
  4013e8:	adrp	x22, 404000 <ferror@plt+0x2d30>
  4013ec:	mov	w0, #0xa                   	// #10
  4013f0:	bl	4012a0 <putchar@plt>
  4013f4:	ldr	x1, [sp, #112]
  4013f8:	mov	w2, #0x5                   	// #5
  4013fc:	add	x22, x22, #0x6d7
  401400:	mov	x0, #0x0                   	// #0
  401404:	adrp	x28, 416000 <ferror@plt+0x14d30>
  401408:	adrp	x21, 404000 <ferror@plt+0x2d30>
  40140c:	bl	401270 <dcgettext@plt>
  401410:	mov	x1, x0
  401414:	mov	x0, x22
  401418:	bl	401280 <printf@plt>
  40141c:	ldr	x0, [x28, #384]
  401420:	mov	w2, w20
  401424:	add	x21, x21, #0x6dc
  401428:	mov	w1, w19
  40142c:	adrp	x26, 416000 <ferror@plt+0x14d30>
  401430:	adrp	x24, 416000 <ferror@plt+0x14d30>
  401434:	bl	401e6c <ferror@plt+0xb9c>
  401438:	mov	x1, x0
  40143c:	mov	x0, x21
  401440:	bl	401280 <printf@plt>
  401444:	ldr	x0, [x26, #336]
  401448:	mov	w2, w20
  40144c:	mov	w1, w19
  401450:	adrp	x27, 416000 <ferror@plt+0x14d30>
  401454:	bl	401e6c <ferror@plt+0xb9c>
  401458:	mov	x1, x0
  40145c:	mov	x0, x21
  401460:	bl	401280 <printf@plt>
  401464:	ldr	x0, [x24, #360]
  401468:	mov	w2, w20
  40146c:	mov	w1, w19
  401470:	bl	401e6c <ferror@plt+0xb9c>
  401474:	mov	x1, x0
  401478:	mov	x0, x21
  40147c:	bl	401280 <printf@plt>
  401480:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401484:	mov	w2, w20
  401488:	mov	w1, w19
  40148c:	ldr	x0, [x0, #312]
  401490:	bl	401e6c <ferror@plt+0xb9c>
  401494:	mov	x1, x0
  401498:	mov	x0, x21
  40149c:	bl	401280 <printf@plt>
  4014a0:	adrp	x0, 416000 <ferror@plt+0x14d30>
  4014a4:	cbz	w25, 4019b8 <ferror@plt+0x6e8>
  4014a8:	ldr	x0, [x0, #280]
  4014ac:	mov	w2, w20
  4014b0:	mov	w1, w19
  4014b4:	bl	401e6c <ferror@plt+0xb9c>
  4014b8:	mov	x1, x0
  4014bc:	mov	x0, x21
  4014c0:	bl	401280 <printf@plt>
  4014c4:	ldr	x0, [x27, #328]
  4014c8:	mov	w2, w20
  4014cc:	mov	w1, w19
  4014d0:	bl	401e6c <ferror@plt+0xb9c>
  4014d4:	mov	x1, x0
  4014d8:	mov	x0, x21
  4014dc:	bl	401280 <printf@plt>
  4014e0:	adrp	x0, 416000 <ferror@plt+0x14d30>
  4014e4:	mov	w2, w20
  4014e8:	mov	w1, w19
  4014ec:	ldr	x0, [x0, #296]
  4014f0:	bl	401e6c <ferror@plt+0xb9c>
  4014f4:	mov	x1, x0
  4014f8:	mov	x0, x21
  4014fc:	bl	401280 <printf@plt>
  401500:	mov	w0, #0xa                   	// #10
  401504:	bl	4012a0 <putchar@plt>
  401508:	tbz	w19, #2, 401624 <ferror@plt+0x354>
  40150c:	mov	w2, #0x5                   	// #5
  401510:	adrp	x27, 416000 <ferror@plt+0x14d30>
  401514:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401518:	mov	x0, #0x0                   	// #0
  40151c:	add	x1, x1, #0x6e2
  401520:	bl	401270 <dcgettext@plt>
  401524:	mov	x1, x0
  401528:	mov	x0, x22
  40152c:	bl	401280 <printf@plt>
  401530:	adrp	x25, 416000 <ferror@plt+0x14d30>
  401534:	ldr	x0, [x27, #376]
  401538:	mov	w2, w20
  40153c:	mov	w1, w19
  401540:	bl	401e6c <ferror@plt+0xb9c>
  401544:	mov	x1, x0
  401548:	mov	x0, x21
  40154c:	bl	401280 <printf@plt>
  401550:	ldr	x3, [x27, #376]
  401554:	mov	w2, w20
  401558:	ldr	x0, [x25, #240]
  40155c:	mov	w1, w19
  401560:	adrp	x27, 416000 <ferror@plt+0x14d30>
  401564:	sub	x0, x3, x0
  401568:	bl	401e6c <ferror@plt+0xb9c>
  40156c:	mov	x1, x0
  401570:	mov	x0, x21
  401574:	bl	401280 <printf@plt>
  401578:	ldr	x0, [x25, #240]
  40157c:	mov	w2, w20
  401580:	mov	w1, w19
  401584:	adrp	x25, 416000 <ferror@plt+0x14d30>
  401588:	bl	401e6c <ferror@plt+0xb9c>
  40158c:	mov	x1, x0
  401590:	mov	x0, x21
  401594:	bl	401280 <printf@plt>
  401598:	mov	w0, #0xa                   	// #10
  40159c:	bl	4012a0 <putchar@plt>
  4015a0:	mov	w2, #0x5                   	// #5
  4015a4:	adrp	x1, 404000 <ferror@plt+0x2d30>
  4015a8:	mov	x0, #0x0                   	// #0
  4015ac:	add	x1, x1, #0x6e7
  4015b0:	bl	401270 <dcgettext@plt>
  4015b4:	mov	x1, x0
  4015b8:	mov	x0, x22
  4015bc:	bl	401280 <printf@plt>
  4015c0:	ldr	x0, [x27, #320]
  4015c4:	mov	w2, w20
  4015c8:	mov	w1, w19
  4015cc:	bl	401e6c <ferror@plt+0xb9c>
  4015d0:	mov	x1, x0
  4015d4:	mov	x0, x21
  4015d8:	bl	401280 <printf@plt>
  4015dc:	ldr	x3, [x27, #320]
  4015e0:	mov	w2, w20
  4015e4:	ldr	x0, [x25, #288]
  4015e8:	mov	w1, w19
  4015ec:	sub	x0, x3, x0
  4015f0:	bl	401e6c <ferror@plt+0xb9c>
  4015f4:	mov	x1, x0
  4015f8:	mov	x0, x21
  4015fc:	bl	401280 <printf@plt>
  401600:	ldr	x0, [x25, #288]
  401604:	mov	w2, w20
  401608:	mov	w1, w19
  40160c:	bl	401e6c <ferror@plt+0xb9c>
  401610:	mov	x1, x0
  401614:	mov	x0, x21
  401618:	bl	401280 <printf@plt>
  40161c:	mov	w0, #0xa                   	// #10
  401620:	bl	4012a0 <putchar@plt>
  401624:	mov	w2, #0x5                   	// #5
  401628:	adrp	x1, 404000 <ferror@plt+0x2d30>
  40162c:	mov	x0, #0x0                   	// #0
  401630:	add	x1, x1, #0x6ed
  401634:	adrp	x27, 416000 <ferror@plt+0x14d30>
  401638:	bl	401270 <dcgettext@plt>
  40163c:	mov	x1, x0
  401640:	mov	x0, x22
  401644:	bl	401280 <printf@plt>
  401648:	adrp	x25, 416000 <ferror@plt+0x14d30>
  40164c:	ldr	x0, [x27, #368]
  401650:	mov	w2, w20
  401654:	mov	w1, w19
  401658:	bl	401e6c <ferror@plt+0xb9c>
  40165c:	mov	x1, x0
  401660:	mov	x0, x21
  401664:	bl	401280 <printf@plt>
  401668:	ldr	x0, [x25, #304]
  40166c:	mov	w2, w20
  401670:	mov	w1, w19
  401674:	bl	401e6c <ferror@plt+0xb9c>
  401678:	mov	x1, x0
  40167c:	mov	x0, x21
  401680:	bl	401280 <printf@plt>
  401684:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401688:	mov	w2, w20
  40168c:	mov	w1, w19
  401690:	ldr	x0, [x0, #352]
  401694:	bl	401e6c <ferror@plt+0xb9c>
  401698:	mov	x1, x0
  40169c:	mov	x0, x21
  4016a0:	bl	401280 <printf@plt>
  4016a4:	mov	w0, #0xa                   	// #10
  4016a8:	bl	4012a0 <putchar@plt>
  4016ac:	tbz	w19, #4, 401748 <ferror@plt+0x478>
  4016b0:	mov	w2, #0x5                   	// #5
  4016b4:	adrp	x1, 404000 <ferror@plt+0x2d30>
  4016b8:	mov	x0, #0x0                   	// #0
  4016bc:	add	x1, x1, #0x6f3
  4016c0:	bl	401270 <dcgettext@plt>
  4016c4:	mov	x1, x0
  4016c8:	mov	x0, x22
  4016cc:	bl	401280 <printf@plt>
  4016d0:	ldr	x3, [x28, #384]
  4016d4:	mov	w2, w20
  4016d8:	ldr	x0, [x27, #368]
  4016dc:	mov	w1, w19
  4016e0:	add	x0, x3, x0
  4016e4:	bl	401e6c <ferror@plt+0xb9c>
  4016e8:	mov	x1, x0
  4016ec:	mov	x0, x21
  4016f0:	bl	401280 <printf@plt>
  4016f4:	ldr	x3, [x26, #336]
  4016f8:	mov	w2, w20
  4016fc:	ldr	x0, [x25, #304]
  401700:	mov	w1, w19
  401704:	add	x0, x3, x0
  401708:	bl	401e6c <ferror@plt+0xb9c>
  40170c:	mov	x1, x0
  401710:	mov	x0, x21
  401714:	bl	401280 <printf@plt>
  401718:	adrp	x0, 416000 <ferror@plt+0x14d30>
  40171c:	mov	w2, w20
  401720:	ldr	x3, [x24, #360]
  401724:	mov	w1, w19
  401728:	ldr	x0, [x0, #352]
  40172c:	add	x0, x3, x0
  401730:	bl	401e6c <ferror@plt+0xb9c>
  401734:	mov	x1, x0
  401738:	mov	x0, x21
  40173c:	bl	401280 <printf@plt>
  401740:	mov	w0, #0xa                   	// #10
  401744:	bl	4012a0 <putchar@plt>
  401748:	adrp	x0, 416000 <ferror@plt+0x14d30>
  40174c:	ldr	x0, [x0, #272]
  401750:	bl	401250 <fflush@plt>
  401754:	tbz	w19, #7, 401764 <ferror@plt+0x494>
  401758:	sub	w23, w23, #0x1
  40175c:	cmp	w23, #0x0
  401760:	b.le	4019a8 <ferror@plt+0x6d8>
  401764:	tbz	w19, #6, 4019a8 <ferror@plt+0x6d8>
  401768:	mov	w0, #0xa                   	// #10
  40176c:	bl	4012a0 <putchar@plt>
  401770:	fcvtzu	w0, s8
  401774:	bl	401260 <usleep@plt>
  401778:	b	4013c4 <ferror@plt+0xf4>
  40177c:	cmp	w0, #0x77
  401780:	b.gt	4017c4 <ferror@plt+0x4f4>
  401784:	cmp	w0, #0x61
  401788:	b.gt	4017a0 <ferror@plt+0x4d0>
  40178c:	cmp	w0, #0x56
  401790:	b.eq	401984 <ferror@plt+0x6b4>  // b.none
  401794:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401798:	ldr	x0, [x0, #256]
  40179c:	b	401980 <ferror@plt+0x6b0>
  4017a0:	sub	w0, w0, #0x62
  4017a4:	cmp	w0, #0x15
  4017a8:	b.hi	401794 <ferror@plt+0x4c4>  // b.pmore
  4017ac:	adrp	x1, 404000 <ferror@plt+0x2d30>
  4017b0:	add	x1, x1, #0x768
  4017b4:	ldrb	w0, [x1, w0, uxtw]
  4017b8:	adr	x1, 4017c4 <ferror@plt+0x4f4>
  4017bc:	add	x0, x1, w0, sxtb #2
  4017c0:	br	x0
  4017c4:	sub	w0, w0, #0x100
  4017c8:	cmp	w0, #0x8
  4017cc:	b.hi	401794 <ferror@plt+0x4c4>  // b.pmore
  4017d0:	ldrb	w0, [x27, w0, uxtw]
  4017d4:	adr	x1, 4017e0 <ferror@plt+0x510>
  4017d8:	add	x0, x1, w0, sxtb #2
  4017dc:	br	x0
  4017e0:	add	x0, sp, #0x8c
  4017e4:	mov	w20, #0x1                   	// #1
  4017e8:	bl	401df4 <ferror@plt+0xb24>
  4017ec:	b	40138c <ferror@plt+0xbc>
  4017f0:	add	x0, sp, #0x8c
  4017f4:	bl	401df4 <ferror@plt+0xb24>
  4017f8:	mov	w20, #0x2                   	// #2
  4017fc:	b	40138c <ferror@plt+0xbc>
  401800:	add	x0, sp, #0x8c
  401804:	bl	401df4 <ferror@plt+0xb24>
  401808:	mov	w20, #0x3                   	// #3
  40180c:	b	40138c <ferror@plt+0xbc>
  401810:	add	x0, sp, #0x8c
  401814:	bl	401df4 <ferror@plt+0xb24>
  401818:	mov	w20, #0x4                   	// #4
  40181c:	b	40138c <ferror@plt+0xbc>
  401820:	add	x0, sp, #0x8c
  401824:	bl	401df4 <ferror@plt+0xb24>
  401828:	mov	w20, #0x5                   	// #5
  40182c:	b	40138c <ferror@plt+0xbc>
  401830:	add	x0, sp, #0x8c
  401834:	bl	401df4 <ferror@plt+0xb24>
  401838:	mov	w20, #0x6                   	// #6
  40183c:	b	40138c <ferror@plt+0xbc>
  401840:	add	x0, sp, #0x8c
  401844:	orr	w19, w19, #0x20
  401848:	bl	401df4 <ferror@plt+0xb24>
  40184c:	b	4017f8 <ferror@plt+0x528>
  401850:	add	x0, sp, #0x8c
  401854:	orr	w19, w19, #0x20
  401858:	bl	401df4 <ferror@plt+0xb24>
  40185c:	b	401808 <ferror@plt+0x538>
  401860:	add	x0, sp, #0x8c
  401864:	orr	w19, w19, #0x20
  401868:	bl	401df4 <ferror@plt+0xb24>
  40186c:	b	401818 <ferror@plt+0x548>
  401870:	add	x0, sp, #0x8c
  401874:	orr	w19, w19, #0x20
  401878:	bl	401df4 <ferror@plt+0xb24>
  40187c:	b	401828 <ferror@plt+0x558>
  401880:	add	x0, sp, #0x8c
  401884:	orr	w19, w19, #0x20
  401888:	bl	401df4 <ferror@plt+0xb24>
  40188c:	b	401838 <ferror@plt+0x568>
  401890:	orr	w19, w19, #0x2
  401894:	b	40138c <ferror@plt+0xbc>
  401898:	orr	w19, w19, #0x20
  40189c:	b	40138c <ferror@plt+0xbc>
  4018a0:	orr	w19, w19, #0x4
  4018a4:	b	40138c <ferror@plt+0xbc>
  4018a8:	orr	w19, w19, #0x10
  4018ac:	b	40138c <ferror@plt+0xbc>
  4018b0:	bl	401290 <__errno_location@plt>
  4018b4:	str	wzr, [x0]
  4018b8:	adrp	x0, 416000 <ferror@plt+0x14d30>
  4018bc:	add	x28, x0, #0x108
  4018c0:	adrp	x1, 404000 <ferror@plt+0x2d30>
  4018c4:	add	x1, x1, #0x572
  4018c8:	ldr	x0, [x0, #264]
  4018cc:	orr	w19, w19, #0x40
  4018d0:	bl	402158 <ferror@plt+0xe88>
  4018d4:	fmul	d8, d0, d9
  4018d8:	fmov	s0, #1.000000000000000000e+00
  4018dc:	fcvt	s8, d8
  4018e0:	fcmpe	s8, s0
  4018e4:	b.pl	40138c <ferror@plt+0xbc>  // b.nfrst
  4018e8:	mov	w2, #0x5                   	// #5
  4018ec:	adrp	x1, 404000 <ferror@plt+0x2d30>
  4018f0:	mov	x0, #0x0                   	// #0
  4018f4:	add	x1, x1, #0x58a
  4018f8:	bl	401270 <dcgettext@plt>
  4018fc:	mov	x2, x0
  401900:	ldr	x3, [x28]
  401904:	mov	w1, #0x0                   	// #0
  401908:	mov	w0, #0x1                   	// #1
  40190c:	bl	401160 <error@plt>
  401910:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401914:	mov	w2, #0x5                   	// #5
  401918:	add	x28, x0, #0x108
  40191c:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401920:	ldr	x23, [x0, #264]
  401924:	add	x1, x1, #0x5b7
  401928:	mov	x0, #0x0                   	// #0
  40192c:	bl	401270 <dcgettext@plt>
  401930:	orr	w19, w19, #0xc0
  401934:	mov	x1, x0
  401938:	mov	x0, x23
  40193c:	bl	40203c <ferror@plt+0xd6c>
  401940:	mov	w23, w0
  401944:	cmp	w0, #0x0
  401948:	b.gt	40138c <ferror@plt+0xbc>
  40194c:	mov	w2, #0x5                   	// #5
  401950:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401954:	mov	x0, #0x0                   	// #0
  401958:	add	x1, x1, #0x5d6
  40195c:	bl	401270 <dcgettext@plt>
  401960:	mov	x2, x0
  401964:	mov	w1, #0x22                  	// #34
  401968:	ldr	x3, [x28]
  40196c:	b	401908 <ferror@plt+0x638>
  401970:	orr	w19, w19, #0x8
  401974:	b	40138c <ferror@plt+0xbc>
  401978:	adrp	x0, 416000 <ferror@plt+0x14d30>
  40197c:	ldr	x0, [x0, #272]
  401980:	bl	401afc <ferror@plt+0x82c>
  401984:	mov	w2, #0x5                   	// #5
  401988:	adrp	x1, 404000 <ferror@plt+0x2d30>
  40198c:	mov	x0, #0x0                   	// #0
  401990:	add	x1, x1, #0x5fb
  401994:	bl	401270 <dcgettext@plt>
  401998:	ldr	x1, [x21, #344]
  40199c:	adrp	x2, 404000 <ferror@plt+0x2d30>
  4019a0:	add	x2, x2, #0x607
  4019a4:	bl	401280 <printf@plt>
  4019a8:	mov	w0, #0x0                   	// #0
  4019ac:	bl	401150 <exit@plt>
  4019b0:	ldr	x1, [sp, #120]
  4019b4:	b	4013dc <ferror@plt+0x10c>
  4019b8:	ldr	x3, [x0, #280]
  4019bc:	mov	w2, w20
  4019c0:	ldr	x0, [x27, #328]
  4019c4:	mov	w1, w19
  4019c8:	add	x0, x3, x0
  4019cc:	b	4014d0 <ferror@plt+0x200>
  4019d0:	mov	x29, #0x0                   	// #0
  4019d4:	mov	x30, #0x0                   	// #0
  4019d8:	mov	x5, x0
  4019dc:	ldr	x1, [sp]
  4019e0:	add	x2, sp, #0x8
  4019e4:	mov	x6, sp
  4019e8:	movz	x0, #0x0, lsl #48
  4019ec:	movk	x0, #0x0, lsl #32
  4019f0:	movk	x0, #0x40, lsl #16
  4019f4:	movk	x0, #0x12e0
  4019f8:	movz	x3, #0x0, lsl #48
  4019fc:	movk	x3, #0x0, lsl #32
  401a00:	movk	x3, #0x40, lsl #16
  401a04:	movk	x3, #0x4038
  401a08:	movz	x4, #0x0, lsl #48
  401a0c:	movk	x4, #0x0, lsl #32
  401a10:	movk	x4, #0x40, lsl #16
  401a14:	movk	x4, #0x40b8
  401a18:	bl	4011e0 <__libc_start_main@plt>
  401a1c:	bl	401200 <abort@plt>
  401a20:	adrp	x0, 415000 <ferror@plt+0x13d30>
  401a24:	ldr	x0, [x0, #4064]
  401a28:	cbz	x0, 401a30 <ferror@plt+0x760>
  401a2c:	b	4011f0 <__gmon_start__@plt>
  401a30:	ret
  401a34:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401a38:	add	x1, x0, #0xf0
  401a3c:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401a40:	add	x0, x0, #0xf0
  401a44:	cmp	x1, x0
  401a48:	b.eq	401a74 <ferror@plt+0x7a4>  // b.none
  401a4c:	sub	sp, sp, #0x10
  401a50:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401a54:	ldr	x1, [x1, #232]
  401a58:	str	x1, [sp, #8]
  401a5c:	cbz	x1, 401a6c <ferror@plt+0x79c>
  401a60:	mov	x16, x1
  401a64:	add	sp, sp, #0x10
  401a68:	br	x16
  401a6c:	add	sp, sp, #0x10
  401a70:	ret
  401a74:	ret
  401a78:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401a7c:	add	x1, x0, #0xf0
  401a80:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401a84:	add	x0, x0, #0xf0
  401a88:	sub	x1, x1, x0
  401a8c:	mov	x2, #0x2                   	// #2
  401a90:	asr	x1, x1, #3
  401a94:	sdiv	x1, x1, x2
  401a98:	cbz	x1, 401ac4 <ferror@plt+0x7f4>
  401a9c:	sub	sp, sp, #0x10
  401aa0:	adrp	x2, 404000 <ferror@plt+0x2d30>
  401aa4:	ldr	x2, [x2, #240]
  401aa8:	str	x2, [sp, #8]
  401aac:	cbz	x2, 401abc <ferror@plt+0x7ec>
  401ab0:	mov	x16, x2
  401ab4:	add	sp, sp, #0x10
  401ab8:	br	x16
  401abc:	add	sp, sp, #0x10
  401ac0:	ret
  401ac4:	ret
  401ac8:	stp	x29, x30, [sp, #-32]!
  401acc:	mov	x29, sp
  401ad0:	str	x19, [sp, #16]
  401ad4:	adrp	x19, 416000 <ferror@plt+0x14d30>
  401ad8:	ldrb	w0, [x19, #392]
  401adc:	cbnz	w0, 401aec <ferror@plt+0x81c>
  401ae0:	bl	401a34 <ferror@plt+0x764>
  401ae4:	mov	w0, #0x1                   	// #1
  401ae8:	strb	w0, [x19, #392]
  401aec:	ldr	x19, [sp, #16]
  401af0:	ldp	x29, x30, [sp], #32
  401af4:	ret
  401af8:	b	401a78 <ferror@plt+0x7a8>
  401afc:	stp	x29, x30, [sp, #-32]!
  401b00:	mov	w2, #0x5                   	// #5
  401b04:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401b08:	mov	x29, sp
  401b0c:	add	x1, x1, #0xf8
  401b10:	str	x19, [sp, #16]
  401b14:	mov	x19, x0
  401b18:	mov	x0, #0x0                   	// #0
  401b1c:	bl	401270 <dcgettext@plt>
  401b20:	mov	x1, x19
  401b24:	bl	401140 <fputs@plt>
  401b28:	mov	w2, #0x5                   	// #5
  401b2c:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401b30:	mov	x0, #0x0                   	// #0
  401b34:	add	x1, x1, #0x101
  401b38:	bl	401270 <dcgettext@plt>
  401b3c:	adrp	x1, 416000 <ferror@plt+0x14d30>
  401b40:	ldr	x2, [x1, #344]
  401b44:	mov	x1, x0
  401b48:	mov	x0, x19
  401b4c:	bl	4012b0 <fprintf@plt>
  401b50:	mov	w2, #0x5                   	// #5
  401b54:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401b58:	mov	x0, #0x0                   	// #0
  401b5c:	add	x1, x1, #0x110
  401b60:	bl	401270 <dcgettext@plt>
  401b64:	mov	x1, x19
  401b68:	bl	401140 <fputs@plt>
  401b6c:	mov	w2, #0x5                   	// #5
  401b70:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401b74:	mov	x0, #0x0                   	// #0
  401b78:	add	x1, x1, #0x11b
  401b7c:	bl	401270 <dcgettext@plt>
  401b80:	mov	x1, x19
  401b84:	bl	401140 <fputs@plt>
  401b88:	mov	w2, #0x5                   	// #5
  401b8c:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401b90:	mov	x0, #0x0                   	// #0
  401b94:	add	x1, x1, #0x146
  401b98:	bl	401270 <dcgettext@plt>
  401b9c:	mov	x1, x19
  401ba0:	bl	401140 <fputs@plt>
  401ba4:	mov	w2, #0x5                   	// #5
  401ba8:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401bac:	mov	x0, #0x0                   	// #0
  401bb0:	add	x1, x1, #0x175
  401bb4:	bl	401270 <dcgettext@plt>
  401bb8:	mov	x1, x19
  401bbc:	bl	401140 <fputs@plt>
  401bc0:	mov	w2, #0x5                   	// #5
  401bc4:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401bc8:	mov	x0, #0x0                   	// #0
  401bcc:	add	x1, x1, #0x1a4
  401bd0:	bl	401270 <dcgettext@plt>
  401bd4:	mov	x1, x19
  401bd8:	bl	401140 <fputs@plt>
  401bdc:	mov	w2, #0x5                   	// #5
  401be0:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401be4:	mov	x0, #0x0                   	// #0
  401be8:	add	x1, x1, #0x1d3
  401bec:	bl	401270 <dcgettext@plt>
  401bf0:	mov	x1, x19
  401bf4:	bl	401140 <fputs@plt>
  401bf8:	mov	w2, #0x5                   	// #5
  401bfc:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401c00:	mov	x0, #0x0                   	// #0
  401c04:	add	x1, x1, #0x202
  401c08:	bl	401270 <dcgettext@plt>
  401c0c:	mov	x1, x19
  401c10:	bl	401140 <fputs@plt>
  401c14:	mov	w2, #0x5                   	// #5
  401c18:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401c1c:	mov	x0, #0x0                   	// #0
  401c20:	add	x1, x1, #0x231
  401c24:	bl	401270 <dcgettext@plt>
  401c28:	mov	x1, x19
  401c2c:	bl	401140 <fputs@plt>
  401c30:	mov	w2, #0x5                   	// #5
  401c34:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401c38:	mov	x0, #0x0                   	// #0
  401c3c:	add	x1, x1, #0x260
  401c40:	bl	401270 <dcgettext@plt>
  401c44:	mov	x1, x19
  401c48:	bl	401140 <fputs@plt>
  401c4c:	mov	w2, #0x5                   	// #5
  401c50:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401c54:	mov	x0, #0x0                   	// #0
  401c58:	add	x1, x1, #0x28f
  401c5c:	bl	401270 <dcgettext@plt>
  401c60:	mov	x1, x19
  401c64:	bl	401140 <fputs@plt>
  401c68:	mov	w2, #0x5                   	// #5
  401c6c:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401c70:	mov	x0, #0x0                   	// #0
  401c74:	add	x1, x1, #0x2be
  401c78:	bl	401270 <dcgettext@plt>
  401c7c:	mov	x1, x19
  401c80:	bl	401140 <fputs@plt>
  401c84:	mov	w2, #0x5                   	// #5
  401c88:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401c8c:	mov	x0, #0x0                   	// #0
  401c90:	add	x1, x1, #0x2ed
  401c94:	bl	401270 <dcgettext@plt>
  401c98:	mov	x1, x19
  401c9c:	bl	401140 <fputs@plt>
  401ca0:	mov	w2, #0x5                   	// #5
  401ca4:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401ca8:	mov	x0, #0x0                   	// #0
  401cac:	add	x1, x1, #0x31c
  401cb0:	bl	401270 <dcgettext@plt>
  401cb4:	mov	x1, x19
  401cb8:	bl	401140 <fputs@plt>
  401cbc:	mov	w2, #0x5                   	// #5
  401cc0:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401cc4:	mov	x0, #0x0                   	// #0
  401cc8:	add	x1, x1, #0x34d
  401ccc:	bl	401270 <dcgettext@plt>
  401cd0:	mov	x1, x19
  401cd4:	bl	401140 <fputs@plt>
  401cd8:	mov	w2, #0x5                   	// #5
  401cdc:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401ce0:	mov	x0, #0x0                   	// #0
  401ce4:	add	x1, x1, #0x37f
  401ce8:	bl	401270 <dcgettext@plt>
  401cec:	mov	x1, x19
  401cf0:	bl	401140 <fputs@plt>
  401cf4:	mov	w2, #0x5                   	// #5
  401cf8:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401cfc:	mov	x0, #0x0                   	// #0
  401d00:	add	x1, x1, #0x3c2
  401d04:	bl	401270 <dcgettext@plt>
  401d08:	mov	x1, x19
  401d0c:	bl	401140 <fputs@plt>
  401d10:	mov	w2, #0x5                   	// #5
  401d14:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401d18:	mov	x0, #0x0                   	// #0
  401d1c:	add	x1, x1, #0x3f2
  401d20:	bl	401270 <dcgettext@plt>
  401d24:	mov	x1, x19
  401d28:	bl	401140 <fputs@plt>
  401d2c:	mov	w2, #0x5                   	// #5
  401d30:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401d34:	mov	x0, #0x0                   	// #0
  401d38:	add	x1, x1, #0x428
  401d3c:	bl	401270 <dcgettext@plt>
  401d40:	mov	x1, x19
  401d44:	bl	401140 <fputs@plt>
  401d48:	mov	w2, #0x5                   	// #5
  401d4c:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401d50:	mov	x0, #0x0                   	// #0
  401d54:	add	x1, x1, #0x461
  401d58:	bl	401270 <dcgettext@plt>
  401d5c:	mov	x1, x19
  401d60:	bl	401140 <fputs@plt>
  401d64:	mov	w2, #0x5                   	// #5
  401d68:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401d6c:	mov	x0, #0x0                   	// #0
  401d70:	add	x1, x1, #0x4fd
  401d74:	bl	401270 <dcgettext@plt>
  401d78:	mov	x1, x19
  401d7c:	bl	401140 <fputs@plt>
  401d80:	mov	w2, #0x5                   	// #5
  401d84:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401d88:	mov	x0, #0x0                   	// #0
  401d8c:	add	x1, x1, #0x483
  401d90:	bl	401270 <dcgettext@plt>
  401d94:	mov	x1, x19
  401d98:	bl	401140 <fputs@plt>
  401d9c:	mov	w2, #0x5                   	// #5
  401da0:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401da4:	mov	x0, #0x0                   	// #0
  401da8:	add	x1, x1, #0x4af
  401dac:	bl	401270 <dcgettext@plt>
  401db0:	mov	x1, x19
  401db4:	bl	401140 <fputs@plt>
  401db8:	mov	w2, #0x5                   	// #5
  401dbc:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401dc0:	mov	x0, #0x0                   	// #0
  401dc4:	add	x1, x1, #0x4e4
  401dc8:	bl	401270 <dcgettext@plt>
  401dcc:	mov	x1, x0
  401dd0:	adrp	x2, 404000 <ferror@plt+0x2d30>
  401dd4:	mov	x0, x19
  401dd8:	add	x2, x2, #0x4ff
  401ddc:	bl	4012b0 <fprintf@plt>
  401de0:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401de4:	ldr	x0, [x0, #256]
  401de8:	cmp	x0, x19
  401dec:	cset	w0, eq  // eq = none
  401df0:	bl	401150 <exit@plt>
  401df4:	ldr	w1, [x0]
  401df8:	cbz	w1, 401e28 <ferror@plt+0xb58>
  401dfc:	stp	x29, x30, [sp, #-16]!
  401e00:	mov	w2, #0x5                   	// #5
  401e04:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401e08:	mov	x29, sp
  401e0c:	add	x1, x1, #0x507
  401e10:	mov	x0, #0x0                   	// #0
  401e14:	bl	401270 <dcgettext@plt>
  401e18:	mov	x2, x0
  401e1c:	mov	w1, #0x0                   	// #0
  401e20:	mov	w0, #0x1                   	// #1
  401e24:	bl	401160 <error@plt>
  401e28:	mov	w1, #0x1                   	// #1
  401e2c:	str	w1, [x0]
  401e30:	ret
  401e34:	cbz	w1, 401e64 <ferror@plt+0xb94>
  401e38:	stp	x29, x30, [sp, #-32]!
  401e3c:	sub	w1, w1, #0x1
  401e40:	mov	x29, sp
  401e44:	str	x19, [sp, #16]
  401e48:	mov	w19, w0
  401e4c:	bl	401e34 <ferror@plt+0xb64>
  401e50:	ucvtf	d1, w19
  401e54:	ldr	x19, [sp, #16]
  401e58:	ldp	x29, x30, [sp], #32
  401e5c:	fmul	d0, d1, d0
  401e60:	ret
  401e64:	fmov	d0, #1.000000000000000000e+00
  401e68:	ret
  401e6c:	stp	x29, x30, [sp, #-96]!
  401e70:	mov	x3, x0
  401e74:	mov	w0, #0x447a0000            	// #1148846080
  401e78:	mov	x29, sp
  401e7c:	stp	x23, x24, [sp, #48]
  401e80:	ands	w23, w1, #0x20
  401e84:	and	w1, w1, #0x2
  401e88:	stp	x19, x20, [sp, #16]
  401e8c:	stp	x21, x22, [sp, #32]
  401e90:	str	x25, [sp, #64]
  401e94:	stp	d8, d9, [sp, #80]
  401e98:	fmov	s9, w0
  401e9c:	mov	w0, #0x44800000            	// #1149239296
  401ea0:	fmov	s0, w0
  401ea4:	fcsel	s9, s9, s0, ne  // ne = any
  401ea8:	cbnz	w2, 401ebc <ferror@plt+0xbec>
  401eac:	cbnz	w1, 401f0c <ferror@plt+0xc3c>
  401eb0:	adrp	x2, 404000 <ferror@plt+0x2d30>
  401eb4:	add	x2, x2, #0x531
  401eb8:	b	401ed4 <ferror@plt+0xc04>
  401ebc:	cbnz	w1, 401f0c <ferror@plt+0xc3c>
  401ec0:	cmp	w2, #0x1
  401ec4:	b.ne	401f08 <ferror@plt+0xc38>  // b.any
  401ec8:	adrp	x2, 404000 <ferror@plt+0x2d30>
  401ecc:	lsl	x3, x3, #10
  401ed0:	add	x2, x2, #0x535
  401ed4:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401ed8:	mov	x1, #0x2000                	// #8192
  401edc:	add	x0, x0, #0x189
  401ee0:	bl	4011b0 <snprintf@plt>
  401ee4:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401ee8:	add	x0, x0, #0x189
  401eec:	ldp	x19, x20, [sp, #16]
  401ef0:	ldp	x21, x22, [sp, #32]
  401ef4:	ldp	x23, x24, [sp, #48]
  401ef8:	ldr	x25, [sp, #64]
  401efc:	ldp	d8, d9, [sp, #80]
  401f00:	ldp	x29, x30, [sp], #96
  401f04:	ret
  401f08:	b.gt	401f98 <ferror@plt+0xcc8>
  401f0c:	adrp	x20, 416000 <ferror@plt+0x14d30>
  401f10:	adrp	x24, 404000 <ferror@plt+0x2d30>
  401f14:	adrp	x21, 416000 <ferror@plt+0x14d30>
  401f18:	lsr	x25, x3, #10
  401f1c:	lsl	x19, x3, #10
  401f20:	add	x20, x20, #0xe8
  401f24:	add	x24, x24, #0x53a
  401f28:	add	x21, x21, #0x189
  401f2c:	mov	w22, #0x1                   	// #1
  401f30:	ldrb	w3, [x20]
  401f34:	cbz	w3, 401ee4 <ferror@plt+0xc14>
  401f38:	cmp	w22, #0x1
  401f3c:	b.eq	401fc0 <ferror@plt+0xcf0>  // b.none
  401f40:	sub	w1, w22, #0x2
  401f44:	cmp	w1, #0x4
  401f48:	b.hi	402030 <ferror@plt+0xd60>  // b.pmore
  401f4c:	scvtf	s2, x25
  401f50:	fcvtzu	w0, s9
  401f54:	fmul	s2, s2, s9
  401f58:	fcvt	d8, s2
  401f5c:	cbz	w23, 401fe0 <ferror@plt+0xd10>
  401f60:	bl	401e34 <ferror@plt+0xb64>
  401f64:	fdiv	d8, d8, d0
  401f68:	mov	x0, x21
  401f6c:	adrp	x2, 404000 <ferror@plt+0x2d30>
  401f70:	mov	x1, #0x2000                	// #8192
  401f74:	add	x2, x2, #0x54f
  401f78:	fcvt	s0, d8
  401f7c:	fcvt	d0, s0
  401f80:	bl	4011b0 <snprintf@plt>
  401f84:	cmp	w0, #0x4
  401f88:	b.eq	401ee4 <ferror@plt+0xc14>  // b.none
  401f8c:	fcvtzs	x3, d8
  401f90:	ldrb	w4, [x20]
  401f94:	b	401fc8 <ferror@plt+0xcf8>
  401f98:	fcvtzu	w0, s9
  401f9c:	sub	w1, w2, #0x1
  401fa0:	bl	401e34 <ferror@plt+0xb64>
  401fa4:	ucvtf	d1, x3
  401fa8:	mov	x0, #0x4090000000000000    	// #4652218415073722368
  401fac:	fmov	d2, x0
  401fb0:	fmul	d1, d1, d2
  401fb4:	fdiv	d1, d1, d0
  401fb8:	fcvtzs	x3, d1
  401fbc:	b	401eb0 <ferror@plt+0xbe0>
  401fc0:	mov	w4, w3
  401fc4:	mov	x3, x19
  401fc8:	mov	x2, x24
  401fcc:	mov	x0, x21
  401fd0:	mov	x1, #0x2000                	// #8192
  401fd4:	bl	4011b0 <snprintf@plt>
  401fd8:	cmp	w0, #0x4
  401fdc:	b	40202c <ferror@plt+0xd5c>
  401fe0:	bl	401e34 <ferror@plt+0xb64>
  401fe4:	fdiv	d8, d8, d0
  401fe8:	mov	x0, x21
  401fec:	adrp	x2, 404000 <ferror@plt+0x2d30>
  401ff0:	mov	x1, #0x2000                	// #8192
  401ff4:	add	x2, x2, #0x540
  401ff8:	fcvt	s0, d8
  401ffc:	fcvt	d0, s0
  402000:	bl	4011b0 <snprintf@plt>
  402004:	cmp	w0, #0x5
  402008:	b.eq	401ee4 <ferror@plt+0xc14>  // b.none
  40200c:	fcvtzs	x3, d8
  402010:	ldrb	w4, [x20]
  402014:	mov	x0, x21
  402018:	adrp	x2, 404000 <ferror@plt+0x2d30>
  40201c:	mov	x1, #0x2000                	// #8192
  402020:	add	x2, x2, #0x548
  402024:	bl	4011b0 <snprintf@plt>
  402028:	cmp	w0, #0x5
  40202c:	b.le	401ee4 <ferror@plt+0xc14>
  402030:	add	w22, w22, #0x1
  402034:	add	x20, x20, #0x1
  402038:	b	401f30 <ferror@plt+0xc60>
  40203c:	stp	x29, x30, [sp, #-64]!
  402040:	mov	x29, sp
  402044:	stp	x19, x20, [sp, #16]
  402048:	mov	x19, x0
  40204c:	str	x21, [sp, #32]
  402050:	mov	x21, x1
  402054:	str	xzr, [sp, #56]
  402058:	bl	401290 <__errno_location@plt>
  40205c:	mov	x20, x0
  402060:	cbz	x19, 4020a0 <ferror@plt+0xdd0>
  402064:	ldrb	w0, [x19]
  402068:	cbz	w0, 4020a0 <ferror@plt+0xdd0>
  40206c:	str	wzr, [x20]
  402070:	add	x1, sp, #0x38
  402074:	mov	x0, x19
  402078:	mov	w2, #0xa                   	// #10
  40207c:	bl	401240 <strtol@plt>
  402080:	ldr	w1, [x20]
  402084:	cbnz	w1, 4020a0 <ferror@plt+0xdd0>
  402088:	ldr	x1, [sp, #56]
  40208c:	cmp	x1, x19
  402090:	b.eq	4020a0 <ferror@plt+0xdd0>  // b.none
  402094:	cbz	x1, 4020a0 <ferror@plt+0xdd0>
  402098:	ldrb	w1, [x1]
  40209c:	cbz	w1, 4020bc <ferror@plt+0xdec>
  4020a0:	ldr	w1, [x20]
  4020a4:	adrp	x2, 404000 <ferror@plt+0x2d30>
  4020a8:	mov	x4, x19
  4020ac:	mov	x3, x21
  4020b0:	add	x2, x2, #0xa40
  4020b4:	mov	w0, #0x1                   	// #1
  4020b8:	bl	401160 <error@plt>
  4020bc:	ldp	x19, x20, [sp, #16]
  4020c0:	ldr	x21, [sp, #32]
  4020c4:	ldp	x29, x30, [sp], #64
  4020c8:	ret
  4020cc:	stp	x29, x30, [sp, #-64]!
  4020d0:	mov	x29, sp
  4020d4:	stp	x19, x20, [sp, #16]
  4020d8:	mov	x19, x0
  4020dc:	str	x21, [sp, #32]
  4020e0:	mov	x21, x1
  4020e4:	str	xzr, [sp, #56]
  4020e8:	bl	401290 <__errno_location@plt>
  4020ec:	mov	x20, x0
  4020f0:	cbz	x19, 40212c <ferror@plt+0xe5c>
  4020f4:	ldrb	w0, [x19]
  4020f8:	cbz	w0, 40212c <ferror@plt+0xe5c>
  4020fc:	str	wzr, [x20]
  402100:	mov	x0, x19
  402104:	add	x1, sp, #0x38
  402108:	bl	401170 <strtod@plt>
  40210c:	ldr	w0, [x20]
  402110:	cbnz	w0, 40212c <ferror@plt+0xe5c>
  402114:	ldr	x0, [sp, #56]
  402118:	cmp	x0, x19
  40211c:	b.eq	40212c <ferror@plt+0xe5c>  // b.none
  402120:	cbz	x0, 40212c <ferror@plt+0xe5c>
  402124:	ldrb	w0, [x0]
  402128:	cbz	w0, 402148 <ferror@plt+0xe78>
  40212c:	ldr	w1, [x20]
  402130:	adrp	x2, 404000 <ferror@plt+0x2d30>
  402134:	mov	x4, x19
  402138:	mov	x3, x21
  40213c:	add	x2, x2, #0xa40
  402140:	mov	w0, #0x1                   	// #1
  402144:	bl	401160 <error@plt>
  402148:	ldp	x19, x20, [sp, #16]
  40214c:	ldr	x21, [sp, #32]
  402150:	ldp	x29, x30, [sp], #64
  402154:	ret
  402158:	stp	x29, x30, [sp, #-112]!
  40215c:	mov	x29, sp
  402160:	stp	x19, x20, [sp, #16]
  402164:	stp	x21, x22, [sp, #32]
  402168:	mov	x22, x0
  40216c:	stp	x23, x24, [sp, #48]
  402170:	mov	x23, x1
  402174:	str	x25, [sp, #64]
  402178:	cbz	x0, 4022f4 <ferror@plt+0x1024>
  40217c:	ldrb	w0, [x0]
  402180:	cbz	w0, 4022f4 <ferror@plt+0x1024>
  402184:	bl	401230 <__ctype_b_loc@plt>
  402188:	mov	x19, x22
  40218c:	ldr	x25, [x0]
  402190:	ldrb	w1, [x19]
  402194:	ldrb	w0, [x19]
  402198:	ldrh	w1, [x25, x1, lsl #1]
  40219c:	tbnz	w1, #13, 402214 <ferror@plt+0xf44>
  4021a0:	cmp	w0, #0x2d
  4021a4:	b.ne	40221c <ferror@plt+0xf4c>  // b.any
  4021a8:	add	x19, x19, #0x1
  4021ac:	mov	w24, #0x1                   	// #1
  4021b0:	adrp	x0, 404000 <ferror@plt+0x2d30>
  4021b4:	add	x0, x0, #0xa50
  4021b8:	mov	x20, x19
  4021bc:	ldr	q2, [x0]
  4021c0:	ldrb	w0, [x20]
  4021c4:	ldrh	w0, [x25, x0, lsl #1]
  4021c8:	tbnz	w0, #11, 402230 <ferror@plt+0xf60>
  4021cc:	mov	x21, #0x0                   	// #0
  4021d0:	mov	x20, #0x0                   	// #0
  4021d4:	ldrb	w1, [x19]
  4021d8:	ldrb	w0, [x19]
  4021dc:	ldrh	w1, [x25, x1, lsl #1]
  4021e0:	tbnz	w1, #11, 402250 <ferror@plt+0xf80>
  4021e4:	cbnz	w0, 4022a8 <ferror@plt+0xfd8>
  4021e8:	cbz	w24, 4021f0 <ferror@plt+0xf20>
  4021ec:	eor	x20, x20, #0x8000000000000000
  4021f0:	stp	x21, x20, [sp, #80]
  4021f4:	ldr	q0, [sp, #80]
  4021f8:	bl	403d1c <ferror@plt+0x2a4c>
  4021fc:	ldp	x19, x20, [sp, #16]
  402200:	ldp	x21, x22, [sp, #32]
  402204:	ldp	x23, x24, [sp, #48]
  402208:	ldr	x25, [sp, #64]
  40220c:	ldp	x29, x30, [sp], #112
  402210:	ret
  402214:	add	x19, x19, #0x1
  402218:	b	402190 <ferror@plt+0xec0>
  40221c:	cmp	w0, #0x2b
  402220:	b.ne	402228 <ferror@plt+0xf58>  // b.any
  402224:	add	x19, x19, #0x1
  402228:	mov	w24, #0x0                   	// #0
  40222c:	b	4021b0 <ferror@plt+0xee0>
  402230:	adrp	x0, 404000 <ferror@plt+0x2d30>
  402234:	add	x0, x0, #0xa60
  402238:	mov	v0.16b, v2.16b
  40223c:	add	x20, x20, #0x1
  402240:	ldr	q1, [x0]
  402244:	bl	403634 <ferror@plt+0x2364>
  402248:	mov	v2.16b, v0.16b
  40224c:	b	4021c0 <ferror@plt+0xef0>
  402250:	sub	w0, w0, #0x30
  402254:	str	q2, [sp, #80]
  402258:	bl	403cc0 <ferror@plt+0x29f0>
  40225c:	add	x19, x19, #0x1
  402260:	ldr	q2, [sp, #80]
  402264:	mov	v1.16b, v2.16b
  402268:	str	q2, [sp, #96]
  40226c:	bl	403634 <ferror@plt+0x2364>
  402270:	stp	x21, x20, [sp, #80]
  402274:	mov	v1.16b, v0.16b
  402278:	ldr	q0, [sp, #80]
  40227c:	bl	402464 <ferror@plt+0x1194>
  402280:	str	q0, [sp, #80]
  402284:	adrp	x0, 404000 <ferror@plt+0x2d30>
  402288:	add	x0, x0, #0xa60
  40228c:	ldr	q2, [sp, #96]
  402290:	ldr	q1, [x0]
  402294:	mov	v0.16b, v2.16b
  402298:	bl	402e84 <ferror@plt+0x1bb4>
  40229c:	mov	v2.16b, v0.16b
  4022a0:	ldp	x21, x20, [sp, #80]
  4022a4:	b	4021d4 <ferror@plt+0xf04>
  4022a8:	and	w0, w0, #0xfffffffd
  4022ac:	cmp	w0, #0x2c
  4022b0:	b.eq	4022d0 <ferror@plt+0x1000>  // b.none
  4022b4:	adrp	x2, 404000 <ferror@plt+0x2d30>
  4022b8:	mov	x4, x22
  4022bc:	mov	x3, x23
  4022c0:	add	x2, x2, #0xa40
  4022c4:	mov	w1, #0x16                  	// #22
  4022c8:	mov	w0, #0x1                   	// #1
  4022cc:	bl	401160 <error@plt>
  4022d0:	adrp	x0, 404000 <ferror@plt+0x2d30>
  4022d4:	add	x0, x0, #0xa50
  4022d8:	add	x19, x19, #0x1
  4022dc:	ldr	q2, [x0]
  4022e0:	ldrb	w1, [x19]
  4022e4:	ldrb	w0, [x19]
  4022e8:	ldrh	w1, [x25, x1, lsl #1]
  4022ec:	tbnz	w1, #11, 402310 <ferror@plt+0x1040>
  4022f0:	cbz	w0, 4021e8 <ferror@plt+0xf18>
  4022f4:	bl	401290 <__errno_location@plt>
  4022f8:	ldr	w1, [x0]
  4022fc:	adrp	x2, 404000 <ferror@plt+0x2d30>
  402300:	mov	x4, x22
  402304:	mov	x3, x23
  402308:	add	x2, x2, #0xa40
  40230c:	b	4022c8 <ferror@plt+0xff8>
  402310:	sub	w0, w0, #0x30
  402314:	str	q2, [sp, #80]
  402318:	bl	403cc0 <ferror@plt+0x29f0>
  40231c:	add	x19, x19, #0x1
  402320:	ldr	q2, [sp, #80]
  402324:	mov	v1.16b, v2.16b
  402328:	str	q2, [sp, #96]
  40232c:	bl	403634 <ferror@plt+0x2364>
  402330:	stp	x21, x20, [sp, #80]
  402334:	mov	v1.16b, v0.16b
  402338:	ldr	q0, [sp, #80]
  40233c:	bl	402464 <ferror@plt+0x1194>
  402340:	str	q0, [sp, #80]
  402344:	adrp	x0, 404000 <ferror@plt+0x2d30>
  402348:	add	x0, x0, #0xa60
  40234c:	ldr	q2, [sp, #96]
  402350:	ldr	q1, [x0]
  402354:	mov	v0.16b, v2.16b
  402358:	bl	402e84 <ferror@plt+0x1bb4>
  40235c:	mov	v2.16b, v0.16b
  402360:	ldp	x21, x20, [sp, #80]
  402364:	b	4022e0 <ferror@plt+0x1010>
  402368:	stp	x29, x30, [sp, #-48]!
  40236c:	mov	x29, sp
  402370:	stp	x19, x20, [sp, #16]
  402374:	mov	x19, x0
  402378:	str	x21, [sp, #32]
  40237c:	bl	4011a0 <__fpending@plt>
  402380:	mov	x20, x0
  402384:	mov	x0, x19
  402388:	bl	4012d0 <ferror@plt>
  40238c:	mov	w21, w0
  402390:	mov	x0, x19
  402394:	bl	4011c0 <fclose@plt>
  402398:	cbnz	w21, 4023c4 <ferror@plt+0x10f4>
  40239c:	cbz	w0, 4023b4 <ferror@plt+0x10e4>
  4023a0:	cbnz	x20, 4023dc <ferror@plt+0x110c>
  4023a4:	bl	401290 <__errno_location@plt>
  4023a8:	ldr	w0, [x0]
  4023ac:	cmp	w0, #0x9
  4023b0:	csetm	w0, ne  // ne = any
  4023b4:	ldp	x19, x20, [sp, #16]
  4023b8:	ldr	x21, [sp, #32]
  4023bc:	ldp	x29, x30, [sp], #48
  4023c0:	ret
  4023c4:	cbnz	w0, 4023dc <ferror@plt+0x110c>
  4023c8:	bl	401290 <__errno_location@plt>
  4023cc:	ldr	w1, [x0]
  4023d0:	cmp	w1, #0x20
  4023d4:	b.eq	4023dc <ferror@plt+0x110c>  // b.none
  4023d8:	str	wzr, [x0]
  4023dc:	mov	w0, #0xffffffff            	// #-1
  4023e0:	b	4023b4 <ferror@plt+0x10e4>
  4023e4:	stp	x29, x30, [sp, #-32]!
  4023e8:	adrp	x0, 416000 <ferror@plt+0x14d30>
  4023ec:	mov	x29, sp
  4023f0:	ldr	x0, [x0, #272]
  4023f4:	str	x19, [sp, #16]
  4023f8:	bl	402368 <ferror@plt+0x1098>
  4023fc:	cbz	w0, 402448 <ferror@plt+0x1178>
  402400:	bl	401290 <__errno_location@plt>
  402404:	mov	x19, x0
  402408:	ldr	w0, [x0]
  40240c:	cmp	w0, #0x20
  402410:	b.eq	402448 <ferror@plt+0x1178>  // b.none
  402414:	mov	w2, #0x5                   	// #5
  402418:	adrp	x1, 404000 <ferror@plt+0x2d30>
  40241c:	mov	x0, #0x0                   	// #0
  402420:	add	x1, x1, #0xa70
  402424:	bl	401270 <dcgettext@plt>
  402428:	mov	x3, x0
  40242c:	ldr	w1, [x19]
  402430:	adrp	x2, 404000 <ferror@plt+0x2d30>
  402434:	mov	w0, #0x0                   	// #0
  402438:	add	x2, x2, #0xa7c
  40243c:	bl	401160 <error@plt>
  402440:	mov	w0, #0x1                   	// #1
  402444:	bl	401130 <_exit@plt>
  402448:	adrp	x0, 416000 <ferror@plt+0x14d30>
  40244c:	ldr	x0, [x0, #256]
  402450:	bl	402368 <ferror@plt+0x1098>
  402454:	cbnz	w0, 402440 <ferror@plt+0x1170>
  402458:	ldr	x19, [sp, #16]
  40245c:	ldp	x29, x30, [sp], #32
  402460:	ret
  402464:	stp	x29, x30, [sp, #-32]!
  402468:	mov	x29, sp
  40246c:	str	q0, [sp, #16]
  402470:	ldp	x9, x5, [sp, #16]
  402474:	str	q1, [sp, #16]
  402478:	ldp	x1, x2, [sp, #16]
  40247c:	mrs	x10, fpcr
  402480:	ubfx	x0, x5, #48, #15
  402484:	ubfx	x12, x2, #48, #15
  402488:	ubfiz	x3, x5, #3, #48
  40248c:	lsr	x11, x2, #63
  402490:	mov	x4, x0
  402494:	ubfiz	x2, x2, #3, #48
  402498:	sub	w0, w0, w12
  40249c:	lsr	x8, x5, #63
  4024a0:	mov	x14, x1
  4024a4:	orr	x2, x2, x1, lsr #61
  4024a8:	cmp	x11, x5, lsr #63
  4024ac:	orr	x3, x3, x9, lsr #61
  4024b0:	lsl	x7, x9, #3
  4024b4:	mov	x6, x12
  4024b8:	lsl	x1, x1, #3
  4024bc:	mov	w5, w0
  4024c0:	b.ne	4028c8 <ferror@plt+0x15f8>  // b.any
  4024c4:	cmp	w0, #0x0
  4024c8:	b.le	402608 <ferror@plt+0x1338>
  4024cc:	mov	x9, #0x7fff                	// #32767
  4024d0:	cbnz	x12, 402570 <ferror@plt+0x12a0>
  4024d4:	orr	x5, x2, x1
  4024d8:	cbnz	x5, 402504 <ferror@plt+0x1234>
  4024dc:	cmp	x4, x9
  4024e0:	b.ne	402cb4 <ferror@plt+0x19e4>  // b.any
  4024e4:	orr	x1, x3, x7
  4024e8:	cbz	x1, 402d38 <ferror@plt+0x1a68>
  4024ec:	lsr	x0, x3, #50
  4024f0:	mov	x2, x3
  4024f4:	eor	x0, x0, #0x1
  4024f8:	mov	x1, x7
  4024fc:	and	w0, w0, #0x1
  402500:	b	40274c <ferror@plt+0x147c>
  402504:	subs	w5, w0, #0x1
  402508:	b.ne	402548 <ferror@plt+0x1278>  // b.any
  40250c:	adds	x1, x7, x1
  402510:	mov	x7, x1
  402514:	adc	x3, x3, x2
  402518:	tbz	x3, #51, 402cb4 <ferror@plt+0x19e4>
  40251c:	add	x4, x4, #0x1
  402520:	mov	x0, #0x7fff                	// #32767
  402524:	cmp	x4, x0
  402528:	b.eq	40288c <ferror@plt+0x15bc>  // b.none
  40252c:	and	x2, x3, #0xfff7ffffffffffff
  402530:	and	x1, x7, #0x1
  402534:	orr	x1, x1, x7, lsr #1
  402538:	orr	x1, x1, x3, lsl #63
  40253c:	lsr	x2, x2, #1
  402540:	mov	w0, #0x0                   	// #0
  402544:	b	40263c <ferror@plt+0x136c>
  402548:	cmp	x4, x9
  40254c:	b.ne	40257c <ferror@plt+0x12ac>  // b.any
  402550:	orr	x1, x3, x7
  402554:	cbz	x1, 402d38 <ferror@plt+0x1a68>
  402558:	lsr	x0, x3, #50
  40255c:	mov	x2, x3
  402560:	eor	x0, x0, #0x1
  402564:	mov	x1, x7
  402568:	and	w0, w0, #0x1
  40256c:	b	40263c <ferror@plt+0x136c>
  402570:	cmp	x4, x9
  402574:	b.eq	402550 <ferror@plt+0x1280>  // b.none
  402578:	orr	x2, x2, #0x8000000000000
  40257c:	cmp	w5, #0x74
  402580:	b.gt	4025f8 <ferror@plt+0x1328>
  402584:	cmp	w5, #0x3f
  402588:	b.gt	4025c4 <ferror@plt+0x12f4>
  40258c:	mov	w6, #0x40                  	// #64
  402590:	sub	w6, w6, w5
  402594:	lsr	x9, x1, x5
  402598:	lsl	x1, x1, x6
  40259c:	cmp	x1, #0x0
  4025a0:	lsl	x0, x2, x6
  4025a4:	cset	x1, ne  // ne = any
  4025a8:	orr	x0, x0, x9
  4025ac:	lsr	x2, x2, x5
  4025b0:	orr	x0, x0, x1
  4025b4:	adds	x1, x0, x7
  4025b8:	mov	x7, x1
  4025bc:	adc	x3, x2, x3
  4025c0:	b	402518 <ferror@plt+0x1248>
  4025c4:	sub	w0, w5, #0x40
  4025c8:	mov	w6, #0x80                  	// #128
  4025cc:	sub	w6, w6, w5
  4025d0:	cmp	w5, #0x40
  4025d4:	lsr	x0, x2, x0
  4025d8:	lsl	x2, x2, x6
  4025dc:	csel	x2, x2, xzr, ne  // ne = any
  4025e0:	orr	x1, x2, x1
  4025e4:	cmp	x1, #0x0
  4025e8:	cset	x1, ne  // ne = any
  4025ec:	orr	x0, x0, x1
  4025f0:	mov	x2, #0x0                   	// #0
  4025f4:	b	4025b4 <ferror@plt+0x12e4>
  4025f8:	orr	x1, x2, x1
  4025fc:	cmp	x1, #0x0
  402600:	cset	x0, ne  // ne = any
  402604:	b	4025f0 <ferror@plt+0x1320>
  402608:	b.eq	40270c <ferror@plt+0x143c>  // b.none
  40260c:	mov	x5, #0x7fff                	// #32767
  402610:	cbnz	x4, 4026b4 <ferror@plt+0x13e4>
  402614:	orr	x4, x3, x7
  402618:	cbnz	x4, 402644 <ferror@plt+0x1374>
  40261c:	cmp	x12, x5
  402620:	b.ne	402cc4 <ferror@plt+0x19f4>  // b.any
  402624:	orr	x0, x2, x1
  402628:	cbz	x0, 402d0c <ferror@plt+0x1a3c>
  40262c:	lsr	x0, x2, #50
  402630:	mov	x4, x6
  402634:	eor	x0, x0, #0x1
  402638:	and	w0, w0, #0x1
  40263c:	mov	w5, #0x0                   	// #0
  402640:	b	40274c <ferror@plt+0x147c>
  402644:	cmn	w0, #0x1
  402648:	b.ne	402660 <ferror@plt+0x1390>  // b.any
  40264c:	adds	x1, x7, x1
  402650:	mov	x7, x1
  402654:	adc	x3, x3, x2
  402658:	mov	x4, x6
  40265c:	b	402518 <ferror@plt+0x1248>
  402660:	cmp	x12, x5
  402664:	b.eq	402624 <ferror@plt+0x1354>  // b.none
  402668:	mvn	w0, w0
  40266c:	cmp	w0, #0x74
  402670:	b.gt	4026fc <ferror@plt+0x142c>
  402674:	cmp	w0, #0x3f
  402678:	b.gt	4026c8 <ferror@plt+0x13f8>
  40267c:	mov	w5, #0x40                  	// #64
  402680:	sub	w5, w5, w0
  402684:	lsr	x9, x7, x0
  402688:	lsl	x7, x7, x5
  40268c:	cmp	x7, #0x0
  402690:	cset	x7, ne  // ne = any
  402694:	lsl	x4, x3, x5
  402698:	orr	x4, x4, x9
  40269c:	lsr	x0, x3, x0
  4026a0:	orr	x7, x4, x7
  4026a4:	adds	x1, x7, x1
  4026a8:	mov	x7, x1
  4026ac:	adc	x3, x0, x2
  4026b0:	b	402658 <ferror@plt+0x1388>
  4026b4:	cmp	x12, x5
  4026b8:	b.eq	402624 <ferror@plt+0x1354>  // b.none
  4026bc:	neg	w0, w0
  4026c0:	orr	x3, x3, #0x8000000000000
  4026c4:	b	40266c <ferror@plt+0x139c>
  4026c8:	sub	w4, w0, #0x40
  4026cc:	mov	w5, #0x80                  	// #128
  4026d0:	sub	w5, w5, w0
  4026d4:	cmp	w0, #0x40
  4026d8:	lsr	x4, x3, x4
  4026dc:	lsl	x3, x3, x5
  4026e0:	csel	x3, x3, xzr, ne  // ne = any
  4026e4:	orr	x3, x3, x7
  4026e8:	cmp	x3, #0x0
  4026ec:	cset	x7, ne  // ne = any
  4026f0:	orr	x7, x4, x7
  4026f4:	mov	x0, #0x0                   	// #0
  4026f8:	b	4026a4 <ferror@plt+0x13d4>
  4026fc:	orr	x3, x3, x7
  402700:	cmp	x3, #0x0
  402704:	cset	x7, ne  // ne = any
  402708:	b	4026f4 <ferror@plt+0x1424>
  40270c:	add	x0, x4, #0x1
  402710:	mov	x13, #0x7fff                	// #32767
  402714:	tst	x0, #0x7ffe
  402718:	b.ne	402828 <ferror@plt+0x1558>  // b.any
  40271c:	orr	x12, x3, x7
  402720:	cbnz	x4, 40278c <ferror@plt+0x14bc>
  402724:	cbz	x12, 402ce8 <ferror@plt+0x1a18>
  402728:	orr	x0, x2, x1
  40272c:	cbz	x0, 402ad4 <ferror@plt+0x1804>
  402730:	adds	x1, x7, x1
  402734:	mov	x7, x1
  402738:	adc	x3, x3, x2
  40273c:	tbz	x3, #51, 402ad4 <ferror@plt+0x1804>
  402740:	and	x2, x3, #0xfff7ffffffffffff
  402744:	mov	w0, #0x0                   	// #0
  402748:	mov	x4, #0x1                   	// #1
  40274c:	tst	x1, #0x7
  402750:	b.eq	402d68 <ferror@plt+0x1a98>  // b.none
  402754:	and	x3, x10, #0xc00000
  402758:	orr	w0, w0, #0x10
  40275c:	cmp	x3, #0x400, lsl #12
  402760:	b.eq	402d54 <ferror@plt+0x1a84>  // b.none
  402764:	cmp	x3, #0x800, lsl #12
  402768:	b.eq	402d60 <ferror@plt+0x1a90>  // b.none
  40276c:	cbnz	x3, 402784 <ferror@plt+0x14b4>
  402770:	and	x3, x1, #0xf
  402774:	cmp	x3, #0x4
  402778:	b.eq	402784 <ferror@plt+0x14b4>  // b.none
  40277c:	adds	x1, x1, #0x4
  402780:	cinc	x2, x2, cs  // cs = hs, nlast
  402784:	cbz	w5, 402d78 <ferror@plt+0x1aa8>
  402788:	b	402d74 <ferror@plt+0x1aa4>
  40278c:	cmp	x4, x13
  402790:	b.ne	4027f4 <ferror@plt+0x1524>  // b.any
  402794:	cbz	x12, 402e58 <ferror@plt+0x1b88>
  402798:	lsr	x0, x3, #50
  40279c:	cmp	x6, x4
  4027a0:	eor	x0, x0, #0x1
  4027a4:	and	w0, w0, #0x1
  4027a8:	b.ne	402814 <ferror@plt+0x1544>  // b.any
  4027ac:	orr	x4, x2, x1
  4027b0:	cbz	x4, 402e50 <ferror@plt+0x1b80>
  4027b4:	tst	x2, #0x4000000000000
  4027b8:	csinc	w0, w0, wzr, ne  // ne = any
  4027bc:	cbz	x12, 40280c <ferror@plt+0x153c>
  4027c0:	and	x9, x9, #0x1fffffffffffffff
  4027c4:	lsr	x1, x3, #3
  4027c8:	orr	x9, x9, x3, lsl #61
  4027cc:	tbz	x3, #50, 4027e8 <ferror@plt+0x1518>
  4027d0:	lsr	x3, x2, #3
  4027d4:	tbnz	x2, #50, 4027e8 <ferror@plt+0x1518>
  4027d8:	and	x1, x14, #0x1fffffffffffffff
  4027dc:	mov	x8, x11
  4027e0:	orr	x9, x1, x2, lsl #61
  4027e4:	mov	x1, x3
  4027e8:	extr	x2, x1, x9, #61
  4027ec:	lsl	x1, x9, #3
  4027f0:	b	40280c <ferror@plt+0x153c>
  4027f4:	cmp	x6, x13
  4027f8:	b.ne	402804 <ferror@plt+0x1534>  // b.any
  4027fc:	mov	w0, #0x0                   	// #0
  402800:	b	4027ac <ferror@plt+0x14dc>
  402804:	mov	w0, #0x0                   	// #0
  402808:	cbnz	x12, 402814 <ferror@plt+0x1544>
  40280c:	mov	x4, #0x7fff                	// #32767
  402810:	b	40274c <ferror@plt+0x147c>
  402814:	orr	x1, x2, x1
  402818:	cbnz	x1, 4027c0 <ferror@plt+0x14f0>
  40281c:	mov	x2, x3
  402820:	mov	x1, x7
  402824:	b	40280c <ferror@plt+0x153c>
  402828:	cmp	x0, x13
  40282c:	b.eq	40284c <ferror@plt+0x157c>  // b.none
  402830:	adds	x1, x7, x1
  402834:	mov	x4, x0
  402838:	adc	x2, x3, x2
  40283c:	extr	x1, x2, x1, #1
  402840:	lsr	x2, x2, #1
  402844:	mov	w0, #0x0                   	// #0
  402848:	b	40274c <ferror@plt+0x147c>
  40284c:	ands	x1, x10, #0xc00000
  402850:	b.eq	402d1c <ferror@plt+0x1a4c>  // b.none
  402854:	cmp	x1, #0x400, lsl #12
  402858:	b.ne	402870 <ferror@plt+0x15a0>  // b.any
  40285c:	cbnz	x8, 40287c <ferror@plt+0x15ac>
  402860:	mov	x4, x0
  402864:	mov	x2, #0x0                   	// #0
  402868:	mov	x1, #0x0                   	// #0
  40286c:	b	402d24 <ferror@plt+0x1a54>
  402870:	cmp	x1, #0x800, lsl #12
  402874:	b.ne	40287c <ferror@plt+0x15ac>  // b.any
  402878:	cbnz	x8, 402860 <ferror@plt+0x1590>
  40287c:	mov	x2, #0xffffffffffffffff    	// #-1
  402880:	mov	x4, #0x7ffe                	// #32766
  402884:	mov	x1, x2
  402888:	b	402d24 <ferror@plt+0x1a54>
  40288c:	ands	x1, x10, #0xc00000
  402890:	b.eq	402d2c <ferror@plt+0x1a5c>  // b.none
  402894:	cmp	x1, #0x400, lsl #12
  402898:	b.ne	4028ac <ferror@plt+0x15dc>  // b.any
  40289c:	cbnz	x8, 4028b8 <ferror@plt+0x15e8>
  4028a0:	mov	x2, #0x0                   	// #0
  4028a4:	mov	x1, #0x0                   	// #0
  4028a8:	b	402d30 <ferror@plt+0x1a60>
  4028ac:	cmp	x1, #0x800, lsl #12
  4028b0:	b.ne	4028b8 <ferror@plt+0x15e8>  // b.any
  4028b4:	cbnz	x8, 4028a0 <ferror@plt+0x15d0>
  4028b8:	mov	x2, #0xffffffffffffffff    	// #-1
  4028bc:	mov	x4, #0x7ffe                	// #32766
  4028c0:	mov	x1, x2
  4028c4:	b	402d30 <ferror@plt+0x1a60>
  4028c8:	cmp	w0, #0x0
  4028cc:	b.le	4029a0 <ferror@plt+0x16d0>
  4028d0:	mov	x9, #0x7fff                	// #32767
  4028d4:	cbnz	x12, 40294c <ferror@plt+0x167c>
  4028d8:	orr	x5, x2, x1
  4028dc:	cbz	x5, 4024dc <ferror@plt+0x120c>
  4028e0:	subs	w5, w0, #0x1
  4028e4:	b.ne	402900 <ferror@plt+0x1630>  // b.any
  4028e8:	subs	x7, x7, x1
  4028ec:	sbc	x3, x3, x2
  4028f0:	tbz	x3, #51, 402cb4 <ferror@plt+0x19e4>
  4028f4:	and	x5, x3, #0x7ffffffffffff
  4028f8:	mov	x6, x7
  4028fc:	b	402be4 <ferror@plt+0x1914>
  402900:	cmp	x4, x9
  402904:	b.eq	402550 <ferror@plt+0x1280>  // b.none
  402908:	cmp	w5, #0x74
  40290c:	b.gt	402990 <ferror@plt+0x16c0>
  402910:	cmp	w5, #0x3f
  402914:	b.gt	40295c <ferror@plt+0x168c>
  402918:	mov	w6, #0x40                  	// #64
  40291c:	sub	w6, w6, w5
  402920:	lsr	x9, x1, x5
  402924:	lsl	x1, x1, x6
  402928:	cmp	x1, #0x0
  40292c:	lsl	x0, x2, x6
  402930:	cset	x1, ne  // ne = any
  402934:	orr	x0, x0, x9
  402938:	lsr	x2, x2, x5
  40293c:	orr	x0, x0, x1
  402940:	subs	x7, x7, x0
  402944:	sbc	x3, x3, x2
  402948:	b	4028f0 <ferror@plt+0x1620>
  40294c:	cmp	x4, x9
  402950:	b.eq	402550 <ferror@plt+0x1280>  // b.none
  402954:	orr	x2, x2, #0x8000000000000
  402958:	b	402908 <ferror@plt+0x1638>
  40295c:	sub	w0, w5, #0x40
  402960:	mov	w6, #0x80                  	// #128
  402964:	sub	w6, w6, w5
  402968:	cmp	w5, #0x40
  40296c:	lsr	x0, x2, x0
  402970:	lsl	x2, x2, x6
  402974:	csel	x2, x2, xzr, ne  // ne = any
  402978:	orr	x1, x2, x1
  40297c:	cmp	x1, #0x0
  402980:	cset	x1, ne  // ne = any
  402984:	orr	x0, x0, x1
  402988:	mov	x2, #0x0                   	// #0
  40298c:	b	402940 <ferror@plt+0x1670>
  402990:	orr	x1, x2, x1
  402994:	cmp	x1, #0x0
  402998:	cset	x0, ne  // ne = any
  40299c:	b	402988 <ferror@plt+0x16b8>
  4029a0:	b.eq	402aa0 <ferror@plt+0x17d0>  // b.none
  4029a4:	mov	x5, #0x7fff                	// #32767
  4029a8:	cbnz	x4, 402a48 <ferror@plt+0x1778>
  4029ac:	orr	x4, x3, x7
  4029b0:	cbnz	x4, 4029dc <ferror@plt+0x170c>
  4029b4:	cmp	x12, x5
  4029b8:	b.ne	402cd4 <ferror@plt+0x1a04>  // b.any
  4029bc:	orr	x0, x2, x1
  4029c0:	cbz	x0, 402d40 <ferror@plt+0x1a70>
  4029c4:	lsr	x0, x2, #50
  4029c8:	mov	x4, x6
  4029cc:	eor	x0, x0, #0x1
  4029d0:	mov	x8, x11
  4029d4:	and	w0, w0, #0x1
  4029d8:	b	40263c <ferror@plt+0x136c>
  4029dc:	cmn	w0, #0x1
  4029e0:	b.ne	4029f8 <ferror@plt+0x1728>  // b.any
  4029e4:	subs	x7, x1, x7
  4029e8:	sbc	x3, x2, x3
  4029ec:	mov	x4, x6
  4029f0:	mov	x8, x11
  4029f4:	b	4028f0 <ferror@plt+0x1620>
  4029f8:	cmp	x12, x5
  4029fc:	b.eq	4029bc <ferror@plt+0x16ec>  // b.none
  402a00:	mvn	w0, w0
  402a04:	cmp	w0, #0x74
  402a08:	b.gt	402a90 <ferror@plt+0x17c0>
  402a0c:	cmp	w0, #0x3f
  402a10:	b.gt	402a5c <ferror@plt+0x178c>
  402a14:	mov	w5, #0x40                  	// #64
  402a18:	sub	w5, w5, w0
  402a1c:	lsr	x8, x7, x0
  402a20:	lsl	x7, x7, x5
  402a24:	cmp	x7, #0x0
  402a28:	lsl	x4, x3, x5
  402a2c:	cset	x5, ne  // ne = any
  402a30:	orr	x4, x4, x8
  402a34:	lsr	x0, x3, x0
  402a38:	orr	x4, x4, x5
  402a3c:	subs	x7, x1, x4
  402a40:	sbc	x3, x2, x0
  402a44:	b	4029ec <ferror@plt+0x171c>
  402a48:	cmp	x12, x5
  402a4c:	b.eq	4029bc <ferror@plt+0x16ec>  // b.none
  402a50:	neg	w0, w0
  402a54:	orr	x3, x3, #0x8000000000000
  402a58:	b	402a04 <ferror@plt+0x1734>
  402a5c:	sub	w4, w0, #0x40
  402a60:	mov	w5, #0x80                  	// #128
  402a64:	sub	w5, w5, w0
  402a68:	cmp	w0, #0x40
  402a6c:	lsr	x4, x3, x4
  402a70:	lsl	x3, x3, x5
  402a74:	csel	x3, x3, xzr, ne  // ne = any
  402a78:	orr	x3, x3, x7
  402a7c:	cmp	x3, #0x0
  402a80:	cset	x0, ne  // ne = any
  402a84:	orr	x4, x4, x0
  402a88:	mov	x0, #0x0                   	// #0
  402a8c:	b	402a3c <ferror@plt+0x176c>
  402a90:	orr	x3, x3, x7
  402a94:	cmp	x3, #0x0
  402a98:	cset	x4, ne  // ne = any
  402a9c:	b	402a88 <ferror@plt+0x17b8>
  402aa0:	add	x0, x4, #0x1
  402aa4:	tst	x0, #0x7ffe
  402aa8:	b.ne	402bc4 <ferror@plt+0x18f4>  // b.any
  402aac:	orr	x12, x3, x7
  402ab0:	orr	x13, x2, x1
  402ab4:	cbnz	x4, 402b30 <ferror@plt+0x1860>
  402ab8:	cbnz	x12, 402af0 <ferror@plt+0x1820>
  402abc:	cbnz	x13, 402cf4 <ferror@plt+0x1a24>
  402ac0:	and	x0, x10, #0xc00000
  402ac4:	mov	x3, #0x0                   	// #0
  402ac8:	cmp	x0, #0x800, lsl #12
  402acc:	mov	x7, #0x0                   	// #0
  402ad0:	cset	x8, eq  // eq = none
  402ad4:	orr	x0, x7, x3
  402ad8:	mov	x2, x3
  402adc:	cmp	x0, #0x0
  402ae0:	mov	x1, x7
  402ae4:	cset	w5, ne  // ne = any
  402ae8:	mov	x4, #0x0                   	// #0
  402aec:	b	402844 <ferror@plt+0x1574>
  402af0:	cbz	x13, 402ad4 <ferror@plt+0x1804>
  402af4:	subs	x4, x7, x1
  402af8:	cmp	x7, x1
  402afc:	sbc	x0, x3, x2
  402b00:	tbz	x0, #51, 402b14 <ferror@plt+0x1844>
  402b04:	subs	x7, x1, x7
  402b08:	sbc	x3, x2, x3
  402b0c:	mov	x8, x11
  402b10:	b	402ad4 <ferror@plt+0x1804>
  402b14:	orr	x7, x4, x0
  402b18:	cbnz	x7, 402d00 <ferror@plt+0x1a30>
  402b1c:	and	x0, x10, #0xc00000
  402b20:	cmp	x0, #0x800, lsl #12
  402b24:	cset	x8, eq  // eq = none
  402b28:	mov	x3, #0x0                   	// #0
  402b2c:	b	402ad4 <ferror@plt+0x1804>
  402b30:	mov	x0, #0x7fff                	// #32767
  402b34:	cmp	x4, x0
  402b38:	b.ne	402b98 <ferror@plt+0x18c8>  // b.any
  402b3c:	cbz	x12, 402e40 <ferror@plt+0x1b70>
  402b40:	lsr	x0, x3, #50
  402b44:	cmp	x6, x4
  402b48:	eor	x0, x0, #0x1
  402b4c:	and	w0, w0, #0x1
  402b50:	b.ne	402bbc <ferror@plt+0x18ec>  // b.any
  402b54:	cbz	x13, 402e68 <ferror@plt+0x1b98>
  402b58:	tst	x2, #0x4000000000000
  402b5c:	csinc	w0, w0, wzr, ne  // ne = any
  402b60:	cbz	x12, 402bb0 <ferror@plt+0x18e0>
  402b64:	and	x9, x9, #0x1fffffffffffffff
  402b68:	lsr	x4, x3, #3
  402b6c:	orr	x1, x9, x3, lsl #61
  402b70:	tbz	x3, #50, 402b8c <ferror@plt+0x18bc>
  402b74:	lsr	x3, x2, #3
  402b78:	tbnz	x2, #50, 402b8c <ferror@plt+0x18bc>
  402b7c:	and	x1, x14, #0x1fffffffffffffff
  402b80:	mov	x4, x3
  402b84:	orr	x1, x1, x2, lsl #61
  402b88:	mov	x8, x11
  402b8c:	extr	x2, x4, x1, #61
  402b90:	lsl	x1, x1, #3
  402b94:	b	40280c <ferror@plt+0x153c>
  402b98:	cmp	x6, x0
  402b9c:	b.ne	402ba8 <ferror@plt+0x18d8>  // b.any
  402ba0:	mov	w0, #0x0                   	// #0
  402ba4:	b	402b54 <ferror@plt+0x1884>
  402ba8:	mov	w0, #0x0                   	// #0
  402bac:	cbnz	x12, 402bbc <ferror@plt+0x18ec>
  402bb0:	cbz	x13, 402e6c <ferror@plt+0x1b9c>
  402bb4:	mov	x8, x11
  402bb8:	b	40280c <ferror@plt+0x153c>
  402bbc:	cbnz	x13, 402b64 <ferror@plt+0x1894>
  402bc0:	b	40281c <ferror@plt+0x154c>
  402bc4:	subs	x0, x7, x1
  402bc8:	cmp	x7, x1
  402bcc:	mov	x6, x0
  402bd0:	sbc	x5, x3, x2
  402bd4:	tbz	x5, #51, 402c60 <ferror@plt+0x1990>
  402bd8:	subs	x6, x1, x7
  402bdc:	mov	x8, x11
  402be0:	sbc	x5, x2, x3
  402be4:	clz	x0, x6
  402be8:	cmp	x5, #0x0
  402bec:	add	w0, w0, #0x40
  402bf0:	clz	x3, x5
  402bf4:	csel	w3, w0, w3, eq  // eq = none
  402bf8:	sub	w0, w3, #0xc
  402bfc:	cmp	w0, #0x3f
  402c00:	b.gt	402c6c <ferror@plt+0x199c>
  402c04:	neg	w3, w0
  402c08:	lsl	x5, x5, x0
  402c0c:	lsl	x7, x6, x0
  402c10:	lsr	x3, x6, x3
  402c14:	orr	x3, x3, x5
  402c18:	sxtw	x1, w0
  402c1c:	cmp	x4, w0, sxtw
  402c20:	b.gt	402cac <ferror@plt+0x19dc>
  402c24:	sub	w4, w0, w4
  402c28:	add	w2, w4, #0x1
  402c2c:	cmp	w2, #0x3f
  402c30:	b.gt	402c7c <ferror@plt+0x19ac>
  402c34:	mov	w1, #0x40                  	// #64
  402c38:	sub	w1, w1, w2
  402c3c:	lsr	x4, x7, x2
  402c40:	lsl	x0, x3, x1
  402c44:	orr	x0, x0, x4
  402c48:	lsl	x1, x7, x1
  402c4c:	cmp	x1, #0x0
  402c50:	cset	x1, ne  // ne = any
  402c54:	lsr	x3, x3, x2
  402c58:	orr	x7, x0, x1
  402c5c:	b	402ad4 <ferror@plt+0x1804>
  402c60:	orr	x7, x0, x5
  402c64:	cbnz	x7, 402be4 <ferror@plt+0x1914>
  402c68:	b	402b1c <ferror@plt+0x184c>
  402c6c:	sub	w3, w3, #0x4c
  402c70:	mov	x7, #0x0                   	// #0
  402c74:	lsl	x3, x6, x3
  402c78:	b	402c18 <ferror@plt+0x1948>
  402c7c:	sub	w4, w4, #0x3f
  402c80:	mov	w0, #0x80                  	// #128
  402c84:	sub	w0, w0, w2
  402c88:	cmp	w2, #0x40
  402c8c:	lsr	x4, x3, x4
  402c90:	lsl	x3, x3, x0
  402c94:	csel	x3, x3, xzr, ne  // ne = any
  402c98:	orr	x3, x7, x3
  402c9c:	cmp	x3, #0x0
  402ca0:	cset	x3, ne  // ne = any
  402ca4:	orr	x7, x4, x3
  402ca8:	b	402b28 <ferror@plt+0x1858>
  402cac:	sub	x4, x4, x1
  402cb0:	and	x3, x3, #0xfff7ffffffffffff
  402cb4:	cbz	x4, 402ad4 <ferror@plt+0x1804>
  402cb8:	mov	x2, x3
  402cbc:	mov	x1, x7
  402cc0:	b	402540 <ferror@plt+0x1270>
  402cc4:	mov	x3, x2
  402cc8:	mov	x7, x1
  402ccc:	mov	x4, x12
  402cd0:	b	402cb4 <ferror@plt+0x19e4>
  402cd4:	mov	x3, x2
  402cd8:	mov	x7, x1
  402cdc:	mov	x4, x12
  402ce0:	mov	x8, x11
  402ce4:	b	402cb4 <ferror@plt+0x19e4>
  402ce8:	mov	x3, x2
  402cec:	mov	x7, x1
  402cf0:	b	402ad4 <ferror@plt+0x1804>
  402cf4:	mov	x3, x2
  402cf8:	mov	x7, x1
  402cfc:	b	402b0c <ferror@plt+0x183c>
  402d00:	mov	x3, x0
  402d04:	mov	x7, x4
  402d08:	b	402ad4 <ferror@plt+0x1804>
  402d0c:	mov	x4, x6
  402d10:	mov	x2, #0x0                   	// #0
  402d14:	mov	x1, #0x0                   	// #0
  402d18:	b	402540 <ferror@plt+0x1270>
  402d1c:	mov	x4, x0
  402d20:	mov	x2, #0x0                   	// #0
  402d24:	mov	w0, #0x14                  	// #20
  402d28:	b	40274c <ferror@plt+0x147c>
  402d2c:	mov	x2, #0x0                   	// #0
  402d30:	mov	w0, #0x14                  	// #20
  402d34:	b	40263c <ferror@plt+0x136c>
  402d38:	mov	x2, #0x0                   	// #0
  402d3c:	b	402540 <ferror@plt+0x1270>
  402d40:	mov	x4, x6
  402d44:	mov	x8, x11
  402d48:	mov	x2, #0x0                   	// #0
  402d4c:	mov	x1, #0x0                   	// #0
  402d50:	b	402540 <ferror@plt+0x1270>
  402d54:	cbnz	x8, 402784 <ferror@plt+0x14b4>
  402d58:	adds	x1, x1, #0x8
  402d5c:	b	402780 <ferror@plt+0x14b0>
  402d60:	cbz	x8, 402784 <ferror@plt+0x14b4>
  402d64:	b	402d58 <ferror@plt+0x1a88>
  402d68:	cbz	w5, 402d78 <ferror@plt+0x1aa8>
  402d6c:	tbnz	w0, #4, 402d74 <ferror@plt+0x1aa4>
  402d70:	tbz	w10, #11, 402d78 <ferror@plt+0x1aa8>
  402d74:	orr	w0, w0, #0x8
  402d78:	tbz	x2, #51, 402d90 <ferror@plt+0x1ac0>
  402d7c:	add	x4, x4, #0x1
  402d80:	mov	x3, #0x7fff                	// #32767
  402d84:	cmp	x4, x3
  402d88:	b.eq	402de8 <ferror@plt+0x1b18>  // b.none
  402d8c:	and	x2, x2, #0xfff7ffffffffffff
  402d90:	mov	x3, #0x7fff                	// #32767
  402d94:	extr	x1, x2, x1, #3
  402d98:	cmp	x4, x3
  402d9c:	lsr	x2, x2, #3
  402da0:	b.ne	402db4 <ferror@plt+0x1ae4>  // b.any
  402da4:	orr	x3, x1, x2
  402da8:	orr	x2, x2, #0x800000000000
  402dac:	cmp	x3, #0x0
  402db0:	csel	x2, x2, xzr, ne  // ne = any
  402db4:	and	x4, x4, #0x7fff
  402db8:	mov	x7, #0x0                   	// #0
  402dbc:	bfxil	x7, x2, #0, #48
  402dc0:	orr	w8, w4, w8, lsl #15
  402dc4:	fmov	d0, x1
  402dc8:	bfi	x7, x8, #48, #16
  402dcc:	fmov	v0.d[1], x7
  402dd0:	cbz	w0, 402de0 <ferror@plt+0x1b10>
  402dd4:	str	q0, [sp, #16]
  402dd8:	bl	403fc8 <ferror@plt+0x2cf8>
  402ddc:	ldr	q0, [sp, #16]
  402de0:	ldp	x29, x30, [sp], #32
  402de4:	ret
  402de8:	ands	x1, x10, #0xc00000
  402dec:	b.eq	402e08 <ferror@plt+0x1b38>  // b.none
  402df0:	cmp	x1, #0x400, lsl #12
  402df4:	b.ne	402e18 <ferror@plt+0x1b48>  // b.any
  402df8:	cmp	x8, #0x0
  402dfc:	mov	x2, #0x7ffe                	// #32766
  402e00:	csetm	x1, ne  // ne = any
  402e04:	csel	x4, x4, x2, eq  // eq = none
  402e08:	mov	w2, #0x14                  	// #20
  402e0c:	orr	w0, w0, w2
  402e10:	mov	x2, x1
  402e14:	b	402d90 <ferror@plt+0x1ac0>
  402e18:	cmp	x1, #0x800, lsl #12
  402e1c:	b.ne	402e34 <ferror@plt+0x1b64>  // b.any
  402e20:	cmp	x8, #0x0
  402e24:	mov	x2, #0x7ffe                	// #32766
  402e28:	csetm	x1, eq  // eq = none
  402e2c:	csel	x4, x4, x2, ne  // ne = any
  402e30:	b	402e08 <ferror@plt+0x1b38>
  402e34:	mov	x1, #0xffffffffffffffff    	// #-1
  402e38:	mov	x4, #0x7ffe                	// #32766
  402e3c:	b	402e08 <ferror@plt+0x1b38>
  402e40:	cmp	x6, x4
  402e44:	b.eq	402ba0 <ferror@plt+0x18d0>  // b.none
  402e48:	mov	w0, #0x0                   	// #0
  402e4c:	b	402bb0 <ferror@plt+0x18e0>
  402e50:	cbz	x12, 40280c <ferror@plt+0x153c>
  402e54:	b	40281c <ferror@plt+0x154c>
  402e58:	cmp	x6, x4
  402e5c:	b.eq	4027fc <ferror@plt+0x152c>  // b.none
  402e60:	mov	w0, #0x0                   	// #0
  402e64:	b	40280c <ferror@plt+0x153c>
  402e68:	cbnz	x12, 40281c <ferror@plt+0x154c>
  402e6c:	mov	x8, #0x0                   	// #0
  402e70:	mov	x2, #0x7ffffffffffff       	// #2251799813685247
  402e74:	mov	x1, #0xfffffffffffffff8    	// #-8
  402e78:	mov	x4, #0x7fff                	// #32767
  402e7c:	mov	w0, #0x1                   	// #1
  402e80:	b	40274c <ferror@plt+0x147c>
  402e84:	stp	x29, x30, [sp, #-32]!
  402e88:	mov	x29, sp
  402e8c:	str	q0, [sp, #16]
  402e90:	ldp	x1, x10, [sp, #16]
  402e94:	str	q1, [sp, #16]
  402e98:	ldp	x8, x9, [sp, #16]
  402e9c:	mrs	x6, fpcr
  402ea0:	ubfx	x4, x10, #0, #48
  402ea4:	ubfx	x11, x10, #48, #15
  402ea8:	lsr	x10, x10, #63
  402eac:	and	w5, w10, #0xff
  402eb0:	cbz	w11, 402ee4 <ferror@plt+0x1c14>
  402eb4:	mov	w2, #0x7fff                	// #32767
  402eb8:	cmp	w11, w2
  402ebc:	b.eq	402f44 <ferror@plt+0x1c74>  // b.none
  402ec0:	and	x11, x11, #0xffff
  402ec4:	extr	x2, x4, x1, #61
  402ec8:	mov	x12, #0xffffffffffffc001    	// #-16383
  402ecc:	orr	x2, x2, #0x8000000000000
  402ed0:	lsl	x1, x1, #3
  402ed4:	add	x11, x11, x12
  402ed8:	mov	x14, #0x0                   	// #0
  402edc:	mov	w0, #0x0                   	// #0
  402ee0:	b	402f60 <ferror@plt+0x1c90>
  402ee4:	orr	x2, x4, x1
  402ee8:	cbz	x2, 402fd8 <ferror@plt+0x1d08>
  402eec:	clz	x2, x1
  402ef0:	cmp	x4, #0x0
  402ef4:	add	x2, x2, #0x40
  402ef8:	clz	x11, x4
  402efc:	csel	x0, x2, x11, eq  // eq = none
  402f00:	sub	x2, x0, #0xf
  402f04:	cmp	x2, #0x3c
  402f08:	b.gt	402f34 <ferror@plt+0x1c64>
  402f0c:	add	w7, w2, #0x3
  402f10:	mov	w3, #0x3d                  	// #61
  402f14:	sub	w2, w3, w2
  402f18:	lsl	x4, x4, x7
  402f1c:	lsr	x2, x1, x2
  402f20:	orr	x2, x2, x4
  402f24:	lsl	x1, x1, x7
  402f28:	mov	x11, #0xffffffffffffc011    	// #-16367
  402f2c:	sub	x11, x11, x0
  402f30:	b	402ed8 <ferror@plt+0x1c08>
  402f34:	sub	w2, w2, #0x3d
  402f38:	lsl	x2, x1, x2
  402f3c:	mov	x1, #0x0                   	// #0
  402f40:	b	402f28 <ferror@plt+0x1c58>
  402f44:	orr	x2, x4, x1
  402f48:	cbz	x2, 402fe8 <ferror@plt+0x1d18>
  402f4c:	lsr	x0, x4, #47
  402f50:	mov	x2, x4
  402f54:	eor	w0, w0, #0x1
  402f58:	mov	x11, #0x7fff                	// #32767
  402f5c:	mov	x14, #0x3                   	// #3
  402f60:	lsr	x13, x9, #63
  402f64:	ubfx	x7, x9, #0, #48
  402f68:	ubfx	x4, x9, #48, #15
  402f6c:	and	w3, w13, #0xff
  402f70:	cbz	w4, 402ff8 <ferror@plt+0x1d28>
  402f74:	mov	w9, #0x7fff                	// #32767
  402f78:	cmp	w4, w9
  402f7c:	b.eq	403058 <ferror@plt+0x1d88>  // b.none
  402f80:	and	x4, x4, #0xffff
  402f84:	extr	x7, x7, x8, #61
  402f88:	mov	x9, #0xffffffffffffc001    	// #-16383
  402f8c:	orr	x7, x7, #0x8000000000000
  402f90:	lsl	x8, x8, #3
  402f94:	add	x4, x4, x9
  402f98:	mov	x12, #0x0                   	// #0
  402f9c:	eor	w5, w5, w3
  402fa0:	orr	x3, x12, x14, lsl #2
  402fa4:	sub	x3, x3, #0x1
  402fa8:	and	x5, x5, #0xff
  402fac:	sub	x9, x11, x4
  402fb0:	cmp	x3, #0xe
  402fb4:	b.hi	40309c <ferror@plt+0x1dcc>  // b.pmore
  402fb8:	cmp	w3, #0xe
  402fbc:	b.hi	40309c <ferror@plt+0x1dcc>  // b.pmore
  402fc0:	adrp	x4, 404000 <ferror@plt+0x2d30>
  402fc4:	add	x4, x4, #0xa80
  402fc8:	ldrh	w3, [x4, w3, uxtw #1]
  402fcc:	adr	x4, 402fd8 <ferror@plt+0x1d08>
  402fd0:	add	x3, x4, w3, sxth #2
  402fd4:	br	x3
  402fd8:	mov	x1, #0x0                   	// #0
  402fdc:	mov	x11, #0x0                   	// #0
  402fe0:	mov	x14, #0x1                   	// #1
  402fe4:	b	402edc <ferror@plt+0x1c0c>
  402fe8:	mov	x1, #0x0                   	// #0
  402fec:	mov	x11, #0x7fff                	// #32767
  402ff0:	mov	x14, #0x2                   	// #2
  402ff4:	b	402edc <ferror@plt+0x1c0c>
  402ff8:	orr	x4, x7, x8
  402ffc:	cbz	x4, 403074 <ferror@plt+0x1da4>
  403000:	clz	x12, x8
  403004:	cmp	x7, #0x0
  403008:	add	x12, x12, #0x40
  40300c:	clz	x9, x7
  403010:	csel	x9, x12, x9, eq  // eq = none
  403014:	sub	x12, x9, #0xf
  403018:	cmp	x12, #0x3c
  40301c:	b.gt	403048 <ferror@plt+0x1d78>
  403020:	add	w16, w12, #0x3
  403024:	mov	w15, #0x3d                  	// #61
  403028:	sub	w12, w15, w12
  40302c:	lsl	x7, x7, x16
  403030:	lsr	x12, x8, x12
  403034:	orr	x7, x12, x7
  403038:	lsl	x8, x8, x16
  40303c:	mov	x4, #0xffffffffffffc011    	// #-16367
  403040:	sub	x4, x4, x9
  403044:	b	402f98 <ferror@plt+0x1cc8>
  403048:	sub	w7, w12, #0x3d
  40304c:	lsl	x7, x8, x7
  403050:	mov	x8, #0x0                   	// #0
  403054:	b	40303c <ferror@plt+0x1d6c>
  403058:	orr	x4, x7, x8
  40305c:	cbz	x4, 403088 <ferror@plt+0x1db8>
  403060:	tst	x7, #0x800000000000
  403064:	mov	x4, #0x7fff                	// #32767
  403068:	csinc	w0, w0, wzr, ne  // ne = any
  40306c:	mov	x12, #0x3                   	// #3
  403070:	b	402f9c <ferror@plt+0x1ccc>
  403074:	mov	x7, #0x0                   	// #0
  403078:	mov	x8, #0x0                   	// #0
  40307c:	mov	x4, #0x0                   	// #0
  403080:	mov	x12, #0x1                   	// #1
  403084:	b	402f9c <ferror@plt+0x1ccc>
  403088:	mov	x7, #0x0                   	// #0
  40308c:	mov	x8, #0x0                   	// #0
  403090:	mov	x4, #0x7fff                	// #32767
  403094:	mov	x12, #0x2                   	// #2
  403098:	b	402f9c <ferror@plt+0x1ccc>
  40309c:	cmp	x7, x2
  4030a0:	b.cc	4030ac <ferror@plt+0x1ddc>  // b.lo, b.ul, b.last
  4030a4:	ccmp	x8, x1, #0x2, eq  // eq = none
  4030a8:	b.hi	403344 <ferror@plt+0x2074>  // b.pmore
  4030ac:	lsl	x14, x1, #63
  4030b0:	extr	x1, x2, x1, #1
  4030b4:	lsr	x2, x2, #1
  4030b8:	extr	x3, x7, x8, #52
  4030bc:	ubfx	x7, x7, #20, #32
  4030c0:	and	x13, x3, #0xffffffff
  4030c4:	lsl	x8, x8, #12
  4030c8:	udiv	x10, x2, x7
  4030cc:	msub	x2, x10, x7, x2
  4030d0:	mul	x11, x13, x10
  4030d4:	extr	x2, x2, x1, #32
  4030d8:	cmp	x11, x2
  4030dc:	b.ls	403350 <ferror@plt+0x2080>  // b.plast
  4030e0:	sub	x4, x10, #0x1
  4030e4:	adds	x2, x3, x2
  4030e8:	b.cs	4030fc <ferror@plt+0x1e2c>  // b.hs, b.nlast
  4030ec:	cmp	x11, x2
  4030f0:	b.ls	4030fc <ferror@plt+0x1e2c>  // b.plast
  4030f4:	sub	x4, x10, #0x2
  4030f8:	add	x2, x2, x3
  4030fc:	sub	x2, x2, x11
  403100:	and	x1, x1, #0xffffffff
  403104:	udiv	x10, x2, x7
  403108:	msub	x2, x10, x7, x2
  40310c:	mul	x11, x13, x10
  403110:	orr	x1, x1, x2, lsl #32
  403114:	cmp	x11, x1
  403118:	b.ls	403358 <ferror@plt+0x2088>  // b.plast
  40311c:	sub	x2, x10, #0x1
  403120:	adds	x1, x3, x1
  403124:	b.cs	403138 <ferror@plt+0x1e68>  // b.hs, b.nlast
  403128:	cmp	x11, x1
  40312c:	b.ls	403138 <ferror@plt+0x1e68>  // b.plast
  403130:	sub	x2, x10, #0x2
  403134:	add	x1, x1, x3
  403138:	orr	x4, x2, x4, lsl #32
  40313c:	and	x15, x8, #0xffffffff
  403140:	lsr	x10, x8, #32
  403144:	sub	x1, x1, x11
  403148:	lsr	x12, x4, #32
  40314c:	and	x11, x4, #0xffffffff
  403150:	mul	x16, x12, x15
  403154:	mul	x2, x11, x15
  403158:	madd	x11, x10, x11, x16
  40315c:	mul	x12, x12, x10
  403160:	add	x11, x11, x2, lsr #32
  403164:	cmp	x16, x11
  403168:	b.ls	403174 <ferror@plt+0x1ea4>  // b.plast
  40316c:	mov	x16, #0x100000000           	// #4294967296
  403170:	add	x12, x12, x16
  403174:	add	x12, x12, x11, lsr #32
  403178:	and	x2, x2, #0xffffffff
  40317c:	add	x11, x2, x11, lsl #32
  403180:	cmp	x1, x12
  403184:	b.cc	403190 <ferror@plt+0x1ec0>  // b.lo, b.ul, b.last
  403188:	ccmp	x14, x11, #0x2, eq  // eq = none
  40318c:	b.cs	403360 <ferror@plt+0x2090>  // b.hs, b.nlast
  403190:	adds	x16, x14, x8
  403194:	sub	x2, x4, #0x1
  403198:	adc	x1, x1, x3
  40319c:	cset	x17, cs  // cs = hs, nlast
  4031a0:	mov	x14, x16
  4031a4:	cmp	x3, x1
  4031a8:	b.cc	4031b8 <ferror@plt+0x1ee8>  // b.lo, b.ul, b.last
  4031ac:	cmp	x17, #0x0
  4031b0:	ccmp	x3, x1, #0x0, eq  // eq = none
  4031b4:	b.ne	4031d4 <ferror@plt+0x1f04>  // b.any
  4031b8:	cmp	x12, x1
  4031bc:	b.hi	4031c8 <ferror@plt+0x1ef8>  // b.pmore
  4031c0:	ccmp	x11, x16, #0x0, eq  // eq = none
  4031c4:	b.ls	4031d4 <ferror@plt+0x1f04>  // b.plast
  4031c8:	adds	x14, x8, x16
  4031cc:	sub	x2, x4, #0x2
  4031d0:	adc	x1, x1, x3
  4031d4:	subs	x16, x14, x11
  4031d8:	cmp	x14, x11
  4031dc:	sbc	x1, x1, x12
  4031e0:	cmp	x3, x1
  4031e4:	b.eq	4033f4 <ferror@plt+0x2124>  // b.none
  4031e8:	udiv	x12, x1, x7
  4031ec:	msub	x1, x12, x7, x1
  4031f0:	mul	x4, x13, x12
  4031f4:	extr	x1, x1, x16, #32
  4031f8:	cmp	x4, x1
  4031fc:	b.ls	403368 <ferror@plt+0x2098>  // b.plast
  403200:	sub	x11, x12, #0x1
  403204:	adds	x1, x3, x1
  403208:	b.cs	40321c <ferror@plt+0x1f4c>  // b.hs, b.nlast
  40320c:	cmp	x4, x1
  403210:	b.ls	40321c <ferror@plt+0x1f4c>  // b.plast
  403214:	sub	x11, x12, #0x2
  403218:	add	x1, x1, x3
  40321c:	sub	x1, x1, x4
  403220:	and	x16, x16, #0xffffffff
  403224:	udiv	x12, x1, x7
  403228:	msub	x4, x12, x7, x1
  40322c:	mul	x13, x13, x12
  403230:	orr	x4, x16, x4, lsl #32
  403234:	cmp	x13, x4
  403238:	b.ls	403370 <ferror@plt+0x20a0>  // b.plast
  40323c:	sub	x1, x12, #0x1
  403240:	adds	x4, x3, x4
  403244:	b.cs	403258 <ferror@plt+0x1f88>  // b.hs, b.nlast
  403248:	cmp	x13, x4
  40324c:	b.ls	403258 <ferror@plt+0x1f88>  // b.plast
  403250:	sub	x1, x12, #0x2
  403254:	add	x4, x4, x3
  403258:	orr	x11, x1, x11, lsl #32
  40325c:	sub	x4, x4, x13
  403260:	and	x12, x11, #0xffffffff
  403264:	lsr	x7, x11, #32
  403268:	mul	x1, x15, x12
  40326c:	mul	x15, x7, x15
  403270:	mul	x7, x10, x7
  403274:	madd	x10, x10, x12, x15
  403278:	add	x10, x10, x1, lsr #32
  40327c:	cmp	x15, x10
  403280:	b.ls	40328c <ferror@plt+0x1fbc>  // b.plast
  403284:	mov	x12, #0x100000000           	// #4294967296
  403288:	add	x7, x7, x12
  40328c:	add	x7, x7, x10, lsr #32
  403290:	and	x1, x1, #0xffffffff
  403294:	add	x10, x1, x10, lsl #32
  403298:	cmp	x4, x7
  40329c:	b.cc	4032ac <ferror@plt+0x1fdc>  // b.lo, b.ul, b.last
  4032a0:	cmp	x10, #0x0
  4032a4:	ccmp	x4, x7, #0x0, ne  // ne = any
  4032a8:	b.ne	403378 <ferror@plt+0x20a8>  // b.any
  4032ac:	adds	x12, x3, x4
  4032b0:	sub	x1, x11, #0x1
  4032b4:	mov	x4, x12
  4032b8:	b.cs	4032e4 <ferror@plt+0x2014>  // b.hs, b.nlast
  4032bc:	cmp	x12, x7
  4032c0:	b.cc	4032cc <ferror@plt+0x1ffc>  // b.lo, b.ul, b.last
  4032c4:	ccmp	x8, x10, #0x2, eq  // eq = none
  4032c8:	b.cs	4032e4 <ferror@plt+0x2014>  // b.hs, b.nlast
  4032cc:	sub	x1, x11, #0x2
  4032d0:	lsl	x11, x8, #1
  4032d4:	cmp	x8, x11
  4032d8:	mov	x8, x11
  4032dc:	cinc	x4, x3, hi  // hi = pmore
  4032e0:	add	x4, x12, x4
  4032e4:	cmp	x4, x7
  4032e8:	mov	x3, x1
  4032ec:	ccmp	x8, x10, #0x0, eq  // eq = none
  4032f0:	orr	x1, x1, #0x1
  4032f4:	csel	x1, x1, x3, ne  // ne = any
  4032f8:	mov	x3, #0x3fff                	// #16383
  4032fc:	add	x3, x9, x3
  403300:	cmp	x3, #0x0
  403304:	b.le	4034c0 <ferror@plt+0x21f0>
  403308:	tst	x1, #0x7
  40330c:	b.eq	40340c <ferror@plt+0x213c>  // b.none
  403310:	and	x4, x6, #0xc00000
  403314:	orr	w0, w0, #0x10
  403318:	cmp	x4, #0x400, lsl #12
  40331c:	b.eq	4033fc <ferror@plt+0x212c>  // b.none
  403320:	cmp	x4, #0x800, lsl #12
  403324:	b.eq	403408 <ferror@plt+0x2138>  // b.none
  403328:	cbnz	x4, 40340c <ferror@plt+0x213c>
  40332c:	and	x4, x1, #0xf
  403330:	cmp	x4, #0x4
  403334:	b.eq	40340c <ferror@plt+0x213c>  // b.none
  403338:	adds	x1, x1, #0x4
  40333c:	cinc	x2, x2, cs  // cs = hs, nlast
  403340:	b	40340c <ferror@plt+0x213c>
  403344:	sub	x9, x9, #0x1
  403348:	mov	x14, #0x0                   	// #0
  40334c:	b	4030b8 <ferror@plt+0x1de8>
  403350:	mov	x4, x10
  403354:	b	4030fc <ferror@plt+0x1e2c>
  403358:	mov	x2, x10
  40335c:	b	403138 <ferror@plt+0x1e68>
  403360:	mov	x2, x4
  403364:	b	4031d4 <ferror@plt+0x1f04>
  403368:	mov	x11, x12
  40336c:	b	40321c <ferror@plt+0x1f4c>
  403370:	mov	x1, x12
  403374:	b	403258 <ferror@plt+0x1f88>
  403378:	mov	x1, x11
  40337c:	mov	x8, #0x0                   	// #0
  403380:	b	4032e4 <ferror@plt+0x2014>
  403384:	tbz	x2, #47, 403398 <ferror@plt+0x20c8>
  403388:	tbnz	x7, #47, 403398 <ferror@plt+0x20c8>
  40338c:	mov	x2, x7
  403390:	mov	x1, x8
  403394:	mov	x10, x13
  403398:	orr	x2, x2, #0x800000000000
  40339c:	mov	x5, x10
  4033a0:	mov	x3, #0x7fff                	// #32767
  4033a4:	b	40342c <ferror@plt+0x215c>
  4033a8:	orr	w0, w0, #0x2
  4033ac:	mov	x2, #0x0                   	// #0
  4033b0:	mov	x1, #0x0                   	// #0
  4033b4:	b	4033a0 <ferror@plt+0x20d0>
  4033b8:	mov	x5, x10
  4033bc:	mov	x12, x14
  4033c0:	cmp	x12, #0x1
  4033c4:	b.eq	403628 <ferror@plt+0x2358>  // b.none
  4033c8:	cbz	x12, 4032f8 <ferror@plt+0x2028>
  4033cc:	cmp	x12, #0x2
  4033d0:	b.eq	4033ac <ferror@plt+0x20dc>  // b.none
  4033d4:	cmp	x12, #0x3
  4033d8:	b.ne	4032f8 <ferror@plt+0x2028>  // b.any
  4033dc:	mov	x10, x5
  4033e0:	b	403398 <ferror@plt+0x20c8>
  4033e4:	mov	x2, x7
  4033e8:	mov	x1, x8
  4033ec:	mov	x5, x13
  4033f0:	b	4033c0 <ferror@plt+0x20f0>
  4033f4:	mov	x1, #0xffffffffffffffff    	// #-1
  4033f8:	b	4032f8 <ferror@plt+0x2028>
  4033fc:	cbnz	x5, 40340c <ferror@plt+0x213c>
  403400:	adds	x1, x1, #0x8
  403404:	b	40333c <ferror@plt+0x206c>
  403408:	cbnz	x5, 403400 <ferror@plt+0x2130>
  40340c:	tbz	x2, #52, 403418 <ferror@plt+0x2148>
  403410:	and	x2, x2, #0xffefffffffffffff
  403414:	add	x3, x9, #0x4, lsl #12
  403418:	mov	x4, #0x7ffe                	// #32766
  40341c:	cmp	x3, x4
  403420:	b.gt	403460 <ferror@plt+0x2190>
  403424:	extr	x1, x2, x1, #3
  403428:	lsr	x2, x2, #3
  40342c:	and	x3, x3, #0x7fff
  403430:	mov	x7, #0x0                   	// #0
  403434:	bfxil	x7, x2, #0, #48
  403438:	orr	w3, w3, w5, lsl #15
  40343c:	fmov	d0, x1
  403440:	bfi	x7, x3, #48, #16
  403444:	fmov	v0.d[1], x7
  403448:	cbz	w0, 403458 <ferror@plt+0x2188>
  40344c:	str	q0, [sp, #16]
  403450:	bl	403fc8 <ferror@plt+0x2cf8>
  403454:	ldr	q0, [sp, #16]
  403458:	ldp	x29, x30, [sp], #32
  40345c:	ret
  403460:	and	x1, x6, #0xc00000
  403464:	cmp	x1, #0x400, lsl #12
  403468:	b.eq	40348c <ferror@plt+0x21bc>  // b.none
  40346c:	cmp	x1, #0x800, lsl #12
  403470:	b.eq	4034a0 <ferror@plt+0x21d0>  // b.none
  403474:	cbnz	x1, 4034b4 <ferror@plt+0x21e4>
  403478:	mov	x3, #0x7fff                	// #32767
  40347c:	mov	w2, #0x14                  	// #20
  403480:	orr	w0, w0, w2
  403484:	mov	x2, x1
  403488:	b	40342c <ferror@plt+0x215c>
  40348c:	cmp	x5, #0x0
  403490:	mov	x2, #0x7fff                	// #32767
  403494:	csetm	x1, ne  // ne = any
  403498:	csel	x3, x2, x4, eq  // eq = none
  40349c:	b	40347c <ferror@plt+0x21ac>
  4034a0:	cmp	x5, #0x0
  4034a4:	mov	x2, #0x7fff                	// #32767
  4034a8:	csetm	x1, eq  // eq = none
  4034ac:	csel	x3, x2, x4, ne  // ne = any
  4034b0:	b	40347c <ferror@plt+0x21ac>
  4034b4:	mov	x3, x4
  4034b8:	mov	x1, #0xffffffffffffffff    	// #-1
  4034bc:	b	40347c <ferror@plt+0x21ac>
  4034c0:	mov	x4, #0x1                   	// #1
  4034c4:	sub	x3, x4, x3
  4034c8:	cmp	x3, #0x74
  4034cc:	b.gt	4035b4 <ferror@plt+0x22e4>
  4034d0:	cmp	x3, #0x3f
  4034d4:	b.gt	40353c <ferror@plt+0x226c>
  4034d8:	mov	w7, #0x40                  	// #64
  4034dc:	sub	w7, w7, w3
  4034e0:	lsr	x8, x1, x3
  4034e4:	lsl	x1, x1, x7
  4034e8:	cmp	x1, #0x0
  4034ec:	lsl	x4, x2, x7
  4034f0:	cset	x1, ne  // ne = any
  4034f4:	orr	x4, x4, x8
  4034f8:	lsr	x2, x2, x3
  4034fc:	orr	x1, x4, x1
  403500:	tst	x1, #0x7
  403504:	b.eq	403580 <ferror@plt+0x22b0>  // b.none
  403508:	and	x3, x6, #0xc00000
  40350c:	orr	w0, w0, #0x10
  403510:	cmp	x3, #0x400, lsl #12
  403514:	b.eq	403570 <ferror@plt+0x22a0>  // b.none
  403518:	cmp	x3, #0x800, lsl #12
  40351c:	b.eq	40357c <ferror@plt+0x22ac>  // b.none
  403520:	cbnz	x3, 403580 <ferror@plt+0x22b0>
  403524:	and	x3, x1, #0xf
  403528:	cmp	x3, #0x4
  40352c:	b.eq	403580 <ferror@plt+0x22b0>  // b.none
  403530:	adds	x1, x1, #0x4
  403534:	cinc	x2, x2, cs  // cs = hs, nlast
  403538:	b	403580 <ferror@plt+0x22b0>
  40353c:	sub	w4, w3, #0x40
  403540:	mov	w7, #0x80                  	// #128
  403544:	sub	w7, w7, w3
  403548:	cmp	x3, #0x40
  40354c:	lsr	x4, x2, x4
  403550:	lsl	x2, x2, x7
  403554:	csel	x2, x2, xzr, ne  // ne = any
  403558:	orr	x1, x2, x1
  40355c:	mov	x2, #0x0                   	// #0
  403560:	cmp	x1, #0x0
  403564:	cset	x1, ne  // ne = any
  403568:	orr	x1, x4, x1
  40356c:	b	403500 <ferror@plt+0x2230>
  403570:	cbnz	x5, 403580 <ferror@plt+0x22b0>
  403574:	adds	x1, x1, #0x8
  403578:	b	403534 <ferror@plt+0x2264>
  40357c:	cbnz	x5, 403574 <ferror@plt+0x22a4>
  403580:	tbz	x2, #51, 40359c <ferror@plt+0x22cc>
  403584:	orr	w0, w0, #0x10
  403588:	mov	x2, #0x0                   	// #0
  40358c:	mov	x1, #0x0                   	// #0
  403590:	mov	x3, #0x1                   	// #1
  403594:	orr	w0, w0, #0x8
  403598:	b	40342c <ferror@plt+0x215c>
  40359c:	mov	x3, #0x0                   	// #0
  4035a0:	extr	x1, x2, x1, #3
  4035a4:	lsr	x2, x2, #3
  4035a8:	tbnz	w0, #4, 403594 <ferror@plt+0x22c4>
  4035ac:	tbz	w6, #11, 40342c <ferror@plt+0x215c>
  4035b0:	b	403594 <ferror@plt+0x22c4>
  4035b4:	orr	x1, x1, x2
  4035b8:	cbz	x1, 4035e4 <ferror@plt+0x2314>
  4035bc:	and	x6, x6, #0xc00000
  4035c0:	orr	w0, w0, #0x10
  4035c4:	cmp	x6, #0x400, lsl #12
  4035c8:	b.eq	4035f4 <ferror@plt+0x2324>  // b.none
  4035cc:	cmp	x6, #0x800, lsl #12
  4035d0:	b.eq	403604 <ferror@plt+0x2334>  // b.none
  4035d4:	cmp	x6, #0x0
  4035d8:	mov	x1, #0x5                   	// #5
  4035dc:	csel	x4, x4, x1, ne  // ne = any
  4035e0:	lsr	x1, x4, #3
  4035e4:	orr	w0, w0, #0x8
  4035e8:	mov	x2, #0x0                   	// #0
  4035ec:	mov	x3, #0x0                   	// #0
  4035f0:	b	40342c <ferror@plt+0x215c>
  4035f4:	cmp	x5, #0x0
  4035f8:	mov	x1, #0x9                   	// #9
  4035fc:	csel	x4, x1, x4, eq  // eq = none
  403600:	b	4035e0 <ferror@plt+0x2310>
  403604:	cmp	x5, #0x0
  403608:	mov	x1, #0x9                   	// #9
  40360c:	csel	x4, x1, x4, ne  // ne = any
  403610:	b	4035e0 <ferror@plt+0x2310>
  403614:	mov	x2, #0xffffffffffff        	// #281474976710655
  403618:	mov	x1, #0xffffffffffffffff    	// #-1
  40361c:	mov	w0, #0x1                   	// #1
  403620:	mov	x10, #0x0                   	// #0
  403624:	b	403398 <ferror@plt+0x20c8>
  403628:	mov	x2, #0x0                   	// #0
  40362c:	mov	x1, #0x0                   	// #0
  403630:	b	4035ec <ferror@plt+0x231c>
  403634:	stp	x29, x30, [sp, #-32]!
  403638:	mov	x29, sp
  40363c:	str	q0, [sp, #16]
  403640:	ldp	x8, x4, [sp, #16]
  403644:	str	q1, [sp, #16]
  403648:	ldp	x1, x9, [sp, #16]
  40364c:	mrs	x6, fpcr
  403650:	ubfx	x11, x4, #0, #48
  403654:	ubfx	x10, x4, #48, #15
  403658:	lsr	x4, x4, #63
  40365c:	and	w5, w4, #0xff
  403660:	cbz	w10, 403694 <ferror@plt+0x23c4>
  403664:	mov	w2, #0x7fff                	// #32767
  403668:	cmp	w10, w2
  40366c:	b.eq	4036f4 <ferror@plt+0x2424>  // b.none
  403670:	and	x10, x10, #0xffff
  403674:	extr	x11, x11, x8, #61
  403678:	mov	x12, #0xffffffffffffc001    	// #-16383
  40367c:	orr	x11, x11, #0x8000000000000
  403680:	lsl	x2, x8, #3
  403684:	add	x10, x10, x12
  403688:	mov	x15, #0x0                   	// #0
  40368c:	mov	w0, #0x0                   	// #0
  403690:	b	403714 <ferror@plt+0x2444>
  403694:	orr	x2, x11, x8
  403698:	cbz	x2, 403794 <ferror@plt+0x24c4>
  40369c:	clz	x2, x8
  4036a0:	cmp	x11, #0x0
  4036a4:	clz	x0, x11
  4036a8:	add	x2, x2, #0x40
  4036ac:	csel	x0, x2, x0, eq  // eq = none
  4036b0:	sub	x7, x0, #0xf
  4036b4:	cmp	x7, #0x3c
  4036b8:	b.gt	4036e4 <ferror@plt+0x2414>
  4036bc:	add	w2, w7, #0x3
  4036c0:	mov	w10, #0x3d                  	// #61
  4036c4:	sub	w7, w10, w7
  4036c8:	lsl	x11, x11, x2
  4036cc:	lsr	x7, x8, x7
  4036d0:	orr	x11, x7, x11
  4036d4:	lsl	x2, x8, x2
  4036d8:	mov	x10, #0xffffffffffffc011    	// #-16367
  4036dc:	sub	x10, x10, x0
  4036e0:	b	403688 <ferror@plt+0x23b8>
  4036e4:	sub	w11, w7, #0x3d
  4036e8:	mov	x2, #0x0                   	// #0
  4036ec:	lsl	x11, x8, x11
  4036f0:	b	4036d8 <ferror@plt+0x2408>
  4036f4:	orr	x2, x11, x8
  4036f8:	cbz	x2, 4037a4 <ferror@plt+0x24d4>
  4036fc:	lsr	x0, x11, #47
  403700:	mov	x2, x8
  403704:	eor	x0, x0, #0x1
  403708:	mov	x10, #0x7fff                	// #32767
  40370c:	and	w0, w0, #0x1
  403710:	mov	x15, #0x3                   	// #3
  403714:	lsr	x8, x9, #63
  403718:	ubfx	x12, x9, #0, #48
  40371c:	ubfx	x7, x9, #48, #15
  403720:	and	w3, w8, #0xff
  403724:	mov	x16, x8
  403728:	cbz	w7, 4037b4 <ferror@plt+0x24e4>
  40372c:	mov	w8, #0x7fff                	// #32767
  403730:	cmp	w7, w8
  403734:	b.eq	403814 <ferror@plt+0x2544>  // b.none
  403738:	and	x7, x7, #0xffff
  40373c:	extr	x12, x12, x1, #61
  403740:	mov	x8, #0xffffffffffffc001    	// #-16383
  403744:	orr	x12, x12, #0x8000000000000
  403748:	lsl	x1, x1, #3
  40374c:	add	x7, x7, x8
  403750:	mov	x8, #0x0                   	// #0
  403754:	eor	w5, w5, w3
  403758:	orr	x3, x8, x15, lsl #2
  40375c:	add	x10, x7, x10
  403760:	sub	x3, x3, #0x1
  403764:	and	x5, x5, #0xff
  403768:	add	x9, x10, #0x1
  40376c:	cmp	x3, #0xe
  403770:	b.hi	403888 <ferror@plt+0x25b8>  // b.pmore
  403774:	cmp	w3, #0xe
  403778:	b.hi	403888 <ferror@plt+0x25b8>  // b.pmore
  40377c:	adrp	x7, 404000 <ferror@plt+0x2d30>
  403780:	add	x7, x7, #0xaa0
  403784:	ldrh	w3, [x7, w3, uxtw #1]
  403788:	adr	x7, 403794 <ferror@plt+0x24c4>
  40378c:	add	x3, x7, w3, sxth #2
  403790:	br	x3
  403794:	mov	x11, #0x0                   	// #0
  403798:	mov	x10, #0x0                   	// #0
  40379c:	mov	x15, #0x1                   	// #1
  4037a0:	b	40368c <ferror@plt+0x23bc>
  4037a4:	mov	x11, #0x0                   	// #0
  4037a8:	mov	x10, #0x7fff                	// #32767
  4037ac:	mov	x15, #0x2                   	// #2
  4037b0:	b	40368c <ferror@plt+0x23bc>
  4037b4:	orr	x7, x12, x1
  4037b8:	cbz	x7, 403830 <ferror@plt+0x2560>
  4037bc:	clz	x13, x1
  4037c0:	cmp	x12, #0x0
  4037c4:	add	x13, x13, #0x40
  4037c8:	clz	x7, x12
  4037cc:	csel	x9, x13, x7, eq  // eq = none
  4037d0:	sub	x13, x9, #0xf
  4037d4:	cmp	x13, #0x3c
  4037d8:	b.gt	403804 <ferror@plt+0x2534>
  4037dc:	add	w7, w13, #0x3
  4037e0:	mov	w14, #0x3d                  	// #61
  4037e4:	sub	w13, w14, w13
  4037e8:	lsl	x12, x12, x7
  4037ec:	lsr	x13, x1, x13
  4037f0:	orr	x12, x13, x12
  4037f4:	lsl	x1, x1, x7
  4037f8:	mov	x7, #0xffffffffffffc011    	// #-16367
  4037fc:	sub	x7, x7, x9
  403800:	b	403750 <ferror@plt+0x2480>
  403804:	sub	w12, w13, #0x3d
  403808:	lsl	x12, x1, x12
  40380c:	mov	x1, #0x0                   	// #0
  403810:	b	4037f8 <ferror@plt+0x2528>
  403814:	orr	x7, x12, x1
  403818:	cbz	x7, 403844 <ferror@plt+0x2574>
  40381c:	tst	x12, #0x800000000000
  403820:	mov	x7, #0x7fff                	// #32767
  403824:	csinc	w0, w0, wzr, ne  // ne = any
  403828:	mov	x8, #0x3                   	// #3
  40382c:	b	403754 <ferror@plt+0x2484>
  403830:	mov	x12, #0x0                   	// #0
  403834:	mov	x1, #0x0                   	// #0
  403838:	mov	x7, #0x0                   	// #0
  40383c:	mov	x8, #0x1                   	// #1
  403840:	b	403754 <ferror@plt+0x2484>
  403844:	mov	x12, #0x0                   	// #0
  403848:	mov	x1, #0x0                   	// #0
  40384c:	mov	x7, #0x7fff                	// #32767
  403850:	mov	x8, #0x2                   	// #2
  403854:	b	403754 <ferror@plt+0x2484>
  403858:	mov	x12, x11
  40385c:	mov	x1, x2
  403860:	mov	x8, x15
  403864:	cmp	x8, #0x2
  403868:	b.eq	403cb4 <ferror@plt+0x29e4>  // b.none
  40386c:	cmp	x8, #0x3
  403870:	b.eq	403ca4 <ferror@plt+0x29d4>  // b.none
  403874:	cmp	x8, #0x1
  403878:	b.ne	4039e8 <ferror@plt+0x2718>  // b.any
  40387c:	mov	x1, #0x0                   	// #0
  403880:	mov	x2, #0x0                   	// #0
  403884:	b	403c68 <ferror@plt+0x2998>
  403888:	lsr	x14, x2, #32
  40388c:	and	x15, x1, #0xffffffff
  403890:	lsr	x4, x1, #32
  403894:	and	x2, x2, #0xffffffff
  403898:	mul	x1, x14, x15
  40389c:	mul	x3, x15, x2
  4038a0:	madd	x13, x4, x2, x1
  4038a4:	mul	x17, x14, x4
  4038a8:	add	x13, x13, x3, lsr #32
  4038ac:	cmp	x1, x13
  4038b0:	b.ls	4038bc <ferror@plt+0x25ec>  // b.plast
  4038b4:	mov	x1, #0x100000000           	// #4294967296
  4038b8:	add	x17, x17, x1
  4038bc:	and	x3, x3, #0xffffffff
  4038c0:	and	x1, x12, #0xffffffff
  4038c4:	lsr	x7, x13, #32
  4038c8:	add	x13, x3, x13, lsl #32
  4038cc:	lsr	x3, x12, #32
  4038d0:	mul	x12, x14, x1
  4038d4:	mul	x18, x2, x1
  4038d8:	madd	x2, x3, x2, x12
  4038dc:	mul	x14, x14, x3
  4038e0:	add	x8, x2, x18, lsr #32
  4038e4:	cmp	x12, x8
  4038e8:	b.ls	4038f4 <ferror@plt+0x2624>  // b.plast
  4038ec:	mov	x2, #0x100000000           	// #4294967296
  4038f0:	add	x14, x14, x2
  4038f4:	lsr	x16, x11, #32
  4038f8:	and	x11, x11, #0xffffffff
  4038fc:	and	x18, x18, #0xffffffff
  403900:	add	x14, x14, x8, lsr #32
  403904:	add	x18, x18, x8, lsl #32
  403908:	mul	x8, x15, x11
  40390c:	add	x7, x7, x18
  403910:	mul	x15, x16, x15
  403914:	mul	x2, x4, x16
  403918:	madd	x4, x4, x11, x15
  40391c:	add	x4, x4, x8, lsr #32
  403920:	cmp	x15, x4
  403924:	b.ls	403930 <ferror@plt+0x2660>  // b.plast
  403928:	mov	x12, #0x100000000           	// #4294967296
  40392c:	add	x2, x2, x12
  403930:	mul	x12, x16, x1
  403934:	and	x8, x8, #0xffffffff
  403938:	mul	x16, x3, x16
  40393c:	add	x15, x2, x4, lsr #32
  403940:	madd	x3, x3, x11, x12
  403944:	add	x8, x8, x4, lsl #32
  403948:	mul	x4, x11, x1
  40394c:	add	x3, x3, x4, lsr #32
  403950:	cmp	x12, x3
  403954:	b.ls	403960 <ferror@plt+0x2690>  // b.plast
  403958:	mov	x1, #0x100000000           	// #4294967296
  40395c:	add	x16, x16, x1
  403960:	and	x2, x4, #0xffffffff
  403964:	add	x7, x17, x7
  403968:	add	x2, x2, x3, lsl #32
  40396c:	lsr	x3, x3, #32
  403970:	adds	x2, x2, x14
  403974:	cset	x4, cs  // cs = hs, nlast
  403978:	cmp	x7, x18
  40397c:	cset	x1, cc  // cc = lo, ul, last
  403980:	adds	x2, x2, x1
  403984:	cset	x1, cs  // cs = hs, nlast
  403988:	cmp	x4, #0x0
  40398c:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  403990:	cinc	x3, x3, ne  // ne = any
  403994:	adds	x7, x7, x8
  403998:	cset	x1, cs  // cs = hs, nlast
  40399c:	adds	x2, x2, x15
  4039a0:	cset	x4, cs  // cs = hs, nlast
  4039a4:	adds	x2, x2, x1
  4039a8:	cset	x1, cs  // cs = hs, nlast
  4039ac:	cmp	x4, #0x0
  4039b0:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  4039b4:	orr	x13, x13, x7, lsl #13
  4039b8:	cinc	x1, x16, ne  // ne = any
  4039bc:	cmp	x13, #0x0
  4039c0:	add	x3, x1, x3
  4039c4:	cset	x1, ne  // ne = any
  4039c8:	orr	x7, x1, x7, lsr #51
  4039cc:	orr	x1, x7, x2, lsl #13
  4039d0:	extr	x12, x3, x2, #51
  4039d4:	tbz	x3, #39, 403a70 <ferror@plt+0x27a0>
  4039d8:	and	x2, x1, #0x1
  4039dc:	orr	x1, x2, x1, lsr #1
  4039e0:	orr	x1, x1, x12, lsl #63
  4039e4:	lsr	x12, x12, #1
  4039e8:	mov	x2, #0x3fff                	// #16383
  4039ec:	add	x3, x9, x2
  4039f0:	cmp	x3, #0x0
  4039f4:	b.le	403b3c <ferror@plt+0x286c>
  4039f8:	tst	x1, #0x7
  4039fc:	b.eq	403a88 <ferror@plt+0x27b8>  // b.none
  403a00:	and	x2, x6, #0xc00000
  403a04:	orr	w0, w0, #0x10
  403a08:	cmp	x2, #0x400, lsl #12
  403a0c:	b.eq	403a78 <ferror@plt+0x27a8>  // b.none
  403a10:	cmp	x2, #0x800, lsl #12
  403a14:	b.eq	403a84 <ferror@plt+0x27b4>  // b.none
  403a18:	cbnz	x2, 403a88 <ferror@plt+0x27b8>
  403a1c:	and	x2, x1, #0xf
  403a20:	cmp	x2, #0x4
  403a24:	b.eq	403a88 <ferror@plt+0x27b8>  // b.none
  403a28:	adds	x1, x1, #0x4
  403a2c:	cinc	x12, x12, cs  // cs = hs, nlast
  403a30:	b	403a88 <ferror@plt+0x27b8>
  403a34:	tbz	x11, #47, 403a48 <ferror@plt+0x2778>
  403a38:	tbnz	x12, #47, 403a48 <ferror@plt+0x2778>
  403a3c:	mov	x11, x12
  403a40:	mov	x2, x1
  403a44:	mov	x4, x16
  403a48:	orr	x1, x11, #0x800000000000
  403a4c:	mov	x5, x4
  403a50:	mov	x3, #0x7fff                	// #32767
  403a54:	b	403aa8 <ferror@plt+0x27d8>
  403a58:	mov	x12, x11
  403a5c:	mov	x1, x2
  403a60:	mov	x5, x4
  403a64:	b	403860 <ferror@plt+0x2590>
  403a68:	mov	x5, x16
  403a6c:	b	403864 <ferror@plt+0x2594>
  403a70:	mov	x9, x10
  403a74:	b	4039e8 <ferror@plt+0x2718>
  403a78:	cbnz	x5, 403a88 <ferror@plt+0x27b8>
  403a7c:	adds	x1, x1, #0x8
  403a80:	b	403a2c <ferror@plt+0x275c>
  403a84:	cbnz	x5, 403a7c <ferror@plt+0x27ac>
  403a88:	tbz	x12, #52, 403a94 <ferror@plt+0x27c4>
  403a8c:	and	x12, x12, #0xffefffffffffffff
  403a90:	add	x3, x9, #0x4, lsl #12
  403a94:	mov	x4, #0x7ffe                	// #32766
  403a98:	cmp	x3, x4
  403a9c:	b.gt	403adc <ferror@plt+0x280c>
  403aa0:	extr	x2, x12, x1, #3
  403aa4:	lsr	x1, x12, #3
  403aa8:	and	x3, x3, #0x7fff
  403aac:	mov	x7, #0x0                   	// #0
  403ab0:	bfxil	x7, x1, #0, #48
  403ab4:	orr	w3, w3, w5, lsl #15
  403ab8:	fmov	d0, x2
  403abc:	bfi	x7, x3, #48, #16
  403ac0:	fmov	v0.d[1], x7
  403ac4:	cbz	w0, 403ad4 <ferror@plt+0x2804>
  403ac8:	str	q0, [sp, #16]
  403acc:	bl	403fc8 <ferror@plt+0x2cf8>
  403ad0:	ldr	q0, [sp, #16]
  403ad4:	ldp	x29, x30, [sp], #32
  403ad8:	ret
  403adc:	and	x2, x6, #0xc00000
  403ae0:	cmp	x2, #0x400, lsl #12
  403ae4:	b.eq	403b08 <ferror@plt+0x2838>  // b.none
  403ae8:	cmp	x2, #0x800, lsl #12
  403aec:	b.eq	403b1c <ferror@plt+0x284c>  // b.none
  403af0:	cbnz	x2, 403b30 <ferror@plt+0x2860>
  403af4:	mov	x3, #0x7fff                	// #32767
  403af8:	mov	w1, #0x14                  	// #20
  403afc:	orr	w0, w0, w1
  403b00:	mov	x1, x2
  403b04:	b	403aa8 <ferror@plt+0x27d8>
  403b08:	cmp	x5, #0x0
  403b0c:	mov	x3, #0x7fff                	// #32767
  403b10:	csetm	x2, ne  // ne = any
  403b14:	csel	x3, x3, x4, eq  // eq = none
  403b18:	b	403af8 <ferror@plt+0x2828>
  403b1c:	cmp	x5, #0x0
  403b20:	mov	x3, #0x7fff                	// #32767
  403b24:	csetm	x2, eq  // eq = none
  403b28:	csel	x3, x3, x4, ne  // ne = any
  403b2c:	b	403af8 <ferror@plt+0x2828>
  403b30:	mov	x3, x4
  403b34:	mov	x2, #0xffffffffffffffff    	// #-1
  403b38:	b	403af8 <ferror@plt+0x2828>
  403b3c:	mov	x4, #0x1                   	// #1
  403b40:	sub	x3, x4, x3
  403b44:	cmp	x3, #0x74
  403b48:	b.gt	403c30 <ferror@plt+0x2960>
  403b4c:	cmp	x3, #0x3f
  403b50:	b.gt	403bb8 <ferror@plt+0x28e8>
  403b54:	mov	w4, #0x40                  	// #64
  403b58:	sub	w4, w4, w3
  403b5c:	lsr	x7, x1, x3
  403b60:	lsl	x1, x1, x4
  403b64:	cmp	x1, #0x0
  403b68:	cset	x1, ne  // ne = any
  403b6c:	lsl	x2, x12, x4
  403b70:	orr	x2, x2, x7
  403b74:	orr	x2, x2, x1
  403b78:	lsr	x1, x12, x3
  403b7c:	tst	x2, #0x7
  403b80:	b.eq	403bfc <ferror@plt+0x292c>  // b.none
  403b84:	and	x3, x6, #0xc00000
  403b88:	orr	w0, w0, #0x10
  403b8c:	cmp	x3, #0x400, lsl #12
  403b90:	b.eq	403bec <ferror@plt+0x291c>  // b.none
  403b94:	cmp	x3, #0x800, lsl #12
  403b98:	b.eq	403bf8 <ferror@plt+0x2928>  // b.none
  403b9c:	cbnz	x3, 403bfc <ferror@plt+0x292c>
  403ba0:	and	x3, x2, #0xf
  403ba4:	cmp	x3, #0x4
  403ba8:	b.eq	403bfc <ferror@plt+0x292c>  // b.none
  403bac:	adds	x2, x2, #0x4
  403bb0:	cinc	x1, x1, cs  // cs = hs, nlast
  403bb4:	b	403bfc <ferror@plt+0x292c>
  403bb8:	sub	w2, w3, #0x40
  403bbc:	mov	w4, #0x80                  	// #128
  403bc0:	sub	w4, w4, w3
  403bc4:	cmp	x3, #0x40
  403bc8:	lsr	x2, x12, x2
  403bcc:	lsl	x12, x12, x4
  403bd0:	csel	x12, x12, xzr, ne  // ne = any
  403bd4:	orr	x1, x12, x1
  403bd8:	cmp	x1, #0x0
  403bdc:	cset	x1, ne  // ne = any
  403be0:	orr	x2, x2, x1
  403be4:	mov	x1, #0x0                   	// #0
  403be8:	b	403b7c <ferror@plt+0x28ac>
  403bec:	cbnz	x5, 403bfc <ferror@plt+0x292c>
  403bf0:	adds	x2, x2, #0x8
  403bf4:	b	403bb0 <ferror@plt+0x28e0>
  403bf8:	cbnz	x5, 403bf0 <ferror@plt+0x2920>
  403bfc:	tbz	x1, #51, 403c18 <ferror@plt+0x2948>
  403c00:	orr	w0, w0, #0x10
  403c04:	mov	x1, #0x0                   	// #0
  403c08:	mov	x2, #0x0                   	// #0
  403c0c:	mov	x3, #0x1                   	// #1
  403c10:	orr	w0, w0, #0x8
  403c14:	b	403aa8 <ferror@plt+0x27d8>
  403c18:	mov	x3, #0x0                   	// #0
  403c1c:	extr	x2, x1, x2, #3
  403c20:	lsr	x1, x1, #3
  403c24:	tbnz	w0, #4, 403c10 <ferror@plt+0x2940>
  403c28:	tbz	w6, #11, 403aa8 <ferror@plt+0x27d8>
  403c2c:	b	403c10 <ferror@plt+0x2940>
  403c30:	orr	x2, x1, x12
  403c34:	cbz	x2, 403c60 <ferror@plt+0x2990>
  403c38:	and	x6, x6, #0xc00000
  403c3c:	orr	w0, w0, #0x10
  403c40:	cmp	x6, #0x400, lsl #12
  403c44:	b.eq	403c70 <ferror@plt+0x29a0>  // b.none
  403c48:	cmp	x6, #0x800, lsl #12
  403c4c:	b.eq	403c80 <ferror@plt+0x29b0>  // b.none
  403c50:	cmp	x6, #0x0
  403c54:	mov	x2, #0x5                   	// #5
  403c58:	csel	x4, x4, x2, ne  // ne = any
  403c5c:	lsr	x2, x4, #3
  403c60:	orr	w0, w0, #0x8
  403c64:	mov	x1, #0x0                   	// #0
  403c68:	mov	x3, #0x0                   	// #0
  403c6c:	b	403aa8 <ferror@plt+0x27d8>
  403c70:	cmp	x5, #0x0
  403c74:	mov	x2, #0x9                   	// #9
  403c78:	csel	x4, x2, x4, eq  // eq = none
  403c7c:	b	403c5c <ferror@plt+0x298c>
  403c80:	cmp	x5, #0x0
  403c84:	mov	x2, #0x9                   	// #9
  403c88:	csel	x4, x2, x4, ne  // ne = any
  403c8c:	b	403c5c <ferror@plt+0x298c>
  403c90:	mov	x11, #0xffffffffffff        	// #281474976710655
  403c94:	mov	x2, #0xffffffffffffffff    	// #-1
  403c98:	mov	w0, #0x1                   	// #1
  403c9c:	mov	x4, #0x0                   	// #0
  403ca0:	b	403a48 <ferror@plt+0x2778>
  403ca4:	mov	x11, x12
  403ca8:	mov	x2, x1
  403cac:	mov	x4, x5
  403cb0:	b	403a48 <ferror@plt+0x2778>
  403cb4:	mov	x1, #0x0                   	// #0
  403cb8:	mov	x2, #0x0                   	// #0
  403cbc:	b	403a50 <ferror@plt+0x2780>
  403cc0:	cmp	w0, #0x0
  403cc4:	cbz	w0, 403d0c <ferror@plt+0x2a3c>
  403cc8:	lsr	w1, w0, #31
  403ccc:	cneg	w0, w0, lt  // lt = tstop
  403cd0:	clz	x3, x0
  403cd4:	mov	w2, #0x403e                	// #16446
  403cd8:	sub	w2, w2, w3
  403cdc:	mov	w3, #0x402f                	// #16431
  403ce0:	sxtw	x4, w2
  403ce4:	sub	w2, w3, w2
  403ce8:	lsl	x0, x0, x2
  403cec:	mov	x3, #0x0                   	// #0
  403cf0:	orr	w1, w4, w1, lsl #15
  403cf4:	bfxil	x3, x0, #0, #48
  403cf8:	mov	x2, #0x0                   	// #0
  403cfc:	fmov	d0, x2
  403d00:	bfi	x3, x1, #48, #16
  403d04:	fmov	v0.d[1], x3
  403d08:	ret
  403d0c:	mov	x0, #0x0                   	// #0
  403d10:	mov	x4, #0x0                   	// #0
  403d14:	mov	x1, #0x0                   	// #0
  403d18:	b	403cec <ferror@plt+0x2a1c>
  403d1c:	stp	x29, x30, [sp, #-48]!
  403d20:	mov	x29, sp
  403d24:	str	x19, [sp, #16]
  403d28:	str	q0, [sp, #32]
  403d2c:	ldp	x0, x3, [sp, #32]
  403d30:	mrs	x6, fpcr
  403d34:	ubfx	x2, x3, #48, #15
  403d38:	lsr	x4, x3, #63
  403d3c:	add	x1, x2, #0x1
  403d40:	ubfiz	x3, x3, #3, #48
  403d44:	and	w4, w4, #0xff
  403d48:	orr	x3, x3, x0, lsr #61
  403d4c:	lsl	x5, x0, #3
  403d50:	tst	x1, #0x7ffe
  403d54:	b.eq	403e4c <ferror@plt+0x2b7c>  // b.none
  403d58:	mov	x1, #0xffffffffffffc400    	// #-15360
  403d5c:	add	x2, x2, x1
  403d60:	cmp	x2, #0x7fe
  403d64:	b.le	403db4 <ferror@plt+0x2ae4>
  403d68:	ands	x1, x6, #0xc00000
  403d6c:	b.eq	403ed4 <ferror@plt+0x2c04>  // b.none
  403d70:	cmp	x1, #0x400, lsl #12
  403d74:	b.ne	403d94 <ferror@plt+0x2ac4>  // b.any
  403d78:	cmp	w4, #0x0
  403d7c:	mov	x2, #0x7ff                 	// #2047
  403d80:	mov	x0, #0x7fe                 	// #2046
  403d84:	csetm	x1, ne  // ne = any
  403d88:	csel	x2, x2, x0, eq  // eq = none
  403d8c:	mov	w0, #0x14                  	// #20
  403d90:	b	403e88 <ferror@plt+0x2bb8>
  403d94:	cmp	x1, #0x800, lsl #12
  403d98:	b.ne	403edc <ferror@plt+0x2c0c>  // b.any
  403d9c:	cmp	w4, #0x0
  403da0:	mov	x2, #0x7ff                 	// #2047
  403da4:	mov	x0, #0x7fe                 	// #2046
  403da8:	csetm	x1, eq  // eq = none
  403dac:	csel	x2, x2, x0, ne  // ne = any
  403db0:	b	403d8c <ferror@plt+0x2abc>
  403db4:	cmp	x2, #0x0
  403db8:	b.gt	403e34 <ferror@plt+0x2b64>
  403dbc:	cmn	x2, #0x34
  403dc0:	b.lt	403ee8 <ferror@plt+0x2c18>  // b.tstop
  403dc4:	mov	x0, #0x3d                  	// #61
  403dc8:	sub	x8, x0, x2
  403dcc:	orr	x3, x3, #0x8000000000000
  403dd0:	cmp	x8, #0x3f
  403dd4:	b.gt	403e04 <ferror@plt+0x2b34>
  403dd8:	add	w7, w2, #0x3
  403ddc:	sub	w1, w0, w2
  403de0:	lsr	x1, x5, x1
  403de4:	lsl	x5, x5, x7
  403de8:	cmp	x5, #0x0
  403dec:	cset	x0, ne  // ne = any
  403df0:	lsl	x3, x3, x7
  403df4:	orr	x1, x1, x0
  403df8:	orr	x1, x3, x1
  403dfc:	mov	x2, #0x0                   	// #0
  403e00:	b	403e44 <ferror@plt+0x2b74>
  403e04:	add	w0, w2, #0x43
  403e08:	mov	w1, #0xfffffffd            	// #-3
  403e0c:	sub	w1, w1, w2
  403e10:	cmp	x8, #0x40
  403e14:	lsr	x1, x3, x1
  403e18:	lsl	x3, x3, x0
  403e1c:	csel	x3, x3, xzr, ne  // ne = any
  403e20:	orr	x3, x3, x5
  403e24:	cmp	x3, #0x0
  403e28:	cset	x0, ne  // ne = any
  403e2c:	orr	x1, x1, x0
  403e30:	b	403dfc <ferror@plt+0x2b2c>
  403e34:	cmp	xzr, x0, lsl #7
  403e38:	cset	x1, ne  // ne = any
  403e3c:	orr	x1, x1, x5, lsr #60
  403e40:	orr	x1, x1, x3, lsl #4
  403e44:	mov	w0, #0x0                   	// #0
  403e48:	b	403e88 <ferror@plt+0x2bb8>
  403e4c:	orr	x1, x3, x5
  403e50:	cbnz	x2, 403e60 <ferror@plt+0x2b90>
  403e54:	cmp	x1, #0x0
  403e58:	cset	x1, ne  // ne = any
  403e5c:	b	403e44 <ferror@plt+0x2b74>
  403e60:	cbz	x1, 403ef0 <ferror@plt+0x2c20>
  403e64:	mov	x1, #0x7fff                	// #32767
  403e68:	lsr	x0, x3, #50
  403e6c:	cmp	x2, x1
  403e70:	extr	x1, x3, x5, #60
  403e74:	eor	w0, w0, #0x1
  403e78:	and	x1, x1, #0xfffffffffffffff8
  403e7c:	csel	w0, w0, wzr, eq  // eq = none
  403e80:	orr	x1, x1, #0x40000000000000
  403e84:	mov	x2, #0x7ff                 	// #2047
  403e88:	cmp	x2, #0x0
  403e8c:	cset	w3, eq  // eq = none
  403e90:	cmp	x1, #0x0
  403e94:	csel	w3, w3, wzr, ne  // ne = any
  403e98:	tst	x1, #0x7
  403e9c:	b.eq	403f0c <ferror@plt+0x2c3c>  // b.none
  403ea0:	and	x5, x6, #0xc00000
  403ea4:	orr	w0, w0, #0x10
  403ea8:	cmp	x5, #0x400, lsl #12
  403eac:	b.eq	403ef8 <ferror@plt+0x2c28>  // b.none
  403eb0:	cmp	x5, #0x800, lsl #12
  403eb4:	b.eq	403f04 <ferror@plt+0x2c34>  // b.none
  403eb8:	cbnz	x5, 403ecc <ferror@plt+0x2bfc>
  403ebc:	and	x5, x1, #0xf
  403ec0:	cmp	x5, #0x4
  403ec4:	b.eq	403ecc <ferror@plt+0x2bfc>  // b.none
  403ec8:	add	x1, x1, #0x4
  403ecc:	cbz	w3, 403f1c <ferror@plt+0x2c4c>
  403ed0:	b	403f18 <ferror@plt+0x2c48>
  403ed4:	mov	x2, #0x7ff                 	// #2047
  403ed8:	b	403d8c <ferror@plt+0x2abc>
  403edc:	mov	x1, #0xffffffffffffffff    	// #-1
  403ee0:	mov	x2, #0x7fe                 	// #2046
  403ee4:	b	403d8c <ferror@plt+0x2abc>
  403ee8:	mov	x1, #0x1                   	// #1
  403eec:	b	403dfc <ferror@plt+0x2b2c>
  403ef0:	mov	x2, #0x7ff                 	// #2047
  403ef4:	b	403e44 <ferror@plt+0x2b74>
  403ef8:	cbnz	w4, 403ecc <ferror@plt+0x2bfc>
  403efc:	add	x1, x1, #0x8
  403f00:	b	403ecc <ferror@plt+0x2bfc>
  403f04:	cbz	w4, 403ecc <ferror@plt+0x2bfc>
  403f08:	b	403efc <ferror@plt+0x2c2c>
  403f0c:	cbz	w3, 403f1c <ferror@plt+0x2c4c>
  403f10:	tbnz	w0, #4, 403f18 <ferror@plt+0x2c48>
  403f14:	tbz	w6, #11, 403f1c <ferror@plt+0x2c4c>
  403f18:	orr	w0, w0, #0x8
  403f1c:	tbz	x1, #55, 403f30 <ferror@plt+0x2c60>
  403f20:	add	x2, x2, #0x1
  403f24:	cmp	x2, #0x7ff
  403f28:	b.eq	403f74 <ferror@plt+0x2ca4>  // b.none
  403f2c:	and	x1, x1, #0xff7fffffffffffff
  403f30:	lsr	x1, x1, #3
  403f34:	cmp	x2, #0x7ff
  403f38:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  403f3c:	mov	x3, x1
  403f40:	orr	x1, x1, #0x8000000000000
  403f44:	ubfiz	x2, x2, #52, #11
  403f48:	csel	x1, x1, x3, ne  // ne = any
  403f4c:	and	x4, x4, #0xff
  403f50:	and	x1, x1, #0xfffffffffffff
  403f54:	orr	x1, x2, x1
  403f58:	orr	x19, x1, x4, lsl #63
  403f5c:	cbz	w0, 403f64 <ferror@plt+0x2c94>
  403f60:	bl	403fc8 <ferror@plt+0x2cf8>
  403f64:	fmov	d0, x19
  403f68:	ldr	x19, [sp, #16]
  403f6c:	ldp	x29, x30, [sp], #48
  403f70:	ret
  403f74:	ands	x1, x6, #0xc00000
  403f78:	b.eq	403f94 <ferror@plt+0x2cc4>  // b.none
  403f7c:	cmp	x1, #0x400, lsl #12
  403f80:	b.ne	403fa0 <ferror@plt+0x2cd0>  // b.any
  403f84:	cmp	w4, #0x0
  403f88:	mov	x3, #0x7fe                 	// #2046
  403f8c:	csetm	x1, ne  // ne = any
  403f90:	csel	x2, x2, x3, eq  // eq = none
  403f94:	mov	w3, #0x14                  	// #20
  403f98:	orr	w0, w0, w3
  403f9c:	b	403f30 <ferror@plt+0x2c60>
  403fa0:	cmp	x1, #0x800, lsl #12
  403fa4:	b.ne	403fbc <ferror@plt+0x2cec>  // b.any
  403fa8:	cmp	w4, #0x0
  403fac:	mov	x3, #0x7fe                 	// #2046
  403fb0:	csetm	x1, eq  // eq = none
  403fb4:	csel	x2, x2, x3, ne  // ne = any
  403fb8:	b	403f94 <ferror@plt+0x2cc4>
  403fbc:	mov	x1, #0xffffffffffffffff    	// #-1
  403fc0:	mov	x2, #0x7fe                 	// #2046
  403fc4:	b	403f94 <ferror@plt+0x2cc4>
  403fc8:	tbz	w0, #0, 403fd8 <ferror@plt+0x2d08>
  403fcc:	movi	v1.2s, #0x0
  403fd0:	fdiv	s0, s1, s1
  403fd4:	mrs	x1, fpsr
  403fd8:	tbz	w0, #1, 403fec <ferror@plt+0x2d1c>
  403fdc:	fmov	s1, #1.000000000000000000e+00
  403fe0:	movi	v2.2s, #0x0
  403fe4:	fdiv	s0, s1, s2
  403fe8:	mrs	x1, fpsr
  403fec:	tbz	w0, #2, 40400c <ferror@plt+0x2d3c>
  403ff0:	mov	w1, #0x7f7fffff            	// #2139095039
  403ff4:	fmov	s1, w1
  403ff8:	mov	w1, #0xc5ae                	// #50606
  403ffc:	movk	w1, #0x749d, lsl #16
  404000:	fmov	s2, w1
  404004:	fadd	s0, s1, s2
  404008:	mrs	x1, fpsr
  40400c:	tbz	w0, #3, 40401c <ferror@plt+0x2d4c>
  404010:	movi	v1.2s, #0x80, lsl #16
  404014:	fmul	s0, s1, s1
  404018:	mrs	x1, fpsr
  40401c:	tbz	w0, #4, 404034 <ferror@plt+0x2d64>
  404020:	mov	w0, #0x7f7fffff            	// #2139095039
  404024:	fmov	s2, #1.000000000000000000e+00
  404028:	fmov	s1, w0
  40402c:	fsub	s0, s1, s2
  404030:	mrs	x0, fpsr
  404034:	ret
  404038:	stp	x29, x30, [sp, #-64]!
  40403c:	mov	x29, sp
  404040:	stp	x19, x20, [sp, #16]
  404044:	adrp	x20, 415000 <ferror@plt+0x13d30>
  404048:	add	x20, x20, #0xdd0
  40404c:	stp	x21, x22, [sp, #32]
  404050:	adrp	x21, 415000 <ferror@plt+0x13d30>
  404054:	add	x21, x21, #0xdc8
  404058:	sub	x20, x20, x21
  40405c:	mov	w22, w0
  404060:	stp	x23, x24, [sp, #48]
  404064:	mov	x23, x1
  404068:	mov	x24, x2
  40406c:	bl	4010f0 <_exit@plt-0x40>
  404070:	cmp	xzr, x20, asr #3
  404074:	b.eq	4040a0 <ferror@plt+0x2dd0>  // b.none
  404078:	asr	x20, x20, #3
  40407c:	mov	x19, #0x0                   	// #0
  404080:	ldr	x3, [x21, x19, lsl #3]
  404084:	mov	x2, x24
  404088:	add	x19, x19, #0x1
  40408c:	mov	x1, x23
  404090:	mov	w0, w22
  404094:	blr	x3
  404098:	cmp	x20, x19
  40409c:	b.ne	404080 <ferror@plt+0x2db0>  // b.any
  4040a0:	ldp	x19, x20, [sp, #16]
  4040a4:	ldp	x21, x22, [sp, #32]
  4040a8:	ldp	x23, x24, [sp, #48]
  4040ac:	ldp	x29, x30, [sp], #64
  4040b0:	ret
  4040b4:	nop
  4040b8:	ret
  4040bc:	nop
  4040c0:	adrp	x2, 416000 <ferror@plt+0x14d30>
  4040c4:	mov	x1, #0x0                   	// #0
  4040c8:	ldr	x2, [x2, #224]
  4040cc:	b	401190 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004040d0 <.fini>:
  4040d0:	stp	x29, x30, [sp, #-16]!
  4040d4:	mov	x29, sp
  4040d8:	ldp	x29, x30, [sp], #16
  4040dc:	ret
