# 4-bit Carry Lookahead Adder (CLA) â€“ Verilog

## ðŸ§  Project Overview
This project implements a **4-bit Carry Lookahead Adder (CLA)** in Verilog and verifies its functionality with a testbench. Unlike ripple-carry adders, the CLA reduces propagation delay by computing carry signals in parallel using **generate** and **propagate** logic. This design highlights an essential optimization technique in arithmetic logic used in modern ALUs.

## âœ… Key Features
- **Functionality**: Performs fast binary addition of two 4-bit numbers
- **Inputs**:
  - `A[3:0]` â€“ 4-bit operand A
  - `B[3:0]` â€“ 4-bit operand B
  - `Cin` â€“ Carry input
- **Outputs**:
  - `Sum[3:0]` â€“ 4-bit sum output
  - `Cout` â€“ Final carry out
- **Design Style**: Structural / Gate-level implementation of CLA
- **Simulation**: Testbench applies different test vectors and observes waveforms

## ðŸ“‚ Files Included
- `cla4.v` â€“ Verilog source code of the 4-bit CLA
- `cla4_tb.v` â€“ Testbench for the CLA
- `cla4_waveform.fsdb` â€“ Simulation waveform file (Verdi format)
- `cla4_waveform.png` â€“ Exported waveform screenshot
- `README.md` â€“ Documentation for this module

## ðŸ”— Simulation
The CLA testbench checks:
1. Simple additions without carry
2. Additions with carry propagation
3. Cases where carry lookahead improves speed

---

## âš™ï¸ How the CLA Works
Carry Lookahead Logic:
Generate: Gi = Ai Â· Bi
Propagate: Pi = Ai âŠ• Bi

C1 = G0 + P0Â·Cin
C2 = G1 + P1Â·G0 + P1Â·P0Â·Cin
C3 = G2 + P2Â·G1 + P2Â·P1Â·G0 + P2Â·P1Â·P0Â·Cin
C4 = G3 + P3Â·G2 + P3Â·P2Â·G1 + P3Â·P2Â·P1Â·G0 + P3Â·P2Â·P1Â·P0Â·Cin

Sum is computed as:
Si = Pi âŠ• Ci

This parallel carry computation reduces the delay compared to ripple-carry adders.

---

## ðŸ“Š Test Bench Simulation Ouptut

| A    | B    | Cin | Sum   | Cout |
|------|------|-----|-------|------|
| 0011 | 0111 | 1   | 1011  | 0    |
| 0111 | 1010 | 0   | 0001  | 1    |

---

## ðŸ–¼ Waveform
![CLA Waveform](cla4_waveform_gatelevel.png)
---

## ðŸ›  Tools Used
- **Verilog** â€“ CLA design and testbench
- **Verdi** â€“ Waveform visualization (`fsdbDumpvars`)
- **Icarus Verilog / VCS / ModelSim** â€“ For simulation

---

> ðŸ’¡ This project demonstrates the advantage of **carry lookahead logic** in reducing addition delay, which is a critical building block in high-performance ALUs and processors.