
1T.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009808  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002d8  08009998  08009998  00019998  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08009c70  08009c70  00019c70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08009c78  08009c78  00019c78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08009c7c  08009c7c  00019c7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001fc  20000000  08009c80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000258  200001fc  08009e7c  000201fc  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000454  08009e7c  00020454  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 10 .debug_info   000188c9  00000000  00000000  0002022c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002dcd  00000000  00000000  00038af5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001400  00000000  00000000  0003b8c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001278  00000000  00000000  0003ccc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000971f  00000000  00000000  0003df40  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000624f  00000000  00000000  0004765f  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0004d8ae  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00005dc0  00000000  00000000  0004d92c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001fc 	.word	0x200001fc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009980 	.word	0x08009980

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000200 	.word	0x20000200
 80001cc:	08009980 	.word	0x08009980

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_uldivmod>:
 8000c40:	b953      	cbnz	r3, 8000c58 <__aeabi_uldivmod+0x18>
 8000c42:	b94a      	cbnz	r2, 8000c58 <__aeabi_uldivmod+0x18>
 8000c44:	2900      	cmp	r1, #0
 8000c46:	bf08      	it	eq
 8000c48:	2800      	cmpeq	r0, #0
 8000c4a:	bf1c      	itt	ne
 8000c4c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c50:	f04f 30ff 	movne.w	r0, #4294967295
 8000c54:	f000 b97a 	b.w	8000f4c <__aeabi_idiv0>
 8000c58:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c5c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c60:	f000 f806 	bl	8000c70 <__udivmoddi4>
 8000c64:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c6c:	b004      	add	sp, #16
 8000c6e:	4770      	bx	lr

08000c70 <__udivmoddi4>:
 8000c70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c74:	468c      	mov	ip, r1
 8000c76:	460d      	mov	r5, r1
 8000c78:	4604      	mov	r4, r0
 8000c7a:	9e08      	ldr	r6, [sp, #32]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d151      	bne.n	8000d24 <__udivmoddi4+0xb4>
 8000c80:	428a      	cmp	r2, r1
 8000c82:	4617      	mov	r7, r2
 8000c84:	d96d      	bls.n	8000d62 <__udivmoddi4+0xf2>
 8000c86:	fab2 fe82 	clz	lr, r2
 8000c8a:	f1be 0f00 	cmp.w	lr, #0
 8000c8e:	d00b      	beq.n	8000ca8 <__udivmoddi4+0x38>
 8000c90:	f1ce 0c20 	rsb	ip, lr, #32
 8000c94:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c98:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c9c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ca0:	ea4c 0c05 	orr.w	ip, ip, r5
 8000ca4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ca8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000cac:	0c25      	lsrs	r5, r4, #16
 8000cae:	fbbc f8fa 	udiv	r8, ip, sl
 8000cb2:	fa1f f987 	uxth.w	r9, r7
 8000cb6:	fb0a cc18 	mls	ip, sl, r8, ip
 8000cba:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000cbe:	fb08 f309 	mul.w	r3, r8, r9
 8000cc2:	42ab      	cmp	r3, r5
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x6c>
 8000cc6:	19ed      	adds	r5, r5, r7
 8000cc8:	f108 32ff 	add.w	r2, r8, #4294967295
 8000ccc:	f080 8123 	bcs.w	8000f16 <__udivmoddi4+0x2a6>
 8000cd0:	42ab      	cmp	r3, r5
 8000cd2:	f240 8120 	bls.w	8000f16 <__udivmoddi4+0x2a6>
 8000cd6:	f1a8 0802 	sub.w	r8, r8, #2
 8000cda:	443d      	add	r5, r7
 8000cdc:	1aed      	subs	r5, r5, r3
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb5 f0fa 	udiv	r0, r5, sl
 8000ce4:	fb0a 5510 	mls	r5, sl, r0, r5
 8000ce8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000cec:	fb00 f909 	mul.w	r9, r0, r9
 8000cf0:	45a1      	cmp	r9, r4
 8000cf2:	d909      	bls.n	8000d08 <__udivmoddi4+0x98>
 8000cf4:	19e4      	adds	r4, r4, r7
 8000cf6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfa:	f080 810a 	bcs.w	8000f12 <__udivmoddi4+0x2a2>
 8000cfe:	45a1      	cmp	r9, r4
 8000d00:	f240 8107 	bls.w	8000f12 <__udivmoddi4+0x2a2>
 8000d04:	3802      	subs	r0, #2
 8000d06:	443c      	add	r4, r7
 8000d08:	eba4 0409 	sub.w	r4, r4, r9
 8000d0c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d10:	2100      	movs	r1, #0
 8000d12:	2e00      	cmp	r6, #0
 8000d14:	d061      	beq.n	8000dda <__udivmoddi4+0x16a>
 8000d16:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	6034      	str	r4, [r6, #0]
 8000d1e:	6073      	str	r3, [r6, #4]
 8000d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d24:	428b      	cmp	r3, r1
 8000d26:	d907      	bls.n	8000d38 <__udivmoddi4+0xc8>
 8000d28:	2e00      	cmp	r6, #0
 8000d2a:	d054      	beq.n	8000dd6 <__udivmoddi4+0x166>
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d32:	4608      	mov	r0, r1
 8000d34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d38:	fab3 f183 	clz	r1, r3
 8000d3c:	2900      	cmp	r1, #0
 8000d3e:	f040 808e 	bne.w	8000e5e <__udivmoddi4+0x1ee>
 8000d42:	42ab      	cmp	r3, r5
 8000d44:	d302      	bcc.n	8000d4c <__udivmoddi4+0xdc>
 8000d46:	4282      	cmp	r2, r0
 8000d48:	f200 80fa 	bhi.w	8000f40 <__udivmoddi4+0x2d0>
 8000d4c:	1a84      	subs	r4, r0, r2
 8000d4e:	eb65 0503 	sbc.w	r5, r5, r3
 8000d52:	2001      	movs	r0, #1
 8000d54:	46ac      	mov	ip, r5
 8000d56:	2e00      	cmp	r6, #0
 8000d58:	d03f      	beq.n	8000dda <__udivmoddi4+0x16a>
 8000d5a:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	b912      	cbnz	r2, 8000d6a <__udivmoddi4+0xfa>
 8000d64:	2701      	movs	r7, #1
 8000d66:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d6a:	fab7 fe87 	clz	lr, r7
 8000d6e:	f1be 0f00 	cmp.w	lr, #0
 8000d72:	d134      	bne.n	8000dde <__udivmoddi4+0x16e>
 8000d74:	1beb      	subs	r3, r5, r7
 8000d76:	0c3a      	lsrs	r2, r7, #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d82:	0c25      	lsrs	r5, r4, #16
 8000d84:	fb02 3318 	mls	r3, r2, r8, r3
 8000d88:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d8c:	fb0c f308 	mul.w	r3, ip, r8
 8000d90:	42ab      	cmp	r3, r5
 8000d92:	d907      	bls.n	8000da4 <__udivmoddi4+0x134>
 8000d94:	19ed      	adds	r5, r5, r7
 8000d96:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x132>
 8000d9c:	42ab      	cmp	r3, r5
 8000d9e:	f200 80d1 	bhi.w	8000f44 <__udivmoddi4+0x2d4>
 8000da2:	4680      	mov	r8, r0
 8000da4:	1aed      	subs	r5, r5, r3
 8000da6:	b2a3      	uxth	r3, r4
 8000da8:	fbb5 f0f2 	udiv	r0, r5, r2
 8000dac:	fb02 5510 	mls	r5, r2, r0, r5
 8000db0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000db4:	fb0c fc00 	mul.w	ip, ip, r0
 8000db8:	45a4      	cmp	ip, r4
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x15c>
 8000dbc:	19e4      	adds	r4, r4, r7
 8000dbe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x15a>
 8000dc4:	45a4      	cmp	ip, r4
 8000dc6:	f200 80b8 	bhi.w	8000f3a <__udivmoddi4+0x2ca>
 8000dca:	4618      	mov	r0, r3
 8000dcc:	eba4 040c 	sub.w	r4, r4, ip
 8000dd0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dd4:	e79d      	b.n	8000d12 <__udivmoddi4+0xa2>
 8000dd6:	4631      	mov	r1, r6
 8000dd8:	4630      	mov	r0, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	f1ce 0420 	rsb	r4, lr, #32
 8000de2:	fa05 f30e 	lsl.w	r3, r5, lr
 8000de6:	fa07 f70e 	lsl.w	r7, r7, lr
 8000dea:	fa20 f804 	lsr.w	r8, r0, r4
 8000dee:	0c3a      	lsrs	r2, r7, #16
 8000df0:	fa25 f404 	lsr.w	r4, r5, r4
 8000df4:	ea48 0803 	orr.w	r8, r8, r3
 8000df8:	fbb4 f1f2 	udiv	r1, r4, r2
 8000dfc:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000e00:	fb02 4411 	mls	r4, r2, r1, r4
 8000e04:	fa1f fc87 	uxth.w	ip, r7
 8000e08:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000e0c:	fb01 f30c 	mul.w	r3, r1, ip
 8000e10:	42ab      	cmp	r3, r5
 8000e12:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e16:	d909      	bls.n	8000e2c <__udivmoddi4+0x1bc>
 8000e18:	19ed      	adds	r5, r5, r7
 8000e1a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e1e:	f080 808a 	bcs.w	8000f36 <__udivmoddi4+0x2c6>
 8000e22:	42ab      	cmp	r3, r5
 8000e24:	f240 8087 	bls.w	8000f36 <__udivmoddi4+0x2c6>
 8000e28:	3902      	subs	r1, #2
 8000e2a:	443d      	add	r5, r7
 8000e2c:	1aeb      	subs	r3, r5, r3
 8000e2e:	fa1f f588 	uxth.w	r5, r8
 8000e32:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e36:	fb02 3310 	mls	r3, r2, r0, r3
 8000e3a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e3e:	fb00 f30c 	mul.w	r3, r0, ip
 8000e42:	42ab      	cmp	r3, r5
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x1e6>
 8000e46:	19ed      	adds	r5, r5, r7
 8000e48:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e4c:	d26f      	bcs.n	8000f2e <__udivmoddi4+0x2be>
 8000e4e:	42ab      	cmp	r3, r5
 8000e50:	d96d      	bls.n	8000f2e <__udivmoddi4+0x2be>
 8000e52:	3802      	subs	r0, #2
 8000e54:	443d      	add	r5, r7
 8000e56:	1aeb      	subs	r3, r5, r3
 8000e58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e5c:	e78f      	b.n	8000d7e <__udivmoddi4+0x10e>
 8000e5e:	f1c1 0720 	rsb	r7, r1, #32
 8000e62:	fa22 f807 	lsr.w	r8, r2, r7
 8000e66:	408b      	lsls	r3, r1
 8000e68:	fa05 f401 	lsl.w	r4, r5, r1
 8000e6c:	ea48 0303 	orr.w	r3, r8, r3
 8000e70:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e74:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e7e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e82:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e86:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e8a:	fa1f f883 	uxth.w	r8, r3
 8000e8e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e92:	fb09 f408 	mul.w	r4, r9, r8
 8000e96:	42ac      	cmp	r4, r5
 8000e98:	fa02 f201 	lsl.w	r2, r2, r1
 8000e9c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000ea0:	d908      	bls.n	8000eb4 <__udivmoddi4+0x244>
 8000ea2:	18ed      	adds	r5, r5, r3
 8000ea4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ea8:	d243      	bcs.n	8000f32 <__udivmoddi4+0x2c2>
 8000eaa:	42ac      	cmp	r4, r5
 8000eac:	d941      	bls.n	8000f32 <__udivmoddi4+0x2c2>
 8000eae:	f1a9 0902 	sub.w	r9, r9, #2
 8000eb2:	441d      	add	r5, r3
 8000eb4:	1b2d      	subs	r5, r5, r4
 8000eb6:	fa1f fe8e 	uxth.w	lr, lr
 8000eba:	fbb5 f0fc 	udiv	r0, r5, ip
 8000ebe:	fb0c 5510 	mls	r5, ip, r0, r5
 8000ec2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000ec6:	fb00 f808 	mul.w	r8, r0, r8
 8000eca:	45a0      	cmp	r8, r4
 8000ecc:	d907      	bls.n	8000ede <__udivmoddi4+0x26e>
 8000ece:	18e4      	adds	r4, r4, r3
 8000ed0:	f100 35ff 	add.w	r5, r0, #4294967295
 8000ed4:	d229      	bcs.n	8000f2a <__udivmoddi4+0x2ba>
 8000ed6:	45a0      	cmp	r8, r4
 8000ed8:	d927      	bls.n	8000f2a <__udivmoddi4+0x2ba>
 8000eda:	3802      	subs	r0, #2
 8000edc:	441c      	add	r4, r3
 8000ede:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ee2:	eba4 0408 	sub.w	r4, r4, r8
 8000ee6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eea:	454c      	cmp	r4, r9
 8000eec:	46c6      	mov	lr, r8
 8000eee:	464d      	mov	r5, r9
 8000ef0:	d315      	bcc.n	8000f1e <__udivmoddi4+0x2ae>
 8000ef2:	d012      	beq.n	8000f1a <__udivmoddi4+0x2aa>
 8000ef4:	b156      	cbz	r6, 8000f0c <__udivmoddi4+0x29c>
 8000ef6:	ebba 030e 	subs.w	r3, sl, lr
 8000efa:	eb64 0405 	sbc.w	r4, r4, r5
 8000efe:	fa04 f707 	lsl.w	r7, r4, r7
 8000f02:	40cb      	lsrs	r3, r1
 8000f04:	431f      	orrs	r7, r3
 8000f06:	40cc      	lsrs	r4, r1
 8000f08:	6037      	str	r7, [r6, #0]
 8000f0a:	6074      	str	r4, [r6, #4]
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f12:	4618      	mov	r0, r3
 8000f14:	e6f8      	b.n	8000d08 <__udivmoddi4+0x98>
 8000f16:	4690      	mov	r8, r2
 8000f18:	e6e0      	b.n	8000cdc <__udivmoddi4+0x6c>
 8000f1a:	45c2      	cmp	sl, r8
 8000f1c:	d2ea      	bcs.n	8000ef4 <__udivmoddi4+0x284>
 8000f1e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f22:	eb69 0503 	sbc.w	r5, r9, r3
 8000f26:	3801      	subs	r0, #1
 8000f28:	e7e4      	b.n	8000ef4 <__udivmoddi4+0x284>
 8000f2a:	4628      	mov	r0, r5
 8000f2c:	e7d7      	b.n	8000ede <__udivmoddi4+0x26e>
 8000f2e:	4640      	mov	r0, r8
 8000f30:	e791      	b.n	8000e56 <__udivmoddi4+0x1e6>
 8000f32:	4681      	mov	r9, r0
 8000f34:	e7be      	b.n	8000eb4 <__udivmoddi4+0x244>
 8000f36:	4601      	mov	r1, r0
 8000f38:	e778      	b.n	8000e2c <__udivmoddi4+0x1bc>
 8000f3a:	3802      	subs	r0, #2
 8000f3c:	443c      	add	r4, r7
 8000f3e:	e745      	b.n	8000dcc <__udivmoddi4+0x15c>
 8000f40:	4608      	mov	r0, r1
 8000f42:	e708      	b.n	8000d56 <__udivmoddi4+0xe6>
 8000f44:	f1a8 0802 	sub.w	r8, r8, #2
 8000f48:	443d      	add	r5, r7
 8000f4a:	e72b      	b.n	8000da4 <__udivmoddi4+0x134>

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f56:	2300      	movs	r3, #0
 8000f58:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f5a:	4a0c      	ldr	r2, [pc, #48]	; (8000f8c <HAL_Init+0x3c>)
 8000f5c:	4b0b      	ldr	r3, [pc, #44]	; (8000f8c <HAL_Init+0x3c>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f64:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f66:	2003      	movs	r0, #3
 8000f68:	f001 fe2e 	bl	8002bc8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f6c:	2000      	movs	r0, #0
 8000f6e:	f000 f80f 	bl	8000f90 <HAL_InitTick>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d002      	beq.n	8000f7e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000f78:	2301      	movs	r3, #1
 8000f7a:	71fb      	strb	r3, [r7, #7]
 8000f7c:	e001      	b.n	8000f82 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000f7e:	f006 f98d 	bl	800729c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f82:	79fb      	ldrb	r3, [r7, #7]
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	3708      	adds	r7, #8
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	40022000 	.word	0x40022000

08000f90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b084      	sub	sp, #16
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000f9c:	4b16      	ldr	r3, [pc, #88]	; (8000ff8 <HAL_InitTick+0x68>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d022      	beq.n	8000fea <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000fa4:	4b15      	ldr	r3, [pc, #84]	; (8000ffc <HAL_InitTick+0x6c>)
 8000fa6:	681a      	ldr	r2, [r3, #0]
 8000fa8:	4b13      	ldr	r3, [pc, #76]	; (8000ff8 <HAL_InitTick+0x68>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000fb0:	fbb1 f3f3 	udiv	r3, r1, r3
 8000fb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f001 fe3a 	bl	8002c32 <HAL_SYSTICK_Config>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d10f      	bne.n	8000fe4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	2b0f      	cmp	r3, #15
 8000fc8:	d809      	bhi.n	8000fde <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fca:	2200      	movs	r2, #0
 8000fcc:	6879      	ldr	r1, [r7, #4]
 8000fce:	f04f 30ff 	mov.w	r0, #4294967295
 8000fd2:	f001 fe04 	bl	8002bde <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000fd6:	4a0a      	ldr	r2, [pc, #40]	; (8001000 <HAL_InitTick+0x70>)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	6013      	str	r3, [r2, #0]
 8000fdc:	e007      	b.n	8000fee <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	73fb      	strb	r3, [r7, #15]
 8000fe2:	e004      	b.n	8000fee <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	73fb      	strb	r3, [r7, #15]
 8000fe8:	e001      	b.n	8000fee <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000fea:	2301      	movs	r3, #1
 8000fec:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000fee:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	3710      	adds	r7, #16
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	20000004 	.word	0x20000004
 8000ffc:	20000028 	.word	0x20000028
 8001000:	20000000 	.word	0x20000000

08001004 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001008:	4b05      	ldr	r3, [pc, #20]	; (8001020 <HAL_IncTick+0x1c>)
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	4b05      	ldr	r3, [pc, #20]	; (8001024 <HAL_IncTick+0x20>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4413      	add	r3, r2
 8001012:	4a03      	ldr	r2, [pc, #12]	; (8001020 <HAL_IncTick+0x1c>)
 8001014:	6013      	str	r3, [r2, #0]
}
 8001016:	bf00      	nop
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr
 8001020:	20000260 	.word	0x20000260
 8001024:	20000004 	.word	0x20000004

08001028 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  return uwTick;
 800102c:	4b03      	ldr	r3, [pc, #12]	; (800103c <HAL_GetTick+0x14>)
 800102e:	681b      	ldr	r3, [r3, #0]
}
 8001030:	4618      	mov	r0, r3
 8001032:	46bd      	mov	sp, r7
 8001034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop
 800103c:	20000260 	.word	0x20000260

08001040 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	689b      	ldr	r3, [r3, #8]
 800104e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	431a      	orrs	r2, r3
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	609a      	str	r2, [r3, #8]
}
 800105a:	bf00      	nop
 800105c:	370c      	adds	r7, #12
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr

08001066 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001066:	b480      	push	{r7}
 8001068:	b083      	sub	sp, #12
 800106a:	af00      	add	r7, sp, #0
 800106c:	6078      	str	r0, [r7, #4]
 800106e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	689b      	ldr	r3, [r3, #8]
 8001074:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	431a      	orrs	r2, r3
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	609a      	str	r2, [r3, #8]
}
 8001080:	bf00      	nop
 8001082:	370c      	adds	r7, #12
 8001084:	46bd      	mov	sp, r7
 8001086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108a:	4770      	bx	lr

0800108c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	689b      	ldr	r3, [r3, #8]
 8001098:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800109c:	4618      	mov	r0, r3
 800109e:	370c      	adds	r7, #12
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr

080010a8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80010a8:	b490      	push	{r4, r7}
 80010aa:	b084      	sub	sp, #16
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	60f8      	str	r0, [r7, #12]
 80010b0:	60b9      	str	r1, [r7, #8]
 80010b2:	607a      	str	r2, [r7, #4]
 80010b4:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	3360      	adds	r3, #96	; 0x60
 80010ba:	461a      	mov	r2, r3
 80010bc:	68bb      	ldr	r3, [r7, #8]
 80010be:	009b      	lsls	r3, r3, #2
 80010c0:	4413      	add	r3, r2
 80010c2:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80010c4:	6822      	ldr	r2, [r4, #0]
 80010c6:	4b08      	ldr	r3, [pc, #32]	; (80010e8 <LL_ADC_SetOffset+0x40>)
 80010c8:	4013      	ands	r3, r2
 80010ca:	687a      	ldr	r2, [r7, #4]
 80010cc:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80010d0:	683a      	ldr	r2, [r7, #0]
 80010d2:	430a      	orrs	r2, r1
 80010d4:	4313      	orrs	r3, r2
 80010d6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010da:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80010dc:	bf00      	nop
 80010de:	3710      	adds	r7, #16
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bc90      	pop	{r4, r7}
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop
 80010e8:	03fff000 	.word	0x03fff000

080010ec <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80010ec:	b490      	push	{r4, r7}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
 80010f4:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	3360      	adds	r3, #96	; 0x60
 80010fa:	461a      	mov	r2, r3
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	009b      	lsls	r3, r3, #2
 8001100:	4413      	add	r3, r2
 8001102:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001104:	6823      	ldr	r3, [r4, #0]
 8001106:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800110a:	4618      	mov	r0, r3
 800110c:	3708      	adds	r7, #8
 800110e:	46bd      	mov	sp, r7
 8001110:	bc90      	pop	{r4, r7}
 8001112:	4770      	bx	lr

08001114 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001114:	b490      	push	{r4, r7}
 8001116:	b084      	sub	sp, #16
 8001118:	af00      	add	r7, sp, #0
 800111a:	60f8      	str	r0, [r7, #12]
 800111c:	60b9      	str	r1, [r7, #8]
 800111e:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	3360      	adds	r3, #96	; 0x60
 8001124:	461a      	mov	r2, r3
 8001126:	68bb      	ldr	r3, [r7, #8]
 8001128:	009b      	lsls	r3, r3, #2
 800112a:	4413      	add	r3, r2
 800112c:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800112e:	6823      	ldr	r3, [r4, #0]
 8001130:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	4313      	orrs	r3, r2
 8001138:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800113a:	bf00      	nop
 800113c:	3710      	adds	r7, #16
 800113e:	46bd      	mov	sp, r7
 8001140:	bc90      	pop	{r4, r7}
 8001142:	4770      	bx	lr

08001144 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001144:	b480      	push	{r7}
 8001146:	b083      	sub	sp, #12
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	68db      	ldr	r3, [r3, #12]
 8001150:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001154:	2b00      	cmp	r3, #0
 8001156:	d101      	bne.n	800115c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001158:	2301      	movs	r3, #1
 800115a:	e000      	b.n	800115e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800115c:	2300      	movs	r3, #0
}
 800115e:	4618      	mov	r0, r3
 8001160:	370c      	adds	r7, #12
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr

0800116a <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800116a:	b490      	push	{r4, r7}
 800116c:	b084      	sub	sp, #16
 800116e:	af00      	add	r7, sp, #0
 8001170:	60f8      	str	r0, [r7, #12]
 8001172:	60b9      	str	r1, [r7, #8]
 8001174:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	3330      	adds	r3, #48	; 0x30
 800117a:	461a      	mov	r2, r3
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	0a1b      	lsrs	r3, r3, #8
 8001180:	009b      	lsls	r3, r3, #2
 8001182:	f003 030c 	and.w	r3, r3, #12
 8001186:	4413      	add	r3, r2
 8001188:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800118a:	6822      	ldr	r2, [r4, #0]
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	f003 031f 	and.w	r3, r3, #31
 8001192:	211f      	movs	r1, #31
 8001194:	fa01 f303 	lsl.w	r3, r1, r3
 8001198:	43db      	mvns	r3, r3
 800119a:	401a      	ands	r2, r3
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	0e9b      	lsrs	r3, r3, #26
 80011a0:	f003 011f 	and.w	r1, r3, #31
 80011a4:	68bb      	ldr	r3, [r7, #8]
 80011a6:	f003 031f 	and.w	r3, r3, #31
 80011aa:	fa01 f303 	lsl.w	r3, r1, r3
 80011ae:	4313      	orrs	r3, r2
 80011b0:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80011b2:	bf00      	nop
 80011b4:	3710      	adds	r7, #16
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bc90      	pop	{r4, r7}
 80011ba:	4770      	bx	lr

080011bc <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011c8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d101      	bne.n	80011d4 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80011d0:	2301      	movs	r3, #1
 80011d2:	e000      	b.n	80011d6 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80011d4:	2300      	movs	r3, #0
}
 80011d6:	4618      	mov	r0, r3
 80011d8:	370c      	adds	r7, #12
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr

080011e2 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80011e2:	b490      	push	{r4, r7}
 80011e4:	b084      	sub	sp, #16
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	60f8      	str	r0, [r7, #12]
 80011ea:	60b9      	str	r1, [r7, #8]
 80011ec:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	3314      	adds	r3, #20
 80011f2:	461a      	mov	r2, r3
 80011f4:	68bb      	ldr	r3, [r7, #8]
 80011f6:	0e5b      	lsrs	r3, r3, #25
 80011f8:	009b      	lsls	r3, r3, #2
 80011fa:	f003 0304 	and.w	r3, r3, #4
 80011fe:	4413      	add	r3, r2
 8001200:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8001202:	6822      	ldr	r2, [r4, #0]
 8001204:	68bb      	ldr	r3, [r7, #8]
 8001206:	0d1b      	lsrs	r3, r3, #20
 8001208:	f003 031f 	and.w	r3, r3, #31
 800120c:	2107      	movs	r1, #7
 800120e:	fa01 f303 	lsl.w	r3, r1, r3
 8001212:	43db      	mvns	r3, r3
 8001214:	401a      	ands	r2, r3
 8001216:	68bb      	ldr	r3, [r7, #8]
 8001218:	0d1b      	lsrs	r3, r3, #20
 800121a:	f003 031f 	and.w	r3, r3, #31
 800121e:	6879      	ldr	r1, [r7, #4]
 8001220:	fa01 f303 	lsl.w	r3, r1, r3
 8001224:	4313      	orrs	r3, r2
 8001226:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001228:	bf00      	nop
 800122a:	3710      	adds	r7, #16
 800122c:	46bd      	mov	sp, r7
 800122e:	bc90      	pop	{r4, r7}
 8001230:	4770      	bx	lr
	...

08001234 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001234:	b480      	push	{r7}
 8001236:	b085      	sub	sp, #20
 8001238:	af00      	add	r7, sp, #0
 800123a:	60f8      	str	r0, [r7, #12]
 800123c:	60b9      	str	r1, [r7, #8]
 800123e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001246:	68bb      	ldr	r3, [r7, #8]
 8001248:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800124c:	43db      	mvns	r3, r3
 800124e:	401a      	ands	r2, r3
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	f003 0318 	and.w	r3, r3, #24
 8001256:	4908      	ldr	r1, [pc, #32]	; (8001278 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001258:	40d9      	lsrs	r1, r3
 800125a:	68bb      	ldr	r3, [r7, #8]
 800125c:	400b      	ands	r3, r1
 800125e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001262:	431a      	orrs	r2, r3
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800126a:	bf00      	nop
 800126c:	3714      	adds	r7, #20
 800126e:	46bd      	mov	sp, r7
 8001270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001274:	4770      	bx	lr
 8001276:	bf00      	nop
 8001278:	0007ffff 	.word	0x0007ffff

0800127c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800127c:	b480      	push	{r7}
 800127e:	b083      	sub	sp, #12
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	689b      	ldr	r3, [r3, #8]
 8001288:	f003 031f 	and.w	r3, r3, #31
}
 800128c:	4618      	mov	r0, r3
 800128e:	370c      	adds	r7, #12
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr

08001298 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	689b      	ldr	r3, [r3, #8]
 80012a4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	370c      	adds	r7, #12
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr

080012b4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b083      	sub	sp, #12
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	689b      	ldr	r3, [r3, #8]
 80012c0:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80012c4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80012c8:	687a      	ldr	r2, [r7, #4]
 80012ca:	6093      	str	r3, [r2, #8]
}
 80012cc:	bf00      	nop
 80012ce:	370c      	adds	r7, #12
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr

080012d8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80012d8:	b480      	push	{r7}
 80012da:	b083      	sub	sp, #12
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	689b      	ldr	r3, [r3, #8]
 80012e4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80012e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80012ec:	d101      	bne.n	80012f2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80012ee:	2301      	movs	r3, #1
 80012f0:	e000      	b.n	80012f4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80012f2:	2300      	movs	r3, #0
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	370c      	adds	r7, #12
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr

08001300 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001300:	b480      	push	{r7}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	689b      	ldr	r3, [r3, #8]
 800130c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001310:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001314:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800131c:	bf00      	nop
 800131e:	370c      	adds	r7, #12
 8001320:	46bd      	mov	sp, r7
 8001322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001326:	4770      	bx	lr

08001328 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001328:	b480      	push	{r7}
 800132a:	b083      	sub	sp, #12
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	689b      	ldr	r3, [r3, #8]
 8001334:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001338:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800133c:	d101      	bne.n	8001342 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800133e:	2301      	movs	r3, #1
 8001340:	e000      	b.n	8001344 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001342:	2300      	movs	r3, #0
}
 8001344:	4618      	mov	r0, r3
 8001346:	370c      	adds	r7, #12
 8001348:	46bd      	mov	sp, r7
 800134a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134e:	4770      	bx	lr

08001350 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001350:	b480      	push	{r7}
 8001352:	b083      	sub	sp, #12
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	689b      	ldr	r3, [r3, #8]
 800135c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001360:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001364:	f043 0201 	orr.w	r2, r3, #1
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800136c:	bf00      	nop
 800136e:	370c      	adds	r7, #12
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr

08001378 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	f003 0301 	and.w	r3, r3, #1
 8001388:	2b01      	cmp	r3, #1
 800138a:	d101      	bne.n	8001390 <LL_ADC_IsEnabled+0x18>
 800138c:	2301      	movs	r3, #1
 800138e:	e000      	b.n	8001392 <LL_ADC_IsEnabled+0x1a>
 8001390:	2300      	movs	r3, #0
}
 8001392:	4618      	mov	r0, r3
 8001394:	370c      	adds	r7, #12
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr

0800139e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800139e:	b480      	push	{r7}
 80013a0:	b083      	sub	sp, #12
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	689b      	ldr	r3, [r3, #8]
 80013aa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80013ae:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80013b2:	f043 0204 	orr.w	r2, r3, #4
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80013ba:	bf00      	nop
 80013bc:	370c      	adds	r7, #12
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr

080013c6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80013c6:	b480      	push	{r7}
 80013c8:	b083      	sub	sp, #12
 80013ca:	af00      	add	r7, sp, #0
 80013cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	689b      	ldr	r3, [r3, #8]
 80013d2:	f003 0304 	and.w	r3, r3, #4
 80013d6:	2b04      	cmp	r3, #4
 80013d8:	d101      	bne.n	80013de <LL_ADC_REG_IsConversionOngoing+0x18>
 80013da:	2301      	movs	r3, #1
 80013dc:	e000      	b.n	80013e0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80013de:	2300      	movs	r3, #0
}
 80013e0:	4618      	mov	r0, r3
 80013e2:	370c      	adds	r7, #12
 80013e4:	46bd      	mov	sp, r7
 80013e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ea:	4770      	bx	lr

080013ec <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	689b      	ldr	r3, [r3, #8]
 80013f8:	f003 0308 	and.w	r3, r3, #8
 80013fc:	2b08      	cmp	r3, #8
 80013fe:	d101      	bne.n	8001404 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001400:	2301      	movs	r3, #1
 8001402:	e000      	b.n	8001406 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001404:	2300      	movs	r3, #0
}
 8001406:	4618      	mov	r0, r3
 8001408:	370c      	adds	r7, #12
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr
	...

08001414 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001414:	b590      	push	{r4, r7, lr}
 8001416:	b089      	sub	sp, #36	; 0x24
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800141c:	2300      	movs	r3, #0
 800141e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001420:	2300      	movs	r3, #0
 8001422:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d101      	bne.n	800142e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800142a:	2301      	movs	r3, #1
 800142c:	e134      	b.n	8001698 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	691b      	ldr	r3, [r3, #16]
 8001432:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001438:	2b00      	cmp	r3, #0
 800143a:	d109      	bne.n	8001450 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800143c:	6878      	ldr	r0, [r7, #4]
 800143e:	f005 fab3 	bl	80069a8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2200      	movs	r2, #0
 8001446:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2200      	movs	r2, #0
 800144c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff ff3f 	bl	80012d8 <LL_ADC_IsDeepPowerDownEnabled>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d004      	beq.n	800146a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4618      	mov	r0, r3
 8001466:	f7ff ff25 	bl	80012b4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff ff5a 	bl	8001328 <LL_ADC_IsInternalRegulatorEnabled>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d113      	bne.n	80014a2 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4618      	mov	r0, r3
 8001480:	f7ff ff3e 	bl	8001300 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001484:	4b86      	ldr	r3, [pc, #536]	; (80016a0 <HAL_ADC_Init+0x28c>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	099b      	lsrs	r3, r3, #6
 800148a:	4a86      	ldr	r2, [pc, #536]	; (80016a4 <HAL_ADC_Init+0x290>)
 800148c:	fba2 2303 	umull	r2, r3, r2, r3
 8001490:	099b      	lsrs	r3, r3, #6
 8001492:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001494:	e002      	b.n	800149c <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8001496:	68bb      	ldr	r3, [r7, #8]
 8001498:	3b01      	subs	r3, #1
 800149a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800149c:	68bb      	ldr	r3, [r7, #8]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d1f9      	bne.n	8001496 <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	4618      	mov	r0, r3
 80014a8:	f7ff ff3e 	bl	8001328 <LL_ADC_IsInternalRegulatorEnabled>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d10d      	bne.n	80014ce <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014b6:	f043 0210 	orr.w	r2, r3, #16
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014c2:	f043 0201 	orr.w	r2, r3, #1
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80014ca:	2301      	movs	r3, #1
 80014cc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4618      	mov	r0, r3
 80014d4:	f7ff ff77 	bl	80013c6 <LL_ADC_REG_IsConversionOngoing>
 80014d8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014de:	f003 0310 	and.w	r3, r3, #16
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	f040 80cf 	bne.w	8001686 <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	f040 80cb 	bne.w	8001686 <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014f4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80014f8:	f043 0202 	orr.w	r2, r3, #2
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4618      	mov	r0, r3
 8001506:	f7ff ff37 	bl	8001378 <LL_ADC_IsEnabled>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d115      	bne.n	800153c <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001510:	4865      	ldr	r0, [pc, #404]	; (80016a8 <HAL_ADC_Init+0x294>)
 8001512:	f7ff ff31 	bl	8001378 <LL_ADC_IsEnabled>
 8001516:	4604      	mov	r4, r0
 8001518:	4864      	ldr	r0, [pc, #400]	; (80016ac <HAL_ADC_Init+0x298>)
 800151a:	f7ff ff2d 	bl	8001378 <LL_ADC_IsEnabled>
 800151e:	4603      	mov	r3, r0
 8001520:	431c      	orrs	r4, r3
 8001522:	4863      	ldr	r0, [pc, #396]	; (80016b0 <HAL_ADC_Init+0x29c>)
 8001524:	f7ff ff28 	bl	8001378 <LL_ADC_IsEnabled>
 8001528:	4603      	mov	r3, r0
 800152a:	4323      	orrs	r3, r4
 800152c:	2b00      	cmp	r3, #0
 800152e:	d105      	bne.n	800153c <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	4619      	mov	r1, r3
 8001536:	485f      	ldr	r0, [pc, #380]	; (80016b4 <HAL_ADC_Init+0x2a0>)
 8001538:	f7ff fd82 	bl	8001040 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	7e5b      	ldrb	r3, [r3, #25]
 8001540:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001546:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800154c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8001552:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	f893 3020 	ldrb.w	r3, [r3, #32]
 800155a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800155c:	4313      	orrs	r3, r2
 800155e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001566:	2b01      	cmp	r3, #1
 8001568:	d106      	bne.n	8001578 <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800156e:	3b01      	subs	r3, #1
 8001570:	045b      	lsls	r3, r3, #17
 8001572:	69ba      	ldr	r2, [r7, #24]
 8001574:	4313      	orrs	r3, r2
 8001576:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800157c:	2b00      	cmp	r3, #0
 800157e:	d009      	beq.n	8001594 <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001584:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800158c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800158e:	69ba      	ldr	r2, [r7, #24]
 8001590:	4313      	orrs	r3, r2
 8001592:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681a      	ldr	r2, [r3, #0]
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	68d9      	ldr	r1, [r3, #12]
 800159e:	4b46      	ldr	r3, [pc, #280]	; (80016b8 <HAL_ADC_Init+0x2a4>)
 80015a0:	400b      	ands	r3, r1
 80015a2:	69b9      	ldr	r1, [r7, #24]
 80015a4:	430b      	orrs	r3, r1
 80015a6:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4618      	mov	r0, r3
 80015ae:	f7ff ff0a 	bl	80013c6 <LL_ADC_REG_IsConversionOngoing>
 80015b2:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4618      	mov	r0, r3
 80015ba:	f7ff ff17 	bl	80013ec <LL_ADC_INJ_IsConversionOngoing>
 80015be:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d13d      	bne.n	8001642 <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d13a      	bne.n	8001642 <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80015d0:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80015d8:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80015da:	4313      	orrs	r3, r2
 80015dc:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681a      	ldr	r2, [r3, #0]
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	68db      	ldr	r3, [r3, #12]
 80015e8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80015ec:	f023 0302 	bic.w	r3, r3, #2
 80015f0:	69b9      	ldr	r1, [r7, #24]
 80015f2:	430b      	orrs	r3, r1
 80015f4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80015fc:	2b01      	cmp	r3, #1
 80015fe:	d118      	bne.n	8001632 <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	691b      	ldr	r3, [r3, #16]
 800160a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800160e:	f023 0304 	bic.w	r3, r3, #4
 8001612:	6879      	ldr	r1, [r7, #4]
 8001614:	6bc8      	ldr	r0, [r1, #60]	; 0x3c
 8001616:	6879      	ldr	r1, [r7, #4]
 8001618:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800161a:	4308      	orrs	r0, r1
 800161c:	6879      	ldr	r1, [r7, #4]
 800161e:	6c49      	ldr	r1, [r1, #68]	; 0x44
 8001620:	4308      	orrs	r0, r1
 8001622:	6879      	ldr	r1, [r7, #4]
 8001624:	6c89      	ldr	r1, [r1, #72]	; 0x48
 8001626:	4301      	orrs	r1, r0
 8001628:	430b      	orrs	r3, r1
 800162a:	f043 0301 	orr.w	r3, r3, #1
 800162e:	6113      	str	r3, [r2, #16]
 8001630:	e007      	b.n	8001642 <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	687a      	ldr	r2, [r7, #4]
 8001638:	6812      	ldr	r2, [r2, #0]
 800163a:	6912      	ldr	r2, [r2, #16]
 800163c:	f022 0201 	bic.w	r2, r2, #1
 8001640:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	691b      	ldr	r3, [r3, #16]
 8001646:	2b01      	cmp	r3, #1
 8001648:	d10c      	bne.n	8001664 <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	687a      	ldr	r2, [r7, #4]
 8001650:	6812      	ldr	r2, [r2, #0]
 8001652:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001654:	f022 010f 	bic.w	r1, r2, #15
 8001658:	687a      	ldr	r2, [r7, #4]
 800165a:	69d2      	ldr	r2, [r2, #28]
 800165c:	3a01      	subs	r2, #1
 800165e:	430a      	orrs	r2, r1
 8001660:	631a      	str	r2, [r3, #48]	; 0x30
 8001662:	e007      	b.n	8001674 <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	687a      	ldr	r2, [r7, #4]
 800166a:	6812      	ldr	r2, [r2, #0]
 800166c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800166e:	f022 020f 	bic.w	r2, r2, #15
 8001672:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001678:	f023 0303 	bic.w	r3, r3, #3
 800167c:	f043 0201 	orr.w	r2, r3, #1
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	655a      	str	r2, [r3, #84]	; 0x54
 8001684:	e007      	b.n	8001696 <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800168a:	f043 0210 	orr.w	r2, r3, #16
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001692:	2301      	movs	r3, #1
 8001694:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001696:	7ffb      	ldrb	r3, [r7, #31]
}
 8001698:	4618      	mov	r0, r3
 800169a:	3724      	adds	r7, #36	; 0x24
 800169c:	46bd      	mov	sp, r7
 800169e:	bd90      	pop	{r4, r7, pc}
 80016a0:	20000028 	.word	0x20000028
 80016a4:	053e2d63 	.word	0x053e2d63
 80016a8:	50040000 	.word	0x50040000
 80016ac:	50040100 	.word	0x50040100
 80016b0:	50040200 	.word	0x50040200
 80016b4:	50040300 	.word	0x50040300
 80016b8:	fff0c007 	.word	0xfff0c007

080016bc <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b086      	sub	sp, #24
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80016c4:	4857      	ldr	r0, [pc, #348]	; (8001824 <HAL_ADC_Start+0x168>)
 80016c6:	f7ff fdd9 	bl	800127c <LL_ADC_GetMultimode>
 80016ca:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4618      	mov	r0, r3
 80016d2:	f7ff fe78 	bl	80013c6 <LL_ADC_REG_IsConversionOngoing>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	f040 809c 	bne.w	8001816 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d101      	bne.n	80016ec <HAL_ADC_Start+0x30>
 80016e8:	2302      	movs	r3, #2
 80016ea:	e097      	b.n	800181c <HAL_ADC_Start+0x160>
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2201      	movs	r2, #1
 80016f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80016f4:	6878      	ldr	r0, [r7, #4]
 80016f6:	f001 f83b 	bl	8002770 <ADC_Enable>
 80016fa:	4603      	mov	r3, r0
 80016fc:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80016fe:	7dfb      	ldrb	r3, [r7, #23]
 8001700:	2b00      	cmp	r3, #0
 8001702:	f040 8083 	bne.w	800180c <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800170a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800170e:	f023 0301 	bic.w	r3, r3, #1
 8001712:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4a42      	ldr	r2, [pc, #264]	; (8001828 <HAL_ADC_Start+0x16c>)
 8001720:	4293      	cmp	r3, r2
 8001722:	d002      	beq.n	800172a <HAL_ADC_Start+0x6e>
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	e000      	b.n	800172c <HAL_ADC_Start+0x70>
 800172a:	4b40      	ldr	r3, [pc, #256]	; (800182c <HAL_ADC_Start+0x170>)
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	6812      	ldr	r2, [r2, #0]
 8001730:	4293      	cmp	r3, r2
 8001732:	d002      	beq.n	800173a <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001734:	693b      	ldr	r3, [r7, #16]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d105      	bne.n	8001746 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800173e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800174a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800174e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001752:	d106      	bne.n	8001762 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001758:	f023 0206 	bic.w	r2, r3, #6
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	659a      	str	r2, [r3, #88]	; 0x58
 8001760:	e002      	b.n	8001768 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2200      	movs	r2, #0
 8001766:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	221c      	movs	r2, #28
 800176e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2200      	movs	r2, #0
 8001774:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a2a      	ldr	r2, [pc, #168]	; (8001828 <HAL_ADC_Start+0x16c>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d002      	beq.n	8001788 <HAL_ADC_Start+0xcc>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	e000      	b.n	800178a <HAL_ADC_Start+0xce>
 8001788:	4b28      	ldr	r3, [pc, #160]	; (800182c <HAL_ADC_Start+0x170>)
 800178a:	687a      	ldr	r2, [r7, #4]
 800178c:	6812      	ldr	r2, [r2, #0]
 800178e:	4293      	cmp	r3, r2
 8001790:	d008      	beq.n	80017a4 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d005      	beq.n	80017a4 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001798:	693b      	ldr	r3, [r7, #16]
 800179a:	2b05      	cmp	r3, #5
 800179c:	d002      	beq.n	80017a4 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800179e:	693b      	ldr	r3, [r7, #16]
 80017a0:	2b09      	cmp	r3, #9
 80017a2:	d114      	bne.n	80017ce <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	68db      	ldr	r3, [r3, #12]
 80017aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d007      	beq.n	80017c2 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017b6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80017ba:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4618      	mov	r0, r3
 80017c8:	f7ff fde9 	bl	800139e <LL_ADC_REG_StartConversion>
 80017cc:	e025      	b.n	800181a <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017d2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4a12      	ldr	r2, [pc, #72]	; (8001828 <HAL_ADC_Start+0x16c>)
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d002      	beq.n	80017ea <HAL_ADC_Start+0x12e>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	e000      	b.n	80017ec <HAL_ADC_Start+0x130>
 80017ea:	4b10      	ldr	r3, [pc, #64]	; (800182c <HAL_ADC_Start+0x170>)
 80017ec:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	68db      	ldr	r3, [r3, #12]
 80017f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d00f      	beq.n	800181a <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017fe:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001802:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	655a      	str	r2, [r3, #84]	; 0x54
 800180a:	e006      	b.n	800181a <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2200      	movs	r2, #0
 8001810:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8001814:	e001      	b.n	800181a <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001816:	2302      	movs	r3, #2
 8001818:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800181a:	7dfb      	ldrb	r3, [r7, #23]
}
 800181c:	4618      	mov	r0, r3
 800181e:	3718      	adds	r7, #24
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	50040300 	.word	0x50040300
 8001828:	50040100 	.word	0x50040100
 800182c:	50040000 	.word	0x50040000

08001830 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b088      	sub	sp, #32
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
 8001838:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800183a:	4862      	ldr	r0, [pc, #392]	; (80019c4 <HAL_ADC_PollForConversion+0x194>)
 800183c:	f7ff fd1e 	bl	800127c <LL_ADC_GetMultimode>
 8001840:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	695b      	ldr	r3, [r3, #20]
 8001846:	2b08      	cmp	r3, #8
 8001848:	d102      	bne.n	8001850 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800184a:	2308      	movs	r3, #8
 800184c:	61fb      	str	r3, [r7, #28]
 800184e:	e02a      	b.n	80018a6 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d005      	beq.n	8001862 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	2b05      	cmp	r3, #5
 800185a:	d002      	beq.n	8001862 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	2b09      	cmp	r3, #9
 8001860:	d111      	bne.n	8001886 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	68db      	ldr	r3, [r3, #12]
 8001868:	f003 0301 	and.w	r3, r3, #1
 800186c:	2b00      	cmp	r3, #0
 800186e:	d007      	beq.n	8001880 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001874:	f043 0220 	orr.w	r2, r3, #32
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 800187c:	2301      	movs	r3, #1
 800187e:	e09d      	b.n	80019bc <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001880:	2304      	movs	r3, #4
 8001882:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001884:	e00f      	b.n	80018a6 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001886:	484f      	ldr	r0, [pc, #316]	; (80019c4 <HAL_ADC_PollForConversion+0x194>)
 8001888:	f7ff fd06 	bl	8001298 <LL_ADC_GetMultiDMATransfer>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d007      	beq.n	80018a2 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001896:	f043 0220 	orr.w	r2, r3, #32
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 800189e:	2301      	movs	r3, #1
 80018a0:	e08c      	b.n	80019bc <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80018a2:	2304      	movs	r3, #4
 80018a4:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80018a6:	f7ff fbbf 	bl	8001028 <HAL_GetTick>
 80018aa:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80018ac:	e01a      	b.n	80018e4 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018b4:	d016      	beq.n	80018e4 <HAL_ADC_PollForConversion+0xb4>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80018b6:	f7ff fbb7 	bl	8001028 <HAL_GetTick>
 80018ba:	4602      	mov	r2, r0
 80018bc:	693b      	ldr	r3, [r7, #16]
 80018be:	1ad2      	subs	r2, r2, r3
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	429a      	cmp	r2, r3
 80018c4:	d802      	bhi.n	80018cc <HAL_ADC_PollForConversion+0x9c>
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d10b      	bne.n	80018e4 <HAL_ADC_PollForConversion+0xb4>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018d0:	f043 0204 	orr.w	r2, r3, #4
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2200      	movs	r2, #0
 80018dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80018e0:	2303      	movs	r3, #3
 80018e2:	e06b      	b.n	80019bc <HAL_ADC_PollForConversion+0x18c>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	69fb      	ldr	r3, [r7, #28]
 80018ec:	4013      	ands	r3, r2
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d0dd      	beq.n	80018ae <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018f6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4618      	mov	r0, r3
 8001904:	f7ff fc1e 	bl	8001144 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d01c      	beq.n	8001948 <HAL_ADC_PollForConversion+0x118>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	7e5b      	ldrb	r3, [r3, #25]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d118      	bne.n	8001948 <HAL_ADC_PollForConversion+0x118>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f003 0308 	and.w	r3, r3, #8
 8001920:	2b08      	cmp	r3, #8
 8001922:	d111      	bne.n	8001948 <HAL_ADC_PollForConversion+0x118>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001928:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001934:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001938:	2b00      	cmp	r3, #0
 800193a:	d105      	bne.n	8001948 <HAL_ADC_PollForConversion+0x118>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001940:	f043 0201 	orr.w	r2, r3, #1
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a1e      	ldr	r2, [pc, #120]	; (80019c8 <HAL_ADC_PollForConversion+0x198>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d002      	beq.n	8001958 <HAL_ADC_PollForConversion+0x128>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	e000      	b.n	800195a <HAL_ADC_PollForConversion+0x12a>
 8001958:	4b1c      	ldr	r3, [pc, #112]	; (80019cc <HAL_ADC_PollForConversion+0x19c>)
 800195a:	687a      	ldr	r2, [r7, #4]
 800195c:	6812      	ldr	r2, [r2, #0]
 800195e:	4293      	cmp	r3, r2
 8001960:	d008      	beq.n	8001974 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d005      	beq.n	8001974 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	2b05      	cmp	r3, #5
 800196c:	d002      	beq.n	8001974 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	2b09      	cmp	r3, #9
 8001972:	d104      	bne.n	800197e <HAL_ADC_PollForConversion+0x14e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	68db      	ldr	r3, [r3, #12]
 800197a:	61bb      	str	r3, [r7, #24]
 800197c:	e00c      	b.n	8001998 <HAL_ADC_PollForConversion+0x168>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4a11      	ldr	r2, [pc, #68]	; (80019c8 <HAL_ADC_PollForConversion+0x198>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d002      	beq.n	800198e <HAL_ADC_PollForConversion+0x15e>
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	e000      	b.n	8001990 <HAL_ADC_PollForConversion+0x160>
 800198e:	4b0f      	ldr	r3, [pc, #60]	; (80019cc <HAL_ADC_PollForConversion+0x19c>)
 8001990:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	68db      	ldr	r3, [r3, #12]
 8001996:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001998:	69fb      	ldr	r3, [r7, #28]
 800199a:	2b08      	cmp	r3, #8
 800199c:	d104      	bne.n	80019a8 <HAL_ADC_PollForConversion+0x178>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	2208      	movs	r2, #8
 80019a4:	601a      	str	r2, [r3, #0]
 80019a6:	e008      	b.n	80019ba <HAL_ADC_PollForConversion+0x18a>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80019a8:	69bb      	ldr	r3, [r7, #24]
 80019aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d103      	bne.n	80019ba <HAL_ADC_PollForConversion+0x18a>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	220c      	movs	r2, #12
 80019b8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80019ba:	2300      	movs	r3, #0
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3720      	adds	r7, #32
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	50040300 	.word	0x50040300
 80019c8:	50040100 	.word	0x50040100
 80019cc:	50040000 	.word	0x50040000

080019d0 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b086      	sub	sp, #24
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80019d8:	4892      	ldr	r0, [pc, #584]	; (8001c24 <HAL_ADC_Start_IT+0x254>)
 80019da:	f7ff fc4f 	bl	800127c <LL_ADC_GetMultimode>
 80019de:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4618      	mov	r0, r3
 80019e6:	f7ff fcee 	bl	80013c6 <LL_ADC_REG_IsConversionOngoing>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	f040 8111 	bne.w	8001c14 <HAL_ADC_Start_IT+0x244>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80019f8:	2b01      	cmp	r3, #1
 80019fa:	d101      	bne.n	8001a00 <HAL_ADC_Start_IT+0x30>
 80019fc:	2302      	movs	r3, #2
 80019fe:	e10c      	b.n	8001c1a <HAL_ADC_Start_IT+0x24a>
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2201      	movs	r2, #1
 8001a04:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001a08:	6878      	ldr	r0, [r7, #4]
 8001a0a:	f000 feb1 	bl	8002770 <ADC_Enable>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001a12:	7dfb      	ldrb	r3, [r7, #23]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	f040 80f8 	bne.w	8001c0a <HAL_ADC_Start_IT+0x23a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a1e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001a22:	f023 0301 	bic.w	r3, r3, #1
 8001a26:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a7d      	ldr	r2, [pc, #500]	; (8001c28 <HAL_ADC_Start_IT+0x258>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d002      	beq.n	8001a3e <HAL_ADC_Start_IT+0x6e>
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	e000      	b.n	8001a40 <HAL_ADC_Start_IT+0x70>
 8001a3e:	4b7b      	ldr	r3, [pc, #492]	; (8001c2c <HAL_ADC_Start_IT+0x25c>)
 8001a40:	687a      	ldr	r2, [r7, #4]
 8001a42:	6812      	ldr	r2, [r2, #0]
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d002      	beq.n	8001a4e <HAL_ADC_Start_IT+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001a48:	693b      	ldr	r3, [r7, #16]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d105      	bne.n	8001a5a <HAL_ADC_Start_IT+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a52:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a5e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d006      	beq.n	8001a74 <HAL_ADC_Start_IT+0xa4>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a6a:	f023 0206 	bic.w	r2, r3, #6
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	659a      	str	r2, [r3, #88]	; 0x58
 8001a72:	e002      	b.n	8001a7a <HAL_ADC_Start_IT+0xaa>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2200      	movs	r2, #0
 8001a78:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	221c      	movs	r2, #28
 8001a80:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	2200      	movs	r2, #0
 8001a86:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	687a      	ldr	r2, [r7, #4]
 8001a90:	6812      	ldr	r2, [r2, #0]
 8001a92:	6852      	ldr	r2, [r2, #4]
 8001a94:	f022 021c 	bic.w	r2, r2, #28
 8001a98:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	695b      	ldr	r3, [r3, #20]
 8001a9e:	2b08      	cmp	r3, #8
 8001aa0:	d108      	bne.n	8001ab4 <HAL_ADC_Start_IT+0xe4>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	687a      	ldr	r2, [r7, #4]
 8001aa8:	6812      	ldr	r2, [r2, #0]
 8001aaa:	6852      	ldr	r2, [r2, #4]
 8001aac:	f042 0208 	orr.w	r2, r2, #8
 8001ab0:	605a      	str	r2, [r3, #4]
          break;
 8001ab2:	e008      	b.n	8001ac6 <HAL_ADC_Start_IT+0xf6>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	687a      	ldr	r2, [r7, #4]
 8001aba:	6812      	ldr	r2, [r2, #0]
 8001abc:	6852      	ldr	r2, [r2, #4]
 8001abe:	f042 0204 	orr.w	r2, r2, #4
 8001ac2:	605a      	str	r2, [r3, #4]
          break;
 8001ac4:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d107      	bne.n	8001ade <HAL_ADC_Start_IT+0x10e>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	687a      	ldr	r2, [r7, #4]
 8001ad4:	6812      	ldr	r2, [r2, #0]
 8001ad6:	6852      	ldr	r2, [r2, #4]
 8001ad8:	f042 0210 	orr.w	r2, r2, #16
 8001adc:	605a      	str	r2, [r3, #4]
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4a51      	ldr	r2, [pc, #324]	; (8001c28 <HAL_ADC_Start_IT+0x258>)
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d002      	beq.n	8001aee <HAL_ADC_Start_IT+0x11e>
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	e000      	b.n	8001af0 <HAL_ADC_Start_IT+0x120>
 8001aee:	4b4f      	ldr	r3, [pc, #316]	; (8001c2c <HAL_ADC_Start_IT+0x25c>)
 8001af0:	687a      	ldr	r2, [r7, #4]
 8001af2:	6812      	ldr	r2, [r2, #0]
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d008      	beq.n	8001b0a <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d005      	beq.n	8001b0a <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	2b05      	cmp	r3, #5
 8001b02:	d002      	beq.n	8001b0a <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001b04:	693b      	ldr	r3, [r7, #16]
 8001b06:	2b09      	cmp	r3, #9
 8001b08:	d13a      	bne.n	8001b80 <HAL_ADC_Start_IT+0x1b0>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	68db      	ldr	r3, [r3, #12]
 8001b10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d02d      	beq.n	8001b74 <HAL_ADC_Start_IT+0x1a4>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b1c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001b20:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	655a      	str	r2, [r3, #84]	; 0x54

          /* Enable as well injected interruptions in case
           HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
           allows to start regular and injected conversions when JAUTO is
           set with a single call to HAL_ADC_Start_IT() */
          switch (hadc->Init.EOCSelection)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	695b      	ldr	r3, [r3, #20]
 8001b2c:	2b08      	cmp	r3, #8
 8001b2e:	d110      	bne.n	8001b52 <HAL_ADC_Start_IT+0x182>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	687a      	ldr	r2, [r7, #4]
 8001b36:	6812      	ldr	r2, [r2, #0]
 8001b38:	6852      	ldr	r2, [r2, #4]
 8001b3a:	f022 0220 	bic.w	r2, r2, #32
 8001b3e:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	687a      	ldr	r2, [r7, #4]
 8001b46:	6812      	ldr	r2, [r2, #0]
 8001b48:	6852      	ldr	r2, [r2, #4]
 8001b4a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001b4e:	605a      	str	r2, [r3, #4]
              break;
 8001b50:	e010      	b.n	8001b74 <HAL_ADC_Start_IT+0x1a4>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	687a      	ldr	r2, [r7, #4]
 8001b58:	6812      	ldr	r2, [r2, #0]
 8001b5a:	6852      	ldr	r2, [r2, #4]
 8001b5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001b60:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	687a      	ldr	r2, [r7, #4]
 8001b68:	6812      	ldr	r2, [r2, #0]
 8001b6a:	6852      	ldr	r2, [r2, #4]
 8001b6c:	f042 0220 	orr.w	r2, r2, #32
 8001b70:	605a      	str	r2, [r3, #4]
              break;
 8001b72:	bf00      	nop
          }
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff fc10 	bl	800139e <LL_ADC_REG_StartConversion>
 8001b7e:	e04b      	b.n	8001c18 <HAL_ADC_Start_IT+0x248>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b84:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, Slave injected interruptions
           are enabled nevertheless (for same reason as above) */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a25      	ldr	r2, [pc, #148]	; (8001c28 <HAL_ADC_Start_IT+0x258>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d002      	beq.n	8001b9c <HAL_ADC_Start_IT+0x1cc>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	e000      	b.n	8001b9e <HAL_ADC_Start_IT+0x1ce>
 8001b9c:	4b23      	ldr	r3, [pc, #140]	; (8001c2c <HAL_ADC_Start_IT+0x25c>)
 8001b9e:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	68db      	ldr	r3, [r3, #12]
 8001ba4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d035      	beq.n	8001c18 <HAL_ADC_Start_IT+0x248>
        {
          /* First, update Slave State in setting HAL_ADC_STATE_INJ_BUSY bit
             and in resetting HAL_ADC_STATE_INJ_EOC bit */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bb0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001bb4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	655a      	str	r2, [r3, #84]	; 0x54
          /* Next, set Slave injected interruptions */
          switch (hadc->Init.EOCSelection)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	695b      	ldr	r3, [r3, #20]
 8001bc0:	2b08      	cmp	r3, #8
 8001bc2:	d110      	bne.n	8001be6 <HAL_ADC_Start_IT+0x216>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	687a      	ldr	r2, [r7, #4]
 8001bca:	6812      	ldr	r2, [r2, #0]
 8001bcc:	6852      	ldr	r2, [r2, #4]
 8001bce:	f022 0220 	bic.w	r2, r2, #32
 8001bd2:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	687a      	ldr	r2, [r7, #4]
 8001bda:	6812      	ldr	r2, [r2, #0]
 8001bdc:	6852      	ldr	r2, [r2, #4]
 8001bde:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001be2:	605a      	str	r2, [r3, #4]
              break;
 8001be4:	e018      	b.n	8001c18 <HAL_ADC_Start_IT+0x248>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	687a      	ldr	r2, [r7, #4]
 8001bec:	6812      	ldr	r2, [r2, #0]
 8001bee:	6852      	ldr	r2, [r2, #4]
 8001bf0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001bf4:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	687a      	ldr	r2, [r7, #4]
 8001bfc:	6812      	ldr	r2, [r2, #0]
 8001bfe:	6852      	ldr	r2, [r2, #4]
 8001c00:	f042 0220 	orr.w	r2, r2, #32
 8001c04:	605a      	str	r2, [r3, #4]
              break;
 8001c06:	bf00      	nop
 8001c08:	e006      	b.n	8001c18 <HAL_ADC_Start_IT+0x248>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8001c12:	e001      	b.n	8001c18 <HAL_ADC_Start_IT+0x248>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001c14:	2302      	movs	r3, #2
 8001c16:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001c18:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3718      	adds	r7, #24
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	50040300 	.word	0x50040300
 8001c28:	50040100 	.word	0x50040100
 8001c2c:	50040000 	.word	0x50040000

08001c30 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
	...

08001c4c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b08a      	sub	sp, #40	; 0x28
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001c54:	2300      	movs	r3, #0
 8001c56:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001c68:	4882      	ldr	r0, [pc, #520]	; (8001e74 <HAL_ADC_IRQHandler+0x228>)
 8001c6a:	f7ff fb07 	bl	800127c <LL_ADC_GetMultimode>
 8001c6e:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001c70:	69fb      	ldr	r3, [r7, #28]
 8001c72:	f003 0302 	and.w	r3, r3, #2
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d017      	beq.n	8001caa <HAL_ADC_IRQHandler+0x5e>
 8001c7a:	69bb      	ldr	r3, [r7, #24]
 8001c7c:	f003 0302 	and.w	r3, r3, #2
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d012      	beq.n	8001caa <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c88:	f003 0310 	and.w	r3, r3, #16
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d105      	bne.n	8001c9c <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c94:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001c9c:	6878      	ldr	r0, [r7, #4]
 8001c9e:	f000 fe0f 	bl	80028c0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	2202      	movs	r2, #2
 8001ca8:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	f003 0304 	and.w	r3, r3, #4
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d004      	beq.n	8001cbe <HAL_ADC_IRQHandler+0x72>
 8001cb4:	69bb      	ldr	r3, [r7, #24]
 8001cb6:	f003 0304 	and.w	r3, r3, #4
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d10a      	bne.n	8001cd4 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001cbe:	69fb      	ldr	r3, [r7, #28]
 8001cc0:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	f000 8083 	beq.w	8001dd0 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001cca:	69bb      	ldr	r3, [r7, #24]
 8001ccc:	f003 0308 	and.w	r3, r3, #8
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d07d      	beq.n	8001dd0 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cd8:	f003 0310 	and.w	r3, r3, #16
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d105      	bne.n	8001cec <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ce4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff fa27 	bl	8001144 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d062      	beq.n	8001dc2 <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a5d      	ldr	r2, [pc, #372]	; (8001e78 <HAL_ADC_IRQHandler+0x22c>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d002      	beq.n	8001d0c <HAL_ADC_IRQHandler+0xc0>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	e000      	b.n	8001d0e <HAL_ADC_IRQHandler+0xc2>
 8001d0c:	4b5b      	ldr	r3, [pc, #364]	; (8001e7c <HAL_ADC_IRQHandler+0x230>)
 8001d0e:	687a      	ldr	r2, [r7, #4]
 8001d10:	6812      	ldr	r2, [r2, #0]
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d008      	beq.n	8001d28 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d005      	beq.n	8001d28 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	2b05      	cmp	r3, #5
 8001d20:	d002      	beq.n	8001d28 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	2b09      	cmp	r3, #9
 8001d26:	d104      	bne.n	8001d32 <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	68db      	ldr	r3, [r3, #12]
 8001d2e:	623b      	str	r3, [r7, #32]
 8001d30:	e00c      	b.n	8001d4c <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4a50      	ldr	r2, [pc, #320]	; (8001e78 <HAL_ADC_IRQHandler+0x22c>)
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d002      	beq.n	8001d42 <HAL_ADC_IRQHandler+0xf6>
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	e000      	b.n	8001d44 <HAL_ADC_IRQHandler+0xf8>
 8001d42:	4b4e      	ldr	r3, [pc, #312]	; (8001e7c <HAL_ADC_IRQHandler+0x230>)
 8001d44:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	68db      	ldr	r3, [r3, #12]
 8001d4a:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8001d4c:	6a3b      	ldr	r3, [r7, #32]
 8001d4e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d135      	bne.n	8001dc2 <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f003 0308 	and.w	r3, r3, #8
 8001d60:	2b08      	cmp	r3, #8
 8001d62:	d12e      	bne.n	8001dc2 <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f7ff fb2c 	bl	80013c6 <LL_ADC_REG_IsConversionOngoing>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d11a      	bne.n	8001daa <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	687a      	ldr	r2, [r7, #4]
 8001d7a:	6812      	ldr	r2, [r2, #0]
 8001d7c:	6852      	ldr	r2, [r2, #4]
 8001d7e:	f022 020c 	bic.w	r2, r2, #12
 8001d82:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d88:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d94:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d112      	bne.n	8001dc2 <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001da0:	f043 0201 	orr.w	r2, r3, #1
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	655a      	str	r2, [r3, #84]	; 0x54
 8001da8:	e00b      	b.n	8001dc2 <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dae:	f043 0210 	orr.w	r2, r3, #16
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dba:	f043 0201 	orr.w	r2, r3, #1
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001dc2:	6878      	ldr	r0, [r7, #4]
 8001dc4:	f005 f9c0 	bl	8007148 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	220c      	movs	r2, #12
 8001dce:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001dd0:	69fb      	ldr	r3, [r7, #28]
 8001dd2:	f003 0320 	and.w	r3, r3, #32
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d004      	beq.n	8001de4 <HAL_ADC_IRQHandler+0x198>
 8001dda:	69bb      	ldr	r3, [r7, #24]
 8001ddc:	f003 0320 	and.w	r3, r3, #32
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d10b      	bne.n	8001dfc <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001de4:	69fb      	ldr	r3, [r7, #28]
 8001de6:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	f000 809f 	beq.w	8001f2e <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001df0:	69bb      	ldr	r3, [r7, #24]
 8001df2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	f000 8099 	beq.w	8001f2e <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e00:	f003 0310 	and.w	r3, r3, #16
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d105      	bne.n	8001e14 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e0c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7ff f9cf 	bl	80011bc <LL_ADC_INJ_IsTriggerSourceSWStart>
 8001e1e:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4618      	mov	r0, r3
 8001e26:	f7ff f98d 	bl	8001144 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001e2a:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a11      	ldr	r2, [pc, #68]	; (8001e78 <HAL_ADC_IRQHandler+0x22c>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d002      	beq.n	8001e3c <HAL_ADC_IRQHandler+0x1f0>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	e000      	b.n	8001e3e <HAL_ADC_IRQHandler+0x1f2>
 8001e3c:	4b0f      	ldr	r3, [pc, #60]	; (8001e7c <HAL_ADC_IRQHandler+0x230>)
 8001e3e:	687a      	ldr	r2, [r7, #4]
 8001e40:	6812      	ldr	r2, [r2, #0]
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d008      	beq.n	8001e58 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d005      	beq.n	8001e58 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	2b06      	cmp	r3, #6
 8001e50:	d002      	beq.n	8001e58 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8001e52:	697b      	ldr	r3, [r7, #20]
 8001e54:	2b07      	cmp	r3, #7
 8001e56:	d104      	bne.n	8001e62 <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	68db      	ldr	r3, [r3, #12]
 8001e5e:	623b      	str	r3, [r7, #32]
 8001e60:	e013      	b.n	8001e8a <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a04      	ldr	r2, [pc, #16]	; (8001e78 <HAL_ADC_IRQHandler+0x22c>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d009      	beq.n	8001e80 <HAL_ADC_IRQHandler+0x234>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	e007      	b.n	8001e82 <HAL_ADC_IRQHandler+0x236>
 8001e72:	bf00      	nop
 8001e74:	50040300 	.word	0x50040300
 8001e78:	50040100 	.word	0x50040100
 8001e7c:	50040000 	.word	0x50040000
 8001e80:	4b7d      	ldr	r3, [pc, #500]	; (8002078 <HAL_ADC_IRQHandler+0x42c>)
 8001e82:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d10c      	bne.n	8001eaa <HAL_ADC_IRQHandler+0x25e>
        ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8001e90:	6a3b      	ldr	r3, [r7, #32]
 8001e92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d142      	bne.n	8001f20 <HAL_ADC_IRQHandler+0x2d4>
        ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d03f      	beq.n	8001f20 <HAL_ADC_IRQHandler+0x2d4>
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
          (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL))))
 8001ea0:	6a3b      	ldr	r3, [r7, #32]
 8001ea2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d13a      	bne.n	8001f20 <HAL_ADC_IRQHandler+0x2d4>
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001eb4:	2b40      	cmp	r3, #64	; 0x40
 8001eb6:	d133      	bne.n	8001f20 <HAL_ADC_IRQHandler+0x2d4>
        /* when the last context has been fully processed, JSQR is reset      */
        /* by the hardware. Even if no injected conversion is planned to come */
        /* (queue empty, triggers are ignored), it can start again            */
        /* immediately after setting a new context (JADSTART is still set).   */
        /* Therefore, state of HAL ADC injected group is kept to busy.        */
        if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8001eb8:	6a3b      	ldr	r3, [r7, #32]
 8001eba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d12e      	bne.n	8001f20 <HAL_ADC_IRQHandler+0x2d4>
        {
          /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
          /* JADSTART==0 (no conversion on going)                             */
          if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f7ff fa90 	bl	80013ec <LL_ADC_INJ_IsConversionOngoing>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d11a      	bne.n	8001f08 <HAL_ADC_IRQHandler+0x2bc>
          {
            /* Disable ADC end of sequence conversion interrupt  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	687a      	ldr	r2, [r7, #4]
 8001ed8:	6812      	ldr	r2, [r2, #0]
 8001eda:	6852      	ldr	r2, [r2, #4]
 8001edc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001ee0:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ee6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ef2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d112      	bne.n	8001f20 <HAL_ADC_IRQHandler+0x2d4>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001efe:	f043 0201 	orr.w	r2, r3, #1
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	655a      	str	r2, [r3, #84]	; 0x54
 8001f06:	e00b      	b.n	8001f20 <HAL_ADC_IRQHandler+0x2d4>
            }
          }
          else
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f0c:	f043 0210 	orr.w	r2, r3, #16
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f18:	f043 0201 	orr.w	r2, r3, #1
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001f20:	6878      	ldr	r0, [r7, #4]
 8001f22:	f000 fca5 	bl	8002870 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	2260      	movs	r2, #96	; 0x60
 8001f2c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001f2e:	69fb      	ldr	r3, [r7, #28]
 8001f30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d011      	beq.n	8001f5c <HAL_ADC_IRQHandler+0x310>
 8001f38:	69bb      	ldr	r3, [r7, #24]
 8001f3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d00c      	beq.n	8001f5c <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f46:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001f4e:	6878      	ldr	r0, [r7, #4]
 8001f50:	f000 f896 	bl	8002080 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	2280      	movs	r2, #128	; 0x80
 8001f5a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001f5c:	69fb      	ldr	r3, [r7, #28]
 8001f5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d012      	beq.n	8001f8c <HAL_ADC_IRQHandler+0x340>
 8001f66:	69bb      	ldr	r3, [r7, #24]
 8001f68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d00d      	beq.n	8001f8c <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f74:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001f7c:	6878      	ldr	r0, [r7, #4]
 8001f7e:	f000 fc8b 	bl	8002898 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f8a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001f8c:	69fb      	ldr	r3, [r7, #28]
 8001f8e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d012      	beq.n	8001fbc <HAL_ADC_IRQHandler+0x370>
 8001f96:	69bb      	ldr	r3, [r7, #24]
 8001f98:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d00d      	beq.n	8001fbc <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fa4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001fac:	6878      	ldr	r0, [r7, #4]
 8001fae:	f000 fc7d 	bl	80028ac <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001fba:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001fbc:	69fb      	ldr	r3, [r7, #28]
 8001fbe:	f003 0310 	and.w	r3, r3, #16
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d036      	beq.n	8002034 <HAL_ADC_IRQHandler+0x3e8>
 8001fc6:	69bb      	ldr	r3, [r7, #24]
 8001fc8:	f003 0310 	and.w	r3, r3, #16
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d031      	beq.n	8002034 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d102      	bne.n	8001fde <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	627b      	str	r3, [r7, #36]	; 0x24
 8001fdc:	e014      	b.n	8002008 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d008      	beq.n	8001ff6 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001fe4:	4825      	ldr	r0, [pc, #148]	; (800207c <HAL_ADC_IRQHandler+0x430>)
 8001fe6:	f7ff f957 	bl	8001298 <LL_ADC_GetMultiDMATransfer>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d00b      	beq.n	8002008 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	627b      	str	r3, [r7, #36]	; 0x24
 8001ff4:	e008      	b.n	8002008 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	f003 0301 	and.w	r3, r3, #1
 8002000:	2b00      	cmp	r3, #0
 8002002:	d001      	beq.n	8002008 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8002004:	2301      	movs	r3, #1
 8002006:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800200a:	2b01      	cmp	r3, #1
 800200c:	d10e      	bne.n	800202c <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002012:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800201e:	f043 0202 	orr.w	r2, r3, #2
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	f000 f834 	bl	8002094 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	2210      	movs	r2, #16
 8002032:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002034:	69fb      	ldr	r3, [r7, #28]
 8002036:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800203a:	2b00      	cmp	r3, #0
 800203c:	d018      	beq.n	8002070 <HAL_ADC_IRQHandler+0x424>
 800203e:	69bb      	ldr	r3, [r7, #24]
 8002040:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002044:	2b00      	cmp	r3, #0
 8002046:	d013      	beq.n	8002070 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800204c:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002058:	f043 0208 	orr.w	r2, r3, #8
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002068:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f000 fc0a 	bl	8002884 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002070:	bf00      	nop
 8002072:	3728      	adds	r7, #40	; 0x28
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}
 8002078:	50040000 	.word	0x50040000
 800207c:	50040300 	.word	0x50040300

08002080 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002088:	bf00      	nop
 800208a:	370c      	adds	r7, #12
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800209c:	bf00      	nop
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b0a6      	sub	sp, #152	; 0x98
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020b2:	2300      	movs	r3, #0
 80020b4:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80020b8:	2300      	movs	r3, #0
 80020ba:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d101      	bne.n	80020ca <HAL_ADC_ConfigChannel+0x22>
 80020c6:	2302      	movs	r3, #2
 80020c8:	e348      	b.n	800275c <HAL_ADC_ConfigChannel+0x6b4>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2201      	movs	r2, #1
 80020ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4618      	mov	r0, r3
 80020d8:	f7ff f975 	bl	80013c6 <LL_ADC_REG_IsConversionOngoing>
 80020dc:	4603      	mov	r3, r0
 80020de:	2b00      	cmp	r3, #0
 80020e0:	f040 8329 	bne.w	8002736 <HAL_ADC_ConfigChannel+0x68e>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	2b05      	cmp	r3, #5
 80020ea:	d824      	bhi.n	8002136 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	3b02      	subs	r3, #2
 80020f2:	2b03      	cmp	r3, #3
 80020f4:	d81b      	bhi.n	800212e <HAL_ADC_ConfigChannel+0x86>
 80020f6:	a201      	add	r2, pc, #4	; (adr r2, 80020fc <HAL_ADC_ConfigChannel+0x54>)
 80020f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020fc:	0800210d 	.word	0x0800210d
 8002100:	08002115 	.word	0x08002115
 8002104:	0800211d 	.word	0x0800211d
 8002108:	08002125 	.word	0x08002125
      {
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	220c      	movs	r2, #12
 8002110:	605a      	str	r2, [r3, #4]
 8002112:	e010      	b.n	8002136 <HAL_ADC_ConfigChannel+0x8e>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	2212      	movs	r2, #18
 8002118:	605a      	str	r2, [r3, #4]
 800211a:	e00c      	b.n	8002136 <HAL_ADC_ConfigChannel+0x8e>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	2218      	movs	r2, #24
 8002120:	605a      	str	r2, [r3, #4]
 8002122:	e008      	b.n	8002136 <HAL_ADC_ConfigChannel+0x8e>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	f44f 7280 	mov.w	r2, #256	; 0x100
 800212a:	605a      	str	r2, [r3, #4]
 800212c:	e003      	b.n	8002136 <HAL_ADC_ConfigChannel+0x8e>
        /* case 1U */
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	2206      	movs	r2, #6
 8002132:	605a      	str	r2, [r3, #4]
 8002134:	bf00      	nop
      }
    }
    #endif
    
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6818      	ldr	r0, [r3, #0]
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	6859      	ldr	r1, [r3, #4]
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	461a      	mov	r2, r3
 8002144:	f7ff f811 	bl	800116a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4618      	mov	r0, r3
 800214e:	f7ff f93a 	bl	80013c6 <LL_ADC_REG_IsConversionOngoing>
 8002152:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4618      	mov	r0, r3
 800215c:	f7ff f946 	bl	80013ec <LL_ADC_INJ_IsConversionOngoing>
 8002160:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002164:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002168:	2b00      	cmp	r3, #0
 800216a:	f040 8148 	bne.w	80023fe <HAL_ADC_ConfigChannel+0x356>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800216e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002172:	2b00      	cmp	r3, #0
 8002174:	f040 8143 	bne.w	80023fe <HAL_ADC_ConfigChannel+0x356>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6818      	ldr	r0, [r3, #0]
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	6819      	ldr	r1, [r3, #0]
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	461a      	mov	r2, r3
 8002186:	f7ff f82c 	bl	80011e2 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	695a      	ldr	r2, [r3, #20]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	68db      	ldr	r3, [r3, #12]
 8002194:	08db      	lsrs	r3, r3, #3
 8002196:	f003 0303 	and.w	r3, r3, #3
 800219a:	005b      	lsls	r3, r3, #1
 800219c:	fa02 f303 	lsl.w	r3, r2, r3
 80021a0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	691b      	ldr	r3, [r3, #16]
 80021a8:	2b04      	cmp	r3, #4
 80021aa:	d00a      	beq.n	80021c2 <HAL_ADC_ConfigChannel+0x11a>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6818      	ldr	r0, [r3, #0]
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	6919      	ldr	r1, [r3, #16]
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80021bc:	f7fe ff74 	bl	80010a8 <LL_ADC_SetOffset>
 80021c0:	e11d      	b.n	80023fe <HAL_ADC_ConfigChannel+0x356>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	2100      	movs	r1, #0
 80021c8:	4618      	mov	r0, r3
 80021ca:	f7fe ff8f 	bl	80010ec <LL_ADC_GetOffsetChannel>
 80021ce:	4603      	mov	r3, r0
 80021d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d10a      	bne.n	80021ee <HAL_ADC_ConfigChannel+0x146>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	2100      	movs	r1, #0
 80021de:	4618      	mov	r0, r3
 80021e0:	f7fe ff84 	bl	80010ec <LL_ADC_GetOffsetChannel>
 80021e4:	4603      	mov	r3, r0
 80021e6:	0e9b      	lsrs	r3, r3, #26
 80021e8:	f003 021f 	and.w	r2, r3, #31
 80021ec:	e012      	b.n	8002214 <HAL_ADC_ConfigChannel+0x16c>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	2100      	movs	r1, #0
 80021f4:	4618      	mov	r0, r3
 80021f6:	f7fe ff79 	bl	80010ec <LL_ADC_GetOffsetChannel>
 80021fa:	4603      	mov	r3, r0
 80021fc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002200:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002204:	fa93 f3a3 	rbit	r3, r3
 8002208:	67fb      	str	r3, [r7, #124]	; 0x7c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800220a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800220c:	fab3 f383 	clz	r3, r3
 8002210:	b2db      	uxtb	r3, r3
 8002212:	461a      	mov	r2, r3
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800221c:	2b00      	cmp	r3, #0
 800221e:	d105      	bne.n	800222c <HAL_ADC_ConfigChannel+0x184>
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	0e9b      	lsrs	r3, r3, #26
 8002226:	f003 031f 	and.w	r3, r3, #31
 800222a:	e00a      	b.n	8002242 <HAL_ADC_ConfigChannel+0x19a>
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002232:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002234:	fa93 f3a3 	rbit	r3, r3
 8002238:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 800223a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800223c:	fab3 f383 	clz	r3, r3
 8002240:	b2db      	uxtb	r3, r3
 8002242:	429a      	cmp	r2, r3
 8002244:	d106      	bne.n	8002254 <HAL_ADC_ConfigChannel+0x1ac>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	2200      	movs	r2, #0
 800224c:	2100      	movs	r1, #0
 800224e:	4618      	mov	r0, r3
 8002250:	f7fe ff60 	bl	8001114 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	2101      	movs	r1, #1
 800225a:	4618      	mov	r0, r3
 800225c:	f7fe ff46 	bl	80010ec <LL_ADC_GetOffsetChannel>
 8002260:	4603      	mov	r3, r0
 8002262:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002266:	2b00      	cmp	r3, #0
 8002268:	d10a      	bne.n	8002280 <HAL_ADC_ConfigChannel+0x1d8>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	2101      	movs	r1, #1
 8002270:	4618      	mov	r0, r3
 8002272:	f7fe ff3b 	bl	80010ec <LL_ADC_GetOffsetChannel>
 8002276:	4603      	mov	r3, r0
 8002278:	0e9b      	lsrs	r3, r3, #26
 800227a:	f003 021f 	and.w	r2, r3, #31
 800227e:	e010      	b.n	80022a2 <HAL_ADC_ConfigChannel+0x1fa>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	2101      	movs	r1, #1
 8002286:	4618      	mov	r0, r3
 8002288:	f7fe ff30 	bl	80010ec <LL_ADC_GetOffsetChannel>
 800228c:	4603      	mov	r3, r0
 800228e:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002290:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002292:	fa93 f3a3 	rbit	r3, r3
 8002296:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002298:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800229a:	fab3 f383 	clz	r3, r3
 800229e:	b2db      	uxtb	r3, r3
 80022a0:	461a      	mov	r2, r3
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d105      	bne.n	80022ba <HAL_ADC_ConfigChannel+0x212>
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	0e9b      	lsrs	r3, r3, #26
 80022b4:	f003 031f 	and.w	r3, r3, #31
 80022b8:	e00a      	b.n	80022d0 <HAL_ADC_ConfigChannel+0x228>
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022c0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80022c2:	fa93 f3a3 	rbit	r3, r3
 80022c6:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80022c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80022ca:	fab3 f383 	clz	r3, r3
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d106      	bne.n	80022e2 <HAL_ADC_ConfigChannel+0x23a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	2200      	movs	r2, #0
 80022da:	2101      	movs	r1, #1
 80022dc:	4618      	mov	r0, r3
 80022de:	f7fe ff19 	bl	8001114 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	2102      	movs	r1, #2
 80022e8:	4618      	mov	r0, r3
 80022ea:	f7fe feff 	bl	80010ec <LL_ADC_GetOffsetChannel>
 80022ee:	4603      	mov	r3, r0
 80022f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d10a      	bne.n	800230e <HAL_ADC_ConfigChannel+0x266>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	2102      	movs	r1, #2
 80022fe:	4618      	mov	r0, r3
 8002300:	f7fe fef4 	bl	80010ec <LL_ADC_GetOffsetChannel>
 8002304:	4603      	mov	r3, r0
 8002306:	0e9b      	lsrs	r3, r3, #26
 8002308:	f003 021f 	and.w	r2, r3, #31
 800230c:	e010      	b.n	8002330 <HAL_ADC_ConfigChannel+0x288>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	2102      	movs	r1, #2
 8002314:	4618      	mov	r0, r3
 8002316:	f7fe fee9 	bl	80010ec <LL_ADC_GetOffsetChannel>
 800231a:	4603      	mov	r3, r0
 800231c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800231e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002320:	fa93 f3a3 	rbit	r3, r3
 8002324:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8002326:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002328:	fab3 f383 	clz	r3, r3
 800232c:	b2db      	uxtb	r3, r3
 800232e:	461a      	mov	r2, r3
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002338:	2b00      	cmp	r3, #0
 800233a:	d105      	bne.n	8002348 <HAL_ADC_ConfigChannel+0x2a0>
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	0e9b      	lsrs	r3, r3, #26
 8002342:	f003 031f 	and.w	r3, r3, #31
 8002346:	e00a      	b.n	800235e <HAL_ADC_ConfigChannel+0x2b6>
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800234e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002350:	fa93 f3a3 	rbit	r3, r3
 8002354:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8002356:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002358:	fab3 f383 	clz	r3, r3
 800235c:	b2db      	uxtb	r3, r3
 800235e:	429a      	cmp	r2, r3
 8002360:	d106      	bne.n	8002370 <HAL_ADC_ConfigChannel+0x2c8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	2200      	movs	r2, #0
 8002368:	2102      	movs	r1, #2
 800236a:	4618      	mov	r0, r3
 800236c:	f7fe fed2 	bl	8001114 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	2103      	movs	r1, #3
 8002376:	4618      	mov	r0, r3
 8002378:	f7fe feb8 	bl	80010ec <LL_ADC_GetOffsetChannel>
 800237c:	4603      	mov	r3, r0
 800237e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002382:	2b00      	cmp	r3, #0
 8002384:	d10a      	bne.n	800239c <HAL_ADC_ConfigChannel+0x2f4>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	2103      	movs	r1, #3
 800238c:	4618      	mov	r0, r3
 800238e:	f7fe fead 	bl	80010ec <LL_ADC_GetOffsetChannel>
 8002392:	4603      	mov	r3, r0
 8002394:	0e9b      	lsrs	r3, r3, #26
 8002396:	f003 021f 	and.w	r2, r3, #31
 800239a:	e010      	b.n	80023be <HAL_ADC_ConfigChannel+0x316>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	2103      	movs	r1, #3
 80023a2:	4618      	mov	r0, r3
 80023a4:	f7fe fea2 	bl	80010ec <LL_ADC_GetOffsetChannel>
 80023a8:	4603      	mov	r3, r0
 80023aa:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80023ae:	fa93 f3a3 	rbit	r3, r3
 80023b2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80023b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023b6:	fab3 f383 	clz	r3, r3
 80023ba:	b2db      	uxtb	r3, r3
 80023bc:	461a      	mov	r2, r3
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d105      	bne.n	80023d6 <HAL_ADC_ConfigChannel+0x32e>
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	0e9b      	lsrs	r3, r3, #26
 80023d0:	f003 031f 	and.w	r3, r3, #31
 80023d4:	e00a      	b.n	80023ec <HAL_ADC_ConfigChannel+0x344>
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80023de:	fa93 f3a3 	rbit	r3, r3
 80023e2:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 80023e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80023e6:	fab3 f383 	clz	r3, r3
 80023ea:	b2db      	uxtb	r3, r3
 80023ec:	429a      	cmp	r2, r3
 80023ee:	d106      	bne.n	80023fe <HAL_ADC_ConfigChannel+0x356>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	2200      	movs	r2, #0
 80023f6:	2103      	movs	r1, #3
 80023f8:	4618      	mov	r0, r3
 80023fa:	f7fe fe8b 	bl	8001114 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4618      	mov	r0, r3
 8002404:	f7fe ffb8 	bl	8001378 <LL_ADC_IsEnabled>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	f040 810c 	bne.w	8002628 <HAL_ADC_ConfigChannel+0x580>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6818      	ldr	r0, [r3, #0]
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	6819      	ldr	r1, [r3, #0]
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	461a      	mov	r2, r3
 800241e:	f7fe ff09 	bl	8001234 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	68db      	ldr	r3, [r3, #12]
 8002426:	4aae      	ldr	r2, [pc, #696]	; (80026e0 <HAL_ADC_ConfigChannel+0x638>)
 8002428:	4293      	cmp	r3, r2
 800242a:	f040 80fd 	bne.w	8002628 <HAL_ADC_ConfigChannel+0x580>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800243a:	2b00      	cmp	r3, #0
 800243c:	d10b      	bne.n	8002456 <HAL_ADC_ConfigChannel+0x3ae>
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	0e9b      	lsrs	r3, r3, #26
 8002444:	3301      	adds	r3, #1
 8002446:	f003 031f 	and.w	r3, r3, #31
 800244a:	2b09      	cmp	r3, #9
 800244c:	bf94      	ite	ls
 800244e:	2301      	movls	r3, #1
 8002450:	2300      	movhi	r3, #0
 8002452:	b2db      	uxtb	r3, r3
 8002454:	e012      	b.n	800247c <HAL_ADC_ConfigChannel+0x3d4>
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800245c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800245e:	fa93 f3a3 	rbit	r3, r3
 8002462:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8002464:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002466:	fab3 f383 	clz	r3, r3
 800246a:	b2db      	uxtb	r3, r3
 800246c:	3301      	adds	r3, #1
 800246e:	f003 031f 	and.w	r3, r3, #31
 8002472:	2b09      	cmp	r3, #9
 8002474:	bf94      	ite	ls
 8002476:	2301      	movls	r3, #1
 8002478:	2300      	movhi	r3, #0
 800247a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800247c:	2b00      	cmp	r3, #0
 800247e:	d064      	beq.n	800254a <HAL_ADC_ConfigChannel+0x4a2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002488:	2b00      	cmp	r3, #0
 800248a:	d107      	bne.n	800249c <HAL_ADC_ConfigChannel+0x3f4>
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	0e9b      	lsrs	r3, r3, #26
 8002492:	3301      	adds	r3, #1
 8002494:	069b      	lsls	r3, r3, #26
 8002496:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800249a:	e00e      	b.n	80024ba <HAL_ADC_ConfigChannel+0x412>
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024a4:	fa93 f3a3 	rbit	r3, r3
 80024a8:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80024aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024ac:	fab3 f383 	clz	r3, r3
 80024b0:	b2db      	uxtb	r3, r3
 80024b2:	3301      	adds	r3, #1
 80024b4:	069b      	lsls	r3, r3, #26
 80024b6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d109      	bne.n	80024da <HAL_ADC_ConfigChannel+0x432>
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	0e9b      	lsrs	r3, r3, #26
 80024cc:	3301      	adds	r3, #1
 80024ce:	f003 031f 	and.w	r3, r3, #31
 80024d2:	2101      	movs	r1, #1
 80024d4:	fa01 f303 	lsl.w	r3, r1, r3
 80024d8:	e010      	b.n	80024fc <HAL_ADC_ConfigChannel+0x454>
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024e2:	fa93 f3a3 	rbit	r3, r3
 80024e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80024e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024ea:	fab3 f383 	clz	r3, r3
 80024ee:	b2db      	uxtb	r3, r3
 80024f0:	3301      	adds	r3, #1
 80024f2:	f003 031f 	and.w	r3, r3, #31
 80024f6:	2101      	movs	r1, #1
 80024f8:	fa01 f303 	lsl.w	r3, r1, r3
 80024fc:	ea42 0103 	orr.w	r1, r2, r3
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002508:	2b00      	cmp	r3, #0
 800250a:	d10a      	bne.n	8002522 <HAL_ADC_ConfigChannel+0x47a>
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	0e9b      	lsrs	r3, r3, #26
 8002512:	3301      	adds	r3, #1
 8002514:	f003 021f 	and.w	r2, r3, #31
 8002518:	4613      	mov	r3, r2
 800251a:	005b      	lsls	r3, r3, #1
 800251c:	4413      	add	r3, r2
 800251e:	051b      	lsls	r3, r3, #20
 8002520:	e011      	b.n	8002546 <HAL_ADC_ConfigChannel+0x49e>
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002528:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800252a:	fa93 f3a3 	rbit	r3, r3
 800252e:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8002530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002532:	fab3 f383 	clz	r3, r3
 8002536:	b2db      	uxtb	r3, r3
 8002538:	3301      	adds	r3, #1
 800253a:	f003 021f 	and.w	r2, r3, #31
 800253e:	4613      	mov	r3, r2
 8002540:	005b      	lsls	r3, r3, #1
 8002542:	4413      	add	r3, r2
 8002544:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002546:	430b      	orrs	r3, r1
 8002548:	e069      	b.n	800261e <HAL_ADC_ConfigChannel+0x576>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002552:	2b00      	cmp	r3, #0
 8002554:	d107      	bne.n	8002566 <HAL_ADC_ConfigChannel+0x4be>
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	0e9b      	lsrs	r3, r3, #26
 800255c:	3301      	adds	r3, #1
 800255e:	069b      	lsls	r3, r3, #26
 8002560:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002564:	e00e      	b.n	8002584 <HAL_ADC_ConfigChannel+0x4dc>
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800256c:	6a3b      	ldr	r3, [r7, #32]
 800256e:	fa93 f3a3 	rbit	r3, r3
 8002572:	61fb      	str	r3, [r7, #28]
  return result;
 8002574:	69fb      	ldr	r3, [r7, #28]
 8002576:	fab3 f383 	clz	r3, r3
 800257a:	b2db      	uxtb	r3, r3
 800257c:	3301      	adds	r3, #1
 800257e:	069b      	lsls	r3, r3, #26
 8002580:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800258c:	2b00      	cmp	r3, #0
 800258e:	d109      	bne.n	80025a4 <HAL_ADC_ConfigChannel+0x4fc>
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	0e9b      	lsrs	r3, r3, #26
 8002596:	3301      	adds	r3, #1
 8002598:	f003 031f 	and.w	r3, r3, #31
 800259c:	2101      	movs	r1, #1
 800259e:	fa01 f303 	lsl.w	r3, r1, r3
 80025a2:	e010      	b.n	80025c6 <HAL_ADC_ConfigChannel+0x51e>
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025aa:	69bb      	ldr	r3, [r7, #24]
 80025ac:	fa93 f3a3 	rbit	r3, r3
 80025b0:	617b      	str	r3, [r7, #20]
  return result;
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	fab3 f383 	clz	r3, r3
 80025b8:	b2db      	uxtb	r3, r3
 80025ba:	3301      	adds	r3, #1
 80025bc:	f003 031f 	and.w	r3, r3, #31
 80025c0:	2101      	movs	r1, #1
 80025c2:	fa01 f303 	lsl.w	r3, r1, r3
 80025c6:	ea42 0103 	orr.w	r1, r2, r3
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d10d      	bne.n	80025f2 <HAL_ADC_ConfigChannel+0x54a>
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	0e9b      	lsrs	r3, r3, #26
 80025dc:	3301      	adds	r3, #1
 80025de:	f003 021f 	and.w	r2, r3, #31
 80025e2:	4613      	mov	r3, r2
 80025e4:	005b      	lsls	r3, r3, #1
 80025e6:	4413      	add	r3, r2
 80025e8:	3b1e      	subs	r3, #30
 80025ea:	051b      	lsls	r3, r3, #20
 80025ec:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80025f0:	e014      	b.n	800261c <HAL_ADC_ConfigChannel+0x574>
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	fa93 f3a3 	rbit	r3, r3
 80025fe:	60fb      	str	r3, [r7, #12]
  return result;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	fab3 f383 	clz	r3, r3
 8002606:	b2db      	uxtb	r3, r3
 8002608:	3301      	adds	r3, #1
 800260a:	f003 021f 	and.w	r2, r3, #31
 800260e:	4613      	mov	r3, r2
 8002610:	005b      	lsls	r3, r3, #1
 8002612:	4413      	add	r3, r2
 8002614:	3b1e      	subs	r3, #30
 8002616:	051b      	lsls	r3, r3, #20
 8002618:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800261c:	430b      	orrs	r3, r1
 800261e:	683a      	ldr	r2, [r7, #0]
 8002620:	6892      	ldr	r2, [r2, #8]
 8002622:	4619      	mov	r1, r3
 8002624:	f7fe fddd 	bl	80011e2 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	4b2d      	ldr	r3, [pc, #180]	; (80026e4 <HAL_ADC_ConfigChannel+0x63c>)
 800262e:	4013      	ands	r3, r2
 8002630:	2b00      	cmp	r3, #0
 8002632:	f000 808d 	beq.w	8002750 <HAL_ADC_ConfigChannel+0x6a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002636:	482c      	ldr	r0, [pc, #176]	; (80026e8 <HAL_ADC_ConfigChannel+0x640>)
 8002638:	f7fe fd28 	bl	800108c <LL_ADC_GetCommonPathInternalCh>
 800263c:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a29      	ldr	r2, [pc, #164]	; (80026ec <HAL_ADC_ConfigChannel+0x644>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d12b      	bne.n	80026a2 <HAL_ADC_ConfigChannel+0x5fa>
 800264a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800264e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002652:	2b00      	cmp	r3, #0
 8002654:	d125      	bne.n	80026a2 <HAL_ADC_ConfigChannel+0x5fa>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a25      	ldr	r2, [pc, #148]	; (80026f0 <HAL_ADC_ConfigChannel+0x648>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d004      	beq.n	800266a <HAL_ADC_ConfigChannel+0x5c2>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a23      	ldr	r2, [pc, #140]	; (80026f4 <HAL_ADC_ConfigChannel+0x64c>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d16f      	bne.n	800274a <HAL_ADC_ConfigChannel+0x6a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800266a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800266e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002672:	4619      	mov	r1, r3
 8002674:	481c      	ldr	r0, [pc, #112]	; (80026e8 <HAL_ADC_ConfigChannel+0x640>)
 8002676:	f7fe fcf6 	bl	8001066 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800267a:	4b1f      	ldr	r3, [pc, #124]	; (80026f8 <HAL_ADC_ConfigChannel+0x650>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	099b      	lsrs	r3, r3, #6
 8002680:	4a1e      	ldr	r2, [pc, #120]	; (80026fc <HAL_ADC_ConfigChannel+0x654>)
 8002682:	fba2 2303 	umull	r2, r3, r2, r3
 8002686:	099a      	lsrs	r2, r3, #6
 8002688:	4613      	mov	r3, r2
 800268a:	005b      	lsls	r3, r3, #1
 800268c:	4413      	add	r3, r2
 800268e:	009b      	lsls	r3, r3, #2
 8002690:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002692:	e002      	b.n	800269a <HAL_ADC_ConfigChannel+0x5f2>
          {
            wait_loop_index--;
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	3b01      	subs	r3, #1
 8002698:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d1f9      	bne.n	8002694 <HAL_ADC_ConfigChannel+0x5ec>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80026a0:	e053      	b.n	800274a <HAL_ADC_ConfigChannel+0x6a2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a16      	ldr	r2, [pc, #88]	; (8002700 <HAL_ADC_ConfigChannel+0x658>)
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d12b      	bne.n	8002704 <HAL_ADC_ConfigChannel+0x65c>
 80026ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80026b0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d125      	bne.n	8002704 <HAL_ADC_ConfigChannel+0x65c>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a0c      	ldr	r2, [pc, #48]	; (80026f0 <HAL_ADC_ConfigChannel+0x648>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d004      	beq.n	80026cc <HAL_ADC_ConfigChannel+0x624>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a0b      	ldr	r2, [pc, #44]	; (80026f4 <HAL_ADC_ConfigChannel+0x64c>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d140      	bne.n	800274e <HAL_ADC_ConfigChannel+0x6a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80026cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80026d0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026d4:	4619      	mov	r1, r3
 80026d6:	4804      	ldr	r0, [pc, #16]	; (80026e8 <HAL_ADC_ConfigChannel+0x640>)
 80026d8:	f7fe fcc5 	bl	8001066 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80026dc:	e037      	b.n	800274e <HAL_ADC_ConfigChannel+0x6a6>
 80026de:	bf00      	nop
 80026e0:	407f0000 	.word	0x407f0000
 80026e4:	80080000 	.word	0x80080000
 80026e8:	50040300 	.word	0x50040300
 80026ec:	c7520000 	.word	0xc7520000
 80026f0:	50040000 	.word	0x50040000
 80026f4:	50040200 	.word	0x50040200
 80026f8:	20000028 	.word	0x20000028
 80026fc:	053e2d63 	.word	0x053e2d63
 8002700:	cb840000 	.word	0xcb840000
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a16      	ldr	r2, [pc, #88]	; (8002764 <HAL_ADC_ConfigChannel+0x6bc>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d120      	bne.n	8002750 <HAL_ADC_ConfigChannel+0x6a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800270e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002712:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002716:	2b00      	cmp	r3, #0
 8002718:	d11a      	bne.n	8002750 <HAL_ADC_ConfigChannel+0x6a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a12      	ldr	r2, [pc, #72]	; (8002768 <HAL_ADC_ConfigChannel+0x6c0>)
 8002720:	4293      	cmp	r3, r2
 8002722:	d115      	bne.n	8002750 <HAL_ADC_ConfigChannel+0x6a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002724:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002728:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800272c:	4619      	mov	r1, r3
 800272e:	480f      	ldr	r0, [pc, #60]	; (800276c <HAL_ADC_ConfigChannel+0x6c4>)
 8002730:	f7fe fc99 	bl	8001066 <LL_ADC_SetCommonPathInternalCh>
 8002734:	e00c      	b.n	8002750 <HAL_ADC_ConfigChannel+0x6a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800273a:	f043 0220 	orr.w	r2, r3, #32
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8002748:	e002      	b.n	8002750 <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800274a:	bf00      	nop
 800274c:	e000      	b.n	8002750 <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800274e:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2200      	movs	r2, #0
 8002754:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002758:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 800275c:	4618      	mov	r0, r3
 800275e:	3798      	adds	r7, #152	; 0x98
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}
 8002764:	80000001 	.word	0x80000001
 8002768:	50040000 	.word	0x50040000
 800276c:	50040300 	.word	0x50040300

08002770 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4618      	mov	r0, r3
 800277e:	f7fe fdfb 	bl	8001378 <LL_ADC_IsEnabled>
 8002782:	4603      	mov	r3, r0
 8002784:	2b00      	cmp	r3, #0
 8002786:	d146      	bne.n	8002816 <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	689a      	ldr	r2, [r3, #8]
 800278e:	4b24      	ldr	r3, [pc, #144]	; (8002820 <ADC_Enable+0xb0>)
 8002790:	4013      	ands	r3, r2
 8002792:	2b00      	cmp	r3, #0
 8002794:	d00d      	beq.n	80027b2 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800279a:	f043 0210 	orr.w	r2, r3, #16
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027a6:	f043 0201 	orr.w	r2, r3, #1
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80027ae:	2301      	movs	r3, #1
 80027b0:	e032      	b.n	8002818 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4618      	mov	r0, r3
 80027b8:	f7fe fdca 	bl	8001350 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80027bc:	f7fe fc34 	bl	8001028 <HAL_GetTick>
 80027c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80027c2:	e021      	b.n	8002808 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4618      	mov	r0, r3
 80027ca:	f7fe fdd5 	bl	8001378 <LL_ADC_IsEnabled>
 80027ce:	4603      	mov	r3, r0
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d104      	bne.n	80027de <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4618      	mov	r0, r3
 80027da:	f7fe fdb9 	bl	8001350 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80027de:	f7fe fc23 	bl	8001028 <HAL_GetTick>
 80027e2:	4602      	mov	r2, r0
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	1ad3      	subs	r3, r2, r3
 80027e8:	2b02      	cmp	r3, #2
 80027ea:	d90d      	bls.n	8002808 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027f0:	f043 0210 	orr.w	r2, r3, #16
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027fc:	f043 0201 	orr.w	r2, r3, #1
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	e007      	b.n	8002818 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f003 0301 	and.w	r3, r3, #1
 8002812:	2b01      	cmp	r3, #1
 8002814:	d1d6      	bne.n	80027c4 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002816:	2300      	movs	r3, #0
}
 8002818:	4618      	mov	r0, r3
 800281a:	3710      	adds	r7, #16
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}
 8002820:	8000003f 	.word	0x8000003f

08002824 <LL_ADC_IsEnabled>:
{
 8002824:	b480      	push	{r7}
 8002826:	b083      	sub	sp, #12
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	f003 0301 	and.w	r3, r3, #1
 8002834:	2b01      	cmp	r3, #1
 8002836:	d101      	bne.n	800283c <LL_ADC_IsEnabled+0x18>
 8002838:	2301      	movs	r3, #1
 800283a:	e000      	b.n	800283e <LL_ADC_IsEnabled+0x1a>
 800283c:	2300      	movs	r3, #0
}
 800283e:	4618      	mov	r0, r3
 8002840:	370c      	adds	r7, #12
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr

0800284a <LL_ADC_REG_IsConversionOngoing>:
{
 800284a:	b480      	push	{r7}
 800284c:	b083      	sub	sp, #12
 800284e:	af00      	add	r7, sp, #0
 8002850:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	f003 0304 	and.w	r3, r3, #4
 800285a:	2b04      	cmp	r3, #4
 800285c:	d101      	bne.n	8002862 <LL_ADC_REG_IsConversionOngoing+0x18>
 800285e:	2301      	movs	r3, #1
 8002860:	e000      	b.n	8002864 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002862:	2300      	movs	r3, #0
}
 8002864:	4618      	mov	r0, r3
 8002866:	370c      	adds	r7, #12
 8002868:	46bd      	mov	sp, r7
 800286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286e:	4770      	bx	lr

08002870 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002870:	b480      	push	{r7}
 8002872:	b083      	sub	sp, #12
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002878:	bf00      	nop
 800287a:	370c      	adds	r7, #12
 800287c:	46bd      	mov	sp, r7
 800287e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002882:	4770      	bx	lr

08002884 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002884:	b480      	push	{r7}
 8002886:	b083      	sub	sp, #12
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800288c:	bf00      	nop
 800288e:	370c      	adds	r7, #12
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr

08002898 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80028a0:	bf00      	nop
 80028a2:	370c      	adds	r7, #12
 80028a4:	46bd      	mov	sp, r7
 80028a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028aa:	4770      	bx	lr

080028ac <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b083      	sub	sp, #12
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80028b4:	bf00      	nop
 80028b6:	370c      	adds	r7, #12
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr

080028c0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80028c8:	bf00      	nop
 80028ca:	370c      	adds	r7, #12
 80028cc:	46bd      	mov	sp, r7
 80028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d2:	4770      	bx	lr

080028d4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80028d4:	b590      	push	{r4, r7, lr}
 80028d6:	b09f      	sub	sp, #124	; 0x7c
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
 80028dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028de:	2300      	movs	r3, #0
 80028e0:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80028ea:	2b01      	cmp	r3, #1
 80028ec:	d101      	bne.n	80028f2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80028ee:	2302      	movs	r3, #2
 80028f0:	e08f      	b.n	8002a12 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2201      	movs	r2, #1
 80028f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4a47      	ldr	r2, [pc, #284]	; (8002a1c <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d102      	bne.n	800290a <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8002904:	4b46      	ldr	r3, [pc, #280]	; (8002a20 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8002906:	60bb      	str	r3, [r7, #8]
 8002908:	e001      	b.n	800290e <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 800290a:	2300      	movs	r3, #0
 800290c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800290e:	68bb      	ldr	r3, [r7, #8]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d10b      	bne.n	800292c <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002918:	f043 0220 	orr.w	r2, r3, #32
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2200      	movs	r2, #0
 8002924:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e072      	b.n	8002a12 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	4618      	mov	r0, r3
 8002930:	f7ff ff8b 	bl	800284a <LL_ADC_REG_IsConversionOngoing>
 8002934:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4618      	mov	r0, r3
 800293c:	f7ff ff85 	bl	800284a <LL_ADC_REG_IsConversionOngoing>
 8002940:	4603      	mov	r3, r0
 8002942:	2b00      	cmp	r3, #0
 8002944:	d154      	bne.n	80029f0 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002946:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002948:	2b00      	cmp	r3, #0
 800294a:	d151      	bne.n	80029f0 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800294c:	4b35      	ldr	r3, [pc, #212]	; (8002a24 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800294e:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d02c      	beq.n	80029b2 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002958:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	6859      	ldr	r1, [r3, #4]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800296a:	035b      	lsls	r3, r3, #13
 800296c:	430b      	orrs	r3, r1
 800296e:	431a      	orrs	r2, r3
 8002970:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002972:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002974:	4829      	ldr	r0, [pc, #164]	; (8002a1c <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8002976:	f7ff ff55 	bl	8002824 <LL_ADC_IsEnabled>
 800297a:	4604      	mov	r4, r0
 800297c:	4828      	ldr	r0, [pc, #160]	; (8002a20 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 800297e:	f7ff ff51 	bl	8002824 <LL_ADC_IsEnabled>
 8002982:	4603      	mov	r3, r0
 8002984:	431c      	orrs	r4, r3
 8002986:	4828      	ldr	r0, [pc, #160]	; (8002a28 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002988:	f7ff ff4c 	bl	8002824 <LL_ADC_IsEnabled>
 800298c:	4603      	mov	r3, r0
 800298e:	4323      	orrs	r3, r4
 8002990:	2b00      	cmp	r3, #0
 8002992:	d137      	bne.n	8002a04 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002994:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800299c:	f023 030f 	bic.w	r3, r3, #15
 80029a0:	683a      	ldr	r2, [r7, #0]
 80029a2:	6811      	ldr	r1, [r2, #0]
 80029a4:	683a      	ldr	r2, [r7, #0]
 80029a6:	6892      	ldr	r2, [r2, #8]
 80029a8:	430a      	orrs	r2, r1
 80029aa:	431a      	orrs	r2, r3
 80029ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029ae:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80029b0:	e028      	b.n	8002a04 <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80029b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80029ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029bc:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80029be:	4817      	ldr	r0, [pc, #92]	; (8002a1c <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 80029c0:	f7ff ff30 	bl	8002824 <LL_ADC_IsEnabled>
 80029c4:	4604      	mov	r4, r0
 80029c6:	4816      	ldr	r0, [pc, #88]	; (8002a20 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 80029c8:	f7ff ff2c 	bl	8002824 <LL_ADC_IsEnabled>
 80029cc:	4603      	mov	r3, r0
 80029ce:	431c      	orrs	r4, r3
 80029d0:	4815      	ldr	r0, [pc, #84]	; (8002a28 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80029d2:	f7ff ff27 	bl	8002824 <LL_ADC_IsEnabled>
 80029d6:	4603      	mov	r3, r0
 80029d8:	4323      	orrs	r3, r4
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d112      	bne.n	8002a04 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80029de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80029e6:	f023 030f 	bic.w	r3, r3, #15
 80029ea:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80029ec:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80029ee:	e009      	b.n	8002a04 <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029f4:	f043 0220 	orr.w	r2, r3, #32
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80029fc:	2301      	movs	r3, #1
 80029fe:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8002a02:	e000      	b.n	8002a06 <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002a04:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002a0e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	377c      	adds	r7, #124	; 0x7c
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd90      	pop	{r4, r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	50040000 	.word	0x50040000
 8002a20:	50040100 	.word	0x50040100
 8002a24:	50040300 	.word	0x50040300
 8002a28:	50040200 	.word	0x50040200

08002a2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b085      	sub	sp, #20
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	f003 0307 	and.w	r3, r3, #7
 8002a3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a3c:	4b0c      	ldr	r3, [pc, #48]	; (8002a70 <__NVIC_SetPriorityGrouping+0x44>)
 8002a3e:	68db      	ldr	r3, [r3, #12]
 8002a40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a42:	68ba      	ldr	r2, [r7, #8]
 8002a44:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a48:	4013      	ands	r3, r2
 8002a4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a54:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002a58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a5e:	4a04      	ldr	r2, [pc, #16]	; (8002a70 <__NVIC_SetPriorityGrouping+0x44>)
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	60d3      	str	r3, [r2, #12]
}
 8002a64:	bf00      	nop
 8002a66:	3714      	adds	r7, #20
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6e:	4770      	bx	lr
 8002a70:	e000ed00 	.word	0xe000ed00

08002a74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a74:	b480      	push	{r7}
 8002a76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a78:	4b04      	ldr	r3, [pc, #16]	; (8002a8c <__NVIC_GetPriorityGrouping+0x18>)
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	0a1b      	lsrs	r3, r3, #8
 8002a7e:	f003 0307 	and.w	r3, r3, #7
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr
 8002a8c:	e000ed00 	.word	0xe000ed00

08002a90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b083      	sub	sp, #12
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	4603      	mov	r3, r0
 8002a98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	db0b      	blt.n	8002aba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002aa2:	4909      	ldr	r1, [pc, #36]	; (8002ac8 <__NVIC_EnableIRQ+0x38>)
 8002aa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aa8:	095b      	lsrs	r3, r3, #5
 8002aaa:	79fa      	ldrb	r2, [r7, #7]
 8002aac:	f002 021f 	and.w	r2, r2, #31
 8002ab0:	2001      	movs	r0, #1
 8002ab2:	fa00 f202 	lsl.w	r2, r0, r2
 8002ab6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002aba:	bf00      	nop
 8002abc:	370c      	adds	r7, #12
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr
 8002ac6:	bf00      	nop
 8002ac8:	e000e100 	.word	0xe000e100

08002acc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b083      	sub	sp, #12
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	6039      	str	r1, [r7, #0]
 8002ad6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ad8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	db0a      	blt.n	8002af6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ae0:	490d      	ldr	r1, [pc, #52]	; (8002b18 <__NVIC_SetPriority+0x4c>)
 8002ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ae6:	683a      	ldr	r2, [r7, #0]
 8002ae8:	b2d2      	uxtb	r2, r2
 8002aea:	0112      	lsls	r2, r2, #4
 8002aec:	b2d2      	uxtb	r2, r2
 8002aee:	440b      	add	r3, r1
 8002af0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002af4:	e00a      	b.n	8002b0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002af6:	4909      	ldr	r1, [pc, #36]	; (8002b1c <__NVIC_SetPriority+0x50>)
 8002af8:	79fb      	ldrb	r3, [r7, #7]
 8002afa:	f003 030f 	and.w	r3, r3, #15
 8002afe:	3b04      	subs	r3, #4
 8002b00:	683a      	ldr	r2, [r7, #0]
 8002b02:	b2d2      	uxtb	r2, r2
 8002b04:	0112      	lsls	r2, r2, #4
 8002b06:	b2d2      	uxtb	r2, r2
 8002b08:	440b      	add	r3, r1
 8002b0a:	761a      	strb	r2, [r3, #24]
}
 8002b0c:	bf00      	nop
 8002b0e:	370c      	adds	r7, #12
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr
 8002b18:	e000e100 	.word	0xe000e100
 8002b1c:	e000ed00 	.word	0xe000ed00

08002b20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b089      	sub	sp, #36	; 0x24
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	60f8      	str	r0, [r7, #12]
 8002b28:	60b9      	str	r1, [r7, #8]
 8002b2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	f003 0307 	and.w	r3, r3, #7
 8002b32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b34:	69fb      	ldr	r3, [r7, #28]
 8002b36:	f1c3 0307 	rsb	r3, r3, #7
 8002b3a:	2b04      	cmp	r3, #4
 8002b3c:	bf28      	it	cs
 8002b3e:	2304      	movcs	r3, #4
 8002b40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b42:	69fb      	ldr	r3, [r7, #28]
 8002b44:	3304      	adds	r3, #4
 8002b46:	2b06      	cmp	r3, #6
 8002b48:	d902      	bls.n	8002b50 <NVIC_EncodePriority+0x30>
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	3b03      	subs	r3, #3
 8002b4e:	e000      	b.n	8002b52 <NVIC_EncodePriority+0x32>
 8002b50:	2300      	movs	r3, #0
 8002b52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b54:	2201      	movs	r2, #1
 8002b56:	69bb      	ldr	r3, [r7, #24]
 8002b58:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5c:	1e5a      	subs	r2, r3, #1
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	401a      	ands	r2, r3
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b66:	2101      	movs	r1, #1
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b6e:	1e59      	subs	r1, r3, #1
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b74:	4313      	orrs	r3, r2
         );
}
 8002b76:	4618      	mov	r0, r3
 8002b78:	3724      	adds	r7, #36	; 0x24
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr
	...

08002b84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b082      	sub	sp, #8
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	3b01      	subs	r3, #1
 8002b90:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002b94:	d301      	bcc.n	8002b9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b96:	2301      	movs	r3, #1
 8002b98:	e00f      	b.n	8002bba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b9a:	4a0a      	ldr	r2, [pc, #40]	; (8002bc4 <SysTick_Config+0x40>)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	3b01      	subs	r3, #1
 8002ba0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ba2:	210f      	movs	r1, #15
 8002ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ba8:	f7ff ff90 	bl	8002acc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bac:	4b05      	ldr	r3, [pc, #20]	; (8002bc4 <SysTick_Config+0x40>)
 8002bae:	2200      	movs	r2, #0
 8002bb0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bb2:	4b04      	ldr	r3, [pc, #16]	; (8002bc4 <SysTick_Config+0x40>)
 8002bb4:	2207      	movs	r2, #7
 8002bb6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002bb8:	2300      	movs	r3, #0
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	3708      	adds	r7, #8
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	e000e010 	.word	0xe000e010

08002bc8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b082      	sub	sp, #8
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002bd0:	6878      	ldr	r0, [r7, #4]
 8002bd2:	f7ff ff2b 	bl	8002a2c <__NVIC_SetPriorityGrouping>
}
 8002bd6:	bf00      	nop
 8002bd8:	3708      	adds	r7, #8
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}

08002bde <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bde:	b580      	push	{r7, lr}
 8002be0:	b086      	sub	sp, #24
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	4603      	mov	r3, r0
 8002be6:	60b9      	str	r1, [r7, #8]
 8002be8:	607a      	str	r2, [r7, #4]
 8002bea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002bec:	2300      	movs	r3, #0
 8002bee:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002bf0:	f7ff ff40 	bl	8002a74 <__NVIC_GetPriorityGrouping>
 8002bf4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bf6:	687a      	ldr	r2, [r7, #4]
 8002bf8:	68b9      	ldr	r1, [r7, #8]
 8002bfa:	6978      	ldr	r0, [r7, #20]
 8002bfc:	f7ff ff90 	bl	8002b20 <NVIC_EncodePriority>
 8002c00:	4602      	mov	r2, r0
 8002c02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c06:	4611      	mov	r1, r2
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f7ff ff5f 	bl	8002acc <__NVIC_SetPriority>
}
 8002c0e:	bf00      	nop
 8002c10:	3718      	adds	r7, #24
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}

08002c16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c16:	b580      	push	{r7, lr}
 8002c18:	b082      	sub	sp, #8
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c24:	4618      	mov	r0, r3
 8002c26:	f7ff ff33 	bl	8002a90 <__NVIC_EnableIRQ>
}
 8002c2a:	bf00      	nop
 8002c2c:	3708      	adds	r7, #8
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}

08002c32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c32:	b580      	push	{r7, lr}
 8002c34:	b082      	sub	sp, #8
 8002c36:	af00      	add	r7, sp, #0
 8002c38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c3a:	6878      	ldr	r0, [r7, #4]
 8002c3c:	f7ff ffa2 	bl	8002b84 <SysTick_Config>
 8002c40:	4603      	mov	r3, r0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3708      	adds	r7, #8
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}

08002c4a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002c4a:	b580      	push	{r7, lr}
 8002c4c:	b084      	sub	sp, #16
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c52:	2300      	movs	r3, #0
 8002c54:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002c5c:	b2db      	uxtb	r3, r3
 8002c5e:	2b02      	cmp	r3, #2
 8002c60:	d005      	beq.n	8002c6e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2204      	movs	r2, #4
 8002c66:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	73fb      	strb	r3, [r7, #15]
 8002c6c:	e029      	b.n	8002cc2 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	687a      	ldr	r2, [r7, #4]
 8002c74:	6812      	ldr	r2, [r2, #0]
 8002c76:	6812      	ldr	r2, [r2, #0]
 8002c78:	f022 020e 	bic.w	r2, r2, #14
 8002c7c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	687a      	ldr	r2, [r7, #4]
 8002c84:	6812      	ldr	r2, [r2, #0]
 8002c86:	6812      	ldr	r2, [r2, #0]
 8002c88:	f022 0201 	bic.w	r2, r2, #1
 8002c8c:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c92:	687a      	ldr	r2, [r7, #4]
 8002c94:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002c96:	f002 021c 	and.w	r2, r2, #28
 8002c9a:	2101      	movs	r1, #1
 8002c9c:	fa01 f202 	lsl.w	r2, r1, r2
 8002ca0:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2200      	movs	r2, #0
 8002cae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d003      	beq.n	8002cc2 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	4798      	blx	r3
    }
  }
  return status;
 8002cc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	3710      	adds	r7, #16
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}

08002ccc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b087      	sub	sp, #28
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
 8002cd4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cda:	e17f      	b.n	8002fdc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	2101      	movs	r1, #1
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce8:	4013      	ands	r3, r2
 8002cea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	f000 8171 	beq.w	8002fd6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	2b02      	cmp	r3, #2
 8002cfa:	d003      	beq.n	8002d04 <HAL_GPIO_Init+0x38>
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	2b12      	cmp	r3, #18
 8002d02:	d123      	bne.n	8002d4c <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	08da      	lsrs	r2, r3, #3
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	3208      	adds	r2, #8
 8002d0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d10:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002d12:	697b      	ldr	r3, [r7, #20]
 8002d14:	f003 0307 	and.w	r3, r3, #7
 8002d18:	009b      	lsls	r3, r3, #2
 8002d1a:	220f      	movs	r2, #15
 8002d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d20:	43db      	mvns	r3, r3
 8002d22:	693a      	ldr	r2, [r7, #16]
 8002d24:	4013      	ands	r3, r2
 8002d26:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	691a      	ldr	r2, [r3, #16]
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	f003 0307 	and.w	r3, r3, #7
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	fa02 f303 	lsl.w	r3, r2, r3
 8002d38:	693a      	ldr	r2, [r7, #16]
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	08da      	lsrs	r2, r3, #3
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	3208      	adds	r2, #8
 8002d46:	6939      	ldr	r1, [r7, #16]
 8002d48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	005b      	lsls	r3, r3, #1
 8002d56:	2203      	movs	r2, #3
 8002d58:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5c:	43db      	mvns	r3, r3
 8002d5e:	693a      	ldr	r2, [r7, #16]
 8002d60:	4013      	ands	r3, r2
 8002d62:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	f003 0203 	and.w	r2, r3, #3
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	005b      	lsls	r3, r3, #1
 8002d70:	fa02 f303 	lsl.w	r3, r2, r3
 8002d74:	693a      	ldr	r2, [r7, #16]
 8002d76:	4313      	orrs	r3, r2
 8002d78:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	693a      	ldr	r2, [r7, #16]
 8002d7e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d00b      	beq.n	8002da0 <HAL_GPIO_Init+0xd4>
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	2b02      	cmp	r3, #2
 8002d8e:	d007      	beq.n	8002da0 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002d94:	2b11      	cmp	r3, #17
 8002d96:	d003      	beq.n	8002da0 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	2b12      	cmp	r3, #18
 8002d9e:	d130      	bne.n	8002e02 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	005b      	lsls	r3, r3, #1
 8002daa:	2203      	movs	r2, #3
 8002dac:	fa02 f303 	lsl.w	r3, r2, r3
 8002db0:	43db      	mvns	r3, r3
 8002db2:	693a      	ldr	r2, [r7, #16]
 8002db4:	4013      	ands	r3, r2
 8002db6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	68da      	ldr	r2, [r3, #12]
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	005b      	lsls	r3, r3, #1
 8002dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc4:	693a      	ldr	r2, [r7, #16]
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	693a      	ldr	r2, [r7, #16]
 8002dce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	fa02 f303 	lsl.w	r3, r2, r3
 8002dde:	43db      	mvns	r3, r3
 8002de0:	693a      	ldr	r2, [r7, #16]
 8002de2:	4013      	ands	r3, r2
 8002de4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	091b      	lsrs	r3, r3, #4
 8002dec:	f003 0201 	and.w	r2, r3, #1
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	fa02 f303 	lsl.w	r3, r2, r3
 8002df6:	693a      	ldr	r2, [r7, #16]
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	693a      	ldr	r2, [r7, #16]
 8002e00:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	f003 0303 	and.w	r3, r3, #3
 8002e0a:	2b03      	cmp	r3, #3
 8002e0c:	d118      	bne.n	8002e40 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e12:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002e14:	2201      	movs	r2, #1
 8002e16:	697b      	ldr	r3, [r7, #20]
 8002e18:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1c:	43db      	mvns	r3, r3
 8002e1e:	693a      	ldr	r2, [r7, #16]
 8002e20:	4013      	ands	r3, r2
 8002e22:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	08db      	lsrs	r3, r3, #3
 8002e2a:	f003 0201 	and.w	r2, r3, #1
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	fa02 f303 	lsl.w	r3, r2, r3
 8002e34:	693a      	ldr	r2, [r7, #16]
 8002e36:	4313      	orrs	r3, r2
 8002e38:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	693a      	ldr	r2, [r7, #16]
 8002e3e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	68db      	ldr	r3, [r3, #12]
 8002e44:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	005b      	lsls	r3, r3, #1
 8002e4a:	2203      	movs	r2, #3
 8002e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e50:	43db      	mvns	r3, r3
 8002e52:	693a      	ldr	r2, [r7, #16]
 8002e54:	4013      	ands	r3, r2
 8002e56:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	689a      	ldr	r2, [r3, #8]
 8002e5c:	697b      	ldr	r3, [r7, #20]
 8002e5e:	005b      	lsls	r3, r3, #1
 8002e60:	fa02 f303 	lsl.w	r3, r2, r3
 8002e64:	693a      	ldr	r2, [r7, #16]
 8002e66:	4313      	orrs	r3, r2
 8002e68:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	693a      	ldr	r2, [r7, #16]
 8002e6e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	f000 80ac 	beq.w	8002fd6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e7e:	4a5e      	ldr	r2, [pc, #376]	; (8002ff8 <HAL_GPIO_Init+0x32c>)
 8002e80:	4b5d      	ldr	r3, [pc, #372]	; (8002ff8 <HAL_GPIO_Init+0x32c>)
 8002e82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e84:	f043 0301 	orr.w	r3, r3, #1
 8002e88:	6613      	str	r3, [r2, #96]	; 0x60
 8002e8a:	4b5b      	ldr	r3, [pc, #364]	; (8002ff8 <HAL_GPIO_Init+0x32c>)
 8002e8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e8e:	f003 0301 	and.w	r3, r3, #1
 8002e92:	60bb      	str	r3, [r7, #8]
 8002e94:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002e96:	4a59      	ldr	r2, [pc, #356]	; (8002ffc <HAL_GPIO_Init+0x330>)
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	089b      	lsrs	r3, r3, #2
 8002e9c:	3302      	adds	r3, #2
 8002e9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ea2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002ea4:	697b      	ldr	r3, [r7, #20]
 8002ea6:	f003 0303 	and.w	r3, r3, #3
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	220f      	movs	r2, #15
 8002eae:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb2:	43db      	mvns	r3, r3
 8002eb4:	693a      	ldr	r2, [r7, #16]
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002ec0:	d025      	beq.n	8002f0e <HAL_GPIO_Init+0x242>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	4a4e      	ldr	r2, [pc, #312]	; (8003000 <HAL_GPIO_Init+0x334>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d01f      	beq.n	8002f0a <HAL_GPIO_Init+0x23e>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	4a4d      	ldr	r2, [pc, #308]	; (8003004 <HAL_GPIO_Init+0x338>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d019      	beq.n	8002f06 <HAL_GPIO_Init+0x23a>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	4a4c      	ldr	r2, [pc, #304]	; (8003008 <HAL_GPIO_Init+0x33c>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d013      	beq.n	8002f02 <HAL_GPIO_Init+0x236>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	4a4b      	ldr	r2, [pc, #300]	; (800300c <HAL_GPIO_Init+0x340>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d00d      	beq.n	8002efe <HAL_GPIO_Init+0x232>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	4a4a      	ldr	r2, [pc, #296]	; (8003010 <HAL_GPIO_Init+0x344>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d007      	beq.n	8002efa <HAL_GPIO_Init+0x22e>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	4a49      	ldr	r2, [pc, #292]	; (8003014 <HAL_GPIO_Init+0x348>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d101      	bne.n	8002ef6 <HAL_GPIO_Init+0x22a>
 8002ef2:	2306      	movs	r3, #6
 8002ef4:	e00c      	b.n	8002f10 <HAL_GPIO_Init+0x244>
 8002ef6:	2307      	movs	r3, #7
 8002ef8:	e00a      	b.n	8002f10 <HAL_GPIO_Init+0x244>
 8002efa:	2305      	movs	r3, #5
 8002efc:	e008      	b.n	8002f10 <HAL_GPIO_Init+0x244>
 8002efe:	2304      	movs	r3, #4
 8002f00:	e006      	b.n	8002f10 <HAL_GPIO_Init+0x244>
 8002f02:	2303      	movs	r3, #3
 8002f04:	e004      	b.n	8002f10 <HAL_GPIO_Init+0x244>
 8002f06:	2302      	movs	r3, #2
 8002f08:	e002      	b.n	8002f10 <HAL_GPIO_Init+0x244>
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e000      	b.n	8002f10 <HAL_GPIO_Init+0x244>
 8002f0e:	2300      	movs	r3, #0
 8002f10:	697a      	ldr	r2, [r7, #20]
 8002f12:	f002 0203 	and.w	r2, r2, #3
 8002f16:	0092      	lsls	r2, r2, #2
 8002f18:	4093      	lsls	r3, r2
 8002f1a:	693a      	ldr	r2, [r7, #16]
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002f20:	4936      	ldr	r1, [pc, #216]	; (8002ffc <HAL_GPIO_Init+0x330>)
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	089b      	lsrs	r3, r3, #2
 8002f26:	3302      	adds	r3, #2
 8002f28:	693a      	ldr	r2, [r7, #16]
 8002f2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002f2e:	4b3a      	ldr	r3, [pc, #232]	; (8003018 <HAL_GPIO_Init+0x34c>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	43db      	mvns	r3, r3
 8002f38:	693a      	ldr	r2, [r7, #16]
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d003      	beq.n	8002f52 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002f4a:	693a      	ldr	r2, [r7, #16]
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002f52:	4a31      	ldr	r2, [pc, #196]	; (8003018 <HAL_GPIO_Init+0x34c>)
 8002f54:	693b      	ldr	r3, [r7, #16]
 8002f56:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002f58:	4b2f      	ldr	r3, [pc, #188]	; (8003018 <HAL_GPIO_Init+0x34c>)
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	43db      	mvns	r3, r3
 8002f62:	693a      	ldr	r2, [r7, #16]
 8002f64:	4013      	ands	r3, r2
 8002f66:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d003      	beq.n	8002f7c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002f74:	693a      	ldr	r2, [r7, #16]
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002f7c:	4a26      	ldr	r2, [pc, #152]	; (8003018 <HAL_GPIO_Init+0x34c>)
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002f82:	4b25      	ldr	r3, [pc, #148]	; (8003018 <HAL_GPIO_Init+0x34c>)
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	43db      	mvns	r3, r3
 8002f8c:	693a      	ldr	r2, [r7, #16]
 8002f8e:	4013      	ands	r3, r2
 8002f90:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d003      	beq.n	8002fa6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002f9e:	693a      	ldr	r2, [r7, #16]
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002fa6:	4a1c      	ldr	r2, [pc, #112]	; (8003018 <HAL_GPIO_Init+0x34c>)
 8002fa8:	693b      	ldr	r3, [r7, #16]
 8002faa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002fac:	4b1a      	ldr	r3, [pc, #104]	; (8003018 <HAL_GPIO_Init+0x34c>)
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	43db      	mvns	r3, r3
 8002fb6:	693a      	ldr	r2, [r7, #16]
 8002fb8:	4013      	ands	r3, r2
 8002fba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d003      	beq.n	8002fd0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002fc8:	693a      	ldr	r2, [r7, #16]
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002fd0:	4a11      	ldr	r2, [pc, #68]	; (8003018 <HAL_GPIO_Init+0x34c>)
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002fd6:	697b      	ldr	r3, [r7, #20]
 8002fd8:	3301      	adds	r3, #1
 8002fda:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	fa22 f303 	lsr.w	r3, r2, r3
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	f47f ae78 	bne.w	8002cdc <HAL_GPIO_Init+0x10>
  }
}
 8002fec:	bf00      	nop
 8002fee:	371c      	adds	r7, #28
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff6:	4770      	bx	lr
 8002ff8:	40021000 	.word	0x40021000
 8002ffc:	40010000 	.word	0x40010000
 8003000:	48000400 	.word	0x48000400
 8003004:	48000800 	.word	0x48000800
 8003008:	48000c00 	.word	0x48000c00
 800300c:	48001000 	.word	0x48001000
 8003010:	48001400 	.word	0x48001400
 8003014:	48001800 	.word	0x48001800
 8003018:	40010400 	.word	0x40010400

0800301c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800301c:	b480      	push	{r7}
 800301e:	b085      	sub	sp, #20
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
 8003024:	460b      	mov	r3, r1
 8003026:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	691a      	ldr	r2, [r3, #16]
 800302c:	887b      	ldrh	r3, [r7, #2]
 800302e:	4013      	ands	r3, r2
 8003030:	2b00      	cmp	r3, #0
 8003032:	d002      	beq.n	800303a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003034:	2301      	movs	r3, #1
 8003036:	73fb      	strb	r3, [r7, #15]
 8003038:	e001      	b.n	800303e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800303a:	2300      	movs	r3, #0
 800303c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800303e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003040:	4618      	mov	r0, r3
 8003042:	3714      	adds	r7, #20
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr

0800304c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800304c:	b480      	push	{r7}
 800304e:	b083      	sub	sp, #12
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	460b      	mov	r3, r1
 8003056:	807b      	strh	r3, [r7, #2]
 8003058:	4613      	mov	r3, r2
 800305a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800305c:	787b      	ldrb	r3, [r7, #1]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d003      	beq.n	800306a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003062:	887a      	ldrh	r2, [r7, #2]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003068:	e002      	b.n	8003070 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800306a:	887a      	ldrh	r2, [r7, #2]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003070:	bf00      	nop
 8003072:	370c      	adds	r7, #12
 8003074:	46bd      	mov	sp, r7
 8003076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307a:	4770      	bx	lr

0800307c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b082      	sub	sp, #8
 8003080:	af00      	add	r7, sp, #0
 8003082:	4603      	mov	r3, r0
 8003084:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003086:	4b08      	ldr	r3, [pc, #32]	; (80030a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003088:	695a      	ldr	r2, [r3, #20]
 800308a:	88fb      	ldrh	r3, [r7, #6]
 800308c:	4013      	ands	r3, r2
 800308e:	2b00      	cmp	r3, #0
 8003090:	d006      	beq.n	80030a0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003092:	4a05      	ldr	r2, [pc, #20]	; (80030a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003094:	88fb      	ldrh	r3, [r7, #6]
 8003096:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003098:	88fb      	ldrh	r3, [r7, #6]
 800309a:	4618      	mov	r0, r3
 800309c:	f003 ff98 	bl	8006fd0 <HAL_GPIO_EXTI_Callback>
  }
}
 80030a0:	bf00      	nop
 80030a2:	3708      	adds	r7, #8
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	40010400 	.word	0x40010400

080030ac <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80030ac:	b480      	push	{r7}
 80030ae:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80030b0:	4b04      	ldr	r3, [pc, #16]	; (80030c4 <HAL_PWREx_GetVoltageRange+0x18>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	46bd      	mov	sp, r7
 80030bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c0:	4770      	bx	lr
 80030c2:	bf00      	nop
 80030c4:	40007000 	.word	0x40007000

080030c8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b085      	sub	sp, #20
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80030d6:	d130      	bne.n	800313a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80030d8:	4b23      	ldr	r3, [pc, #140]	; (8003168 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80030e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80030e4:	d038      	beq.n	8003158 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80030e6:	4a20      	ldr	r2, [pc, #128]	; (8003168 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030e8:	4b1f      	ldr	r3, [pc, #124]	; (8003168 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80030f0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80030f4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80030f6:	4b1d      	ldr	r3, [pc, #116]	; (800316c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	2232      	movs	r2, #50	; 0x32
 80030fc:	fb02 f303 	mul.w	r3, r2, r3
 8003100:	4a1b      	ldr	r2, [pc, #108]	; (8003170 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003102:	fba2 2303 	umull	r2, r3, r2, r3
 8003106:	0c9b      	lsrs	r3, r3, #18
 8003108:	3301      	adds	r3, #1
 800310a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800310c:	e002      	b.n	8003114 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	3b01      	subs	r3, #1
 8003112:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003114:	4b14      	ldr	r3, [pc, #80]	; (8003168 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003116:	695b      	ldr	r3, [r3, #20]
 8003118:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800311c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003120:	d102      	bne.n	8003128 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d1f2      	bne.n	800310e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003128:	4b0f      	ldr	r3, [pc, #60]	; (8003168 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800312a:	695b      	ldr	r3, [r3, #20]
 800312c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003130:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003134:	d110      	bne.n	8003158 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003136:	2303      	movs	r3, #3
 8003138:	e00f      	b.n	800315a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800313a:	4b0b      	ldr	r3, [pc, #44]	; (8003168 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003142:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003146:	d007      	beq.n	8003158 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003148:	4a07      	ldr	r2, [pc, #28]	; (8003168 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800314a:	4b07      	ldr	r3, [pc, #28]	; (8003168 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003152:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003156:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003158:	2300      	movs	r3, #0
}
 800315a:	4618      	mov	r0, r3
 800315c:	3714      	adds	r7, #20
 800315e:	46bd      	mov	sp, r7
 8003160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003164:	4770      	bx	lr
 8003166:	bf00      	nop
 8003168:	40007000 	.word	0x40007000
 800316c:	20000028 	.word	0x20000028
 8003170:	431bde83 	.word	0x431bde83

08003174 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b088      	sub	sp, #32
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d101      	bne.n	8003186 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	e39d      	b.n	80038c2 <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003186:	4ba4      	ldr	r3, [pc, #656]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 8003188:	689b      	ldr	r3, [r3, #8]
 800318a:	f003 030c 	and.w	r3, r3, #12
 800318e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003190:	4ba1      	ldr	r3, [pc, #644]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	f003 0303 	and.w	r3, r3, #3
 8003198:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f003 0310 	and.w	r3, r3, #16
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	f000 80e1 	beq.w	800336a <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80031a8:	69bb      	ldr	r3, [r7, #24]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d007      	beq.n	80031be <HAL_RCC_OscConfig+0x4a>
 80031ae:	69bb      	ldr	r3, [r7, #24]
 80031b0:	2b0c      	cmp	r3, #12
 80031b2:	f040 8088 	bne.w	80032c6 <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	2b01      	cmp	r3, #1
 80031ba:	f040 8084 	bne.w	80032c6 <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80031be:	4b96      	ldr	r3, [pc, #600]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 0302 	and.w	r3, r3, #2
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d005      	beq.n	80031d6 <HAL_RCC_OscConfig+0x62>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	699b      	ldr	r3, [r3, #24]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d101      	bne.n	80031d6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e375      	b.n	80038c2 <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6a1a      	ldr	r2, [r3, #32]
 80031da:	4b8f      	ldr	r3, [pc, #572]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 0308 	and.w	r3, r3, #8
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d004      	beq.n	80031f0 <HAL_RCC_OscConfig+0x7c>
 80031e6:	4b8c      	ldr	r3, [pc, #560]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80031ee:	e005      	b.n	80031fc <HAL_RCC_OscConfig+0x88>
 80031f0:	4b89      	ldr	r3, [pc, #548]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 80031f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031f6:	091b      	lsrs	r3, r3, #4
 80031f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d923      	bls.n	8003248 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6a1b      	ldr	r3, [r3, #32]
 8003204:	4618      	mov	r0, r3
 8003206:	f000 fd09 	bl	8003c1c <RCC_SetFlashLatencyFromMSIRange>
 800320a:	4603      	mov	r3, r0
 800320c:	2b00      	cmp	r3, #0
 800320e:	d001      	beq.n	8003214 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003210:	2301      	movs	r3, #1
 8003212:	e356      	b.n	80038c2 <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003214:	4a80      	ldr	r2, [pc, #512]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 8003216:	4b80      	ldr	r3, [pc, #512]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f043 0308 	orr.w	r3, r3, #8
 800321e:	6013      	str	r3, [r2, #0]
 8003220:	497d      	ldr	r1, [pc, #500]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 8003222:	4b7d      	ldr	r3, [pc, #500]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6a1b      	ldr	r3, [r3, #32]
 800322e:	4313      	orrs	r3, r2
 8003230:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003232:	4979      	ldr	r1, [pc, #484]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 8003234:	4b78      	ldr	r3, [pc, #480]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	69db      	ldr	r3, [r3, #28]
 8003240:	021b      	lsls	r3, r3, #8
 8003242:	4313      	orrs	r3, r2
 8003244:	604b      	str	r3, [r1, #4]
 8003246:	e022      	b.n	800328e <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003248:	4a73      	ldr	r2, [pc, #460]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 800324a:	4b73      	ldr	r3, [pc, #460]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f043 0308 	orr.w	r3, r3, #8
 8003252:	6013      	str	r3, [r2, #0]
 8003254:	4970      	ldr	r1, [pc, #448]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 8003256:	4b70      	ldr	r3, [pc, #448]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6a1b      	ldr	r3, [r3, #32]
 8003262:	4313      	orrs	r3, r2
 8003264:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003266:	496c      	ldr	r1, [pc, #432]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 8003268:	4b6b      	ldr	r3, [pc, #428]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	69db      	ldr	r3, [r3, #28]
 8003274:	021b      	lsls	r3, r3, #8
 8003276:	4313      	orrs	r3, r2
 8003278:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6a1b      	ldr	r3, [r3, #32]
 800327e:	4618      	mov	r0, r3
 8003280:	f000 fccc 	bl	8003c1c <RCC_SetFlashLatencyFromMSIRange>
 8003284:	4603      	mov	r3, r0
 8003286:	2b00      	cmp	r3, #0
 8003288:	d001      	beq.n	800328e <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e319      	b.n	80038c2 <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800328e:	f000 fc03 	bl	8003a98 <HAL_RCC_GetSysClockFreq>
 8003292:	4601      	mov	r1, r0
 8003294:	4b60      	ldr	r3, [pc, #384]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	091b      	lsrs	r3, r3, #4
 800329a:	f003 030f 	and.w	r3, r3, #15
 800329e:	4a5f      	ldr	r2, [pc, #380]	; (800341c <HAL_RCC_OscConfig+0x2a8>)
 80032a0:	5cd3      	ldrb	r3, [r2, r3]
 80032a2:	f003 031f 	and.w	r3, r3, #31
 80032a6:	fa21 f303 	lsr.w	r3, r1, r3
 80032aa:	4a5d      	ldr	r2, [pc, #372]	; (8003420 <HAL_RCC_OscConfig+0x2ac>)
 80032ac:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80032ae:	4b5d      	ldr	r3, [pc, #372]	; (8003424 <HAL_RCC_OscConfig+0x2b0>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4618      	mov	r0, r3
 80032b4:	f7fd fe6c 	bl	8000f90 <HAL_InitTick>
 80032b8:	4603      	mov	r3, r0
 80032ba:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80032bc:	7bfb      	ldrb	r3, [r7, #15]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d052      	beq.n	8003368 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 80032c2:	7bfb      	ldrb	r3, [r7, #15]
 80032c4:	e2fd      	b.n	80038c2 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	699b      	ldr	r3, [r3, #24]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d032      	beq.n	8003334 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80032ce:	4a52      	ldr	r2, [pc, #328]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 80032d0:	4b51      	ldr	r3, [pc, #324]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f043 0301 	orr.w	r3, r3, #1
 80032d8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80032da:	f7fd fea5 	bl	8001028 <HAL_GetTick>
 80032de:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80032e0:	e008      	b.n	80032f4 <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80032e2:	f7fd fea1 	bl	8001028 <HAL_GetTick>
 80032e6:	4602      	mov	r2, r0
 80032e8:	693b      	ldr	r3, [r7, #16]
 80032ea:	1ad3      	subs	r3, r2, r3
 80032ec:	2b02      	cmp	r3, #2
 80032ee:	d901      	bls.n	80032f4 <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 80032f0:	2303      	movs	r3, #3
 80032f2:	e2e6      	b.n	80038c2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80032f4:	4b48      	ldr	r3, [pc, #288]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f003 0302 	and.w	r3, r3, #2
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d0f0      	beq.n	80032e2 <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003300:	4a45      	ldr	r2, [pc, #276]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 8003302:	4b45      	ldr	r3, [pc, #276]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f043 0308 	orr.w	r3, r3, #8
 800330a:	6013      	str	r3, [r2, #0]
 800330c:	4942      	ldr	r1, [pc, #264]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 800330e:	4b42      	ldr	r3, [pc, #264]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6a1b      	ldr	r3, [r3, #32]
 800331a:	4313      	orrs	r3, r2
 800331c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800331e:	493e      	ldr	r1, [pc, #248]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 8003320:	4b3d      	ldr	r3, [pc, #244]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	69db      	ldr	r3, [r3, #28]
 800332c:	021b      	lsls	r3, r3, #8
 800332e:	4313      	orrs	r3, r2
 8003330:	604b      	str	r3, [r1, #4]
 8003332:	e01a      	b.n	800336a <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003334:	4a38      	ldr	r2, [pc, #224]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 8003336:	4b38      	ldr	r3, [pc, #224]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f023 0301 	bic.w	r3, r3, #1
 800333e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003340:	f7fd fe72 	bl	8001028 <HAL_GetTick>
 8003344:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003346:	e008      	b.n	800335a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003348:	f7fd fe6e 	bl	8001028 <HAL_GetTick>
 800334c:	4602      	mov	r2, r0
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	1ad3      	subs	r3, r2, r3
 8003352:	2b02      	cmp	r3, #2
 8003354:	d901      	bls.n	800335a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8003356:	2303      	movs	r3, #3
 8003358:	e2b3      	b.n	80038c2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800335a:	4b2f      	ldr	r3, [pc, #188]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 0302 	and.w	r3, r3, #2
 8003362:	2b00      	cmp	r3, #0
 8003364:	d1f0      	bne.n	8003348 <HAL_RCC_OscConfig+0x1d4>
 8003366:	e000      	b.n	800336a <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003368:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 0301 	and.w	r3, r3, #1
 8003372:	2b00      	cmp	r3, #0
 8003374:	d074      	beq.n	8003460 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003376:	69bb      	ldr	r3, [r7, #24]
 8003378:	2b08      	cmp	r3, #8
 800337a:	d005      	beq.n	8003388 <HAL_RCC_OscConfig+0x214>
 800337c:	69bb      	ldr	r3, [r7, #24]
 800337e:	2b0c      	cmp	r3, #12
 8003380:	d10e      	bne.n	80033a0 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	2b03      	cmp	r3, #3
 8003386:	d10b      	bne.n	80033a0 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003388:	4b23      	ldr	r3, [pc, #140]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003390:	2b00      	cmp	r3, #0
 8003392:	d064      	beq.n	800345e <HAL_RCC_OscConfig+0x2ea>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d160      	bne.n	800345e <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 800339c:	2301      	movs	r3, #1
 800339e:	e290      	b.n	80038c2 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033a8:	d106      	bne.n	80033b8 <HAL_RCC_OscConfig+0x244>
 80033aa:	4a1b      	ldr	r2, [pc, #108]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 80033ac:	4b1a      	ldr	r3, [pc, #104]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033b4:	6013      	str	r3, [r2, #0]
 80033b6:	e01d      	b.n	80033f4 <HAL_RCC_OscConfig+0x280>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80033c0:	d10c      	bne.n	80033dc <HAL_RCC_OscConfig+0x268>
 80033c2:	4a15      	ldr	r2, [pc, #84]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 80033c4:	4b14      	ldr	r3, [pc, #80]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80033cc:	6013      	str	r3, [r2, #0]
 80033ce:	4a12      	ldr	r2, [pc, #72]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 80033d0:	4b11      	ldr	r3, [pc, #68]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033d8:	6013      	str	r3, [r2, #0]
 80033da:	e00b      	b.n	80033f4 <HAL_RCC_OscConfig+0x280>
 80033dc:	4a0e      	ldr	r2, [pc, #56]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 80033de:	4b0e      	ldr	r3, [pc, #56]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033e6:	6013      	str	r3, [r2, #0]
 80033e8:	4a0b      	ldr	r2, [pc, #44]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 80033ea:	4b0b      	ldr	r3, [pc, #44]	; (8003418 <HAL_RCC_OscConfig+0x2a4>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d01c      	beq.n	8003436 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033fc:	f7fd fe14 	bl	8001028 <HAL_GetTick>
 8003400:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003402:	e011      	b.n	8003428 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003404:	f7fd fe10 	bl	8001028 <HAL_GetTick>
 8003408:	4602      	mov	r2, r0
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	2b64      	cmp	r3, #100	; 0x64
 8003410:	d90a      	bls.n	8003428 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003412:	2303      	movs	r3, #3
 8003414:	e255      	b.n	80038c2 <HAL_RCC_OscConfig+0x74e>
 8003416:	bf00      	nop
 8003418:	40021000 	.word	0x40021000
 800341c:	080099cc 	.word	0x080099cc
 8003420:	20000028 	.word	0x20000028
 8003424:	20000000 	.word	0x20000000
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003428:	4bae      	ldr	r3, [pc, #696]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003430:	2b00      	cmp	r3, #0
 8003432:	d0e7      	beq.n	8003404 <HAL_RCC_OscConfig+0x290>
 8003434:	e014      	b.n	8003460 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003436:	f7fd fdf7 	bl	8001028 <HAL_GetTick>
 800343a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800343c:	e008      	b.n	8003450 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800343e:	f7fd fdf3 	bl	8001028 <HAL_GetTick>
 8003442:	4602      	mov	r2, r0
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	1ad3      	subs	r3, r2, r3
 8003448:	2b64      	cmp	r3, #100	; 0x64
 800344a:	d901      	bls.n	8003450 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 800344c:	2303      	movs	r3, #3
 800344e:	e238      	b.n	80038c2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003450:	4ba4      	ldr	r3, [pc, #656]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003458:	2b00      	cmp	r3, #0
 800345a:	d1f0      	bne.n	800343e <HAL_RCC_OscConfig+0x2ca>
 800345c:	e000      	b.n	8003460 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800345e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 0302 	and.w	r3, r3, #2
 8003468:	2b00      	cmp	r3, #0
 800346a:	d060      	beq.n	800352e <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	2b04      	cmp	r3, #4
 8003470:	d005      	beq.n	800347e <HAL_RCC_OscConfig+0x30a>
 8003472:	69bb      	ldr	r3, [r7, #24]
 8003474:	2b0c      	cmp	r3, #12
 8003476:	d119      	bne.n	80034ac <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	2b02      	cmp	r3, #2
 800347c:	d116      	bne.n	80034ac <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800347e:	4b99      	ldr	r3, [pc, #612]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003486:	2b00      	cmp	r3, #0
 8003488:	d005      	beq.n	8003496 <HAL_RCC_OscConfig+0x322>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	68db      	ldr	r3, [r3, #12]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d101      	bne.n	8003496 <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	e215      	b.n	80038c2 <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003496:	4993      	ldr	r1, [pc, #588]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 8003498:	4b92      	ldr	r3, [pc, #584]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	691b      	ldr	r3, [r3, #16]
 80034a4:	061b      	lsls	r3, r3, #24
 80034a6:	4313      	orrs	r3, r2
 80034a8:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034aa:	e040      	b.n	800352e <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	68db      	ldr	r3, [r3, #12]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d023      	beq.n	80034fc <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80034b4:	4a8b      	ldr	r2, [pc, #556]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 80034b6:	4b8b      	ldr	r3, [pc, #556]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034c0:	f7fd fdb2 	bl	8001028 <HAL_GetTick>
 80034c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034c6:	e008      	b.n	80034da <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034c8:	f7fd fdae 	bl	8001028 <HAL_GetTick>
 80034cc:	4602      	mov	r2, r0
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	2b02      	cmp	r3, #2
 80034d4:	d901      	bls.n	80034da <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 80034d6:	2303      	movs	r3, #3
 80034d8:	e1f3      	b.n	80038c2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034da:	4b82      	ldr	r3, [pc, #520]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d0f0      	beq.n	80034c8 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034e6:	497f      	ldr	r1, [pc, #508]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 80034e8:	4b7e      	ldr	r3, [pc, #504]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	691b      	ldr	r3, [r3, #16]
 80034f4:	061b      	lsls	r3, r3, #24
 80034f6:	4313      	orrs	r3, r2
 80034f8:	604b      	str	r3, [r1, #4]
 80034fa:	e018      	b.n	800352e <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034fc:	4a79      	ldr	r2, [pc, #484]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 80034fe:	4b79      	ldr	r3, [pc, #484]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003506:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003508:	f7fd fd8e 	bl	8001028 <HAL_GetTick>
 800350c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800350e:	e008      	b.n	8003522 <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003510:	f7fd fd8a 	bl	8001028 <HAL_GetTick>
 8003514:	4602      	mov	r2, r0
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	2b02      	cmp	r3, #2
 800351c:	d901      	bls.n	8003522 <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 800351e:	2303      	movs	r3, #3
 8003520:	e1cf      	b.n	80038c2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003522:	4b70      	ldr	r3, [pc, #448]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800352a:	2b00      	cmp	r3, #0
 800352c:	d1f0      	bne.n	8003510 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f003 0308 	and.w	r3, r3, #8
 8003536:	2b00      	cmp	r3, #0
 8003538:	d03c      	beq.n	80035b4 <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	695b      	ldr	r3, [r3, #20]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d01c      	beq.n	800357c <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003542:	4a68      	ldr	r2, [pc, #416]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 8003544:	4b67      	ldr	r3, [pc, #412]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 8003546:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800354a:	f043 0301 	orr.w	r3, r3, #1
 800354e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003552:	f7fd fd69 	bl	8001028 <HAL_GetTick>
 8003556:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003558:	e008      	b.n	800356c <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800355a:	f7fd fd65 	bl	8001028 <HAL_GetTick>
 800355e:	4602      	mov	r2, r0
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	2b02      	cmp	r3, #2
 8003566:	d901      	bls.n	800356c <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8003568:	2303      	movs	r3, #3
 800356a:	e1aa      	b.n	80038c2 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800356c:	4b5d      	ldr	r3, [pc, #372]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 800356e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003572:	f003 0302 	and.w	r3, r3, #2
 8003576:	2b00      	cmp	r3, #0
 8003578:	d0ef      	beq.n	800355a <HAL_RCC_OscConfig+0x3e6>
 800357a:	e01b      	b.n	80035b4 <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800357c:	4a59      	ldr	r2, [pc, #356]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 800357e:	4b59      	ldr	r3, [pc, #356]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 8003580:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003584:	f023 0301 	bic.w	r3, r3, #1
 8003588:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800358c:	f7fd fd4c 	bl	8001028 <HAL_GetTick>
 8003590:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003592:	e008      	b.n	80035a6 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003594:	f7fd fd48 	bl	8001028 <HAL_GetTick>
 8003598:	4602      	mov	r2, r0
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	1ad3      	subs	r3, r2, r3
 800359e:	2b02      	cmp	r3, #2
 80035a0:	d901      	bls.n	80035a6 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 80035a2:	2303      	movs	r3, #3
 80035a4:	e18d      	b.n	80038c2 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80035a6:	4b4f      	ldr	r3, [pc, #316]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 80035a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035ac:	f003 0302 	and.w	r3, r3, #2
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d1ef      	bne.n	8003594 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 0304 	and.w	r3, r3, #4
 80035bc:	2b00      	cmp	r3, #0
 80035be:	f000 80a5 	beq.w	800370c <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035c2:	2300      	movs	r3, #0
 80035c4:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80035c6:	4b47      	ldr	r3, [pc, #284]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 80035c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d10d      	bne.n	80035ee <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035d2:	4a44      	ldr	r2, [pc, #272]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 80035d4:	4b43      	ldr	r3, [pc, #268]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 80035d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035dc:	6593      	str	r3, [r2, #88]	; 0x58
 80035de:	4b41      	ldr	r3, [pc, #260]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 80035e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035e6:	60bb      	str	r3, [r7, #8]
 80035e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035ea:	2301      	movs	r3, #1
 80035ec:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035ee:	4b3e      	ldr	r3, [pc, #248]	; (80036e8 <HAL_RCC_OscConfig+0x574>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d118      	bne.n	800362c <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80035fa:	4a3b      	ldr	r2, [pc, #236]	; (80036e8 <HAL_RCC_OscConfig+0x574>)
 80035fc:	4b3a      	ldr	r3, [pc, #232]	; (80036e8 <HAL_RCC_OscConfig+0x574>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003604:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003606:	f7fd fd0f 	bl	8001028 <HAL_GetTick>
 800360a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800360c:	e008      	b.n	8003620 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800360e:	f7fd fd0b 	bl	8001028 <HAL_GetTick>
 8003612:	4602      	mov	r2, r0
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	1ad3      	subs	r3, r2, r3
 8003618:	2b02      	cmp	r3, #2
 800361a:	d901      	bls.n	8003620 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 800361c:	2303      	movs	r3, #3
 800361e:	e150      	b.n	80038c2 <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003620:	4b31      	ldr	r3, [pc, #196]	; (80036e8 <HAL_RCC_OscConfig+0x574>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003628:	2b00      	cmp	r3, #0
 800362a:	d0f0      	beq.n	800360e <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	689b      	ldr	r3, [r3, #8]
 8003630:	2b01      	cmp	r3, #1
 8003632:	d108      	bne.n	8003646 <HAL_RCC_OscConfig+0x4d2>
 8003634:	4a2b      	ldr	r2, [pc, #172]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 8003636:	4b2b      	ldr	r3, [pc, #172]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 8003638:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800363c:	f043 0301 	orr.w	r3, r3, #1
 8003640:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003644:	e024      	b.n	8003690 <HAL_RCC_OscConfig+0x51c>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	2b05      	cmp	r3, #5
 800364c:	d110      	bne.n	8003670 <HAL_RCC_OscConfig+0x4fc>
 800364e:	4a25      	ldr	r2, [pc, #148]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 8003650:	4b24      	ldr	r3, [pc, #144]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 8003652:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003656:	f043 0304 	orr.w	r3, r3, #4
 800365a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800365e:	4a21      	ldr	r2, [pc, #132]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 8003660:	4b20      	ldr	r3, [pc, #128]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 8003662:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003666:	f043 0301 	orr.w	r3, r3, #1
 800366a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800366e:	e00f      	b.n	8003690 <HAL_RCC_OscConfig+0x51c>
 8003670:	4a1c      	ldr	r2, [pc, #112]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 8003672:	4b1c      	ldr	r3, [pc, #112]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 8003674:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003678:	f023 0301 	bic.w	r3, r3, #1
 800367c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003680:	4a18      	ldr	r2, [pc, #96]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 8003682:	4b18      	ldr	r3, [pc, #96]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 8003684:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003688:	f023 0304 	bic.w	r3, r3, #4
 800368c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d016      	beq.n	80036c6 <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003698:	f7fd fcc6 	bl	8001028 <HAL_GetTick>
 800369c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800369e:	e00a      	b.n	80036b6 <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036a0:	f7fd fcc2 	bl	8001028 <HAL_GetTick>
 80036a4:	4602      	mov	r2, r0
 80036a6:	693b      	ldr	r3, [r7, #16]
 80036a8:	1ad3      	subs	r3, r2, r3
 80036aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d901      	bls.n	80036b6 <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 80036b2:	2303      	movs	r3, #3
 80036b4:	e105      	b.n	80038c2 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036b6:	4b0b      	ldr	r3, [pc, #44]	; (80036e4 <HAL_RCC_OscConfig+0x570>)
 80036b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036bc:	f003 0302 	and.w	r3, r3, #2
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d0ed      	beq.n	80036a0 <HAL_RCC_OscConfig+0x52c>
 80036c4:	e019      	b.n	80036fa <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036c6:	f7fd fcaf 	bl	8001028 <HAL_GetTick>
 80036ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80036cc:	e00e      	b.n	80036ec <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036ce:	f7fd fcab 	bl	8001028 <HAL_GetTick>
 80036d2:	4602      	mov	r2, r0
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	1ad3      	subs	r3, r2, r3
 80036d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80036dc:	4293      	cmp	r3, r2
 80036de:	d905      	bls.n	80036ec <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 80036e0:	2303      	movs	r3, #3
 80036e2:	e0ee      	b.n	80038c2 <HAL_RCC_OscConfig+0x74e>
 80036e4:	40021000 	.word	0x40021000
 80036e8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80036ec:	4b77      	ldr	r3, [pc, #476]	; (80038cc <HAL_RCC_OscConfig+0x758>)
 80036ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036f2:	f003 0302 	and.w	r3, r3, #2
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d1e9      	bne.n	80036ce <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80036fa:	7ffb      	ldrb	r3, [r7, #31]
 80036fc:	2b01      	cmp	r3, #1
 80036fe:	d105      	bne.n	800370c <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003700:	4a72      	ldr	r2, [pc, #456]	; (80038cc <HAL_RCC_OscConfig+0x758>)
 8003702:	4b72      	ldr	r3, [pc, #456]	; (80038cc <HAL_RCC_OscConfig+0x758>)
 8003704:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003706:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800370a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003710:	2b00      	cmp	r3, #0
 8003712:	f000 80d5 	beq.w	80038c0 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003716:	69bb      	ldr	r3, [r7, #24]
 8003718:	2b0c      	cmp	r3, #12
 800371a:	f000 808e 	beq.w	800383a <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003722:	2b02      	cmp	r3, #2
 8003724:	d15b      	bne.n	80037de <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003726:	4a69      	ldr	r2, [pc, #420]	; (80038cc <HAL_RCC_OscConfig+0x758>)
 8003728:	4b68      	ldr	r3, [pc, #416]	; (80038cc <HAL_RCC_OscConfig+0x758>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003730:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003732:	f7fd fc79 	bl	8001028 <HAL_GetTick>
 8003736:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003738:	e008      	b.n	800374c <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800373a:	f7fd fc75 	bl	8001028 <HAL_GetTick>
 800373e:	4602      	mov	r2, r0
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	1ad3      	subs	r3, r2, r3
 8003744:	2b02      	cmp	r3, #2
 8003746:	d901      	bls.n	800374c <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 8003748:	2303      	movs	r3, #3
 800374a:	e0ba      	b.n	80038c2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800374c:	4b5f      	ldr	r3, [pc, #380]	; (80038cc <HAL_RCC_OscConfig+0x758>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d1f0      	bne.n	800373a <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003758:	485c      	ldr	r0, [pc, #368]	; (80038cc <HAL_RCC_OscConfig+0x758>)
 800375a:	4b5c      	ldr	r3, [pc, #368]	; (80038cc <HAL_RCC_OscConfig+0x758>)
 800375c:	68da      	ldr	r2, [r3, #12]
 800375e:	4b5c      	ldr	r3, [pc, #368]	; (80038d0 <HAL_RCC_OscConfig+0x75c>)
 8003760:	4013      	ands	r3, r2
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003766:	687a      	ldr	r2, [r7, #4]
 8003768:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800376a:	3a01      	subs	r2, #1
 800376c:	0112      	lsls	r2, r2, #4
 800376e:	4311      	orrs	r1, r2
 8003770:	687a      	ldr	r2, [r7, #4]
 8003772:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003774:	0212      	lsls	r2, r2, #8
 8003776:	4311      	orrs	r1, r2
 8003778:	687a      	ldr	r2, [r7, #4]
 800377a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800377c:	0852      	lsrs	r2, r2, #1
 800377e:	3a01      	subs	r2, #1
 8003780:	0552      	lsls	r2, r2, #21
 8003782:	4311      	orrs	r1, r2
 8003784:	687a      	ldr	r2, [r7, #4]
 8003786:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003788:	0852      	lsrs	r2, r2, #1
 800378a:	3a01      	subs	r2, #1
 800378c:	0652      	lsls	r2, r2, #25
 800378e:	4311      	orrs	r1, r2
 8003790:	687a      	ldr	r2, [r7, #4]
 8003792:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003794:	0912      	lsrs	r2, r2, #4
 8003796:	0452      	lsls	r2, r2, #17
 8003798:	430a      	orrs	r2, r1
 800379a:	4313      	orrs	r3, r2
 800379c:	60c3      	str	r3, [r0, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800379e:	4a4b      	ldr	r2, [pc, #300]	; (80038cc <HAL_RCC_OscConfig+0x758>)
 80037a0:	4b4a      	ldr	r3, [pc, #296]	; (80038cc <HAL_RCC_OscConfig+0x758>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80037a8:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80037aa:	4a48      	ldr	r2, [pc, #288]	; (80038cc <HAL_RCC_OscConfig+0x758>)
 80037ac:	4b47      	ldr	r3, [pc, #284]	; (80038cc <HAL_RCC_OscConfig+0x758>)
 80037ae:	68db      	ldr	r3, [r3, #12]
 80037b0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80037b4:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037b6:	f7fd fc37 	bl	8001028 <HAL_GetTick>
 80037ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037bc:	e008      	b.n	80037d0 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037be:	f7fd fc33 	bl	8001028 <HAL_GetTick>
 80037c2:	4602      	mov	r2, r0
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	1ad3      	subs	r3, r2, r3
 80037c8:	2b02      	cmp	r3, #2
 80037ca:	d901      	bls.n	80037d0 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 80037cc:	2303      	movs	r3, #3
 80037ce:	e078      	b.n	80038c2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037d0:	4b3e      	ldr	r3, [pc, #248]	; (80038cc <HAL_RCC_OscConfig+0x758>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d0f0      	beq.n	80037be <HAL_RCC_OscConfig+0x64a>
 80037dc:	e070      	b.n	80038c0 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037de:	4a3b      	ldr	r2, [pc, #236]	; (80038cc <HAL_RCC_OscConfig+0x758>)
 80037e0:	4b3a      	ldr	r3, [pc, #232]	; (80038cc <HAL_RCC_OscConfig+0x758>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80037e8:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80037ea:	4b38      	ldr	r3, [pc, #224]	; (80038cc <HAL_RCC_OscConfig+0x758>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d105      	bne.n	8003802 <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80037f6:	4a35      	ldr	r2, [pc, #212]	; (80038cc <HAL_RCC_OscConfig+0x758>)
 80037f8:	4b34      	ldr	r3, [pc, #208]	; (80038cc <HAL_RCC_OscConfig+0x758>)
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	f023 0303 	bic.w	r3, r3, #3
 8003800:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003802:	4a32      	ldr	r2, [pc, #200]	; (80038cc <HAL_RCC_OscConfig+0x758>)
 8003804:	4b31      	ldr	r3, [pc, #196]	; (80038cc <HAL_RCC_OscConfig+0x758>)
 8003806:	68db      	ldr	r3, [r3, #12]
 8003808:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800380c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003810:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003812:	f7fd fc09 	bl	8001028 <HAL_GetTick>
 8003816:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003818:	e008      	b.n	800382c <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800381a:	f7fd fc05 	bl	8001028 <HAL_GetTick>
 800381e:	4602      	mov	r2, r0
 8003820:	693b      	ldr	r3, [r7, #16]
 8003822:	1ad3      	subs	r3, r2, r3
 8003824:	2b02      	cmp	r3, #2
 8003826:	d901      	bls.n	800382c <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 8003828:	2303      	movs	r3, #3
 800382a:	e04a      	b.n	80038c2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800382c:	4b27      	ldr	r3, [pc, #156]	; (80038cc <HAL_RCC_OscConfig+0x758>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003834:	2b00      	cmp	r3, #0
 8003836:	d1f0      	bne.n	800381a <HAL_RCC_OscConfig+0x6a6>
 8003838:	e042      	b.n	80038c0 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800383e:	2b01      	cmp	r3, #1
 8003840:	d101      	bne.n	8003846 <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e03d      	b.n	80038c2 <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8003846:	4b21      	ldr	r3, [pc, #132]	; (80038cc <HAL_RCC_OscConfig+0x758>)
 8003848:	68db      	ldr	r3, [r3, #12]
 800384a:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	f003 0203 	and.w	r2, r3, #3
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003856:	429a      	cmp	r2, r3
 8003858:	d130      	bne.n	80038bc <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003864:	3b01      	subs	r3, #1
 8003866:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003868:	429a      	cmp	r2, r3
 800386a:	d127      	bne.n	80038bc <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800386c:	697b      	ldr	r3, [r7, #20]
 800386e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003876:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003878:	429a      	cmp	r2, r3
 800387a:	d11f      	bne.n	80038bc <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003882:	687a      	ldr	r2, [r7, #4]
 8003884:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003886:	2a07      	cmp	r2, #7
 8003888:	bf14      	ite	ne
 800388a:	2201      	movne	r2, #1
 800388c:	2200      	moveq	r2, #0
 800388e:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003890:	4293      	cmp	r3, r2
 8003892:	d113      	bne.n	80038bc <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800389e:	085b      	lsrs	r3, r3, #1
 80038a0:	3b01      	subs	r3, #1
 80038a2:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d109      	bne.n	80038bc <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b2:	085b      	lsrs	r3, r3, #1
 80038b4:	3b01      	subs	r3, #1
 80038b6:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80038b8:	429a      	cmp	r2, r3
 80038ba:	d001      	beq.n	80038c0 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	e000      	b.n	80038c2 <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 80038c0:	2300      	movs	r3, #0
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	3720      	adds	r7, #32
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}
 80038ca:	bf00      	nop
 80038cc:	40021000 	.word	0x40021000
 80038d0:	f99d808c 	.word	0xf99d808c

080038d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b084      	sub	sp, #16
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
 80038dc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d101      	bne.n	80038e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	e0c8      	b.n	8003a7a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80038e8:	4b66      	ldr	r3, [pc, #408]	; (8003a84 <HAL_RCC_ClockConfig+0x1b0>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f003 0207 	and.w	r2, r3, #7
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	429a      	cmp	r2, r3
 80038f4:	d210      	bcs.n	8003918 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038f6:	4963      	ldr	r1, [pc, #396]	; (8003a84 <HAL_RCC_ClockConfig+0x1b0>)
 80038f8:	4b62      	ldr	r3, [pc, #392]	; (8003a84 <HAL_RCC_ClockConfig+0x1b0>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f023 0207 	bic.w	r2, r3, #7
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	4313      	orrs	r3, r2
 8003904:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003906:	4b5f      	ldr	r3, [pc, #380]	; (8003a84 <HAL_RCC_ClockConfig+0x1b0>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f003 0207 	and.w	r2, r3, #7
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	429a      	cmp	r2, r3
 8003912:	d001      	beq.n	8003918 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	e0b0      	b.n	8003a7a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f003 0301 	and.w	r3, r3, #1
 8003920:	2b00      	cmp	r3, #0
 8003922:	d04c      	beq.n	80039be <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	2b03      	cmp	r3, #3
 800392a:	d107      	bne.n	800393c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800392c:	4b56      	ldr	r3, [pc, #344]	; (8003a88 <HAL_RCC_ClockConfig+0x1b4>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003934:	2b00      	cmp	r3, #0
 8003936:	d121      	bne.n	800397c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	e09e      	b.n	8003a7a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	2b02      	cmp	r3, #2
 8003942:	d107      	bne.n	8003954 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003944:	4b50      	ldr	r3, [pc, #320]	; (8003a88 <HAL_RCC_ClockConfig+0x1b4>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800394c:	2b00      	cmp	r3, #0
 800394e:	d115      	bne.n	800397c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003950:	2301      	movs	r3, #1
 8003952:	e092      	b.n	8003a7a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d107      	bne.n	800396c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800395c:	4b4a      	ldr	r3, [pc, #296]	; (8003a88 <HAL_RCC_ClockConfig+0x1b4>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 0302 	and.w	r3, r3, #2
 8003964:	2b00      	cmp	r3, #0
 8003966:	d109      	bne.n	800397c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	e086      	b.n	8003a7a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800396c:	4b46      	ldr	r3, [pc, #280]	; (8003a88 <HAL_RCC_ClockConfig+0x1b4>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003974:	2b00      	cmp	r3, #0
 8003976:	d101      	bne.n	800397c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	e07e      	b.n	8003a7a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800397c:	4942      	ldr	r1, [pc, #264]	; (8003a88 <HAL_RCC_ClockConfig+0x1b4>)
 800397e:	4b42      	ldr	r3, [pc, #264]	; (8003a88 <HAL_RCC_ClockConfig+0x1b4>)
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	f023 0203 	bic.w	r2, r3, #3
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	4313      	orrs	r3, r2
 800398c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800398e:	f7fd fb4b 	bl	8001028 <HAL_GetTick>
 8003992:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003994:	e00a      	b.n	80039ac <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003996:	f7fd fb47 	bl	8001028 <HAL_GetTick>
 800399a:	4602      	mov	r2, r0
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	1ad3      	subs	r3, r2, r3
 80039a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d901      	bls.n	80039ac <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80039a8:	2303      	movs	r3, #3
 80039aa:	e066      	b.n	8003a7a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039ac:	4b36      	ldr	r3, [pc, #216]	; (8003a88 <HAL_RCC_ClockConfig+0x1b4>)
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	f003 020c 	and.w	r2, r3, #12
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	009b      	lsls	r3, r3, #2
 80039ba:	429a      	cmp	r2, r3
 80039bc:	d1eb      	bne.n	8003996 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f003 0302 	and.w	r3, r3, #2
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d008      	beq.n	80039dc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039ca:	492f      	ldr	r1, [pc, #188]	; (8003a88 <HAL_RCC_ClockConfig+0x1b4>)
 80039cc:	4b2e      	ldr	r3, [pc, #184]	; (8003a88 <HAL_RCC_ClockConfig+0x1b4>)
 80039ce:	689b      	ldr	r3, [r3, #8]
 80039d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	4313      	orrs	r3, r2
 80039da:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80039dc:	4b29      	ldr	r3, [pc, #164]	; (8003a84 <HAL_RCC_ClockConfig+0x1b0>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 0207 	and.w	r2, r3, #7
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	429a      	cmp	r2, r3
 80039e8:	d910      	bls.n	8003a0c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039ea:	4926      	ldr	r1, [pc, #152]	; (8003a84 <HAL_RCC_ClockConfig+0x1b0>)
 80039ec:	4b25      	ldr	r3, [pc, #148]	; (8003a84 <HAL_RCC_ClockConfig+0x1b0>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f023 0207 	bic.w	r2, r3, #7
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039fa:	4b22      	ldr	r3, [pc, #136]	; (8003a84 <HAL_RCC_ClockConfig+0x1b0>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f003 0207 	and.w	r2, r3, #7
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	429a      	cmp	r2, r3
 8003a06:	d001      	beq.n	8003a0c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	e036      	b.n	8003a7a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f003 0304 	and.w	r3, r3, #4
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d008      	beq.n	8003a2a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a18:	491b      	ldr	r1, [pc, #108]	; (8003a88 <HAL_RCC_ClockConfig+0x1b4>)
 8003a1a:	4b1b      	ldr	r3, [pc, #108]	; (8003a88 <HAL_RCC_ClockConfig+0x1b4>)
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	68db      	ldr	r3, [r3, #12]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 0308 	and.w	r3, r3, #8
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d009      	beq.n	8003a4a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a36:	4914      	ldr	r1, [pc, #80]	; (8003a88 <HAL_RCC_ClockConfig+0x1b4>)
 8003a38:	4b13      	ldr	r3, [pc, #76]	; (8003a88 <HAL_RCC_ClockConfig+0x1b4>)
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	691b      	ldr	r3, [r3, #16]
 8003a44:	00db      	lsls	r3, r3, #3
 8003a46:	4313      	orrs	r3, r2
 8003a48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003a4a:	f000 f825 	bl	8003a98 <HAL_RCC_GetSysClockFreq>
 8003a4e:	4601      	mov	r1, r0
 8003a50:	4b0d      	ldr	r3, [pc, #52]	; (8003a88 <HAL_RCC_ClockConfig+0x1b4>)
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	091b      	lsrs	r3, r3, #4
 8003a56:	f003 030f 	and.w	r3, r3, #15
 8003a5a:	4a0c      	ldr	r2, [pc, #48]	; (8003a8c <HAL_RCC_ClockConfig+0x1b8>)
 8003a5c:	5cd3      	ldrb	r3, [r2, r3]
 8003a5e:	f003 031f 	and.w	r3, r3, #31
 8003a62:	fa21 f303 	lsr.w	r3, r1, r3
 8003a66:	4a0a      	ldr	r2, [pc, #40]	; (8003a90 <HAL_RCC_ClockConfig+0x1bc>)
 8003a68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003a6a:	4b0a      	ldr	r3, [pc, #40]	; (8003a94 <HAL_RCC_ClockConfig+0x1c0>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f7fd fa8e 	bl	8000f90 <HAL_InitTick>
 8003a74:	4603      	mov	r3, r0
 8003a76:	72fb      	strb	r3, [r7, #11]

  return status;
 8003a78:	7afb      	ldrb	r3, [r7, #11]
}
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	3710      	adds	r7, #16
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd80      	pop	{r7, pc}
 8003a82:	bf00      	nop
 8003a84:	40022000 	.word	0x40022000
 8003a88:	40021000 	.word	0x40021000
 8003a8c:	080099cc 	.word	0x080099cc
 8003a90:	20000028 	.word	0x20000028
 8003a94:	20000000 	.word	0x20000000

08003a98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b089      	sub	sp, #36	; 0x24
 8003a9c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	61fb      	str	r3, [r7, #28]
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003aa6:	4b3d      	ldr	r3, [pc, #244]	; (8003b9c <HAL_RCC_GetSysClockFreq+0x104>)
 8003aa8:	689b      	ldr	r3, [r3, #8]
 8003aaa:	f003 030c 	and.w	r3, r3, #12
 8003aae:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ab0:	4b3a      	ldr	r3, [pc, #232]	; (8003b9c <HAL_RCC_GetSysClockFreq+0x104>)
 8003ab2:	68db      	ldr	r3, [r3, #12]
 8003ab4:	f003 0303 	and.w	r3, r3, #3
 8003ab8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d005      	beq.n	8003acc <HAL_RCC_GetSysClockFreq+0x34>
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	2b0c      	cmp	r3, #12
 8003ac4:	d121      	bne.n	8003b0a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2b01      	cmp	r3, #1
 8003aca:	d11e      	bne.n	8003b0a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003acc:	4b33      	ldr	r3, [pc, #204]	; (8003b9c <HAL_RCC_GetSysClockFreq+0x104>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 0308 	and.w	r3, r3, #8
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d107      	bne.n	8003ae8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003ad8:	4b30      	ldr	r3, [pc, #192]	; (8003b9c <HAL_RCC_GetSysClockFreq+0x104>)
 8003ada:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ade:	0a1b      	lsrs	r3, r3, #8
 8003ae0:	f003 030f 	and.w	r3, r3, #15
 8003ae4:	61fb      	str	r3, [r7, #28]
 8003ae6:	e005      	b.n	8003af4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003ae8:	4b2c      	ldr	r3, [pc, #176]	; (8003b9c <HAL_RCC_GetSysClockFreq+0x104>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	091b      	lsrs	r3, r3, #4
 8003aee:	f003 030f 	and.w	r3, r3, #15
 8003af2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003af4:	4a2a      	ldr	r2, [pc, #168]	; (8003ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003af6:	69fb      	ldr	r3, [r7, #28]
 8003af8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003afc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d10d      	bne.n	8003b20 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003b04:	69fb      	ldr	r3, [r7, #28]
 8003b06:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b08:	e00a      	b.n	8003b20 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	2b04      	cmp	r3, #4
 8003b0e:	d102      	bne.n	8003b16 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003b10:	4b24      	ldr	r3, [pc, #144]	; (8003ba4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003b12:	61bb      	str	r3, [r7, #24]
 8003b14:	e004      	b.n	8003b20 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	2b08      	cmp	r3, #8
 8003b1a:	d101      	bne.n	8003b20 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003b1c:	4b22      	ldr	r3, [pc, #136]	; (8003ba8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003b1e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003b20:	693b      	ldr	r3, [r7, #16]
 8003b22:	2b0c      	cmp	r3, #12
 8003b24:	d133      	bne.n	8003b8e <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b26:	4b1d      	ldr	r3, [pc, #116]	; (8003b9c <HAL_RCC_GetSysClockFreq+0x104>)
 8003b28:	68db      	ldr	r3, [r3, #12]
 8003b2a:	f003 0303 	and.w	r3, r3, #3
 8003b2e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003b30:	68bb      	ldr	r3, [r7, #8]
 8003b32:	2b02      	cmp	r3, #2
 8003b34:	d002      	beq.n	8003b3c <HAL_RCC_GetSysClockFreq+0xa4>
 8003b36:	2b03      	cmp	r3, #3
 8003b38:	d003      	beq.n	8003b42 <HAL_RCC_GetSysClockFreq+0xaa>
 8003b3a:	e005      	b.n	8003b48 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003b3c:	4b19      	ldr	r3, [pc, #100]	; (8003ba4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003b3e:	617b      	str	r3, [r7, #20]
      break;
 8003b40:	e005      	b.n	8003b4e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003b42:	4b19      	ldr	r3, [pc, #100]	; (8003ba8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003b44:	617b      	str	r3, [r7, #20]
      break;
 8003b46:	e002      	b.n	8003b4e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003b48:	69fb      	ldr	r3, [r7, #28]
 8003b4a:	617b      	str	r3, [r7, #20]
      break;
 8003b4c:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b4e:	4b13      	ldr	r3, [pc, #76]	; (8003b9c <HAL_RCC_GetSysClockFreq+0x104>)
 8003b50:	68db      	ldr	r3, [r3, #12]
 8003b52:	091b      	lsrs	r3, r3, #4
 8003b54:	f003 0307 	and.w	r3, r3, #7
 8003b58:	3301      	adds	r3, #1
 8003b5a:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003b5c:	4b0f      	ldr	r3, [pc, #60]	; (8003b9c <HAL_RCC_GetSysClockFreq+0x104>)
 8003b5e:	68db      	ldr	r3, [r3, #12]
 8003b60:	0a1b      	lsrs	r3, r3, #8
 8003b62:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b66:	697a      	ldr	r2, [r7, #20]
 8003b68:	fb02 f203 	mul.w	r2, r2, r3
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b72:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003b74:	4b09      	ldr	r3, [pc, #36]	; (8003b9c <HAL_RCC_GetSysClockFreq+0x104>)
 8003b76:	68db      	ldr	r3, [r3, #12]
 8003b78:	0e5b      	lsrs	r3, r3, #25
 8003b7a:	f003 0303 	and.w	r3, r3, #3
 8003b7e:	3301      	adds	r3, #1
 8003b80:	005b      	lsls	r3, r3, #1
 8003b82:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003b84:	697a      	ldr	r2, [r7, #20]
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b8c:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003b8e:	69bb      	ldr	r3, [r7, #24]
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	3724      	adds	r7, #36	; 0x24
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr
 8003b9c:	40021000 	.word	0x40021000
 8003ba0:	080099e4 	.word	0x080099e4
 8003ba4:	00f42400 	.word	0x00f42400
 8003ba8:	007a1200 	.word	0x007a1200

08003bac <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bac:	b480      	push	{r7}
 8003bae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bb0:	4b03      	ldr	r3, [pc, #12]	; (8003bc0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
}
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbc:	4770      	bx	lr
 8003bbe:	bf00      	nop
 8003bc0:	20000028 	.word	0x20000028

08003bc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003bc8:	f7ff fff0 	bl	8003bac <HAL_RCC_GetHCLKFreq>
 8003bcc:	4601      	mov	r1, r0
 8003bce:	4b06      	ldr	r3, [pc, #24]	; (8003be8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	0a1b      	lsrs	r3, r3, #8
 8003bd4:	f003 0307 	and.w	r3, r3, #7
 8003bd8:	4a04      	ldr	r2, [pc, #16]	; (8003bec <HAL_RCC_GetPCLK1Freq+0x28>)
 8003bda:	5cd3      	ldrb	r3, [r2, r3]
 8003bdc:	f003 031f 	and.w	r3, r3, #31
 8003be0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	bd80      	pop	{r7, pc}
 8003be8:	40021000 	.word	0x40021000
 8003bec:	080099dc 	.word	0x080099dc

08003bf0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003bf4:	f7ff ffda 	bl	8003bac <HAL_RCC_GetHCLKFreq>
 8003bf8:	4601      	mov	r1, r0
 8003bfa:	4b06      	ldr	r3, [pc, #24]	; (8003c14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	0adb      	lsrs	r3, r3, #11
 8003c00:	f003 0307 	and.w	r3, r3, #7
 8003c04:	4a04      	ldr	r2, [pc, #16]	; (8003c18 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003c06:	5cd3      	ldrb	r3, [r2, r3]
 8003c08:	f003 031f 	and.w	r3, r3, #31
 8003c0c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	bd80      	pop	{r7, pc}
 8003c14:	40021000 	.word	0x40021000
 8003c18:	080099dc 	.word	0x080099dc

08003c1c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b086      	sub	sp, #24
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003c24:	2300      	movs	r3, #0
 8003c26:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003c28:	4b2a      	ldr	r3, [pc, #168]	; (8003cd4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d003      	beq.n	8003c3c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003c34:	f7ff fa3a 	bl	80030ac <HAL_PWREx_GetVoltageRange>
 8003c38:	6178      	str	r0, [r7, #20]
 8003c3a:	e014      	b.n	8003c66 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003c3c:	4a25      	ldr	r2, [pc, #148]	; (8003cd4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c3e:	4b25      	ldr	r3, [pc, #148]	; (8003cd4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c46:	6593      	str	r3, [r2, #88]	; 0x58
 8003c48:	4b22      	ldr	r3, [pc, #136]	; (8003cd4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c50:	60fb      	str	r3, [r7, #12]
 8003c52:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003c54:	f7ff fa2a 	bl	80030ac <HAL_PWREx_GetVoltageRange>
 8003c58:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003c5a:	4a1e      	ldr	r2, [pc, #120]	; (8003cd4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c5c:	4b1d      	ldr	r3, [pc, #116]	; (8003cd4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c60:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c64:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c6c:	d10b      	bne.n	8003c86 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2b80      	cmp	r3, #128	; 0x80
 8003c72:	d919      	bls.n	8003ca8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2ba0      	cmp	r3, #160	; 0xa0
 8003c78:	d902      	bls.n	8003c80 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003c7a:	2302      	movs	r3, #2
 8003c7c:	613b      	str	r3, [r7, #16]
 8003c7e:	e013      	b.n	8003ca8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003c80:	2301      	movs	r3, #1
 8003c82:	613b      	str	r3, [r7, #16]
 8003c84:	e010      	b.n	8003ca8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2b80      	cmp	r3, #128	; 0x80
 8003c8a:	d902      	bls.n	8003c92 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003c8c:	2303      	movs	r3, #3
 8003c8e:	613b      	str	r3, [r7, #16]
 8003c90:	e00a      	b.n	8003ca8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2b80      	cmp	r3, #128	; 0x80
 8003c96:	d102      	bne.n	8003c9e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003c98:	2302      	movs	r3, #2
 8003c9a:	613b      	str	r3, [r7, #16]
 8003c9c:	e004      	b.n	8003ca8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2b70      	cmp	r3, #112	; 0x70
 8003ca2:	d101      	bne.n	8003ca8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003ca8:	490b      	ldr	r1, [pc, #44]	; (8003cd8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003caa:	4b0b      	ldr	r3, [pc, #44]	; (8003cd8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f023 0207 	bic.w	r2, r3, #7
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003cb8:	4b07      	ldr	r3, [pc, #28]	; (8003cd8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f003 0207 	and.w	r2, r3, #7
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	429a      	cmp	r2, r3
 8003cc4:	d001      	beq.n	8003cca <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e000      	b.n	8003ccc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003cca:	2300      	movs	r3, #0
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3718      	adds	r7, #24
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	40021000 	.word	0x40021000
 8003cd8:	40022000 	.word	0x40022000

08003cdc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b086      	sub	sp, #24
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003ce8:	2300      	movs	r3, #0
 8003cea:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d03f      	beq.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003cfc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d00:	d01c      	beq.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x60>
 8003d02:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d06:	d802      	bhi.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x32>
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d00e      	beq.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8003d0c:	e01f      	b.n	8003d4e <HAL_RCCEx_PeriphCLKConfig+0x72>
 8003d0e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003d12:	d003      	beq.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x40>
 8003d14:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003d18:	d01c      	beq.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8003d1a:	e018      	b.n	8003d4e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003d1c:	4a85      	ldr	r2, [pc, #532]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003d1e:	4b85      	ldr	r3, [pc, #532]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003d20:	68db      	ldr	r3, [r3, #12]
 8003d22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d26:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d28:	e015      	b.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	3304      	adds	r3, #4
 8003d2e:	2100      	movs	r1, #0
 8003d30:	4618      	mov	r0, r3
 8003d32:	f000 fab9 	bl	80042a8 <RCCEx_PLLSAI1_Config>
 8003d36:	4603      	mov	r3, r0
 8003d38:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d3a:	e00c      	b.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	3320      	adds	r3, #32
 8003d40:	2100      	movs	r1, #0
 8003d42:	4618      	mov	r0, r3
 8003d44:	f000 fba0 	bl	8004488 <RCCEx_PLLSAI2_Config>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d4c:	e003      	b.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	74fb      	strb	r3, [r7, #19]
      break;
 8003d52:	e000      	b.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8003d54:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d56:	7cfb      	ldrb	r3, [r7, #19]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d10b      	bne.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003d5c:	4975      	ldr	r1, [pc, #468]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003d5e:	4b75      	ldr	r3, [pc, #468]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003d60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d64:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003d72:	e001      	b.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d74:	7cfb      	ldrb	r3, [r7, #19]
 8003d76:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d03f      	beq.n	8003e04 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003d88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003d8c:	d01c      	beq.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003d8e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003d92:	d802      	bhi.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d00e      	beq.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8003d98:	e01f      	b.n	8003dda <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003d9a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003d9e:	d003      	beq.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8003da0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003da4:	d01c      	beq.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8003da6:	e018      	b.n	8003dda <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003da8:	4a62      	ldr	r2, [pc, #392]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003daa:	4b62      	ldr	r3, [pc, #392]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003dac:	68db      	ldr	r3, [r3, #12]
 8003dae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003db2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003db4:	e015      	b.n	8003de2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	3304      	adds	r3, #4
 8003dba:	2100      	movs	r1, #0
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	f000 fa73 	bl	80042a8 <RCCEx_PLLSAI1_Config>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003dc6:	e00c      	b.n	8003de2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	3320      	adds	r3, #32
 8003dcc:	2100      	movs	r1, #0
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f000 fb5a 	bl	8004488 <RCCEx_PLLSAI2_Config>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003dd8:	e003      	b.n	8003de2 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	74fb      	strb	r3, [r7, #19]
      break;
 8003dde:	e000      	b.n	8003de2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8003de0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003de2:	7cfb      	ldrb	r3, [r7, #19]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d10b      	bne.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003de8:	4952      	ldr	r1, [pc, #328]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003dea:	4b52      	ldr	r3, [pc, #328]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003df0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003dfe:	e001      	b.n	8003e04 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e00:	7cfb      	ldrb	r3, [r7, #19]
 8003e02:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	f000 80a0 	beq.w	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e12:	2300      	movs	r3, #0
 8003e14:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003e16:	4b47      	ldr	r3, [pc, #284]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003e18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d101      	bne.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8003e22:	2301      	movs	r3, #1
 8003e24:	e000      	b.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8003e26:	2300      	movs	r3, #0
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d00d      	beq.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e2c:	4a41      	ldr	r2, [pc, #260]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003e2e:	4b41      	ldr	r3, [pc, #260]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003e30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e36:	6593      	str	r3, [r2, #88]	; 0x58
 8003e38:	4b3e      	ldr	r3, [pc, #248]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003e3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e40:	60bb      	str	r3, [r7, #8]
 8003e42:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e44:	2301      	movs	r3, #1
 8003e46:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e48:	4a3b      	ldr	r2, [pc, #236]	; (8003f38 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003e4a:	4b3b      	ldr	r3, [pc, #236]	; (8003f38 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e52:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e54:	f7fd f8e8 	bl	8001028 <HAL_GetTick>
 8003e58:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003e5a:	e009      	b.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e5c:	f7fd f8e4 	bl	8001028 <HAL_GetTick>
 8003e60:	4602      	mov	r2, r0
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	1ad3      	subs	r3, r2, r3
 8003e66:	2b02      	cmp	r3, #2
 8003e68:	d902      	bls.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	74fb      	strb	r3, [r7, #19]
        break;
 8003e6e:	e005      	b.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003e70:	4b31      	ldr	r3, [pc, #196]	; (8003f38 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d0ef      	beq.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8003e7c:	7cfb      	ldrb	r3, [r7, #19]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d15c      	bne.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003e82:	4b2c      	ldr	r3, [pc, #176]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003e84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e88:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e8c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d01f      	beq.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d019      	beq.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003ea0:	4b24      	ldr	r3, [pc, #144]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003ea2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ea6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003eaa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003eac:	4a21      	ldr	r2, [pc, #132]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003eae:	4b21      	ldr	r3, [pc, #132]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003eb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003eb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003eb8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003ebc:	4a1d      	ldr	r2, [pc, #116]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003ebe:	4b1d      	ldr	r3, [pc, #116]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003ec0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ec4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ec8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003ecc:	4a19      	ldr	r2, [pc, #100]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	f003 0301 	and.w	r3, r3, #1
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d016      	beq.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ede:	f7fd f8a3 	bl	8001028 <HAL_GetTick>
 8003ee2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ee4:	e00b      	b.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ee6:	f7fd f89f 	bl	8001028 <HAL_GetTick>
 8003eea:	4602      	mov	r2, r0
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	1ad3      	subs	r3, r2, r3
 8003ef0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d902      	bls.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8003ef8:	2303      	movs	r3, #3
 8003efa:	74fb      	strb	r3, [r7, #19]
            break;
 8003efc:	e006      	b.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003efe:	4b0d      	ldr	r3, [pc, #52]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003f00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f04:	f003 0302 	and.w	r3, r3, #2
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d0ec      	beq.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8003f0c:	7cfb      	ldrb	r3, [r7, #19]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d10c      	bne.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f12:	4908      	ldr	r1, [pc, #32]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003f14:	4b07      	ldr	r3, [pc, #28]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003f16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f1a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f24:	4313      	orrs	r3, r2
 8003f26:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003f2a:	e009      	b.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003f2c:	7cfb      	ldrb	r3, [r7, #19]
 8003f2e:	74bb      	strb	r3, [r7, #18]
 8003f30:	e006      	b.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8003f32:	bf00      	nop
 8003f34:	40021000 	.word	0x40021000
 8003f38:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f3c:	7cfb      	ldrb	r3, [r7, #19]
 8003f3e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f40:	7c7b      	ldrb	r3, [r7, #17]
 8003f42:	2b01      	cmp	r3, #1
 8003f44:	d105      	bne.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f46:	4a9e      	ldr	r2, [pc, #632]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003f48:	4b9d      	ldr	r3, [pc, #628]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003f4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f4c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f50:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 0301 	and.w	r3, r3, #1
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d00a      	beq.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003f5e:	4998      	ldr	r1, [pc, #608]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003f60:	4b97      	ldr	r3, [pc, #604]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f66:	f023 0203 	bic.w	r2, r3, #3
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f003 0302 	and.w	r3, r3, #2
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d00a      	beq.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003f80:	498f      	ldr	r1, [pc, #572]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003f82:	4b8f      	ldr	r3, [pc, #572]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f88:	f023 020c 	bic.w	r2, r3, #12
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f90:	4313      	orrs	r3, r2
 8003f92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0304 	and.w	r3, r3, #4
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d00a      	beq.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003fa2:	4987      	ldr	r1, [pc, #540]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003fa4:	4b86      	ldr	r3, [pc, #536]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003faa:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f003 0308 	and.w	r3, r3, #8
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d00a      	beq.n	8003fda <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003fc4:	497e      	ldr	r1, [pc, #504]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003fc6:	4b7e      	ldr	r3, [pc, #504]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003fc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fcc:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f003 0310 	and.w	r3, r3, #16
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d00a      	beq.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003fe6:	4976      	ldr	r1, [pc, #472]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003fe8:	4b75      	ldr	r3, [pc, #468]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fee:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f003 0320 	and.w	r3, r3, #32
 8004004:	2b00      	cmp	r3, #0
 8004006:	d00a      	beq.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004008:	496d      	ldr	r1, [pc, #436]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800400a:	4b6d      	ldr	r3, [pc, #436]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800400c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004010:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004018:	4313      	orrs	r3, r2
 800401a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004026:	2b00      	cmp	r3, #0
 8004028:	d00a      	beq.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800402a:	4965      	ldr	r1, [pc, #404]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800402c:	4b64      	ldr	r3, [pc, #400]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800402e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004032:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800403a:	4313      	orrs	r3, r2
 800403c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004048:	2b00      	cmp	r3, #0
 800404a:	d00a      	beq.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800404c:	495c      	ldr	r1, [pc, #368]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800404e:	4b5c      	ldr	r3, [pc, #368]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004050:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004054:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800405c:	4313      	orrs	r3, r2
 800405e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800406a:	2b00      	cmp	r3, #0
 800406c:	d00a      	beq.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800406e:	4954      	ldr	r1, [pc, #336]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004070:	4b53      	ldr	r3, [pc, #332]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004072:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004076:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800407e:	4313      	orrs	r3, r2
 8004080:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800408c:	2b00      	cmp	r3, #0
 800408e:	d00a      	beq.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004090:	494b      	ldr	r1, [pc, #300]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004092:	4b4b      	ldr	r3, [pc, #300]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004094:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004098:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040a0:	4313      	orrs	r3, r2
 80040a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d00a      	beq.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80040b2:	4943      	ldr	r1, [pc, #268]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80040b4:	4b42      	ldr	r3, [pc, #264]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80040b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040ba:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040c2:	4313      	orrs	r3, r2
 80040c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d028      	beq.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80040d4:	493a      	ldr	r1, [pc, #232]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80040d6:	4b3a      	ldr	r3, [pc, #232]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80040d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040dc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80040e4:	4313      	orrs	r3, r2
 80040e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80040ee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80040f2:	d106      	bne.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040f4:	4a32      	ldr	r2, [pc, #200]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80040f6:	4b32      	ldr	r3, [pc, #200]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80040f8:	68db      	ldr	r3, [r3, #12]
 80040fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80040fe:	60d3      	str	r3, [r2, #12]
 8004100:	e011      	b.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004106:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800410a:	d10c      	bne.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	3304      	adds	r3, #4
 8004110:	2101      	movs	r1, #1
 8004112:	4618      	mov	r0, r3
 8004114:	f000 f8c8 	bl	80042a8 <RCCEx_PLLSAI1_Config>
 8004118:	4603      	mov	r3, r0
 800411a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800411c:	7cfb      	ldrb	r3, [r7, #19]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d001      	beq.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8004122:	7cfb      	ldrb	r3, [r7, #19]
 8004124:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800412e:	2b00      	cmp	r3, #0
 8004130:	d028      	beq.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004132:	4923      	ldr	r1, [pc, #140]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004134:	4b22      	ldr	r3, [pc, #136]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004136:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800413a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004142:	4313      	orrs	r3, r2
 8004144:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800414c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004150:	d106      	bne.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004152:	4a1b      	ldr	r2, [pc, #108]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004154:	4b1a      	ldr	r3, [pc, #104]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004156:	68db      	ldr	r3, [r3, #12]
 8004158:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800415c:	60d3      	str	r3, [r2, #12]
 800415e:	e011      	b.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004164:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004168:	d10c      	bne.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	3304      	adds	r3, #4
 800416e:	2101      	movs	r1, #1
 8004170:	4618      	mov	r0, r3
 8004172:	f000 f899 	bl	80042a8 <RCCEx_PLLSAI1_Config>
 8004176:	4603      	mov	r3, r0
 8004178:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800417a:	7cfb      	ldrb	r3, [r7, #19]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d001      	beq.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8004180:	7cfb      	ldrb	r3, [r7, #19]
 8004182:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800418c:	2b00      	cmp	r3, #0
 800418e:	d02b      	beq.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004190:	490b      	ldr	r1, [pc, #44]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004192:	4b0b      	ldr	r3, [pc, #44]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004194:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004198:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041a0:	4313      	orrs	r3, r2
 80041a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041aa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80041ae:	d109      	bne.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041b0:	4a03      	ldr	r2, [pc, #12]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80041b2:	4b03      	ldr	r3, [pc, #12]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80041b4:	68db      	ldr	r3, [r3, #12]
 80041b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80041ba:	60d3      	str	r3, [r2, #12]
 80041bc:	e014      	b.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80041be:	bf00      	nop
 80041c0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041c8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80041cc:	d10c      	bne.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	3304      	adds	r3, #4
 80041d2:	2101      	movs	r1, #1
 80041d4:	4618      	mov	r0, r3
 80041d6:	f000 f867 	bl	80042a8 <RCCEx_PLLSAI1_Config>
 80041da:	4603      	mov	r3, r0
 80041dc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80041de:	7cfb      	ldrb	r3, [r7, #19]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d001      	beq.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 80041e4:	7cfb      	ldrb	r3, [r7, #19]
 80041e6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d02f      	beq.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80041f4:	492b      	ldr	r1, [pc, #172]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80041f6:	4b2b      	ldr	r3, [pc, #172]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80041f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041fc:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004204:	4313      	orrs	r3, r2
 8004206:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800420e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004212:	d10d      	bne.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	3304      	adds	r3, #4
 8004218:	2102      	movs	r1, #2
 800421a:	4618      	mov	r0, r3
 800421c:	f000 f844 	bl	80042a8 <RCCEx_PLLSAI1_Config>
 8004220:	4603      	mov	r3, r0
 8004222:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004224:	7cfb      	ldrb	r3, [r7, #19]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d014      	beq.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 800422a:	7cfb      	ldrb	r3, [r7, #19]
 800422c:	74bb      	strb	r3, [r7, #18]
 800422e:	e011      	b.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004234:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004238:	d10c      	bne.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	3320      	adds	r3, #32
 800423e:	2102      	movs	r1, #2
 8004240:	4618      	mov	r0, r3
 8004242:	f000 f921 	bl	8004488 <RCCEx_PLLSAI2_Config>
 8004246:	4603      	mov	r3, r0
 8004248:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800424a:	7cfb      	ldrb	r3, [r7, #19]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d001      	beq.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8004250:	7cfb      	ldrb	r3, [r7, #19]
 8004252:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800425c:	2b00      	cmp	r3, #0
 800425e:	d00a      	beq.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004260:	4910      	ldr	r1, [pc, #64]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004262:	4b10      	ldr	r3, [pc, #64]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004264:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004268:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004270:	4313      	orrs	r3, r2
 8004272:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800427e:	2b00      	cmp	r3, #0
 8004280:	d00b      	beq.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004282:	4908      	ldr	r1, [pc, #32]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004284:	4b07      	ldr	r3, [pc, #28]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004286:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800428a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004294:	4313      	orrs	r3, r2
 8004296:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800429a:	7cbb      	ldrb	r3, [r7, #18]
}
 800429c:	4618      	mov	r0, r3
 800429e:	3718      	adds	r7, #24
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bd80      	pop	{r7, pc}
 80042a4:	40021000 	.word	0x40021000

080042a8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b084      	sub	sp, #16
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
 80042b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80042b2:	2300      	movs	r3, #0
 80042b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80042b6:	4b73      	ldr	r3, [pc, #460]	; (8004484 <RCCEx_PLLSAI1_Config+0x1dc>)
 80042b8:	68db      	ldr	r3, [r3, #12]
 80042ba:	f003 0303 	and.w	r3, r3, #3
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d018      	beq.n	80042f4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80042c2:	4b70      	ldr	r3, [pc, #448]	; (8004484 <RCCEx_PLLSAI1_Config+0x1dc>)
 80042c4:	68db      	ldr	r3, [r3, #12]
 80042c6:	f003 0203 	and.w	r2, r3, #3
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	429a      	cmp	r2, r3
 80042d0:	d10d      	bne.n	80042ee <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
       ||
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d009      	beq.n	80042ee <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80042da:	4b6a      	ldr	r3, [pc, #424]	; (8004484 <RCCEx_PLLSAI1_Config+0x1dc>)
 80042dc:	68db      	ldr	r3, [r3, #12]
 80042de:	091b      	lsrs	r3, r3, #4
 80042e0:	f003 0307 	and.w	r3, r3, #7
 80042e4:	1c5a      	adds	r2, r3, #1
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	685b      	ldr	r3, [r3, #4]
       ||
 80042ea:	429a      	cmp	r2, r3
 80042ec:	d044      	beq.n	8004378 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80042ee:	2301      	movs	r3, #1
 80042f0:	73fb      	strb	r3, [r7, #15]
 80042f2:	e041      	b.n	8004378 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	2b02      	cmp	r3, #2
 80042fa:	d00c      	beq.n	8004316 <RCCEx_PLLSAI1_Config+0x6e>
 80042fc:	2b03      	cmp	r3, #3
 80042fe:	d013      	beq.n	8004328 <RCCEx_PLLSAI1_Config+0x80>
 8004300:	2b01      	cmp	r3, #1
 8004302:	d120      	bne.n	8004346 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004304:	4b5f      	ldr	r3, [pc, #380]	; (8004484 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 0302 	and.w	r3, r3, #2
 800430c:	2b00      	cmp	r3, #0
 800430e:	d11d      	bne.n	800434c <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004314:	e01a      	b.n	800434c <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004316:	4b5b      	ldr	r3, [pc, #364]	; (8004484 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800431e:	2b00      	cmp	r3, #0
 8004320:	d116      	bne.n	8004350 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004326:	e013      	b.n	8004350 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004328:	4b56      	ldr	r3, [pc, #344]	; (8004484 <RCCEx_PLLSAI1_Config+0x1dc>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004330:	2b00      	cmp	r3, #0
 8004332:	d10f      	bne.n	8004354 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004334:	4b53      	ldr	r3, [pc, #332]	; (8004484 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800433c:	2b00      	cmp	r3, #0
 800433e:	d109      	bne.n	8004354 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004344:	e006      	b.n	8004354 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	73fb      	strb	r3, [r7, #15]
      break;
 800434a:	e004      	b.n	8004356 <RCCEx_PLLSAI1_Config+0xae>
      break;
 800434c:	bf00      	nop
 800434e:	e002      	b.n	8004356 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004350:	bf00      	nop
 8004352:	e000      	b.n	8004356 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004354:	bf00      	nop
    }

    if(status == HAL_OK)
 8004356:	7bfb      	ldrb	r3, [r7, #15]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d10d      	bne.n	8004378 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800435c:	4849      	ldr	r0, [pc, #292]	; (8004484 <RCCEx_PLLSAI1_Config+0x1dc>)
 800435e:	4b49      	ldr	r3, [pc, #292]	; (8004484 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004360:	68db      	ldr	r3, [r3, #12]
 8004362:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6819      	ldr	r1, [r3, #0]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	3b01      	subs	r3, #1
 8004370:	011b      	lsls	r3, r3, #4
 8004372:	430b      	orrs	r3, r1
 8004374:	4313      	orrs	r3, r2
 8004376:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004378:	7bfb      	ldrb	r3, [r7, #15]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d17d      	bne.n	800447a <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800437e:	4a41      	ldr	r2, [pc, #260]	; (8004484 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004380:	4b40      	ldr	r3, [pc, #256]	; (8004484 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004388:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800438a:	f7fc fe4d 	bl	8001028 <HAL_GetTick>
 800438e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004390:	e009      	b.n	80043a6 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004392:	f7fc fe49 	bl	8001028 <HAL_GetTick>
 8004396:	4602      	mov	r2, r0
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	1ad3      	subs	r3, r2, r3
 800439c:	2b02      	cmp	r3, #2
 800439e:	d902      	bls.n	80043a6 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80043a0:	2303      	movs	r3, #3
 80043a2:	73fb      	strb	r3, [r7, #15]
        break;
 80043a4:	e005      	b.n	80043b2 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80043a6:	4b37      	ldr	r3, [pc, #220]	; (8004484 <RCCEx_PLLSAI1_Config+0x1dc>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d1ef      	bne.n	8004392 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80043b2:	7bfb      	ldrb	r3, [r7, #15]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d160      	bne.n	800447a <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d111      	bne.n	80043e2 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80043be:	4831      	ldr	r0, [pc, #196]	; (8004484 <RCCEx_PLLSAI1_Config+0x1dc>)
 80043c0:	4b30      	ldr	r3, [pc, #192]	; (8004484 <RCCEx_PLLSAI1_Config+0x1dc>)
 80043c2:	691b      	ldr	r3, [r3, #16]
 80043c4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80043c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043cc:	687a      	ldr	r2, [r7, #4]
 80043ce:	6892      	ldr	r2, [r2, #8]
 80043d0:	0211      	lsls	r1, r2, #8
 80043d2:	687a      	ldr	r2, [r7, #4]
 80043d4:	68d2      	ldr	r2, [r2, #12]
 80043d6:	0912      	lsrs	r2, r2, #4
 80043d8:	0452      	lsls	r2, r2, #17
 80043da:	430a      	orrs	r2, r1
 80043dc:	4313      	orrs	r3, r2
 80043de:	6103      	str	r3, [r0, #16]
 80043e0:	e027      	b.n	8004432 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	d112      	bne.n	800440e <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80043e8:	4826      	ldr	r0, [pc, #152]	; (8004484 <RCCEx_PLLSAI1_Config+0x1dc>)
 80043ea:	4b26      	ldr	r3, [pc, #152]	; (8004484 <RCCEx_PLLSAI1_Config+0x1dc>)
 80043ec:	691b      	ldr	r3, [r3, #16]
 80043ee:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80043f2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80043f6:	687a      	ldr	r2, [r7, #4]
 80043f8:	6892      	ldr	r2, [r2, #8]
 80043fa:	0211      	lsls	r1, r2, #8
 80043fc:	687a      	ldr	r2, [r7, #4]
 80043fe:	6912      	ldr	r2, [r2, #16]
 8004400:	0852      	lsrs	r2, r2, #1
 8004402:	3a01      	subs	r2, #1
 8004404:	0552      	lsls	r2, r2, #21
 8004406:	430a      	orrs	r2, r1
 8004408:	4313      	orrs	r3, r2
 800440a:	6103      	str	r3, [r0, #16]
 800440c:	e011      	b.n	8004432 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800440e:	481d      	ldr	r0, [pc, #116]	; (8004484 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004410:	4b1c      	ldr	r3, [pc, #112]	; (8004484 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004412:	691b      	ldr	r3, [r3, #16]
 8004414:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004418:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800441c:	687a      	ldr	r2, [r7, #4]
 800441e:	6892      	ldr	r2, [r2, #8]
 8004420:	0211      	lsls	r1, r2, #8
 8004422:	687a      	ldr	r2, [r7, #4]
 8004424:	6952      	ldr	r2, [r2, #20]
 8004426:	0852      	lsrs	r2, r2, #1
 8004428:	3a01      	subs	r2, #1
 800442a:	0652      	lsls	r2, r2, #25
 800442c:	430a      	orrs	r2, r1
 800442e:	4313      	orrs	r3, r2
 8004430:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004432:	4a14      	ldr	r2, [pc, #80]	; (8004484 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004434:	4b13      	ldr	r3, [pc, #76]	; (8004484 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800443c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800443e:	f7fc fdf3 	bl	8001028 <HAL_GetTick>
 8004442:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004444:	e009      	b.n	800445a <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004446:	f7fc fdef 	bl	8001028 <HAL_GetTick>
 800444a:	4602      	mov	r2, r0
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	1ad3      	subs	r3, r2, r3
 8004450:	2b02      	cmp	r3, #2
 8004452:	d902      	bls.n	800445a <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8004454:	2303      	movs	r3, #3
 8004456:	73fb      	strb	r3, [r7, #15]
          break;
 8004458:	e005      	b.n	8004466 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800445a:	4b0a      	ldr	r3, [pc, #40]	; (8004484 <RCCEx_PLLSAI1_Config+0x1dc>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004462:	2b00      	cmp	r3, #0
 8004464:	d0ef      	beq.n	8004446 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8004466:	7bfb      	ldrb	r3, [r7, #15]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d106      	bne.n	800447a <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800446c:	4905      	ldr	r1, [pc, #20]	; (8004484 <RCCEx_PLLSAI1_Config+0x1dc>)
 800446e:	4b05      	ldr	r3, [pc, #20]	; (8004484 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004470:	691a      	ldr	r2, [r3, #16]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	699b      	ldr	r3, [r3, #24]
 8004476:	4313      	orrs	r3, r2
 8004478:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800447a:	7bfb      	ldrb	r3, [r7, #15]
}
 800447c:	4618      	mov	r0, r3
 800447e:	3710      	adds	r7, #16
 8004480:	46bd      	mov	sp, r7
 8004482:	bd80      	pop	{r7, pc}
 8004484:	40021000 	.word	0x40021000

08004488 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b084      	sub	sp, #16
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
 8004490:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004492:	2300      	movs	r3, #0
 8004494:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004496:	4b68      	ldr	r3, [pc, #416]	; (8004638 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004498:	68db      	ldr	r3, [r3, #12]
 800449a:	f003 0303 	and.w	r3, r3, #3
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d018      	beq.n	80044d4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80044a2:	4b65      	ldr	r3, [pc, #404]	; (8004638 <RCCEx_PLLSAI2_Config+0x1b0>)
 80044a4:	68db      	ldr	r3, [r3, #12]
 80044a6:	f003 0203 	and.w	r2, r3, #3
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	429a      	cmp	r2, r3
 80044b0:	d10d      	bne.n	80044ce <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
       ||
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d009      	beq.n	80044ce <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80044ba:	4b5f      	ldr	r3, [pc, #380]	; (8004638 <RCCEx_PLLSAI2_Config+0x1b0>)
 80044bc:	68db      	ldr	r3, [r3, #12]
 80044be:	091b      	lsrs	r3, r3, #4
 80044c0:	f003 0307 	and.w	r3, r3, #7
 80044c4:	1c5a      	adds	r2, r3, #1
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	685b      	ldr	r3, [r3, #4]
       ||
 80044ca:	429a      	cmp	r2, r3
 80044cc:	d044      	beq.n	8004558 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	73fb      	strb	r3, [r7, #15]
 80044d2:	e041      	b.n	8004558 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	2b02      	cmp	r3, #2
 80044da:	d00c      	beq.n	80044f6 <RCCEx_PLLSAI2_Config+0x6e>
 80044dc:	2b03      	cmp	r3, #3
 80044de:	d013      	beq.n	8004508 <RCCEx_PLLSAI2_Config+0x80>
 80044e0:	2b01      	cmp	r3, #1
 80044e2:	d120      	bne.n	8004526 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80044e4:	4b54      	ldr	r3, [pc, #336]	; (8004638 <RCCEx_PLLSAI2_Config+0x1b0>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 0302 	and.w	r3, r3, #2
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d11d      	bne.n	800452c <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044f4:	e01a      	b.n	800452c <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80044f6:	4b50      	ldr	r3, [pc, #320]	; (8004638 <RCCEx_PLLSAI2_Config+0x1b0>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d116      	bne.n	8004530 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004506:	e013      	b.n	8004530 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004508:	4b4b      	ldr	r3, [pc, #300]	; (8004638 <RCCEx_PLLSAI2_Config+0x1b0>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004510:	2b00      	cmp	r3, #0
 8004512:	d10f      	bne.n	8004534 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004514:	4b48      	ldr	r3, [pc, #288]	; (8004638 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800451c:	2b00      	cmp	r3, #0
 800451e:	d109      	bne.n	8004534 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8004520:	2301      	movs	r3, #1
 8004522:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004524:	e006      	b.n	8004534 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	73fb      	strb	r3, [r7, #15]
      break;
 800452a:	e004      	b.n	8004536 <RCCEx_PLLSAI2_Config+0xae>
      break;
 800452c:	bf00      	nop
 800452e:	e002      	b.n	8004536 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8004530:	bf00      	nop
 8004532:	e000      	b.n	8004536 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8004534:	bf00      	nop
    }

    if(status == HAL_OK)
 8004536:	7bfb      	ldrb	r3, [r7, #15]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d10d      	bne.n	8004558 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800453c:	483e      	ldr	r0, [pc, #248]	; (8004638 <RCCEx_PLLSAI2_Config+0x1b0>)
 800453e:	4b3e      	ldr	r3, [pc, #248]	; (8004638 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004540:	68db      	ldr	r3, [r3, #12]
 8004542:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6819      	ldr	r1, [r3, #0]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	3b01      	subs	r3, #1
 8004550:	011b      	lsls	r3, r3, #4
 8004552:	430b      	orrs	r3, r1
 8004554:	4313      	orrs	r3, r2
 8004556:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004558:	7bfb      	ldrb	r3, [r7, #15]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d167      	bne.n	800462e <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800455e:	4a36      	ldr	r2, [pc, #216]	; (8004638 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004560:	4b35      	ldr	r3, [pc, #212]	; (8004638 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004568:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800456a:	f7fc fd5d 	bl	8001028 <HAL_GetTick>
 800456e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004570:	e009      	b.n	8004586 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004572:	f7fc fd59 	bl	8001028 <HAL_GetTick>
 8004576:	4602      	mov	r2, r0
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	1ad3      	subs	r3, r2, r3
 800457c:	2b02      	cmp	r3, #2
 800457e:	d902      	bls.n	8004586 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8004580:	2303      	movs	r3, #3
 8004582:	73fb      	strb	r3, [r7, #15]
        break;
 8004584:	e005      	b.n	8004592 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004586:	4b2c      	ldr	r3, [pc, #176]	; (8004638 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800458e:	2b00      	cmp	r3, #0
 8004590:	d1ef      	bne.n	8004572 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8004592:	7bfb      	ldrb	r3, [r7, #15]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d14a      	bne.n	800462e <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d111      	bne.n	80045c2 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800459e:	4826      	ldr	r0, [pc, #152]	; (8004638 <RCCEx_PLLSAI2_Config+0x1b0>)
 80045a0:	4b25      	ldr	r3, [pc, #148]	; (8004638 <RCCEx_PLLSAI2_Config+0x1b0>)
 80045a2:	695b      	ldr	r3, [r3, #20]
 80045a4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80045a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045ac:	687a      	ldr	r2, [r7, #4]
 80045ae:	6892      	ldr	r2, [r2, #8]
 80045b0:	0211      	lsls	r1, r2, #8
 80045b2:	687a      	ldr	r2, [r7, #4]
 80045b4:	68d2      	ldr	r2, [r2, #12]
 80045b6:	0912      	lsrs	r2, r2, #4
 80045b8:	0452      	lsls	r2, r2, #17
 80045ba:	430a      	orrs	r2, r1
 80045bc:	4313      	orrs	r3, r2
 80045be:	6143      	str	r3, [r0, #20]
 80045c0:	e011      	b.n	80045e6 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80045c2:	481d      	ldr	r0, [pc, #116]	; (8004638 <RCCEx_PLLSAI2_Config+0x1b0>)
 80045c4:	4b1c      	ldr	r3, [pc, #112]	; (8004638 <RCCEx_PLLSAI2_Config+0x1b0>)
 80045c6:	695b      	ldr	r3, [r3, #20]
 80045c8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80045cc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80045d0:	687a      	ldr	r2, [r7, #4]
 80045d2:	6892      	ldr	r2, [r2, #8]
 80045d4:	0211      	lsls	r1, r2, #8
 80045d6:	687a      	ldr	r2, [r7, #4]
 80045d8:	6912      	ldr	r2, [r2, #16]
 80045da:	0852      	lsrs	r2, r2, #1
 80045dc:	3a01      	subs	r2, #1
 80045de:	0652      	lsls	r2, r2, #25
 80045e0:	430a      	orrs	r2, r1
 80045e2:	4313      	orrs	r3, r2
 80045e4:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80045e6:	4a14      	ldr	r2, [pc, #80]	; (8004638 <RCCEx_PLLSAI2_Config+0x1b0>)
 80045e8:	4b13      	ldr	r3, [pc, #76]	; (8004638 <RCCEx_PLLSAI2_Config+0x1b0>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045f0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045f2:	f7fc fd19 	bl	8001028 <HAL_GetTick>
 80045f6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80045f8:	e009      	b.n	800460e <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80045fa:	f7fc fd15 	bl	8001028 <HAL_GetTick>
 80045fe:	4602      	mov	r2, r0
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	1ad3      	subs	r3, r2, r3
 8004604:	2b02      	cmp	r3, #2
 8004606:	d902      	bls.n	800460e <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8004608:	2303      	movs	r3, #3
 800460a:	73fb      	strb	r3, [r7, #15]
          break;
 800460c:	e005      	b.n	800461a <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800460e:	4b0a      	ldr	r3, [pc, #40]	; (8004638 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004616:	2b00      	cmp	r3, #0
 8004618:	d0ef      	beq.n	80045fa <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 800461a:	7bfb      	ldrb	r3, [r7, #15]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d106      	bne.n	800462e <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004620:	4905      	ldr	r1, [pc, #20]	; (8004638 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004622:	4b05      	ldr	r3, [pc, #20]	; (8004638 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004624:	695a      	ldr	r2, [r3, #20]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	695b      	ldr	r3, [r3, #20]
 800462a:	4313      	orrs	r3, r2
 800462c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800462e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004630:	4618      	mov	r0, r3
 8004632:	3710      	adds	r7, #16
 8004634:	46bd      	mov	sp, r7
 8004636:	bd80      	pop	{r7, pc}
 8004638:	40021000 	.word	0x40021000

0800463c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b082      	sub	sp, #8
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d101      	bne.n	800464e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800464a:	2301      	movs	r3, #1
 800464c:	e01d      	b.n	800468a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004654:	b2db      	uxtb	r3, r3
 8004656:	2b00      	cmp	r3, #0
 8004658:	d106      	bne.n	8004668 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2200      	movs	r2, #0
 800465e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	f002 ffe0 	bl	8007628 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2202      	movs	r2, #2
 800466c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681a      	ldr	r2, [r3, #0]
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	3304      	adds	r3, #4
 8004678:	4619      	mov	r1, r3
 800467a:	4610      	mov	r0, r2
 800467c:	f000 fbdc 	bl	8004e38 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2201      	movs	r2, #1
 8004684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004688:	2300      	movs	r3, #0
}
 800468a:	4618      	mov	r0, r3
 800468c:	3708      	adds	r7, #8
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}
	...

08004694 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004694:	b480      	push	{r7}
 8004696:	b085      	sub	sp, #20
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	687a      	ldr	r2, [r7, #4]
 80046a2:	6812      	ldr	r2, [r2, #0]
 80046a4:	68d2      	ldr	r2, [r2, #12]
 80046a6:	f042 0201 	orr.w	r2, r2, #1
 80046aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	689a      	ldr	r2, [r3, #8]
 80046b2:	4b0c      	ldr	r3, [pc, #48]	; (80046e4 <HAL_TIM_Base_Start_IT+0x50>)
 80046b4:	4013      	ands	r3, r2
 80046b6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	2b06      	cmp	r3, #6
 80046bc:	d00b      	beq.n	80046d6 <HAL_TIM_Base_Start_IT+0x42>
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046c4:	d007      	beq.n	80046d6 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	687a      	ldr	r2, [r7, #4]
 80046cc:	6812      	ldr	r2, [r2, #0]
 80046ce:	6812      	ldr	r2, [r2, #0]
 80046d0:	f042 0201 	orr.w	r2, r2, #1
 80046d4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80046d6:	2300      	movs	r3, #0
}
 80046d8:	4618      	mov	r0, r3
 80046da:	3714      	adds	r7, #20
 80046dc:	46bd      	mov	sp, r7
 80046de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e2:	4770      	bx	lr
 80046e4:	00010007 	.word	0x00010007

080046e8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b082      	sub	sp, #8
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d101      	bne.n	80046fa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80046f6:	2301      	movs	r3, #1
 80046f8:	e01d      	b.n	8004736 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004700:	b2db      	uxtb	r3, r3
 8004702:	2b00      	cmp	r3, #0
 8004704:	d106      	bne.n	8004714 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2200      	movs	r2, #0
 800470a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800470e:	6878      	ldr	r0, [r7, #4]
 8004710:	f000 f815 	bl	800473e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2202      	movs	r2, #2
 8004718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	3304      	adds	r3, #4
 8004724:	4619      	mov	r1, r3
 8004726:	4610      	mov	r0, r2
 8004728:	f000 fb86 	bl	8004e38 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2201      	movs	r2, #1
 8004730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004734:	2300      	movs	r3, #0
}
 8004736:	4618      	mov	r0, r3
 8004738:	3708      	adds	r7, #8
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}

0800473e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800473e:	b480      	push	{r7}
 8004740:	b083      	sub	sp, #12
 8004742:	af00      	add	r7, sp, #0
 8004744:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004746:	bf00      	nop
 8004748:	370c      	adds	r7, #12
 800474a:	46bd      	mov	sp, r7
 800474c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004750:	4770      	bx	lr
	...

08004754 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b084      	sub	sp, #16
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
 800475c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	2201      	movs	r2, #1
 8004764:	6839      	ldr	r1, [r7, #0]
 8004766:	4618      	mov	r0, r3
 8004768:	f000 ff70 	bl	800564c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a1e      	ldr	r2, [pc, #120]	; (80047ec <HAL_TIM_PWM_Start+0x98>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d013      	beq.n	800479e <HAL_TIM_PWM_Start+0x4a>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a1d      	ldr	r2, [pc, #116]	; (80047f0 <HAL_TIM_PWM_Start+0x9c>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d00e      	beq.n	800479e <HAL_TIM_PWM_Start+0x4a>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a1b      	ldr	r2, [pc, #108]	; (80047f4 <HAL_TIM_PWM_Start+0xa0>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d009      	beq.n	800479e <HAL_TIM_PWM_Start+0x4a>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a1a      	ldr	r2, [pc, #104]	; (80047f8 <HAL_TIM_PWM_Start+0xa4>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d004      	beq.n	800479e <HAL_TIM_PWM_Start+0x4a>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a18      	ldr	r2, [pc, #96]	; (80047fc <HAL_TIM_PWM_Start+0xa8>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d101      	bne.n	80047a2 <HAL_TIM_PWM_Start+0x4e>
 800479e:	2301      	movs	r3, #1
 80047a0:	e000      	b.n	80047a4 <HAL_TIM_PWM_Start+0x50>
 80047a2:	2300      	movs	r3, #0
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d007      	beq.n	80047b8 <HAL_TIM_PWM_Start+0x64>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	687a      	ldr	r2, [r7, #4]
 80047ae:	6812      	ldr	r2, [r2, #0]
 80047b0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80047b2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80047b6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	689a      	ldr	r2, [r3, #8]
 80047be:	4b10      	ldr	r3, [pc, #64]	; (8004800 <HAL_TIM_PWM_Start+0xac>)
 80047c0:	4013      	ands	r3, r2
 80047c2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2b06      	cmp	r3, #6
 80047c8:	d00b      	beq.n	80047e2 <HAL_TIM_PWM_Start+0x8e>
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047d0:	d007      	beq.n	80047e2 <HAL_TIM_PWM_Start+0x8e>
  {
    __HAL_TIM_ENABLE(htim);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	687a      	ldr	r2, [r7, #4]
 80047d8:	6812      	ldr	r2, [r2, #0]
 80047da:	6812      	ldr	r2, [r2, #0]
 80047dc:	f042 0201 	orr.w	r2, r2, #1
 80047e0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80047e2:	2300      	movs	r3, #0
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	3710      	adds	r7, #16
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}
 80047ec:	40012c00 	.word	0x40012c00
 80047f0:	40013400 	.word	0x40013400
 80047f4:	40014000 	.word	0x40014000
 80047f8:	40014400 	.word	0x40014400
 80047fc:	40014800 	.word	0x40014800
 8004800:	00010007 	.word	0x00010007

08004804 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b082      	sub	sp, #8
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	691b      	ldr	r3, [r3, #16]
 8004812:	f003 0302 	and.w	r3, r3, #2
 8004816:	2b02      	cmp	r3, #2
 8004818:	d122      	bne.n	8004860 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	68db      	ldr	r3, [r3, #12]
 8004820:	f003 0302 	and.w	r3, r3, #2
 8004824:	2b02      	cmp	r3, #2
 8004826:	d11b      	bne.n	8004860 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f06f 0202 	mvn.w	r2, #2
 8004830:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2201      	movs	r2, #1
 8004836:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	699b      	ldr	r3, [r3, #24]
 800483e:	f003 0303 	and.w	r3, r3, #3
 8004842:	2b00      	cmp	r3, #0
 8004844:	d003      	beq.n	800484e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004846:	6878      	ldr	r0, [r7, #4]
 8004848:	f000 fad7 	bl	8004dfa <HAL_TIM_IC_CaptureCallback>
 800484c:	e005      	b.n	800485a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800484e:	6878      	ldr	r0, [r7, #4]
 8004850:	f000 fac9 	bl	8004de6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004854:	6878      	ldr	r0, [r7, #4]
 8004856:	f000 fada 	bl	8004e0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2200      	movs	r2, #0
 800485e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	691b      	ldr	r3, [r3, #16]
 8004866:	f003 0304 	and.w	r3, r3, #4
 800486a:	2b04      	cmp	r3, #4
 800486c:	d122      	bne.n	80048b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	68db      	ldr	r3, [r3, #12]
 8004874:	f003 0304 	and.w	r3, r3, #4
 8004878:	2b04      	cmp	r3, #4
 800487a:	d11b      	bne.n	80048b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f06f 0204 	mvn.w	r2, #4
 8004884:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2202      	movs	r2, #2
 800488a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	699b      	ldr	r3, [r3, #24]
 8004892:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004896:	2b00      	cmp	r3, #0
 8004898:	d003      	beq.n	80048a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800489a:	6878      	ldr	r0, [r7, #4]
 800489c:	f000 faad 	bl	8004dfa <HAL_TIM_IC_CaptureCallback>
 80048a0:	e005      	b.n	80048ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	f000 fa9f 	bl	8004de6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048a8:	6878      	ldr	r0, [r7, #4]
 80048aa:	f000 fab0 	bl	8004e0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2200      	movs	r2, #0
 80048b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	691b      	ldr	r3, [r3, #16]
 80048ba:	f003 0308 	and.w	r3, r3, #8
 80048be:	2b08      	cmp	r3, #8
 80048c0:	d122      	bne.n	8004908 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	68db      	ldr	r3, [r3, #12]
 80048c8:	f003 0308 	and.w	r3, r3, #8
 80048cc:	2b08      	cmp	r3, #8
 80048ce:	d11b      	bne.n	8004908 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f06f 0208 	mvn.w	r2, #8
 80048d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2204      	movs	r2, #4
 80048de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	69db      	ldr	r3, [r3, #28]
 80048e6:	f003 0303 	and.w	r3, r3, #3
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d003      	beq.n	80048f6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048ee:	6878      	ldr	r0, [r7, #4]
 80048f0:	f000 fa83 	bl	8004dfa <HAL_TIM_IC_CaptureCallback>
 80048f4:	e005      	b.n	8004902 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	f000 fa75 	bl	8004de6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048fc:	6878      	ldr	r0, [r7, #4]
 80048fe:	f000 fa86 	bl	8004e0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2200      	movs	r2, #0
 8004906:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	691b      	ldr	r3, [r3, #16]
 800490e:	f003 0310 	and.w	r3, r3, #16
 8004912:	2b10      	cmp	r3, #16
 8004914:	d122      	bne.n	800495c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	68db      	ldr	r3, [r3, #12]
 800491c:	f003 0310 	and.w	r3, r3, #16
 8004920:	2b10      	cmp	r3, #16
 8004922:	d11b      	bne.n	800495c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f06f 0210 	mvn.w	r2, #16
 800492c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2208      	movs	r2, #8
 8004932:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	69db      	ldr	r3, [r3, #28]
 800493a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800493e:	2b00      	cmp	r3, #0
 8004940:	d003      	beq.n	800494a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f000 fa59 	bl	8004dfa <HAL_TIM_IC_CaptureCallback>
 8004948:	e005      	b.n	8004956 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800494a:	6878      	ldr	r0, [r7, #4]
 800494c:	f000 fa4b 	bl	8004de6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004950:	6878      	ldr	r0, [r7, #4]
 8004952:	f000 fa5c 	bl	8004e0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2200      	movs	r2, #0
 800495a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	691b      	ldr	r3, [r3, #16]
 8004962:	f003 0301 	and.w	r3, r3, #1
 8004966:	2b01      	cmp	r3, #1
 8004968:	d10e      	bne.n	8004988 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	68db      	ldr	r3, [r3, #12]
 8004970:	f003 0301 	and.w	r3, r3, #1
 8004974:	2b01      	cmp	r3, #1
 8004976:	d107      	bne.n	8004988 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f06f 0201 	mvn.w	r2, #1
 8004980:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004982:	6878      	ldr	r0, [r7, #4]
 8004984:	f002 fb74 	bl	8007070 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	691b      	ldr	r3, [r3, #16]
 800498e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004992:	2b80      	cmp	r3, #128	; 0x80
 8004994:	d10e      	bne.n	80049b4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	68db      	ldr	r3, [r3, #12]
 800499c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049a0:	2b80      	cmp	r3, #128	; 0x80
 80049a2:	d107      	bne.n	80049b4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80049ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	f000 fed8 	bl	8005764 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	691b      	ldr	r3, [r3, #16]
 80049ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80049c2:	d10e      	bne.n	80049e2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	68db      	ldr	r3, [r3, #12]
 80049ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049ce:	2b80      	cmp	r3, #128	; 0x80
 80049d0:	d107      	bne.n	80049e2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80049da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80049dc:	6878      	ldr	r0, [r7, #4]
 80049de:	f000 fecb 	bl	8005778 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	691b      	ldr	r3, [r3, #16]
 80049e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049ec:	2b40      	cmp	r3, #64	; 0x40
 80049ee:	d10e      	bne.n	8004a0e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	68db      	ldr	r3, [r3, #12]
 80049f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049fa:	2b40      	cmp	r3, #64	; 0x40
 80049fc:	d107      	bne.n	8004a0e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004a06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004a08:	6878      	ldr	r0, [r7, #4]
 8004a0a:	f000 fa0a 	bl	8004e22 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	691b      	ldr	r3, [r3, #16]
 8004a14:	f003 0320 	and.w	r3, r3, #32
 8004a18:	2b20      	cmp	r3, #32
 8004a1a:	d10e      	bne.n	8004a3a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	68db      	ldr	r3, [r3, #12]
 8004a22:	f003 0320 	and.w	r3, r3, #32
 8004a26:	2b20      	cmp	r3, #32
 8004a28:	d107      	bne.n	8004a3a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f06f 0220 	mvn.w	r2, #32
 8004a32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004a34:	6878      	ldr	r0, [r7, #4]
 8004a36:	f000 fe8b 	bl	8005750 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a3a:	bf00      	nop
 8004a3c:	3708      	adds	r7, #8
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}
	...

08004a44 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b084      	sub	sp, #16
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	60f8      	str	r0, [r7, #12]
 8004a4c:	60b9      	str	r1, [r7, #8]
 8004a4e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a56:	2b01      	cmp	r3, #1
 8004a58:	d101      	bne.n	8004a5e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004a5a:	2302      	movs	r3, #2
 8004a5c:	e105      	b.n	8004c6a <HAL_TIM_PWM_ConfigChannel+0x226>
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	2201      	movs	r2, #1
 8004a62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2202      	movs	r2, #2
 8004a6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2b14      	cmp	r3, #20
 8004a72:	f200 80f0 	bhi.w	8004c56 <HAL_TIM_PWM_ConfigChannel+0x212>
 8004a76:	a201      	add	r2, pc, #4	; (adr r2, 8004a7c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8004a78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a7c:	08004ad1 	.word	0x08004ad1
 8004a80:	08004c57 	.word	0x08004c57
 8004a84:	08004c57 	.word	0x08004c57
 8004a88:	08004c57 	.word	0x08004c57
 8004a8c:	08004b11 	.word	0x08004b11
 8004a90:	08004c57 	.word	0x08004c57
 8004a94:	08004c57 	.word	0x08004c57
 8004a98:	08004c57 	.word	0x08004c57
 8004a9c:	08004b53 	.word	0x08004b53
 8004aa0:	08004c57 	.word	0x08004c57
 8004aa4:	08004c57 	.word	0x08004c57
 8004aa8:	08004c57 	.word	0x08004c57
 8004aac:	08004b93 	.word	0x08004b93
 8004ab0:	08004c57 	.word	0x08004c57
 8004ab4:	08004c57 	.word	0x08004c57
 8004ab8:	08004c57 	.word	0x08004c57
 8004abc:	08004bd5 	.word	0x08004bd5
 8004ac0:	08004c57 	.word	0x08004c57
 8004ac4:	08004c57 	.word	0x08004c57
 8004ac8:	08004c57 	.word	0x08004c57
 8004acc:	08004c15 	.word	0x08004c15
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	68b9      	ldr	r1, [r7, #8]
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	f000 fa48 	bl	8004f6c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	68fa      	ldr	r2, [r7, #12]
 8004ae2:	6812      	ldr	r2, [r2, #0]
 8004ae4:	6992      	ldr	r2, [r2, #24]
 8004ae6:	f042 0208 	orr.w	r2, r2, #8
 8004aea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	68fa      	ldr	r2, [r7, #12]
 8004af2:	6812      	ldr	r2, [r2, #0]
 8004af4:	6992      	ldr	r2, [r2, #24]
 8004af6:	f022 0204 	bic.w	r2, r2, #4
 8004afa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	68fa      	ldr	r2, [r7, #12]
 8004b02:	6812      	ldr	r2, [r2, #0]
 8004b04:	6991      	ldr	r1, [r2, #24]
 8004b06:	68ba      	ldr	r2, [r7, #8]
 8004b08:	6912      	ldr	r2, [r2, #16]
 8004b0a:	430a      	orrs	r2, r1
 8004b0c:	619a      	str	r2, [r3, #24]
      break;
 8004b0e:	e0a3      	b.n	8004c58 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	68b9      	ldr	r1, [r7, #8]
 8004b16:	4618      	mov	r0, r3
 8004b18:	f000 fab8 	bl	800508c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	68fa      	ldr	r2, [r7, #12]
 8004b22:	6812      	ldr	r2, [r2, #0]
 8004b24:	6992      	ldr	r2, [r2, #24]
 8004b26:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004b2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	68fa      	ldr	r2, [r7, #12]
 8004b32:	6812      	ldr	r2, [r2, #0]
 8004b34:	6992      	ldr	r2, [r2, #24]
 8004b36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	68fa      	ldr	r2, [r7, #12]
 8004b42:	6812      	ldr	r2, [r2, #0]
 8004b44:	6991      	ldr	r1, [r2, #24]
 8004b46:	68ba      	ldr	r2, [r7, #8]
 8004b48:	6912      	ldr	r2, [r2, #16]
 8004b4a:	0212      	lsls	r2, r2, #8
 8004b4c:	430a      	orrs	r2, r1
 8004b4e:	619a      	str	r2, [r3, #24]
      break;
 8004b50:	e082      	b.n	8004c58 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	68b9      	ldr	r1, [r7, #8]
 8004b58:	4618      	mov	r0, r3
 8004b5a:	f000 fb21 	bl	80051a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	68fa      	ldr	r2, [r7, #12]
 8004b64:	6812      	ldr	r2, [r2, #0]
 8004b66:	69d2      	ldr	r2, [r2, #28]
 8004b68:	f042 0208 	orr.w	r2, r2, #8
 8004b6c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	68fa      	ldr	r2, [r7, #12]
 8004b74:	6812      	ldr	r2, [r2, #0]
 8004b76:	69d2      	ldr	r2, [r2, #28]
 8004b78:	f022 0204 	bic.w	r2, r2, #4
 8004b7c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	68fa      	ldr	r2, [r7, #12]
 8004b84:	6812      	ldr	r2, [r2, #0]
 8004b86:	69d1      	ldr	r1, [r2, #28]
 8004b88:	68ba      	ldr	r2, [r7, #8]
 8004b8a:	6912      	ldr	r2, [r2, #16]
 8004b8c:	430a      	orrs	r2, r1
 8004b8e:	61da      	str	r2, [r3, #28]
      break;
 8004b90:	e062      	b.n	8004c58 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	68b9      	ldr	r1, [r7, #8]
 8004b98:	4618      	mov	r0, r3
 8004b9a:	f000 fb89 	bl	80052b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	68fa      	ldr	r2, [r7, #12]
 8004ba4:	6812      	ldr	r2, [r2, #0]
 8004ba6:	69d2      	ldr	r2, [r2, #28]
 8004ba8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004bac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	68fa      	ldr	r2, [r7, #12]
 8004bb4:	6812      	ldr	r2, [r2, #0]
 8004bb6:	69d2      	ldr	r2, [r2, #28]
 8004bb8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004bbc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	68fa      	ldr	r2, [r7, #12]
 8004bc4:	6812      	ldr	r2, [r2, #0]
 8004bc6:	69d1      	ldr	r1, [r2, #28]
 8004bc8:	68ba      	ldr	r2, [r7, #8]
 8004bca:	6912      	ldr	r2, [r2, #16]
 8004bcc:	0212      	lsls	r2, r2, #8
 8004bce:	430a      	orrs	r2, r1
 8004bd0:	61da      	str	r2, [r3, #28]
      break;
 8004bd2:	e041      	b.n	8004c58 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	68b9      	ldr	r1, [r7, #8]
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f000 fbd2 	bl	8005384 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	68fa      	ldr	r2, [r7, #12]
 8004be6:	6812      	ldr	r2, [r2, #0]
 8004be8:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8004bea:	f042 0208 	orr.w	r2, r2, #8
 8004bee:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	68fa      	ldr	r2, [r7, #12]
 8004bf6:	6812      	ldr	r2, [r2, #0]
 8004bf8:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8004bfa:	f022 0204 	bic.w	r2, r2, #4
 8004bfe:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	68fa      	ldr	r2, [r7, #12]
 8004c06:	6812      	ldr	r2, [r2, #0]
 8004c08:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8004c0a:	68ba      	ldr	r2, [r7, #8]
 8004c0c:	6912      	ldr	r2, [r2, #16]
 8004c0e:	430a      	orrs	r2, r1
 8004c10:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004c12:	e021      	b.n	8004c58 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	68b9      	ldr	r1, [r7, #8]
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	f000 fc16 	bl	800544c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	68fa      	ldr	r2, [r7, #12]
 8004c26:	6812      	ldr	r2, [r2, #0]
 8004c28:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8004c2a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004c2e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	68fa      	ldr	r2, [r7, #12]
 8004c36:	6812      	ldr	r2, [r2, #0]
 8004c38:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8004c3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c3e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	68fa      	ldr	r2, [r7, #12]
 8004c46:	6812      	ldr	r2, [r2, #0]
 8004c48:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8004c4a:	68ba      	ldr	r2, [r7, #8]
 8004c4c:	6912      	ldr	r2, [r2, #16]
 8004c4e:	0212      	lsls	r2, r2, #8
 8004c50:	430a      	orrs	r2, r1
 8004c52:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004c54:	e000      	b.n	8004c58 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 8004c56:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2200      	movs	r2, #0
 8004c64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c68:	2300      	movs	r3, #0
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3710      	adds	r7, #16
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}
 8004c72:	bf00      	nop

08004c74 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b084      	sub	sp, #16
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
 8004c7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c84:	2b01      	cmp	r3, #1
 8004c86:	d101      	bne.n	8004c8c <HAL_TIM_ConfigClockSource+0x18>
 8004c88:	2302      	movs	r3, #2
 8004c8a:	e0a8      	b.n	8004dde <HAL_TIM_ConfigClockSource+0x16a>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2201      	movs	r2, #1
 8004c90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2202      	movs	r2, #2
 8004c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004caa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004cae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004cb6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	68fa      	ldr	r2, [r7, #12]
 8004cbe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	2b40      	cmp	r3, #64	; 0x40
 8004cc6:	d067      	beq.n	8004d98 <HAL_TIM_ConfigClockSource+0x124>
 8004cc8:	2b40      	cmp	r3, #64	; 0x40
 8004cca:	d80b      	bhi.n	8004ce4 <HAL_TIM_ConfigClockSource+0x70>
 8004ccc:	2b10      	cmp	r3, #16
 8004cce:	d073      	beq.n	8004db8 <HAL_TIM_ConfigClockSource+0x144>
 8004cd0:	2b10      	cmp	r3, #16
 8004cd2:	d802      	bhi.n	8004cda <HAL_TIM_ConfigClockSource+0x66>
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d06f      	beq.n	8004db8 <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004cd8:	e078      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8004cda:	2b20      	cmp	r3, #32
 8004cdc:	d06c      	beq.n	8004db8 <HAL_TIM_ConfigClockSource+0x144>
 8004cde:	2b30      	cmp	r3, #48	; 0x30
 8004ce0:	d06a      	beq.n	8004db8 <HAL_TIM_ConfigClockSource+0x144>
      break;
 8004ce2:	e073      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8004ce4:	2b70      	cmp	r3, #112	; 0x70
 8004ce6:	d00d      	beq.n	8004d04 <HAL_TIM_ConfigClockSource+0x90>
 8004ce8:	2b70      	cmp	r3, #112	; 0x70
 8004cea:	d804      	bhi.n	8004cf6 <HAL_TIM_ConfigClockSource+0x82>
 8004cec:	2b50      	cmp	r3, #80	; 0x50
 8004cee:	d033      	beq.n	8004d58 <HAL_TIM_ConfigClockSource+0xe4>
 8004cf0:	2b60      	cmp	r3, #96	; 0x60
 8004cf2:	d041      	beq.n	8004d78 <HAL_TIM_ConfigClockSource+0x104>
      break;
 8004cf4:	e06a      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8004cf6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cfa:	d066      	beq.n	8004dca <HAL_TIM_ConfigClockSource+0x156>
 8004cfc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d00:	d017      	beq.n	8004d32 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8004d02:	e063      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6818      	ldr	r0, [r3, #0]
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	6899      	ldr	r1, [r3, #8]
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	685a      	ldr	r2, [r3, #4]
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	68db      	ldr	r3, [r3, #12]
 8004d14:	f000 fc7a 	bl	800560c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	689b      	ldr	r3, [r3, #8]
 8004d1e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004d26:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	68fa      	ldr	r2, [r7, #12]
 8004d2e:	609a      	str	r2, [r3, #8]
      break;
 8004d30:	e04c      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6818      	ldr	r0, [r3, #0]
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	6899      	ldr	r1, [r3, #8]
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	685a      	ldr	r2, [r3, #4]
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	68db      	ldr	r3, [r3, #12]
 8004d42:	f000 fc63 	bl	800560c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	687a      	ldr	r2, [r7, #4]
 8004d4c:	6812      	ldr	r2, [r2, #0]
 8004d4e:	6892      	ldr	r2, [r2, #8]
 8004d50:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d54:	609a      	str	r2, [r3, #8]
      break;
 8004d56:	e039      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6818      	ldr	r0, [r3, #0]
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	6859      	ldr	r1, [r3, #4]
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	68db      	ldr	r3, [r3, #12]
 8004d64:	461a      	mov	r2, r3
 8004d66:	f000 fbd7 	bl	8005518 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	2150      	movs	r1, #80	; 0x50
 8004d70:	4618      	mov	r0, r3
 8004d72:	f000 fc30 	bl	80055d6 <TIM_ITRx_SetConfig>
      break;
 8004d76:	e029      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6818      	ldr	r0, [r3, #0]
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	6859      	ldr	r1, [r3, #4]
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	68db      	ldr	r3, [r3, #12]
 8004d84:	461a      	mov	r2, r3
 8004d86:	f000 fbf6 	bl	8005576 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	2160      	movs	r1, #96	; 0x60
 8004d90:	4618      	mov	r0, r3
 8004d92:	f000 fc20 	bl	80055d6 <TIM_ITRx_SetConfig>
      break;
 8004d96:	e019      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6818      	ldr	r0, [r3, #0]
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	6859      	ldr	r1, [r3, #4]
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	68db      	ldr	r3, [r3, #12]
 8004da4:	461a      	mov	r2, r3
 8004da6:	f000 fbb7 	bl	8005518 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	2140      	movs	r1, #64	; 0x40
 8004db0:	4618      	mov	r0, r3
 8004db2:	f000 fc10 	bl	80055d6 <TIM_ITRx_SetConfig>
      break;
 8004db6:	e009      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681a      	ldr	r2, [r3, #0]
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4619      	mov	r1, r3
 8004dc2:	4610      	mov	r0, r2
 8004dc4:	f000 fc07 	bl	80055d6 <TIM_ITRx_SetConfig>
      break;
 8004dc8:	e000      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x158>
      break;
 8004dca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ddc:	2300      	movs	r3, #0
}
 8004dde:	4618      	mov	r0, r3
 8004de0:	3710      	adds	r7, #16
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bd80      	pop	{r7, pc}

08004de6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004de6:	b480      	push	{r7}
 8004de8:	b083      	sub	sp, #12
 8004dea:	af00      	add	r7, sp, #0
 8004dec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004dee:	bf00      	nop
 8004df0:	370c      	adds	r7, #12
 8004df2:	46bd      	mov	sp, r7
 8004df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df8:	4770      	bx	lr

08004dfa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004dfa:	b480      	push	{r7}
 8004dfc:	b083      	sub	sp, #12
 8004dfe:	af00      	add	r7, sp, #0
 8004e00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e02:	bf00      	nop
 8004e04:	370c      	adds	r7, #12
 8004e06:	46bd      	mov	sp, r7
 8004e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0c:	4770      	bx	lr

08004e0e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e0e:	b480      	push	{r7}
 8004e10:	b083      	sub	sp, #12
 8004e12:	af00      	add	r7, sp, #0
 8004e14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e16:	bf00      	nop
 8004e18:	370c      	adds	r7, #12
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e20:	4770      	bx	lr

08004e22 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e22:	b480      	push	{r7}
 8004e24:	b083      	sub	sp, #12
 8004e26:	af00      	add	r7, sp, #0
 8004e28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e2a:	bf00      	nop
 8004e2c:	370c      	adds	r7, #12
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e34:	4770      	bx	lr
	...

08004e38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b085      	sub	sp, #20
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
 8004e40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	4a40      	ldr	r2, [pc, #256]	; (8004f4c <TIM_Base_SetConfig+0x114>)
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d013      	beq.n	8004e78 <TIM_Base_SetConfig+0x40>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e56:	d00f      	beq.n	8004e78 <TIM_Base_SetConfig+0x40>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	4a3d      	ldr	r2, [pc, #244]	; (8004f50 <TIM_Base_SetConfig+0x118>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d00b      	beq.n	8004e78 <TIM_Base_SetConfig+0x40>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	4a3c      	ldr	r2, [pc, #240]	; (8004f54 <TIM_Base_SetConfig+0x11c>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d007      	beq.n	8004e78 <TIM_Base_SetConfig+0x40>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	4a3b      	ldr	r2, [pc, #236]	; (8004f58 <TIM_Base_SetConfig+0x120>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d003      	beq.n	8004e78 <TIM_Base_SetConfig+0x40>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	4a3a      	ldr	r2, [pc, #232]	; (8004f5c <TIM_Base_SetConfig+0x124>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d108      	bne.n	8004e8a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	68fa      	ldr	r2, [r7, #12]
 8004e86:	4313      	orrs	r3, r2
 8004e88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	4a2f      	ldr	r2, [pc, #188]	; (8004f4c <TIM_Base_SetConfig+0x114>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d01f      	beq.n	8004ed2 <TIM_Base_SetConfig+0x9a>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e98:	d01b      	beq.n	8004ed2 <TIM_Base_SetConfig+0x9a>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	4a2c      	ldr	r2, [pc, #176]	; (8004f50 <TIM_Base_SetConfig+0x118>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d017      	beq.n	8004ed2 <TIM_Base_SetConfig+0x9a>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	4a2b      	ldr	r2, [pc, #172]	; (8004f54 <TIM_Base_SetConfig+0x11c>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d013      	beq.n	8004ed2 <TIM_Base_SetConfig+0x9a>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	4a2a      	ldr	r2, [pc, #168]	; (8004f58 <TIM_Base_SetConfig+0x120>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d00f      	beq.n	8004ed2 <TIM_Base_SetConfig+0x9a>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	4a29      	ldr	r2, [pc, #164]	; (8004f5c <TIM_Base_SetConfig+0x124>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d00b      	beq.n	8004ed2 <TIM_Base_SetConfig+0x9a>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	4a28      	ldr	r2, [pc, #160]	; (8004f60 <TIM_Base_SetConfig+0x128>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d007      	beq.n	8004ed2 <TIM_Base_SetConfig+0x9a>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	4a27      	ldr	r2, [pc, #156]	; (8004f64 <TIM_Base_SetConfig+0x12c>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d003      	beq.n	8004ed2 <TIM_Base_SetConfig+0x9a>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	4a26      	ldr	r2, [pc, #152]	; (8004f68 <TIM_Base_SetConfig+0x130>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d108      	bne.n	8004ee4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ed8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	68db      	ldr	r3, [r3, #12]
 8004ede:	68fa      	ldr	r2, [r7, #12]
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	695b      	ldr	r3, [r3, #20]
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	68fa      	ldr	r2, [r7, #12]
 8004ef6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	689a      	ldr	r2, [r3, #8]
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	681a      	ldr	r2, [r3, #0]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	4a10      	ldr	r2, [pc, #64]	; (8004f4c <TIM_Base_SetConfig+0x114>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d00f      	beq.n	8004f30 <TIM_Base_SetConfig+0xf8>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	4a12      	ldr	r2, [pc, #72]	; (8004f5c <TIM_Base_SetConfig+0x124>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d00b      	beq.n	8004f30 <TIM_Base_SetConfig+0xf8>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	4a11      	ldr	r2, [pc, #68]	; (8004f60 <TIM_Base_SetConfig+0x128>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d007      	beq.n	8004f30 <TIM_Base_SetConfig+0xf8>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	4a10      	ldr	r2, [pc, #64]	; (8004f64 <TIM_Base_SetConfig+0x12c>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d003      	beq.n	8004f30 <TIM_Base_SetConfig+0xf8>
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	4a0f      	ldr	r2, [pc, #60]	; (8004f68 <TIM_Base_SetConfig+0x130>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d103      	bne.n	8004f38 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	691a      	ldr	r2, [r3, #16]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	615a      	str	r2, [r3, #20]
}
 8004f3e:	bf00      	nop
 8004f40:	3714      	adds	r7, #20
 8004f42:	46bd      	mov	sp, r7
 8004f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f48:	4770      	bx	lr
 8004f4a:	bf00      	nop
 8004f4c:	40012c00 	.word	0x40012c00
 8004f50:	40000400 	.word	0x40000400
 8004f54:	40000800 	.word	0x40000800
 8004f58:	40000c00 	.word	0x40000c00
 8004f5c:	40013400 	.word	0x40013400
 8004f60:	40014000 	.word	0x40014000
 8004f64:	40014400 	.word	0x40014400
 8004f68:	40014800 	.word	0x40014800

08004f6c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b087      	sub	sp, #28
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
 8004f74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6a1b      	ldr	r3, [r3, #32]
 8004f7a:	f023 0201 	bic.w	r2, r3, #1
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6a1b      	ldr	r3, [r3, #32]
 8004f86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	699b      	ldr	r3, [r3, #24]
 8004f92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	f023 0303 	bic.w	r3, r3, #3
 8004fa6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	68fa      	ldr	r2, [r7, #12]
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	f023 0302 	bic.w	r3, r3, #2
 8004fb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	689b      	ldr	r3, [r3, #8]
 8004fbe:	697a      	ldr	r2, [r7, #20]
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	4a2c      	ldr	r2, [pc, #176]	; (8005078 <TIM_OC1_SetConfig+0x10c>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d00f      	beq.n	8004fec <TIM_OC1_SetConfig+0x80>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	4a2b      	ldr	r2, [pc, #172]	; (800507c <TIM_OC1_SetConfig+0x110>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d00b      	beq.n	8004fec <TIM_OC1_SetConfig+0x80>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	4a2a      	ldr	r2, [pc, #168]	; (8005080 <TIM_OC1_SetConfig+0x114>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d007      	beq.n	8004fec <TIM_OC1_SetConfig+0x80>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	4a29      	ldr	r2, [pc, #164]	; (8005084 <TIM_OC1_SetConfig+0x118>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d003      	beq.n	8004fec <TIM_OC1_SetConfig+0x80>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	4a28      	ldr	r2, [pc, #160]	; (8005088 <TIM_OC1_SetConfig+0x11c>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d10c      	bne.n	8005006 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	f023 0308 	bic.w	r3, r3, #8
 8004ff2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	68db      	ldr	r3, [r3, #12]
 8004ff8:	697a      	ldr	r2, [r7, #20]
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004ffe:	697b      	ldr	r3, [r7, #20]
 8005000:	f023 0304 	bic.w	r3, r3, #4
 8005004:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	4a1b      	ldr	r2, [pc, #108]	; (8005078 <TIM_OC1_SetConfig+0x10c>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d00f      	beq.n	800502e <TIM_OC1_SetConfig+0xc2>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	4a1a      	ldr	r2, [pc, #104]	; (800507c <TIM_OC1_SetConfig+0x110>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d00b      	beq.n	800502e <TIM_OC1_SetConfig+0xc2>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	4a19      	ldr	r2, [pc, #100]	; (8005080 <TIM_OC1_SetConfig+0x114>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d007      	beq.n	800502e <TIM_OC1_SetConfig+0xc2>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	4a18      	ldr	r2, [pc, #96]	; (8005084 <TIM_OC1_SetConfig+0x118>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d003      	beq.n	800502e <TIM_OC1_SetConfig+0xc2>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	4a17      	ldr	r2, [pc, #92]	; (8005088 <TIM_OC1_SetConfig+0x11c>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d111      	bne.n	8005052 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005034:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800503c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	695b      	ldr	r3, [r3, #20]
 8005042:	693a      	ldr	r2, [r7, #16]
 8005044:	4313      	orrs	r3, r2
 8005046:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	699b      	ldr	r3, [r3, #24]
 800504c:	693a      	ldr	r2, [r7, #16]
 800504e:	4313      	orrs	r3, r2
 8005050:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	693a      	ldr	r2, [r7, #16]
 8005056:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	68fa      	ldr	r2, [r7, #12]
 800505c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	685a      	ldr	r2, [r3, #4]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	697a      	ldr	r2, [r7, #20]
 800506a:	621a      	str	r2, [r3, #32]
}
 800506c:	bf00      	nop
 800506e:	371c      	adds	r7, #28
 8005070:	46bd      	mov	sp, r7
 8005072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005076:	4770      	bx	lr
 8005078:	40012c00 	.word	0x40012c00
 800507c:	40013400 	.word	0x40013400
 8005080:	40014000 	.word	0x40014000
 8005084:	40014400 	.word	0x40014400
 8005088:	40014800 	.word	0x40014800

0800508c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800508c:	b480      	push	{r7}
 800508e:	b087      	sub	sp, #28
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
 8005094:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6a1b      	ldr	r3, [r3, #32]
 800509a:	f023 0210 	bic.w	r2, r3, #16
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6a1b      	ldr	r3, [r3, #32]
 80050a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	699b      	ldr	r3, [r3, #24]
 80050b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80050ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80050be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	021b      	lsls	r3, r3, #8
 80050ce:	68fa      	ldr	r2, [r7, #12]
 80050d0:	4313      	orrs	r3, r2
 80050d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80050d4:	697b      	ldr	r3, [r7, #20]
 80050d6:	f023 0320 	bic.w	r3, r3, #32
 80050da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	689b      	ldr	r3, [r3, #8]
 80050e0:	011b      	lsls	r3, r3, #4
 80050e2:	697a      	ldr	r2, [r7, #20]
 80050e4:	4313      	orrs	r3, r2
 80050e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	4a28      	ldr	r2, [pc, #160]	; (800518c <TIM_OC2_SetConfig+0x100>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d003      	beq.n	80050f8 <TIM_OC2_SetConfig+0x6c>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	4a27      	ldr	r2, [pc, #156]	; (8005190 <TIM_OC2_SetConfig+0x104>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d10d      	bne.n	8005114 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	68db      	ldr	r3, [r3, #12]
 8005104:	011b      	lsls	r3, r3, #4
 8005106:	697a      	ldr	r2, [r7, #20]
 8005108:	4313      	orrs	r3, r2
 800510a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005112:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	4a1d      	ldr	r2, [pc, #116]	; (800518c <TIM_OC2_SetConfig+0x100>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d00f      	beq.n	800513c <TIM_OC2_SetConfig+0xb0>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	4a1c      	ldr	r2, [pc, #112]	; (8005190 <TIM_OC2_SetConfig+0x104>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d00b      	beq.n	800513c <TIM_OC2_SetConfig+0xb0>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	4a1b      	ldr	r2, [pc, #108]	; (8005194 <TIM_OC2_SetConfig+0x108>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d007      	beq.n	800513c <TIM_OC2_SetConfig+0xb0>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	4a1a      	ldr	r2, [pc, #104]	; (8005198 <TIM_OC2_SetConfig+0x10c>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d003      	beq.n	800513c <TIM_OC2_SetConfig+0xb0>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	4a19      	ldr	r2, [pc, #100]	; (800519c <TIM_OC2_SetConfig+0x110>)
 8005138:	4293      	cmp	r3, r2
 800513a:	d113      	bne.n	8005164 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800513c:	693b      	ldr	r3, [r7, #16]
 800513e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005142:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005144:	693b      	ldr	r3, [r7, #16]
 8005146:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800514a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	695b      	ldr	r3, [r3, #20]
 8005150:	009b      	lsls	r3, r3, #2
 8005152:	693a      	ldr	r2, [r7, #16]
 8005154:	4313      	orrs	r3, r2
 8005156:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	699b      	ldr	r3, [r3, #24]
 800515c:	009b      	lsls	r3, r3, #2
 800515e:	693a      	ldr	r2, [r7, #16]
 8005160:	4313      	orrs	r3, r2
 8005162:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	693a      	ldr	r2, [r7, #16]
 8005168:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	68fa      	ldr	r2, [r7, #12]
 800516e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	685a      	ldr	r2, [r3, #4]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	697a      	ldr	r2, [r7, #20]
 800517c:	621a      	str	r2, [r3, #32]
}
 800517e:	bf00      	nop
 8005180:	371c      	adds	r7, #28
 8005182:	46bd      	mov	sp, r7
 8005184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005188:	4770      	bx	lr
 800518a:	bf00      	nop
 800518c:	40012c00 	.word	0x40012c00
 8005190:	40013400 	.word	0x40013400
 8005194:	40014000 	.word	0x40014000
 8005198:	40014400 	.word	0x40014400
 800519c:	40014800 	.word	0x40014800

080051a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b087      	sub	sp, #28
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
 80051a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6a1b      	ldr	r3, [r3, #32]
 80051ae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6a1b      	ldr	r3, [r3, #32]
 80051ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	69db      	ldr	r3, [r3, #28]
 80051c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80051ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	f023 0303 	bic.w	r3, r3, #3
 80051da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	68fa      	ldr	r2, [r7, #12]
 80051e2:	4313      	orrs	r3, r2
 80051e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80051ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	021b      	lsls	r3, r3, #8
 80051f4:	697a      	ldr	r2, [r7, #20]
 80051f6:	4313      	orrs	r3, r2
 80051f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	4a27      	ldr	r2, [pc, #156]	; (800529c <TIM_OC3_SetConfig+0xfc>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d003      	beq.n	800520a <TIM_OC3_SetConfig+0x6a>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	4a26      	ldr	r2, [pc, #152]	; (80052a0 <TIM_OC3_SetConfig+0x100>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d10d      	bne.n	8005226 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005210:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	68db      	ldr	r3, [r3, #12]
 8005216:	021b      	lsls	r3, r3, #8
 8005218:	697a      	ldr	r2, [r7, #20]
 800521a:	4313      	orrs	r3, r2
 800521c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005224:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	4a1c      	ldr	r2, [pc, #112]	; (800529c <TIM_OC3_SetConfig+0xfc>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d00f      	beq.n	800524e <TIM_OC3_SetConfig+0xae>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	4a1b      	ldr	r2, [pc, #108]	; (80052a0 <TIM_OC3_SetConfig+0x100>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d00b      	beq.n	800524e <TIM_OC3_SetConfig+0xae>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	4a1a      	ldr	r2, [pc, #104]	; (80052a4 <TIM_OC3_SetConfig+0x104>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d007      	beq.n	800524e <TIM_OC3_SetConfig+0xae>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	4a19      	ldr	r2, [pc, #100]	; (80052a8 <TIM_OC3_SetConfig+0x108>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d003      	beq.n	800524e <TIM_OC3_SetConfig+0xae>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	4a18      	ldr	r2, [pc, #96]	; (80052ac <TIM_OC3_SetConfig+0x10c>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d113      	bne.n	8005276 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800524e:	693b      	ldr	r3, [r7, #16]
 8005250:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005254:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005256:	693b      	ldr	r3, [r7, #16]
 8005258:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800525c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	695b      	ldr	r3, [r3, #20]
 8005262:	011b      	lsls	r3, r3, #4
 8005264:	693a      	ldr	r2, [r7, #16]
 8005266:	4313      	orrs	r3, r2
 8005268:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	699b      	ldr	r3, [r3, #24]
 800526e:	011b      	lsls	r3, r3, #4
 8005270:	693a      	ldr	r2, [r7, #16]
 8005272:	4313      	orrs	r3, r2
 8005274:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	693a      	ldr	r2, [r7, #16]
 800527a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	68fa      	ldr	r2, [r7, #12]
 8005280:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	685a      	ldr	r2, [r3, #4]
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	697a      	ldr	r2, [r7, #20]
 800528e:	621a      	str	r2, [r3, #32]
}
 8005290:	bf00      	nop
 8005292:	371c      	adds	r7, #28
 8005294:	46bd      	mov	sp, r7
 8005296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529a:	4770      	bx	lr
 800529c:	40012c00 	.word	0x40012c00
 80052a0:	40013400 	.word	0x40013400
 80052a4:	40014000 	.word	0x40014000
 80052a8:	40014400 	.word	0x40014400
 80052ac:	40014800 	.word	0x40014800

080052b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b087      	sub	sp, #28
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
 80052b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6a1b      	ldr	r3, [r3, #32]
 80052be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6a1b      	ldr	r3, [r3, #32]
 80052ca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	69db      	ldr	r3, [r3, #28]
 80052d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80052de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	021b      	lsls	r3, r3, #8
 80052f2:	68fa      	ldr	r2, [r7, #12]
 80052f4:	4313      	orrs	r3, r2
 80052f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80052fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	689b      	ldr	r3, [r3, #8]
 8005304:	031b      	lsls	r3, r3, #12
 8005306:	693a      	ldr	r2, [r7, #16]
 8005308:	4313      	orrs	r3, r2
 800530a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	4a18      	ldr	r2, [pc, #96]	; (8005370 <TIM_OC4_SetConfig+0xc0>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d00f      	beq.n	8005334 <TIM_OC4_SetConfig+0x84>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	4a17      	ldr	r2, [pc, #92]	; (8005374 <TIM_OC4_SetConfig+0xc4>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d00b      	beq.n	8005334 <TIM_OC4_SetConfig+0x84>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	4a16      	ldr	r2, [pc, #88]	; (8005378 <TIM_OC4_SetConfig+0xc8>)
 8005320:	4293      	cmp	r3, r2
 8005322:	d007      	beq.n	8005334 <TIM_OC4_SetConfig+0x84>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	4a15      	ldr	r2, [pc, #84]	; (800537c <TIM_OC4_SetConfig+0xcc>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d003      	beq.n	8005334 <TIM_OC4_SetConfig+0x84>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	4a14      	ldr	r2, [pc, #80]	; (8005380 <TIM_OC4_SetConfig+0xd0>)
 8005330:	4293      	cmp	r3, r2
 8005332:	d109      	bne.n	8005348 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800533a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	695b      	ldr	r3, [r3, #20]
 8005340:	019b      	lsls	r3, r3, #6
 8005342:	697a      	ldr	r2, [r7, #20]
 8005344:	4313      	orrs	r3, r2
 8005346:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	697a      	ldr	r2, [r7, #20]
 800534c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	68fa      	ldr	r2, [r7, #12]
 8005352:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	685a      	ldr	r2, [r3, #4]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	693a      	ldr	r2, [r7, #16]
 8005360:	621a      	str	r2, [r3, #32]
}
 8005362:	bf00      	nop
 8005364:	371c      	adds	r7, #28
 8005366:	46bd      	mov	sp, r7
 8005368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536c:	4770      	bx	lr
 800536e:	bf00      	nop
 8005370:	40012c00 	.word	0x40012c00
 8005374:	40013400 	.word	0x40013400
 8005378:	40014000 	.word	0x40014000
 800537c:	40014400 	.word	0x40014400
 8005380:	40014800 	.word	0x40014800

08005384 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005384:	b480      	push	{r7}
 8005386:	b087      	sub	sp, #28
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
 800538c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6a1b      	ldr	r3, [r3, #32]
 8005392:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6a1b      	ldr	r3, [r3, #32]
 800539e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80053b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	68fa      	ldr	r2, [r7, #12]
 80053be:	4313      	orrs	r3, r2
 80053c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80053c8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	689b      	ldr	r3, [r3, #8]
 80053ce:	041b      	lsls	r3, r3, #16
 80053d0:	693a      	ldr	r2, [r7, #16]
 80053d2:	4313      	orrs	r3, r2
 80053d4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	4a17      	ldr	r2, [pc, #92]	; (8005438 <TIM_OC5_SetConfig+0xb4>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d00f      	beq.n	80053fe <TIM_OC5_SetConfig+0x7a>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	4a16      	ldr	r2, [pc, #88]	; (800543c <TIM_OC5_SetConfig+0xb8>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d00b      	beq.n	80053fe <TIM_OC5_SetConfig+0x7a>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	4a15      	ldr	r2, [pc, #84]	; (8005440 <TIM_OC5_SetConfig+0xbc>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d007      	beq.n	80053fe <TIM_OC5_SetConfig+0x7a>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	4a14      	ldr	r2, [pc, #80]	; (8005444 <TIM_OC5_SetConfig+0xc0>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d003      	beq.n	80053fe <TIM_OC5_SetConfig+0x7a>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	4a13      	ldr	r2, [pc, #76]	; (8005448 <TIM_OC5_SetConfig+0xc4>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d109      	bne.n	8005412 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005404:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	695b      	ldr	r3, [r3, #20]
 800540a:	021b      	lsls	r3, r3, #8
 800540c:	697a      	ldr	r2, [r7, #20]
 800540e:	4313      	orrs	r3, r2
 8005410:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	697a      	ldr	r2, [r7, #20]
 8005416:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	68fa      	ldr	r2, [r7, #12]
 800541c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	685a      	ldr	r2, [r3, #4]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	693a      	ldr	r2, [r7, #16]
 800542a:	621a      	str	r2, [r3, #32]
}
 800542c:	bf00      	nop
 800542e:	371c      	adds	r7, #28
 8005430:	46bd      	mov	sp, r7
 8005432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005436:	4770      	bx	lr
 8005438:	40012c00 	.word	0x40012c00
 800543c:	40013400 	.word	0x40013400
 8005440:	40014000 	.word	0x40014000
 8005444:	40014400 	.word	0x40014400
 8005448:	40014800 	.word	0x40014800

0800544c <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800544c:	b480      	push	{r7}
 800544e:	b087      	sub	sp, #28
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
 8005454:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6a1b      	ldr	r3, [r3, #32]
 800545a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6a1b      	ldr	r3, [r3, #32]
 8005466:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005472:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800547a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800547e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	021b      	lsls	r3, r3, #8
 8005486:	68fa      	ldr	r2, [r7, #12]
 8005488:	4313      	orrs	r3, r2
 800548a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800548c:	693b      	ldr	r3, [r7, #16]
 800548e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005492:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	051b      	lsls	r3, r3, #20
 800549a:	693a      	ldr	r2, [r7, #16]
 800549c:	4313      	orrs	r3, r2
 800549e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	4a18      	ldr	r2, [pc, #96]	; (8005504 <TIM_OC6_SetConfig+0xb8>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d00f      	beq.n	80054c8 <TIM_OC6_SetConfig+0x7c>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	4a17      	ldr	r2, [pc, #92]	; (8005508 <TIM_OC6_SetConfig+0xbc>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d00b      	beq.n	80054c8 <TIM_OC6_SetConfig+0x7c>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	4a16      	ldr	r2, [pc, #88]	; (800550c <TIM_OC6_SetConfig+0xc0>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d007      	beq.n	80054c8 <TIM_OC6_SetConfig+0x7c>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	4a15      	ldr	r2, [pc, #84]	; (8005510 <TIM_OC6_SetConfig+0xc4>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d003      	beq.n	80054c8 <TIM_OC6_SetConfig+0x7c>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	4a14      	ldr	r2, [pc, #80]	; (8005514 <TIM_OC6_SetConfig+0xc8>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d109      	bne.n	80054dc <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80054c8:	697b      	ldr	r3, [r7, #20]
 80054ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80054ce:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	695b      	ldr	r3, [r3, #20]
 80054d4:	029b      	lsls	r3, r3, #10
 80054d6:	697a      	ldr	r2, [r7, #20]
 80054d8:	4313      	orrs	r3, r2
 80054da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	697a      	ldr	r2, [r7, #20]
 80054e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	68fa      	ldr	r2, [r7, #12]
 80054e6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	685a      	ldr	r2, [r3, #4]
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	693a      	ldr	r2, [r7, #16]
 80054f4:	621a      	str	r2, [r3, #32]
}
 80054f6:	bf00      	nop
 80054f8:	371c      	adds	r7, #28
 80054fa:	46bd      	mov	sp, r7
 80054fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005500:	4770      	bx	lr
 8005502:	bf00      	nop
 8005504:	40012c00 	.word	0x40012c00
 8005508:	40013400 	.word	0x40013400
 800550c:	40014000 	.word	0x40014000
 8005510:	40014400 	.word	0x40014400
 8005514:	40014800 	.word	0x40014800

08005518 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005518:	b480      	push	{r7}
 800551a:	b087      	sub	sp, #28
 800551c:	af00      	add	r7, sp, #0
 800551e:	60f8      	str	r0, [r7, #12]
 8005520:	60b9      	str	r1, [r7, #8]
 8005522:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	6a1b      	ldr	r3, [r3, #32]
 8005528:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	6a1b      	ldr	r3, [r3, #32]
 800552e:	f023 0201 	bic.w	r2, r3, #1
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	699b      	ldr	r3, [r3, #24]
 800553a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800553c:	693b      	ldr	r3, [r7, #16]
 800553e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005542:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	011b      	lsls	r3, r3, #4
 8005548:	693a      	ldr	r2, [r7, #16]
 800554a:	4313      	orrs	r3, r2
 800554c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	f023 030a 	bic.w	r3, r3, #10
 8005554:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005556:	697a      	ldr	r2, [r7, #20]
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	4313      	orrs	r3, r2
 800555c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	693a      	ldr	r2, [r7, #16]
 8005562:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	697a      	ldr	r2, [r7, #20]
 8005568:	621a      	str	r2, [r3, #32]
}
 800556a:	bf00      	nop
 800556c:	371c      	adds	r7, #28
 800556e:	46bd      	mov	sp, r7
 8005570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005574:	4770      	bx	lr

08005576 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005576:	b480      	push	{r7}
 8005578:	b087      	sub	sp, #28
 800557a:	af00      	add	r7, sp, #0
 800557c:	60f8      	str	r0, [r7, #12]
 800557e:	60b9      	str	r1, [r7, #8]
 8005580:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	6a1b      	ldr	r3, [r3, #32]
 8005586:	f023 0210 	bic.w	r2, r3, #16
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	699b      	ldr	r3, [r3, #24]
 8005592:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	6a1b      	ldr	r3, [r3, #32]
 8005598:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80055a0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	031b      	lsls	r3, r3, #12
 80055a6:	697a      	ldr	r2, [r7, #20]
 80055a8:	4313      	orrs	r3, r2
 80055aa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80055ac:	693b      	ldr	r3, [r7, #16]
 80055ae:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80055b2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	011b      	lsls	r3, r3, #4
 80055b8:	693a      	ldr	r2, [r7, #16]
 80055ba:	4313      	orrs	r3, r2
 80055bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	697a      	ldr	r2, [r7, #20]
 80055c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	693a      	ldr	r2, [r7, #16]
 80055c8:	621a      	str	r2, [r3, #32]
}
 80055ca:	bf00      	nop
 80055cc:	371c      	adds	r7, #28
 80055ce:	46bd      	mov	sp, r7
 80055d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d4:	4770      	bx	lr

080055d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80055d6:	b480      	push	{r7}
 80055d8:	b085      	sub	sp, #20
 80055da:	af00      	add	r7, sp, #0
 80055dc:	6078      	str	r0, [r7, #4]
 80055de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	689b      	ldr	r3, [r3, #8]
 80055e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80055ee:	683a      	ldr	r2, [r7, #0]
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	4313      	orrs	r3, r2
 80055f4:	f043 0307 	orr.w	r3, r3, #7
 80055f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	68fa      	ldr	r2, [r7, #12]
 80055fe:	609a      	str	r2, [r3, #8]
}
 8005600:	bf00      	nop
 8005602:	3714      	adds	r7, #20
 8005604:	46bd      	mov	sp, r7
 8005606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560a:	4770      	bx	lr

0800560c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800560c:	b480      	push	{r7}
 800560e:	b087      	sub	sp, #28
 8005610:	af00      	add	r7, sp, #0
 8005612:	60f8      	str	r0, [r7, #12]
 8005614:	60b9      	str	r1, [r7, #8]
 8005616:	607a      	str	r2, [r7, #4]
 8005618:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005626:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	021a      	lsls	r2, r3, #8
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	431a      	orrs	r2, r3
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	4313      	orrs	r3, r2
 8005634:	697a      	ldr	r2, [r7, #20]
 8005636:	4313      	orrs	r3, r2
 8005638:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	697a      	ldr	r2, [r7, #20]
 800563e:	609a      	str	r2, [r3, #8]
}
 8005640:	bf00      	nop
 8005642:	371c      	adds	r7, #28
 8005644:	46bd      	mov	sp, r7
 8005646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564a:	4770      	bx	lr

0800564c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800564c:	b480      	push	{r7}
 800564e:	b087      	sub	sp, #28
 8005650:	af00      	add	r7, sp, #0
 8005652:	60f8      	str	r0, [r7, #12]
 8005654:	60b9      	str	r1, [r7, #8]
 8005656:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	f003 031f 	and.w	r3, r3, #31
 800565e:	2201      	movs	r2, #1
 8005660:	fa02 f303 	lsl.w	r3, r2, r3
 8005664:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	6a1a      	ldr	r2, [r3, #32]
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	43db      	mvns	r3, r3
 800566e:	401a      	ands	r2, r3
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	6a1a      	ldr	r2, [r3, #32]
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	f003 031f 	and.w	r3, r3, #31
 800567e:	6879      	ldr	r1, [r7, #4]
 8005680:	fa01 f303 	lsl.w	r3, r1, r3
 8005684:	431a      	orrs	r2, r3
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	621a      	str	r2, [r3, #32]
}
 800568a:	bf00      	nop
 800568c:	371c      	adds	r7, #28
 800568e:	46bd      	mov	sp, r7
 8005690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005694:	4770      	bx	lr
	...

08005698 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005698:	b480      	push	{r7}
 800569a:	b085      	sub	sp, #20
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
 80056a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	d101      	bne.n	80056b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80056ac:	2302      	movs	r3, #2
 80056ae:	e045      	b.n	800573c <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2201      	movs	r2, #1
 80056b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2202      	movs	r2, #2
 80056bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	689b      	ldr	r3, [r3, #8]
 80056ce:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4a1c      	ldr	r2, [pc, #112]	; (8005748 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d004      	beq.n	80056e4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	4a1b      	ldr	r2, [pc, #108]	; (800574c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d108      	bne.n	80056f6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80056ea:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	68fa      	ldr	r2, [r7, #12]
 80056f2:	4313      	orrs	r3, r2
 80056f4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056fc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	68fa      	ldr	r2, [r7, #12]
 8005704:	4313      	orrs	r3, r2
 8005706:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800570e:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	68ba      	ldr	r2, [r7, #8]
 8005716:	4313      	orrs	r3, r2
 8005718:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	68fa      	ldr	r2, [r7, #12]
 8005720:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	68ba      	ldr	r2, [r7, #8]
 8005728:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2201      	movs	r2, #1
 800572e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2200      	movs	r2, #0
 8005736:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800573a:	2300      	movs	r3, #0
}
 800573c:	4618      	mov	r0, r3
 800573e:	3714      	adds	r7, #20
 8005740:	46bd      	mov	sp, r7
 8005742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005746:	4770      	bx	lr
 8005748:	40012c00 	.word	0x40012c00
 800574c:	40013400 	.word	0x40013400

08005750 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005750:	b480      	push	{r7}
 8005752:	b083      	sub	sp, #12
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005758:	bf00      	nop
 800575a:	370c      	adds	r7, #12
 800575c:	46bd      	mov	sp, r7
 800575e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005762:	4770      	bx	lr

08005764 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005764:	b480      	push	{r7}
 8005766:	b083      	sub	sp, #12
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800576c:	bf00      	nop
 800576e:	370c      	adds	r7, #12
 8005770:	46bd      	mov	sp, r7
 8005772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005776:	4770      	bx	lr

08005778 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005778:	b480      	push	{r7}
 800577a:	b083      	sub	sp, #12
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005780:	bf00      	nop
 8005782:	370c      	adds	r7, #12
 8005784:	46bd      	mov	sp, r7
 8005786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578a:	4770      	bx	lr

0800578c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b082      	sub	sp, #8
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d101      	bne.n	800579e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800579a:	2301      	movs	r3, #1
 800579c:	e040      	b.n	8005820 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d106      	bne.n	80057b4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2200      	movs	r2, #0
 80057aa:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80057ae:	6878      	ldr	r0, [r7, #4]
 80057b0:	f001 ffde 	bl	8007770 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2224      	movs	r2, #36	; 0x24
 80057b8:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	687a      	ldr	r2, [r7, #4]
 80057c0:	6812      	ldr	r2, [r2, #0]
 80057c2:	6812      	ldr	r2, [r2, #0]
 80057c4:	f022 0201 	bic.w	r2, r2, #1
 80057c8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	f000 faa6 	bl	8005d1c <UART_SetConfig>
 80057d0:	4603      	mov	r3, r0
 80057d2:	2b01      	cmp	r3, #1
 80057d4:	d101      	bne.n	80057da <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	e022      	b.n	8005820 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d002      	beq.n	80057e8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f000 fdd4 	bl	8006390 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	687a      	ldr	r2, [r7, #4]
 80057ee:	6812      	ldr	r2, [r2, #0]
 80057f0:	6852      	ldr	r2, [r2, #4]
 80057f2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80057f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	687a      	ldr	r2, [r7, #4]
 80057fe:	6812      	ldr	r2, [r2, #0]
 8005800:	6892      	ldr	r2, [r2, #8]
 8005802:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005806:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	687a      	ldr	r2, [r7, #4]
 800580e:	6812      	ldr	r2, [r2, #0]
 8005810:	6812      	ldr	r2, [r2, #0]
 8005812:	f042 0201 	orr.w	r2, r2, #1
 8005816:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005818:	6878      	ldr	r0, [r7, #4]
 800581a:	f000 fe5b 	bl	80064d4 <UART_CheckIdleState>
 800581e:	4603      	mov	r3, r0
}
 8005820:	4618      	mov	r0, r3
 8005822:	3708      	adds	r7, #8
 8005824:	46bd      	mov	sp, r7
 8005826:	bd80      	pop	{r7, pc}

08005828 <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b08a      	sub	sp, #40	; 0x28
 800582c:	af02      	add	r7, sp, #8
 800582e:	60f8      	str	r0, [r7, #12]
 8005830:	60b9      	str	r1, [r7, #8]
 8005832:	603b      	str	r3, [r7, #0]
 8005834:	4613      	mov	r3, r2
 8005836:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800583c:	2b20      	cmp	r3, #32
 800583e:	f040 8081 	bne.w	8005944 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d002      	beq.n	800584e <HAL_UART_Transmit+0x26>
 8005848:	88fb      	ldrh	r3, [r7, #6]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d101      	bne.n	8005852 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800584e:	2301      	movs	r3, #1
 8005850:	e079      	b.n	8005946 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8005858:	2b01      	cmp	r3, #1
 800585a:	d101      	bne.n	8005860 <HAL_UART_Transmit+0x38>
 800585c:	2302      	movs	r3, #2
 800585e:	e072      	b.n	8005946 <HAL_UART_Transmit+0x11e>
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	2201      	movs	r2, #1
 8005864:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	2200      	movs	r2, #0
 800586c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2221      	movs	r2, #33	; 0x21
 8005872:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8005874:	f7fb fbd8 	bl	8001028 <HAL_GetTick>
 8005878:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	88fa      	ldrh	r2, [r7, #6]
 800587e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	88fa      	ldrh	r2, [r7, #6]
 8005886:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005892:	d108      	bne.n	80058a6 <HAL_UART_Transmit+0x7e>
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	691b      	ldr	r3, [r3, #16]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d104      	bne.n	80058a6 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 800589c:	2300      	movs	r3, #0
 800589e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	61bb      	str	r3, [r7, #24]
 80058a4:	e003      	b.n	80058ae <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 80058a6:	68bb      	ldr	r3, [r7, #8]
 80058a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80058aa:	2300      	movs	r3, #0
 80058ac:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80058ae:	e02d      	b.n	800590c <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	9300      	str	r3, [sp, #0]
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	2200      	movs	r2, #0
 80058b8:	2180      	movs	r1, #128	; 0x80
 80058ba:	68f8      	ldr	r0, [r7, #12]
 80058bc:	f000 fe4f 	bl	800655e <UART_WaitOnFlagUntilTimeout>
 80058c0:	4603      	mov	r3, r0
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d001      	beq.n	80058ca <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 80058c6:	2303      	movs	r3, #3
 80058c8:	e03d      	b.n	8005946 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80058ca:	69fb      	ldr	r3, [r7, #28]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d10b      	bne.n	80058e8 <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	69ba      	ldr	r2, [r7, #24]
 80058d6:	8812      	ldrh	r2, [r2, #0]
 80058d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058dc:	b292      	uxth	r2, r2
 80058de:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80058e0:	69bb      	ldr	r3, [r7, #24]
 80058e2:	3302      	adds	r3, #2
 80058e4:	61bb      	str	r3, [r7, #24]
 80058e6:	e008      	b.n	80058fa <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	69fa      	ldr	r2, [r7, #28]
 80058ee:	7812      	ldrb	r2, [r2, #0]
 80058f0:	b292      	uxth	r2, r2
 80058f2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80058f4:	69fb      	ldr	r3, [r7, #28]
 80058f6:	3301      	adds	r3, #1
 80058f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005900:	b29b      	uxth	r3, r3
 8005902:	3b01      	subs	r3, #1
 8005904:	b29a      	uxth	r2, r3
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005912:	b29b      	uxth	r3, r3
 8005914:	2b00      	cmp	r3, #0
 8005916:	d1cb      	bne.n	80058b0 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	9300      	str	r3, [sp, #0]
 800591c:	697b      	ldr	r3, [r7, #20]
 800591e:	2200      	movs	r2, #0
 8005920:	2140      	movs	r1, #64	; 0x40
 8005922:	68f8      	ldr	r0, [r7, #12]
 8005924:	f000 fe1b 	bl	800655e <UART_WaitOnFlagUntilTimeout>
 8005928:	4603      	mov	r3, r0
 800592a:	2b00      	cmp	r3, #0
 800592c:	d001      	beq.n	8005932 <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 800592e:	2303      	movs	r3, #3
 8005930:	e009      	b.n	8005946 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2220      	movs	r2, #32
 8005936:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2200      	movs	r2, #0
 800593c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8005940:	2300      	movs	r3, #0
 8005942:	e000      	b.n	8005946 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8005944:	2302      	movs	r3, #2
  }
}
 8005946:	4618      	mov	r0, r3
 8005948:	3720      	adds	r7, #32
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}
	...

08005950 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005950:	b480      	push	{r7}
 8005952:	b085      	sub	sp, #20
 8005954:	af00      	add	r7, sp, #0
 8005956:	60f8      	str	r0, [r7, #12]
 8005958:	60b9      	str	r1, [r7, #8]
 800595a:	4613      	mov	r3, r2
 800595c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005962:	2b20      	cmp	r3, #32
 8005964:	f040 808a 	bne.w	8005a7c <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d002      	beq.n	8005974 <HAL_UART_Receive_IT+0x24>
 800596e:	88fb      	ldrh	r3, [r7, #6]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d101      	bne.n	8005978 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005974:	2301      	movs	r3, #1
 8005976:	e082      	b.n	8005a7e <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800597e:	2b01      	cmp	r3, #1
 8005980:	d101      	bne.n	8005986 <HAL_UART_Receive_IT+0x36>
 8005982:	2302      	movs	r3, #2
 8005984:	e07b      	b.n	8005a7e <HAL_UART_Receive_IT+0x12e>
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2201      	movs	r2, #1
 800598a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	68ba      	ldr	r2, [r7, #8]
 8005992:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	88fa      	ldrh	r2, [r7, #6]
 8005998:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	88fa      	ldrh	r2, [r7, #6]
 80059a0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	2200      	movs	r2, #0
 80059a8:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	689b      	ldr	r3, [r3, #8]
 80059ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059b2:	d10e      	bne.n	80059d2 <HAL_UART_Receive_IT+0x82>
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	691b      	ldr	r3, [r3, #16]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d105      	bne.n	80059c8 <HAL_UART_Receive_IT+0x78>
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f240 12ff 	movw	r2, #511	; 0x1ff
 80059c2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80059c6:	e02d      	b.n	8005a24 <HAL_UART_Receive_IT+0xd4>
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	22ff      	movs	r2, #255	; 0xff
 80059cc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80059d0:	e028      	b.n	8005a24 <HAL_UART_Receive_IT+0xd4>
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	689b      	ldr	r3, [r3, #8]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d10d      	bne.n	80059f6 <HAL_UART_Receive_IT+0xa6>
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	691b      	ldr	r3, [r3, #16]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d104      	bne.n	80059ec <HAL_UART_Receive_IT+0x9c>
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	22ff      	movs	r2, #255	; 0xff
 80059e6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80059ea:	e01b      	b.n	8005a24 <HAL_UART_Receive_IT+0xd4>
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	227f      	movs	r2, #127	; 0x7f
 80059f0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80059f4:	e016      	b.n	8005a24 <HAL_UART_Receive_IT+0xd4>
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	689b      	ldr	r3, [r3, #8]
 80059fa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80059fe:	d10d      	bne.n	8005a1c <HAL_UART_Receive_IT+0xcc>
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	691b      	ldr	r3, [r3, #16]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d104      	bne.n	8005a12 <HAL_UART_Receive_IT+0xc2>
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	227f      	movs	r2, #127	; 0x7f
 8005a0c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005a10:	e008      	b.n	8005a24 <HAL_UART_Receive_IT+0xd4>
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	223f      	movs	r2, #63	; 0x3f
 8005a16:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005a1a:	e003      	b.n	8005a24 <HAL_UART_Receive_IT+0xd4>
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	2200      	movs	r2, #0
 8005a20:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	2200      	movs	r2, #0
 8005a28:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2222      	movs	r2, #34	; 0x22
 8005a2e:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	68fa      	ldr	r2, [r7, #12]
 8005a36:	6812      	ldr	r2, [r2, #0]
 8005a38:	6892      	ldr	r2, [r2, #8]
 8005a3a:	f042 0201 	orr.w	r2, r2, #1
 8005a3e:	609a      	str	r2, [r3, #8]
      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
    }
#else
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	689b      	ldr	r3, [r3, #8]
 8005a44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a48:	d107      	bne.n	8005a5a <HAL_UART_Receive_IT+0x10a>
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	691b      	ldr	r3, [r3, #16]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d103      	bne.n	8005a5a <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	4a0d      	ldr	r2, [pc, #52]	; (8005a8c <HAL_UART_Receive_IT+0x13c>)
 8005a56:	661a      	str	r2, [r3, #96]	; 0x60
 8005a58:	e002      	b.n	8005a60 <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	4a0c      	ldr	r2, [pc, #48]	; (8005a90 <HAL_UART_Receive_IT+0x140>)
 8005a5e:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2200      	movs	r2, #0
 8005a64:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	68fa      	ldr	r2, [r7, #12]
 8005a6e:	6812      	ldr	r2, [r2, #0]
 8005a70:	6812      	ldr	r2, [r2, #0]
 8005a72:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8005a76:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8005a78:	2300      	movs	r3, #0
 8005a7a:	e000      	b.n	8005a7e <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 8005a7c:	2302      	movs	r3, #2
  }
}
 8005a7e:	4618      	mov	r0, r3
 8005a80:	3714      	adds	r7, #20
 8005a82:	46bd      	mov	sp, r7
 8005a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a88:	4770      	bx	lr
 8005a8a:	bf00      	nop
 8005a8c:	08006737 	.word	0x08006737
 8005a90:	0800668d 	.word	0x0800668d

08005a94 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b088      	sub	sp, #32
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	69db      	ldr	r3, [r3, #28]
 8005aa2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	689b      	ldr	r3, [r3, #8]
 8005ab2:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8005ab4:	69fb      	ldr	r3, [r7, #28]
 8005ab6:	f003 030f 	and.w	r3, r3, #15
 8005aba:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8005abc:	693b      	ldr	r3, [r7, #16]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d113      	bne.n	8005aea <HAL_UART_IRQHandler+0x56>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005ac2:	69fb      	ldr	r3, [r7, #28]
 8005ac4:	f003 0320 	and.w	r3, r3, #32
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d00e      	beq.n	8005aea <HAL_UART_IRQHandler+0x56>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005acc:	69bb      	ldr	r3, [r7, #24]
 8005ace:	f003 0320 	and.w	r3, r3, #32
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d009      	beq.n	8005aea <HAL_UART_IRQHandler+0x56>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	f000 80ff 	beq.w	8005cde <HAL_UART_IRQHandler+0x24a>
      {
        huart->RxISR(huart);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ae4:	6878      	ldr	r0, [r7, #4]
 8005ae6:	4798      	blx	r3
      }
      return;
 8005ae8:	e0f9      	b.n	8005cde <HAL_UART_IRQHandler+0x24a>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8005aea:	693b      	ldr	r3, [r7, #16]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	f000 80c1 	beq.w	8005c74 <HAL_UART_IRQHandler+0x1e0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	f003 0301 	and.w	r3, r3, #1
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d105      	bne.n	8005b08 <HAL_UART_IRQHandler+0x74>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8005afc:	69bb      	ldr	r3, [r7, #24]
 8005afe:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	f000 80b6 	beq.w	8005c74 <HAL_UART_IRQHandler+0x1e0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005b08:	69fb      	ldr	r3, [r7, #28]
 8005b0a:	f003 0301 	and.w	r3, r3, #1
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d00e      	beq.n	8005b30 <HAL_UART_IRQHandler+0x9c>
 8005b12:	69bb      	ldr	r3, [r7, #24]
 8005b14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d009      	beq.n	8005b30 <HAL_UART_IRQHandler+0x9c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	2201      	movs	r2, #1
 8005b22:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b28:	f043 0201 	orr.w	r2, r3, #1
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005b30:	69fb      	ldr	r3, [r7, #28]
 8005b32:	f003 0302 	and.w	r3, r3, #2
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d00e      	beq.n	8005b58 <HAL_UART_IRQHandler+0xc4>
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	f003 0301 	and.w	r3, r3, #1
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d009      	beq.n	8005b58 <HAL_UART_IRQHandler+0xc4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	2202      	movs	r2, #2
 8005b4a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b50:	f043 0204 	orr.w	r2, r3, #4
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005b58:	69fb      	ldr	r3, [r7, #28]
 8005b5a:	f003 0304 	and.w	r3, r3, #4
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d00e      	beq.n	8005b80 <HAL_UART_IRQHandler+0xec>
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	f003 0301 	and.w	r3, r3, #1
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d009      	beq.n	8005b80 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	2204      	movs	r2, #4
 8005b72:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b78:	f043 0202 	orr.w	r2, r3, #2
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005b80:	69fb      	ldr	r3, [r7, #28]
 8005b82:	f003 0308 	and.w	r3, r3, #8
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d013      	beq.n	8005bb2 <HAL_UART_IRQHandler+0x11e>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005b8a:	69bb      	ldr	r3, [r7, #24]
 8005b8c:	f003 0320 	and.w	r3, r3, #32
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d104      	bne.n	8005b9e <HAL_UART_IRQHandler+0x10a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005b94:	697b      	ldr	r3, [r7, #20]
 8005b96:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d009      	beq.n	8005bb2 <HAL_UART_IRQHandler+0x11e>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	2208      	movs	r2, #8
 8005ba4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005baa:	f043 0208 	orr.w	r2, r3, #8
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	f000 8093 	beq.w	8005ce2 <HAL_UART_IRQHandler+0x24e>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005bbc:	69fb      	ldr	r3, [r7, #28]
 8005bbe:	f003 0320 	and.w	r3, r3, #32
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d00c      	beq.n	8005be0 <HAL_UART_IRQHandler+0x14c>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005bc6:	69bb      	ldr	r3, [r7, #24]
 8005bc8:	f003 0320 	and.w	r3, r3, #32
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d007      	beq.n	8005be0 <HAL_UART_IRQHandler+0x14c>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d003      	beq.n	8005be0 <HAL_UART_IRQHandler+0x14c>
        {
          huart->RxISR(huart);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005bdc:	6878      	ldr	r0, [r7, #4]
 8005bde:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = huart->ErrorCode;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005be4:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	689b      	ldr	r3, [r3, #8]
 8005bec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bf0:	2b40      	cmp	r3, #64	; 0x40
 8005bf2:	d004      	beq.n	8005bfe <HAL_UART_IRQHandler+0x16a>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	f003 0308 	and.w	r3, r3, #8
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d031      	beq.n	8005c62 <HAL_UART_IRQHandler+0x1ce>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005bfe:	6878      	ldr	r0, [r7, #4]
 8005c00:	f000 fcf5 	bl	80065ee <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	689b      	ldr	r3, [r3, #8]
 8005c0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c0e:	2b40      	cmp	r3, #64	; 0x40
 8005c10:	d123      	bne.n	8005c5a <HAL_UART_IRQHandler+0x1c6>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	687a      	ldr	r2, [r7, #4]
 8005c18:	6812      	ldr	r2, [r2, #0]
 8005c1a:	6892      	ldr	r2, [r2, #8]
 8005c1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c20:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d013      	beq.n	8005c52 <HAL_UART_IRQHandler+0x1be>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005c2e:	4a30      	ldr	r2, [pc, #192]	; (8005cf0 <HAL_UART_IRQHandler+0x25c>)
 8005c30:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005c36:	4618      	mov	r0, r3
 8005c38:	f7fd f807 	bl	8002c4a <HAL_DMA_Abort_IT>
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d016      	beq.n	8005c70 <HAL_UART_IRQHandler+0x1dc>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005c46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c48:	687a      	ldr	r2, [r7, #4]
 8005c4a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8005c4c:	4610      	mov	r0, r2
 8005c4e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c50:	e00e      	b.n	8005c70 <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	f000 f858 	bl	8005d08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c58:	e00a      	b.n	8005c70 <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	f000 f854 	bl	8005d08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c60:	e006      	b.n	8005c70 <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005c62:	6878      	ldr	r0, [r7, #4]
 8005c64:	f000 f850 	bl	8005d08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8005c6e:	e038      	b.n	8005ce2 <HAL_UART_IRQHandler+0x24e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c70:	bf00      	nop
    return;
 8005c72:	e036      	b.n	8005ce2 <HAL_UART_IRQHandler+0x24e>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005c74:	69fb      	ldr	r3, [r7, #28]
 8005c76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d00d      	beq.n	8005c9a <HAL_UART_IRQHandler+0x206>
 8005c7e:	697b      	ldr	r3, [r7, #20]
 8005c80:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d008      	beq.n	8005c9a <HAL_UART_IRQHandler+0x206>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005c90:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005c92:	6878      	ldr	r0, [r7, #4]
 8005c94:	f000 fda4 	bl	80067e0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005c98:	e026      	b.n	8005ce8 <HAL_UART_IRQHandler+0x254>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005c9a:	69fb      	ldr	r3, [r7, #28]
 8005c9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d00d      	beq.n	8005cc0 <HAL_UART_IRQHandler+0x22c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005ca4:	69bb      	ldr	r3, [r7, #24]
 8005ca6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d008      	beq.n	8005cc0 <HAL_UART_IRQHandler+0x22c>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d017      	beq.n	8005ce6 <HAL_UART_IRQHandler+0x252>
    {
      huart->TxISR(huart);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005cba:	6878      	ldr	r0, [r7, #4]
 8005cbc:	4798      	blx	r3
    }
    return;
 8005cbe:	e012      	b.n	8005ce6 <HAL_UART_IRQHandler+0x252>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005cc0:	69fb      	ldr	r3, [r7, #28]
 8005cc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d00e      	beq.n	8005ce8 <HAL_UART_IRQHandler+0x254>
 8005cca:	69bb      	ldr	r3, [r7, #24]
 8005ccc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d009      	beq.n	8005ce8 <HAL_UART_IRQHandler+0x254>
  {
    UART_EndTransmit_IT(huart);
 8005cd4:	6878      	ldr	r0, [r7, #4]
 8005cd6:	f000 fcc0 	bl	800665a <UART_EndTransmit_IT>
    return;
 8005cda:	bf00      	nop
 8005cdc:	e004      	b.n	8005ce8 <HAL_UART_IRQHandler+0x254>
      return;
 8005cde:	bf00      	nop
 8005ce0:	e002      	b.n	8005ce8 <HAL_UART_IRQHandler+0x254>
    return;
 8005ce2:	bf00      	nop
 8005ce4:	e000      	b.n	8005ce8 <HAL_UART_IRQHandler+0x254>
    return;
 8005ce6:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8005ce8:	3720      	adds	r7, #32
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bd80      	pop	{r7, pc}
 8005cee:	bf00      	nop
 8005cf0:	0800662f 	.word	0x0800662f

08005cf4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005cf4:	b480      	push	{r7}
 8005cf6:	b083      	sub	sp, #12
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005cfc:	bf00      	nop
 8005cfe:	370c      	adds	r7, #12
 8005d00:	46bd      	mov	sp, r7
 8005d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d06:	4770      	bx	lr

08005d08 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005d08:	b480      	push	{r7}
 8005d0a:	b083      	sub	sp, #12
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005d10:	bf00      	nop
 8005d12:	370c      	adds	r7, #12
 8005d14:	46bd      	mov	sp, r7
 8005d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1a:	4770      	bx	lr

08005d1c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d1c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005d20:	b088      	sub	sp, #32
 8005d22:	af00      	add	r7, sp, #0
 8005d24:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8005d26:	2300      	movs	r3, #0
 8005d28:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8005d2e:	2300      	movs	r3, #0
 8005d30:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	689a      	ldr	r2, [r3, #8]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	691b      	ldr	r3, [r3, #16]
 8005d3a:	431a      	orrs	r2, r3
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	695b      	ldr	r3, [r3, #20]
 8005d40:	431a      	orrs	r2, r3
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	69db      	ldr	r3, [r3, #28]
 8005d46:	4313      	orrs	r3, r2
 8005d48:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681a      	ldr	r2, [r3, #0]
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	6819      	ldr	r1, [r3, #0]
 8005d54:	4bab      	ldr	r3, [pc, #684]	; (8006004 <UART_SetConfig+0x2e8>)
 8005d56:	400b      	ands	r3, r1
 8005d58:	69f9      	ldr	r1, [r7, #28]
 8005d5a:	430b      	orrs	r3, r1
 8005d5c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	687a      	ldr	r2, [r7, #4]
 8005d64:	6812      	ldr	r2, [r2, #0]
 8005d66:	6852      	ldr	r2, [r2, #4]
 8005d68:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8005d6c:	687a      	ldr	r2, [r7, #4]
 8005d6e:	68d2      	ldr	r2, [r2, #12]
 8005d70:	430a      	orrs	r2, r1
 8005d72:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	699b      	ldr	r3, [r3, #24]
 8005d78:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4aa2      	ldr	r2, [pc, #648]	; (8006008 <UART_SetConfig+0x2ec>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d004      	beq.n	8005d8e <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6a1b      	ldr	r3, [r3, #32]
 8005d88:	69fa      	ldr	r2, [r7, #28]
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	687a      	ldr	r2, [r7, #4]
 8005d94:	6812      	ldr	r2, [r2, #0]
 8005d96:	6892      	ldr	r2, [r2, #8]
 8005d98:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 8005d9c:	69fa      	ldr	r2, [r7, #28]
 8005d9e:	430a      	orrs	r2, r1
 8005da0:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4a99      	ldr	r2, [pc, #612]	; (800600c <UART_SetConfig+0x2f0>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d121      	bne.n	8005df0 <UART_SetConfig+0xd4>
 8005dac:	4b98      	ldr	r3, [pc, #608]	; (8006010 <UART_SetConfig+0x2f4>)
 8005dae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005db2:	f003 0303 	and.w	r3, r3, #3
 8005db6:	2b03      	cmp	r3, #3
 8005db8:	d816      	bhi.n	8005de8 <UART_SetConfig+0xcc>
 8005dba:	a201      	add	r2, pc, #4	; (adr r2, 8005dc0 <UART_SetConfig+0xa4>)
 8005dbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dc0:	08005dd1 	.word	0x08005dd1
 8005dc4:	08005ddd 	.word	0x08005ddd
 8005dc8:	08005dd7 	.word	0x08005dd7
 8005dcc:	08005de3 	.word	0x08005de3
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	76fb      	strb	r3, [r7, #27]
 8005dd4:	e0e8      	b.n	8005fa8 <UART_SetConfig+0x28c>
 8005dd6:	2302      	movs	r3, #2
 8005dd8:	76fb      	strb	r3, [r7, #27]
 8005dda:	e0e5      	b.n	8005fa8 <UART_SetConfig+0x28c>
 8005ddc:	2304      	movs	r3, #4
 8005dde:	76fb      	strb	r3, [r7, #27]
 8005de0:	e0e2      	b.n	8005fa8 <UART_SetConfig+0x28c>
 8005de2:	2308      	movs	r3, #8
 8005de4:	76fb      	strb	r3, [r7, #27]
 8005de6:	e0df      	b.n	8005fa8 <UART_SetConfig+0x28c>
 8005de8:	2310      	movs	r3, #16
 8005dea:	76fb      	strb	r3, [r7, #27]
 8005dec:	bf00      	nop
 8005dee:	e0db      	b.n	8005fa8 <UART_SetConfig+0x28c>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a87      	ldr	r2, [pc, #540]	; (8006014 <UART_SetConfig+0x2f8>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d134      	bne.n	8005e64 <UART_SetConfig+0x148>
 8005dfa:	4b85      	ldr	r3, [pc, #532]	; (8006010 <UART_SetConfig+0x2f4>)
 8005dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e00:	f003 030c 	and.w	r3, r3, #12
 8005e04:	2b0c      	cmp	r3, #12
 8005e06:	d829      	bhi.n	8005e5c <UART_SetConfig+0x140>
 8005e08:	a201      	add	r2, pc, #4	; (adr r2, 8005e10 <UART_SetConfig+0xf4>)
 8005e0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e0e:	bf00      	nop
 8005e10:	08005e45 	.word	0x08005e45
 8005e14:	08005e5d 	.word	0x08005e5d
 8005e18:	08005e5d 	.word	0x08005e5d
 8005e1c:	08005e5d 	.word	0x08005e5d
 8005e20:	08005e51 	.word	0x08005e51
 8005e24:	08005e5d 	.word	0x08005e5d
 8005e28:	08005e5d 	.word	0x08005e5d
 8005e2c:	08005e5d 	.word	0x08005e5d
 8005e30:	08005e4b 	.word	0x08005e4b
 8005e34:	08005e5d 	.word	0x08005e5d
 8005e38:	08005e5d 	.word	0x08005e5d
 8005e3c:	08005e5d 	.word	0x08005e5d
 8005e40:	08005e57 	.word	0x08005e57
 8005e44:	2300      	movs	r3, #0
 8005e46:	76fb      	strb	r3, [r7, #27]
 8005e48:	e0ae      	b.n	8005fa8 <UART_SetConfig+0x28c>
 8005e4a:	2302      	movs	r3, #2
 8005e4c:	76fb      	strb	r3, [r7, #27]
 8005e4e:	e0ab      	b.n	8005fa8 <UART_SetConfig+0x28c>
 8005e50:	2304      	movs	r3, #4
 8005e52:	76fb      	strb	r3, [r7, #27]
 8005e54:	e0a8      	b.n	8005fa8 <UART_SetConfig+0x28c>
 8005e56:	2308      	movs	r3, #8
 8005e58:	76fb      	strb	r3, [r7, #27]
 8005e5a:	e0a5      	b.n	8005fa8 <UART_SetConfig+0x28c>
 8005e5c:	2310      	movs	r3, #16
 8005e5e:	76fb      	strb	r3, [r7, #27]
 8005e60:	bf00      	nop
 8005e62:	e0a1      	b.n	8005fa8 <UART_SetConfig+0x28c>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	4a6b      	ldr	r2, [pc, #428]	; (8006018 <UART_SetConfig+0x2fc>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d120      	bne.n	8005eb0 <UART_SetConfig+0x194>
 8005e6e:	4b68      	ldr	r3, [pc, #416]	; (8006010 <UART_SetConfig+0x2f4>)
 8005e70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e74:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005e78:	2b10      	cmp	r3, #16
 8005e7a:	d00f      	beq.n	8005e9c <UART_SetConfig+0x180>
 8005e7c:	2b10      	cmp	r3, #16
 8005e7e:	d802      	bhi.n	8005e86 <UART_SetConfig+0x16a>
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d005      	beq.n	8005e90 <UART_SetConfig+0x174>
 8005e84:	e010      	b.n	8005ea8 <UART_SetConfig+0x18c>
 8005e86:	2b20      	cmp	r3, #32
 8005e88:	d005      	beq.n	8005e96 <UART_SetConfig+0x17a>
 8005e8a:	2b30      	cmp	r3, #48	; 0x30
 8005e8c:	d009      	beq.n	8005ea2 <UART_SetConfig+0x186>
 8005e8e:	e00b      	b.n	8005ea8 <UART_SetConfig+0x18c>
 8005e90:	2300      	movs	r3, #0
 8005e92:	76fb      	strb	r3, [r7, #27]
 8005e94:	e088      	b.n	8005fa8 <UART_SetConfig+0x28c>
 8005e96:	2302      	movs	r3, #2
 8005e98:	76fb      	strb	r3, [r7, #27]
 8005e9a:	e085      	b.n	8005fa8 <UART_SetConfig+0x28c>
 8005e9c:	2304      	movs	r3, #4
 8005e9e:	76fb      	strb	r3, [r7, #27]
 8005ea0:	e082      	b.n	8005fa8 <UART_SetConfig+0x28c>
 8005ea2:	2308      	movs	r3, #8
 8005ea4:	76fb      	strb	r3, [r7, #27]
 8005ea6:	e07f      	b.n	8005fa8 <UART_SetConfig+0x28c>
 8005ea8:	2310      	movs	r3, #16
 8005eaa:	76fb      	strb	r3, [r7, #27]
 8005eac:	bf00      	nop
 8005eae:	e07b      	b.n	8005fa8 <UART_SetConfig+0x28c>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4a59      	ldr	r2, [pc, #356]	; (800601c <UART_SetConfig+0x300>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d120      	bne.n	8005efc <UART_SetConfig+0x1e0>
 8005eba:	4b55      	ldr	r3, [pc, #340]	; (8006010 <UART_SetConfig+0x2f4>)
 8005ebc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ec0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005ec4:	2b40      	cmp	r3, #64	; 0x40
 8005ec6:	d00f      	beq.n	8005ee8 <UART_SetConfig+0x1cc>
 8005ec8:	2b40      	cmp	r3, #64	; 0x40
 8005eca:	d802      	bhi.n	8005ed2 <UART_SetConfig+0x1b6>
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d005      	beq.n	8005edc <UART_SetConfig+0x1c0>
 8005ed0:	e010      	b.n	8005ef4 <UART_SetConfig+0x1d8>
 8005ed2:	2b80      	cmp	r3, #128	; 0x80
 8005ed4:	d005      	beq.n	8005ee2 <UART_SetConfig+0x1c6>
 8005ed6:	2bc0      	cmp	r3, #192	; 0xc0
 8005ed8:	d009      	beq.n	8005eee <UART_SetConfig+0x1d2>
 8005eda:	e00b      	b.n	8005ef4 <UART_SetConfig+0x1d8>
 8005edc:	2300      	movs	r3, #0
 8005ede:	76fb      	strb	r3, [r7, #27]
 8005ee0:	e062      	b.n	8005fa8 <UART_SetConfig+0x28c>
 8005ee2:	2302      	movs	r3, #2
 8005ee4:	76fb      	strb	r3, [r7, #27]
 8005ee6:	e05f      	b.n	8005fa8 <UART_SetConfig+0x28c>
 8005ee8:	2304      	movs	r3, #4
 8005eea:	76fb      	strb	r3, [r7, #27]
 8005eec:	e05c      	b.n	8005fa8 <UART_SetConfig+0x28c>
 8005eee:	2308      	movs	r3, #8
 8005ef0:	76fb      	strb	r3, [r7, #27]
 8005ef2:	e059      	b.n	8005fa8 <UART_SetConfig+0x28c>
 8005ef4:	2310      	movs	r3, #16
 8005ef6:	76fb      	strb	r3, [r7, #27]
 8005ef8:	bf00      	nop
 8005efa:	e055      	b.n	8005fa8 <UART_SetConfig+0x28c>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4a47      	ldr	r2, [pc, #284]	; (8006020 <UART_SetConfig+0x304>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d124      	bne.n	8005f50 <UART_SetConfig+0x234>
 8005f06:	4b42      	ldr	r3, [pc, #264]	; (8006010 <UART_SetConfig+0x2f4>)
 8005f08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f0c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f10:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f14:	d012      	beq.n	8005f3c <UART_SetConfig+0x220>
 8005f16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f1a:	d802      	bhi.n	8005f22 <UART_SetConfig+0x206>
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d007      	beq.n	8005f30 <UART_SetConfig+0x214>
 8005f20:	e012      	b.n	8005f48 <UART_SetConfig+0x22c>
 8005f22:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f26:	d006      	beq.n	8005f36 <UART_SetConfig+0x21a>
 8005f28:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005f2c:	d009      	beq.n	8005f42 <UART_SetConfig+0x226>
 8005f2e:	e00b      	b.n	8005f48 <UART_SetConfig+0x22c>
 8005f30:	2300      	movs	r3, #0
 8005f32:	76fb      	strb	r3, [r7, #27]
 8005f34:	e038      	b.n	8005fa8 <UART_SetConfig+0x28c>
 8005f36:	2302      	movs	r3, #2
 8005f38:	76fb      	strb	r3, [r7, #27]
 8005f3a:	e035      	b.n	8005fa8 <UART_SetConfig+0x28c>
 8005f3c:	2304      	movs	r3, #4
 8005f3e:	76fb      	strb	r3, [r7, #27]
 8005f40:	e032      	b.n	8005fa8 <UART_SetConfig+0x28c>
 8005f42:	2308      	movs	r3, #8
 8005f44:	76fb      	strb	r3, [r7, #27]
 8005f46:	e02f      	b.n	8005fa8 <UART_SetConfig+0x28c>
 8005f48:	2310      	movs	r3, #16
 8005f4a:	76fb      	strb	r3, [r7, #27]
 8005f4c:	bf00      	nop
 8005f4e:	e02b      	b.n	8005fa8 <UART_SetConfig+0x28c>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	4a2c      	ldr	r2, [pc, #176]	; (8006008 <UART_SetConfig+0x2ec>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d124      	bne.n	8005fa4 <UART_SetConfig+0x288>
 8005f5a:	4b2d      	ldr	r3, [pc, #180]	; (8006010 <UART_SetConfig+0x2f4>)
 8005f5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f60:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005f64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f68:	d012      	beq.n	8005f90 <UART_SetConfig+0x274>
 8005f6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f6e:	d802      	bhi.n	8005f76 <UART_SetConfig+0x25a>
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d007      	beq.n	8005f84 <UART_SetConfig+0x268>
 8005f74:	e012      	b.n	8005f9c <UART_SetConfig+0x280>
 8005f76:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f7a:	d006      	beq.n	8005f8a <UART_SetConfig+0x26e>
 8005f7c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005f80:	d009      	beq.n	8005f96 <UART_SetConfig+0x27a>
 8005f82:	e00b      	b.n	8005f9c <UART_SetConfig+0x280>
 8005f84:	2300      	movs	r3, #0
 8005f86:	76fb      	strb	r3, [r7, #27]
 8005f88:	e00e      	b.n	8005fa8 <UART_SetConfig+0x28c>
 8005f8a:	2302      	movs	r3, #2
 8005f8c:	76fb      	strb	r3, [r7, #27]
 8005f8e:	e00b      	b.n	8005fa8 <UART_SetConfig+0x28c>
 8005f90:	2304      	movs	r3, #4
 8005f92:	76fb      	strb	r3, [r7, #27]
 8005f94:	e008      	b.n	8005fa8 <UART_SetConfig+0x28c>
 8005f96:	2308      	movs	r3, #8
 8005f98:	76fb      	strb	r3, [r7, #27]
 8005f9a:	e005      	b.n	8005fa8 <UART_SetConfig+0x28c>
 8005f9c:	2310      	movs	r3, #16
 8005f9e:	76fb      	strb	r3, [r7, #27]
 8005fa0:	bf00      	nop
 8005fa2:	e001      	b.n	8005fa8 <UART_SetConfig+0x28c>
 8005fa4:	2310      	movs	r3, #16
 8005fa6:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a16      	ldr	r2, [pc, #88]	; (8006008 <UART_SetConfig+0x2ec>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	f040 80ed 	bne.w	800618e <UART_SetConfig+0x472>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005fb4:	7efb      	ldrb	r3, [r7, #27]
 8005fb6:	2b08      	cmp	r3, #8
 8005fb8:	d836      	bhi.n	8006028 <UART_SetConfig+0x30c>
 8005fba:	a201      	add	r2, pc, #4	; (adr r2, 8005fc0 <UART_SetConfig+0x2a4>)
 8005fbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fc0:	08005fe5 	.word	0x08005fe5
 8005fc4:	08006029 	.word	0x08006029
 8005fc8:	08005fed 	.word	0x08005fed
 8005fcc:	08006029 	.word	0x08006029
 8005fd0:	08005ff3 	.word	0x08005ff3
 8005fd4:	08006029 	.word	0x08006029
 8005fd8:	08006029 	.word	0x08006029
 8005fdc:	08006029 	.word	0x08006029
 8005fe0:	08005ffb 	.word	0x08005ffb
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8005fe4:	f7fd fdee 	bl	8003bc4 <HAL_RCC_GetPCLK1Freq>
 8005fe8:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005fea:	e020      	b.n	800602e <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8005fec:	4b0d      	ldr	r3, [pc, #52]	; (8006024 <UART_SetConfig+0x308>)
 8005fee:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005ff0:	e01d      	b.n	800602e <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8005ff2:	f7fd fd51 	bl	8003a98 <HAL_RCC_GetSysClockFreq>
 8005ff6:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005ff8:	e019      	b.n	800602e <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8005ffa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005ffe:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006000:	e015      	b.n	800602e <UART_SetConfig+0x312>
 8006002:	bf00      	nop
 8006004:	efff69f3 	.word	0xefff69f3
 8006008:	40008000 	.word	0x40008000
 800600c:	40013800 	.word	0x40013800
 8006010:	40021000 	.word	0x40021000
 8006014:	40004400 	.word	0x40004400
 8006018:	40004800 	.word	0x40004800
 800601c:	40004c00 	.word	0x40004c00
 8006020:	40005000 	.word	0x40005000
 8006024:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8006028:	2301      	movs	r3, #1
 800602a:	74fb      	strb	r3, [r7, #19]
        break;
 800602c:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	2b00      	cmp	r3, #0
 8006032:	f000 819e 	beq.w	8006372 <UART_SetConfig+0x656>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	685a      	ldr	r2, [r3, #4]
 800603a:	4613      	mov	r3, r2
 800603c:	005b      	lsls	r3, r3, #1
 800603e:	441a      	add	r2, r3
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	429a      	cmp	r2, r3
 8006044:	d805      	bhi.n	8006052 <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	685b      	ldr	r3, [r3, #4]
 800604a:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	429a      	cmp	r2, r3
 8006050:	d202      	bcs.n	8006058 <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 8006052:	2301      	movs	r3, #1
 8006054:	74fb      	strb	r3, [r7, #19]
 8006056:	e18c      	b.n	8006372 <UART_SetConfig+0x656>
      }
      else
      {
        switch (clocksource)
 8006058:	7efb      	ldrb	r3, [r7, #27]
 800605a:	2b08      	cmp	r3, #8
 800605c:	f200 8084 	bhi.w	8006168 <UART_SetConfig+0x44c>
 8006060:	a201      	add	r2, pc, #4	; (adr r2, 8006068 <UART_SetConfig+0x34c>)
 8006062:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006066:	bf00      	nop
 8006068:	0800608d 	.word	0x0800608d
 800606c:	08006169 	.word	0x08006169
 8006070:	080060cd 	.word	0x080060cd
 8006074:	08006169 	.word	0x08006169
 8006078:	08006101 	.word	0x08006101
 800607c:	08006169 	.word	0x08006169
 8006080:	08006169 	.word	0x08006169
 8006084:	08006169 	.word	0x08006169
 8006088:	0800613f 	.word	0x0800613f
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800608c:	f7fd fd9a 	bl	8003bc4 <HAL_RCC_GetPCLK1Freq>
 8006090:	4603      	mov	r3, r0
 8006092:	f04f 0400 	mov.w	r4, #0
 8006096:	ea4f 2904 	mov.w	r9, r4, lsl #8
 800609a:	ea49 6913 	orr.w	r9, r9, r3, lsr #24
 800609e:	ea4f 2803 	mov.w	r8, r3, lsl #8
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	085b      	lsrs	r3, r3, #1
 80060a8:	f04f 0400 	mov.w	r4, #0
 80060ac:	eb18 0003 	adds.w	r0, r8, r3
 80060b0:	eb49 0104 	adc.w	r1, r9, r4
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	f04f 0400 	mov.w	r4, #0
 80060bc:	461a      	mov	r2, r3
 80060be:	4623      	mov	r3, r4
 80060c0:	f7fa fdbe 	bl	8000c40 <__aeabi_uldivmod>
 80060c4:	4603      	mov	r3, r0
 80060c6:	460c      	mov	r4, r1
 80060c8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80060ca:	e050      	b.n	800616e <UART_SetConfig+0x452>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	685b      	ldr	r3, [r3, #4]
 80060d0:	085b      	lsrs	r3, r3, #1
 80060d2:	f04f 0400 	mov.w	r4, #0
 80060d6:	49ad      	ldr	r1, [pc, #692]	; (800638c <UART_SetConfig+0x670>)
 80060d8:	f04f 0200 	mov.w	r2, #0
 80060dc:	eb13 0801 	adds.w	r8, r3, r1
 80060e0:	eb44 0902 	adc.w	r9, r4, r2
 80060e4:	4640      	mov	r0, r8
 80060e6:	4649      	mov	r1, r9
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	f04f 0400 	mov.w	r4, #0
 80060f0:	461a      	mov	r2, r3
 80060f2:	4623      	mov	r3, r4
 80060f4:	f7fa fda4 	bl	8000c40 <__aeabi_uldivmod>
 80060f8:	4603      	mov	r3, r0
 80060fa:	460c      	mov	r4, r1
 80060fc:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80060fe:	e036      	b.n	800616e <UART_SetConfig+0x452>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8006100:	f7fd fcca 	bl	8003a98 <HAL_RCC_GetSysClockFreq>
 8006104:	4603      	mov	r3, r0
 8006106:	461a      	mov	r2, r3
 8006108:	f04f 0300 	mov.w	r3, #0
 800610c:	021d      	lsls	r5, r3, #8
 800610e:	ea45 6512 	orr.w	r5, r5, r2, lsr #24
 8006112:	0214      	lsls	r4, r2, #8
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	085b      	lsrs	r3, r3, #1
 800611a:	461a      	mov	r2, r3
 800611c:	f04f 0300 	mov.w	r3, #0
 8006120:	18a0      	adds	r0, r4, r2
 8006122:	eb45 0103 	adc.w	r1, r5, r3
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	685b      	ldr	r3, [r3, #4]
 800612a:	f04f 0400 	mov.w	r4, #0
 800612e:	461a      	mov	r2, r3
 8006130:	4623      	mov	r3, r4
 8006132:	f7fa fd85 	bl	8000c40 <__aeabi_uldivmod>
 8006136:	4603      	mov	r3, r0
 8006138:	460c      	mov	r4, r1
 800613a:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800613c:	e017      	b.n	800616e <UART_SetConfig+0x452>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	685b      	ldr	r3, [r3, #4]
 8006142:	085b      	lsrs	r3, r3, #1
 8006144:	f04f 0400 	mov.w	r4, #0
 8006148:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 800614c:	f144 0100 	adc.w	r1, r4, #0
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	f04f 0400 	mov.w	r4, #0
 8006158:	461a      	mov	r2, r3
 800615a:	4623      	mov	r3, r4
 800615c:	f7fa fd70 	bl	8000c40 <__aeabi_uldivmod>
 8006160:	4603      	mov	r3, r0
 8006162:	460c      	mov	r4, r1
 8006164:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8006166:	e002      	b.n	800616e <UART_SetConfig+0x452>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 8006168:	2301      	movs	r3, #1
 800616a:	74fb      	strb	r3, [r7, #19]
            break;
 800616c:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800616e:	697b      	ldr	r3, [r7, #20]
 8006170:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006174:	d308      	bcc.n	8006188 <UART_SetConfig+0x46c>
 8006176:	697b      	ldr	r3, [r7, #20]
 8006178:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800617c:	d204      	bcs.n	8006188 <UART_SetConfig+0x46c>
        {
          huart->Instance->BRR = usartdiv;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	697a      	ldr	r2, [r7, #20]
 8006184:	60da      	str	r2, [r3, #12]
 8006186:	e0f4      	b.n	8006372 <UART_SetConfig+0x656>
        }
        else
        {
          ret = HAL_ERROR;
 8006188:	2301      	movs	r3, #1
 800618a:	74fb      	strb	r3, [r7, #19]
 800618c:	e0f1      	b.n	8006372 <UART_SetConfig+0x656>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	69db      	ldr	r3, [r3, #28]
 8006192:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006196:	d17e      	bne.n	8006296 <UART_SetConfig+0x57a>
  {
    switch (clocksource)
 8006198:	7efb      	ldrb	r3, [r7, #27]
 800619a:	2b08      	cmp	r3, #8
 800619c:	d85b      	bhi.n	8006256 <UART_SetConfig+0x53a>
 800619e:	a201      	add	r2, pc, #4	; (adr r2, 80061a4 <UART_SetConfig+0x488>)
 80061a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061a4:	080061c9 	.word	0x080061c9
 80061a8:	080061e7 	.word	0x080061e7
 80061ac:	08006205 	.word	0x08006205
 80061b0:	08006257 	.word	0x08006257
 80061b4:	08006221 	.word	0x08006221
 80061b8:	08006257 	.word	0x08006257
 80061bc:	08006257 	.word	0x08006257
 80061c0:	08006257 	.word	0x08006257
 80061c4:	0800623f 	.word	0x0800623f
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80061c8:	f7fd fcfc 	bl	8003bc4 <HAL_RCC_GetPCLK1Freq>
 80061cc:	4603      	mov	r3, r0
 80061ce:	005a      	lsls	r2, r3, #1
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	085b      	lsrs	r3, r3, #1
 80061d6:	441a      	add	r2, r3
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	685b      	ldr	r3, [r3, #4]
 80061dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80061e0:	b29b      	uxth	r3, r3
 80061e2:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80061e4:	e03a      	b.n	800625c <UART_SetConfig+0x540>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80061e6:	f7fd fd03 	bl	8003bf0 <HAL_RCC_GetPCLK2Freq>
 80061ea:	4603      	mov	r3, r0
 80061ec:	005a      	lsls	r2, r3, #1
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	085b      	lsrs	r3, r3, #1
 80061f4:	441a      	add	r2, r3
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	685b      	ldr	r3, [r3, #4]
 80061fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80061fe:	b29b      	uxth	r3, r3
 8006200:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006202:	e02b      	b.n	800625c <UART_SetConfig+0x540>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	085b      	lsrs	r3, r3, #1
 800620a:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800620e:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8006212:	687a      	ldr	r2, [r7, #4]
 8006214:	6852      	ldr	r2, [r2, #4]
 8006216:	fbb3 f3f2 	udiv	r3, r3, r2
 800621a:	b29b      	uxth	r3, r3
 800621c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800621e:	e01d      	b.n	800625c <UART_SetConfig+0x540>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8006220:	f7fd fc3a 	bl	8003a98 <HAL_RCC_GetSysClockFreq>
 8006224:	4603      	mov	r3, r0
 8006226:	005a      	lsls	r2, r3, #1
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	085b      	lsrs	r3, r3, #1
 800622e:	441a      	add	r2, r3
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	fbb2 f3f3 	udiv	r3, r2, r3
 8006238:	b29b      	uxth	r3, r3
 800623a:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800623c:	e00e      	b.n	800625c <UART_SetConfig+0x540>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	085b      	lsrs	r3, r3, #1
 8006244:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	685b      	ldr	r3, [r3, #4]
 800624c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006250:	b29b      	uxth	r3, r3
 8006252:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006254:	e002      	b.n	800625c <UART_SetConfig+0x540>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8006256:	2301      	movs	r3, #1
 8006258:	74fb      	strb	r3, [r7, #19]
        break;
 800625a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800625c:	697b      	ldr	r3, [r7, #20]
 800625e:	2b0f      	cmp	r3, #15
 8006260:	d916      	bls.n	8006290 <UART_SetConfig+0x574>
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006268:	d212      	bcs.n	8006290 <UART_SetConfig+0x574>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	b29b      	uxth	r3, r3
 800626e:	f023 030f 	bic.w	r3, r3, #15
 8006272:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	085b      	lsrs	r3, r3, #1
 8006278:	b29b      	uxth	r3, r3
 800627a:	f003 0307 	and.w	r3, r3, #7
 800627e:	b29a      	uxth	r2, r3
 8006280:	897b      	ldrh	r3, [r7, #10]
 8006282:	4313      	orrs	r3, r2
 8006284:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	897a      	ldrh	r2, [r7, #10]
 800628c:	60da      	str	r2, [r3, #12]
 800628e:	e070      	b.n	8006372 <UART_SetConfig+0x656>
    }
    else
    {
      ret = HAL_ERROR;
 8006290:	2301      	movs	r3, #1
 8006292:	74fb      	strb	r3, [r7, #19]
 8006294:	e06d      	b.n	8006372 <UART_SetConfig+0x656>
    }
  }
  else
  {
    switch (clocksource)
 8006296:	7efb      	ldrb	r3, [r7, #27]
 8006298:	2b08      	cmp	r3, #8
 800629a:	d859      	bhi.n	8006350 <UART_SetConfig+0x634>
 800629c:	a201      	add	r2, pc, #4	; (adr r2, 80062a4 <UART_SetConfig+0x588>)
 800629e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062a2:	bf00      	nop
 80062a4:	080062c9 	.word	0x080062c9
 80062a8:	080062e5 	.word	0x080062e5
 80062ac:	08006301 	.word	0x08006301
 80062b0:	08006351 	.word	0x08006351
 80062b4:	0800631d 	.word	0x0800631d
 80062b8:	08006351 	.word	0x08006351
 80062bc:	08006351 	.word	0x08006351
 80062c0:	08006351 	.word	0x08006351
 80062c4:	08006339 	.word	0x08006339
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80062c8:	f7fd fc7c 	bl	8003bc4 <HAL_RCC_GetPCLK1Freq>
 80062cc:	4602      	mov	r2, r0
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	685b      	ldr	r3, [r3, #4]
 80062d2:	085b      	lsrs	r3, r3, #1
 80062d4:	441a      	add	r2, r3
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	685b      	ldr	r3, [r3, #4]
 80062da:	fbb2 f3f3 	udiv	r3, r2, r3
 80062de:	b29b      	uxth	r3, r3
 80062e0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80062e2:	e038      	b.n	8006356 <UART_SetConfig+0x63a>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80062e4:	f7fd fc84 	bl	8003bf0 <HAL_RCC_GetPCLK2Freq>
 80062e8:	4602      	mov	r2, r0
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	085b      	lsrs	r3, r3, #1
 80062f0:	441a      	add	r2, r3
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	685b      	ldr	r3, [r3, #4]
 80062f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80062fa:	b29b      	uxth	r3, r3
 80062fc:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80062fe:	e02a      	b.n	8006356 <UART_SetConfig+0x63a>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	685b      	ldr	r3, [r3, #4]
 8006304:	085b      	lsrs	r3, r3, #1
 8006306:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800630a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800630e:	687a      	ldr	r2, [r7, #4]
 8006310:	6852      	ldr	r2, [r2, #4]
 8006312:	fbb3 f3f2 	udiv	r3, r3, r2
 8006316:	b29b      	uxth	r3, r3
 8006318:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800631a:	e01c      	b.n	8006356 <UART_SetConfig+0x63a>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800631c:	f7fd fbbc 	bl	8003a98 <HAL_RCC_GetSysClockFreq>
 8006320:	4602      	mov	r2, r0
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	685b      	ldr	r3, [r3, #4]
 8006326:	085b      	lsrs	r3, r3, #1
 8006328:	441a      	add	r2, r3
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	685b      	ldr	r3, [r3, #4]
 800632e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006332:	b29b      	uxth	r3, r3
 8006334:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006336:	e00e      	b.n	8006356 <UART_SetConfig+0x63a>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	685b      	ldr	r3, [r3, #4]
 800633c:	085b      	lsrs	r3, r3, #1
 800633e:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	fbb2 f3f3 	udiv	r3, r2, r3
 800634a:	b29b      	uxth	r3, r3
 800634c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800634e:	e002      	b.n	8006356 <UART_SetConfig+0x63a>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8006350:	2301      	movs	r3, #1
 8006352:	74fb      	strb	r3, [r7, #19]
        break;
 8006354:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	2b0f      	cmp	r3, #15
 800635a:	d908      	bls.n	800636e <UART_SetConfig+0x652>
 800635c:	697b      	ldr	r3, [r7, #20]
 800635e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006362:	d204      	bcs.n	800636e <UART_SetConfig+0x652>
    {
      huart->Instance->BRR = usartdiv;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	697a      	ldr	r2, [r7, #20]
 800636a:	60da      	str	r2, [r3, #12]
 800636c:	e001      	b.n	8006372 <UART_SetConfig+0x656>
    }
    else
    {
      ret = HAL_ERROR;
 800636e:	2301      	movs	r3, #1
 8006370:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2200      	movs	r2, #0
 8006376:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2200      	movs	r2, #0
 800637c:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800637e:	7cfb      	ldrb	r3, [r7, #19]
}
 8006380:	4618      	mov	r0, r3
 8006382:	3720      	adds	r7, #32
 8006384:	46bd      	mov	sp, r7
 8006386:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800638a:	bf00      	nop
 800638c:	f4240000 	.word	0xf4240000

08006390 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006390:	b480      	push	{r7}
 8006392:	b083      	sub	sp, #12
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800639c:	f003 0301 	and.w	r3, r3, #1
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d00a      	beq.n	80063ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	687a      	ldr	r2, [r7, #4]
 80063aa:	6812      	ldr	r2, [r2, #0]
 80063ac:	6852      	ldr	r2, [r2, #4]
 80063ae:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 80063b2:	687a      	ldr	r2, [r7, #4]
 80063b4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80063b6:	430a      	orrs	r2, r1
 80063b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063be:	f003 0302 	and.w	r3, r3, #2
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d00a      	beq.n	80063dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	687a      	ldr	r2, [r7, #4]
 80063cc:	6812      	ldr	r2, [r2, #0]
 80063ce:	6852      	ldr	r2, [r2, #4]
 80063d0:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 80063d4:	687a      	ldr	r2, [r7, #4]
 80063d6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80063d8:	430a      	orrs	r2, r1
 80063da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063e0:	f003 0304 	and.w	r3, r3, #4
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d00a      	beq.n	80063fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	687a      	ldr	r2, [r7, #4]
 80063ee:	6812      	ldr	r2, [r2, #0]
 80063f0:	6852      	ldr	r2, [r2, #4]
 80063f2:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 80063f6:	687a      	ldr	r2, [r7, #4]
 80063f8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80063fa:	430a      	orrs	r2, r1
 80063fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006402:	f003 0308 	and.w	r3, r3, #8
 8006406:	2b00      	cmp	r3, #0
 8006408:	d00a      	beq.n	8006420 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	687a      	ldr	r2, [r7, #4]
 8006410:	6812      	ldr	r2, [r2, #0]
 8006412:	6852      	ldr	r2, [r2, #4]
 8006414:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8006418:	687a      	ldr	r2, [r7, #4]
 800641a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800641c:	430a      	orrs	r2, r1
 800641e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006424:	f003 0310 	and.w	r3, r3, #16
 8006428:	2b00      	cmp	r3, #0
 800642a:	d00a      	beq.n	8006442 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	687a      	ldr	r2, [r7, #4]
 8006432:	6812      	ldr	r2, [r2, #0]
 8006434:	6892      	ldr	r2, [r2, #8]
 8006436:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 800643a:	687a      	ldr	r2, [r7, #4]
 800643c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800643e:	430a      	orrs	r2, r1
 8006440:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006446:	f003 0320 	and.w	r3, r3, #32
 800644a:	2b00      	cmp	r3, #0
 800644c:	d00a      	beq.n	8006464 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	687a      	ldr	r2, [r7, #4]
 8006454:	6812      	ldr	r2, [r2, #0]
 8006456:	6892      	ldr	r2, [r2, #8]
 8006458:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 800645c:	687a      	ldr	r2, [r7, #4]
 800645e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006460:	430a      	orrs	r2, r1
 8006462:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006468:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800646c:	2b00      	cmp	r3, #0
 800646e:	d01a      	beq.n	80064a6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	687a      	ldr	r2, [r7, #4]
 8006476:	6812      	ldr	r2, [r2, #0]
 8006478:	6852      	ldr	r2, [r2, #4]
 800647a:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 800647e:	687a      	ldr	r2, [r7, #4]
 8006480:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006482:	430a      	orrs	r2, r1
 8006484:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800648a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800648e:	d10a      	bne.n	80064a6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	687a      	ldr	r2, [r7, #4]
 8006496:	6812      	ldr	r2, [r2, #0]
 8006498:	6852      	ldr	r2, [r2, #4]
 800649a:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 800649e:	687a      	ldr	r2, [r7, #4]
 80064a0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80064a2:	430a      	orrs	r2, r1
 80064a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d00a      	beq.n	80064c8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	687a      	ldr	r2, [r7, #4]
 80064b8:	6812      	ldr	r2, [r2, #0]
 80064ba:	6852      	ldr	r2, [r2, #4]
 80064bc:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 80064c0:	687a      	ldr	r2, [r7, #4]
 80064c2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80064c4:	430a      	orrs	r2, r1
 80064c6:	605a      	str	r2, [r3, #4]
  }
}
 80064c8:	bf00      	nop
 80064ca:	370c      	adds	r7, #12
 80064cc:	46bd      	mov	sp, r7
 80064ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d2:	4770      	bx	lr

080064d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b086      	sub	sp, #24
 80064d8:	af02      	add	r7, sp, #8
 80064da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2200      	movs	r2, #0
 80064e0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80064e2:	f7fa fda1 	bl	8001028 <HAL_GetTick>
 80064e6:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f003 0308 	and.w	r3, r3, #8
 80064f2:	2b08      	cmp	r3, #8
 80064f4:	d10e      	bne.n	8006514 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80064f6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80064fa:	9300      	str	r3, [sp, #0]
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2200      	movs	r2, #0
 8006500:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006504:	6878      	ldr	r0, [r7, #4]
 8006506:	f000 f82a 	bl	800655e <UART_WaitOnFlagUntilTimeout>
 800650a:	4603      	mov	r3, r0
 800650c:	2b00      	cmp	r3, #0
 800650e:	d001      	beq.n	8006514 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006510:	2303      	movs	r3, #3
 8006512:	e020      	b.n	8006556 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f003 0304 	and.w	r3, r3, #4
 800651e:	2b04      	cmp	r3, #4
 8006520:	d10e      	bne.n	8006540 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006522:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006526:	9300      	str	r3, [sp, #0]
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	2200      	movs	r2, #0
 800652c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006530:	6878      	ldr	r0, [r7, #4]
 8006532:	f000 f814 	bl	800655e <UART_WaitOnFlagUntilTimeout>
 8006536:	4603      	mov	r3, r0
 8006538:	2b00      	cmp	r3, #0
 800653a:	d001      	beq.n	8006540 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800653c:	2303      	movs	r3, #3
 800653e:	e00a      	b.n	8006556 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2220      	movs	r2, #32
 8006544:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2220      	movs	r2, #32
 800654a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2200      	movs	r2, #0
 8006550:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8006554:	2300      	movs	r3, #0
}
 8006556:	4618      	mov	r0, r3
 8006558:	3710      	adds	r7, #16
 800655a:	46bd      	mov	sp, r7
 800655c:	bd80      	pop	{r7, pc}

0800655e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800655e:	b580      	push	{r7, lr}
 8006560:	b084      	sub	sp, #16
 8006562:	af00      	add	r7, sp, #0
 8006564:	60f8      	str	r0, [r7, #12]
 8006566:	60b9      	str	r1, [r7, #8]
 8006568:	603b      	str	r3, [r7, #0]
 800656a:	4613      	mov	r3, r2
 800656c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800656e:	e02a      	b.n	80065c6 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006570:	69bb      	ldr	r3, [r7, #24]
 8006572:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006576:	d026      	beq.n	80065c6 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006578:	f7fa fd56 	bl	8001028 <HAL_GetTick>
 800657c:	4602      	mov	r2, r0
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	1ad2      	subs	r2, r2, r3
 8006582:	69bb      	ldr	r3, [r7, #24]
 8006584:	429a      	cmp	r2, r3
 8006586:	d802      	bhi.n	800658e <UART_WaitOnFlagUntilTimeout+0x30>
 8006588:	69bb      	ldr	r3, [r7, #24]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d11b      	bne.n	80065c6 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	68fa      	ldr	r2, [r7, #12]
 8006594:	6812      	ldr	r2, [r2, #0]
 8006596:	6812      	ldr	r2, [r2, #0]
 8006598:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800659c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	68fa      	ldr	r2, [r7, #12]
 80065a4:	6812      	ldr	r2, [r2, #0]
 80065a6:	6892      	ldr	r2, [r2, #8]
 80065a8:	f022 0201 	bic.w	r2, r2, #1
 80065ac:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	2220      	movs	r2, #32
 80065b2:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	2220      	movs	r2, #32
 80065b8:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	2200      	movs	r2, #0
 80065be:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80065c2:	2303      	movs	r3, #3
 80065c4:	e00f      	b.n	80065e6 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	69da      	ldr	r2, [r3, #28]
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	401a      	ands	r2, r3
 80065d0:	68bb      	ldr	r3, [r7, #8]
 80065d2:	429a      	cmp	r2, r3
 80065d4:	bf0c      	ite	eq
 80065d6:	2301      	moveq	r3, #1
 80065d8:	2300      	movne	r3, #0
 80065da:	b2db      	uxtb	r3, r3
 80065dc:	461a      	mov	r2, r3
 80065de:	79fb      	ldrb	r3, [r7, #7]
 80065e0:	429a      	cmp	r2, r3
 80065e2:	d0c5      	beq.n	8006570 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80065e4:	2300      	movs	r3, #0
}
 80065e6:	4618      	mov	r0, r3
 80065e8:	3710      	adds	r7, #16
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd80      	pop	{r7, pc}

080065ee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80065ee:	b480      	push	{r7}
 80065f0:	b083      	sub	sp, #12
 80065f2:	af00      	add	r7, sp, #0
 80065f4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	687a      	ldr	r2, [r7, #4]
 80065fc:	6812      	ldr	r2, [r2, #0]
 80065fe:	6812      	ldr	r2, [r2, #0]
 8006600:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006604:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	687a      	ldr	r2, [r7, #4]
 800660c:	6812      	ldr	r2, [r2, #0]
 800660e:	6892      	ldr	r2, [r2, #8]
 8006610:	f022 0201 	bic.w	r2, r2, #1
 8006614:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2220      	movs	r2, #32
 800661a:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2200      	movs	r2, #0
 8006620:	661a      	str	r2, [r3, #96]	; 0x60
}
 8006622:	bf00      	nop
 8006624:	370c      	adds	r7, #12
 8006626:	46bd      	mov	sp, r7
 8006628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662c:	4770      	bx	lr

0800662e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800662e:	b580      	push	{r7, lr}
 8006630:	b084      	sub	sp, #16
 8006632:	af00      	add	r7, sp, #0
 8006634:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800663a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	2200      	movs	r2, #0
 8006640:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	2200      	movs	r2, #0
 8006648:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800664c:	68f8      	ldr	r0, [r7, #12]
 800664e:	f7ff fb5b 	bl	8005d08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006652:	bf00      	nop
 8006654:	3710      	adds	r7, #16
 8006656:	46bd      	mov	sp, r7
 8006658:	bd80      	pop	{r7, pc}

0800665a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800665a:	b580      	push	{r7, lr}
 800665c:	b082      	sub	sp, #8
 800665e:	af00      	add	r7, sp, #0
 8006660:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	687a      	ldr	r2, [r7, #4]
 8006668:	6812      	ldr	r2, [r2, #0]
 800666a:	6812      	ldr	r2, [r2, #0]
 800666c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006670:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2220      	movs	r2, #32
 8006676:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2200      	movs	r2, #0
 800667c:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	f7ff fb38 	bl	8005cf4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006684:	bf00      	nop
 8006686:	3708      	adds	r7, #8
 8006688:	46bd      	mov	sp, r7
 800668a:	bd80      	pop	{r7, pc}

0800668c <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b084      	sub	sp, #16
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800669a:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80066a0:	2b22      	cmp	r3, #34	; 0x22
 80066a2:	d13a      	bne.n	800671a <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80066aa:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066b0:	89ba      	ldrh	r2, [r7, #12]
 80066b2:	b2d1      	uxtb	r1, r2
 80066b4:	89fa      	ldrh	r2, [r7, #14]
 80066b6:	b2d2      	uxtb	r2, r2
 80066b8:	400a      	ands	r2, r1
 80066ba:	b2d2      	uxtb	r2, r2
 80066bc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066c2:	1c5a      	adds	r2, r3, #1
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80066ce:	b29b      	uxth	r3, r3
 80066d0:	3b01      	subs	r3, #1
 80066d2:	b29a      	uxth	r2, r3
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80066e0:	b29b      	uxth	r3, r3
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d123      	bne.n	800672e <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	687a      	ldr	r2, [r7, #4]
 80066ec:	6812      	ldr	r2, [r2, #0]
 80066ee:	6812      	ldr	r2, [r2, #0]
 80066f0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80066f4:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	687a      	ldr	r2, [r7, #4]
 80066fc:	6812      	ldr	r2, [r2, #0]
 80066fe:	6892      	ldr	r2, [r2, #8]
 8006700:	f022 0201 	bic.w	r2, r2, #1
 8006704:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2220      	movs	r2, #32
 800670a:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2200      	movs	r2, #0
 8006710:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8006712:	6878      	ldr	r0, [r7, #4]
 8006714:	f000 fd32 	bl	800717c <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006718:	e009      	b.n	800672e <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	687a      	ldr	r2, [r7, #4]
 8006720:	6812      	ldr	r2, [r2, #0]
 8006722:	8b12      	ldrh	r2, [r2, #24]
 8006724:	b292      	uxth	r2, r2
 8006726:	f042 0208 	orr.w	r2, r2, #8
 800672a:	b292      	uxth	r2, r2
 800672c:	831a      	strh	r2, [r3, #24]
}
 800672e:	bf00      	nop
 8006730:	3710      	adds	r7, #16
 8006732:	46bd      	mov	sp, r7
 8006734:	bd80      	pop	{r7, pc}

08006736 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006736:	b580      	push	{r7, lr}
 8006738:	b084      	sub	sp, #16
 800673a:	af00      	add	r7, sp, #0
 800673c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006744:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800674a:	2b22      	cmp	r3, #34	; 0x22
 800674c:	d13a      	bne.n	80067c4 <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006754:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800675a:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800675c:	89ba      	ldrh	r2, [r7, #12]
 800675e:	89fb      	ldrh	r3, [r7, #14]
 8006760:	4013      	ands	r3, r2
 8006762:	b29a      	uxth	r2, r3
 8006764:	68bb      	ldr	r3, [r7, #8]
 8006766:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800676c:	1c9a      	adds	r2, r3, #2
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006778:	b29b      	uxth	r3, r3
 800677a:	3b01      	subs	r3, #1
 800677c:	b29a      	uxth	r2, r3
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800678a:	b29b      	uxth	r3, r3
 800678c:	2b00      	cmp	r3, #0
 800678e:	d123      	bne.n	80067d8 <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	687a      	ldr	r2, [r7, #4]
 8006796:	6812      	ldr	r2, [r2, #0]
 8006798:	6812      	ldr	r2, [r2, #0]
 800679a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800679e:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	687a      	ldr	r2, [r7, #4]
 80067a6:	6812      	ldr	r2, [r2, #0]
 80067a8:	6892      	ldr	r2, [r2, #8]
 80067aa:	f022 0201 	bic.w	r2, r2, #1
 80067ae:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2220      	movs	r2, #32
 80067b4:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	2200      	movs	r2, #0
 80067ba:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80067bc:	6878      	ldr	r0, [r7, #4]
 80067be:	f000 fcdd 	bl	800717c <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80067c2:	e009      	b.n	80067d8 <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	687a      	ldr	r2, [r7, #4]
 80067ca:	6812      	ldr	r2, [r2, #0]
 80067cc:	8b12      	ldrh	r2, [r2, #24]
 80067ce:	b292      	uxth	r2, r2
 80067d0:	f042 0208 	orr.w	r2, r2, #8
 80067d4:	b292      	uxth	r2, r2
 80067d6:	831a      	strh	r2, [r3, #24]
}
 80067d8:	bf00      	nop
 80067da:	3710      	adds	r7, #16
 80067dc:	46bd      	mov	sp, r7
 80067de:	bd80      	pop	{r7, pc}

080067e0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80067e0:	b480      	push	{r7}
 80067e2:	b083      	sub	sp, #12
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80067e8:	bf00      	nop
 80067ea:	370c      	adds	r7, #12
 80067ec:	46bd      	mov	sp, r7
 80067ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f2:	4770      	bx	lr

080067f4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b08a      	sub	sp, #40	; 0x28
 80067f8:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 80067fa:	f107 031c 	add.w	r3, r7, #28
 80067fe:	2200      	movs	r2, #0
 8006800:	601a      	str	r2, [r3, #0]
 8006802:	605a      	str	r2, [r3, #4]
 8006804:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8006806:	1d3b      	adds	r3, r7, #4
 8006808:	2200      	movs	r2, #0
 800680a:	601a      	str	r2, [r3, #0]
 800680c:	605a      	str	r2, [r3, #4]
 800680e:	609a      	str	r2, [r3, #8]
 8006810:	60da      	str	r2, [r3, #12]
 8006812:	611a      	str	r2, [r3, #16]
 8006814:	615a      	str	r2, [r3, #20]

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8006816:	4b2f      	ldr	r3, [pc, #188]	; (80068d4 <MX_ADC1_Init+0xe0>)
 8006818:	4a2f      	ldr	r2, [pc, #188]	; (80068d8 <MX_ADC1_Init+0xe4>)
 800681a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800681c:	4b2d      	ldr	r3, [pc, #180]	; (80068d4 <MX_ADC1_Init+0xe0>)
 800681e:	2200      	movs	r2, #0
 8006820:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8006822:	4b2c      	ldr	r3, [pc, #176]	; (80068d4 <MX_ADC1_Init+0xe0>)
 8006824:	2200      	movs	r2, #0
 8006826:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006828:	4b2a      	ldr	r3, [pc, #168]	; (80068d4 <MX_ADC1_Init+0xe0>)
 800682a:	2200      	movs	r2, #0
 800682c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800682e:	4b29      	ldr	r3, [pc, #164]	; (80068d4 <MX_ADC1_Init+0xe0>)
 8006830:	2200      	movs	r2, #0
 8006832:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8006834:	4b27      	ldr	r3, [pc, #156]	; (80068d4 <MX_ADC1_Init+0xe0>)
 8006836:	2204      	movs	r2, #4
 8006838:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800683a:	4b26      	ldr	r3, [pc, #152]	; (80068d4 <MX_ADC1_Init+0xe0>)
 800683c:	2200      	movs	r2, #0
 800683e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8006840:	4b24      	ldr	r3, [pc, #144]	; (80068d4 <MX_ADC1_Init+0xe0>)
 8006842:	2201      	movs	r2, #1
 8006844:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8006846:	4b23      	ldr	r3, [pc, #140]	; (80068d4 <MX_ADC1_Init+0xe0>)
 8006848:	2201      	movs	r2, #1
 800684a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800684c:	4b21      	ldr	r3, [pc, #132]	; (80068d4 <MX_ADC1_Init+0xe0>)
 800684e:	2200      	movs	r2, #0
 8006850:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8006854:	4b1f      	ldr	r3, [pc, #124]	; (80068d4 <MX_ADC1_Init+0xe0>)
 8006856:	2200      	movs	r2, #0
 8006858:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800685a:	4b1e      	ldr	r3, [pc, #120]	; (80068d4 <MX_ADC1_Init+0xe0>)
 800685c:	2200      	movs	r2, #0
 800685e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8006860:	4b1c      	ldr	r3, [pc, #112]	; (80068d4 <MX_ADC1_Init+0xe0>)
 8006862:	2200      	movs	r2, #0
 8006864:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8006868:	4b1a      	ldr	r3, [pc, #104]	; (80068d4 <MX_ADC1_Init+0xe0>)
 800686a:	2200      	movs	r2, #0
 800686c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800686e:	4b19      	ldr	r3, [pc, #100]	; (80068d4 <MX_ADC1_Init+0xe0>)
 8006870:	2200      	movs	r2, #0
 8006872:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8006876:	4817      	ldr	r0, [pc, #92]	; (80068d4 <MX_ADC1_Init+0xe0>)
 8006878:	f7fa fdcc 	bl	8001414 <HAL_ADC_Init>
 800687c:	4603      	mov	r3, r0
 800687e:	2b00      	cmp	r3, #0
 8006880:	d001      	beq.n	8006886 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8006882:	f000 fb9d 	bl	8006fc0 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8006886:	2300      	movs	r3, #0
 8006888:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800688a:	f107 031c 	add.w	r3, r7, #28
 800688e:	4619      	mov	r1, r3
 8006890:	4810      	ldr	r0, [pc, #64]	; (80068d4 <MX_ADC1_Init+0xe0>)
 8006892:	f7fc f81f 	bl	80028d4 <HAL_ADCEx_MultiModeConfigChannel>
 8006896:	4603      	mov	r3, r0
 8006898:	2b00      	cmp	r3, #0
 800689a:	d001      	beq.n	80068a0 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800689c:	f000 fb90 	bl	8006fc0 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80068a0:	4b0e      	ldr	r3, [pc, #56]	; (80068dc <MX_ADC1_Init+0xe8>)
 80068a2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80068a4:	2306      	movs	r3, #6
 80068a6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80068a8:	2300      	movs	r3, #0
 80068aa:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80068ac:	237f      	movs	r3, #127	; 0x7f
 80068ae:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80068b0:	2304      	movs	r3, #4
 80068b2:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80068b4:	2300      	movs	r3, #0
 80068b6:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80068b8:	1d3b      	adds	r3, r7, #4
 80068ba:	4619      	mov	r1, r3
 80068bc:	4805      	ldr	r0, [pc, #20]	; (80068d4 <MX_ADC1_Init+0xe0>)
 80068be:	f7fb fbf3 	bl	80020a8 <HAL_ADC_ConfigChannel>
 80068c2:	4603      	mov	r3, r0
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d001      	beq.n	80068cc <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 80068c8:	f000 fb7a 	bl	8006fc0 <Error_Handler>
  }

}
 80068cc:	bf00      	nop
 80068ce:	3728      	adds	r7, #40	; 0x28
 80068d0:	46bd      	mov	sp, r7
 80068d2:	bd80      	pop	{r7, pc}
 80068d4:	200002c8 	.word	0x200002c8
 80068d8:	50040000 	.word	0x50040000
 80068dc:	04300002 	.word	0x04300002

080068e0 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b086      	sub	sp, #24
 80068e4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80068e6:	463b      	mov	r3, r7
 80068e8:	2200      	movs	r2, #0
 80068ea:	601a      	str	r2, [r3, #0]
 80068ec:	605a      	str	r2, [r3, #4]
 80068ee:	609a      	str	r2, [r3, #8]
 80068f0:	60da      	str	r2, [r3, #12]
 80068f2:	611a      	str	r2, [r3, #16]
 80068f4:	615a      	str	r2, [r3, #20]

  /** Common config 
  */
  hadc2.Instance = ADC2;
 80068f6:	4b29      	ldr	r3, [pc, #164]	; (800699c <MX_ADC2_Init+0xbc>)
 80068f8:	4a29      	ldr	r2, [pc, #164]	; (80069a0 <MX_ADC2_Init+0xc0>)
 80068fa:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80068fc:	4b27      	ldr	r3, [pc, #156]	; (800699c <MX_ADC2_Init+0xbc>)
 80068fe:	2200      	movs	r2, #0
 8006900:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8006902:	4b26      	ldr	r3, [pc, #152]	; (800699c <MX_ADC2_Init+0xbc>)
 8006904:	2200      	movs	r2, #0
 8006906:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006908:	4b24      	ldr	r3, [pc, #144]	; (800699c <MX_ADC2_Init+0xbc>)
 800690a:	2200      	movs	r2, #0
 800690c:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800690e:	4b23      	ldr	r3, [pc, #140]	; (800699c <MX_ADC2_Init+0xbc>)
 8006910:	2200      	movs	r2, #0
 8006912:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8006914:	4b21      	ldr	r3, [pc, #132]	; (800699c <MX_ADC2_Init+0xbc>)
 8006916:	2204      	movs	r2, #4
 8006918:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800691a:	4b20      	ldr	r3, [pc, #128]	; (800699c <MX_ADC2_Init+0xbc>)
 800691c:	2200      	movs	r2, #0
 800691e:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8006920:	4b1e      	ldr	r3, [pc, #120]	; (800699c <MX_ADC2_Init+0xbc>)
 8006922:	2200      	movs	r2, #0
 8006924:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8006926:	4b1d      	ldr	r3, [pc, #116]	; (800699c <MX_ADC2_Init+0xbc>)
 8006928:	2201      	movs	r2, #1
 800692a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800692c:	4b1b      	ldr	r3, [pc, #108]	; (800699c <MX_ADC2_Init+0xbc>)
 800692e:	2200      	movs	r2, #0
 8006930:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8006934:	4b19      	ldr	r3, [pc, #100]	; (800699c <MX_ADC2_Init+0xbc>)
 8006936:	2200      	movs	r2, #0
 8006938:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800693a:	4b18      	ldr	r3, [pc, #96]	; (800699c <MX_ADC2_Init+0xbc>)
 800693c:	2200      	movs	r2, #0
 800693e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8006940:	4b16      	ldr	r3, [pc, #88]	; (800699c <MX_ADC2_Init+0xbc>)
 8006942:	2200      	movs	r2, #0
 8006944:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8006948:	4b14      	ldr	r3, [pc, #80]	; (800699c <MX_ADC2_Init+0xbc>)
 800694a:	2200      	movs	r2, #0
 800694c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 800694e:	4b13      	ldr	r3, [pc, #76]	; (800699c <MX_ADC2_Init+0xbc>)
 8006950:	2200      	movs	r2, #0
 8006952:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8006956:	4811      	ldr	r0, [pc, #68]	; (800699c <MX_ADC2_Init+0xbc>)
 8006958:	f7fa fd5c 	bl	8001414 <HAL_ADC_Init>
 800695c:	4603      	mov	r3, r0
 800695e:	2b00      	cmp	r3, #0
 8006960:	d001      	beq.n	8006966 <MX_ADC2_Init+0x86>
  {
    Error_Handler();
 8006962:	f000 fb2d 	bl	8006fc0 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8006966:	4b0f      	ldr	r3, [pc, #60]	; (80069a4 <MX_ADC2_Init+0xc4>)
 8006968:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800696a:	2306      	movs	r3, #6
 800696c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800696e:	2300      	movs	r3, #0
 8006970:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8006972:	237f      	movs	r3, #127	; 0x7f
 8006974:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8006976:	2304      	movs	r3, #4
 8006978:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800697a:	2300      	movs	r3, #0
 800697c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800697e:	463b      	mov	r3, r7
 8006980:	4619      	mov	r1, r3
 8006982:	4806      	ldr	r0, [pc, #24]	; (800699c <MX_ADC2_Init+0xbc>)
 8006984:	f7fb fb90 	bl	80020a8 <HAL_ADC_ConfigChannel>
 8006988:	4603      	mov	r3, r0
 800698a:	2b00      	cmp	r3, #0
 800698c:	d001      	beq.n	8006992 <MX_ADC2_Init+0xb2>
  {
    Error_Handler();
 800698e:	f000 fb17 	bl	8006fc0 <Error_Handler>
  }

}
 8006992:	bf00      	nop
 8006994:	3718      	adds	r7, #24
 8006996:	46bd      	mov	sp, r7
 8006998:	bd80      	pop	{r7, pc}
 800699a:	bf00      	nop
 800699c:	20000264 	.word	0x20000264
 80069a0:	50040100 	.word	0x50040100
 80069a4:	08600004 	.word	0x08600004

080069a8 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80069a8:	b580      	push	{r7, lr}
 80069aa:	b08c      	sub	sp, #48	; 0x30
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80069b0:	f107 031c 	add.w	r3, r7, #28
 80069b4:	2200      	movs	r2, #0
 80069b6:	601a      	str	r2, [r3, #0]
 80069b8:	605a      	str	r2, [r3, #4]
 80069ba:	609a      	str	r2, [r3, #8]
 80069bc:	60da      	str	r2, [r3, #12]
 80069be:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	4a3b      	ldr	r2, [pc, #236]	; (8006ab4 <HAL_ADC_MspInit+0x10c>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d135      	bne.n	8006a36 <HAL_ADC_MspInit+0x8e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 80069ca:	4b3b      	ldr	r3, [pc, #236]	; (8006ab8 <HAL_ADC_MspInit+0x110>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	3301      	adds	r3, #1
 80069d0:	4a39      	ldr	r2, [pc, #228]	; (8006ab8 <HAL_ADC_MspInit+0x110>)
 80069d2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 80069d4:	4b38      	ldr	r3, [pc, #224]	; (8006ab8 <HAL_ADC_MspInit+0x110>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	2b01      	cmp	r3, #1
 80069da:	d10b      	bne.n	80069f4 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 80069dc:	4a37      	ldr	r2, [pc, #220]	; (8006abc <HAL_ADC_MspInit+0x114>)
 80069de:	4b37      	ldr	r3, [pc, #220]	; (8006abc <HAL_ADC_MspInit+0x114>)
 80069e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069e2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80069e6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80069e8:	4b34      	ldr	r3, [pc, #208]	; (8006abc <HAL_ADC_MspInit+0x114>)
 80069ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069ec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80069f0:	61bb      	str	r3, [r7, #24]
 80069f2:	69bb      	ldr	r3, [r7, #24]
    }
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80069f4:	4a31      	ldr	r2, [pc, #196]	; (8006abc <HAL_ADC_MspInit+0x114>)
 80069f6:	4b31      	ldr	r3, [pc, #196]	; (8006abc <HAL_ADC_MspInit+0x114>)
 80069f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069fa:	f043 0304 	orr.w	r3, r3, #4
 80069fe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006a00:	4b2e      	ldr	r3, [pc, #184]	; (8006abc <HAL_ADC_MspInit+0x114>)
 8006a02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a04:	f003 0304 	and.w	r3, r3, #4
 8006a08:	617b      	str	r3, [r7, #20]
 8006a0a:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration    
    PC0     ------> ADC1_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8006a0c:	2301      	movs	r3, #1
 8006a0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8006a10:	230b      	movs	r3, #11
 8006a12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a14:	2300      	movs	r3, #0
 8006a16:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006a18:	f107 031c 	add.w	r3, r7, #28
 8006a1c:	4619      	mov	r1, r3
 8006a1e:	4828      	ldr	r0, [pc, #160]	; (8006ac0 <HAL_ADC_MspInit+0x118>)
 8006a20:	f7fc f954 	bl	8002ccc <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 1, 0);
 8006a24:	2200      	movs	r2, #0
 8006a26:	2101      	movs	r1, #1
 8006a28:	2012      	movs	r0, #18
 8006a2a:	f7fc f8d8 	bl	8002bde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8006a2e:	2012      	movs	r0, #18
 8006a30:	f7fc f8f1 	bl	8002c16 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8006a34:	e039      	b.n	8006aaa <HAL_ADC_MspInit+0x102>
  else if(adcHandle->Instance==ADC2)
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	4a22      	ldr	r2, [pc, #136]	; (8006ac4 <HAL_ADC_MspInit+0x11c>)
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d134      	bne.n	8006aaa <HAL_ADC_MspInit+0x102>
    HAL_RCC_ADC_CLK_ENABLED++;
 8006a40:	4b1d      	ldr	r3, [pc, #116]	; (8006ab8 <HAL_ADC_MspInit+0x110>)
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	3301      	adds	r3, #1
 8006a46:	4a1c      	ldr	r2, [pc, #112]	; (8006ab8 <HAL_ADC_MspInit+0x110>)
 8006a48:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8006a4a:	4b1b      	ldr	r3, [pc, #108]	; (8006ab8 <HAL_ADC_MspInit+0x110>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	2b01      	cmp	r3, #1
 8006a50:	d10b      	bne.n	8006a6a <HAL_ADC_MspInit+0xc2>
      __HAL_RCC_ADC_CLK_ENABLE();
 8006a52:	4a1a      	ldr	r2, [pc, #104]	; (8006abc <HAL_ADC_MspInit+0x114>)
 8006a54:	4b19      	ldr	r3, [pc, #100]	; (8006abc <HAL_ADC_MspInit+0x114>)
 8006a56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a58:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006a5c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006a5e:	4b17      	ldr	r3, [pc, #92]	; (8006abc <HAL_ADC_MspInit+0x114>)
 8006a60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a62:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006a66:	613b      	str	r3, [r7, #16]
 8006a68:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006a6a:	4a14      	ldr	r2, [pc, #80]	; (8006abc <HAL_ADC_MspInit+0x114>)
 8006a6c:	4b13      	ldr	r3, [pc, #76]	; (8006abc <HAL_ADC_MspInit+0x114>)
 8006a6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a70:	f043 0304 	orr.w	r3, r3, #4
 8006a74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006a76:	4b11      	ldr	r3, [pc, #68]	; (8006abc <HAL_ADC_MspInit+0x114>)
 8006a78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a7a:	f003 0304 	and.w	r3, r3, #4
 8006a7e:	60fb      	str	r3, [r7, #12]
 8006a80:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8006a82:	2302      	movs	r3, #2
 8006a84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8006a86:	230b      	movs	r3, #11
 8006a88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006a8e:	f107 031c 	add.w	r3, r7, #28
 8006a92:	4619      	mov	r1, r3
 8006a94:	480a      	ldr	r0, [pc, #40]	; (8006ac0 <HAL_ADC_MspInit+0x118>)
 8006a96:	f7fc f919 	bl	8002ccc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 1, 0);
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	2101      	movs	r1, #1
 8006a9e:	2012      	movs	r0, #18
 8006aa0:	f7fc f89d 	bl	8002bde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8006aa4:	2012      	movs	r0, #18
 8006aa6:	f7fc f8b6 	bl	8002c16 <HAL_NVIC_EnableIRQ>
}
 8006aaa:	bf00      	nop
 8006aac:	3730      	adds	r7, #48	; 0x30
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	bd80      	pop	{r7, pc}
 8006ab2:	bf00      	nop
 8006ab4:	50040000 	.word	0x50040000
 8006ab8:	20000218 	.word	0x20000218
 8006abc:	40021000 	.word	0x40021000
 8006ac0:	48000800 	.word	0x48000800
 8006ac4:	50040100 	.word	0x50040100

08006ac8 <char_to_int>:
#include "stdio.h"

int LD[8] = {LD1_Pin, LD2_Pin, LD3_Pin, LD4_Pin, LD5_Pin, LD6_Pin, LD7_Pin, LD8_Pin};

//transforma el char val en el int equivalente, si no existe devuelve 55.
int char_to_int(char val){
 8006ac8:	b480      	push	{r7}
 8006aca:	b083      	sub	sp, #12
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	4603      	mov	r3, r0
 8006ad0:	71fb      	strb	r3, [r7, #7]

	switch(val){
 8006ad2:	79fb      	ldrb	r3, [r7, #7]
 8006ad4:	3b30      	subs	r3, #48	; 0x30
 8006ad6:	2b09      	cmp	r3, #9
 8006ad8:	d82a      	bhi.n	8006b30 <char_to_int+0x68>
 8006ada:	a201      	add	r2, pc, #4	; (adr r2, 8006ae0 <char_to_int+0x18>)
 8006adc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ae0:	08006b09 	.word	0x08006b09
 8006ae4:	08006b0d 	.word	0x08006b0d
 8006ae8:	08006b11 	.word	0x08006b11
 8006aec:	08006b15 	.word	0x08006b15
 8006af0:	08006b19 	.word	0x08006b19
 8006af4:	08006b1d 	.word	0x08006b1d
 8006af8:	08006b21 	.word	0x08006b21
 8006afc:	08006b25 	.word	0x08006b25
 8006b00:	08006b29 	.word	0x08006b29
 8006b04:	08006b2d 	.word	0x08006b2d
		 	case '0':
		 		return 0;
 8006b08:	2300      	movs	r3, #0
 8006b0a:	e012      	b.n	8006b32 <char_to_int+0x6a>
		 	case '1':
		 		return 1;
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	e010      	b.n	8006b32 <char_to_int+0x6a>

		 	case '2':
		 		return 2;
 8006b10:	2302      	movs	r3, #2
 8006b12:	e00e      	b.n	8006b32 <char_to_int+0x6a>
		 	case '3':
		 		return 3;
 8006b14:	2303      	movs	r3, #3
 8006b16:	e00c      	b.n	8006b32 <char_to_int+0x6a>
		 	case '4':
		 		return 4;
 8006b18:	2304      	movs	r3, #4
 8006b1a:	e00a      	b.n	8006b32 <char_to_int+0x6a>
		 	case '5':
		 		return 5;
 8006b1c:	2305      	movs	r3, #5
 8006b1e:	e008      	b.n	8006b32 <char_to_int+0x6a>
		 	case '6':
		 		return 6;
 8006b20:	2306      	movs	r3, #6
 8006b22:	e006      	b.n	8006b32 <char_to_int+0x6a>
		 	case '7':
		 		return 7;
 8006b24:	2307      	movs	r3, #7
 8006b26:	e004      	b.n	8006b32 <char_to_int+0x6a>
		 	case '8':
		 		return 8;
 8006b28:	2308      	movs	r3, #8
 8006b2a:	e002      	b.n	8006b32 <char_to_int+0x6a>
		 	case '9':
		 		return 9;
 8006b2c:	2309      	movs	r3, #9
 8006b2e:	e000      	b.n	8006b32 <char_to_int+0x6a>
		 	default:
		 		return 55;	//error handler.
 8006b30:	2337      	movs	r3, #55	; 0x37
		 }
}
 8006b32:	4618      	mov	r0, r3
 8006b34:	370c      	adds	r7, #12
 8006b36:	46bd      	mov	sp, r7
 8006b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3c:	4770      	bx	lr
 8006b3e:	bf00      	nop

08006b40 <toggle_LEDS>:

//enciende los LEDs usando el PWM, val define cuantos se encienden.
void toggle_LEDS (int val){
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b08c      	sub	sp, #48	; 0x30
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]

	int LED_state[8];	//LEDs encendidos segun el valor de la entrada.
	//calculo de cuantos estn encendidos.
	if (val < 512)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b4e:	da10      	bge.n	8006b72 <toggle_LEDS+0x32>
	{
		LED_state[0]= 0;
 8006b50:	2300      	movs	r3, #0
 8006b52:	60bb      	str	r3, [r7, #8]
		LED_state[1]= 0;
 8006b54:	2300      	movs	r3, #0
 8006b56:	60fb      	str	r3, [r7, #12]
		LED_state[2]= 0;
 8006b58:	2300      	movs	r3, #0
 8006b5a:	613b      	str	r3, [r7, #16]
		LED_state[3]= 0;
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	617b      	str	r3, [r7, #20]
		LED_state[4]= 0;
 8006b60:	2300      	movs	r3, #0
 8006b62:	61bb      	str	r3, [r7, #24]
		LED_state[5]= 0;
 8006b64:	2300      	movs	r3, #0
 8006b66:	61fb      	str	r3, [r7, #28]
		LED_state[6]= 0;
 8006b68:	2300      	movs	r3, #0
 8006b6a:	623b      	str	r3, [r7, #32]
		LED_state[7]= 0;
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	627b      	str	r3, [r7, #36]	; 0x24
 8006b70:	e0a3      	b.n	8006cba <toggle_LEDS+0x17a>

	} else if(val<1024)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b78:	da10      	bge.n	8006b9c <toggle_LEDS+0x5c>
	{
		LED_state[0]= 1;
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	60bb      	str	r3, [r7, #8]
		LED_state[1]= 0;
 8006b7e:	2300      	movs	r3, #0
 8006b80:	60fb      	str	r3, [r7, #12]
		LED_state[2]= 0;
 8006b82:	2300      	movs	r3, #0
 8006b84:	613b      	str	r3, [r7, #16]
		LED_state[3]= 0;
 8006b86:	2300      	movs	r3, #0
 8006b88:	617b      	str	r3, [r7, #20]
		LED_state[4]= 0;
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	61bb      	str	r3, [r7, #24]
		LED_state[5]= 0;
 8006b8e:	2300      	movs	r3, #0
 8006b90:	61fb      	str	r3, [r7, #28]
		LED_state[6]= 0;
 8006b92:	2300      	movs	r3, #0
 8006b94:	623b      	str	r3, [r7, #32]
		LED_state[7]= 0;
 8006b96:	2300      	movs	r3, #0
 8006b98:	627b      	str	r3, [r7, #36]	; 0x24
 8006b9a:	e08e      	b.n	8006cba <toggle_LEDS+0x17a>

	} else if(val<1536)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006ba2:	da10      	bge.n	8006bc6 <toggle_LEDS+0x86>
	{
		LED_state[0]= 1;
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	60bb      	str	r3, [r7, #8]
		LED_state[1]= 1;
 8006ba8:	2301      	movs	r3, #1
 8006baa:	60fb      	str	r3, [r7, #12]
		LED_state[2]= 0;
 8006bac:	2300      	movs	r3, #0
 8006bae:	613b      	str	r3, [r7, #16]
		LED_state[3]= 0;
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	617b      	str	r3, [r7, #20]
		LED_state[4]= 0;
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	61bb      	str	r3, [r7, #24]
		LED_state[5]= 0;
 8006bb8:	2300      	movs	r3, #0
 8006bba:	61fb      	str	r3, [r7, #28]
		LED_state[6]= 0;
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	623b      	str	r3, [r7, #32]
		LED_state[7]= 0;
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	627b      	str	r3, [r7, #36]	; 0x24
 8006bc4:	e079      	b.n	8006cba <toggle_LEDS+0x17a>

	} else if(val<2048)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006bcc:	da10      	bge.n	8006bf0 <toggle_LEDS+0xb0>
	{
		LED_state[0]= 1;
 8006bce:	2301      	movs	r3, #1
 8006bd0:	60bb      	str	r3, [r7, #8]
		LED_state[1]= 1;
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	60fb      	str	r3, [r7, #12]
		LED_state[2]= 1;
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	613b      	str	r3, [r7, #16]
		LED_state[3]= 0;
 8006bda:	2300      	movs	r3, #0
 8006bdc:	617b      	str	r3, [r7, #20]
		LED_state[4]= 0;
 8006bde:	2300      	movs	r3, #0
 8006be0:	61bb      	str	r3, [r7, #24]
		LED_state[5]= 0;
 8006be2:	2300      	movs	r3, #0
 8006be4:	61fb      	str	r3, [r7, #28]
		LED_state[6]= 0;
 8006be6:	2300      	movs	r3, #0
 8006be8:	623b      	str	r3, [r7, #32]
		LED_state[7]= 0;
 8006bea:	2300      	movs	r3, #0
 8006bec:	627b      	str	r3, [r7, #36]	; 0x24
 8006bee:	e064      	b.n	8006cba <toggle_LEDS+0x17a>

	} else if(val<2560)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8006bf6:	da10      	bge.n	8006c1a <toggle_LEDS+0xda>
	{
		LED_state[0]= 1;
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	60bb      	str	r3, [r7, #8]
		LED_state[1]= 1;
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	60fb      	str	r3, [r7, #12]
		LED_state[2]= 1;
 8006c00:	2301      	movs	r3, #1
 8006c02:	613b      	str	r3, [r7, #16]
		LED_state[3]= 1;
 8006c04:	2301      	movs	r3, #1
 8006c06:	617b      	str	r3, [r7, #20]
		LED_state[4]= 0;
 8006c08:	2300      	movs	r3, #0
 8006c0a:	61bb      	str	r3, [r7, #24]
		LED_state[5]= 0;
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	61fb      	str	r3, [r7, #28]
		LED_state[6]= 0;
 8006c10:	2300      	movs	r3, #0
 8006c12:	623b      	str	r3, [r7, #32]
		LED_state[7]= 0;
 8006c14:	2300      	movs	r3, #0
 8006c16:	627b      	str	r3, [r7, #36]	; 0x24
 8006c18:	e04f      	b.n	8006cba <toggle_LEDS+0x17a>

	} else if(val<3072)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006c20:	da10      	bge.n	8006c44 <toggle_LEDS+0x104>
	{
		LED_state[0]= 1;
 8006c22:	2301      	movs	r3, #1
 8006c24:	60bb      	str	r3, [r7, #8]
		LED_state[1]= 1;
 8006c26:	2301      	movs	r3, #1
 8006c28:	60fb      	str	r3, [r7, #12]
		LED_state[2]= 1;
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	613b      	str	r3, [r7, #16]
		LED_state[3]= 1;
 8006c2e:	2301      	movs	r3, #1
 8006c30:	617b      	str	r3, [r7, #20]
		LED_state[4]= 1;
 8006c32:	2301      	movs	r3, #1
 8006c34:	61bb      	str	r3, [r7, #24]
		LED_state[5]= 0;
 8006c36:	2300      	movs	r3, #0
 8006c38:	61fb      	str	r3, [r7, #28]
		LED_state[6]= 0;
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	623b      	str	r3, [r7, #32]
		LED_state[7]= 0;
 8006c3e:	2300      	movs	r3, #0
 8006c40:	627b      	str	r3, [r7, #36]	; 0x24
 8006c42:	e03a      	b.n	8006cba <toggle_LEDS+0x17a>

	} else if(val<3584)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	f5b3 6f60 	cmp.w	r3, #3584	; 0xe00
 8006c4a:	da10      	bge.n	8006c6e <toggle_LEDS+0x12e>
	{
		LED_state[0]= 1;
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	60bb      	str	r3, [r7, #8]
		LED_state[1]= 1;
 8006c50:	2301      	movs	r3, #1
 8006c52:	60fb      	str	r3, [r7, #12]
		LED_state[2]= 1;
 8006c54:	2301      	movs	r3, #1
 8006c56:	613b      	str	r3, [r7, #16]
		LED_state[3]= 1;
 8006c58:	2301      	movs	r3, #1
 8006c5a:	617b      	str	r3, [r7, #20]
		LED_state[4]= 1;
 8006c5c:	2301      	movs	r3, #1
 8006c5e:	61bb      	str	r3, [r7, #24]
		LED_state[5]= 1;
 8006c60:	2301      	movs	r3, #1
 8006c62:	61fb      	str	r3, [r7, #28]
		LED_state[6]= 0;
 8006c64:	2300      	movs	r3, #0
 8006c66:	623b      	str	r3, [r7, #32]
		LED_state[7]= 0;
 8006c68:	2300      	movs	r3, #0
 8006c6a:	627b      	str	r3, [r7, #36]	; 0x24
 8006c6c:	e025      	b.n	8006cba <toggle_LEDS+0x17a>

	//aqui se elige un valor menor al mximo ya que el potencimetro no llega a l.
	} else if(val<3900)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	f640 723b 	movw	r2, #3899	; 0xf3b
 8006c74:	4293      	cmp	r3, r2
 8006c76:	dc10      	bgt.n	8006c9a <toggle_LEDS+0x15a>
	{
		LED_state[0]= 1;
 8006c78:	2301      	movs	r3, #1
 8006c7a:	60bb      	str	r3, [r7, #8]
		LED_state[1]= 1;
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	60fb      	str	r3, [r7, #12]
		LED_state[2]= 1;
 8006c80:	2301      	movs	r3, #1
 8006c82:	613b      	str	r3, [r7, #16]
		LED_state[3]= 1;
 8006c84:	2301      	movs	r3, #1
 8006c86:	617b      	str	r3, [r7, #20]
		LED_state[4]= 1;
 8006c88:	2301      	movs	r3, #1
 8006c8a:	61bb      	str	r3, [r7, #24]
		LED_state[5]= 1;
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	61fb      	str	r3, [r7, #28]
		LED_state[6]= 1;
 8006c90:	2301      	movs	r3, #1
 8006c92:	623b      	str	r3, [r7, #32]
		LED_state[7]= 0;
 8006c94:	2300      	movs	r3, #0
 8006c96:	627b      	str	r3, [r7, #36]	; 0x24
 8006c98:	e00f      	b.n	8006cba <toggle_LEDS+0x17a>

	}  else
	{
		LED_state[0]= 1;
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	60bb      	str	r3, [r7, #8]
		LED_state[1]= 1;
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	60fb      	str	r3, [r7, #12]
		LED_state[2]= 1;
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	613b      	str	r3, [r7, #16]
		LED_state[3]= 1;
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	617b      	str	r3, [r7, #20]
		LED_state[4]= 1;
 8006caa:	2301      	movs	r3, #1
 8006cac:	61bb      	str	r3, [r7, #24]
		LED_state[5]= 1;
 8006cae:	2301      	movs	r3, #1
 8006cb0:	61fb      	str	r3, [r7, #28]
		LED_state[6]= 1;
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	623b      	str	r3, [r7, #32]
		LED_state[7]= 1;
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	627b      	str	r3, [r7, #36]	; 0x24

	}

	//lectura del valor de salida del PWM
	int pwm = HAL_GPIO_ReadPin(GPIOB, PWM_Pin);
 8006cba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006cbe:	4816      	ldr	r0, [pc, #88]	; (8006d18 <toggle_LEDS+0x1d8>)
 8006cc0:	f7fc f9ac 	bl	800301c <HAL_GPIO_ReadPin>
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	62bb      	str	r3, [r7, #40]	; 0x28
	//encendido de cada LED segun el valor del PWM y si esta "activo".
	for (int i = 0; i < 8; i++){
 8006cc8:	2300      	movs	r3, #0
 8006cca:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006ccc:	e01c      	b.n	8006d08 <toggle_LEDS+0x1c8>
		HAL_GPIO_WritePin(GPIOA, LD[i], (pwm&&LED_state[i]));
 8006cce:	4a13      	ldr	r2, [pc, #76]	; (8006d1c <toggle_LEDS+0x1dc>)
 8006cd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cd6:	b299      	uxth	r1, r3
 8006cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d00a      	beq.n	8006cf4 <toggle_LEDS+0x1b4>
 8006cde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ce0:	009b      	lsls	r3, r3, #2
 8006ce2:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8006ce6:	4413      	add	r3, r2
 8006ce8:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d001      	beq.n	8006cf4 <toggle_LEDS+0x1b4>
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	e000      	b.n	8006cf6 <toggle_LEDS+0x1b6>
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	b2db      	uxtb	r3, r3
 8006cf8:	461a      	mov	r2, r3
 8006cfa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006cfe:	f7fc f9a5 	bl	800304c <HAL_GPIO_WritePin>
	for (int i = 0; i < 8; i++){
 8006d02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d04:	3301      	adds	r3, #1
 8006d06:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006d08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d0a:	2b07      	cmp	r3, #7
 8006d0c:	dddf      	ble.n	8006cce <toggle_LEDS+0x18e>
	}
}
 8006d0e:	bf00      	nop
 8006d10:	3730      	adds	r7, #48	; 0x30
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bd80      	pop	{r7, pc}
 8006d16:	bf00      	nop
 8006d18:	48000400 	.word	0x48000400
 8006d1c:	20000008 	.word	0x20000008

08006d20 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b08a      	sub	sp, #40	; 0x28
 8006d24:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d26:	f107 0314 	add.w	r3, r7, #20
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	601a      	str	r2, [r3, #0]
 8006d2e:	605a      	str	r2, [r3, #4]
 8006d30:	609a      	str	r2, [r3, #8]
 8006d32:	60da      	str	r2, [r3, #12]
 8006d34:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006d36:	4a45      	ldr	r2, [pc, #276]	; (8006e4c <MX_GPIO_Init+0x12c>)
 8006d38:	4b44      	ldr	r3, [pc, #272]	; (8006e4c <MX_GPIO_Init+0x12c>)
 8006d3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d3c:	f043 0304 	orr.w	r3, r3, #4
 8006d40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006d42:	4b42      	ldr	r3, [pc, #264]	; (8006e4c <MX_GPIO_Init+0x12c>)
 8006d44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d46:	f003 0304 	and.w	r3, r3, #4
 8006d4a:	613b      	str	r3, [r7, #16]
 8006d4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8006d4e:	4a3f      	ldr	r2, [pc, #252]	; (8006e4c <MX_GPIO_Init+0x12c>)
 8006d50:	4b3e      	ldr	r3, [pc, #248]	; (8006e4c <MX_GPIO_Init+0x12c>)
 8006d52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006d5a:	4b3c      	ldr	r3, [pc, #240]	; (8006e4c <MX_GPIO_Init+0x12c>)
 8006d5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d62:	60fb      	str	r3, [r7, #12]
 8006d64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d66:	4a39      	ldr	r2, [pc, #228]	; (8006e4c <MX_GPIO_Init+0x12c>)
 8006d68:	4b38      	ldr	r3, [pc, #224]	; (8006e4c <MX_GPIO_Init+0x12c>)
 8006d6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d6c:	f043 0301 	orr.w	r3, r3, #1
 8006d70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006d72:	4b36      	ldr	r3, [pc, #216]	; (8006e4c <MX_GPIO_Init+0x12c>)
 8006d74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d76:	f003 0301 	and.w	r3, r3, #1
 8006d7a:	60bb      	str	r3, [r7, #8]
 8006d7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006d7e:	4a33      	ldr	r2, [pc, #204]	; (8006e4c <MX_GPIO_Init+0x12c>)
 8006d80:	4b32      	ldr	r3, [pc, #200]	; (8006e4c <MX_GPIO_Init+0x12c>)
 8006d82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d84:	f043 0302 	orr.w	r3, r3, #2
 8006d88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006d8a:	4b30      	ldr	r3, [pc, #192]	; (8006e4c <MX_GPIO_Init+0x12c>)
 8006d8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d8e:	f003 0302 	and.w	r3, r3, #2
 8006d92:	607b      	str	r3, [r7, #4]
 8006d94:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD1_Pin|LD2_Pin|LD3_Pin|LD5_Pin 
 8006d96:	2200      	movs	r2, #0
 8006d98:	f44f 51ff 	mov.w	r1, #8160	; 0x1fe0
 8006d9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006da0:	f7fc f954 	bl	800304c <HAL_GPIO_WritePin>
                          |LD4_Pin|LD6_Pin|LD7_Pin|LD8_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B_Pin;
 8006da4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006da8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8006daa:	4b29      	ldr	r3, [pc, #164]	; (8006e50 <MX_GPIO_Init+0x130>)
 8006dac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006dae:	2300      	movs	r3, #0
 8006db0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B_GPIO_Port, &GPIO_InitStruct);
 8006db2:	f107 0314 	add.w	r3, r7, #20
 8006db6:	4619      	mov	r1, r3
 8006db8:	4826      	ldr	r0, [pc, #152]	; (8006e54 <MX_GPIO_Init+0x134>)
 8006dba:	f7fb ff87 	bl	8002ccc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD2_Pin|LD3_Pin|LD5_Pin 
 8006dbe:	f44f 53ff 	mov.w	r3, #8160	; 0x1fe0
 8006dc2:	617b      	str	r3, [r7, #20]
                          |LD4_Pin|LD6_Pin|LD7_Pin|LD8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006dc4:	2301      	movs	r3, #1
 8006dc6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006dc8:	2300      	movs	r3, #0
 8006dca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006dcc:	2300      	movs	r3, #0
 8006dce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006dd0:	f107 0314 	add.w	r3, r7, #20
 8006dd4:	4619      	mov	r1, r3
 8006dd6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006dda:	f7fb ff77 	bl	8002ccc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PWM_Pin;
 8006dde:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006de2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006de4:	2300      	movs	r3, #0
 8006de6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006de8:	2300      	movs	r3, #0
 8006dea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PWM_GPIO_Port, &GPIO_InitStruct);
 8006dec:	f107 0314 	add.w	r3, r7, #20
 8006df0:	4619      	mov	r1, r3
 8006df2:	4819      	ldr	r0, [pc, #100]	; (8006e58 <MX_GPIO_Init+0x138>)
 8006df4:	f7fb ff6a 	bl	8002ccc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = B1_Pin|B2_Pin|B3_Pin|B4_Pin;
 8006df8:	f44f 731c 	mov.w	r3, #624	; 0x270
 8006dfc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8006dfe:	4b17      	ldr	r3, [pc, #92]	; (8006e5c <MX_GPIO_Init+0x13c>)
 8006e00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e02:	2300      	movs	r3, #0
 8006e04:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006e06:	f107 0314 	add.w	r3, r7, #20
 8006e0a:	4619      	mov	r1, r3
 8006e0c:	4812      	ldr	r0, [pc, #72]	; (8006e58 <MX_GPIO_Init+0x138>)
 8006e0e:	f7fb ff5d 	bl	8002ccc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8006e12:	2200      	movs	r2, #0
 8006e14:	2100      	movs	r1, #0
 8006e16:	200a      	movs	r0, #10
 8006e18:	f7fb fee1 	bl	8002bde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8006e1c:	200a      	movs	r0, #10
 8006e1e:	f7fb fefa 	bl	8002c16 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8006e22:	2200      	movs	r2, #0
 8006e24:	2100      	movs	r1, #0
 8006e26:	2017      	movs	r0, #23
 8006e28:	f7fb fed9 	bl	8002bde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8006e2c:	2017      	movs	r0, #23
 8006e2e:	f7fb fef2 	bl	8002c16 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8006e32:	2200      	movs	r2, #0
 8006e34:	2100      	movs	r1, #0
 8006e36:	2028      	movs	r0, #40	; 0x28
 8006e38:	f7fb fed1 	bl	8002bde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8006e3c:	2028      	movs	r0, #40	; 0x28
 8006e3e:	f7fb feea 	bl	8002c16 <HAL_NVIC_EnableIRQ>

}
 8006e42:	bf00      	nop
 8006e44:	3728      	adds	r7, #40	; 0x28
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bd80      	pop	{r7, pc}
 8006e4a:	bf00      	nop
 8006e4c:	40021000 	.word	0x40021000
 8006e50:	10210000 	.word	0x10210000
 8006e54:	48000800 	.word	0x48000800
 8006e58:	48000400 	.word	0x48000400
 8006e5c:	10310000 	.word	0x10310000

08006e60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006e64:	f7fa f874 	bl	8000f50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006e68:	f000 f822 	bl	8006eb0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006e6c:	f7ff ff58 	bl	8006d20 <MX_GPIO_Init>
  MX_ADC1_Init();
 8006e70:	f7ff fcc0 	bl	80067f4 <MX_ADC1_Init>
  MX_TIM2_Init();
 8006e74:	f000 fb10 	bl	8007498 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8006e78:	f000 fc4a 	bl	8007710 <MX_USART2_UART_Init>
  MX_ADC2_Init();
 8006e7c:	f7ff fd30 	bl	80068e0 <MX_ADC2_Init>
  MX_TIM3_Init();
 8006e80:	f000 fb82 	bl	8007588 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);			//inicializaciones.
 8006e84:	2100      	movs	r1, #0
 8006e86:	4807      	ldr	r0, [pc, #28]	; (8006ea4 <main+0x44>)
 8006e88:	f7fd fc64 	bl	8004754 <HAL_TIM_PWM_Start>
  __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1, 1900);
 8006e8c:	4b05      	ldr	r3, [pc, #20]	; (8006ea4 <main+0x44>)
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f240 726c 	movw	r2, #1900	; 0x76c
 8006e94:	635a      	str	r2, [r3, #52]	; 0x34
  HAL_UART_Receive_IT(&huart2, &rData, 1);
 8006e96:	2201      	movs	r2, #1
 8006e98:	4903      	ldr	r1, [pc, #12]	; (8006ea8 <main+0x48>)
 8006e9a:	4804      	ldr	r0, [pc, #16]	; (8006eac <main+0x4c>)
 8006e9c:	f7fe fd58 	bl	8005950 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8006ea0:	e7fe      	b.n	8006ea0 <main+0x40>
 8006ea2:	bf00      	nop
 8006ea4:	20000390 	.word	0x20000390
 8006ea8:	2000032c 	.word	0x2000032c
 8006eac:	200003d0 	.word	0x200003d0

08006eb0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b0b8      	sub	sp, #224	; 0xe0
 8006eb4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006eb6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8006eba:	2244      	movs	r2, #68	; 0x44
 8006ebc:	2100      	movs	r1, #0
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	f000 fcf4 	bl	80078ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006ec4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8006ec8:	2200      	movs	r2, #0
 8006eca:	601a      	str	r2, [r3, #0]
 8006ecc:	605a      	str	r2, [r3, #4]
 8006ece:	609a      	str	r2, [r3, #8]
 8006ed0:	60da      	str	r2, [r3, #12]
 8006ed2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006ed4:	463b      	mov	r3, r7
 8006ed6:	2288      	movs	r2, #136	; 0x88
 8006ed8:	2100      	movs	r1, #0
 8006eda:	4618      	mov	r0, r3
 8006edc:	f000 fce6 	bl	80078ac <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8006ee0:	2302      	movs	r3, #2
 8006ee2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006ee6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006eea:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8006eee:	2310      	movs	r3, #16
 8006ef0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006ef4:	2302      	movs	r3, #2
 8006ef6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8006efa:	2302      	movs	r3, #2
 8006efc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8006f00:	2301      	movs	r3, #1
 8006f02:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 8006f06:	230a      	movs	r3, #10
 8006f08:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8006f0c:	2307      	movs	r3, #7
 8006f0e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8006f12:	2302      	movs	r3, #2
 8006f14:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8006f18:	2302      	movs	r3, #2
 8006f1a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006f1e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8006f22:	4618      	mov	r0, r3
 8006f24:	f7fc f926 	bl	8003174 <HAL_RCC_OscConfig>
 8006f28:	4603      	mov	r3, r0
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d001      	beq.n	8006f32 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8006f2e:	f000 f847 	bl	8006fc0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006f32:	230f      	movs	r3, #15
 8006f34:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006f38:	2303      	movs	r3, #3
 8006f3a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006f3e:	2300      	movs	r3, #0
 8006f40:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8006f44:	2300      	movs	r3, #0
 8006f46:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8006f50:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8006f54:	2104      	movs	r1, #4
 8006f56:	4618      	mov	r0, r3
 8006f58:	f7fc fcbc 	bl	80038d4 <HAL_RCC_ClockConfig>
 8006f5c:	4603      	mov	r3, r0
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d001      	beq.n	8006f66 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8006f62:	f000 f82d 	bl	8006fc0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC;
 8006f66:	f244 0302 	movw	r3, #16386	; 0x4002
 8006f6a:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8006f70:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006f74:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8006f76:	2302      	movs	r3, #2
 8006f78:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8006f7e:	2308      	movs	r3, #8
 8006f80:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8006f82:	2307      	movs	r3, #7
 8006f84:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8006f86:	2302      	movs	r3, #2
 8006f88:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8006f8a:	2302      	movs	r3, #2
 8006f8c:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8006f8e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006f92:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006f94:	463b      	mov	r3, r7
 8006f96:	4618      	mov	r0, r3
 8006f98:	f7fc fea0 	bl	8003cdc <HAL_RCCEx_PeriphCLKConfig>
 8006f9c:	4603      	mov	r3, r0
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d001      	beq.n	8006fa6 <SystemClock_Config+0xf6>
  {
    Error_Handler();
 8006fa2:	f000 f80d 	bl	8006fc0 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8006fa6:	f44f 7000 	mov.w	r0, #512	; 0x200
 8006faa:	f7fc f88d 	bl	80030c8 <HAL_PWREx_ControlVoltageScaling>
 8006fae:	4603      	mov	r3, r0
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d001      	beq.n	8006fb8 <SystemClock_Config+0x108>
  {
    Error_Handler();
 8006fb4:	f000 f804 	bl	8006fc0 <Error_Handler>
  }
}
 8006fb8:	bf00      	nop
 8006fba:	37e0      	adds	r7, #224	; 0xe0
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	bd80      	pop	{r7, pc}

08006fc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8006fc4:	bf00      	nop
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fcc:	4770      	bx	lr
	...

08006fd0 <HAL_GPIO_EXTI_Callback>:
int i = 0;	//contador de CCR.
int j = 0;	//contador de num.
char msg[45] = "";

//cada boton cambia el valor de CCR del PWM a su equivalente en el array CCR.
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b082      	sub	sp, #8
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	4603      	mov	r3, r0
 8006fd8:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == B1_Pin){
 8006fda:	88fb      	ldrh	r3, [r7, #6]
 8006fdc:	2b10      	cmp	r3, #16
 8006fde:	d10b      	bne.n	8006ff8 <HAL_GPIO_EXTI_Callback+0x28>
		if(HAL_GPIO_ReadPin(GPIOB, B1_Pin)){
 8006fe0:	2110      	movs	r1, #16
 8006fe2:	481f      	ldr	r0, [pc, #124]	; (8007060 <HAL_GPIO_EXTI_Callback+0x90>)
 8006fe4:	f7fc f81a 	bl	800301c <HAL_GPIO_ReadPin>
 8006fe8:	4603      	mov	r3, r0
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d004      	beq.n	8006ff8 <HAL_GPIO_EXTI_Callback+0x28>
			__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1, CCR[0]);
 8006fee:	4b1d      	ldr	r3, [pc, #116]	; (8007064 <HAL_GPIO_EXTI_Callback+0x94>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	4a1d      	ldr	r2, [pc, #116]	; (8007068 <HAL_GPIO_EXTI_Callback+0x98>)
 8006ff4:	6812      	ldr	r2, [r2, #0]
 8006ff6:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	if(GPIO_Pin == B2_Pin){
 8006ff8:	88fb      	ldrh	r3, [r7, #6]
 8006ffa:	2b20      	cmp	r3, #32
 8006ffc:	d10b      	bne.n	8007016 <HAL_GPIO_EXTI_Callback+0x46>
		if(HAL_GPIO_ReadPin(GPIOB, B2_Pin)){
 8006ffe:	2120      	movs	r1, #32
 8007000:	4817      	ldr	r0, [pc, #92]	; (8007060 <HAL_GPIO_EXTI_Callback+0x90>)
 8007002:	f7fc f80b 	bl	800301c <HAL_GPIO_ReadPin>
 8007006:	4603      	mov	r3, r0
 8007008:	2b00      	cmp	r3, #0
 800700a:	d004      	beq.n	8007016 <HAL_GPIO_EXTI_Callback+0x46>
			__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1, CCR[1]);
 800700c:	4b15      	ldr	r3, [pc, #84]	; (8007064 <HAL_GPIO_EXTI_Callback+0x94>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	4a15      	ldr	r2, [pc, #84]	; (8007068 <HAL_GPIO_EXTI_Callback+0x98>)
 8007012:	6852      	ldr	r2, [r2, #4]
 8007014:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	if(GPIO_Pin == B3_Pin){
 8007016:	88fb      	ldrh	r3, [r7, #6]
 8007018:	2b40      	cmp	r3, #64	; 0x40
 800701a:	d10b      	bne.n	8007034 <HAL_GPIO_EXTI_Callback+0x64>
		if(HAL_GPIO_ReadPin(GPIOB, B3_Pin)){
 800701c:	2140      	movs	r1, #64	; 0x40
 800701e:	4810      	ldr	r0, [pc, #64]	; (8007060 <HAL_GPIO_EXTI_Callback+0x90>)
 8007020:	f7fb fffc 	bl	800301c <HAL_GPIO_ReadPin>
 8007024:	4603      	mov	r3, r0
 8007026:	2b00      	cmp	r3, #0
 8007028:	d004      	beq.n	8007034 <HAL_GPIO_EXTI_Callback+0x64>
			__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1, CCR[2]);
 800702a:	4b0e      	ldr	r3, [pc, #56]	; (8007064 <HAL_GPIO_EXTI_Callback+0x94>)
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	4a0e      	ldr	r2, [pc, #56]	; (8007068 <HAL_GPIO_EXTI_Callback+0x98>)
 8007030:	6892      	ldr	r2, [r2, #8]
 8007032:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	if(GPIO_Pin == B4_Pin){
 8007034:	88fb      	ldrh	r3, [r7, #6]
 8007036:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800703a:	d10c      	bne.n	8007056 <HAL_GPIO_EXTI_Callback+0x86>
		if(HAL_GPIO_ReadPin(GPIOB, B4_Pin)){
 800703c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007040:	4807      	ldr	r0, [pc, #28]	; (8007060 <HAL_GPIO_EXTI_Callback+0x90>)
 8007042:	f7fb ffeb 	bl	800301c <HAL_GPIO_ReadPin>
 8007046:	4603      	mov	r3, r0
 8007048:	2b00      	cmp	r3, #0
 800704a:	d004      	beq.n	8007056 <HAL_GPIO_EXTI_Callback+0x86>
			__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1, CCR[3]);
 800704c:	4b05      	ldr	r3, [pc, #20]	; (8007064 <HAL_GPIO_EXTI_Callback+0x94>)
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	4a05      	ldr	r2, [pc, #20]	; (8007068 <HAL_GPIO_EXTI_Callback+0x98>)
 8007052:	68d2      	ldr	r2, [r2, #12]
 8007054:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
}
 8007056:	bf00      	nop
 8007058:	3708      	adds	r7, #8
 800705a:	46bd      	mov	sp, r7
 800705c:	bd80      	pop	{r7, pc}
 800705e:	bf00      	nop
 8007060:	48000400 	.word	0x48000400
 8007064:	20000390 	.word	0x20000390
 8007068:	20000330 	.word	0x20000330
 800706c:	00000000 	.word	0x00000000

08007070 <HAL_TIM_PeriodElapsedCallback>:


//mediciones del LDR enviados por UART cada 2 [s] en porcentaje.
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8007070:	b5b0      	push	{r4, r5, r7, lr}
 8007072:	b084      	sub	sp, #16
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	4a2a      	ldr	r2, [pc, #168]	; (8007128 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d147      	bne.n	8007112 <HAL_TIM_PeriodElapsedCallback+0xa2>
	{
	 	//obtener datos fotoresistor.
		HAL_ADC_Start(&hadc2);
 8007082:	482a      	ldr	r0, [pc, #168]	; (800712c <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8007084:	f7fa fb1a 	bl	80016bc <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc2, 100);
 8007088:	2164      	movs	r1, #100	; 0x64
 800708a:	4828      	ldr	r0, [pc, #160]	; (800712c <HAL_TIM_PeriodElapsedCallback+0xbc>)
 800708c:	f7fa fbd0 	bl	8001830 <HAL_ADC_PollForConversion>
		int LDR_a = HAL_ADC_GetValue(&hadc2);
 8007090:	4826      	ldr	r0, [pc, #152]	; (800712c <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8007092:	f7fa fdcd 	bl	8001c30 <HAL_ADC_GetValue>
 8007096:	4603      	mov	r3, r0
 8007098:	60fb      	str	r3, [r7, #12]

		//conversin lectura a porcentaje de iluminacin.
		float ilum =(LDR_a/(4096*Vmax/3.3))*100;
 800709a:	68f8      	ldr	r0, [r7, #12]
 800709c:	f7f9 fa42 	bl	8000524 <__aeabi_i2d>
 80070a0:	4604      	mov	r4, r0
 80070a2:	460d      	mov	r5, r1
 80070a4:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8007130 <HAL_TIM_PeriodElapsedCallback+0xc0>
 80070a8:	eddf 7a22 	vldr	s15, [pc, #136]	; 8007134 <HAL_TIM_PeriodElapsedCallback+0xc4>
 80070ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070b0:	ee17 0a90 	vmov	r0, s15
 80070b4:	f7f9 fa48 	bl	8000548 <__aeabi_f2d>
 80070b8:	a319      	add	r3, pc, #100	; (adr r3, 8007120 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80070ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070be:	f7f9 fbc1 	bl	8000844 <__aeabi_ddiv>
 80070c2:	4602      	mov	r2, r0
 80070c4:	460b      	mov	r3, r1
 80070c6:	4620      	mov	r0, r4
 80070c8:	4629      	mov	r1, r5
 80070ca:	f7f9 fbbb 	bl	8000844 <__aeabi_ddiv>
 80070ce:	4603      	mov	r3, r0
 80070d0:	460c      	mov	r4, r1
 80070d2:	4618      	mov	r0, r3
 80070d4:	4621      	mov	r1, r4
 80070d6:	f04f 0200 	mov.w	r2, #0
 80070da:	4b17      	ldr	r3, [pc, #92]	; (8007138 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80070dc:	f7f9 fa88 	bl	80005f0 <__aeabi_dmul>
 80070e0:	4603      	mov	r3, r0
 80070e2:	460c      	mov	r4, r1
 80070e4:	4618      	mov	r0, r3
 80070e6:	4621      	mov	r1, r4
 80070e8:	f7f9 fd5a 	bl	8000ba0 <__aeabi_d2f>
 80070ec:	4603      	mov	r3, r0
 80070ee:	60bb      	str	r3, [r7, #8]

		//envo de datos UART.
		sprintf(msg, "Porcentaje de iluminacion: %f \n\r", ilum);
 80070f0:	68b8      	ldr	r0, [r7, #8]
 80070f2:	f7f9 fa29 	bl	8000548 <__aeabi_f2d>
 80070f6:	4603      	mov	r3, r0
 80070f8:	460c      	mov	r4, r1
 80070fa:	461a      	mov	r2, r3
 80070fc:	4623      	mov	r3, r4
 80070fe:	490f      	ldr	r1, [pc, #60]	; (800713c <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8007100:	480f      	ldr	r0, [pc, #60]	; (8007140 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8007102:	f001 f847 	bl	8008194 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*) msg, 45, 100);
 8007106:	2364      	movs	r3, #100	; 0x64
 8007108:	222d      	movs	r2, #45	; 0x2d
 800710a:	490d      	ldr	r1, [pc, #52]	; (8007140 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 800710c:	480d      	ldr	r0, [pc, #52]	; (8007144 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 800710e:	f7fe fb8b 	bl	8005828 <HAL_UART_Transmit>
	}
}
 8007112:	bf00      	nop
 8007114:	3710      	adds	r7, #16
 8007116:	46bd      	mov	sp, r7
 8007118:	bdb0      	pop	{r4, r5, r7, pc}
 800711a:	bf00      	nop
 800711c:	f3af 8000 	nop.w
 8007120:	66666666 	.word	0x66666666
 8007124:	400a6666 	.word	0x400a6666
 8007128:	40000400 	.word	0x40000400
 800712c:	20000264 	.word	0x20000264
 8007130:	404a0c4a 	.word	0x404a0c4a
 8007134:	45800000 	.word	0x45800000
 8007138:	40590000 	.word	0x40590000
 800713c:	08009998 	.word	0x08009998
 8007140:	20000224 	.word	0x20000224
 8007144:	200003d0 	.word	0x200003d0

08007148 <HAL_ADC_ConvCpltCallback>:


//el potenciometro se usa para elegir cuantos LEDs estarn encendidos.
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8007148:	b580      	push	{r7, lr}
 800714a:	b084      	sub	sp, #16
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]

	if(hadc->Instance == ADC1) //ADC del potencimetro.
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	4a07      	ldr	r2, [pc, #28]	; (8007174 <HAL_ADC_ConvCpltCallback+0x2c>)
 8007156:	4293      	cmp	r3, r2
 8007158:	d107      	bne.n	800716a <HAL_ADC_ConvCpltCallback+0x22>
	{
		int pot_a = (int) HAL_ADC_GetValue(&hadc1);
 800715a:	4807      	ldr	r0, [pc, #28]	; (8007178 <HAL_ADC_ConvCpltCallback+0x30>)
 800715c:	f7fa fd68 	bl	8001c30 <HAL_ADC_GetValue>
 8007160:	4603      	mov	r3, r0
 8007162:	60fb      	str	r3, [r7, #12]
		toggle_LEDS(pot_a);
 8007164:	68f8      	ldr	r0, [r7, #12]
 8007166:	f7ff fceb 	bl	8006b40 <toggle_LEDS>
	}
}
 800716a:	bf00      	nop
 800716c:	3710      	adds	r7, #16
 800716e:	46bd      	mov	sp, r7
 8007170:	bd80      	pop	{r7, pc}
 8007172:	bf00      	nop
 8007174:	50040000 	.word	0x50040000
 8007178:	200002c8 	.word	0x200002c8

0800717c <HAL_UART_RxCpltCallback>:



void HAL_UART_RxCpltCallback (UART_HandleTypeDef *huart){
 800717c:	b590      	push	{r4, r7, lr}
 800717e:	b083      	sub	sp, #12
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
 if(huart->Instance == USART2)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	4a39      	ldr	r2, [pc, #228]	; (8007270 <HAL_UART_RxCpltCallback+0xf4>)
 800718a:	4293      	cmp	r3, r2
 800718c:	d166      	bne.n	800725c <HAL_UART_RxCpltCallback+0xe0>
 {
	 //transformacin del char recibido en int y guardado en el array num.
	 num[j] = char_to_int(rData);
 800718e:	4b39      	ldr	r3, [pc, #228]	; (8007274 <HAL_UART_RxCpltCallback+0xf8>)
 8007190:	681c      	ldr	r4, [r3, #0]
 8007192:	4b39      	ldr	r3, [pc, #228]	; (8007278 <HAL_UART_RxCpltCallback+0xfc>)
 8007194:	781b      	ldrb	r3, [r3, #0]
 8007196:	4618      	mov	r0, r3
 8007198:	f7ff fc96 	bl	8006ac8 <char_to_int>
 800719c:	4602      	mov	r2, r0
 800719e:	4b37      	ldr	r3, [pc, #220]	; (800727c <HAL_UART_RxCpltCallback+0x100>)
 80071a0:	f843 2024 	str.w	r2, [r3, r4, lsl #2]

	 j++;
 80071a4:	4b33      	ldr	r3, [pc, #204]	; (8007274 <HAL_UART_RxCpltCallback+0xf8>)
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	3301      	adds	r3, #1
 80071aa:	4a32      	ldr	r2, [pc, #200]	; (8007274 <HAL_UART_RxCpltCallback+0xf8>)
 80071ac:	6013      	str	r3, [r2, #0]

	 if(j == 4){
 80071ae:	4b31      	ldr	r3, [pc, #196]	; (8007274 <HAL_UART_RxCpltCallback+0xf8>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	2b04      	cmp	r3, #4
 80071b4:	d152      	bne.n	800725c <HAL_UART_RxCpltCallback+0xe0>
		 j = 0;
 80071b6:	4b2f      	ldr	r3, [pc, #188]	; (8007274 <HAL_UART_RxCpltCallback+0xf8>)
 80071b8:	2200      	movs	r2, #0
 80071ba:	601a      	str	r2, [r3, #0]
		 //if para error handler (aceptar solo nmeros).
		 if ((num[0] != 55)&&(num[1] != 55)&&(num[2] != 55)&&(num[3] != 55))
 80071bc:	4b2f      	ldr	r3, [pc, #188]	; (800727c <HAL_UART_RxCpltCallback+0x100>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	2b37      	cmp	r3, #55	; 0x37
 80071c2:	d04b      	beq.n	800725c <HAL_UART_RxCpltCallback+0xe0>
 80071c4:	4b2d      	ldr	r3, [pc, #180]	; (800727c <HAL_UART_RxCpltCallback+0x100>)
 80071c6:	685b      	ldr	r3, [r3, #4]
 80071c8:	2b37      	cmp	r3, #55	; 0x37
 80071ca:	d047      	beq.n	800725c <HAL_UART_RxCpltCallback+0xe0>
 80071cc:	4b2b      	ldr	r3, [pc, #172]	; (800727c <HAL_UART_RxCpltCallback+0x100>)
 80071ce:	689b      	ldr	r3, [r3, #8]
 80071d0:	2b37      	cmp	r3, #55	; 0x37
 80071d2:	d043      	beq.n	800725c <HAL_UART_RxCpltCallback+0xe0>
 80071d4:	4b29      	ldr	r3, [pc, #164]	; (800727c <HAL_UART_RxCpltCallback+0x100>)
 80071d6:	68db      	ldr	r3, [r3, #12]
 80071d8:	2b37      	cmp	r3, #55	; 0x37
 80071da:	d03f      	beq.n	800725c <HAL_UART_RxCpltCallback+0xe0>
		 {
			 //guardado del valor de 4 cifras recibido en el array CCR.
			 CCR[i] = num[0]*1000+num[1]*100+num[2]*10+num[3];
 80071dc:	4b28      	ldr	r3, [pc, #160]	; (8007280 <HAL_UART_RxCpltCallback+0x104>)
 80071de:	6819      	ldr	r1, [r3, #0]
 80071e0:	4b26      	ldr	r3, [pc, #152]	; (800727c <HAL_UART_RxCpltCallback+0x100>)
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80071e8:	fb02 f203 	mul.w	r2, r2, r3
 80071ec:	4b23      	ldr	r3, [pc, #140]	; (800727c <HAL_UART_RxCpltCallback+0x100>)
 80071ee:	685b      	ldr	r3, [r3, #4]
 80071f0:	2064      	movs	r0, #100	; 0x64
 80071f2:	fb00 f303 	mul.w	r3, r0, r3
 80071f6:	18d0      	adds	r0, r2, r3
 80071f8:	4b20      	ldr	r3, [pc, #128]	; (800727c <HAL_UART_RxCpltCallback+0x100>)
 80071fa:	689a      	ldr	r2, [r3, #8]
 80071fc:	4613      	mov	r3, r2
 80071fe:	009b      	lsls	r3, r3, #2
 8007200:	4413      	add	r3, r2
 8007202:	005b      	lsls	r3, r3, #1
 8007204:	18c2      	adds	r2, r0, r3
 8007206:	4b1d      	ldr	r3, [pc, #116]	; (800727c <HAL_UART_RxCpltCallback+0x100>)
 8007208:	68db      	ldr	r3, [r3, #12]
 800720a:	4413      	add	r3, r2
 800720c:	4a1d      	ldr	r2, [pc, #116]	; (8007284 <HAL_UART_RxCpltCallback+0x108>)
 800720e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

			 //envio de vuelta del dato recibido a travs de UART.
		 	 sprintf(msg, "boton %d: %d\n\r", (i+1), CCR[i]);
 8007212:	4b1b      	ldr	r3, [pc, #108]	; (8007280 <HAL_UART_RxCpltCallback+0x104>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	1c59      	adds	r1, r3, #1
 8007218:	4b19      	ldr	r3, [pc, #100]	; (8007280 <HAL_UART_RxCpltCallback+0x104>)
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	4a19      	ldr	r2, [pc, #100]	; (8007284 <HAL_UART_RxCpltCallback+0x108>)
 800721e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007222:	460a      	mov	r2, r1
 8007224:	4918      	ldr	r1, [pc, #96]	; (8007288 <HAL_UART_RxCpltCallback+0x10c>)
 8007226:	4819      	ldr	r0, [pc, #100]	; (800728c <HAL_UART_RxCpltCallback+0x110>)
 8007228:	f000 ffb4 	bl	8008194 <siprintf>
		 	 HAL_UART_Transmit(&huart2, (uint8_t*) msg, 15, 100);
 800722c:	2364      	movs	r3, #100	; 0x64
 800722e:	220f      	movs	r2, #15
 8007230:	4916      	ldr	r1, [pc, #88]	; (800728c <HAL_UART_RxCpltCallback+0x110>)
 8007232:	4817      	ldr	r0, [pc, #92]	; (8007290 <HAL_UART_RxCpltCallback+0x114>)
 8007234:	f7fe faf8 	bl	8005828 <HAL_UART_Transmit>

		 	 i++;
 8007238:	4b11      	ldr	r3, [pc, #68]	; (8007280 <HAL_UART_RxCpltCallback+0x104>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	3301      	adds	r3, #1
 800723e:	4a10      	ldr	r2, [pc, #64]	; (8007280 <HAL_UART_RxCpltCallback+0x104>)
 8007240:	6013      	str	r3, [r2, #0]

		 	 //encendido del timer y ADC del potencimetro una vez que CCR est cargado.
		 	 if(i == 4){
 8007242:	4b0f      	ldr	r3, [pc, #60]	; (8007280 <HAL_UART_RxCpltCallback+0x104>)
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	2b04      	cmp	r3, #4
 8007248:	d108      	bne.n	800725c <HAL_UART_RxCpltCallback+0xe0>
			 	 i = 0;
 800724a:	4b0d      	ldr	r3, [pc, #52]	; (8007280 <HAL_UART_RxCpltCallback+0x104>)
 800724c:	2200      	movs	r2, #0
 800724e:	601a      	str	r2, [r3, #0]

			 	 HAL_TIM_Base_Start_IT(&htim3);
 8007250:	4810      	ldr	r0, [pc, #64]	; (8007294 <HAL_UART_RxCpltCallback+0x118>)
 8007252:	f7fd fa1f 	bl	8004694 <HAL_TIM_Base_Start_IT>
			 	 HAL_ADC_Start_IT(&hadc1);
 8007256:	4810      	ldr	r0, [pc, #64]	; (8007298 <HAL_UART_RxCpltCallback+0x11c>)
 8007258:	f7fa fbba 	bl	80019d0 <HAL_ADC_Start_IT>
		 	 }
		 }
 	 }
 }
 HAL_UART_Receive_IT(&huart2, &rData, 1);
 800725c:	2201      	movs	r2, #1
 800725e:	4906      	ldr	r1, [pc, #24]	; (8007278 <HAL_UART_RxCpltCallback+0xfc>)
 8007260:	480b      	ldr	r0, [pc, #44]	; (8007290 <HAL_UART_RxCpltCallback+0x114>)
 8007262:	f7fe fb75 	bl	8005950 <HAL_UART_Receive_IT>
}
 8007266:	bf00      	nop
 8007268:	370c      	adds	r7, #12
 800726a:	46bd      	mov	sp, r7
 800726c:	bd90      	pop	{r4, r7, pc}
 800726e:	bf00      	nop
 8007270:	40004400 	.word	0x40004400
 8007274:	20000220 	.word	0x20000220
 8007278:	2000032c 	.word	0x2000032c
 800727c:	20000340 	.word	0x20000340
 8007280:	2000021c 	.word	0x2000021c
 8007284:	20000330 	.word	0x20000330
 8007288:	080099bc 	.word	0x080099bc
 800728c:	20000224 	.word	0x20000224
 8007290:	200003d0 	.word	0x200003d0
 8007294:	20000350 	.word	0x20000350
 8007298:	200002c8 	.word	0x200002c8

0800729c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800729c:	b480      	push	{r7}
 800729e:	b083      	sub	sp, #12
 80072a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80072a2:	4a0f      	ldr	r2, [pc, #60]	; (80072e0 <HAL_MspInit+0x44>)
 80072a4:	4b0e      	ldr	r3, [pc, #56]	; (80072e0 <HAL_MspInit+0x44>)
 80072a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80072a8:	f043 0301 	orr.w	r3, r3, #1
 80072ac:	6613      	str	r3, [r2, #96]	; 0x60
 80072ae:	4b0c      	ldr	r3, [pc, #48]	; (80072e0 <HAL_MspInit+0x44>)
 80072b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80072b2:	f003 0301 	and.w	r3, r3, #1
 80072b6:	607b      	str	r3, [r7, #4]
 80072b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80072ba:	4a09      	ldr	r2, [pc, #36]	; (80072e0 <HAL_MspInit+0x44>)
 80072bc:	4b08      	ldr	r3, [pc, #32]	; (80072e0 <HAL_MspInit+0x44>)
 80072be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80072c4:	6593      	str	r3, [r2, #88]	; 0x58
 80072c6:	4b06      	ldr	r3, [pc, #24]	; (80072e0 <HAL_MspInit+0x44>)
 80072c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80072ce:	603b      	str	r3, [r7, #0]
 80072d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80072d2:	bf00      	nop
 80072d4:	370c      	adds	r7, #12
 80072d6:	46bd      	mov	sp, r7
 80072d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072dc:	4770      	bx	lr
 80072de:	bf00      	nop
 80072e0:	40021000 	.word	0x40021000

080072e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80072e4:	b480      	push	{r7}
 80072e6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80072e8:	bf00      	nop
 80072ea:	46bd      	mov	sp, r7
 80072ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f0:	4770      	bx	lr

080072f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80072f2:	b480      	push	{r7}
 80072f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80072f6:	e7fe      	b.n	80072f6 <HardFault_Handler+0x4>

080072f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80072f8:	b480      	push	{r7}
 80072fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80072fc:	e7fe      	b.n	80072fc <MemManage_Handler+0x4>

080072fe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80072fe:	b480      	push	{r7}
 8007300:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007302:	e7fe      	b.n	8007302 <BusFault_Handler+0x4>

08007304 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007304:	b480      	push	{r7}
 8007306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007308:	e7fe      	b.n	8007308 <UsageFault_Handler+0x4>

0800730a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800730a:	b480      	push	{r7}
 800730c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800730e:	bf00      	nop
 8007310:	46bd      	mov	sp, r7
 8007312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007316:	4770      	bx	lr

08007318 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007318:	b480      	push	{r7}
 800731a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800731c:	bf00      	nop
 800731e:	46bd      	mov	sp, r7
 8007320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007324:	4770      	bx	lr

08007326 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007326:	b480      	push	{r7}
 8007328:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800732a:	bf00      	nop
 800732c:	46bd      	mov	sp, r7
 800732e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007332:	4770      	bx	lr

08007334 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007338:	f7f9 fe64 	bl	8001004 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800733c:	bf00      	nop
 800733e:	bd80      	pop	{r7, pc}

08007340 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8007340:	b580      	push	{r7, lr}
 8007342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8007344:	2010      	movs	r0, #16
 8007346:	f7fb fe99 	bl	800307c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800734a:	bf00      	nop
 800734c:	bd80      	pop	{r7, pc}
	...

08007350 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8007354:	4803      	ldr	r0, [pc, #12]	; (8007364 <ADC1_2_IRQHandler+0x14>)
 8007356:	f7fa fc79 	bl	8001c4c <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 800735a:	4803      	ldr	r0, [pc, #12]	; (8007368 <ADC1_2_IRQHandler+0x18>)
 800735c:	f7fa fc76 	bl	8001c4c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8007360:	bf00      	nop
 8007362:	bd80      	pop	{r7, pc}
 8007364:	200002c8 	.word	0x200002c8
 8007368:	20000264 	.word	0x20000264

0800736c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800736c:	b580      	push	{r7, lr}
 800736e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8007370:	2020      	movs	r0, #32
 8007372:	f7fb fe83 	bl	800307c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8007376:	2040      	movs	r0, #64	; 0x40
 8007378:	f7fb fe80 	bl	800307c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 800737c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8007380:	f7fb fe7c 	bl	800307c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8007384:	bf00      	nop
 8007386:	bd80      	pop	{r7, pc}

08007388 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8007388:	b580      	push	{r7, lr}
 800738a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800738c:	4802      	ldr	r0, [pc, #8]	; (8007398 <TIM2_IRQHandler+0x10>)
 800738e:	f7fd fa39 	bl	8004804 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8007392:	bf00      	nop
 8007394:	bd80      	pop	{r7, pc}
 8007396:	bf00      	nop
 8007398:	20000390 	.word	0x20000390

0800739c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800739c:	b580      	push	{r7, lr}
 800739e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80073a0:	4802      	ldr	r0, [pc, #8]	; (80073ac <TIM3_IRQHandler+0x10>)
 80073a2:	f7fd fa2f 	bl	8004804 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80073a6:	bf00      	nop
 80073a8:	bd80      	pop	{r7, pc}
 80073aa:	bf00      	nop
 80073ac:	20000350 	.word	0x20000350

080073b0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80073b4:	4802      	ldr	r0, [pc, #8]	; (80073c0 <USART2_IRQHandler+0x10>)
 80073b6:	f7fe fb6d 	bl	8005a94 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80073ba:	bf00      	nop
 80073bc:	bd80      	pop	{r7, pc}
 80073be:	bf00      	nop
 80073c0:	200003d0 	.word	0x200003d0

080073c4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80073c8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80073cc:	f7fb fe56 	bl	800307c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80073d0:	bf00      	nop
 80073d2:	bd80      	pop	{r7, pc}

080073d4 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b084      	sub	sp, #16
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80073dc:	4b11      	ldr	r3, [pc, #68]	; (8007424 <_sbrk+0x50>)
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d102      	bne.n	80073ea <_sbrk+0x16>
		heap_end = &end;
 80073e4:	4b0f      	ldr	r3, [pc, #60]	; (8007424 <_sbrk+0x50>)
 80073e6:	4a10      	ldr	r2, [pc, #64]	; (8007428 <_sbrk+0x54>)
 80073e8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80073ea:	4b0e      	ldr	r3, [pc, #56]	; (8007424 <_sbrk+0x50>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80073f0:	4b0c      	ldr	r3, [pc, #48]	; (8007424 <_sbrk+0x50>)
 80073f2:	681a      	ldr	r2, [r3, #0]
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	4413      	add	r3, r2
 80073f8:	466a      	mov	r2, sp
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d907      	bls.n	800740e <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80073fe:	f000 fa2b 	bl	8007858 <__errno>
 8007402:	4602      	mov	r2, r0
 8007404:	230c      	movs	r3, #12
 8007406:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8007408:	f04f 33ff 	mov.w	r3, #4294967295
 800740c:	e006      	b.n	800741c <_sbrk+0x48>
	}

	heap_end += incr;
 800740e:	4b05      	ldr	r3, [pc, #20]	; (8007424 <_sbrk+0x50>)
 8007410:	681a      	ldr	r2, [r3, #0]
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	4413      	add	r3, r2
 8007416:	4a03      	ldr	r2, [pc, #12]	; (8007424 <_sbrk+0x50>)
 8007418:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800741a:	68fb      	ldr	r3, [r7, #12]
}
 800741c:	4618      	mov	r0, r3
 800741e:	3710      	adds	r7, #16
 8007420:	46bd      	mov	sp, r7
 8007422:	bd80      	pop	{r7, pc}
 8007424:	20000254 	.word	0x20000254
 8007428:	20000454 	.word	0x20000454

0800742c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800742c:	b480      	push	{r7}
 800742e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007430:	4a17      	ldr	r2, [pc, #92]	; (8007490 <SystemInit+0x64>)
 8007432:	4b17      	ldr	r3, [pc, #92]	; (8007490 <SystemInit+0x64>)
 8007434:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007438:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800743c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8007440:	4a14      	ldr	r2, [pc, #80]	; (8007494 <SystemInit+0x68>)
 8007442:	4b14      	ldr	r3, [pc, #80]	; (8007494 <SystemInit+0x68>)
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f043 0301 	orr.w	r3, r3, #1
 800744a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800744c:	4b11      	ldr	r3, [pc, #68]	; (8007494 <SystemInit+0x68>)
 800744e:	2200      	movs	r2, #0
 8007450:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8007452:	4a10      	ldr	r2, [pc, #64]	; (8007494 <SystemInit+0x68>)
 8007454:	4b0f      	ldr	r3, [pc, #60]	; (8007494 <SystemInit+0x68>)
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800745c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8007460:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8007462:	4b0c      	ldr	r3, [pc, #48]	; (8007494 <SystemInit+0x68>)
 8007464:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007468:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800746a:	4a0a      	ldr	r2, [pc, #40]	; (8007494 <SystemInit+0x68>)
 800746c:	4b09      	ldr	r3, [pc, #36]	; (8007494 <SystemInit+0x68>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007474:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8007476:	4b07      	ldr	r3, [pc, #28]	; (8007494 <SystemInit+0x68>)
 8007478:	2200      	movs	r2, #0
 800747a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800747c:	4b04      	ldr	r3, [pc, #16]	; (8007490 <SystemInit+0x64>)
 800747e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007482:	609a      	str	r2, [r3, #8]
#endif
}
 8007484:	bf00      	nop
 8007486:	46bd      	mov	sp, r7
 8007488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748c:	4770      	bx	lr
 800748e:	bf00      	nop
 8007490:	e000ed00 	.word	0xe000ed00
 8007494:	40021000 	.word	0x40021000

08007498 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8007498:	b580      	push	{r7, lr}
 800749a:	b08e      	sub	sp, #56	; 0x38
 800749c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800749e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80074a2:	2200      	movs	r2, #0
 80074a4:	601a      	str	r2, [r3, #0]
 80074a6:	605a      	str	r2, [r3, #4]
 80074a8:	609a      	str	r2, [r3, #8]
 80074aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80074ac:	f107 031c 	add.w	r3, r7, #28
 80074b0:	2200      	movs	r2, #0
 80074b2:	601a      	str	r2, [r3, #0]
 80074b4:	605a      	str	r2, [r3, #4]
 80074b6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80074b8:	463b      	mov	r3, r7
 80074ba:	2200      	movs	r2, #0
 80074bc:	601a      	str	r2, [r3, #0]
 80074be:	605a      	str	r2, [r3, #4]
 80074c0:	609a      	str	r2, [r3, #8]
 80074c2:	60da      	str	r2, [r3, #12]
 80074c4:	611a      	str	r2, [r3, #16]
 80074c6:	615a      	str	r2, [r3, #20]
 80074c8:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 80074ca:	4b2e      	ldr	r3, [pc, #184]	; (8007584 <MX_TIM2_Init+0xec>)
 80074cc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80074d0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 655;
 80074d2:	4b2c      	ldr	r3, [pc, #176]	; (8007584 <MX_TIM2_Init+0xec>)
 80074d4:	f240 228f 	movw	r2, #655	; 0x28f
 80074d8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80074da:	4b2a      	ldr	r3, [pc, #168]	; (8007584 <MX_TIM2_Init+0xec>)
 80074dc:	2200      	movs	r2, #0
 80074de:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1980;
 80074e0:	4b28      	ldr	r3, [pc, #160]	; (8007584 <MX_TIM2_Init+0xec>)
 80074e2:	f240 72bc 	movw	r2, #1980	; 0x7bc
 80074e6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80074e8:	4b26      	ldr	r3, [pc, #152]	; (8007584 <MX_TIM2_Init+0xec>)
 80074ea:	2200      	movs	r2, #0
 80074ec:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80074ee:	4b25      	ldr	r3, [pc, #148]	; (8007584 <MX_TIM2_Init+0xec>)
 80074f0:	2200      	movs	r2, #0
 80074f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80074f4:	4823      	ldr	r0, [pc, #140]	; (8007584 <MX_TIM2_Init+0xec>)
 80074f6:	f7fd f8a1 	bl	800463c <HAL_TIM_Base_Init>
 80074fa:	4603      	mov	r3, r0
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d001      	beq.n	8007504 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 8007500:	f7ff fd5e 	bl	8006fc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007504:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007508:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800750a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800750e:	4619      	mov	r1, r3
 8007510:	481c      	ldr	r0, [pc, #112]	; (8007584 <MX_TIM2_Init+0xec>)
 8007512:	f7fd fbaf 	bl	8004c74 <HAL_TIM_ConfigClockSource>
 8007516:	4603      	mov	r3, r0
 8007518:	2b00      	cmp	r3, #0
 800751a:	d001      	beq.n	8007520 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 800751c:	f7ff fd50 	bl	8006fc0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8007520:	4818      	ldr	r0, [pc, #96]	; (8007584 <MX_TIM2_Init+0xec>)
 8007522:	f7fd f8e1 	bl	80046e8 <HAL_TIM_PWM_Init>
 8007526:	4603      	mov	r3, r0
 8007528:	2b00      	cmp	r3, #0
 800752a:	d001      	beq.n	8007530 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 800752c:	f7ff fd48 	bl	8006fc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007530:	2300      	movs	r3, #0
 8007532:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007534:	2300      	movs	r3, #0
 8007536:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8007538:	f107 031c 	add.w	r3, r7, #28
 800753c:	4619      	mov	r1, r3
 800753e:	4811      	ldr	r0, [pc, #68]	; (8007584 <MX_TIM2_Init+0xec>)
 8007540:	f7fe f8aa 	bl	8005698 <HAL_TIMEx_MasterConfigSynchronization>
 8007544:	4603      	mov	r3, r0
 8007546:	2b00      	cmp	r3, #0
 8007548:	d001      	beq.n	800754e <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 800754a:	f7ff fd39 	bl	8006fc0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800754e:	2360      	movs	r3, #96	; 0x60
 8007550:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8007552:	2300      	movs	r3, #0
 8007554:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007556:	2300      	movs	r3, #0
 8007558:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800755a:	2300      	movs	r3, #0
 800755c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800755e:	463b      	mov	r3, r7
 8007560:	2200      	movs	r2, #0
 8007562:	4619      	mov	r1, r3
 8007564:	4807      	ldr	r0, [pc, #28]	; (8007584 <MX_TIM2_Init+0xec>)
 8007566:	f7fd fa6d 	bl	8004a44 <HAL_TIM_PWM_ConfigChannel>
 800756a:	4603      	mov	r3, r0
 800756c:	2b00      	cmp	r3, #0
 800756e:	d001      	beq.n	8007574 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8007570:	f7ff fd26 	bl	8006fc0 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 8007574:	4803      	ldr	r0, [pc, #12]	; (8007584 <MX_TIM2_Init+0xec>)
 8007576:	f000 f897 	bl	80076a8 <HAL_TIM_MspPostInit>

}
 800757a:	bf00      	nop
 800757c:	3738      	adds	r7, #56	; 0x38
 800757e:	46bd      	mov	sp, r7
 8007580:	bd80      	pop	{r7, pc}
 8007582:	bf00      	nop
 8007584:	20000390 	.word	0x20000390

08007588 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b088      	sub	sp, #32
 800758c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800758e:	f107 0310 	add.w	r3, r7, #16
 8007592:	2200      	movs	r2, #0
 8007594:	601a      	str	r2, [r3, #0]
 8007596:	605a      	str	r2, [r3, #4]
 8007598:	609a      	str	r2, [r3, #8]
 800759a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800759c:	1d3b      	adds	r3, r7, #4
 800759e:	2200      	movs	r2, #0
 80075a0:	601a      	str	r2, [r3, #0]
 80075a2:	605a      	str	r2, [r3, #4]
 80075a4:	609a      	str	r2, [r3, #8]

  htim3.Instance = TIM3;
 80075a6:	4b1e      	ldr	r3, [pc, #120]	; (8007620 <MX_TIM3_Init+0x98>)
 80075a8:	4a1e      	ldr	r2, [pc, #120]	; (8007624 <MX_TIM3_Init+0x9c>)
 80075aa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 39999;
 80075ac:	4b1c      	ldr	r3, [pc, #112]	; (8007620 <MX_TIM3_Init+0x98>)
 80075ae:	f649 423f 	movw	r2, #39999	; 0x9c3f
 80075b2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80075b4:	4b1a      	ldr	r3, [pc, #104]	; (8007620 <MX_TIM3_Init+0x98>)
 80075b6:	2200      	movs	r2, #0
 80075b8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4000;
 80075ba:	4b19      	ldr	r3, [pc, #100]	; (8007620 <MX_TIM3_Init+0x98>)
 80075bc:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80075c0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80075c2:	4b17      	ldr	r3, [pc, #92]	; (8007620 <MX_TIM3_Init+0x98>)
 80075c4:	2200      	movs	r2, #0
 80075c6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80075c8:	4b15      	ldr	r3, [pc, #84]	; (8007620 <MX_TIM3_Init+0x98>)
 80075ca:	2200      	movs	r2, #0
 80075cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80075ce:	4814      	ldr	r0, [pc, #80]	; (8007620 <MX_TIM3_Init+0x98>)
 80075d0:	f7fd f834 	bl	800463c <HAL_TIM_Base_Init>
 80075d4:	4603      	mov	r3, r0
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d001      	beq.n	80075de <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 80075da:	f7ff fcf1 	bl	8006fc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80075de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80075e2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80075e4:	f107 0310 	add.w	r3, r7, #16
 80075e8:	4619      	mov	r1, r3
 80075ea:	480d      	ldr	r0, [pc, #52]	; (8007620 <MX_TIM3_Init+0x98>)
 80075ec:	f7fd fb42 	bl	8004c74 <HAL_TIM_ConfigClockSource>
 80075f0:	4603      	mov	r3, r0
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d001      	beq.n	80075fa <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 80075f6:	f7ff fce3 	bl	8006fc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80075fa:	2300      	movs	r3, #0
 80075fc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80075fe:	2300      	movs	r3, #0
 8007600:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8007602:	1d3b      	adds	r3, r7, #4
 8007604:	4619      	mov	r1, r3
 8007606:	4806      	ldr	r0, [pc, #24]	; (8007620 <MX_TIM3_Init+0x98>)
 8007608:	f7fe f846 	bl	8005698 <HAL_TIMEx_MasterConfigSynchronization>
 800760c:	4603      	mov	r3, r0
 800760e:	2b00      	cmp	r3, #0
 8007610:	d001      	beq.n	8007616 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8007612:	f7ff fcd5 	bl	8006fc0 <Error_Handler>
  }

}
 8007616:	bf00      	nop
 8007618:	3720      	adds	r7, #32
 800761a:	46bd      	mov	sp, r7
 800761c:	bd80      	pop	{r7, pc}
 800761e:	bf00      	nop
 8007620:	20000350 	.word	0x20000350
 8007624:	40000400 	.word	0x40000400

08007628 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b084      	sub	sp, #16
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007638:	d114      	bne.n	8007664 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800763a:	4a19      	ldr	r2, [pc, #100]	; (80076a0 <HAL_TIM_Base_MspInit+0x78>)
 800763c:	4b18      	ldr	r3, [pc, #96]	; (80076a0 <HAL_TIM_Base_MspInit+0x78>)
 800763e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007640:	f043 0301 	orr.w	r3, r3, #1
 8007644:	6593      	str	r3, [r2, #88]	; 0x58
 8007646:	4b16      	ldr	r3, [pc, #88]	; (80076a0 <HAL_TIM_Base_MspInit+0x78>)
 8007648:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800764a:	f003 0301 	and.w	r3, r3, #1
 800764e:	60fb      	str	r3, [r7, #12]
 8007650:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8007652:	2200      	movs	r2, #0
 8007654:	2100      	movs	r1, #0
 8007656:	201c      	movs	r0, #28
 8007658:	f7fb fac1 	bl	8002bde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800765c:	201c      	movs	r0, #28
 800765e:	f7fb fada 	bl	8002c16 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8007662:	e018      	b.n	8007696 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM3)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	4a0e      	ldr	r2, [pc, #56]	; (80076a4 <HAL_TIM_Base_MspInit+0x7c>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d113      	bne.n	8007696 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800766e:	4a0c      	ldr	r2, [pc, #48]	; (80076a0 <HAL_TIM_Base_MspInit+0x78>)
 8007670:	4b0b      	ldr	r3, [pc, #44]	; (80076a0 <HAL_TIM_Base_MspInit+0x78>)
 8007672:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007674:	f043 0302 	orr.w	r3, r3, #2
 8007678:	6593      	str	r3, [r2, #88]	; 0x58
 800767a:	4b09      	ldr	r3, [pc, #36]	; (80076a0 <HAL_TIM_Base_MspInit+0x78>)
 800767c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800767e:	f003 0302 	and.w	r3, r3, #2
 8007682:	60bb      	str	r3, [r7, #8]
 8007684:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8007686:	2200      	movs	r2, #0
 8007688:	2100      	movs	r1, #0
 800768a:	201d      	movs	r0, #29
 800768c:	f7fb faa7 	bl	8002bde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8007690:	201d      	movs	r0, #29
 8007692:	f7fb fac0 	bl	8002c16 <HAL_NVIC_EnableIRQ>
}
 8007696:	bf00      	nop
 8007698:	3710      	adds	r7, #16
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}
 800769e:	bf00      	nop
 80076a0:	40021000 	.word	0x40021000
 80076a4:	40000400 	.word	0x40000400

080076a8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b088      	sub	sp, #32
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80076b0:	f107 030c 	add.w	r3, r7, #12
 80076b4:	2200      	movs	r2, #0
 80076b6:	601a      	str	r2, [r3, #0]
 80076b8:	605a      	str	r2, [r3, #4]
 80076ba:	609a      	str	r2, [r3, #8]
 80076bc:	60da      	str	r2, [r3, #12]
 80076be:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076c8:	d11c      	bne.n	8007704 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80076ca:	4a10      	ldr	r2, [pc, #64]	; (800770c <HAL_TIM_MspPostInit+0x64>)
 80076cc:	4b0f      	ldr	r3, [pc, #60]	; (800770c <HAL_TIM_MspPostInit+0x64>)
 80076ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80076d0:	f043 0301 	orr.w	r3, r3, #1
 80076d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80076d6:	4b0d      	ldr	r3, [pc, #52]	; (800770c <HAL_TIM_MspPostInit+0x64>)
 80076d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80076da:	f003 0301 	and.w	r3, r3, #1
 80076de:	60bb      	str	r3, [r7, #8]
 80076e0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration    
    PA0     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80076e2:	2301      	movs	r3, #1
 80076e4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80076e6:	2302      	movs	r3, #2
 80076e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80076ea:	2300      	movs	r3, #0
 80076ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80076ee:	2300      	movs	r3, #0
 80076f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80076f2:	2301      	movs	r3, #1
 80076f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80076f6:	f107 030c 	add.w	r3, r7, #12
 80076fa:	4619      	mov	r1, r3
 80076fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007700:	f7fb fae4 	bl	8002ccc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8007704:	bf00      	nop
 8007706:	3720      	adds	r7, #32
 8007708:	46bd      	mov	sp, r7
 800770a:	bd80      	pop	{r7, pc}
 800770c:	40021000 	.word	0x40021000

08007710 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8007710:	b580      	push	{r7, lr}
 8007712:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8007714:	4b14      	ldr	r3, [pc, #80]	; (8007768 <MX_USART2_UART_Init+0x58>)
 8007716:	4a15      	ldr	r2, [pc, #84]	; (800776c <MX_USART2_UART_Init+0x5c>)
 8007718:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800771a:	4b13      	ldr	r3, [pc, #76]	; (8007768 <MX_USART2_UART_Init+0x58>)
 800771c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8007720:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8007722:	4b11      	ldr	r3, [pc, #68]	; (8007768 <MX_USART2_UART_Init+0x58>)
 8007724:	2200      	movs	r2, #0
 8007726:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8007728:	4b0f      	ldr	r3, [pc, #60]	; (8007768 <MX_USART2_UART_Init+0x58>)
 800772a:	2200      	movs	r2, #0
 800772c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800772e:	4b0e      	ldr	r3, [pc, #56]	; (8007768 <MX_USART2_UART_Init+0x58>)
 8007730:	2200      	movs	r2, #0
 8007732:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8007734:	4b0c      	ldr	r3, [pc, #48]	; (8007768 <MX_USART2_UART_Init+0x58>)
 8007736:	220c      	movs	r2, #12
 8007738:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800773a:	4b0b      	ldr	r3, [pc, #44]	; (8007768 <MX_USART2_UART_Init+0x58>)
 800773c:	2200      	movs	r2, #0
 800773e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8007740:	4b09      	ldr	r3, [pc, #36]	; (8007768 <MX_USART2_UART_Init+0x58>)
 8007742:	2200      	movs	r2, #0
 8007744:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8007746:	4b08      	ldr	r3, [pc, #32]	; (8007768 <MX_USART2_UART_Init+0x58>)
 8007748:	2200      	movs	r2, #0
 800774a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800774c:	4b06      	ldr	r3, [pc, #24]	; (8007768 <MX_USART2_UART_Init+0x58>)
 800774e:	2200      	movs	r2, #0
 8007750:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8007752:	4805      	ldr	r0, [pc, #20]	; (8007768 <MX_USART2_UART_Init+0x58>)
 8007754:	f7fe f81a 	bl	800578c <HAL_UART_Init>
 8007758:	4603      	mov	r3, r0
 800775a:	2b00      	cmp	r3, #0
 800775c:	d001      	beq.n	8007762 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800775e:	f7ff fc2f 	bl	8006fc0 <Error_Handler>
  }

}
 8007762:	bf00      	nop
 8007764:	bd80      	pop	{r7, pc}
 8007766:	bf00      	nop
 8007768:	200003d0 	.word	0x200003d0
 800776c:	40004400 	.word	0x40004400

08007770 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8007770:	b580      	push	{r7, lr}
 8007772:	b08a      	sub	sp, #40	; 0x28
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007778:	f107 0314 	add.w	r3, r7, #20
 800777c:	2200      	movs	r2, #0
 800777e:	601a      	str	r2, [r3, #0]
 8007780:	605a      	str	r2, [r3, #4]
 8007782:	609a      	str	r2, [r3, #8]
 8007784:	60da      	str	r2, [r3, #12]
 8007786:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	4a1b      	ldr	r2, [pc, #108]	; (80077fc <HAL_UART_MspInit+0x8c>)
 800778e:	4293      	cmp	r3, r2
 8007790:	d130      	bne.n	80077f4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8007792:	4a1b      	ldr	r2, [pc, #108]	; (8007800 <HAL_UART_MspInit+0x90>)
 8007794:	4b1a      	ldr	r3, [pc, #104]	; (8007800 <HAL_UART_MspInit+0x90>)
 8007796:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007798:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800779c:	6593      	str	r3, [r2, #88]	; 0x58
 800779e:	4b18      	ldr	r3, [pc, #96]	; (8007800 <HAL_UART_MspInit+0x90>)
 80077a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077a6:	613b      	str	r3, [r7, #16]
 80077a8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80077aa:	4a15      	ldr	r2, [pc, #84]	; (8007800 <HAL_UART_MspInit+0x90>)
 80077ac:	4b14      	ldr	r3, [pc, #80]	; (8007800 <HAL_UART_MspInit+0x90>)
 80077ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80077b0:	f043 0301 	orr.w	r3, r3, #1
 80077b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80077b6:	4b12      	ldr	r3, [pc, #72]	; (8007800 <HAL_UART_MspInit+0x90>)
 80077b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80077ba:	f003 0301 	and.w	r3, r3, #1
 80077be:	60fb      	str	r3, [r7, #12]
 80077c0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80077c2:	230c      	movs	r3, #12
 80077c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80077c6:	2302      	movs	r3, #2
 80077c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077ca:	2300      	movs	r3, #0
 80077cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80077ce:	2303      	movs	r3, #3
 80077d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80077d2:	2307      	movs	r3, #7
 80077d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80077d6:	f107 0314 	add.w	r3, r7, #20
 80077da:	4619      	mov	r1, r3
 80077dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80077e0:	f7fb fa74 	bl	8002ccc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80077e4:	2200      	movs	r2, #0
 80077e6:	2100      	movs	r1, #0
 80077e8:	2026      	movs	r0, #38	; 0x26
 80077ea:	f7fb f9f8 	bl	8002bde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80077ee:	2026      	movs	r0, #38	; 0x26
 80077f0:	f7fb fa11 	bl	8002c16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80077f4:	bf00      	nop
 80077f6:	3728      	adds	r7, #40	; 0x28
 80077f8:	46bd      	mov	sp, r7
 80077fa:	bd80      	pop	{r7, pc}
 80077fc:	40004400 	.word	0x40004400
 8007800:	40021000 	.word	0x40021000

08007804 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8007804:	f8df d034 	ldr.w	sp, [pc, #52]	; 800783c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8007808:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800780a:	e003      	b.n	8007814 <LoopCopyDataInit>

0800780c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800780c:	4b0c      	ldr	r3, [pc, #48]	; (8007840 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800780e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8007810:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8007812:	3104      	adds	r1, #4

08007814 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8007814:	480b      	ldr	r0, [pc, #44]	; (8007844 <LoopForever+0xa>)
	ldr	r3, =_edata
 8007816:	4b0c      	ldr	r3, [pc, #48]	; (8007848 <LoopForever+0xe>)
	adds	r2, r0, r1
 8007818:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800781a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800781c:	d3f6      	bcc.n	800780c <CopyDataInit>
	ldr	r2, =_sbss
 800781e:	4a0b      	ldr	r2, [pc, #44]	; (800784c <LoopForever+0x12>)
	b	LoopFillZerobss
 8007820:	e002      	b.n	8007828 <LoopFillZerobss>

08007822 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8007822:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8007824:	f842 3b04 	str.w	r3, [r2], #4

08007828 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8007828:	4b09      	ldr	r3, [pc, #36]	; (8007850 <LoopForever+0x16>)
	cmp	r2, r3
 800782a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800782c:	d3f9      	bcc.n	8007822 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800782e:	f7ff fdfd 	bl	800742c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007832:	f000 f817 	bl	8007864 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8007836:	f7ff fb13 	bl	8006e60 <main>

0800783a <LoopForever>:

LoopForever:
    b LoopForever
 800783a:	e7fe      	b.n	800783a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800783c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8007840:	08009c80 	.word	0x08009c80
	ldr	r0, =_sdata
 8007844:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8007848:	200001fc 	.word	0x200001fc
	ldr	r2, =_sbss
 800784c:	200001fc 	.word	0x200001fc
	ldr	r3, = _ebss
 8007850:	20000454 	.word	0x20000454

08007854 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007854:	e7fe      	b.n	8007854 <ADC3_IRQHandler>
	...

08007858 <__errno>:
 8007858:	4b01      	ldr	r3, [pc, #4]	; (8007860 <__errno+0x8>)
 800785a:	6818      	ldr	r0, [r3, #0]
 800785c:	4770      	bx	lr
 800785e:	bf00      	nop
 8007860:	2000002c 	.word	0x2000002c

08007864 <__libc_init_array>:
 8007864:	b570      	push	{r4, r5, r6, lr}
 8007866:	4e0d      	ldr	r6, [pc, #52]	; (800789c <__libc_init_array+0x38>)
 8007868:	4c0d      	ldr	r4, [pc, #52]	; (80078a0 <__libc_init_array+0x3c>)
 800786a:	1ba4      	subs	r4, r4, r6
 800786c:	10a4      	asrs	r4, r4, #2
 800786e:	2500      	movs	r5, #0
 8007870:	42a5      	cmp	r5, r4
 8007872:	d109      	bne.n	8007888 <__libc_init_array+0x24>
 8007874:	4e0b      	ldr	r6, [pc, #44]	; (80078a4 <__libc_init_array+0x40>)
 8007876:	4c0c      	ldr	r4, [pc, #48]	; (80078a8 <__libc_init_array+0x44>)
 8007878:	f002 f882 	bl	8009980 <_init>
 800787c:	1ba4      	subs	r4, r4, r6
 800787e:	10a4      	asrs	r4, r4, #2
 8007880:	2500      	movs	r5, #0
 8007882:	42a5      	cmp	r5, r4
 8007884:	d105      	bne.n	8007892 <__libc_init_array+0x2e>
 8007886:	bd70      	pop	{r4, r5, r6, pc}
 8007888:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800788c:	4798      	blx	r3
 800788e:	3501      	adds	r5, #1
 8007890:	e7ee      	b.n	8007870 <__libc_init_array+0xc>
 8007892:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007896:	4798      	blx	r3
 8007898:	3501      	adds	r5, #1
 800789a:	e7f2      	b.n	8007882 <__libc_init_array+0x1e>
 800789c:	08009c78 	.word	0x08009c78
 80078a0:	08009c78 	.word	0x08009c78
 80078a4:	08009c78 	.word	0x08009c78
 80078a8:	08009c7c 	.word	0x08009c7c

080078ac <memset>:
 80078ac:	4402      	add	r2, r0
 80078ae:	4603      	mov	r3, r0
 80078b0:	4293      	cmp	r3, r2
 80078b2:	d100      	bne.n	80078b6 <memset+0xa>
 80078b4:	4770      	bx	lr
 80078b6:	f803 1b01 	strb.w	r1, [r3], #1
 80078ba:	e7f9      	b.n	80078b0 <memset+0x4>

080078bc <__cvt>:
 80078bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80078c0:	ec55 4b10 	vmov	r4, r5, d0
 80078c4:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80078c6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80078ca:	2d00      	cmp	r5, #0
 80078cc:	460e      	mov	r6, r1
 80078ce:	4691      	mov	r9, r2
 80078d0:	4619      	mov	r1, r3
 80078d2:	bfb8      	it	lt
 80078d4:	4622      	movlt	r2, r4
 80078d6:	462b      	mov	r3, r5
 80078d8:	f027 0720 	bic.w	r7, r7, #32
 80078dc:	bfbb      	ittet	lt
 80078de:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80078e2:	461d      	movlt	r5, r3
 80078e4:	2300      	movge	r3, #0
 80078e6:	232d      	movlt	r3, #45	; 0x2d
 80078e8:	bfb8      	it	lt
 80078ea:	4614      	movlt	r4, r2
 80078ec:	2f46      	cmp	r7, #70	; 0x46
 80078ee:	700b      	strb	r3, [r1, #0]
 80078f0:	d004      	beq.n	80078fc <__cvt+0x40>
 80078f2:	2f45      	cmp	r7, #69	; 0x45
 80078f4:	d100      	bne.n	80078f8 <__cvt+0x3c>
 80078f6:	3601      	adds	r6, #1
 80078f8:	2102      	movs	r1, #2
 80078fa:	e000      	b.n	80078fe <__cvt+0x42>
 80078fc:	2103      	movs	r1, #3
 80078fe:	ab03      	add	r3, sp, #12
 8007900:	9301      	str	r3, [sp, #4]
 8007902:	ab02      	add	r3, sp, #8
 8007904:	9300      	str	r3, [sp, #0]
 8007906:	4632      	mov	r2, r6
 8007908:	4653      	mov	r3, sl
 800790a:	ec45 4b10 	vmov	d0, r4, r5
 800790e:	f000 fcf3 	bl	80082f8 <_dtoa_r>
 8007912:	2f47      	cmp	r7, #71	; 0x47
 8007914:	4680      	mov	r8, r0
 8007916:	d102      	bne.n	800791e <__cvt+0x62>
 8007918:	f019 0f01 	tst.w	r9, #1
 800791c:	d026      	beq.n	800796c <__cvt+0xb0>
 800791e:	2f46      	cmp	r7, #70	; 0x46
 8007920:	eb08 0906 	add.w	r9, r8, r6
 8007924:	d111      	bne.n	800794a <__cvt+0x8e>
 8007926:	f898 3000 	ldrb.w	r3, [r8]
 800792a:	2b30      	cmp	r3, #48	; 0x30
 800792c:	d10a      	bne.n	8007944 <__cvt+0x88>
 800792e:	2200      	movs	r2, #0
 8007930:	2300      	movs	r3, #0
 8007932:	4620      	mov	r0, r4
 8007934:	4629      	mov	r1, r5
 8007936:	f7f9 f8c3 	bl	8000ac0 <__aeabi_dcmpeq>
 800793a:	b918      	cbnz	r0, 8007944 <__cvt+0x88>
 800793c:	f1c6 0601 	rsb	r6, r6, #1
 8007940:	f8ca 6000 	str.w	r6, [sl]
 8007944:	f8da 3000 	ldr.w	r3, [sl]
 8007948:	4499      	add	r9, r3
 800794a:	2200      	movs	r2, #0
 800794c:	2300      	movs	r3, #0
 800794e:	4620      	mov	r0, r4
 8007950:	4629      	mov	r1, r5
 8007952:	f7f9 f8b5 	bl	8000ac0 <__aeabi_dcmpeq>
 8007956:	b938      	cbnz	r0, 8007968 <__cvt+0xac>
 8007958:	2230      	movs	r2, #48	; 0x30
 800795a:	9b03      	ldr	r3, [sp, #12]
 800795c:	4599      	cmp	r9, r3
 800795e:	d905      	bls.n	800796c <__cvt+0xb0>
 8007960:	1c59      	adds	r1, r3, #1
 8007962:	9103      	str	r1, [sp, #12]
 8007964:	701a      	strb	r2, [r3, #0]
 8007966:	e7f8      	b.n	800795a <__cvt+0x9e>
 8007968:	f8cd 900c 	str.w	r9, [sp, #12]
 800796c:	9b03      	ldr	r3, [sp, #12]
 800796e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007970:	eba3 0308 	sub.w	r3, r3, r8
 8007974:	4640      	mov	r0, r8
 8007976:	6013      	str	r3, [r2, #0]
 8007978:	b004      	add	sp, #16
 800797a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800797e <__exponent>:
 800797e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007980:	4603      	mov	r3, r0
 8007982:	2900      	cmp	r1, #0
 8007984:	bfb8      	it	lt
 8007986:	4249      	neglt	r1, r1
 8007988:	f803 2b02 	strb.w	r2, [r3], #2
 800798c:	bfb4      	ite	lt
 800798e:	222d      	movlt	r2, #45	; 0x2d
 8007990:	222b      	movge	r2, #43	; 0x2b
 8007992:	2909      	cmp	r1, #9
 8007994:	7042      	strb	r2, [r0, #1]
 8007996:	dd20      	ble.n	80079da <__exponent+0x5c>
 8007998:	f10d 0207 	add.w	r2, sp, #7
 800799c:	4617      	mov	r7, r2
 800799e:	260a      	movs	r6, #10
 80079a0:	fb91 f5f6 	sdiv	r5, r1, r6
 80079a4:	fb06 1115 	mls	r1, r6, r5, r1
 80079a8:	3130      	adds	r1, #48	; 0x30
 80079aa:	2d09      	cmp	r5, #9
 80079ac:	f802 1c01 	strb.w	r1, [r2, #-1]
 80079b0:	f102 34ff 	add.w	r4, r2, #4294967295
 80079b4:	4629      	mov	r1, r5
 80079b6:	dc09      	bgt.n	80079cc <__exponent+0x4e>
 80079b8:	3130      	adds	r1, #48	; 0x30
 80079ba:	3a02      	subs	r2, #2
 80079bc:	f804 1c01 	strb.w	r1, [r4, #-1]
 80079c0:	42ba      	cmp	r2, r7
 80079c2:	461c      	mov	r4, r3
 80079c4:	d304      	bcc.n	80079d0 <__exponent+0x52>
 80079c6:	1a20      	subs	r0, r4, r0
 80079c8:	b003      	add	sp, #12
 80079ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80079cc:	4622      	mov	r2, r4
 80079ce:	e7e7      	b.n	80079a0 <__exponent+0x22>
 80079d0:	f812 1b01 	ldrb.w	r1, [r2], #1
 80079d4:	f803 1b01 	strb.w	r1, [r3], #1
 80079d8:	e7f2      	b.n	80079c0 <__exponent+0x42>
 80079da:	2230      	movs	r2, #48	; 0x30
 80079dc:	461c      	mov	r4, r3
 80079de:	4411      	add	r1, r2
 80079e0:	f804 2b02 	strb.w	r2, [r4], #2
 80079e4:	7059      	strb	r1, [r3, #1]
 80079e6:	e7ee      	b.n	80079c6 <__exponent+0x48>

080079e8 <_printf_float>:
 80079e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079ec:	b08d      	sub	sp, #52	; 0x34
 80079ee:	460c      	mov	r4, r1
 80079f0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80079f4:	4616      	mov	r6, r2
 80079f6:	461f      	mov	r7, r3
 80079f8:	4605      	mov	r5, r0
 80079fa:	f001 fa4b 	bl	8008e94 <_localeconv_r>
 80079fe:	6803      	ldr	r3, [r0, #0]
 8007a00:	9304      	str	r3, [sp, #16]
 8007a02:	4618      	mov	r0, r3
 8007a04:	f7f8 fbe4 	bl	80001d0 <strlen>
 8007a08:	2300      	movs	r3, #0
 8007a0a:	930a      	str	r3, [sp, #40]	; 0x28
 8007a0c:	f8d8 3000 	ldr.w	r3, [r8]
 8007a10:	9005      	str	r0, [sp, #20]
 8007a12:	3307      	adds	r3, #7
 8007a14:	f023 0307 	bic.w	r3, r3, #7
 8007a18:	f103 0208 	add.w	r2, r3, #8
 8007a1c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007a20:	f8d4 b000 	ldr.w	fp, [r4]
 8007a24:	f8c8 2000 	str.w	r2, [r8]
 8007a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a2c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007a30:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007a34:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007a38:	9307      	str	r3, [sp, #28]
 8007a3a:	f8cd 8018 	str.w	r8, [sp, #24]
 8007a3e:	f04f 32ff 	mov.w	r2, #4294967295
 8007a42:	4ba5      	ldr	r3, [pc, #660]	; (8007cd8 <_printf_float+0x2f0>)
 8007a44:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007a48:	f7f9 f86c 	bl	8000b24 <__aeabi_dcmpun>
 8007a4c:	2800      	cmp	r0, #0
 8007a4e:	f040 81fb 	bne.w	8007e48 <_printf_float+0x460>
 8007a52:	f04f 32ff 	mov.w	r2, #4294967295
 8007a56:	4ba0      	ldr	r3, [pc, #640]	; (8007cd8 <_printf_float+0x2f0>)
 8007a58:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007a5c:	f7f9 f844 	bl	8000ae8 <__aeabi_dcmple>
 8007a60:	2800      	cmp	r0, #0
 8007a62:	f040 81f1 	bne.w	8007e48 <_printf_float+0x460>
 8007a66:	2200      	movs	r2, #0
 8007a68:	2300      	movs	r3, #0
 8007a6a:	4640      	mov	r0, r8
 8007a6c:	4649      	mov	r1, r9
 8007a6e:	f7f9 f831 	bl	8000ad4 <__aeabi_dcmplt>
 8007a72:	b110      	cbz	r0, 8007a7a <_printf_float+0x92>
 8007a74:	232d      	movs	r3, #45	; 0x2d
 8007a76:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a7a:	4b98      	ldr	r3, [pc, #608]	; (8007cdc <_printf_float+0x2f4>)
 8007a7c:	4a98      	ldr	r2, [pc, #608]	; (8007ce0 <_printf_float+0x2f8>)
 8007a7e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007a82:	bf8c      	ite	hi
 8007a84:	4690      	movhi	r8, r2
 8007a86:	4698      	movls	r8, r3
 8007a88:	2303      	movs	r3, #3
 8007a8a:	f02b 0204 	bic.w	r2, fp, #4
 8007a8e:	6123      	str	r3, [r4, #16]
 8007a90:	6022      	str	r2, [r4, #0]
 8007a92:	f04f 0900 	mov.w	r9, #0
 8007a96:	9700      	str	r7, [sp, #0]
 8007a98:	4633      	mov	r3, r6
 8007a9a:	aa0b      	add	r2, sp, #44	; 0x2c
 8007a9c:	4621      	mov	r1, r4
 8007a9e:	4628      	mov	r0, r5
 8007aa0:	f000 f9e2 	bl	8007e68 <_printf_common>
 8007aa4:	3001      	adds	r0, #1
 8007aa6:	f040 8093 	bne.w	8007bd0 <_printf_float+0x1e8>
 8007aaa:	f04f 30ff 	mov.w	r0, #4294967295
 8007aae:	b00d      	add	sp, #52	; 0x34
 8007ab0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ab4:	6861      	ldr	r1, [r4, #4]
 8007ab6:	1c4b      	adds	r3, r1, #1
 8007ab8:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8007abc:	d13f      	bne.n	8007b3e <_printf_float+0x156>
 8007abe:	2306      	movs	r3, #6
 8007ac0:	6063      	str	r3, [r4, #4]
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	9303      	str	r3, [sp, #12]
 8007ac6:	ab0a      	add	r3, sp, #40	; 0x28
 8007ac8:	9302      	str	r3, [sp, #8]
 8007aca:	ab09      	add	r3, sp, #36	; 0x24
 8007acc:	9300      	str	r3, [sp, #0]
 8007ace:	ec49 8b10 	vmov	d0, r8, r9
 8007ad2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007ad6:	6022      	str	r2, [r4, #0]
 8007ad8:	f8cd a004 	str.w	sl, [sp, #4]
 8007adc:	6861      	ldr	r1, [r4, #4]
 8007ade:	4628      	mov	r0, r5
 8007ae0:	f7ff feec 	bl	80078bc <__cvt>
 8007ae4:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8007ae8:	2b47      	cmp	r3, #71	; 0x47
 8007aea:	4680      	mov	r8, r0
 8007aec:	d109      	bne.n	8007b02 <_printf_float+0x11a>
 8007aee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007af0:	1cd8      	adds	r0, r3, #3
 8007af2:	db02      	blt.n	8007afa <_printf_float+0x112>
 8007af4:	6862      	ldr	r2, [r4, #4]
 8007af6:	4293      	cmp	r3, r2
 8007af8:	dd57      	ble.n	8007baa <_printf_float+0x1c2>
 8007afa:	f1aa 0a02 	sub.w	sl, sl, #2
 8007afe:	fa5f fa8a 	uxtb.w	sl, sl
 8007b02:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007b06:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b08:	d834      	bhi.n	8007b74 <_printf_float+0x18c>
 8007b0a:	3901      	subs	r1, #1
 8007b0c:	4652      	mov	r2, sl
 8007b0e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007b12:	9109      	str	r1, [sp, #36]	; 0x24
 8007b14:	f7ff ff33 	bl	800797e <__exponent>
 8007b18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b1a:	1883      	adds	r3, r0, r2
 8007b1c:	2a01      	cmp	r2, #1
 8007b1e:	4681      	mov	r9, r0
 8007b20:	6123      	str	r3, [r4, #16]
 8007b22:	dc02      	bgt.n	8007b2a <_printf_float+0x142>
 8007b24:	6822      	ldr	r2, [r4, #0]
 8007b26:	07d1      	lsls	r1, r2, #31
 8007b28:	d501      	bpl.n	8007b2e <_printf_float+0x146>
 8007b2a:	3301      	adds	r3, #1
 8007b2c:	6123      	str	r3, [r4, #16]
 8007b2e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d0af      	beq.n	8007a96 <_printf_float+0xae>
 8007b36:	232d      	movs	r3, #45	; 0x2d
 8007b38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b3c:	e7ab      	b.n	8007a96 <_printf_float+0xae>
 8007b3e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8007b42:	d002      	beq.n	8007b4a <_printf_float+0x162>
 8007b44:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007b48:	d1bb      	bne.n	8007ac2 <_printf_float+0xda>
 8007b4a:	b189      	cbz	r1, 8007b70 <_printf_float+0x188>
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	9303      	str	r3, [sp, #12]
 8007b50:	ab0a      	add	r3, sp, #40	; 0x28
 8007b52:	9302      	str	r3, [sp, #8]
 8007b54:	ab09      	add	r3, sp, #36	; 0x24
 8007b56:	9300      	str	r3, [sp, #0]
 8007b58:	ec49 8b10 	vmov	d0, r8, r9
 8007b5c:	6022      	str	r2, [r4, #0]
 8007b5e:	f8cd a004 	str.w	sl, [sp, #4]
 8007b62:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007b66:	4628      	mov	r0, r5
 8007b68:	f7ff fea8 	bl	80078bc <__cvt>
 8007b6c:	4680      	mov	r8, r0
 8007b6e:	e7be      	b.n	8007aee <_printf_float+0x106>
 8007b70:	2301      	movs	r3, #1
 8007b72:	e7a5      	b.n	8007ac0 <_printf_float+0xd8>
 8007b74:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8007b78:	d119      	bne.n	8007bae <_printf_float+0x1c6>
 8007b7a:	2900      	cmp	r1, #0
 8007b7c:	6863      	ldr	r3, [r4, #4]
 8007b7e:	dd0c      	ble.n	8007b9a <_printf_float+0x1b2>
 8007b80:	6121      	str	r1, [r4, #16]
 8007b82:	b913      	cbnz	r3, 8007b8a <_printf_float+0x1a2>
 8007b84:	6822      	ldr	r2, [r4, #0]
 8007b86:	07d2      	lsls	r2, r2, #31
 8007b88:	d502      	bpl.n	8007b90 <_printf_float+0x1a8>
 8007b8a:	3301      	adds	r3, #1
 8007b8c:	440b      	add	r3, r1
 8007b8e:	6123      	str	r3, [r4, #16]
 8007b90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b92:	65a3      	str	r3, [r4, #88]	; 0x58
 8007b94:	f04f 0900 	mov.w	r9, #0
 8007b98:	e7c9      	b.n	8007b2e <_printf_float+0x146>
 8007b9a:	b913      	cbnz	r3, 8007ba2 <_printf_float+0x1ba>
 8007b9c:	6822      	ldr	r2, [r4, #0]
 8007b9e:	07d0      	lsls	r0, r2, #31
 8007ba0:	d501      	bpl.n	8007ba6 <_printf_float+0x1be>
 8007ba2:	3302      	adds	r3, #2
 8007ba4:	e7f3      	b.n	8007b8e <_printf_float+0x1a6>
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	e7f1      	b.n	8007b8e <_printf_float+0x1a6>
 8007baa:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8007bae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bb0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bb2:	4293      	cmp	r3, r2
 8007bb4:	db05      	blt.n	8007bc2 <_printf_float+0x1da>
 8007bb6:	6822      	ldr	r2, [r4, #0]
 8007bb8:	6123      	str	r3, [r4, #16]
 8007bba:	07d1      	lsls	r1, r2, #31
 8007bbc:	d5e8      	bpl.n	8007b90 <_printf_float+0x1a8>
 8007bbe:	3301      	adds	r3, #1
 8007bc0:	e7e5      	b.n	8007b8e <_printf_float+0x1a6>
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	bfd4      	ite	le
 8007bc6:	f1c3 0302 	rsble	r3, r3, #2
 8007bca:	2301      	movgt	r3, #1
 8007bcc:	4413      	add	r3, r2
 8007bce:	e7de      	b.n	8007b8e <_printf_float+0x1a6>
 8007bd0:	6823      	ldr	r3, [r4, #0]
 8007bd2:	055a      	lsls	r2, r3, #21
 8007bd4:	d407      	bmi.n	8007be6 <_printf_float+0x1fe>
 8007bd6:	6923      	ldr	r3, [r4, #16]
 8007bd8:	4642      	mov	r2, r8
 8007bda:	4631      	mov	r1, r6
 8007bdc:	4628      	mov	r0, r5
 8007bde:	47b8      	blx	r7
 8007be0:	3001      	adds	r0, #1
 8007be2:	d12b      	bne.n	8007c3c <_printf_float+0x254>
 8007be4:	e761      	b.n	8007aaa <_printf_float+0xc2>
 8007be6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007bea:	f240 80e2 	bls.w	8007db2 <_printf_float+0x3ca>
 8007bee:	2200      	movs	r2, #0
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007bf6:	f7f8 ff63 	bl	8000ac0 <__aeabi_dcmpeq>
 8007bfa:	2800      	cmp	r0, #0
 8007bfc:	d03c      	beq.n	8007c78 <_printf_float+0x290>
 8007bfe:	2301      	movs	r3, #1
 8007c00:	4a38      	ldr	r2, [pc, #224]	; (8007ce4 <_printf_float+0x2fc>)
 8007c02:	4631      	mov	r1, r6
 8007c04:	4628      	mov	r0, r5
 8007c06:	47b8      	blx	r7
 8007c08:	3001      	adds	r0, #1
 8007c0a:	f43f af4e 	beq.w	8007aaa <_printf_float+0xc2>
 8007c0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c10:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c12:	429a      	cmp	r2, r3
 8007c14:	db02      	blt.n	8007c1c <_printf_float+0x234>
 8007c16:	6823      	ldr	r3, [r4, #0]
 8007c18:	07d8      	lsls	r0, r3, #31
 8007c1a:	d50f      	bpl.n	8007c3c <_printf_float+0x254>
 8007c1c:	9b05      	ldr	r3, [sp, #20]
 8007c1e:	9a04      	ldr	r2, [sp, #16]
 8007c20:	4631      	mov	r1, r6
 8007c22:	4628      	mov	r0, r5
 8007c24:	47b8      	blx	r7
 8007c26:	3001      	adds	r0, #1
 8007c28:	f43f af3f 	beq.w	8007aaa <_printf_float+0xc2>
 8007c2c:	f04f 0800 	mov.w	r8, #0
 8007c30:	f104 091a 	add.w	r9, r4, #26
 8007c34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c36:	3b01      	subs	r3, #1
 8007c38:	4598      	cmp	r8, r3
 8007c3a:	db12      	blt.n	8007c62 <_printf_float+0x27a>
 8007c3c:	6823      	ldr	r3, [r4, #0]
 8007c3e:	079b      	lsls	r3, r3, #30
 8007c40:	d509      	bpl.n	8007c56 <_printf_float+0x26e>
 8007c42:	f04f 0800 	mov.w	r8, #0
 8007c46:	f104 0919 	add.w	r9, r4, #25
 8007c4a:	68e3      	ldr	r3, [r4, #12]
 8007c4c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007c4e:	1a9b      	subs	r3, r3, r2
 8007c50:	4598      	cmp	r8, r3
 8007c52:	f2c0 80ee 	blt.w	8007e32 <_printf_float+0x44a>
 8007c56:	68e0      	ldr	r0, [r4, #12]
 8007c58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c5a:	4298      	cmp	r0, r3
 8007c5c:	bfb8      	it	lt
 8007c5e:	4618      	movlt	r0, r3
 8007c60:	e725      	b.n	8007aae <_printf_float+0xc6>
 8007c62:	2301      	movs	r3, #1
 8007c64:	464a      	mov	r2, r9
 8007c66:	4631      	mov	r1, r6
 8007c68:	4628      	mov	r0, r5
 8007c6a:	47b8      	blx	r7
 8007c6c:	3001      	adds	r0, #1
 8007c6e:	f43f af1c 	beq.w	8007aaa <_printf_float+0xc2>
 8007c72:	f108 0801 	add.w	r8, r8, #1
 8007c76:	e7dd      	b.n	8007c34 <_printf_float+0x24c>
 8007c78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	dc34      	bgt.n	8007ce8 <_printf_float+0x300>
 8007c7e:	2301      	movs	r3, #1
 8007c80:	4a18      	ldr	r2, [pc, #96]	; (8007ce4 <_printf_float+0x2fc>)
 8007c82:	4631      	mov	r1, r6
 8007c84:	4628      	mov	r0, r5
 8007c86:	47b8      	blx	r7
 8007c88:	3001      	adds	r0, #1
 8007c8a:	f43f af0e 	beq.w	8007aaa <_printf_float+0xc2>
 8007c8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c90:	b923      	cbnz	r3, 8007c9c <_printf_float+0x2b4>
 8007c92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c94:	b913      	cbnz	r3, 8007c9c <_printf_float+0x2b4>
 8007c96:	6823      	ldr	r3, [r4, #0]
 8007c98:	07d9      	lsls	r1, r3, #31
 8007c9a:	d5cf      	bpl.n	8007c3c <_printf_float+0x254>
 8007c9c:	9b05      	ldr	r3, [sp, #20]
 8007c9e:	9a04      	ldr	r2, [sp, #16]
 8007ca0:	4631      	mov	r1, r6
 8007ca2:	4628      	mov	r0, r5
 8007ca4:	47b8      	blx	r7
 8007ca6:	3001      	adds	r0, #1
 8007ca8:	f43f aeff 	beq.w	8007aaa <_printf_float+0xc2>
 8007cac:	f04f 0900 	mov.w	r9, #0
 8007cb0:	f104 0a1a 	add.w	sl, r4, #26
 8007cb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cb6:	425b      	negs	r3, r3
 8007cb8:	4599      	cmp	r9, r3
 8007cba:	db01      	blt.n	8007cc0 <_printf_float+0x2d8>
 8007cbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cbe:	e78b      	b.n	8007bd8 <_printf_float+0x1f0>
 8007cc0:	2301      	movs	r3, #1
 8007cc2:	4652      	mov	r2, sl
 8007cc4:	4631      	mov	r1, r6
 8007cc6:	4628      	mov	r0, r5
 8007cc8:	47b8      	blx	r7
 8007cca:	3001      	adds	r0, #1
 8007ccc:	f43f aeed 	beq.w	8007aaa <_printf_float+0xc2>
 8007cd0:	f109 0901 	add.w	r9, r9, #1
 8007cd4:	e7ee      	b.n	8007cb4 <_printf_float+0x2cc>
 8007cd6:	bf00      	nop
 8007cd8:	7fefffff 	.word	0x7fefffff
 8007cdc:	08009a14 	.word	0x08009a14
 8007ce0:	08009a18 	.word	0x08009a18
 8007ce4:	08009a24 	.word	0x08009a24
 8007ce8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007cea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007cec:	429a      	cmp	r2, r3
 8007cee:	bfa8      	it	ge
 8007cf0:	461a      	movge	r2, r3
 8007cf2:	2a00      	cmp	r2, #0
 8007cf4:	4691      	mov	r9, r2
 8007cf6:	dc38      	bgt.n	8007d6a <_printf_float+0x382>
 8007cf8:	f104 031a 	add.w	r3, r4, #26
 8007cfc:	f04f 0b00 	mov.w	fp, #0
 8007d00:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007d04:	9306      	str	r3, [sp, #24]
 8007d06:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007d0a:	ebaa 0309 	sub.w	r3, sl, r9
 8007d0e:	459b      	cmp	fp, r3
 8007d10:	db33      	blt.n	8007d7a <_printf_float+0x392>
 8007d12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d16:	429a      	cmp	r2, r3
 8007d18:	db3a      	blt.n	8007d90 <_printf_float+0x3a8>
 8007d1a:	6823      	ldr	r3, [r4, #0]
 8007d1c:	07da      	lsls	r2, r3, #31
 8007d1e:	d437      	bmi.n	8007d90 <_printf_float+0x3a8>
 8007d20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d22:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007d24:	eba3 020a 	sub.w	r2, r3, sl
 8007d28:	eba3 0901 	sub.w	r9, r3, r1
 8007d2c:	4591      	cmp	r9, r2
 8007d2e:	bfa8      	it	ge
 8007d30:	4691      	movge	r9, r2
 8007d32:	f1b9 0f00 	cmp.w	r9, #0
 8007d36:	dc33      	bgt.n	8007da0 <_printf_float+0x3b8>
 8007d38:	f04f 0800 	mov.w	r8, #0
 8007d3c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007d40:	f104 0a1a 	add.w	sl, r4, #26
 8007d44:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d48:	1a9b      	subs	r3, r3, r2
 8007d4a:	eba3 0309 	sub.w	r3, r3, r9
 8007d4e:	4598      	cmp	r8, r3
 8007d50:	f6bf af74 	bge.w	8007c3c <_printf_float+0x254>
 8007d54:	2301      	movs	r3, #1
 8007d56:	4652      	mov	r2, sl
 8007d58:	4631      	mov	r1, r6
 8007d5a:	4628      	mov	r0, r5
 8007d5c:	47b8      	blx	r7
 8007d5e:	3001      	adds	r0, #1
 8007d60:	f43f aea3 	beq.w	8007aaa <_printf_float+0xc2>
 8007d64:	f108 0801 	add.w	r8, r8, #1
 8007d68:	e7ec      	b.n	8007d44 <_printf_float+0x35c>
 8007d6a:	4613      	mov	r3, r2
 8007d6c:	4631      	mov	r1, r6
 8007d6e:	4642      	mov	r2, r8
 8007d70:	4628      	mov	r0, r5
 8007d72:	47b8      	blx	r7
 8007d74:	3001      	adds	r0, #1
 8007d76:	d1bf      	bne.n	8007cf8 <_printf_float+0x310>
 8007d78:	e697      	b.n	8007aaa <_printf_float+0xc2>
 8007d7a:	2301      	movs	r3, #1
 8007d7c:	9a06      	ldr	r2, [sp, #24]
 8007d7e:	4631      	mov	r1, r6
 8007d80:	4628      	mov	r0, r5
 8007d82:	47b8      	blx	r7
 8007d84:	3001      	adds	r0, #1
 8007d86:	f43f ae90 	beq.w	8007aaa <_printf_float+0xc2>
 8007d8a:	f10b 0b01 	add.w	fp, fp, #1
 8007d8e:	e7ba      	b.n	8007d06 <_printf_float+0x31e>
 8007d90:	9b05      	ldr	r3, [sp, #20]
 8007d92:	9a04      	ldr	r2, [sp, #16]
 8007d94:	4631      	mov	r1, r6
 8007d96:	4628      	mov	r0, r5
 8007d98:	47b8      	blx	r7
 8007d9a:	3001      	adds	r0, #1
 8007d9c:	d1c0      	bne.n	8007d20 <_printf_float+0x338>
 8007d9e:	e684      	b.n	8007aaa <_printf_float+0xc2>
 8007da0:	464b      	mov	r3, r9
 8007da2:	eb08 020a 	add.w	r2, r8, sl
 8007da6:	4631      	mov	r1, r6
 8007da8:	4628      	mov	r0, r5
 8007daa:	47b8      	blx	r7
 8007dac:	3001      	adds	r0, #1
 8007dae:	d1c3      	bne.n	8007d38 <_printf_float+0x350>
 8007db0:	e67b      	b.n	8007aaa <_printf_float+0xc2>
 8007db2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007db4:	2a01      	cmp	r2, #1
 8007db6:	dc01      	bgt.n	8007dbc <_printf_float+0x3d4>
 8007db8:	07db      	lsls	r3, r3, #31
 8007dba:	d537      	bpl.n	8007e2c <_printf_float+0x444>
 8007dbc:	2301      	movs	r3, #1
 8007dbe:	4642      	mov	r2, r8
 8007dc0:	4631      	mov	r1, r6
 8007dc2:	4628      	mov	r0, r5
 8007dc4:	47b8      	blx	r7
 8007dc6:	3001      	adds	r0, #1
 8007dc8:	f43f ae6f 	beq.w	8007aaa <_printf_float+0xc2>
 8007dcc:	9b05      	ldr	r3, [sp, #20]
 8007dce:	9a04      	ldr	r2, [sp, #16]
 8007dd0:	4631      	mov	r1, r6
 8007dd2:	4628      	mov	r0, r5
 8007dd4:	47b8      	blx	r7
 8007dd6:	3001      	adds	r0, #1
 8007dd8:	f43f ae67 	beq.w	8007aaa <_printf_float+0xc2>
 8007ddc:	2200      	movs	r2, #0
 8007dde:	2300      	movs	r3, #0
 8007de0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007de4:	f7f8 fe6c 	bl	8000ac0 <__aeabi_dcmpeq>
 8007de8:	b158      	cbz	r0, 8007e02 <_printf_float+0x41a>
 8007dea:	f04f 0800 	mov.w	r8, #0
 8007dee:	f104 0a1a 	add.w	sl, r4, #26
 8007df2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007df4:	3b01      	subs	r3, #1
 8007df6:	4598      	cmp	r8, r3
 8007df8:	db0d      	blt.n	8007e16 <_printf_float+0x42e>
 8007dfa:	464b      	mov	r3, r9
 8007dfc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007e00:	e6eb      	b.n	8007bda <_printf_float+0x1f2>
 8007e02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e04:	f108 0201 	add.w	r2, r8, #1
 8007e08:	3b01      	subs	r3, #1
 8007e0a:	4631      	mov	r1, r6
 8007e0c:	4628      	mov	r0, r5
 8007e0e:	47b8      	blx	r7
 8007e10:	3001      	adds	r0, #1
 8007e12:	d1f2      	bne.n	8007dfa <_printf_float+0x412>
 8007e14:	e649      	b.n	8007aaa <_printf_float+0xc2>
 8007e16:	2301      	movs	r3, #1
 8007e18:	4652      	mov	r2, sl
 8007e1a:	4631      	mov	r1, r6
 8007e1c:	4628      	mov	r0, r5
 8007e1e:	47b8      	blx	r7
 8007e20:	3001      	adds	r0, #1
 8007e22:	f43f ae42 	beq.w	8007aaa <_printf_float+0xc2>
 8007e26:	f108 0801 	add.w	r8, r8, #1
 8007e2a:	e7e2      	b.n	8007df2 <_printf_float+0x40a>
 8007e2c:	2301      	movs	r3, #1
 8007e2e:	4642      	mov	r2, r8
 8007e30:	e7eb      	b.n	8007e0a <_printf_float+0x422>
 8007e32:	2301      	movs	r3, #1
 8007e34:	464a      	mov	r2, r9
 8007e36:	4631      	mov	r1, r6
 8007e38:	4628      	mov	r0, r5
 8007e3a:	47b8      	blx	r7
 8007e3c:	3001      	adds	r0, #1
 8007e3e:	f43f ae34 	beq.w	8007aaa <_printf_float+0xc2>
 8007e42:	f108 0801 	add.w	r8, r8, #1
 8007e46:	e700      	b.n	8007c4a <_printf_float+0x262>
 8007e48:	4642      	mov	r2, r8
 8007e4a:	464b      	mov	r3, r9
 8007e4c:	4640      	mov	r0, r8
 8007e4e:	4649      	mov	r1, r9
 8007e50:	f7f8 fe68 	bl	8000b24 <__aeabi_dcmpun>
 8007e54:	2800      	cmp	r0, #0
 8007e56:	f43f ae2d 	beq.w	8007ab4 <_printf_float+0xcc>
 8007e5a:	4b01      	ldr	r3, [pc, #4]	; (8007e60 <_printf_float+0x478>)
 8007e5c:	4a01      	ldr	r2, [pc, #4]	; (8007e64 <_printf_float+0x47c>)
 8007e5e:	e60e      	b.n	8007a7e <_printf_float+0x96>
 8007e60:	08009a1c 	.word	0x08009a1c
 8007e64:	08009a20 	.word	0x08009a20

08007e68 <_printf_common>:
 8007e68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e6c:	4691      	mov	r9, r2
 8007e6e:	461f      	mov	r7, r3
 8007e70:	688a      	ldr	r2, [r1, #8]
 8007e72:	690b      	ldr	r3, [r1, #16]
 8007e74:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	bfb8      	it	lt
 8007e7c:	4613      	movlt	r3, r2
 8007e7e:	f8c9 3000 	str.w	r3, [r9]
 8007e82:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007e86:	4606      	mov	r6, r0
 8007e88:	460c      	mov	r4, r1
 8007e8a:	b112      	cbz	r2, 8007e92 <_printf_common+0x2a>
 8007e8c:	3301      	adds	r3, #1
 8007e8e:	f8c9 3000 	str.w	r3, [r9]
 8007e92:	6823      	ldr	r3, [r4, #0]
 8007e94:	0699      	lsls	r1, r3, #26
 8007e96:	bf42      	ittt	mi
 8007e98:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007e9c:	3302      	addmi	r3, #2
 8007e9e:	f8c9 3000 	strmi.w	r3, [r9]
 8007ea2:	6825      	ldr	r5, [r4, #0]
 8007ea4:	f015 0506 	ands.w	r5, r5, #6
 8007ea8:	d107      	bne.n	8007eba <_printf_common+0x52>
 8007eaa:	f104 0a19 	add.w	sl, r4, #25
 8007eae:	68e3      	ldr	r3, [r4, #12]
 8007eb0:	f8d9 2000 	ldr.w	r2, [r9]
 8007eb4:	1a9b      	subs	r3, r3, r2
 8007eb6:	429d      	cmp	r5, r3
 8007eb8:	db29      	blt.n	8007f0e <_printf_common+0xa6>
 8007eba:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007ebe:	6822      	ldr	r2, [r4, #0]
 8007ec0:	3300      	adds	r3, #0
 8007ec2:	bf18      	it	ne
 8007ec4:	2301      	movne	r3, #1
 8007ec6:	0692      	lsls	r2, r2, #26
 8007ec8:	d42e      	bmi.n	8007f28 <_printf_common+0xc0>
 8007eca:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007ece:	4639      	mov	r1, r7
 8007ed0:	4630      	mov	r0, r6
 8007ed2:	47c0      	blx	r8
 8007ed4:	3001      	adds	r0, #1
 8007ed6:	d021      	beq.n	8007f1c <_printf_common+0xb4>
 8007ed8:	6823      	ldr	r3, [r4, #0]
 8007eda:	68e5      	ldr	r5, [r4, #12]
 8007edc:	f8d9 2000 	ldr.w	r2, [r9]
 8007ee0:	f003 0306 	and.w	r3, r3, #6
 8007ee4:	2b04      	cmp	r3, #4
 8007ee6:	bf08      	it	eq
 8007ee8:	1aad      	subeq	r5, r5, r2
 8007eea:	68a3      	ldr	r3, [r4, #8]
 8007eec:	6922      	ldr	r2, [r4, #16]
 8007eee:	bf0c      	ite	eq
 8007ef0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ef4:	2500      	movne	r5, #0
 8007ef6:	4293      	cmp	r3, r2
 8007ef8:	bfc4      	itt	gt
 8007efa:	1a9b      	subgt	r3, r3, r2
 8007efc:	18ed      	addgt	r5, r5, r3
 8007efe:	f04f 0900 	mov.w	r9, #0
 8007f02:	341a      	adds	r4, #26
 8007f04:	454d      	cmp	r5, r9
 8007f06:	d11b      	bne.n	8007f40 <_printf_common+0xd8>
 8007f08:	2000      	movs	r0, #0
 8007f0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f0e:	2301      	movs	r3, #1
 8007f10:	4652      	mov	r2, sl
 8007f12:	4639      	mov	r1, r7
 8007f14:	4630      	mov	r0, r6
 8007f16:	47c0      	blx	r8
 8007f18:	3001      	adds	r0, #1
 8007f1a:	d103      	bne.n	8007f24 <_printf_common+0xbc>
 8007f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f24:	3501      	adds	r5, #1
 8007f26:	e7c2      	b.n	8007eae <_printf_common+0x46>
 8007f28:	18e1      	adds	r1, r4, r3
 8007f2a:	1c5a      	adds	r2, r3, #1
 8007f2c:	2030      	movs	r0, #48	; 0x30
 8007f2e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007f32:	4422      	add	r2, r4
 8007f34:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007f38:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007f3c:	3302      	adds	r3, #2
 8007f3e:	e7c4      	b.n	8007eca <_printf_common+0x62>
 8007f40:	2301      	movs	r3, #1
 8007f42:	4622      	mov	r2, r4
 8007f44:	4639      	mov	r1, r7
 8007f46:	4630      	mov	r0, r6
 8007f48:	47c0      	blx	r8
 8007f4a:	3001      	adds	r0, #1
 8007f4c:	d0e6      	beq.n	8007f1c <_printf_common+0xb4>
 8007f4e:	f109 0901 	add.w	r9, r9, #1
 8007f52:	e7d7      	b.n	8007f04 <_printf_common+0x9c>

08007f54 <_printf_i>:
 8007f54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007f58:	4617      	mov	r7, r2
 8007f5a:	7e0a      	ldrb	r2, [r1, #24]
 8007f5c:	b085      	sub	sp, #20
 8007f5e:	2a6e      	cmp	r2, #110	; 0x6e
 8007f60:	4698      	mov	r8, r3
 8007f62:	4606      	mov	r6, r0
 8007f64:	460c      	mov	r4, r1
 8007f66:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f68:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8007f6c:	f000 80bc 	beq.w	80080e8 <_printf_i+0x194>
 8007f70:	d81a      	bhi.n	8007fa8 <_printf_i+0x54>
 8007f72:	2a63      	cmp	r2, #99	; 0x63
 8007f74:	d02e      	beq.n	8007fd4 <_printf_i+0x80>
 8007f76:	d80a      	bhi.n	8007f8e <_printf_i+0x3a>
 8007f78:	2a00      	cmp	r2, #0
 8007f7a:	f000 80c8 	beq.w	800810e <_printf_i+0x1ba>
 8007f7e:	2a58      	cmp	r2, #88	; 0x58
 8007f80:	f000 808a 	beq.w	8008098 <_printf_i+0x144>
 8007f84:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007f88:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8007f8c:	e02a      	b.n	8007fe4 <_printf_i+0x90>
 8007f8e:	2a64      	cmp	r2, #100	; 0x64
 8007f90:	d001      	beq.n	8007f96 <_printf_i+0x42>
 8007f92:	2a69      	cmp	r2, #105	; 0x69
 8007f94:	d1f6      	bne.n	8007f84 <_printf_i+0x30>
 8007f96:	6821      	ldr	r1, [r4, #0]
 8007f98:	681a      	ldr	r2, [r3, #0]
 8007f9a:	f011 0f80 	tst.w	r1, #128	; 0x80
 8007f9e:	d023      	beq.n	8007fe8 <_printf_i+0x94>
 8007fa0:	1d11      	adds	r1, r2, #4
 8007fa2:	6019      	str	r1, [r3, #0]
 8007fa4:	6813      	ldr	r3, [r2, #0]
 8007fa6:	e027      	b.n	8007ff8 <_printf_i+0xa4>
 8007fa8:	2a73      	cmp	r2, #115	; 0x73
 8007faa:	f000 80b4 	beq.w	8008116 <_printf_i+0x1c2>
 8007fae:	d808      	bhi.n	8007fc2 <_printf_i+0x6e>
 8007fb0:	2a6f      	cmp	r2, #111	; 0x6f
 8007fb2:	d02a      	beq.n	800800a <_printf_i+0xb6>
 8007fb4:	2a70      	cmp	r2, #112	; 0x70
 8007fb6:	d1e5      	bne.n	8007f84 <_printf_i+0x30>
 8007fb8:	680a      	ldr	r2, [r1, #0]
 8007fba:	f042 0220 	orr.w	r2, r2, #32
 8007fbe:	600a      	str	r2, [r1, #0]
 8007fc0:	e003      	b.n	8007fca <_printf_i+0x76>
 8007fc2:	2a75      	cmp	r2, #117	; 0x75
 8007fc4:	d021      	beq.n	800800a <_printf_i+0xb6>
 8007fc6:	2a78      	cmp	r2, #120	; 0x78
 8007fc8:	d1dc      	bne.n	8007f84 <_printf_i+0x30>
 8007fca:	2278      	movs	r2, #120	; 0x78
 8007fcc:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8007fd0:	496e      	ldr	r1, [pc, #440]	; (800818c <_printf_i+0x238>)
 8007fd2:	e064      	b.n	800809e <_printf_i+0x14a>
 8007fd4:	681a      	ldr	r2, [r3, #0]
 8007fd6:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8007fda:	1d11      	adds	r1, r2, #4
 8007fdc:	6019      	str	r1, [r3, #0]
 8007fde:	6813      	ldr	r3, [r2, #0]
 8007fe0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007fe4:	2301      	movs	r3, #1
 8007fe6:	e0a3      	b.n	8008130 <_printf_i+0x1dc>
 8007fe8:	f011 0f40 	tst.w	r1, #64	; 0x40
 8007fec:	f102 0104 	add.w	r1, r2, #4
 8007ff0:	6019      	str	r1, [r3, #0]
 8007ff2:	d0d7      	beq.n	8007fa4 <_printf_i+0x50>
 8007ff4:	f9b2 3000 	ldrsh.w	r3, [r2]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	da03      	bge.n	8008004 <_printf_i+0xb0>
 8007ffc:	222d      	movs	r2, #45	; 0x2d
 8007ffe:	425b      	negs	r3, r3
 8008000:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008004:	4962      	ldr	r1, [pc, #392]	; (8008190 <_printf_i+0x23c>)
 8008006:	220a      	movs	r2, #10
 8008008:	e017      	b.n	800803a <_printf_i+0xe6>
 800800a:	6820      	ldr	r0, [r4, #0]
 800800c:	6819      	ldr	r1, [r3, #0]
 800800e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8008012:	d003      	beq.n	800801c <_printf_i+0xc8>
 8008014:	1d08      	adds	r0, r1, #4
 8008016:	6018      	str	r0, [r3, #0]
 8008018:	680b      	ldr	r3, [r1, #0]
 800801a:	e006      	b.n	800802a <_printf_i+0xd6>
 800801c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008020:	f101 0004 	add.w	r0, r1, #4
 8008024:	6018      	str	r0, [r3, #0]
 8008026:	d0f7      	beq.n	8008018 <_printf_i+0xc4>
 8008028:	880b      	ldrh	r3, [r1, #0]
 800802a:	4959      	ldr	r1, [pc, #356]	; (8008190 <_printf_i+0x23c>)
 800802c:	2a6f      	cmp	r2, #111	; 0x6f
 800802e:	bf14      	ite	ne
 8008030:	220a      	movne	r2, #10
 8008032:	2208      	moveq	r2, #8
 8008034:	2000      	movs	r0, #0
 8008036:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800803a:	6865      	ldr	r5, [r4, #4]
 800803c:	60a5      	str	r5, [r4, #8]
 800803e:	2d00      	cmp	r5, #0
 8008040:	f2c0 809c 	blt.w	800817c <_printf_i+0x228>
 8008044:	6820      	ldr	r0, [r4, #0]
 8008046:	f020 0004 	bic.w	r0, r0, #4
 800804a:	6020      	str	r0, [r4, #0]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d13f      	bne.n	80080d0 <_printf_i+0x17c>
 8008050:	2d00      	cmp	r5, #0
 8008052:	f040 8095 	bne.w	8008180 <_printf_i+0x22c>
 8008056:	4675      	mov	r5, lr
 8008058:	2a08      	cmp	r2, #8
 800805a:	d10b      	bne.n	8008074 <_printf_i+0x120>
 800805c:	6823      	ldr	r3, [r4, #0]
 800805e:	07da      	lsls	r2, r3, #31
 8008060:	d508      	bpl.n	8008074 <_printf_i+0x120>
 8008062:	6923      	ldr	r3, [r4, #16]
 8008064:	6862      	ldr	r2, [r4, #4]
 8008066:	429a      	cmp	r2, r3
 8008068:	bfde      	ittt	le
 800806a:	2330      	movle	r3, #48	; 0x30
 800806c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008070:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008074:	ebae 0305 	sub.w	r3, lr, r5
 8008078:	6123      	str	r3, [r4, #16]
 800807a:	f8cd 8000 	str.w	r8, [sp]
 800807e:	463b      	mov	r3, r7
 8008080:	aa03      	add	r2, sp, #12
 8008082:	4621      	mov	r1, r4
 8008084:	4630      	mov	r0, r6
 8008086:	f7ff feef 	bl	8007e68 <_printf_common>
 800808a:	3001      	adds	r0, #1
 800808c:	d155      	bne.n	800813a <_printf_i+0x1e6>
 800808e:	f04f 30ff 	mov.w	r0, #4294967295
 8008092:	b005      	add	sp, #20
 8008094:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008098:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800809c:	493c      	ldr	r1, [pc, #240]	; (8008190 <_printf_i+0x23c>)
 800809e:	6822      	ldr	r2, [r4, #0]
 80080a0:	6818      	ldr	r0, [r3, #0]
 80080a2:	f012 0f80 	tst.w	r2, #128	; 0x80
 80080a6:	f100 0504 	add.w	r5, r0, #4
 80080aa:	601d      	str	r5, [r3, #0]
 80080ac:	d001      	beq.n	80080b2 <_printf_i+0x15e>
 80080ae:	6803      	ldr	r3, [r0, #0]
 80080b0:	e002      	b.n	80080b8 <_printf_i+0x164>
 80080b2:	0655      	lsls	r5, r2, #25
 80080b4:	d5fb      	bpl.n	80080ae <_printf_i+0x15a>
 80080b6:	8803      	ldrh	r3, [r0, #0]
 80080b8:	07d0      	lsls	r0, r2, #31
 80080ba:	bf44      	itt	mi
 80080bc:	f042 0220 	orrmi.w	r2, r2, #32
 80080c0:	6022      	strmi	r2, [r4, #0]
 80080c2:	b91b      	cbnz	r3, 80080cc <_printf_i+0x178>
 80080c4:	6822      	ldr	r2, [r4, #0]
 80080c6:	f022 0220 	bic.w	r2, r2, #32
 80080ca:	6022      	str	r2, [r4, #0]
 80080cc:	2210      	movs	r2, #16
 80080ce:	e7b1      	b.n	8008034 <_printf_i+0xe0>
 80080d0:	4675      	mov	r5, lr
 80080d2:	fbb3 f0f2 	udiv	r0, r3, r2
 80080d6:	fb02 3310 	mls	r3, r2, r0, r3
 80080da:	5ccb      	ldrb	r3, [r1, r3]
 80080dc:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80080e0:	4603      	mov	r3, r0
 80080e2:	2800      	cmp	r0, #0
 80080e4:	d1f5      	bne.n	80080d2 <_printf_i+0x17e>
 80080e6:	e7b7      	b.n	8008058 <_printf_i+0x104>
 80080e8:	6808      	ldr	r0, [r1, #0]
 80080ea:	681a      	ldr	r2, [r3, #0]
 80080ec:	6949      	ldr	r1, [r1, #20]
 80080ee:	f010 0f80 	tst.w	r0, #128	; 0x80
 80080f2:	d004      	beq.n	80080fe <_printf_i+0x1aa>
 80080f4:	1d10      	adds	r0, r2, #4
 80080f6:	6018      	str	r0, [r3, #0]
 80080f8:	6813      	ldr	r3, [r2, #0]
 80080fa:	6019      	str	r1, [r3, #0]
 80080fc:	e007      	b.n	800810e <_printf_i+0x1ba>
 80080fe:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008102:	f102 0004 	add.w	r0, r2, #4
 8008106:	6018      	str	r0, [r3, #0]
 8008108:	6813      	ldr	r3, [r2, #0]
 800810a:	d0f6      	beq.n	80080fa <_printf_i+0x1a6>
 800810c:	8019      	strh	r1, [r3, #0]
 800810e:	2300      	movs	r3, #0
 8008110:	6123      	str	r3, [r4, #16]
 8008112:	4675      	mov	r5, lr
 8008114:	e7b1      	b.n	800807a <_printf_i+0x126>
 8008116:	681a      	ldr	r2, [r3, #0]
 8008118:	1d11      	adds	r1, r2, #4
 800811a:	6019      	str	r1, [r3, #0]
 800811c:	6815      	ldr	r5, [r2, #0]
 800811e:	6862      	ldr	r2, [r4, #4]
 8008120:	2100      	movs	r1, #0
 8008122:	4628      	mov	r0, r5
 8008124:	f7f8 f85c 	bl	80001e0 <memchr>
 8008128:	b108      	cbz	r0, 800812e <_printf_i+0x1da>
 800812a:	1b40      	subs	r0, r0, r5
 800812c:	6060      	str	r0, [r4, #4]
 800812e:	6863      	ldr	r3, [r4, #4]
 8008130:	6123      	str	r3, [r4, #16]
 8008132:	2300      	movs	r3, #0
 8008134:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008138:	e79f      	b.n	800807a <_printf_i+0x126>
 800813a:	6923      	ldr	r3, [r4, #16]
 800813c:	462a      	mov	r2, r5
 800813e:	4639      	mov	r1, r7
 8008140:	4630      	mov	r0, r6
 8008142:	47c0      	blx	r8
 8008144:	3001      	adds	r0, #1
 8008146:	d0a2      	beq.n	800808e <_printf_i+0x13a>
 8008148:	6823      	ldr	r3, [r4, #0]
 800814a:	079b      	lsls	r3, r3, #30
 800814c:	d507      	bpl.n	800815e <_printf_i+0x20a>
 800814e:	2500      	movs	r5, #0
 8008150:	f104 0919 	add.w	r9, r4, #25
 8008154:	68e3      	ldr	r3, [r4, #12]
 8008156:	9a03      	ldr	r2, [sp, #12]
 8008158:	1a9b      	subs	r3, r3, r2
 800815a:	429d      	cmp	r5, r3
 800815c:	db05      	blt.n	800816a <_printf_i+0x216>
 800815e:	68e0      	ldr	r0, [r4, #12]
 8008160:	9b03      	ldr	r3, [sp, #12]
 8008162:	4298      	cmp	r0, r3
 8008164:	bfb8      	it	lt
 8008166:	4618      	movlt	r0, r3
 8008168:	e793      	b.n	8008092 <_printf_i+0x13e>
 800816a:	2301      	movs	r3, #1
 800816c:	464a      	mov	r2, r9
 800816e:	4639      	mov	r1, r7
 8008170:	4630      	mov	r0, r6
 8008172:	47c0      	blx	r8
 8008174:	3001      	adds	r0, #1
 8008176:	d08a      	beq.n	800808e <_printf_i+0x13a>
 8008178:	3501      	adds	r5, #1
 800817a:	e7eb      	b.n	8008154 <_printf_i+0x200>
 800817c:	2b00      	cmp	r3, #0
 800817e:	d1a7      	bne.n	80080d0 <_printf_i+0x17c>
 8008180:	780b      	ldrb	r3, [r1, #0]
 8008182:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008186:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800818a:	e765      	b.n	8008058 <_printf_i+0x104>
 800818c:	08009a37 	.word	0x08009a37
 8008190:	08009a26 	.word	0x08009a26

08008194 <siprintf>:
 8008194:	b40e      	push	{r1, r2, r3}
 8008196:	b500      	push	{lr}
 8008198:	b09c      	sub	sp, #112	; 0x70
 800819a:	f44f 7102 	mov.w	r1, #520	; 0x208
 800819e:	ab1d      	add	r3, sp, #116	; 0x74
 80081a0:	f8ad 1014 	strh.w	r1, [sp, #20]
 80081a4:	9002      	str	r0, [sp, #8]
 80081a6:	9006      	str	r0, [sp, #24]
 80081a8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80081ac:	480a      	ldr	r0, [pc, #40]	; (80081d8 <siprintf+0x44>)
 80081ae:	9104      	str	r1, [sp, #16]
 80081b0:	9107      	str	r1, [sp, #28]
 80081b2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80081b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80081ba:	f8ad 1016 	strh.w	r1, [sp, #22]
 80081be:	6800      	ldr	r0, [r0, #0]
 80081c0:	9301      	str	r3, [sp, #4]
 80081c2:	a902      	add	r1, sp, #8
 80081c4:	f001 fa6e 	bl	80096a4 <_svfiprintf_r>
 80081c8:	9b02      	ldr	r3, [sp, #8]
 80081ca:	2200      	movs	r2, #0
 80081cc:	701a      	strb	r2, [r3, #0]
 80081ce:	b01c      	add	sp, #112	; 0x70
 80081d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80081d4:	b003      	add	sp, #12
 80081d6:	4770      	bx	lr
 80081d8:	2000002c 	.word	0x2000002c

080081dc <quorem>:
 80081dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081e0:	6903      	ldr	r3, [r0, #16]
 80081e2:	690c      	ldr	r4, [r1, #16]
 80081e4:	429c      	cmp	r4, r3
 80081e6:	4680      	mov	r8, r0
 80081e8:	f300 8082 	bgt.w	80082f0 <quorem+0x114>
 80081ec:	3c01      	subs	r4, #1
 80081ee:	f101 0714 	add.w	r7, r1, #20
 80081f2:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 80081f6:	f100 0614 	add.w	r6, r0, #20
 80081fa:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80081fe:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8008202:	eb06 030e 	add.w	r3, r6, lr
 8008206:	3501      	adds	r5, #1
 8008208:	eb07 090e 	add.w	r9, r7, lr
 800820c:	9301      	str	r3, [sp, #4]
 800820e:	fbb0 f5f5 	udiv	r5, r0, r5
 8008212:	b395      	cbz	r5, 800827a <quorem+0x9e>
 8008214:	f04f 0a00 	mov.w	sl, #0
 8008218:	4638      	mov	r0, r7
 800821a:	46b4      	mov	ip, r6
 800821c:	46d3      	mov	fp, sl
 800821e:	f850 2b04 	ldr.w	r2, [r0], #4
 8008222:	b293      	uxth	r3, r2
 8008224:	fb05 a303 	mla	r3, r5, r3, sl
 8008228:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800822c:	b29b      	uxth	r3, r3
 800822e:	ebab 0303 	sub.w	r3, fp, r3
 8008232:	0c12      	lsrs	r2, r2, #16
 8008234:	f8bc b000 	ldrh.w	fp, [ip]
 8008238:	fb05 a202 	mla	r2, r5, r2, sl
 800823c:	fa13 f38b 	uxtah	r3, r3, fp
 8008240:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8008244:	fa1f fb82 	uxth.w	fp, r2
 8008248:	f8dc 2000 	ldr.w	r2, [ip]
 800824c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8008250:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008254:	b29b      	uxth	r3, r3
 8008256:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800825a:	4581      	cmp	r9, r0
 800825c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8008260:	f84c 3b04 	str.w	r3, [ip], #4
 8008264:	d2db      	bcs.n	800821e <quorem+0x42>
 8008266:	f856 300e 	ldr.w	r3, [r6, lr]
 800826a:	b933      	cbnz	r3, 800827a <quorem+0x9e>
 800826c:	9b01      	ldr	r3, [sp, #4]
 800826e:	3b04      	subs	r3, #4
 8008270:	429e      	cmp	r6, r3
 8008272:	461a      	mov	r2, r3
 8008274:	d330      	bcc.n	80082d8 <quorem+0xfc>
 8008276:	f8c8 4010 	str.w	r4, [r8, #16]
 800827a:	4640      	mov	r0, r8
 800827c:	f001 f835 	bl	80092ea <__mcmp>
 8008280:	2800      	cmp	r0, #0
 8008282:	db25      	blt.n	80082d0 <quorem+0xf4>
 8008284:	3501      	adds	r5, #1
 8008286:	4630      	mov	r0, r6
 8008288:	f04f 0e00 	mov.w	lr, #0
 800828c:	f857 2b04 	ldr.w	r2, [r7], #4
 8008290:	f8d0 c000 	ldr.w	ip, [r0]
 8008294:	b293      	uxth	r3, r2
 8008296:	ebae 0303 	sub.w	r3, lr, r3
 800829a:	0c12      	lsrs	r2, r2, #16
 800829c:	fa13 f38c 	uxtah	r3, r3, ip
 80082a0:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80082a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80082a8:	b29b      	uxth	r3, r3
 80082aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80082ae:	45b9      	cmp	r9, r7
 80082b0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80082b4:	f840 3b04 	str.w	r3, [r0], #4
 80082b8:	d2e8      	bcs.n	800828c <quorem+0xb0>
 80082ba:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80082be:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80082c2:	b92a      	cbnz	r2, 80082d0 <quorem+0xf4>
 80082c4:	3b04      	subs	r3, #4
 80082c6:	429e      	cmp	r6, r3
 80082c8:	461a      	mov	r2, r3
 80082ca:	d30b      	bcc.n	80082e4 <quorem+0x108>
 80082cc:	f8c8 4010 	str.w	r4, [r8, #16]
 80082d0:	4628      	mov	r0, r5
 80082d2:	b003      	add	sp, #12
 80082d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082d8:	6812      	ldr	r2, [r2, #0]
 80082da:	3b04      	subs	r3, #4
 80082dc:	2a00      	cmp	r2, #0
 80082de:	d1ca      	bne.n	8008276 <quorem+0x9a>
 80082e0:	3c01      	subs	r4, #1
 80082e2:	e7c5      	b.n	8008270 <quorem+0x94>
 80082e4:	6812      	ldr	r2, [r2, #0]
 80082e6:	3b04      	subs	r3, #4
 80082e8:	2a00      	cmp	r2, #0
 80082ea:	d1ef      	bne.n	80082cc <quorem+0xf0>
 80082ec:	3c01      	subs	r4, #1
 80082ee:	e7ea      	b.n	80082c6 <quorem+0xea>
 80082f0:	2000      	movs	r0, #0
 80082f2:	e7ee      	b.n	80082d2 <quorem+0xf6>
 80082f4:	0000      	movs	r0, r0
	...

080082f8 <_dtoa_r>:
 80082f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082fc:	ec57 6b10 	vmov	r6, r7, d0
 8008300:	b097      	sub	sp, #92	; 0x5c
 8008302:	e9cd 6700 	strd	r6, r7, [sp]
 8008306:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008308:	9107      	str	r1, [sp, #28]
 800830a:	4604      	mov	r4, r0
 800830c:	920a      	str	r2, [sp, #40]	; 0x28
 800830e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008310:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008312:	b93e      	cbnz	r6, 8008324 <_dtoa_r+0x2c>
 8008314:	2010      	movs	r0, #16
 8008316:	f000 fdcb 	bl	8008eb0 <malloc>
 800831a:	6260      	str	r0, [r4, #36]	; 0x24
 800831c:	6046      	str	r6, [r0, #4]
 800831e:	6086      	str	r6, [r0, #8]
 8008320:	6006      	str	r6, [r0, #0]
 8008322:	60c6      	str	r6, [r0, #12]
 8008324:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008326:	6819      	ldr	r1, [r3, #0]
 8008328:	b151      	cbz	r1, 8008340 <_dtoa_r+0x48>
 800832a:	685a      	ldr	r2, [r3, #4]
 800832c:	604a      	str	r2, [r1, #4]
 800832e:	2301      	movs	r3, #1
 8008330:	4093      	lsls	r3, r2
 8008332:	608b      	str	r3, [r1, #8]
 8008334:	4620      	mov	r0, r4
 8008336:	f000 fe02 	bl	8008f3e <_Bfree>
 800833a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800833c:	2200      	movs	r2, #0
 800833e:	601a      	str	r2, [r3, #0]
 8008340:	9b01      	ldr	r3, [sp, #4]
 8008342:	2b00      	cmp	r3, #0
 8008344:	bfbf      	itttt	lt
 8008346:	2301      	movlt	r3, #1
 8008348:	602b      	strlt	r3, [r5, #0]
 800834a:	9b01      	ldrlt	r3, [sp, #4]
 800834c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008350:	bfb2      	itee	lt
 8008352:	9301      	strlt	r3, [sp, #4]
 8008354:	2300      	movge	r3, #0
 8008356:	602b      	strge	r3, [r5, #0]
 8008358:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800835c:	4ba8      	ldr	r3, [pc, #672]	; (8008600 <_dtoa_r+0x308>)
 800835e:	ea33 0308 	bics.w	r3, r3, r8
 8008362:	d11b      	bne.n	800839c <_dtoa_r+0xa4>
 8008364:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008366:	f242 730f 	movw	r3, #9999	; 0x270f
 800836a:	6013      	str	r3, [r2, #0]
 800836c:	9b00      	ldr	r3, [sp, #0]
 800836e:	b923      	cbnz	r3, 800837a <_dtoa_r+0x82>
 8008370:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8008374:	2800      	cmp	r0, #0
 8008376:	f000 8578 	beq.w	8008e6a <_dtoa_r+0xb72>
 800837a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800837c:	b953      	cbnz	r3, 8008394 <_dtoa_r+0x9c>
 800837e:	4ba1      	ldr	r3, [pc, #644]	; (8008604 <_dtoa_r+0x30c>)
 8008380:	e021      	b.n	80083c6 <_dtoa_r+0xce>
 8008382:	4ba1      	ldr	r3, [pc, #644]	; (8008608 <_dtoa_r+0x310>)
 8008384:	9302      	str	r3, [sp, #8]
 8008386:	3308      	adds	r3, #8
 8008388:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800838a:	6013      	str	r3, [r2, #0]
 800838c:	9802      	ldr	r0, [sp, #8]
 800838e:	b017      	add	sp, #92	; 0x5c
 8008390:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008394:	4b9b      	ldr	r3, [pc, #620]	; (8008604 <_dtoa_r+0x30c>)
 8008396:	9302      	str	r3, [sp, #8]
 8008398:	3303      	adds	r3, #3
 800839a:	e7f5      	b.n	8008388 <_dtoa_r+0x90>
 800839c:	e9dd 6700 	ldrd	r6, r7, [sp]
 80083a0:	2200      	movs	r2, #0
 80083a2:	2300      	movs	r3, #0
 80083a4:	4630      	mov	r0, r6
 80083a6:	4639      	mov	r1, r7
 80083a8:	f7f8 fb8a 	bl	8000ac0 <__aeabi_dcmpeq>
 80083ac:	4681      	mov	r9, r0
 80083ae:	b160      	cbz	r0, 80083ca <_dtoa_r+0xd2>
 80083b0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80083b2:	2301      	movs	r3, #1
 80083b4:	6013      	str	r3, [r2, #0]
 80083b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	f000 8553 	beq.w	8008e64 <_dtoa_r+0xb6c>
 80083be:	4b93      	ldr	r3, [pc, #588]	; (800860c <_dtoa_r+0x314>)
 80083c0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80083c2:	6013      	str	r3, [r2, #0]
 80083c4:	3b01      	subs	r3, #1
 80083c6:	9302      	str	r3, [sp, #8]
 80083c8:	e7e0      	b.n	800838c <_dtoa_r+0x94>
 80083ca:	aa14      	add	r2, sp, #80	; 0x50
 80083cc:	a915      	add	r1, sp, #84	; 0x54
 80083ce:	ec47 6b10 	vmov	d0, r6, r7
 80083d2:	4620      	mov	r0, r4
 80083d4:	f001 f801 	bl	80093da <__d2b>
 80083d8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80083dc:	4682      	mov	sl, r0
 80083de:	2d00      	cmp	r5, #0
 80083e0:	d07e      	beq.n	80084e0 <_dtoa_r+0x1e8>
 80083e2:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80083e6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80083ea:	4630      	mov	r0, r6
 80083ec:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80083f0:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80083f4:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 80083f8:	2200      	movs	r2, #0
 80083fa:	4b85      	ldr	r3, [pc, #532]	; (8008610 <_dtoa_r+0x318>)
 80083fc:	f7f7 ff44 	bl	8000288 <__aeabi_dsub>
 8008400:	a379      	add	r3, pc, #484	; (adr r3, 80085e8 <_dtoa_r+0x2f0>)
 8008402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008406:	f7f8 f8f3 	bl	80005f0 <__aeabi_dmul>
 800840a:	a379      	add	r3, pc, #484	; (adr r3, 80085f0 <_dtoa_r+0x2f8>)
 800840c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008410:	f7f7 ff3c 	bl	800028c <__adddf3>
 8008414:	4606      	mov	r6, r0
 8008416:	4628      	mov	r0, r5
 8008418:	460f      	mov	r7, r1
 800841a:	f7f8 f883 	bl	8000524 <__aeabi_i2d>
 800841e:	a376      	add	r3, pc, #472	; (adr r3, 80085f8 <_dtoa_r+0x300>)
 8008420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008424:	f7f8 f8e4 	bl	80005f0 <__aeabi_dmul>
 8008428:	4602      	mov	r2, r0
 800842a:	460b      	mov	r3, r1
 800842c:	4630      	mov	r0, r6
 800842e:	4639      	mov	r1, r7
 8008430:	f7f7 ff2c 	bl	800028c <__adddf3>
 8008434:	4606      	mov	r6, r0
 8008436:	460f      	mov	r7, r1
 8008438:	f7f8 fb8a 	bl	8000b50 <__aeabi_d2iz>
 800843c:	2200      	movs	r2, #0
 800843e:	4683      	mov	fp, r0
 8008440:	2300      	movs	r3, #0
 8008442:	4630      	mov	r0, r6
 8008444:	4639      	mov	r1, r7
 8008446:	f7f8 fb45 	bl	8000ad4 <__aeabi_dcmplt>
 800844a:	b158      	cbz	r0, 8008464 <_dtoa_r+0x16c>
 800844c:	4658      	mov	r0, fp
 800844e:	f7f8 f869 	bl	8000524 <__aeabi_i2d>
 8008452:	4602      	mov	r2, r0
 8008454:	460b      	mov	r3, r1
 8008456:	4630      	mov	r0, r6
 8008458:	4639      	mov	r1, r7
 800845a:	f7f8 fb31 	bl	8000ac0 <__aeabi_dcmpeq>
 800845e:	b908      	cbnz	r0, 8008464 <_dtoa_r+0x16c>
 8008460:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008464:	f1bb 0f16 	cmp.w	fp, #22
 8008468:	d859      	bhi.n	800851e <_dtoa_r+0x226>
 800846a:	496a      	ldr	r1, [pc, #424]	; (8008614 <_dtoa_r+0x31c>)
 800846c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8008470:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008474:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008478:	f7f8 fb4a 	bl	8000b10 <__aeabi_dcmpgt>
 800847c:	2800      	cmp	r0, #0
 800847e:	d050      	beq.n	8008522 <_dtoa_r+0x22a>
 8008480:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008484:	2300      	movs	r3, #0
 8008486:	930e      	str	r3, [sp, #56]	; 0x38
 8008488:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800848a:	1b5d      	subs	r5, r3, r5
 800848c:	1e6b      	subs	r3, r5, #1
 800848e:	9306      	str	r3, [sp, #24]
 8008490:	bf45      	ittet	mi
 8008492:	f1c5 0301 	rsbmi	r3, r5, #1
 8008496:	9305      	strmi	r3, [sp, #20]
 8008498:	2300      	movpl	r3, #0
 800849a:	2300      	movmi	r3, #0
 800849c:	bf4c      	ite	mi
 800849e:	9306      	strmi	r3, [sp, #24]
 80084a0:	9305      	strpl	r3, [sp, #20]
 80084a2:	f1bb 0f00 	cmp.w	fp, #0
 80084a6:	db3e      	blt.n	8008526 <_dtoa_r+0x22e>
 80084a8:	9b06      	ldr	r3, [sp, #24]
 80084aa:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80084ae:	445b      	add	r3, fp
 80084b0:	9306      	str	r3, [sp, #24]
 80084b2:	2300      	movs	r3, #0
 80084b4:	9308      	str	r3, [sp, #32]
 80084b6:	9b07      	ldr	r3, [sp, #28]
 80084b8:	2b09      	cmp	r3, #9
 80084ba:	f200 80af 	bhi.w	800861c <_dtoa_r+0x324>
 80084be:	2b05      	cmp	r3, #5
 80084c0:	bfc4      	itt	gt
 80084c2:	3b04      	subgt	r3, #4
 80084c4:	9307      	strgt	r3, [sp, #28]
 80084c6:	9b07      	ldr	r3, [sp, #28]
 80084c8:	f1a3 0302 	sub.w	r3, r3, #2
 80084cc:	bfcc      	ite	gt
 80084ce:	2600      	movgt	r6, #0
 80084d0:	2601      	movle	r6, #1
 80084d2:	2b03      	cmp	r3, #3
 80084d4:	f200 80ae 	bhi.w	8008634 <_dtoa_r+0x33c>
 80084d8:	e8df f003 	tbb	[pc, r3]
 80084dc:	772f8482 	.word	0x772f8482
 80084e0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80084e2:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80084e4:	441d      	add	r5, r3
 80084e6:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80084ea:	2b20      	cmp	r3, #32
 80084ec:	dd11      	ble.n	8008512 <_dtoa_r+0x21a>
 80084ee:	9a00      	ldr	r2, [sp, #0]
 80084f0:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80084f4:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80084f8:	fa22 f000 	lsr.w	r0, r2, r0
 80084fc:	fa08 f303 	lsl.w	r3, r8, r3
 8008500:	4318      	orrs	r0, r3
 8008502:	f7f7 ffff 	bl	8000504 <__aeabi_ui2d>
 8008506:	2301      	movs	r3, #1
 8008508:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800850c:	3d01      	subs	r5, #1
 800850e:	9312      	str	r3, [sp, #72]	; 0x48
 8008510:	e772      	b.n	80083f8 <_dtoa_r+0x100>
 8008512:	f1c3 0020 	rsb	r0, r3, #32
 8008516:	9b00      	ldr	r3, [sp, #0]
 8008518:	fa03 f000 	lsl.w	r0, r3, r0
 800851c:	e7f1      	b.n	8008502 <_dtoa_r+0x20a>
 800851e:	2301      	movs	r3, #1
 8008520:	e7b1      	b.n	8008486 <_dtoa_r+0x18e>
 8008522:	900e      	str	r0, [sp, #56]	; 0x38
 8008524:	e7b0      	b.n	8008488 <_dtoa_r+0x190>
 8008526:	9b05      	ldr	r3, [sp, #20]
 8008528:	eba3 030b 	sub.w	r3, r3, fp
 800852c:	9305      	str	r3, [sp, #20]
 800852e:	f1cb 0300 	rsb	r3, fp, #0
 8008532:	9308      	str	r3, [sp, #32]
 8008534:	2300      	movs	r3, #0
 8008536:	930b      	str	r3, [sp, #44]	; 0x2c
 8008538:	e7bd      	b.n	80084b6 <_dtoa_r+0x1be>
 800853a:	2301      	movs	r3, #1
 800853c:	9309      	str	r3, [sp, #36]	; 0x24
 800853e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008540:	2b00      	cmp	r3, #0
 8008542:	dd7a      	ble.n	800863a <_dtoa_r+0x342>
 8008544:	9304      	str	r3, [sp, #16]
 8008546:	9303      	str	r3, [sp, #12]
 8008548:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800854a:	2200      	movs	r2, #0
 800854c:	606a      	str	r2, [r5, #4]
 800854e:	2104      	movs	r1, #4
 8008550:	f101 0214 	add.w	r2, r1, #20
 8008554:	429a      	cmp	r2, r3
 8008556:	d975      	bls.n	8008644 <_dtoa_r+0x34c>
 8008558:	6869      	ldr	r1, [r5, #4]
 800855a:	4620      	mov	r0, r4
 800855c:	f000 fcbb 	bl	8008ed6 <_Balloc>
 8008560:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008562:	6028      	str	r0, [r5, #0]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	9302      	str	r3, [sp, #8]
 8008568:	9b03      	ldr	r3, [sp, #12]
 800856a:	2b0e      	cmp	r3, #14
 800856c:	f200 80e5 	bhi.w	800873a <_dtoa_r+0x442>
 8008570:	2e00      	cmp	r6, #0
 8008572:	f000 80e2 	beq.w	800873a <_dtoa_r+0x442>
 8008576:	ed9d 7b00 	vldr	d7, [sp]
 800857a:	f1bb 0f00 	cmp.w	fp, #0
 800857e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8008582:	dd74      	ble.n	800866e <_dtoa_r+0x376>
 8008584:	4a23      	ldr	r2, [pc, #140]	; (8008614 <_dtoa_r+0x31c>)
 8008586:	f00b 030f 	and.w	r3, fp, #15
 800858a:	ea4f 162b 	mov.w	r6, fp, asr #4
 800858e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008592:	06f0      	lsls	r0, r6, #27
 8008594:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008598:	d559      	bpl.n	800864e <_dtoa_r+0x356>
 800859a:	4b1f      	ldr	r3, [pc, #124]	; (8008618 <_dtoa_r+0x320>)
 800859c:	ec51 0b17 	vmov	r0, r1, d7
 80085a0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80085a4:	f7f8 f94e 	bl	8000844 <__aeabi_ddiv>
 80085a8:	e9cd 0100 	strd	r0, r1, [sp]
 80085ac:	f006 060f 	and.w	r6, r6, #15
 80085b0:	2503      	movs	r5, #3
 80085b2:	4f19      	ldr	r7, [pc, #100]	; (8008618 <_dtoa_r+0x320>)
 80085b4:	2e00      	cmp	r6, #0
 80085b6:	d14c      	bne.n	8008652 <_dtoa_r+0x35a>
 80085b8:	4642      	mov	r2, r8
 80085ba:	464b      	mov	r3, r9
 80085bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80085c0:	f7f8 f940 	bl	8000844 <__aeabi_ddiv>
 80085c4:	e9cd 0100 	strd	r0, r1, [sp]
 80085c8:	e06a      	b.n	80086a0 <_dtoa_r+0x3a8>
 80085ca:	2301      	movs	r3, #1
 80085cc:	9309      	str	r3, [sp, #36]	; 0x24
 80085ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085d0:	445b      	add	r3, fp
 80085d2:	9304      	str	r3, [sp, #16]
 80085d4:	3301      	adds	r3, #1
 80085d6:	2b01      	cmp	r3, #1
 80085d8:	9303      	str	r3, [sp, #12]
 80085da:	bfb8      	it	lt
 80085dc:	2301      	movlt	r3, #1
 80085de:	e7b3      	b.n	8008548 <_dtoa_r+0x250>
 80085e0:	2300      	movs	r3, #0
 80085e2:	e7ab      	b.n	800853c <_dtoa_r+0x244>
 80085e4:	2300      	movs	r3, #0
 80085e6:	e7f1      	b.n	80085cc <_dtoa_r+0x2d4>
 80085e8:	636f4361 	.word	0x636f4361
 80085ec:	3fd287a7 	.word	0x3fd287a7
 80085f0:	8b60c8b3 	.word	0x8b60c8b3
 80085f4:	3fc68a28 	.word	0x3fc68a28
 80085f8:	509f79fb 	.word	0x509f79fb
 80085fc:	3fd34413 	.word	0x3fd34413
 8008600:	7ff00000 	.word	0x7ff00000
 8008604:	08009a51 	.word	0x08009a51
 8008608:	08009a48 	.word	0x08009a48
 800860c:	08009a25 	.word	0x08009a25
 8008610:	3ff80000 	.word	0x3ff80000
 8008614:	08009a80 	.word	0x08009a80
 8008618:	08009a58 	.word	0x08009a58
 800861c:	2601      	movs	r6, #1
 800861e:	2300      	movs	r3, #0
 8008620:	9307      	str	r3, [sp, #28]
 8008622:	9609      	str	r6, [sp, #36]	; 0x24
 8008624:	f04f 33ff 	mov.w	r3, #4294967295
 8008628:	9304      	str	r3, [sp, #16]
 800862a:	9303      	str	r3, [sp, #12]
 800862c:	2200      	movs	r2, #0
 800862e:	2312      	movs	r3, #18
 8008630:	920a      	str	r2, [sp, #40]	; 0x28
 8008632:	e789      	b.n	8008548 <_dtoa_r+0x250>
 8008634:	2301      	movs	r3, #1
 8008636:	9309      	str	r3, [sp, #36]	; 0x24
 8008638:	e7f4      	b.n	8008624 <_dtoa_r+0x32c>
 800863a:	2301      	movs	r3, #1
 800863c:	9304      	str	r3, [sp, #16]
 800863e:	9303      	str	r3, [sp, #12]
 8008640:	461a      	mov	r2, r3
 8008642:	e7f5      	b.n	8008630 <_dtoa_r+0x338>
 8008644:	686a      	ldr	r2, [r5, #4]
 8008646:	3201      	adds	r2, #1
 8008648:	606a      	str	r2, [r5, #4]
 800864a:	0049      	lsls	r1, r1, #1
 800864c:	e780      	b.n	8008550 <_dtoa_r+0x258>
 800864e:	2502      	movs	r5, #2
 8008650:	e7af      	b.n	80085b2 <_dtoa_r+0x2ba>
 8008652:	07f1      	lsls	r1, r6, #31
 8008654:	d508      	bpl.n	8008668 <_dtoa_r+0x370>
 8008656:	4640      	mov	r0, r8
 8008658:	4649      	mov	r1, r9
 800865a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800865e:	f7f7 ffc7 	bl	80005f0 <__aeabi_dmul>
 8008662:	3501      	adds	r5, #1
 8008664:	4680      	mov	r8, r0
 8008666:	4689      	mov	r9, r1
 8008668:	1076      	asrs	r6, r6, #1
 800866a:	3708      	adds	r7, #8
 800866c:	e7a2      	b.n	80085b4 <_dtoa_r+0x2bc>
 800866e:	f000 809d 	beq.w	80087ac <_dtoa_r+0x4b4>
 8008672:	f1cb 0600 	rsb	r6, fp, #0
 8008676:	4b9f      	ldr	r3, [pc, #636]	; (80088f4 <_dtoa_r+0x5fc>)
 8008678:	4f9f      	ldr	r7, [pc, #636]	; (80088f8 <_dtoa_r+0x600>)
 800867a:	f006 020f 	and.w	r2, r6, #15
 800867e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008686:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800868a:	f7f7 ffb1 	bl	80005f0 <__aeabi_dmul>
 800868e:	e9cd 0100 	strd	r0, r1, [sp]
 8008692:	1136      	asrs	r6, r6, #4
 8008694:	2300      	movs	r3, #0
 8008696:	2502      	movs	r5, #2
 8008698:	2e00      	cmp	r6, #0
 800869a:	d17c      	bne.n	8008796 <_dtoa_r+0x49e>
 800869c:	2b00      	cmp	r3, #0
 800869e:	d191      	bne.n	80085c4 <_dtoa_r+0x2cc>
 80086a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	f000 8084 	beq.w	80087b0 <_dtoa_r+0x4b8>
 80086a8:	e9dd 8900 	ldrd	r8, r9, [sp]
 80086ac:	2200      	movs	r2, #0
 80086ae:	4b93      	ldr	r3, [pc, #588]	; (80088fc <_dtoa_r+0x604>)
 80086b0:	4640      	mov	r0, r8
 80086b2:	4649      	mov	r1, r9
 80086b4:	f7f8 fa0e 	bl	8000ad4 <__aeabi_dcmplt>
 80086b8:	2800      	cmp	r0, #0
 80086ba:	d079      	beq.n	80087b0 <_dtoa_r+0x4b8>
 80086bc:	9b03      	ldr	r3, [sp, #12]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d076      	beq.n	80087b0 <_dtoa_r+0x4b8>
 80086c2:	9b04      	ldr	r3, [sp, #16]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	dd34      	ble.n	8008732 <_dtoa_r+0x43a>
 80086c8:	2200      	movs	r2, #0
 80086ca:	4b8d      	ldr	r3, [pc, #564]	; (8008900 <_dtoa_r+0x608>)
 80086cc:	4640      	mov	r0, r8
 80086ce:	4649      	mov	r1, r9
 80086d0:	f7f7 ff8e 	bl	80005f0 <__aeabi_dmul>
 80086d4:	e9cd 0100 	strd	r0, r1, [sp]
 80086d8:	9e04      	ldr	r6, [sp, #16]
 80086da:	f10b 37ff 	add.w	r7, fp, #4294967295
 80086de:	3501      	adds	r5, #1
 80086e0:	4628      	mov	r0, r5
 80086e2:	f7f7 ff1f 	bl	8000524 <__aeabi_i2d>
 80086e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80086ea:	f7f7 ff81 	bl	80005f0 <__aeabi_dmul>
 80086ee:	2200      	movs	r2, #0
 80086f0:	4b84      	ldr	r3, [pc, #528]	; (8008904 <_dtoa_r+0x60c>)
 80086f2:	f7f7 fdcb 	bl	800028c <__adddf3>
 80086f6:	4680      	mov	r8, r0
 80086f8:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 80086fc:	2e00      	cmp	r6, #0
 80086fe:	d15a      	bne.n	80087b6 <_dtoa_r+0x4be>
 8008700:	2200      	movs	r2, #0
 8008702:	4b81      	ldr	r3, [pc, #516]	; (8008908 <_dtoa_r+0x610>)
 8008704:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008708:	f7f7 fdbe 	bl	8000288 <__aeabi_dsub>
 800870c:	4642      	mov	r2, r8
 800870e:	464b      	mov	r3, r9
 8008710:	e9cd 0100 	strd	r0, r1, [sp]
 8008714:	f7f8 f9fc 	bl	8000b10 <__aeabi_dcmpgt>
 8008718:	2800      	cmp	r0, #0
 800871a:	f040 829b 	bne.w	8008c54 <_dtoa_r+0x95c>
 800871e:	4642      	mov	r2, r8
 8008720:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008724:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008728:	f7f8 f9d4 	bl	8000ad4 <__aeabi_dcmplt>
 800872c:	2800      	cmp	r0, #0
 800872e:	f040 828f 	bne.w	8008c50 <_dtoa_r+0x958>
 8008732:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008736:	e9cd 2300 	strd	r2, r3, [sp]
 800873a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800873c:	2b00      	cmp	r3, #0
 800873e:	f2c0 8150 	blt.w	80089e2 <_dtoa_r+0x6ea>
 8008742:	f1bb 0f0e 	cmp.w	fp, #14
 8008746:	f300 814c 	bgt.w	80089e2 <_dtoa_r+0x6ea>
 800874a:	4b6a      	ldr	r3, [pc, #424]	; (80088f4 <_dtoa_r+0x5fc>)
 800874c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008750:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008754:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008756:	2b00      	cmp	r3, #0
 8008758:	f280 80da 	bge.w	8008910 <_dtoa_r+0x618>
 800875c:	9b03      	ldr	r3, [sp, #12]
 800875e:	2b00      	cmp	r3, #0
 8008760:	f300 80d6 	bgt.w	8008910 <_dtoa_r+0x618>
 8008764:	f040 8273 	bne.w	8008c4e <_dtoa_r+0x956>
 8008768:	2200      	movs	r2, #0
 800876a:	4b67      	ldr	r3, [pc, #412]	; (8008908 <_dtoa_r+0x610>)
 800876c:	4640      	mov	r0, r8
 800876e:	4649      	mov	r1, r9
 8008770:	f7f7 ff3e 	bl	80005f0 <__aeabi_dmul>
 8008774:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008778:	f7f8 f9c0 	bl	8000afc <__aeabi_dcmpge>
 800877c:	9e03      	ldr	r6, [sp, #12]
 800877e:	4637      	mov	r7, r6
 8008780:	2800      	cmp	r0, #0
 8008782:	f040 824a 	bne.w	8008c1a <_dtoa_r+0x922>
 8008786:	9b02      	ldr	r3, [sp, #8]
 8008788:	9a02      	ldr	r2, [sp, #8]
 800878a:	1c5d      	adds	r5, r3, #1
 800878c:	2331      	movs	r3, #49	; 0x31
 800878e:	7013      	strb	r3, [r2, #0]
 8008790:	f10b 0b01 	add.w	fp, fp, #1
 8008794:	e245      	b.n	8008c22 <_dtoa_r+0x92a>
 8008796:	07f2      	lsls	r2, r6, #31
 8008798:	d505      	bpl.n	80087a6 <_dtoa_r+0x4ae>
 800879a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800879e:	f7f7 ff27 	bl	80005f0 <__aeabi_dmul>
 80087a2:	3501      	adds	r5, #1
 80087a4:	2301      	movs	r3, #1
 80087a6:	1076      	asrs	r6, r6, #1
 80087a8:	3708      	adds	r7, #8
 80087aa:	e775      	b.n	8008698 <_dtoa_r+0x3a0>
 80087ac:	2502      	movs	r5, #2
 80087ae:	e777      	b.n	80086a0 <_dtoa_r+0x3a8>
 80087b0:	465f      	mov	r7, fp
 80087b2:	9e03      	ldr	r6, [sp, #12]
 80087b4:	e794      	b.n	80086e0 <_dtoa_r+0x3e8>
 80087b6:	9a02      	ldr	r2, [sp, #8]
 80087b8:	4b4e      	ldr	r3, [pc, #312]	; (80088f4 <_dtoa_r+0x5fc>)
 80087ba:	4432      	add	r2, r6
 80087bc:	9213      	str	r2, [sp, #76]	; 0x4c
 80087be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80087c0:	1e71      	subs	r1, r6, #1
 80087c2:	2a00      	cmp	r2, #0
 80087c4:	d048      	beq.n	8008858 <_dtoa_r+0x560>
 80087c6:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80087ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087ce:	2000      	movs	r0, #0
 80087d0:	494e      	ldr	r1, [pc, #312]	; (800890c <_dtoa_r+0x614>)
 80087d2:	f7f8 f837 	bl	8000844 <__aeabi_ddiv>
 80087d6:	4642      	mov	r2, r8
 80087d8:	464b      	mov	r3, r9
 80087da:	f7f7 fd55 	bl	8000288 <__aeabi_dsub>
 80087de:	9d02      	ldr	r5, [sp, #8]
 80087e0:	4680      	mov	r8, r0
 80087e2:	4689      	mov	r9, r1
 80087e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80087e8:	f7f8 f9b2 	bl	8000b50 <__aeabi_d2iz>
 80087ec:	4606      	mov	r6, r0
 80087ee:	f7f7 fe99 	bl	8000524 <__aeabi_i2d>
 80087f2:	4602      	mov	r2, r0
 80087f4:	460b      	mov	r3, r1
 80087f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80087fa:	f7f7 fd45 	bl	8000288 <__aeabi_dsub>
 80087fe:	3630      	adds	r6, #48	; 0x30
 8008800:	f805 6b01 	strb.w	r6, [r5], #1
 8008804:	4642      	mov	r2, r8
 8008806:	464b      	mov	r3, r9
 8008808:	e9cd 0100 	strd	r0, r1, [sp]
 800880c:	f7f8 f962 	bl	8000ad4 <__aeabi_dcmplt>
 8008810:	2800      	cmp	r0, #0
 8008812:	d165      	bne.n	80088e0 <_dtoa_r+0x5e8>
 8008814:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008818:	2000      	movs	r0, #0
 800881a:	4938      	ldr	r1, [pc, #224]	; (80088fc <_dtoa_r+0x604>)
 800881c:	f7f7 fd34 	bl	8000288 <__aeabi_dsub>
 8008820:	4642      	mov	r2, r8
 8008822:	464b      	mov	r3, r9
 8008824:	f7f8 f956 	bl	8000ad4 <__aeabi_dcmplt>
 8008828:	2800      	cmp	r0, #0
 800882a:	f040 80ba 	bne.w	80089a2 <_dtoa_r+0x6aa>
 800882e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008830:	429d      	cmp	r5, r3
 8008832:	f43f af7e 	beq.w	8008732 <_dtoa_r+0x43a>
 8008836:	2200      	movs	r2, #0
 8008838:	4b31      	ldr	r3, [pc, #196]	; (8008900 <_dtoa_r+0x608>)
 800883a:	4640      	mov	r0, r8
 800883c:	4649      	mov	r1, r9
 800883e:	f7f7 fed7 	bl	80005f0 <__aeabi_dmul>
 8008842:	2200      	movs	r2, #0
 8008844:	4680      	mov	r8, r0
 8008846:	4689      	mov	r9, r1
 8008848:	4b2d      	ldr	r3, [pc, #180]	; (8008900 <_dtoa_r+0x608>)
 800884a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800884e:	f7f7 fecf 	bl	80005f0 <__aeabi_dmul>
 8008852:	e9cd 0100 	strd	r0, r1, [sp]
 8008856:	e7c5      	b.n	80087e4 <_dtoa_r+0x4ec>
 8008858:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800885c:	4642      	mov	r2, r8
 800885e:	464b      	mov	r3, r9
 8008860:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008864:	f7f7 fec4 	bl	80005f0 <__aeabi_dmul>
 8008868:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800886c:	9d02      	ldr	r5, [sp, #8]
 800886e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008872:	f7f8 f96d 	bl	8000b50 <__aeabi_d2iz>
 8008876:	4606      	mov	r6, r0
 8008878:	f7f7 fe54 	bl	8000524 <__aeabi_i2d>
 800887c:	3630      	adds	r6, #48	; 0x30
 800887e:	4602      	mov	r2, r0
 8008880:	460b      	mov	r3, r1
 8008882:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008886:	f7f7 fcff 	bl	8000288 <__aeabi_dsub>
 800888a:	f805 6b01 	strb.w	r6, [r5], #1
 800888e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008890:	42ab      	cmp	r3, r5
 8008892:	4680      	mov	r8, r0
 8008894:	4689      	mov	r9, r1
 8008896:	f04f 0200 	mov.w	r2, #0
 800889a:	d125      	bne.n	80088e8 <_dtoa_r+0x5f0>
 800889c:	4b1b      	ldr	r3, [pc, #108]	; (800890c <_dtoa_r+0x614>)
 800889e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80088a2:	f7f7 fcf3 	bl	800028c <__adddf3>
 80088a6:	4602      	mov	r2, r0
 80088a8:	460b      	mov	r3, r1
 80088aa:	4640      	mov	r0, r8
 80088ac:	4649      	mov	r1, r9
 80088ae:	f7f8 f92f 	bl	8000b10 <__aeabi_dcmpgt>
 80088b2:	2800      	cmp	r0, #0
 80088b4:	d175      	bne.n	80089a2 <_dtoa_r+0x6aa>
 80088b6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80088ba:	2000      	movs	r0, #0
 80088bc:	4913      	ldr	r1, [pc, #76]	; (800890c <_dtoa_r+0x614>)
 80088be:	f7f7 fce3 	bl	8000288 <__aeabi_dsub>
 80088c2:	4602      	mov	r2, r0
 80088c4:	460b      	mov	r3, r1
 80088c6:	4640      	mov	r0, r8
 80088c8:	4649      	mov	r1, r9
 80088ca:	f7f8 f903 	bl	8000ad4 <__aeabi_dcmplt>
 80088ce:	2800      	cmp	r0, #0
 80088d0:	f43f af2f 	beq.w	8008732 <_dtoa_r+0x43a>
 80088d4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80088d8:	2b30      	cmp	r3, #48	; 0x30
 80088da:	f105 32ff 	add.w	r2, r5, #4294967295
 80088de:	d001      	beq.n	80088e4 <_dtoa_r+0x5ec>
 80088e0:	46bb      	mov	fp, r7
 80088e2:	e04d      	b.n	8008980 <_dtoa_r+0x688>
 80088e4:	4615      	mov	r5, r2
 80088e6:	e7f5      	b.n	80088d4 <_dtoa_r+0x5dc>
 80088e8:	4b05      	ldr	r3, [pc, #20]	; (8008900 <_dtoa_r+0x608>)
 80088ea:	f7f7 fe81 	bl	80005f0 <__aeabi_dmul>
 80088ee:	e9cd 0100 	strd	r0, r1, [sp]
 80088f2:	e7bc      	b.n	800886e <_dtoa_r+0x576>
 80088f4:	08009a80 	.word	0x08009a80
 80088f8:	08009a58 	.word	0x08009a58
 80088fc:	3ff00000 	.word	0x3ff00000
 8008900:	40240000 	.word	0x40240000
 8008904:	401c0000 	.word	0x401c0000
 8008908:	40140000 	.word	0x40140000
 800890c:	3fe00000 	.word	0x3fe00000
 8008910:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008914:	9d02      	ldr	r5, [sp, #8]
 8008916:	4642      	mov	r2, r8
 8008918:	464b      	mov	r3, r9
 800891a:	4630      	mov	r0, r6
 800891c:	4639      	mov	r1, r7
 800891e:	f7f7 ff91 	bl	8000844 <__aeabi_ddiv>
 8008922:	f7f8 f915 	bl	8000b50 <__aeabi_d2iz>
 8008926:	9000      	str	r0, [sp, #0]
 8008928:	f7f7 fdfc 	bl	8000524 <__aeabi_i2d>
 800892c:	4642      	mov	r2, r8
 800892e:	464b      	mov	r3, r9
 8008930:	f7f7 fe5e 	bl	80005f0 <__aeabi_dmul>
 8008934:	4602      	mov	r2, r0
 8008936:	460b      	mov	r3, r1
 8008938:	4630      	mov	r0, r6
 800893a:	4639      	mov	r1, r7
 800893c:	f7f7 fca4 	bl	8000288 <__aeabi_dsub>
 8008940:	9e00      	ldr	r6, [sp, #0]
 8008942:	9f03      	ldr	r7, [sp, #12]
 8008944:	3630      	adds	r6, #48	; 0x30
 8008946:	f805 6b01 	strb.w	r6, [r5], #1
 800894a:	9e02      	ldr	r6, [sp, #8]
 800894c:	1bae      	subs	r6, r5, r6
 800894e:	42b7      	cmp	r7, r6
 8008950:	4602      	mov	r2, r0
 8008952:	460b      	mov	r3, r1
 8008954:	d138      	bne.n	80089c8 <_dtoa_r+0x6d0>
 8008956:	f7f7 fc99 	bl	800028c <__adddf3>
 800895a:	4606      	mov	r6, r0
 800895c:	460f      	mov	r7, r1
 800895e:	4602      	mov	r2, r0
 8008960:	460b      	mov	r3, r1
 8008962:	4640      	mov	r0, r8
 8008964:	4649      	mov	r1, r9
 8008966:	f7f8 f8b5 	bl	8000ad4 <__aeabi_dcmplt>
 800896a:	b9c8      	cbnz	r0, 80089a0 <_dtoa_r+0x6a8>
 800896c:	4632      	mov	r2, r6
 800896e:	463b      	mov	r3, r7
 8008970:	4640      	mov	r0, r8
 8008972:	4649      	mov	r1, r9
 8008974:	f7f8 f8a4 	bl	8000ac0 <__aeabi_dcmpeq>
 8008978:	b110      	cbz	r0, 8008980 <_dtoa_r+0x688>
 800897a:	9b00      	ldr	r3, [sp, #0]
 800897c:	07db      	lsls	r3, r3, #31
 800897e:	d40f      	bmi.n	80089a0 <_dtoa_r+0x6a8>
 8008980:	4651      	mov	r1, sl
 8008982:	4620      	mov	r0, r4
 8008984:	f000 fadb 	bl	8008f3e <_Bfree>
 8008988:	2300      	movs	r3, #0
 800898a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800898c:	702b      	strb	r3, [r5, #0]
 800898e:	f10b 0301 	add.w	r3, fp, #1
 8008992:	6013      	str	r3, [r2, #0]
 8008994:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008996:	2b00      	cmp	r3, #0
 8008998:	f43f acf8 	beq.w	800838c <_dtoa_r+0x94>
 800899c:	601d      	str	r5, [r3, #0]
 800899e:	e4f5      	b.n	800838c <_dtoa_r+0x94>
 80089a0:	465f      	mov	r7, fp
 80089a2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80089a6:	2a39      	cmp	r2, #57	; 0x39
 80089a8:	f105 33ff 	add.w	r3, r5, #4294967295
 80089ac:	d106      	bne.n	80089bc <_dtoa_r+0x6c4>
 80089ae:	9a02      	ldr	r2, [sp, #8]
 80089b0:	429a      	cmp	r2, r3
 80089b2:	d107      	bne.n	80089c4 <_dtoa_r+0x6cc>
 80089b4:	2330      	movs	r3, #48	; 0x30
 80089b6:	7013      	strb	r3, [r2, #0]
 80089b8:	3701      	adds	r7, #1
 80089ba:	4613      	mov	r3, r2
 80089bc:	781a      	ldrb	r2, [r3, #0]
 80089be:	3201      	adds	r2, #1
 80089c0:	701a      	strb	r2, [r3, #0]
 80089c2:	e78d      	b.n	80088e0 <_dtoa_r+0x5e8>
 80089c4:	461d      	mov	r5, r3
 80089c6:	e7ec      	b.n	80089a2 <_dtoa_r+0x6aa>
 80089c8:	2200      	movs	r2, #0
 80089ca:	4ba4      	ldr	r3, [pc, #656]	; (8008c5c <_dtoa_r+0x964>)
 80089cc:	f7f7 fe10 	bl	80005f0 <__aeabi_dmul>
 80089d0:	2200      	movs	r2, #0
 80089d2:	2300      	movs	r3, #0
 80089d4:	4606      	mov	r6, r0
 80089d6:	460f      	mov	r7, r1
 80089d8:	f7f8 f872 	bl	8000ac0 <__aeabi_dcmpeq>
 80089dc:	2800      	cmp	r0, #0
 80089de:	d09a      	beq.n	8008916 <_dtoa_r+0x61e>
 80089e0:	e7ce      	b.n	8008980 <_dtoa_r+0x688>
 80089e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80089e4:	2a00      	cmp	r2, #0
 80089e6:	f000 80cd 	beq.w	8008b84 <_dtoa_r+0x88c>
 80089ea:	9a07      	ldr	r2, [sp, #28]
 80089ec:	2a01      	cmp	r2, #1
 80089ee:	f300 80af 	bgt.w	8008b50 <_dtoa_r+0x858>
 80089f2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80089f4:	2a00      	cmp	r2, #0
 80089f6:	f000 80a7 	beq.w	8008b48 <_dtoa_r+0x850>
 80089fa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80089fe:	9e08      	ldr	r6, [sp, #32]
 8008a00:	9d05      	ldr	r5, [sp, #20]
 8008a02:	9a05      	ldr	r2, [sp, #20]
 8008a04:	441a      	add	r2, r3
 8008a06:	9205      	str	r2, [sp, #20]
 8008a08:	9a06      	ldr	r2, [sp, #24]
 8008a0a:	2101      	movs	r1, #1
 8008a0c:	441a      	add	r2, r3
 8008a0e:	4620      	mov	r0, r4
 8008a10:	9206      	str	r2, [sp, #24]
 8008a12:	f000 fb34 	bl	800907e <__i2b>
 8008a16:	4607      	mov	r7, r0
 8008a18:	2d00      	cmp	r5, #0
 8008a1a:	dd0c      	ble.n	8008a36 <_dtoa_r+0x73e>
 8008a1c:	9b06      	ldr	r3, [sp, #24]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	dd09      	ble.n	8008a36 <_dtoa_r+0x73e>
 8008a22:	42ab      	cmp	r3, r5
 8008a24:	9a05      	ldr	r2, [sp, #20]
 8008a26:	bfa8      	it	ge
 8008a28:	462b      	movge	r3, r5
 8008a2a:	1ad2      	subs	r2, r2, r3
 8008a2c:	9205      	str	r2, [sp, #20]
 8008a2e:	9a06      	ldr	r2, [sp, #24]
 8008a30:	1aed      	subs	r5, r5, r3
 8008a32:	1ad3      	subs	r3, r2, r3
 8008a34:	9306      	str	r3, [sp, #24]
 8008a36:	9b08      	ldr	r3, [sp, #32]
 8008a38:	b1f3      	cbz	r3, 8008a78 <_dtoa_r+0x780>
 8008a3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	f000 80a5 	beq.w	8008b8c <_dtoa_r+0x894>
 8008a42:	2e00      	cmp	r6, #0
 8008a44:	dd10      	ble.n	8008a68 <_dtoa_r+0x770>
 8008a46:	4639      	mov	r1, r7
 8008a48:	4632      	mov	r2, r6
 8008a4a:	4620      	mov	r0, r4
 8008a4c:	f000 fbae 	bl	80091ac <__pow5mult>
 8008a50:	4652      	mov	r2, sl
 8008a52:	4601      	mov	r1, r0
 8008a54:	4607      	mov	r7, r0
 8008a56:	4620      	mov	r0, r4
 8008a58:	f000 fb1a 	bl	8009090 <__multiply>
 8008a5c:	4651      	mov	r1, sl
 8008a5e:	4680      	mov	r8, r0
 8008a60:	4620      	mov	r0, r4
 8008a62:	f000 fa6c 	bl	8008f3e <_Bfree>
 8008a66:	46c2      	mov	sl, r8
 8008a68:	9b08      	ldr	r3, [sp, #32]
 8008a6a:	1b9a      	subs	r2, r3, r6
 8008a6c:	d004      	beq.n	8008a78 <_dtoa_r+0x780>
 8008a6e:	4651      	mov	r1, sl
 8008a70:	4620      	mov	r0, r4
 8008a72:	f000 fb9b 	bl	80091ac <__pow5mult>
 8008a76:	4682      	mov	sl, r0
 8008a78:	2101      	movs	r1, #1
 8008a7a:	4620      	mov	r0, r4
 8008a7c:	f000 faff 	bl	800907e <__i2b>
 8008a80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	4606      	mov	r6, r0
 8008a86:	f340 8083 	ble.w	8008b90 <_dtoa_r+0x898>
 8008a8a:	461a      	mov	r2, r3
 8008a8c:	4601      	mov	r1, r0
 8008a8e:	4620      	mov	r0, r4
 8008a90:	f000 fb8c 	bl	80091ac <__pow5mult>
 8008a94:	9b07      	ldr	r3, [sp, #28]
 8008a96:	2b01      	cmp	r3, #1
 8008a98:	4606      	mov	r6, r0
 8008a9a:	dd7c      	ble.n	8008b96 <_dtoa_r+0x89e>
 8008a9c:	f04f 0800 	mov.w	r8, #0
 8008aa0:	6933      	ldr	r3, [r6, #16]
 8008aa2:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008aa6:	6918      	ldr	r0, [r3, #16]
 8008aa8:	f000 fa9b 	bl	8008fe2 <__hi0bits>
 8008aac:	f1c0 0020 	rsb	r0, r0, #32
 8008ab0:	9b06      	ldr	r3, [sp, #24]
 8008ab2:	4418      	add	r0, r3
 8008ab4:	f010 001f 	ands.w	r0, r0, #31
 8008ab8:	f000 8096 	beq.w	8008be8 <_dtoa_r+0x8f0>
 8008abc:	f1c0 0320 	rsb	r3, r0, #32
 8008ac0:	2b04      	cmp	r3, #4
 8008ac2:	f340 8087 	ble.w	8008bd4 <_dtoa_r+0x8dc>
 8008ac6:	9b05      	ldr	r3, [sp, #20]
 8008ac8:	f1c0 001c 	rsb	r0, r0, #28
 8008acc:	4403      	add	r3, r0
 8008ace:	9305      	str	r3, [sp, #20]
 8008ad0:	9b06      	ldr	r3, [sp, #24]
 8008ad2:	4405      	add	r5, r0
 8008ad4:	4403      	add	r3, r0
 8008ad6:	9306      	str	r3, [sp, #24]
 8008ad8:	9b05      	ldr	r3, [sp, #20]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	dd05      	ble.n	8008aea <_dtoa_r+0x7f2>
 8008ade:	4651      	mov	r1, sl
 8008ae0:	461a      	mov	r2, r3
 8008ae2:	4620      	mov	r0, r4
 8008ae4:	f000 fbb0 	bl	8009248 <__lshift>
 8008ae8:	4682      	mov	sl, r0
 8008aea:	9b06      	ldr	r3, [sp, #24]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	dd05      	ble.n	8008afc <_dtoa_r+0x804>
 8008af0:	4631      	mov	r1, r6
 8008af2:	461a      	mov	r2, r3
 8008af4:	4620      	mov	r0, r4
 8008af6:	f000 fba7 	bl	8009248 <__lshift>
 8008afa:	4606      	mov	r6, r0
 8008afc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d074      	beq.n	8008bec <_dtoa_r+0x8f4>
 8008b02:	4631      	mov	r1, r6
 8008b04:	4650      	mov	r0, sl
 8008b06:	f000 fbf0 	bl	80092ea <__mcmp>
 8008b0a:	2800      	cmp	r0, #0
 8008b0c:	da6e      	bge.n	8008bec <_dtoa_r+0x8f4>
 8008b0e:	2300      	movs	r3, #0
 8008b10:	4651      	mov	r1, sl
 8008b12:	220a      	movs	r2, #10
 8008b14:	4620      	mov	r0, r4
 8008b16:	f000 fa29 	bl	8008f6c <__multadd>
 8008b1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b1c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008b20:	4682      	mov	sl, r0
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	f000 81a8 	beq.w	8008e78 <_dtoa_r+0xb80>
 8008b28:	2300      	movs	r3, #0
 8008b2a:	4639      	mov	r1, r7
 8008b2c:	220a      	movs	r2, #10
 8008b2e:	4620      	mov	r0, r4
 8008b30:	f000 fa1c 	bl	8008f6c <__multadd>
 8008b34:	9b04      	ldr	r3, [sp, #16]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	4607      	mov	r7, r0
 8008b3a:	f300 80c8 	bgt.w	8008cce <_dtoa_r+0x9d6>
 8008b3e:	9b07      	ldr	r3, [sp, #28]
 8008b40:	2b02      	cmp	r3, #2
 8008b42:	f340 80c4 	ble.w	8008cce <_dtoa_r+0x9d6>
 8008b46:	e059      	b.n	8008bfc <_dtoa_r+0x904>
 8008b48:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008b4a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008b4e:	e756      	b.n	80089fe <_dtoa_r+0x706>
 8008b50:	9b03      	ldr	r3, [sp, #12]
 8008b52:	1e5e      	subs	r6, r3, #1
 8008b54:	9b08      	ldr	r3, [sp, #32]
 8008b56:	42b3      	cmp	r3, r6
 8008b58:	bfbf      	itttt	lt
 8008b5a:	9b08      	ldrlt	r3, [sp, #32]
 8008b5c:	9608      	strlt	r6, [sp, #32]
 8008b5e:	1af2      	sublt	r2, r6, r3
 8008b60:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8008b62:	bfb6      	itet	lt
 8008b64:	189b      	addlt	r3, r3, r2
 8008b66:	1b9e      	subge	r6, r3, r6
 8008b68:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8008b6a:	9b03      	ldr	r3, [sp, #12]
 8008b6c:	bfb8      	it	lt
 8008b6e:	2600      	movlt	r6, #0
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	bfb9      	ittee	lt
 8008b74:	9b05      	ldrlt	r3, [sp, #20]
 8008b76:	9a03      	ldrlt	r2, [sp, #12]
 8008b78:	9d05      	ldrge	r5, [sp, #20]
 8008b7a:	9b03      	ldrge	r3, [sp, #12]
 8008b7c:	bfbc      	itt	lt
 8008b7e:	1a9d      	sublt	r5, r3, r2
 8008b80:	2300      	movlt	r3, #0
 8008b82:	e73e      	b.n	8008a02 <_dtoa_r+0x70a>
 8008b84:	9e08      	ldr	r6, [sp, #32]
 8008b86:	9d05      	ldr	r5, [sp, #20]
 8008b88:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008b8a:	e745      	b.n	8008a18 <_dtoa_r+0x720>
 8008b8c:	9a08      	ldr	r2, [sp, #32]
 8008b8e:	e76e      	b.n	8008a6e <_dtoa_r+0x776>
 8008b90:	9b07      	ldr	r3, [sp, #28]
 8008b92:	2b01      	cmp	r3, #1
 8008b94:	dc19      	bgt.n	8008bca <_dtoa_r+0x8d2>
 8008b96:	9b00      	ldr	r3, [sp, #0]
 8008b98:	b9bb      	cbnz	r3, 8008bca <_dtoa_r+0x8d2>
 8008b9a:	9b01      	ldr	r3, [sp, #4]
 8008b9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008ba0:	b99b      	cbnz	r3, 8008bca <_dtoa_r+0x8d2>
 8008ba2:	9b01      	ldr	r3, [sp, #4]
 8008ba4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008ba8:	0d1b      	lsrs	r3, r3, #20
 8008baa:	051b      	lsls	r3, r3, #20
 8008bac:	b183      	cbz	r3, 8008bd0 <_dtoa_r+0x8d8>
 8008bae:	9b05      	ldr	r3, [sp, #20]
 8008bb0:	3301      	adds	r3, #1
 8008bb2:	9305      	str	r3, [sp, #20]
 8008bb4:	9b06      	ldr	r3, [sp, #24]
 8008bb6:	3301      	adds	r3, #1
 8008bb8:	9306      	str	r3, [sp, #24]
 8008bba:	f04f 0801 	mov.w	r8, #1
 8008bbe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	f47f af6d 	bne.w	8008aa0 <_dtoa_r+0x7a8>
 8008bc6:	2001      	movs	r0, #1
 8008bc8:	e772      	b.n	8008ab0 <_dtoa_r+0x7b8>
 8008bca:	f04f 0800 	mov.w	r8, #0
 8008bce:	e7f6      	b.n	8008bbe <_dtoa_r+0x8c6>
 8008bd0:	4698      	mov	r8, r3
 8008bd2:	e7f4      	b.n	8008bbe <_dtoa_r+0x8c6>
 8008bd4:	d080      	beq.n	8008ad8 <_dtoa_r+0x7e0>
 8008bd6:	9a05      	ldr	r2, [sp, #20]
 8008bd8:	331c      	adds	r3, #28
 8008bda:	441a      	add	r2, r3
 8008bdc:	9205      	str	r2, [sp, #20]
 8008bde:	9a06      	ldr	r2, [sp, #24]
 8008be0:	441a      	add	r2, r3
 8008be2:	441d      	add	r5, r3
 8008be4:	4613      	mov	r3, r2
 8008be6:	e776      	b.n	8008ad6 <_dtoa_r+0x7de>
 8008be8:	4603      	mov	r3, r0
 8008bea:	e7f4      	b.n	8008bd6 <_dtoa_r+0x8de>
 8008bec:	9b03      	ldr	r3, [sp, #12]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	dc36      	bgt.n	8008c60 <_dtoa_r+0x968>
 8008bf2:	9b07      	ldr	r3, [sp, #28]
 8008bf4:	2b02      	cmp	r3, #2
 8008bf6:	dd33      	ble.n	8008c60 <_dtoa_r+0x968>
 8008bf8:	9b03      	ldr	r3, [sp, #12]
 8008bfa:	9304      	str	r3, [sp, #16]
 8008bfc:	9b04      	ldr	r3, [sp, #16]
 8008bfe:	b963      	cbnz	r3, 8008c1a <_dtoa_r+0x922>
 8008c00:	4631      	mov	r1, r6
 8008c02:	2205      	movs	r2, #5
 8008c04:	4620      	mov	r0, r4
 8008c06:	f000 f9b1 	bl	8008f6c <__multadd>
 8008c0a:	4601      	mov	r1, r0
 8008c0c:	4606      	mov	r6, r0
 8008c0e:	4650      	mov	r0, sl
 8008c10:	f000 fb6b 	bl	80092ea <__mcmp>
 8008c14:	2800      	cmp	r0, #0
 8008c16:	f73f adb6 	bgt.w	8008786 <_dtoa_r+0x48e>
 8008c1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c1c:	9d02      	ldr	r5, [sp, #8]
 8008c1e:	ea6f 0b03 	mvn.w	fp, r3
 8008c22:	2300      	movs	r3, #0
 8008c24:	9303      	str	r3, [sp, #12]
 8008c26:	4631      	mov	r1, r6
 8008c28:	4620      	mov	r0, r4
 8008c2a:	f000 f988 	bl	8008f3e <_Bfree>
 8008c2e:	2f00      	cmp	r7, #0
 8008c30:	f43f aea6 	beq.w	8008980 <_dtoa_r+0x688>
 8008c34:	9b03      	ldr	r3, [sp, #12]
 8008c36:	b12b      	cbz	r3, 8008c44 <_dtoa_r+0x94c>
 8008c38:	42bb      	cmp	r3, r7
 8008c3a:	d003      	beq.n	8008c44 <_dtoa_r+0x94c>
 8008c3c:	4619      	mov	r1, r3
 8008c3e:	4620      	mov	r0, r4
 8008c40:	f000 f97d 	bl	8008f3e <_Bfree>
 8008c44:	4639      	mov	r1, r7
 8008c46:	4620      	mov	r0, r4
 8008c48:	f000 f979 	bl	8008f3e <_Bfree>
 8008c4c:	e698      	b.n	8008980 <_dtoa_r+0x688>
 8008c4e:	2600      	movs	r6, #0
 8008c50:	4637      	mov	r7, r6
 8008c52:	e7e2      	b.n	8008c1a <_dtoa_r+0x922>
 8008c54:	46bb      	mov	fp, r7
 8008c56:	4637      	mov	r7, r6
 8008c58:	e595      	b.n	8008786 <_dtoa_r+0x48e>
 8008c5a:	bf00      	nop
 8008c5c:	40240000 	.word	0x40240000
 8008c60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c62:	bb93      	cbnz	r3, 8008cca <_dtoa_r+0x9d2>
 8008c64:	9b03      	ldr	r3, [sp, #12]
 8008c66:	9304      	str	r3, [sp, #16]
 8008c68:	9d02      	ldr	r5, [sp, #8]
 8008c6a:	4631      	mov	r1, r6
 8008c6c:	4650      	mov	r0, sl
 8008c6e:	f7ff fab5 	bl	80081dc <quorem>
 8008c72:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008c76:	f805 9b01 	strb.w	r9, [r5], #1
 8008c7a:	9b02      	ldr	r3, [sp, #8]
 8008c7c:	9a04      	ldr	r2, [sp, #16]
 8008c7e:	1aeb      	subs	r3, r5, r3
 8008c80:	429a      	cmp	r2, r3
 8008c82:	f300 80dc 	bgt.w	8008e3e <_dtoa_r+0xb46>
 8008c86:	9b02      	ldr	r3, [sp, #8]
 8008c88:	2a01      	cmp	r2, #1
 8008c8a:	bfac      	ite	ge
 8008c8c:	189b      	addge	r3, r3, r2
 8008c8e:	3301      	addlt	r3, #1
 8008c90:	4698      	mov	r8, r3
 8008c92:	2300      	movs	r3, #0
 8008c94:	9303      	str	r3, [sp, #12]
 8008c96:	4651      	mov	r1, sl
 8008c98:	2201      	movs	r2, #1
 8008c9a:	4620      	mov	r0, r4
 8008c9c:	f000 fad4 	bl	8009248 <__lshift>
 8008ca0:	4631      	mov	r1, r6
 8008ca2:	4682      	mov	sl, r0
 8008ca4:	f000 fb21 	bl	80092ea <__mcmp>
 8008ca8:	2800      	cmp	r0, #0
 8008caa:	f300 808d 	bgt.w	8008dc8 <_dtoa_r+0xad0>
 8008cae:	d103      	bne.n	8008cb8 <_dtoa_r+0x9c0>
 8008cb0:	f019 0f01 	tst.w	r9, #1
 8008cb4:	f040 8088 	bne.w	8008dc8 <_dtoa_r+0xad0>
 8008cb8:	4645      	mov	r5, r8
 8008cba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008cbe:	2b30      	cmp	r3, #48	; 0x30
 8008cc0:	f105 32ff 	add.w	r2, r5, #4294967295
 8008cc4:	d1af      	bne.n	8008c26 <_dtoa_r+0x92e>
 8008cc6:	4615      	mov	r5, r2
 8008cc8:	e7f7      	b.n	8008cba <_dtoa_r+0x9c2>
 8008cca:	9b03      	ldr	r3, [sp, #12]
 8008ccc:	9304      	str	r3, [sp, #16]
 8008cce:	2d00      	cmp	r5, #0
 8008cd0:	dd05      	ble.n	8008cde <_dtoa_r+0x9e6>
 8008cd2:	4639      	mov	r1, r7
 8008cd4:	462a      	mov	r2, r5
 8008cd6:	4620      	mov	r0, r4
 8008cd8:	f000 fab6 	bl	8009248 <__lshift>
 8008cdc:	4607      	mov	r7, r0
 8008cde:	f1b8 0f00 	cmp.w	r8, #0
 8008ce2:	d04c      	beq.n	8008d7e <_dtoa_r+0xa86>
 8008ce4:	6879      	ldr	r1, [r7, #4]
 8008ce6:	4620      	mov	r0, r4
 8008ce8:	f000 f8f5 	bl	8008ed6 <_Balloc>
 8008cec:	693a      	ldr	r2, [r7, #16]
 8008cee:	3202      	adds	r2, #2
 8008cf0:	4605      	mov	r5, r0
 8008cf2:	0092      	lsls	r2, r2, #2
 8008cf4:	f107 010c 	add.w	r1, r7, #12
 8008cf8:	300c      	adds	r0, #12
 8008cfa:	f000 f8e1 	bl	8008ec0 <memcpy>
 8008cfe:	2201      	movs	r2, #1
 8008d00:	4629      	mov	r1, r5
 8008d02:	4620      	mov	r0, r4
 8008d04:	f000 faa0 	bl	8009248 <__lshift>
 8008d08:	9b00      	ldr	r3, [sp, #0]
 8008d0a:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008d0e:	9703      	str	r7, [sp, #12]
 8008d10:	f003 0301 	and.w	r3, r3, #1
 8008d14:	4607      	mov	r7, r0
 8008d16:	9305      	str	r3, [sp, #20]
 8008d18:	4631      	mov	r1, r6
 8008d1a:	4650      	mov	r0, sl
 8008d1c:	f7ff fa5e 	bl	80081dc <quorem>
 8008d20:	9903      	ldr	r1, [sp, #12]
 8008d22:	4605      	mov	r5, r0
 8008d24:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008d28:	4650      	mov	r0, sl
 8008d2a:	f000 fade 	bl	80092ea <__mcmp>
 8008d2e:	463a      	mov	r2, r7
 8008d30:	9000      	str	r0, [sp, #0]
 8008d32:	4631      	mov	r1, r6
 8008d34:	4620      	mov	r0, r4
 8008d36:	f000 faf2 	bl	800931e <__mdiff>
 8008d3a:	68c3      	ldr	r3, [r0, #12]
 8008d3c:	4602      	mov	r2, r0
 8008d3e:	bb03      	cbnz	r3, 8008d82 <_dtoa_r+0xa8a>
 8008d40:	4601      	mov	r1, r0
 8008d42:	9006      	str	r0, [sp, #24]
 8008d44:	4650      	mov	r0, sl
 8008d46:	f000 fad0 	bl	80092ea <__mcmp>
 8008d4a:	9a06      	ldr	r2, [sp, #24]
 8008d4c:	4603      	mov	r3, r0
 8008d4e:	4611      	mov	r1, r2
 8008d50:	4620      	mov	r0, r4
 8008d52:	9306      	str	r3, [sp, #24]
 8008d54:	f000 f8f3 	bl	8008f3e <_Bfree>
 8008d58:	9b06      	ldr	r3, [sp, #24]
 8008d5a:	b9a3      	cbnz	r3, 8008d86 <_dtoa_r+0xa8e>
 8008d5c:	9a07      	ldr	r2, [sp, #28]
 8008d5e:	b992      	cbnz	r2, 8008d86 <_dtoa_r+0xa8e>
 8008d60:	9a05      	ldr	r2, [sp, #20]
 8008d62:	b982      	cbnz	r2, 8008d86 <_dtoa_r+0xa8e>
 8008d64:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008d68:	d029      	beq.n	8008dbe <_dtoa_r+0xac6>
 8008d6a:	9b00      	ldr	r3, [sp, #0]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	dd01      	ble.n	8008d74 <_dtoa_r+0xa7c>
 8008d70:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8008d74:	f108 0501 	add.w	r5, r8, #1
 8008d78:	f888 9000 	strb.w	r9, [r8]
 8008d7c:	e753      	b.n	8008c26 <_dtoa_r+0x92e>
 8008d7e:	4638      	mov	r0, r7
 8008d80:	e7c2      	b.n	8008d08 <_dtoa_r+0xa10>
 8008d82:	2301      	movs	r3, #1
 8008d84:	e7e3      	b.n	8008d4e <_dtoa_r+0xa56>
 8008d86:	9a00      	ldr	r2, [sp, #0]
 8008d88:	2a00      	cmp	r2, #0
 8008d8a:	db04      	blt.n	8008d96 <_dtoa_r+0xa9e>
 8008d8c:	d125      	bne.n	8008dda <_dtoa_r+0xae2>
 8008d8e:	9a07      	ldr	r2, [sp, #28]
 8008d90:	bb1a      	cbnz	r2, 8008dda <_dtoa_r+0xae2>
 8008d92:	9a05      	ldr	r2, [sp, #20]
 8008d94:	bb0a      	cbnz	r2, 8008dda <_dtoa_r+0xae2>
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	ddec      	ble.n	8008d74 <_dtoa_r+0xa7c>
 8008d9a:	4651      	mov	r1, sl
 8008d9c:	2201      	movs	r2, #1
 8008d9e:	4620      	mov	r0, r4
 8008da0:	f000 fa52 	bl	8009248 <__lshift>
 8008da4:	4631      	mov	r1, r6
 8008da6:	4682      	mov	sl, r0
 8008da8:	f000 fa9f 	bl	80092ea <__mcmp>
 8008dac:	2800      	cmp	r0, #0
 8008dae:	dc03      	bgt.n	8008db8 <_dtoa_r+0xac0>
 8008db0:	d1e0      	bne.n	8008d74 <_dtoa_r+0xa7c>
 8008db2:	f019 0f01 	tst.w	r9, #1
 8008db6:	d0dd      	beq.n	8008d74 <_dtoa_r+0xa7c>
 8008db8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008dbc:	d1d8      	bne.n	8008d70 <_dtoa_r+0xa78>
 8008dbe:	2339      	movs	r3, #57	; 0x39
 8008dc0:	f888 3000 	strb.w	r3, [r8]
 8008dc4:	f108 0801 	add.w	r8, r8, #1
 8008dc8:	4645      	mov	r5, r8
 8008dca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008dce:	2b39      	cmp	r3, #57	; 0x39
 8008dd0:	f105 32ff 	add.w	r2, r5, #4294967295
 8008dd4:	d03b      	beq.n	8008e4e <_dtoa_r+0xb56>
 8008dd6:	3301      	adds	r3, #1
 8008dd8:	e040      	b.n	8008e5c <_dtoa_r+0xb64>
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	f108 0501 	add.w	r5, r8, #1
 8008de0:	dd05      	ble.n	8008dee <_dtoa_r+0xaf6>
 8008de2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008de6:	d0ea      	beq.n	8008dbe <_dtoa_r+0xac6>
 8008de8:	f109 0901 	add.w	r9, r9, #1
 8008dec:	e7c4      	b.n	8008d78 <_dtoa_r+0xa80>
 8008dee:	9b02      	ldr	r3, [sp, #8]
 8008df0:	9a04      	ldr	r2, [sp, #16]
 8008df2:	f805 9c01 	strb.w	r9, [r5, #-1]
 8008df6:	1aeb      	subs	r3, r5, r3
 8008df8:	4293      	cmp	r3, r2
 8008dfa:	46a8      	mov	r8, r5
 8008dfc:	f43f af4b 	beq.w	8008c96 <_dtoa_r+0x99e>
 8008e00:	4651      	mov	r1, sl
 8008e02:	2300      	movs	r3, #0
 8008e04:	220a      	movs	r2, #10
 8008e06:	4620      	mov	r0, r4
 8008e08:	f000 f8b0 	bl	8008f6c <__multadd>
 8008e0c:	9b03      	ldr	r3, [sp, #12]
 8008e0e:	9903      	ldr	r1, [sp, #12]
 8008e10:	42bb      	cmp	r3, r7
 8008e12:	4682      	mov	sl, r0
 8008e14:	f04f 0300 	mov.w	r3, #0
 8008e18:	f04f 020a 	mov.w	r2, #10
 8008e1c:	4620      	mov	r0, r4
 8008e1e:	d104      	bne.n	8008e2a <_dtoa_r+0xb32>
 8008e20:	f000 f8a4 	bl	8008f6c <__multadd>
 8008e24:	9003      	str	r0, [sp, #12]
 8008e26:	4607      	mov	r7, r0
 8008e28:	e776      	b.n	8008d18 <_dtoa_r+0xa20>
 8008e2a:	f000 f89f 	bl	8008f6c <__multadd>
 8008e2e:	2300      	movs	r3, #0
 8008e30:	9003      	str	r0, [sp, #12]
 8008e32:	220a      	movs	r2, #10
 8008e34:	4639      	mov	r1, r7
 8008e36:	4620      	mov	r0, r4
 8008e38:	f000 f898 	bl	8008f6c <__multadd>
 8008e3c:	e7f3      	b.n	8008e26 <_dtoa_r+0xb2e>
 8008e3e:	4651      	mov	r1, sl
 8008e40:	2300      	movs	r3, #0
 8008e42:	220a      	movs	r2, #10
 8008e44:	4620      	mov	r0, r4
 8008e46:	f000 f891 	bl	8008f6c <__multadd>
 8008e4a:	4682      	mov	sl, r0
 8008e4c:	e70d      	b.n	8008c6a <_dtoa_r+0x972>
 8008e4e:	9b02      	ldr	r3, [sp, #8]
 8008e50:	4293      	cmp	r3, r2
 8008e52:	d105      	bne.n	8008e60 <_dtoa_r+0xb68>
 8008e54:	9a02      	ldr	r2, [sp, #8]
 8008e56:	f10b 0b01 	add.w	fp, fp, #1
 8008e5a:	2331      	movs	r3, #49	; 0x31
 8008e5c:	7013      	strb	r3, [r2, #0]
 8008e5e:	e6e2      	b.n	8008c26 <_dtoa_r+0x92e>
 8008e60:	4615      	mov	r5, r2
 8008e62:	e7b2      	b.n	8008dca <_dtoa_r+0xad2>
 8008e64:	4b09      	ldr	r3, [pc, #36]	; (8008e8c <_dtoa_r+0xb94>)
 8008e66:	f7ff baae 	b.w	80083c6 <_dtoa_r+0xce>
 8008e6a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	f47f aa88 	bne.w	8008382 <_dtoa_r+0x8a>
 8008e72:	4b07      	ldr	r3, [pc, #28]	; (8008e90 <_dtoa_r+0xb98>)
 8008e74:	f7ff baa7 	b.w	80083c6 <_dtoa_r+0xce>
 8008e78:	9b04      	ldr	r3, [sp, #16]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	f73f aef4 	bgt.w	8008c68 <_dtoa_r+0x970>
 8008e80:	9b07      	ldr	r3, [sp, #28]
 8008e82:	2b02      	cmp	r3, #2
 8008e84:	f77f aef0 	ble.w	8008c68 <_dtoa_r+0x970>
 8008e88:	e6b8      	b.n	8008bfc <_dtoa_r+0x904>
 8008e8a:	bf00      	nop
 8008e8c:	08009a24 	.word	0x08009a24
 8008e90:	08009a48 	.word	0x08009a48

08008e94 <_localeconv_r>:
 8008e94:	4b04      	ldr	r3, [pc, #16]	; (8008ea8 <_localeconv_r+0x14>)
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	6a18      	ldr	r0, [r3, #32]
 8008e9a:	4b04      	ldr	r3, [pc, #16]	; (8008eac <_localeconv_r+0x18>)
 8008e9c:	2800      	cmp	r0, #0
 8008e9e:	bf08      	it	eq
 8008ea0:	4618      	moveq	r0, r3
 8008ea2:	30f0      	adds	r0, #240	; 0xf0
 8008ea4:	4770      	bx	lr
 8008ea6:	bf00      	nop
 8008ea8:	2000002c 	.word	0x2000002c
 8008eac:	20000090 	.word	0x20000090

08008eb0 <malloc>:
 8008eb0:	4b02      	ldr	r3, [pc, #8]	; (8008ebc <malloc+0xc>)
 8008eb2:	4601      	mov	r1, r0
 8008eb4:	6818      	ldr	r0, [r3, #0]
 8008eb6:	f000 bb3b 	b.w	8009530 <_malloc_r>
 8008eba:	bf00      	nop
 8008ebc:	2000002c 	.word	0x2000002c

08008ec0 <memcpy>:
 8008ec0:	b510      	push	{r4, lr}
 8008ec2:	1e43      	subs	r3, r0, #1
 8008ec4:	440a      	add	r2, r1
 8008ec6:	4291      	cmp	r1, r2
 8008ec8:	d100      	bne.n	8008ecc <memcpy+0xc>
 8008eca:	bd10      	pop	{r4, pc}
 8008ecc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ed0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ed4:	e7f7      	b.n	8008ec6 <memcpy+0x6>

08008ed6 <_Balloc>:
 8008ed6:	b570      	push	{r4, r5, r6, lr}
 8008ed8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008eda:	4604      	mov	r4, r0
 8008edc:	460e      	mov	r6, r1
 8008ede:	b93d      	cbnz	r5, 8008ef0 <_Balloc+0x1a>
 8008ee0:	2010      	movs	r0, #16
 8008ee2:	f7ff ffe5 	bl	8008eb0 <malloc>
 8008ee6:	6260      	str	r0, [r4, #36]	; 0x24
 8008ee8:	6045      	str	r5, [r0, #4]
 8008eea:	6085      	str	r5, [r0, #8]
 8008eec:	6005      	str	r5, [r0, #0]
 8008eee:	60c5      	str	r5, [r0, #12]
 8008ef0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008ef2:	68eb      	ldr	r3, [r5, #12]
 8008ef4:	b183      	cbz	r3, 8008f18 <_Balloc+0x42>
 8008ef6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008ef8:	68db      	ldr	r3, [r3, #12]
 8008efa:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008efe:	b9b8      	cbnz	r0, 8008f30 <_Balloc+0x5a>
 8008f00:	2101      	movs	r1, #1
 8008f02:	fa01 f506 	lsl.w	r5, r1, r6
 8008f06:	1d6a      	adds	r2, r5, #5
 8008f08:	0092      	lsls	r2, r2, #2
 8008f0a:	4620      	mov	r0, r4
 8008f0c:	f000 fab4 	bl	8009478 <_calloc_r>
 8008f10:	b160      	cbz	r0, 8008f2c <_Balloc+0x56>
 8008f12:	6046      	str	r6, [r0, #4]
 8008f14:	6085      	str	r5, [r0, #8]
 8008f16:	e00e      	b.n	8008f36 <_Balloc+0x60>
 8008f18:	2221      	movs	r2, #33	; 0x21
 8008f1a:	2104      	movs	r1, #4
 8008f1c:	4620      	mov	r0, r4
 8008f1e:	f000 faab 	bl	8009478 <_calloc_r>
 8008f22:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f24:	60e8      	str	r0, [r5, #12]
 8008f26:	68db      	ldr	r3, [r3, #12]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d1e4      	bne.n	8008ef6 <_Balloc+0x20>
 8008f2c:	2000      	movs	r0, #0
 8008f2e:	bd70      	pop	{r4, r5, r6, pc}
 8008f30:	6802      	ldr	r2, [r0, #0]
 8008f32:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8008f36:	2300      	movs	r3, #0
 8008f38:	6103      	str	r3, [r0, #16]
 8008f3a:	60c3      	str	r3, [r0, #12]
 8008f3c:	bd70      	pop	{r4, r5, r6, pc}

08008f3e <_Bfree>:
 8008f3e:	b570      	push	{r4, r5, r6, lr}
 8008f40:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008f42:	4606      	mov	r6, r0
 8008f44:	460d      	mov	r5, r1
 8008f46:	b93c      	cbnz	r4, 8008f58 <_Bfree+0x1a>
 8008f48:	2010      	movs	r0, #16
 8008f4a:	f7ff ffb1 	bl	8008eb0 <malloc>
 8008f4e:	6270      	str	r0, [r6, #36]	; 0x24
 8008f50:	6044      	str	r4, [r0, #4]
 8008f52:	6084      	str	r4, [r0, #8]
 8008f54:	6004      	str	r4, [r0, #0]
 8008f56:	60c4      	str	r4, [r0, #12]
 8008f58:	b13d      	cbz	r5, 8008f6a <_Bfree+0x2c>
 8008f5a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008f5c:	686a      	ldr	r2, [r5, #4]
 8008f5e:	68db      	ldr	r3, [r3, #12]
 8008f60:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008f64:	6029      	str	r1, [r5, #0]
 8008f66:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008f6a:	bd70      	pop	{r4, r5, r6, pc}

08008f6c <__multadd>:
 8008f6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f70:	690d      	ldr	r5, [r1, #16]
 8008f72:	461f      	mov	r7, r3
 8008f74:	4606      	mov	r6, r0
 8008f76:	460c      	mov	r4, r1
 8008f78:	f101 0e14 	add.w	lr, r1, #20
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	f8de 0000 	ldr.w	r0, [lr]
 8008f82:	b281      	uxth	r1, r0
 8008f84:	fb02 7101 	mla	r1, r2, r1, r7
 8008f88:	0c0f      	lsrs	r7, r1, #16
 8008f8a:	0c00      	lsrs	r0, r0, #16
 8008f8c:	fb02 7000 	mla	r0, r2, r0, r7
 8008f90:	b289      	uxth	r1, r1
 8008f92:	3301      	adds	r3, #1
 8008f94:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008f98:	429d      	cmp	r5, r3
 8008f9a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8008f9e:	f84e 1b04 	str.w	r1, [lr], #4
 8008fa2:	dcec      	bgt.n	8008f7e <__multadd+0x12>
 8008fa4:	b1d7      	cbz	r7, 8008fdc <__multadd+0x70>
 8008fa6:	68a3      	ldr	r3, [r4, #8]
 8008fa8:	429d      	cmp	r5, r3
 8008faa:	db12      	blt.n	8008fd2 <__multadd+0x66>
 8008fac:	6861      	ldr	r1, [r4, #4]
 8008fae:	4630      	mov	r0, r6
 8008fb0:	3101      	adds	r1, #1
 8008fb2:	f7ff ff90 	bl	8008ed6 <_Balloc>
 8008fb6:	6922      	ldr	r2, [r4, #16]
 8008fb8:	3202      	adds	r2, #2
 8008fba:	f104 010c 	add.w	r1, r4, #12
 8008fbe:	4680      	mov	r8, r0
 8008fc0:	0092      	lsls	r2, r2, #2
 8008fc2:	300c      	adds	r0, #12
 8008fc4:	f7ff ff7c 	bl	8008ec0 <memcpy>
 8008fc8:	4621      	mov	r1, r4
 8008fca:	4630      	mov	r0, r6
 8008fcc:	f7ff ffb7 	bl	8008f3e <_Bfree>
 8008fd0:	4644      	mov	r4, r8
 8008fd2:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008fd6:	3501      	adds	r5, #1
 8008fd8:	615f      	str	r7, [r3, #20]
 8008fda:	6125      	str	r5, [r4, #16]
 8008fdc:	4620      	mov	r0, r4
 8008fde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008fe2 <__hi0bits>:
 8008fe2:	0c02      	lsrs	r2, r0, #16
 8008fe4:	0412      	lsls	r2, r2, #16
 8008fe6:	4603      	mov	r3, r0
 8008fe8:	b9b2      	cbnz	r2, 8009018 <__hi0bits+0x36>
 8008fea:	0403      	lsls	r3, r0, #16
 8008fec:	2010      	movs	r0, #16
 8008fee:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008ff2:	bf04      	itt	eq
 8008ff4:	021b      	lsleq	r3, r3, #8
 8008ff6:	3008      	addeq	r0, #8
 8008ff8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008ffc:	bf04      	itt	eq
 8008ffe:	011b      	lsleq	r3, r3, #4
 8009000:	3004      	addeq	r0, #4
 8009002:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009006:	bf04      	itt	eq
 8009008:	009b      	lsleq	r3, r3, #2
 800900a:	3002      	addeq	r0, #2
 800900c:	2b00      	cmp	r3, #0
 800900e:	db06      	blt.n	800901e <__hi0bits+0x3c>
 8009010:	005b      	lsls	r3, r3, #1
 8009012:	d503      	bpl.n	800901c <__hi0bits+0x3a>
 8009014:	3001      	adds	r0, #1
 8009016:	4770      	bx	lr
 8009018:	2000      	movs	r0, #0
 800901a:	e7e8      	b.n	8008fee <__hi0bits+0xc>
 800901c:	2020      	movs	r0, #32
 800901e:	4770      	bx	lr

08009020 <__lo0bits>:
 8009020:	6803      	ldr	r3, [r0, #0]
 8009022:	f013 0207 	ands.w	r2, r3, #7
 8009026:	4601      	mov	r1, r0
 8009028:	d00b      	beq.n	8009042 <__lo0bits+0x22>
 800902a:	07da      	lsls	r2, r3, #31
 800902c:	d423      	bmi.n	8009076 <__lo0bits+0x56>
 800902e:	0798      	lsls	r0, r3, #30
 8009030:	bf49      	itett	mi
 8009032:	085b      	lsrmi	r3, r3, #1
 8009034:	089b      	lsrpl	r3, r3, #2
 8009036:	2001      	movmi	r0, #1
 8009038:	600b      	strmi	r3, [r1, #0]
 800903a:	bf5c      	itt	pl
 800903c:	600b      	strpl	r3, [r1, #0]
 800903e:	2002      	movpl	r0, #2
 8009040:	4770      	bx	lr
 8009042:	b298      	uxth	r0, r3
 8009044:	b9a8      	cbnz	r0, 8009072 <__lo0bits+0x52>
 8009046:	0c1b      	lsrs	r3, r3, #16
 8009048:	2010      	movs	r0, #16
 800904a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800904e:	bf04      	itt	eq
 8009050:	0a1b      	lsreq	r3, r3, #8
 8009052:	3008      	addeq	r0, #8
 8009054:	071a      	lsls	r2, r3, #28
 8009056:	bf04      	itt	eq
 8009058:	091b      	lsreq	r3, r3, #4
 800905a:	3004      	addeq	r0, #4
 800905c:	079a      	lsls	r2, r3, #30
 800905e:	bf04      	itt	eq
 8009060:	089b      	lsreq	r3, r3, #2
 8009062:	3002      	addeq	r0, #2
 8009064:	07da      	lsls	r2, r3, #31
 8009066:	d402      	bmi.n	800906e <__lo0bits+0x4e>
 8009068:	085b      	lsrs	r3, r3, #1
 800906a:	d006      	beq.n	800907a <__lo0bits+0x5a>
 800906c:	3001      	adds	r0, #1
 800906e:	600b      	str	r3, [r1, #0]
 8009070:	4770      	bx	lr
 8009072:	4610      	mov	r0, r2
 8009074:	e7e9      	b.n	800904a <__lo0bits+0x2a>
 8009076:	2000      	movs	r0, #0
 8009078:	4770      	bx	lr
 800907a:	2020      	movs	r0, #32
 800907c:	4770      	bx	lr

0800907e <__i2b>:
 800907e:	b510      	push	{r4, lr}
 8009080:	460c      	mov	r4, r1
 8009082:	2101      	movs	r1, #1
 8009084:	f7ff ff27 	bl	8008ed6 <_Balloc>
 8009088:	2201      	movs	r2, #1
 800908a:	6144      	str	r4, [r0, #20]
 800908c:	6102      	str	r2, [r0, #16]
 800908e:	bd10      	pop	{r4, pc}

08009090 <__multiply>:
 8009090:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009094:	4614      	mov	r4, r2
 8009096:	690a      	ldr	r2, [r1, #16]
 8009098:	6923      	ldr	r3, [r4, #16]
 800909a:	429a      	cmp	r2, r3
 800909c:	bfb8      	it	lt
 800909e:	460b      	movlt	r3, r1
 80090a0:	4689      	mov	r9, r1
 80090a2:	bfbc      	itt	lt
 80090a4:	46a1      	movlt	r9, r4
 80090a6:	461c      	movlt	r4, r3
 80090a8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80090ac:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80090b0:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80090b4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80090b8:	eb07 060a 	add.w	r6, r7, sl
 80090bc:	429e      	cmp	r6, r3
 80090be:	bfc8      	it	gt
 80090c0:	3101      	addgt	r1, #1
 80090c2:	f7ff ff08 	bl	8008ed6 <_Balloc>
 80090c6:	f100 0514 	add.w	r5, r0, #20
 80090ca:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80090ce:	462b      	mov	r3, r5
 80090d0:	2200      	movs	r2, #0
 80090d2:	4543      	cmp	r3, r8
 80090d4:	d316      	bcc.n	8009104 <__multiply+0x74>
 80090d6:	f104 0214 	add.w	r2, r4, #20
 80090da:	f109 0114 	add.w	r1, r9, #20
 80090de:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 80090e2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80090e6:	9301      	str	r3, [sp, #4]
 80090e8:	9c01      	ldr	r4, [sp, #4]
 80090ea:	4294      	cmp	r4, r2
 80090ec:	4613      	mov	r3, r2
 80090ee:	d80c      	bhi.n	800910a <__multiply+0x7a>
 80090f0:	2e00      	cmp	r6, #0
 80090f2:	dd03      	ble.n	80090fc <__multiply+0x6c>
 80090f4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d054      	beq.n	80091a6 <__multiply+0x116>
 80090fc:	6106      	str	r6, [r0, #16]
 80090fe:	b003      	add	sp, #12
 8009100:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009104:	f843 2b04 	str.w	r2, [r3], #4
 8009108:	e7e3      	b.n	80090d2 <__multiply+0x42>
 800910a:	f8b3 a000 	ldrh.w	sl, [r3]
 800910e:	3204      	adds	r2, #4
 8009110:	f1ba 0f00 	cmp.w	sl, #0
 8009114:	d020      	beq.n	8009158 <__multiply+0xc8>
 8009116:	46ae      	mov	lr, r5
 8009118:	4689      	mov	r9, r1
 800911a:	f04f 0c00 	mov.w	ip, #0
 800911e:	f859 4b04 	ldr.w	r4, [r9], #4
 8009122:	f8be b000 	ldrh.w	fp, [lr]
 8009126:	b2a3      	uxth	r3, r4
 8009128:	fb0a b303 	mla	r3, sl, r3, fp
 800912c:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8009130:	f8de 4000 	ldr.w	r4, [lr]
 8009134:	4463      	add	r3, ip
 8009136:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800913a:	fb0a c40b 	mla	r4, sl, fp, ip
 800913e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8009142:	b29b      	uxth	r3, r3
 8009144:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009148:	454f      	cmp	r7, r9
 800914a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800914e:	f84e 3b04 	str.w	r3, [lr], #4
 8009152:	d8e4      	bhi.n	800911e <__multiply+0x8e>
 8009154:	f8ce c000 	str.w	ip, [lr]
 8009158:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800915c:	f1b9 0f00 	cmp.w	r9, #0
 8009160:	d01f      	beq.n	80091a2 <__multiply+0x112>
 8009162:	682b      	ldr	r3, [r5, #0]
 8009164:	46ae      	mov	lr, r5
 8009166:	468c      	mov	ip, r1
 8009168:	f04f 0a00 	mov.w	sl, #0
 800916c:	f8bc 4000 	ldrh.w	r4, [ip]
 8009170:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009174:	fb09 b404 	mla	r4, r9, r4, fp
 8009178:	44a2      	add	sl, r4
 800917a:	b29b      	uxth	r3, r3
 800917c:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8009180:	f84e 3b04 	str.w	r3, [lr], #4
 8009184:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009188:	f8be 4000 	ldrh.w	r4, [lr]
 800918c:	0c1b      	lsrs	r3, r3, #16
 800918e:	fb09 4303 	mla	r3, r9, r3, r4
 8009192:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8009196:	4567      	cmp	r7, ip
 8009198:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800919c:	d8e6      	bhi.n	800916c <__multiply+0xdc>
 800919e:	f8ce 3000 	str.w	r3, [lr]
 80091a2:	3504      	adds	r5, #4
 80091a4:	e7a0      	b.n	80090e8 <__multiply+0x58>
 80091a6:	3e01      	subs	r6, #1
 80091a8:	e7a2      	b.n	80090f0 <__multiply+0x60>
	...

080091ac <__pow5mult>:
 80091ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091b0:	4615      	mov	r5, r2
 80091b2:	f012 0203 	ands.w	r2, r2, #3
 80091b6:	4606      	mov	r6, r0
 80091b8:	460f      	mov	r7, r1
 80091ba:	d007      	beq.n	80091cc <__pow5mult+0x20>
 80091bc:	3a01      	subs	r2, #1
 80091be:	4c21      	ldr	r4, [pc, #132]	; (8009244 <__pow5mult+0x98>)
 80091c0:	2300      	movs	r3, #0
 80091c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80091c6:	f7ff fed1 	bl	8008f6c <__multadd>
 80091ca:	4607      	mov	r7, r0
 80091cc:	10ad      	asrs	r5, r5, #2
 80091ce:	d035      	beq.n	800923c <__pow5mult+0x90>
 80091d0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80091d2:	b93c      	cbnz	r4, 80091e4 <__pow5mult+0x38>
 80091d4:	2010      	movs	r0, #16
 80091d6:	f7ff fe6b 	bl	8008eb0 <malloc>
 80091da:	6270      	str	r0, [r6, #36]	; 0x24
 80091dc:	6044      	str	r4, [r0, #4]
 80091de:	6084      	str	r4, [r0, #8]
 80091e0:	6004      	str	r4, [r0, #0]
 80091e2:	60c4      	str	r4, [r0, #12]
 80091e4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80091e8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80091ec:	b94c      	cbnz	r4, 8009202 <__pow5mult+0x56>
 80091ee:	f240 2171 	movw	r1, #625	; 0x271
 80091f2:	4630      	mov	r0, r6
 80091f4:	f7ff ff43 	bl	800907e <__i2b>
 80091f8:	2300      	movs	r3, #0
 80091fa:	f8c8 0008 	str.w	r0, [r8, #8]
 80091fe:	4604      	mov	r4, r0
 8009200:	6003      	str	r3, [r0, #0]
 8009202:	f04f 0800 	mov.w	r8, #0
 8009206:	07eb      	lsls	r3, r5, #31
 8009208:	d50a      	bpl.n	8009220 <__pow5mult+0x74>
 800920a:	4639      	mov	r1, r7
 800920c:	4622      	mov	r2, r4
 800920e:	4630      	mov	r0, r6
 8009210:	f7ff ff3e 	bl	8009090 <__multiply>
 8009214:	4639      	mov	r1, r7
 8009216:	4681      	mov	r9, r0
 8009218:	4630      	mov	r0, r6
 800921a:	f7ff fe90 	bl	8008f3e <_Bfree>
 800921e:	464f      	mov	r7, r9
 8009220:	106d      	asrs	r5, r5, #1
 8009222:	d00b      	beq.n	800923c <__pow5mult+0x90>
 8009224:	6820      	ldr	r0, [r4, #0]
 8009226:	b938      	cbnz	r0, 8009238 <__pow5mult+0x8c>
 8009228:	4622      	mov	r2, r4
 800922a:	4621      	mov	r1, r4
 800922c:	4630      	mov	r0, r6
 800922e:	f7ff ff2f 	bl	8009090 <__multiply>
 8009232:	6020      	str	r0, [r4, #0]
 8009234:	f8c0 8000 	str.w	r8, [r0]
 8009238:	4604      	mov	r4, r0
 800923a:	e7e4      	b.n	8009206 <__pow5mult+0x5a>
 800923c:	4638      	mov	r0, r7
 800923e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009242:	bf00      	nop
 8009244:	08009b48 	.word	0x08009b48

08009248 <__lshift>:
 8009248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800924c:	460c      	mov	r4, r1
 800924e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009252:	6923      	ldr	r3, [r4, #16]
 8009254:	6849      	ldr	r1, [r1, #4]
 8009256:	eb0a 0903 	add.w	r9, sl, r3
 800925a:	68a3      	ldr	r3, [r4, #8]
 800925c:	4607      	mov	r7, r0
 800925e:	4616      	mov	r6, r2
 8009260:	f109 0501 	add.w	r5, r9, #1
 8009264:	42ab      	cmp	r3, r5
 8009266:	db31      	blt.n	80092cc <__lshift+0x84>
 8009268:	4638      	mov	r0, r7
 800926a:	f7ff fe34 	bl	8008ed6 <_Balloc>
 800926e:	2200      	movs	r2, #0
 8009270:	4680      	mov	r8, r0
 8009272:	f100 0314 	add.w	r3, r0, #20
 8009276:	4611      	mov	r1, r2
 8009278:	4552      	cmp	r2, sl
 800927a:	db2a      	blt.n	80092d2 <__lshift+0x8a>
 800927c:	6920      	ldr	r0, [r4, #16]
 800927e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009282:	f104 0114 	add.w	r1, r4, #20
 8009286:	f016 021f 	ands.w	r2, r6, #31
 800928a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800928e:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8009292:	d022      	beq.n	80092da <__lshift+0x92>
 8009294:	f1c2 0c20 	rsb	ip, r2, #32
 8009298:	2000      	movs	r0, #0
 800929a:	680e      	ldr	r6, [r1, #0]
 800929c:	4096      	lsls	r6, r2
 800929e:	4330      	orrs	r0, r6
 80092a0:	f843 0b04 	str.w	r0, [r3], #4
 80092a4:	f851 0b04 	ldr.w	r0, [r1], #4
 80092a8:	458e      	cmp	lr, r1
 80092aa:	fa20 f00c 	lsr.w	r0, r0, ip
 80092ae:	d8f4      	bhi.n	800929a <__lshift+0x52>
 80092b0:	6018      	str	r0, [r3, #0]
 80092b2:	b108      	cbz	r0, 80092b8 <__lshift+0x70>
 80092b4:	f109 0502 	add.w	r5, r9, #2
 80092b8:	3d01      	subs	r5, #1
 80092ba:	4638      	mov	r0, r7
 80092bc:	f8c8 5010 	str.w	r5, [r8, #16]
 80092c0:	4621      	mov	r1, r4
 80092c2:	f7ff fe3c 	bl	8008f3e <_Bfree>
 80092c6:	4640      	mov	r0, r8
 80092c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092cc:	3101      	adds	r1, #1
 80092ce:	005b      	lsls	r3, r3, #1
 80092d0:	e7c8      	b.n	8009264 <__lshift+0x1c>
 80092d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80092d6:	3201      	adds	r2, #1
 80092d8:	e7ce      	b.n	8009278 <__lshift+0x30>
 80092da:	3b04      	subs	r3, #4
 80092dc:	f851 2b04 	ldr.w	r2, [r1], #4
 80092e0:	f843 2f04 	str.w	r2, [r3, #4]!
 80092e4:	458e      	cmp	lr, r1
 80092e6:	d8f9      	bhi.n	80092dc <__lshift+0x94>
 80092e8:	e7e6      	b.n	80092b8 <__lshift+0x70>

080092ea <__mcmp>:
 80092ea:	6903      	ldr	r3, [r0, #16]
 80092ec:	690a      	ldr	r2, [r1, #16]
 80092ee:	1a9b      	subs	r3, r3, r2
 80092f0:	b530      	push	{r4, r5, lr}
 80092f2:	d10c      	bne.n	800930e <__mcmp+0x24>
 80092f4:	0092      	lsls	r2, r2, #2
 80092f6:	3014      	adds	r0, #20
 80092f8:	3114      	adds	r1, #20
 80092fa:	1884      	adds	r4, r0, r2
 80092fc:	4411      	add	r1, r2
 80092fe:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009302:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009306:	4295      	cmp	r5, r2
 8009308:	d003      	beq.n	8009312 <__mcmp+0x28>
 800930a:	d305      	bcc.n	8009318 <__mcmp+0x2e>
 800930c:	2301      	movs	r3, #1
 800930e:	4618      	mov	r0, r3
 8009310:	bd30      	pop	{r4, r5, pc}
 8009312:	42a0      	cmp	r0, r4
 8009314:	d3f3      	bcc.n	80092fe <__mcmp+0x14>
 8009316:	e7fa      	b.n	800930e <__mcmp+0x24>
 8009318:	f04f 33ff 	mov.w	r3, #4294967295
 800931c:	e7f7      	b.n	800930e <__mcmp+0x24>

0800931e <__mdiff>:
 800931e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009322:	460d      	mov	r5, r1
 8009324:	4607      	mov	r7, r0
 8009326:	4611      	mov	r1, r2
 8009328:	4628      	mov	r0, r5
 800932a:	4614      	mov	r4, r2
 800932c:	f7ff ffdd 	bl	80092ea <__mcmp>
 8009330:	1e06      	subs	r6, r0, #0
 8009332:	d108      	bne.n	8009346 <__mdiff+0x28>
 8009334:	4631      	mov	r1, r6
 8009336:	4638      	mov	r0, r7
 8009338:	f7ff fdcd 	bl	8008ed6 <_Balloc>
 800933c:	2301      	movs	r3, #1
 800933e:	6103      	str	r3, [r0, #16]
 8009340:	6146      	str	r6, [r0, #20]
 8009342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009346:	bfa4      	itt	ge
 8009348:	4623      	movge	r3, r4
 800934a:	462c      	movge	r4, r5
 800934c:	4638      	mov	r0, r7
 800934e:	6861      	ldr	r1, [r4, #4]
 8009350:	bfa6      	itte	ge
 8009352:	461d      	movge	r5, r3
 8009354:	2600      	movge	r6, #0
 8009356:	2601      	movlt	r6, #1
 8009358:	f7ff fdbd 	bl	8008ed6 <_Balloc>
 800935c:	692b      	ldr	r3, [r5, #16]
 800935e:	60c6      	str	r6, [r0, #12]
 8009360:	6926      	ldr	r6, [r4, #16]
 8009362:	f105 0914 	add.w	r9, r5, #20
 8009366:	f104 0214 	add.w	r2, r4, #20
 800936a:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800936e:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009372:	f100 0514 	add.w	r5, r0, #20
 8009376:	f04f 0c00 	mov.w	ip, #0
 800937a:	f852 ab04 	ldr.w	sl, [r2], #4
 800937e:	f859 4b04 	ldr.w	r4, [r9], #4
 8009382:	fa1c f18a 	uxtah	r1, ip, sl
 8009386:	b2a3      	uxth	r3, r4
 8009388:	1ac9      	subs	r1, r1, r3
 800938a:	0c23      	lsrs	r3, r4, #16
 800938c:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8009390:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009394:	b289      	uxth	r1, r1
 8009396:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800939a:	45c8      	cmp	r8, r9
 800939c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80093a0:	4696      	mov	lr, r2
 80093a2:	f845 3b04 	str.w	r3, [r5], #4
 80093a6:	d8e8      	bhi.n	800937a <__mdiff+0x5c>
 80093a8:	45be      	cmp	lr, r7
 80093aa:	d305      	bcc.n	80093b8 <__mdiff+0x9a>
 80093ac:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80093b0:	b18b      	cbz	r3, 80093d6 <__mdiff+0xb8>
 80093b2:	6106      	str	r6, [r0, #16]
 80093b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093b8:	f85e 1b04 	ldr.w	r1, [lr], #4
 80093bc:	fa1c f381 	uxtah	r3, ip, r1
 80093c0:	141a      	asrs	r2, r3, #16
 80093c2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80093c6:	b29b      	uxth	r3, r3
 80093c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80093cc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80093d0:	f845 3b04 	str.w	r3, [r5], #4
 80093d4:	e7e8      	b.n	80093a8 <__mdiff+0x8a>
 80093d6:	3e01      	subs	r6, #1
 80093d8:	e7e8      	b.n	80093ac <__mdiff+0x8e>

080093da <__d2b>:
 80093da:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80093de:	460e      	mov	r6, r1
 80093e0:	2101      	movs	r1, #1
 80093e2:	ec59 8b10 	vmov	r8, r9, d0
 80093e6:	4615      	mov	r5, r2
 80093e8:	f7ff fd75 	bl	8008ed6 <_Balloc>
 80093ec:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80093f0:	4607      	mov	r7, r0
 80093f2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80093f6:	bb34      	cbnz	r4, 8009446 <__d2b+0x6c>
 80093f8:	9301      	str	r3, [sp, #4]
 80093fa:	f1b8 0f00 	cmp.w	r8, #0
 80093fe:	d027      	beq.n	8009450 <__d2b+0x76>
 8009400:	a802      	add	r0, sp, #8
 8009402:	f840 8d08 	str.w	r8, [r0, #-8]!
 8009406:	f7ff fe0b 	bl	8009020 <__lo0bits>
 800940a:	9900      	ldr	r1, [sp, #0]
 800940c:	b1f0      	cbz	r0, 800944c <__d2b+0x72>
 800940e:	9a01      	ldr	r2, [sp, #4]
 8009410:	f1c0 0320 	rsb	r3, r0, #32
 8009414:	fa02 f303 	lsl.w	r3, r2, r3
 8009418:	430b      	orrs	r3, r1
 800941a:	40c2      	lsrs	r2, r0
 800941c:	617b      	str	r3, [r7, #20]
 800941e:	9201      	str	r2, [sp, #4]
 8009420:	9b01      	ldr	r3, [sp, #4]
 8009422:	61bb      	str	r3, [r7, #24]
 8009424:	2b00      	cmp	r3, #0
 8009426:	bf14      	ite	ne
 8009428:	2102      	movne	r1, #2
 800942a:	2101      	moveq	r1, #1
 800942c:	6139      	str	r1, [r7, #16]
 800942e:	b1c4      	cbz	r4, 8009462 <__d2b+0x88>
 8009430:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009434:	4404      	add	r4, r0
 8009436:	6034      	str	r4, [r6, #0]
 8009438:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800943c:	6028      	str	r0, [r5, #0]
 800943e:	4638      	mov	r0, r7
 8009440:	b003      	add	sp, #12
 8009442:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009446:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800944a:	e7d5      	b.n	80093f8 <__d2b+0x1e>
 800944c:	6179      	str	r1, [r7, #20]
 800944e:	e7e7      	b.n	8009420 <__d2b+0x46>
 8009450:	a801      	add	r0, sp, #4
 8009452:	f7ff fde5 	bl	8009020 <__lo0bits>
 8009456:	9b01      	ldr	r3, [sp, #4]
 8009458:	617b      	str	r3, [r7, #20]
 800945a:	2101      	movs	r1, #1
 800945c:	6139      	str	r1, [r7, #16]
 800945e:	3020      	adds	r0, #32
 8009460:	e7e5      	b.n	800942e <__d2b+0x54>
 8009462:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009466:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800946a:	6030      	str	r0, [r6, #0]
 800946c:	6918      	ldr	r0, [r3, #16]
 800946e:	f7ff fdb8 	bl	8008fe2 <__hi0bits>
 8009472:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009476:	e7e1      	b.n	800943c <__d2b+0x62>

08009478 <_calloc_r>:
 8009478:	b538      	push	{r3, r4, r5, lr}
 800947a:	fb02 f401 	mul.w	r4, r2, r1
 800947e:	4621      	mov	r1, r4
 8009480:	f000 f856 	bl	8009530 <_malloc_r>
 8009484:	4605      	mov	r5, r0
 8009486:	b118      	cbz	r0, 8009490 <_calloc_r+0x18>
 8009488:	4622      	mov	r2, r4
 800948a:	2100      	movs	r1, #0
 800948c:	f7fe fa0e 	bl	80078ac <memset>
 8009490:	4628      	mov	r0, r5
 8009492:	bd38      	pop	{r3, r4, r5, pc}

08009494 <_free_r>:
 8009494:	b538      	push	{r3, r4, r5, lr}
 8009496:	4605      	mov	r5, r0
 8009498:	2900      	cmp	r1, #0
 800949a:	d045      	beq.n	8009528 <_free_r+0x94>
 800949c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80094a0:	1f0c      	subs	r4, r1, #4
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	bfb8      	it	lt
 80094a6:	18e4      	addlt	r4, r4, r3
 80094a8:	f000 fa2c 	bl	8009904 <__malloc_lock>
 80094ac:	4a1f      	ldr	r2, [pc, #124]	; (800952c <_free_r+0x98>)
 80094ae:	6813      	ldr	r3, [r2, #0]
 80094b0:	4610      	mov	r0, r2
 80094b2:	b933      	cbnz	r3, 80094c2 <_free_r+0x2e>
 80094b4:	6063      	str	r3, [r4, #4]
 80094b6:	6014      	str	r4, [r2, #0]
 80094b8:	4628      	mov	r0, r5
 80094ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80094be:	f000 ba22 	b.w	8009906 <__malloc_unlock>
 80094c2:	42a3      	cmp	r3, r4
 80094c4:	d90c      	bls.n	80094e0 <_free_r+0x4c>
 80094c6:	6821      	ldr	r1, [r4, #0]
 80094c8:	1862      	adds	r2, r4, r1
 80094ca:	4293      	cmp	r3, r2
 80094cc:	bf04      	itt	eq
 80094ce:	681a      	ldreq	r2, [r3, #0]
 80094d0:	685b      	ldreq	r3, [r3, #4]
 80094d2:	6063      	str	r3, [r4, #4]
 80094d4:	bf04      	itt	eq
 80094d6:	1852      	addeq	r2, r2, r1
 80094d8:	6022      	streq	r2, [r4, #0]
 80094da:	6004      	str	r4, [r0, #0]
 80094dc:	e7ec      	b.n	80094b8 <_free_r+0x24>
 80094de:	4613      	mov	r3, r2
 80094e0:	685a      	ldr	r2, [r3, #4]
 80094e2:	b10a      	cbz	r2, 80094e8 <_free_r+0x54>
 80094e4:	42a2      	cmp	r2, r4
 80094e6:	d9fa      	bls.n	80094de <_free_r+0x4a>
 80094e8:	6819      	ldr	r1, [r3, #0]
 80094ea:	1858      	adds	r0, r3, r1
 80094ec:	42a0      	cmp	r0, r4
 80094ee:	d10b      	bne.n	8009508 <_free_r+0x74>
 80094f0:	6820      	ldr	r0, [r4, #0]
 80094f2:	4401      	add	r1, r0
 80094f4:	1858      	adds	r0, r3, r1
 80094f6:	4282      	cmp	r2, r0
 80094f8:	6019      	str	r1, [r3, #0]
 80094fa:	d1dd      	bne.n	80094b8 <_free_r+0x24>
 80094fc:	6810      	ldr	r0, [r2, #0]
 80094fe:	6852      	ldr	r2, [r2, #4]
 8009500:	605a      	str	r2, [r3, #4]
 8009502:	4401      	add	r1, r0
 8009504:	6019      	str	r1, [r3, #0]
 8009506:	e7d7      	b.n	80094b8 <_free_r+0x24>
 8009508:	d902      	bls.n	8009510 <_free_r+0x7c>
 800950a:	230c      	movs	r3, #12
 800950c:	602b      	str	r3, [r5, #0]
 800950e:	e7d3      	b.n	80094b8 <_free_r+0x24>
 8009510:	6820      	ldr	r0, [r4, #0]
 8009512:	1821      	adds	r1, r4, r0
 8009514:	428a      	cmp	r2, r1
 8009516:	bf04      	itt	eq
 8009518:	6811      	ldreq	r1, [r2, #0]
 800951a:	6852      	ldreq	r2, [r2, #4]
 800951c:	6062      	str	r2, [r4, #4]
 800951e:	bf04      	itt	eq
 8009520:	1809      	addeq	r1, r1, r0
 8009522:	6021      	streq	r1, [r4, #0]
 8009524:	605c      	str	r4, [r3, #4]
 8009526:	e7c7      	b.n	80094b8 <_free_r+0x24>
 8009528:	bd38      	pop	{r3, r4, r5, pc}
 800952a:	bf00      	nop
 800952c:	20000258 	.word	0x20000258

08009530 <_malloc_r>:
 8009530:	b570      	push	{r4, r5, r6, lr}
 8009532:	1ccd      	adds	r5, r1, #3
 8009534:	f025 0503 	bic.w	r5, r5, #3
 8009538:	3508      	adds	r5, #8
 800953a:	2d0c      	cmp	r5, #12
 800953c:	bf38      	it	cc
 800953e:	250c      	movcc	r5, #12
 8009540:	2d00      	cmp	r5, #0
 8009542:	4606      	mov	r6, r0
 8009544:	db01      	blt.n	800954a <_malloc_r+0x1a>
 8009546:	42a9      	cmp	r1, r5
 8009548:	d903      	bls.n	8009552 <_malloc_r+0x22>
 800954a:	230c      	movs	r3, #12
 800954c:	6033      	str	r3, [r6, #0]
 800954e:	2000      	movs	r0, #0
 8009550:	bd70      	pop	{r4, r5, r6, pc}
 8009552:	f000 f9d7 	bl	8009904 <__malloc_lock>
 8009556:	4a23      	ldr	r2, [pc, #140]	; (80095e4 <_malloc_r+0xb4>)
 8009558:	6814      	ldr	r4, [r2, #0]
 800955a:	4621      	mov	r1, r4
 800955c:	b991      	cbnz	r1, 8009584 <_malloc_r+0x54>
 800955e:	4c22      	ldr	r4, [pc, #136]	; (80095e8 <_malloc_r+0xb8>)
 8009560:	6823      	ldr	r3, [r4, #0]
 8009562:	b91b      	cbnz	r3, 800956c <_malloc_r+0x3c>
 8009564:	4630      	mov	r0, r6
 8009566:	f000 f991 	bl	800988c <_sbrk_r>
 800956a:	6020      	str	r0, [r4, #0]
 800956c:	4629      	mov	r1, r5
 800956e:	4630      	mov	r0, r6
 8009570:	f000 f98c 	bl	800988c <_sbrk_r>
 8009574:	1c43      	adds	r3, r0, #1
 8009576:	d126      	bne.n	80095c6 <_malloc_r+0x96>
 8009578:	230c      	movs	r3, #12
 800957a:	6033      	str	r3, [r6, #0]
 800957c:	4630      	mov	r0, r6
 800957e:	f000 f9c2 	bl	8009906 <__malloc_unlock>
 8009582:	e7e4      	b.n	800954e <_malloc_r+0x1e>
 8009584:	680b      	ldr	r3, [r1, #0]
 8009586:	1b5b      	subs	r3, r3, r5
 8009588:	d41a      	bmi.n	80095c0 <_malloc_r+0x90>
 800958a:	2b0b      	cmp	r3, #11
 800958c:	d90f      	bls.n	80095ae <_malloc_r+0x7e>
 800958e:	600b      	str	r3, [r1, #0]
 8009590:	50cd      	str	r5, [r1, r3]
 8009592:	18cc      	adds	r4, r1, r3
 8009594:	4630      	mov	r0, r6
 8009596:	f000 f9b6 	bl	8009906 <__malloc_unlock>
 800959a:	f104 000b 	add.w	r0, r4, #11
 800959e:	1d23      	adds	r3, r4, #4
 80095a0:	f020 0007 	bic.w	r0, r0, #7
 80095a4:	1ac3      	subs	r3, r0, r3
 80095a6:	d01b      	beq.n	80095e0 <_malloc_r+0xb0>
 80095a8:	425a      	negs	r2, r3
 80095aa:	50e2      	str	r2, [r4, r3]
 80095ac:	bd70      	pop	{r4, r5, r6, pc}
 80095ae:	428c      	cmp	r4, r1
 80095b0:	bf0d      	iteet	eq
 80095b2:	6863      	ldreq	r3, [r4, #4]
 80095b4:	684b      	ldrne	r3, [r1, #4]
 80095b6:	6063      	strne	r3, [r4, #4]
 80095b8:	6013      	streq	r3, [r2, #0]
 80095ba:	bf18      	it	ne
 80095bc:	460c      	movne	r4, r1
 80095be:	e7e9      	b.n	8009594 <_malloc_r+0x64>
 80095c0:	460c      	mov	r4, r1
 80095c2:	6849      	ldr	r1, [r1, #4]
 80095c4:	e7ca      	b.n	800955c <_malloc_r+0x2c>
 80095c6:	1cc4      	adds	r4, r0, #3
 80095c8:	f024 0403 	bic.w	r4, r4, #3
 80095cc:	42a0      	cmp	r0, r4
 80095ce:	d005      	beq.n	80095dc <_malloc_r+0xac>
 80095d0:	1a21      	subs	r1, r4, r0
 80095d2:	4630      	mov	r0, r6
 80095d4:	f000 f95a 	bl	800988c <_sbrk_r>
 80095d8:	3001      	adds	r0, #1
 80095da:	d0cd      	beq.n	8009578 <_malloc_r+0x48>
 80095dc:	6025      	str	r5, [r4, #0]
 80095de:	e7d9      	b.n	8009594 <_malloc_r+0x64>
 80095e0:	bd70      	pop	{r4, r5, r6, pc}
 80095e2:	bf00      	nop
 80095e4:	20000258 	.word	0x20000258
 80095e8:	2000025c 	.word	0x2000025c

080095ec <__ssputs_r>:
 80095ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095f0:	688e      	ldr	r6, [r1, #8]
 80095f2:	429e      	cmp	r6, r3
 80095f4:	4682      	mov	sl, r0
 80095f6:	460c      	mov	r4, r1
 80095f8:	4691      	mov	r9, r2
 80095fa:	4698      	mov	r8, r3
 80095fc:	d835      	bhi.n	800966a <__ssputs_r+0x7e>
 80095fe:	898a      	ldrh	r2, [r1, #12]
 8009600:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009604:	d031      	beq.n	800966a <__ssputs_r+0x7e>
 8009606:	6825      	ldr	r5, [r4, #0]
 8009608:	6909      	ldr	r1, [r1, #16]
 800960a:	1a6f      	subs	r7, r5, r1
 800960c:	6965      	ldr	r5, [r4, #20]
 800960e:	2302      	movs	r3, #2
 8009610:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009614:	fb95 f5f3 	sdiv	r5, r5, r3
 8009618:	f108 0301 	add.w	r3, r8, #1
 800961c:	443b      	add	r3, r7
 800961e:	429d      	cmp	r5, r3
 8009620:	bf38      	it	cc
 8009622:	461d      	movcc	r5, r3
 8009624:	0553      	lsls	r3, r2, #21
 8009626:	d531      	bpl.n	800968c <__ssputs_r+0xa0>
 8009628:	4629      	mov	r1, r5
 800962a:	f7ff ff81 	bl	8009530 <_malloc_r>
 800962e:	4606      	mov	r6, r0
 8009630:	b950      	cbnz	r0, 8009648 <__ssputs_r+0x5c>
 8009632:	230c      	movs	r3, #12
 8009634:	f8ca 3000 	str.w	r3, [sl]
 8009638:	89a3      	ldrh	r3, [r4, #12]
 800963a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800963e:	81a3      	strh	r3, [r4, #12]
 8009640:	f04f 30ff 	mov.w	r0, #4294967295
 8009644:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009648:	463a      	mov	r2, r7
 800964a:	6921      	ldr	r1, [r4, #16]
 800964c:	f7ff fc38 	bl	8008ec0 <memcpy>
 8009650:	89a3      	ldrh	r3, [r4, #12]
 8009652:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009656:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800965a:	81a3      	strh	r3, [r4, #12]
 800965c:	6126      	str	r6, [r4, #16]
 800965e:	6165      	str	r5, [r4, #20]
 8009660:	443e      	add	r6, r7
 8009662:	1bed      	subs	r5, r5, r7
 8009664:	6026      	str	r6, [r4, #0]
 8009666:	60a5      	str	r5, [r4, #8]
 8009668:	4646      	mov	r6, r8
 800966a:	4546      	cmp	r6, r8
 800966c:	bf28      	it	cs
 800966e:	4646      	movcs	r6, r8
 8009670:	4632      	mov	r2, r6
 8009672:	4649      	mov	r1, r9
 8009674:	6820      	ldr	r0, [r4, #0]
 8009676:	f000 f92b 	bl	80098d0 <memmove>
 800967a:	68a3      	ldr	r3, [r4, #8]
 800967c:	1b9b      	subs	r3, r3, r6
 800967e:	60a3      	str	r3, [r4, #8]
 8009680:	6823      	ldr	r3, [r4, #0]
 8009682:	441e      	add	r6, r3
 8009684:	6026      	str	r6, [r4, #0]
 8009686:	2000      	movs	r0, #0
 8009688:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800968c:	462a      	mov	r2, r5
 800968e:	f000 f93b 	bl	8009908 <_realloc_r>
 8009692:	4606      	mov	r6, r0
 8009694:	2800      	cmp	r0, #0
 8009696:	d1e1      	bne.n	800965c <__ssputs_r+0x70>
 8009698:	6921      	ldr	r1, [r4, #16]
 800969a:	4650      	mov	r0, sl
 800969c:	f7ff fefa 	bl	8009494 <_free_r>
 80096a0:	e7c7      	b.n	8009632 <__ssputs_r+0x46>
	...

080096a4 <_svfiprintf_r>:
 80096a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096a8:	b09d      	sub	sp, #116	; 0x74
 80096aa:	4680      	mov	r8, r0
 80096ac:	9303      	str	r3, [sp, #12]
 80096ae:	898b      	ldrh	r3, [r1, #12]
 80096b0:	061c      	lsls	r4, r3, #24
 80096b2:	460d      	mov	r5, r1
 80096b4:	4616      	mov	r6, r2
 80096b6:	d50f      	bpl.n	80096d8 <_svfiprintf_r+0x34>
 80096b8:	690b      	ldr	r3, [r1, #16]
 80096ba:	b96b      	cbnz	r3, 80096d8 <_svfiprintf_r+0x34>
 80096bc:	2140      	movs	r1, #64	; 0x40
 80096be:	f7ff ff37 	bl	8009530 <_malloc_r>
 80096c2:	6028      	str	r0, [r5, #0]
 80096c4:	6128      	str	r0, [r5, #16]
 80096c6:	b928      	cbnz	r0, 80096d4 <_svfiprintf_r+0x30>
 80096c8:	230c      	movs	r3, #12
 80096ca:	f8c8 3000 	str.w	r3, [r8]
 80096ce:	f04f 30ff 	mov.w	r0, #4294967295
 80096d2:	e0c5      	b.n	8009860 <_svfiprintf_r+0x1bc>
 80096d4:	2340      	movs	r3, #64	; 0x40
 80096d6:	616b      	str	r3, [r5, #20]
 80096d8:	2300      	movs	r3, #0
 80096da:	9309      	str	r3, [sp, #36]	; 0x24
 80096dc:	2320      	movs	r3, #32
 80096de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80096e2:	2330      	movs	r3, #48	; 0x30
 80096e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80096e8:	f04f 0b01 	mov.w	fp, #1
 80096ec:	4637      	mov	r7, r6
 80096ee:	463c      	mov	r4, r7
 80096f0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d13c      	bne.n	8009772 <_svfiprintf_r+0xce>
 80096f8:	ebb7 0a06 	subs.w	sl, r7, r6
 80096fc:	d00b      	beq.n	8009716 <_svfiprintf_r+0x72>
 80096fe:	4653      	mov	r3, sl
 8009700:	4632      	mov	r2, r6
 8009702:	4629      	mov	r1, r5
 8009704:	4640      	mov	r0, r8
 8009706:	f7ff ff71 	bl	80095ec <__ssputs_r>
 800970a:	3001      	adds	r0, #1
 800970c:	f000 80a3 	beq.w	8009856 <_svfiprintf_r+0x1b2>
 8009710:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009712:	4453      	add	r3, sl
 8009714:	9309      	str	r3, [sp, #36]	; 0x24
 8009716:	783b      	ldrb	r3, [r7, #0]
 8009718:	2b00      	cmp	r3, #0
 800971a:	f000 809c 	beq.w	8009856 <_svfiprintf_r+0x1b2>
 800971e:	2300      	movs	r3, #0
 8009720:	f04f 32ff 	mov.w	r2, #4294967295
 8009724:	9304      	str	r3, [sp, #16]
 8009726:	9307      	str	r3, [sp, #28]
 8009728:	9205      	str	r2, [sp, #20]
 800972a:	9306      	str	r3, [sp, #24]
 800972c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009730:	931a      	str	r3, [sp, #104]	; 0x68
 8009732:	2205      	movs	r2, #5
 8009734:	7821      	ldrb	r1, [r4, #0]
 8009736:	4850      	ldr	r0, [pc, #320]	; (8009878 <_svfiprintf_r+0x1d4>)
 8009738:	f7f6 fd52 	bl	80001e0 <memchr>
 800973c:	1c67      	adds	r7, r4, #1
 800973e:	9b04      	ldr	r3, [sp, #16]
 8009740:	b9d8      	cbnz	r0, 800977a <_svfiprintf_r+0xd6>
 8009742:	06d9      	lsls	r1, r3, #27
 8009744:	bf44      	itt	mi
 8009746:	2220      	movmi	r2, #32
 8009748:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800974c:	071a      	lsls	r2, r3, #28
 800974e:	bf44      	itt	mi
 8009750:	222b      	movmi	r2, #43	; 0x2b
 8009752:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009756:	7822      	ldrb	r2, [r4, #0]
 8009758:	2a2a      	cmp	r2, #42	; 0x2a
 800975a:	d016      	beq.n	800978a <_svfiprintf_r+0xe6>
 800975c:	9a07      	ldr	r2, [sp, #28]
 800975e:	2100      	movs	r1, #0
 8009760:	200a      	movs	r0, #10
 8009762:	4627      	mov	r7, r4
 8009764:	3401      	adds	r4, #1
 8009766:	783b      	ldrb	r3, [r7, #0]
 8009768:	3b30      	subs	r3, #48	; 0x30
 800976a:	2b09      	cmp	r3, #9
 800976c:	d951      	bls.n	8009812 <_svfiprintf_r+0x16e>
 800976e:	b1c9      	cbz	r1, 80097a4 <_svfiprintf_r+0x100>
 8009770:	e011      	b.n	8009796 <_svfiprintf_r+0xf2>
 8009772:	2b25      	cmp	r3, #37	; 0x25
 8009774:	d0c0      	beq.n	80096f8 <_svfiprintf_r+0x54>
 8009776:	4627      	mov	r7, r4
 8009778:	e7b9      	b.n	80096ee <_svfiprintf_r+0x4a>
 800977a:	4a3f      	ldr	r2, [pc, #252]	; (8009878 <_svfiprintf_r+0x1d4>)
 800977c:	1a80      	subs	r0, r0, r2
 800977e:	fa0b f000 	lsl.w	r0, fp, r0
 8009782:	4318      	orrs	r0, r3
 8009784:	9004      	str	r0, [sp, #16]
 8009786:	463c      	mov	r4, r7
 8009788:	e7d3      	b.n	8009732 <_svfiprintf_r+0x8e>
 800978a:	9a03      	ldr	r2, [sp, #12]
 800978c:	1d11      	adds	r1, r2, #4
 800978e:	6812      	ldr	r2, [r2, #0]
 8009790:	9103      	str	r1, [sp, #12]
 8009792:	2a00      	cmp	r2, #0
 8009794:	db01      	blt.n	800979a <_svfiprintf_r+0xf6>
 8009796:	9207      	str	r2, [sp, #28]
 8009798:	e004      	b.n	80097a4 <_svfiprintf_r+0x100>
 800979a:	4252      	negs	r2, r2
 800979c:	f043 0302 	orr.w	r3, r3, #2
 80097a0:	9207      	str	r2, [sp, #28]
 80097a2:	9304      	str	r3, [sp, #16]
 80097a4:	783b      	ldrb	r3, [r7, #0]
 80097a6:	2b2e      	cmp	r3, #46	; 0x2e
 80097a8:	d10e      	bne.n	80097c8 <_svfiprintf_r+0x124>
 80097aa:	787b      	ldrb	r3, [r7, #1]
 80097ac:	2b2a      	cmp	r3, #42	; 0x2a
 80097ae:	f107 0101 	add.w	r1, r7, #1
 80097b2:	d132      	bne.n	800981a <_svfiprintf_r+0x176>
 80097b4:	9b03      	ldr	r3, [sp, #12]
 80097b6:	1d1a      	adds	r2, r3, #4
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	9203      	str	r2, [sp, #12]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	bfb8      	it	lt
 80097c0:	f04f 33ff 	movlt.w	r3, #4294967295
 80097c4:	3702      	adds	r7, #2
 80097c6:	9305      	str	r3, [sp, #20]
 80097c8:	4c2c      	ldr	r4, [pc, #176]	; (800987c <_svfiprintf_r+0x1d8>)
 80097ca:	7839      	ldrb	r1, [r7, #0]
 80097cc:	2203      	movs	r2, #3
 80097ce:	4620      	mov	r0, r4
 80097d0:	f7f6 fd06 	bl	80001e0 <memchr>
 80097d4:	b138      	cbz	r0, 80097e6 <_svfiprintf_r+0x142>
 80097d6:	2340      	movs	r3, #64	; 0x40
 80097d8:	1b00      	subs	r0, r0, r4
 80097da:	fa03 f000 	lsl.w	r0, r3, r0
 80097de:	9b04      	ldr	r3, [sp, #16]
 80097e0:	4303      	orrs	r3, r0
 80097e2:	9304      	str	r3, [sp, #16]
 80097e4:	3701      	adds	r7, #1
 80097e6:	7839      	ldrb	r1, [r7, #0]
 80097e8:	4825      	ldr	r0, [pc, #148]	; (8009880 <_svfiprintf_r+0x1dc>)
 80097ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80097ee:	2206      	movs	r2, #6
 80097f0:	1c7e      	adds	r6, r7, #1
 80097f2:	f7f6 fcf5 	bl	80001e0 <memchr>
 80097f6:	2800      	cmp	r0, #0
 80097f8:	d035      	beq.n	8009866 <_svfiprintf_r+0x1c2>
 80097fa:	4b22      	ldr	r3, [pc, #136]	; (8009884 <_svfiprintf_r+0x1e0>)
 80097fc:	b9fb      	cbnz	r3, 800983e <_svfiprintf_r+0x19a>
 80097fe:	9b03      	ldr	r3, [sp, #12]
 8009800:	3307      	adds	r3, #7
 8009802:	f023 0307 	bic.w	r3, r3, #7
 8009806:	3308      	adds	r3, #8
 8009808:	9303      	str	r3, [sp, #12]
 800980a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800980c:	444b      	add	r3, r9
 800980e:	9309      	str	r3, [sp, #36]	; 0x24
 8009810:	e76c      	b.n	80096ec <_svfiprintf_r+0x48>
 8009812:	fb00 3202 	mla	r2, r0, r2, r3
 8009816:	2101      	movs	r1, #1
 8009818:	e7a3      	b.n	8009762 <_svfiprintf_r+0xbe>
 800981a:	2300      	movs	r3, #0
 800981c:	9305      	str	r3, [sp, #20]
 800981e:	4618      	mov	r0, r3
 8009820:	240a      	movs	r4, #10
 8009822:	460f      	mov	r7, r1
 8009824:	3101      	adds	r1, #1
 8009826:	783a      	ldrb	r2, [r7, #0]
 8009828:	3a30      	subs	r2, #48	; 0x30
 800982a:	2a09      	cmp	r2, #9
 800982c:	d903      	bls.n	8009836 <_svfiprintf_r+0x192>
 800982e:	2b00      	cmp	r3, #0
 8009830:	d0ca      	beq.n	80097c8 <_svfiprintf_r+0x124>
 8009832:	9005      	str	r0, [sp, #20]
 8009834:	e7c8      	b.n	80097c8 <_svfiprintf_r+0x124>
 8009836:	fb04 2000 	mla	r0, r4, r0, r2
 800983a:	2301      	movs	r3, #1
 800983c:	e7f1      	b.n	8009822 <_svfiprintf_r+0x17e>
 800983e:	ab03      	add	r3, sp, #12
 8009840:	9300      	str	r3, [sp, #0]
 8009842:	462a      	mov	r2, r5
 8009844:	4b10      	ldr	r3, [pc, #64]	; (8009888 <_svfiprintf_r+0x1e4>)
 8009846:	a904      	add	r1, sp, #16
 8009848:	4640      	mov	r0, r8
 800984a:	f7fe f8cd 	bl	80079e8 <_printf_float>
 800984e:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009852:	4681      	mov	r9, r0
 8009854:	d1d9      	bne.n	800980a <_svfiprintf_r+0x166>
 8009856:	89ab      	ldrh	r3, [r5, #12]
 8009858:	065b      	lsls	r3, r3, #25
 800985a:	f53f af38 	bmi.w	80096ce <_svfiprintf_r+0x2a>
 800985e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009860:	b01d      	add	sp, #116	; 0x74
 8009862:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009866:	ab03      	add	r3, sp, #12
 8009868:	9300      	str	r3, [sp, #0]
 800986a:	462a      	mov	r2, r5
 800986c:	4b06      	ldr	r3, [pc, #24]	; (8009888 <_svfiprintf_r+0x1e4>)
 800986e:	a904      	add	r1, sp, #16
 8009870:	4640      	mov	r0, r8
 8009872:	f7fe fb6f 	bl	8007f54 <_printf_i>
 8009876:	e7ea      	b.n	800984e <_svfiprintf_r+0x1aa>
 8009878:	08009b54 	.word	0x08009b54
 800987c:	08009b5a 	.word	0x08009b5a
 8009880:	08009b5e 	.word	0x08009b5e
 8009884:	080079e9 	.word	0x080079e9
 8009888:	080095ed 	.word	0x080095ed

0800988c <_sbrk_r>:
 800988c:	b538      	push	{r3, r4, r5, lr}
 800988e:	4c06      	ldr	r4, [pc, #24]	; (80098a8 <_sbrk_r+0x1c>)
 8009890:	2300      	movs	r3, #0
 8009892:	4605      	mov	r5, r0
 8009894:	4608      	mov	r0, r1
 8009896:	6023      	str	r3, [r4, #0]
 8009898:	f7fd fd9c 	bl	80073d4 <_sbrk>
 800989c:	1c43      	adds	r3, r0, #1
 800989e:	d102      	bne.n	80098a6 <_sbrk_r+0x1a>
 80098a0:	6823      	ldr	r3, [r4, #0]
 80098a2:	b103      	cbz	r3, 80098a6 <_sbrk_r+0x1a>
 80098a4:	602b      	str	r3, [r5, #0]
 80098a6:	bd38      	pop	{r3, r4, r5, pc}
 80098a8:	20000450 	.word	0x20000450

080098ac <__ascii_mbtowc>:
 80098ac:	b082      	sub	sp, #8
 80098ae:	b901      	cbnz	r1, 80098b2 <__ascii_mbtowc+0x6>
 80098b0:	a901      	add	r1, sp, #4
 80098b2:	b142      	cbz	r2, 80098c6 <__ascii_mbtowc+0x1a>
 80098b4:	b14b      	cbz	r3, 80098ca <__ascii_mbtowc+0x1e>
 80098b6:	7813      	ldrb	r3, [r2, #0]
 80098b8:	600b      	str	r3, [r1, #0]
 80098ba:	7812      	ldrb	r2, [r2, #0]
 80098bc:	1c10      	adds	r0, r2, #0
 80098be:	bf18      	it	ne
 80098c0:	2001      	movne	r0, #1
 80098c2:	b002      	add	sp, #8
 80098c4:	4770      	bx	lr
 80098c6:	4610      	mov	r0, r2
 80098c8:	e7fb      	b.n	80098c2 <__ascii_mbtowc+0x16>
 80098ca:	f06f 0001 	mvn.w	r0, #1
 80098ce:	e7f8      	b.n	80098c2 <__ascii_mbtowc+0x16>

080098d0 <memmove>:
 80098d0:	4288      	cmp	r0, r1
 80098d2:	b510      	push	{r4, lr}
 80098d4:	eb01 0302 	add.w	r3, r1, r2
 80098d8:	d803      	bhi.n	80098e2 <memmove+0x12>
 80098da:	1e42      	subs	r2, r0, #1
 80098dc:	4299      	cmp	r1, r3
 80098de:	d10c      	bne.n	80098fa <memmove+0x2a>
 80098e0:	bd10      	pop	{r4, pc}
 80098e2:	4298      	cmp	r0, r3
 80098e4:	d2f9      	bcs.n	80098da <memmove+0xa>
 80098e6:	1881      	adds	r1, r0, r2
 80098e8:	1ad2      	subs	r2, r2, r3
 80098ea:	42d3      	cmn	r3, r2
 80098ec:	d100      	bne.n	80098f0 <memmove+0x20>
 80098ee:	bd10      	pop	{r4, pc}
 80098f0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80098f4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80098f8:	e7f7      	b.n	80098ea <memmove+0x1a>
 80098fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80098fe:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009902:	e7eb      	b.n	80098dc <memmove+0xc>

08009904 <__malloc_lock>:
 8009904:	4770      	bx	lr

08009906 <__malloc_unlock>:
 8009906:	4770      	bx	lr

08009908 <_realloc_r>:
 8009908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800990a:	4607      	mov	r7, r0
 800990c:	4614      	mov	r4, r2
 800990e:	460e      	mov	r6, r1
 8009910:	b921      	cbnz	r1, 800991c <_realloc_r+0x14>
 8009912:	4611      	mov	r1, r2
 8009914:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009918:	f7ff be0a 	b.w	8009530 <_malloc_r>
 800991c:	b922      	cbnz	r2, 8009928 <_realloc_r+0x20>
 800991e:	f7ff fdb9 	bl	8009494 <_free_r>
 8009922:	4625      	mov	r5, r4
 8009924:	4628      	mov	r0, r5
 8009926:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009928:	f000 f821 	bl	800996e <_malloc_usable_size_r>
 800992c:	4284      	cmp	r4, r0
 800992e:	d90f      	bls.n	8009950 <_realloc_r+0x48>
 8009930:	4621      	mov	r1, r4
 8009932:	4638      	mov	r0, r7
 8009934:	f7ff fdfc 	bl	8009530 <_malloc_r>
 8009938:	4605      	mov	r5, r0
 800993a:	2800      	cmp	r0, #0
 800993c:	d0f2      	beq.n	8009924 <_realloc_r+0x1c>
 800993e:	4631      	mov	r1, r6
 8009940:	4622      	mov	r2, r4
 8009942:	f7ff fabd 	bl	8008ec0 <memcpy>
 8009946:	4631      	mov	r1, r6
 8009948:	4638      	mov	r0, r7
 800994a:	f7ff fda3 	bl	8009494 <_free_r>
 800994e:	e7e9      	b.n	8009924 <_realloc_r+0x1c>
 8009950:	4635      	mov	r5, r6
 8009952:	e7e7      	b.n	8009924 <_realloc_r+0x1c>

08009954 <__ascii_wctomb>:
 8009954:	b149      	cbz	r1, 800996a <__ascii_wctomb+0x16>
 8009956:	2aff      	cmp	r2, #255	; 0xff
 8009958:	bf85      	ittet	hi
 800995a:	238a      	movhi	r3, #138	; 0x8a
 800995c:	6003      	strhi	r3, [r0, #0]
 800995e:	700a      	strbls	r2, [r1, #0]
 8009960:	f04f 30ff 	movhi.w	r0, #4294967295
 8009964:	bf98      	it	ls
 8009966:	2001      	movls	r0, #1
 8009968:	4770      	bx	lr
 800996a:	4608      	mov	r0, r1
 800996c:	4770      	bx	lr

0800996e <_malloc_usable_size_r>:
 800996e:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8009972:	2800      	cmp	r0, #0
 8009974:	f1a0 0004 	sub.w	r0, r0, #4
 8009978:	bfbc      	itt	lt
 800997a:	580b      	ldrlt	r3, [r1, r0]
 800997c:	18c0      	addlt	r0, r0, r3
 800997e:	4770      	bx	lr

08009980 <_init>:
 8009980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009982:	bf00      	nop
 8009984:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009986:	bc08      	pop	{r3}
 8009988:	469e      	mov	lr, r3
 800998a:	4770      	bx	lr

0800998c <_fini>:
 800998c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800998e:	bf00      	nop
 8009990:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009992:	bc08      	pop	{r3}
 8009994:	469e      	mov	lr, r3
 8009996:	4770      	bx	lr
