

================================================================
== Vitis HLS Report for 'pl_vecadd'
================================================================
* Date:           Sun Nov  3 17:13:12 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Lab1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1045|     1045|  10.450 us|  10.450 us|  1046|  1046|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |     1042|     1042|        20|          1|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      72|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       12|     2|    2963|    2720|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     116|    -|
|Register         |        -|     -|     721|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       12|     2|    3684|    3004|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        4|    ~0|       1|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |ctrl_s_axi_U                       |ctrl_s_axi                      |        0|   0|  246|  424|    0|
    |data0_m_axi_U                      |data0_m_axi                     |        4|   0|  830|  694|    0|
    |data1_m_axi_U                      |data1_m_axi                     |        4|   0|  830|  694|    0|
    |data2_m_axi_U                      |data2_m_axi                     |        4|   0|  830|  694|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |       12|   2| 2963| 2720|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_191_p2                  |         +|   0|  0|  18|          11|           1|
    |ap_block_state16_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state22_pp0_stage0_iter19  |       and|   0|  0|   2|           1|           1|
    |icmp_ln14_1_fu_242_p2               |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln14_fu_185_p2                 |      icmp|   0|  0|  19|          11|          12|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter9   |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_io                  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |       xor|   0|  0|   2|           2|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|  72|          42|          34|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter19  |   9|          2|    1|          2|
    |data0_blk_n_AR            |   9|          2|    1|          2|
    |data0_blk_n_R             |   9|          2|    1|          2|
    |data1_blk_n_AR            |   9|          2|    1|          2|
    |data1_blk_n_R             |   9|          2|    1|          2|
    |data2_blk_n_AW            |   9|          2|    1|          2|
    |data2_blk_n_B             |   9|          2|    1|          2|
    |data2_blk_n_W             |   9|          2|    1|          2|
    |i_fu_98                   |   9|          2|   11|         22|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 116|         25|   21|         45|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |a_0_data_reg              |  64|   0|   64|          0|
    |a_0_vld_reg               |   0|   0|    1|          1|
    |a_read_reg_296            |  64|   0|   64|          0|
    |add_ln14_reg_305          |  11|   0|   11|          0|
    |add_reg_352               |  32|   0|   32|          0|
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |b_0_data_reg              |  64|   0|   64|          0|
    |b_0_vld_reg               |   0|   0|    1|          1|
    |b_read_reg_291            |  64|   0|   64|          0|
    |c_0_data_reg              |  64|   0|   64|          0|
    |c_0_vld_reg               |   0|   0|    1|          1|
    |c_read_reg_286            |  64|   0|   64|          0|
    |data0_addr_read_reg_322   |  32|   0|   32|          0|
    |data1_addr_read_reg_327   |  32|   0|   32|          0|
    |first_iter_0_reg_160      |   1|   0|    1|          0|
    |i_fu_98                   |  11|   0|   11|          0|
    |icmp_ln14_1_reg_332       |   1|   0|    1|          0|
    |icmp_ln14_reg_301         |   1|   0|    1|          0|
    |add_ln14_reg_305          |  64|  32|   11|          0|
    |first_iter_0_reg_160      |  64|  32|    1|          0|
    |icmp_ln14_1_reg_332       |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 721|  96|  545|          3|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_AWVALID    |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWREADY    |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWADDR     |   in|    6|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WVALID     |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WREADY     |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WDATA      |   in|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WSTRB      |   in|    4|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARVALID    |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARREADY    |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARADDR     |   in|    6|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RVALID     |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RREADY     |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RDATA      |  out|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RRESP      |  out|    2|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BVALID     |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BREADY     |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BRESP      |  out|    2|       s_axi|          ctrl|        scalar|
|ap_clk                |   in|    1|  ap_ctrl_hs|     pl_vecadd|  return value|
|ap_rst_n              |   in|    1|  ap_ctrl_hs|     pl_vecadd|  return value|
|interrupt             |  out|    1|  ap_ctrl_hs|     pl_vecadd|  return value|
|m_axi_data0_AWVALID   |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_AWREADY   |   in|    1|       m_axi|         data0|       pointer|
|m_axi_data0_AWADDR    |  out|   64|       m_axi|         data0|       pointer|
|m_axi_data0_AWID      |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_AWLEN     |  out|    8|       m_axi|         data0|       pointer|
|m_axi_data0_AWSIZE    |  out|    3|       m_axi|         data0|       pointer|
|m_axi_data0_AWBURST   |  out|    2|       m_axi|         data0|       pointer|
|m_axi_data0_AWLOCK    |  out|    2|       m_axi|         data0|       pointer|
|m_axi_data0_AWCACHE   |  out|    4|       m_axi|         data0|       pointer|
|m_axi_data0_AWPROT    |  out|    3|       m_axi|         data0|       pointer|
|m_axi_data0_AWQOS     |  out|    4|       m_axi|         data0|       pointer|
|m_axi_data0_AWREGION  |  out|    4|       m_axi|         data0|       pointer|
|m_axi_data0_AWUSER    |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_WVALID    |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_WREADY    |   in|    1|       m_axi|         data0|       pointer|
|m_axi_data0_WDATA     |  out|   32|       m_axi|         data0|       pointer|
|m_axi_data0_WSTRB     |  out|    4|       m_axi|         data0|       pointer|
|m_axi_data0_WLAST     |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_WID       |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_WUSER     |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_ARVALID   |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_ARREADY   |   in|    1|       m_axi|         data0|       pointer|
|m_axi_data0_ARADDR    |  out|   64|       m_axi|         data0|       pointer|
|m_axi_data0_ARID      |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_ARLEN     |  out|    8|       m_axi|         data0|       pointer|
|m_axi_data0_ARSIZE    |  out|    3|       m_axi|         data0|       pointer|
|m_axi_data0_ARBURST   |  out|    2|       m_axi|         data0|       pointer|
|m_axi_data0_ARLOCK    |  out|    2|       m_axi|         data0|       pointer|
|m_axi_data0_ARCACHE   |  out|    4|       m_axi|         data0|       pointer|
|m_axi_data0_ARPROT    |  out|    3|       m_axi|         data0|       pointer|
|m_axi_data0_ARQOS     |  out|    4|       m_axi|         data0|       pointer|
|m_axi_data0_ARREGION  |  out|    4|       m_axi|         data0|       pointer|
|m_axi_data0_ARUSER    |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_RVALID    |   in|    1|       m_axi|         data0|       pointer|
|m_axi_data0_RREADY    |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_RDATA     |   in|   32|       m_axi|         data0|       pointer|
|m_axi_data0_RLAST     |   in|    1|       m_axi|         data0|       pointer|
|m_axi_data0_RID       |   in|    1|       m_axi|         data0|       pointer|
|m_axi_data0_RUSER     |   in|    1|       m_axi|         data0|       pointer|
|m_axi_data0_RRESP     |   in|    2|       m_axi|         data0|       pointer|
|m_axi_data0_BVALID    |   in|    1|       m_axi|         data0|       pointer|
|m_axi_data0_BREADY    |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_BRESP     |   in|    2|       m_axi|         data0|       pointer|
|m_axi_data0_BID       |   in|    1|       m_axi|         data0|       pointer|
|m_axi_data0_BUSER     |   in|    1|       m_axi|         data0|       pointer|
|m_axi_data1_AWVALID   |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_AWREADY   |   in|    1|       m_axi|         data1|       pointer|
|m_axi_data1_AWADDR    |  out|   64|       m_axi|         data1|       pointer|
|m_axi_data1_AWID      |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_AWLEN     |  out|    8|       m_axi|         data1|       pointer|
|m_axi_data1_AWSIZE    |  out|    3|       m_axi|         data1|       pointer|
|m_axi_data1_AWBURST   |  out|    2|       m_axi|         data1|       pointer|
|m_axi_data1_AWLOCK    |  out|    2|       m_axi|         data1|       pointer|
|m_axi_data1_AWCACHE   |  out|    4|       m_axi|         data1|       pointer|
|m_axi_data1_AWPROT    |  out|    3|       m_axi|         data1|       pointer|
|m_axi_data1_AWQOS     |  out|    4|       m_axi|         data1|       pointer|
|m_axi_data1_AWREGION  |  out|    4|       m_axi|         data1|       pointer|
|m_axi_data1_AWUSER    |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_WVALID    |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_WREADY    |   in|    1|       m_axi|         data1|       pointer|
|m_axi_data1_WDATA     |  out|   32|       m_axi|         data1|       pointer|
|m_axi_data1_WSTRB     |  out|    4|       m_axi|         data1|       pointer|
|m_axi_data1_WLAST     |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_WID       |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_WUSER     |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_ARVALID   |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_ARREADY   |   in|    1|       m_axi|         data1|       pointer|
|m_axi_data1_ARADDR    |  out|   64|       m_axi|         data1|       pointer|
|m_axi_data1_ARID      |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_ARLEN     |  out|    8|       m_axi|         data1|       pointer|
|m_axi_data1_ARSIZE    |  out|    3|       m_axi|         data1|       pointer|
|m_axi_data1_ARBURST   |  out|    2|       m_axi|         data1|       pointer|
|m_axi_data1_ARLOCK    |  out|    2|       m_axi|         data1|       pointer|
|m_axi_data1_ARCACHE   |  out|    4|       m_axi|         data1|       pointer|
|m_axi_data1_ARPROT    |  out|    3|       m_axi|         data1|       pointer|
|m_axi_data1_ARQOS     |  out|    4|       m_axi|         data1|       pointer|
|m_axi_data1_ARREGION  |  out|    4|       m_axi|         data1|       pointer|
|m_axi_data1_ARUSER    |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_RVALID    |   in|    1|       m_axi|         data1|       pointer|
|m_axi_data1_RREADY    |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_RDATA     |   in|   32|       m_axi|         data1|       pointer|
|m_axi_data1_RLAST     |   in|    1|       m_axi|         data1|       pointer|
|m_axi_data1_RID       |   in|    1|       m_axi|         data1|       pointer|
|m_axi_data1_RUSER     |   in|    1|       m_axi|         data1|       pointer|
|m_axi_data1_RRESP     |   in|    2|       m_axi|         data1|       pointer|
|m_axi_data1_BVALID    |   in|    1|       m_axi|         data1|       pointer|
|m_axi_data1_BREADY    |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_BRESP     |   in|    2|       m_axi|         data1|       pointer|
|m_axi_data1_BID       |   in|    1|       m_axi|         data1|       pointer|
|m_axi_data1_BUSER     |   in|    1|       m_axi|         data1|       pointer|
|m_axi_data2_AWVALID   |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_AWREADY   |   in|    1|       m_axi|         data2|       pointer|
|m_axi_data2_AWADDR    |  out|   64|       m_axi|         data2|       pointer|
|m_axi_data2_AWID      |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_AWLEN     |  out|    8|       m_axi|         data2|       pointer|
|m_axi_data2_AWSIZE    |  out|    3|       m_axi|         data2|       pointer|
|m_axi_data2_AWBURST   |  out|    2|       m_axi|         data2|       pointer|
|m_axi_data2_AWLOCK    |  out|    2|       m_axi|         data2|       pointer|
|m_axi_data2_AWCACHE   |  out|    4|       m_axi|         data2|       pointer|
|m_axi_data2_AWPROT    |  out|    3|       m_axi|         data2|       pointer|
|m_axi_data2_AWQOS     |  out|    4|       m_axi|         data2|       pointer|
|m_axi_data2_AWREGION  |  out|    4|       m_axi|         data2|       pointer|
|m_axi_data2_AWUSER    |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_WVALID    |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_WREADY    |   in|    1|       m_axi|         data2|       pointer|
|m_axi_data2_WDATA     |  out|   32|       m_axi|         data2|       pointer|
|m_axi_data2_WSTRB     |  out|    4|       m_axi|         data2|       pointer|
|m_axi_data2_WLAST     |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_WID       |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_WUSER     |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_ARVALID   |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_ARREADY   |   in|    1|       m_axi|         data2|       pointer|
|m_axi_data2_ARADDR    |  out|   64|       m_axi|         data2|       pointer|
|m_axi_data2_ARID      |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_ARLEN     |  out|    8|       m_axi|         data2|       pointer|
|m_axi_data2_ARSIZE    |  out|    3|       m_axi|         data2|       pointer|
|m_axi_data2_ARBURST   |  out|    2|       m_axi|         data2|       pointer|
|m_axi_data2_ARLOCK    |  out|    2|       m_axi|         data2|       pointer|
|m_axi_data2_ARCACHE   |  out|    4|       m_axi|         data2|       pointer|
|m_axi_data2_ARPROT    |  out|    3|       m_axi|         data2|       pointer|
|m_axi_data2_ARQOS     |  out|    4|       m_axi|         data2|       pointer|
|m_axi_data2_ARREGION  |  out|    4|       m_axi|         data2|       pointer|
|m_axi_data2_ARUSER    |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_RVALID    |   in|    1|       m_axi|         data2|       pointer|
|m_axi_data2_RREADY    |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_RDATA     |   in|   32|       m_axi|         data2|       pointer|
|m_axi_data2_RLAST     |   in|    1|       m_axi|         data2|       pointer|
|m_axi_data2_RID       |   in|    1|       m_axi|         data2|       pointer|
|m_axi_data2_RUSER     |   in|    1|       m_axi|         data2|       pointer|
|m_axi_data2_RRESP     |   in|    2|       m_axi|         data2|       pointer|
|m_axi_data2_BVALID    |   in|    1|       m_axi|         data2|       pointer|
|m_axi_data2_BREADY    |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_BRESP     |   in|    2|       m_axi|         data2|       pointer|
|m_axi_data2_BID       |   in|    1|       m_axi|         data2|       pointer|
|m_axi_data2_BUSER     |   in|    1|       m_axi|         data2|       pointer|
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 1, D = 20, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 23 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 3 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 24 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %c" [pl_vecadd.cpp:5]   --->   Operation 25 'read' 'c_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [2/2] (1.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %b" [pl_vecadd.cpp:5]   --->   Operation 26 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [2/2] (1.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %a" [pl_vecadd.cpp:5]   --->   Operation 27 'read' 'a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln14 = store i11 0, i11 %i" [pl_vecadd.cpp:14]   --->   Operation 28 'store' 'store_ln14' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [pl_vecadd.cpp:5]   --->   Operation 29 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data0, void @empty, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data0"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data1, void @empty, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_2, void @empty_1, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data1"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data2, void @empty, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data2"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_4, i32 1, i32 1, void @empty_5, i32 0, i32 0, void @empty_14, void @empty_6, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_7, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_8, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_7, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_4, i32 1, i32 1, void @empty_5, i32 0, i32 0, void @empty_14, void @empty_9, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_7, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_8, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_7, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_4, i32 1, i32 1, void @empty_5, i32 0, i32 0, void @empty_14, void @empty_10, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_7, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_8, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_7, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_14, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (1.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %c" [pl_vecadd.cpp:5]   --->   Operation 43 'read' 'c_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 44 [1/2] (1.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %b" [pl_vecadd.cpp:5]   --->   Operation 44 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 45 [1/2] (1.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %a" [pl_vecadd.cpp:5]   --->   Operation 45 'read' 'a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 46 [1/1] (0.42ns)   --->   "%br_ln14 = br void %for.inc" [pl_vecadd.cpp:14]   --->   Operation 46 'br' 'br_ln14' <Predicate = true> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.22>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 0, void %new.latch.for.inc.split, i1 1, void %entry"   --->   Operation 47 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [pl_vecadd.cpp:14]   --->   Operation 48 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.79ns)   --->   "%icmp_ln14 = icmp_eq  i11 %i_1, i11 1024" [pl_vecadd.cpp:14]   --->   Operation 49 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.79ns)   --->   "%add_ln14 = add i11 %i_1, i11 1" [pl_vecadd.cpp:14]   --->   Operation 50 'add' 'add_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %new.body.for.inc, void %for.end" [pl_vecadd.cpp:14]   --->   Operation 51 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %first_iter_0, void %for.inc.split, void %for.first.iter.for.inc" [pl_vecadd.cpp:14]   --->   Operation 52 'br' 'br_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln14 = store i11 %add_ln14, i11 %i" [pl_vecadd.cpp:14]   --->   Operation 53 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.42>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.inc" [pl_vecadd.cpp:14]   --->   Operation 54 'br' 'br_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %a_read, i32 2, i32 63" [pl_vecadd.cpp:14]   --->   Operation 55 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i62 %trunc_ln" [pl_vecadd.cpp:14]   --->   Operation 56 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%data0_addr = getelementptr i32 %data0, i64 %sext_ln14" [pl_vecadd.cpp:14]   --->   Operation 57 'getelementptr' 'data0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln14_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %b_read, i32 2, i32 63" [pl_vecadd.cpp:14]   --->   Operation 58 'partselect' 'trunc_ln14_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln14_1 = sext i62 %trunc_ln14_1" [pl_vecadd.cpp:14]   --->   Operation 59 'sext' 'sext_ln14_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%data1_addr = getelementptr i32 %data1, i64 %sext_ln14_1" [pl_vecadd.cpp:14]   --->   Operation 60 'getelementptr' 'data1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %data0_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 61 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 62 [8/8] (7.30ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %data1_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 62 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 63 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %data0_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 63 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 64 [7/8] (7.30ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %data1_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 64 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 65 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %data0_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 65 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 66 [6/8] (7.30ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %data1_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 66 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 67 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %data0_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 67 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 68 [5/8] (7.30ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %data1_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 68 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 69 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %data0_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 69 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 70 [4/8] (7.30ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %data1_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 70 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 71 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %data0_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 71 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 72 [3/8] (7.30ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %data1_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 72 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 73 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %data0_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 73 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 74 [2/8] (7.30ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %data1_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 74 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 75 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %data0_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 75 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 76 [1/8] (7.30ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %data1_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 76 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 77 [1/1] (7.30ns)   --->   "%data0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %data0_addr" [pl_vecadd.cpp:17]   --->   Operation 77 'read' 'data0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 78 [1/1] (7.30ns)   --->   "%data1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %data1_addr" [pl_vecadd.cpp:17]   --->   Operation 78 'read' 'data1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 79 [1/1] (0.79ns)   --->   "%icmp_ln14_1 = icmp_eq  i11 %add_ln14, i11 1024" [pl_vecadd.cpp:14]   --->   Operation 79 'icmp' 'icmp_ln14_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14_1, void %new.latch.for.inc.split, void %last.iter.for.inc.split" [pl_vecadd.cpp:14]   --->   Operation 80 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %data0_addr_read" [pl_vecadd.cpp:17]   --->   Operation 81 'bitcast' 'bitcast_ln17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln17_1 = bitcast i32 %data1_addr_read" [pl_vecadd.cpp:17]   --->   Operation 82 'bitcast' 'bitcast_ln17_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [4/4] (6.43ns)   --->   "%add = fadd i32 %bitcast_ln17, i32 %bitcast_ln17_1" [pl_vecadd.cpp:17]   --->   Operation 83 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 84 [3/4] (6.43ns)   --->   "%add = fadd i32 %bitcast_ln17, i32 %bitcast_ln17_1" [pl_vecadd.cpp:17]   --->   Operation 84 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 85 [2/4] (6.43ns)   --->   "%add = fadd i32 %bitcast_ln17, i32 %bitcast_ln17_1" [pl_vecadd.cpp:17]   --->   Operation 85 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln14_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %c_read, i32 2, i32 63" [pl_vecadd.cpp:14]   --->   Operation 86 'partselect' 'trunc_ln14_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln14_2 = sext i62 %trunc_ln14_2" [pl_vecadd.cpp:14]   --->   Operation 87 'sext' 'sext_ln14_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 88 [1/1] (0.00ns)   --->   "%data2_addr = getelementptr i32 %data2, i64 %sext_ln14_2" [pl_vecadd.cpp:14]   --->   Operation 88 'getelementptr' 'data2_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 89 [1/1] (7.30ns)   --->   "%empty_21 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %data2_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 89 'writereq' 'empty_21' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.inc.split" [pl_vecadd.cpp:14]   --->   Operation 90 'br' 'br_ln14' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_16 : Operation 91 [1/4] (6.43ns)   --->   "%add = fadd i32 %bitcast_ln17, i32 %bitcast_ln17_1" [pl_vecadd.cpp:17]   --->   Operation 91 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [pl_vecadd.cpp:16]   --->   Operation 92 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 93 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [pl_vecadd.cpp:14]   --->   Operation 93 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [pl_vecadd.cpp:14]   --->   Operation 94 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 95 [1/1] (0.00ns)   --->   "%bitcast_ln17_2 = bitcast i32 %add" [pl_vecadd.cpp:17]   --->   Operation 95 'bitcast' 'bitcast_ln17_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 96 [1/1] (7.30ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %data2_addr, i32 %bitcast_ln17_2, i4 15" [pl_vecadd.cpp:17]   --->   Operation 96 'write' 'write_ln17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 97 [5/5] (7.30ns)   --->   "%empty_22 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %data2_addr" [pl_vecadd.cpp:20]   --->   Operation 97 'writeresp' 'empty_22' <Predicate = (icmp_ln14_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 98 [4/5] (7.30ns)   --->   "%empty_22 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %data2_addr" [pl_vecadd.cpp:20]   --->   Operation 98 'writeresp' 'empty_22' <Predicate = (icmp_ln14_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 99 [3/5] (7.30ns)   --->   "%empty_22 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %data2_addr" [pl_vecadd.cpp:20]   --->   Operation 99 'writeresp' 'empty_22' <Predicate = (icmp_ln14_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 100 [2/5] (7.30ns)   --->   "%empty_22 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %data2_addr" [pl_vecadd.cpp:20]   --->   Operation 100 'writeresp' 'empty_22' <Predicate = (icmp_ln14_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 101 [1/5] (7.30ns)   --->   "%empty_22 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %data2_addr" [pl_vecadd.cpp:20]   --->   Operation 101 'writeresp' 'empty_22' <Predicate = (icmp_ln14_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln14 = br void %new.latch.for.inc.split" [pl_vecadd.cpp:14]   --->   Operation 102 'br' 'br_ln14' <Predicate = (icmp_ln14_1)> <Delay = 0.00>

State 23 <SV = 3> <Delay = 0.00>
ST_23 : Operation 103 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [pl_vecadd.cpp:20]   --->   Operation 103 'ret' 'ret_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ data1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ data2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 011111111111111111111110]
store_ln14             (store            ) [ 000000000000000000000000]
spectopmodule_ln5      (spectopmodule    ) [ 000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000]
c_read                 (read             ) [ 000111111111111111111110]
b_read                 (read             ) [ 000111111111111111111110]
a_read                 (read             ) [ 000111111111111111111110]
br_ln14                (br               ) [ 001111111111111111111110]
first_iter_0           (phi              ) [ 000111111111111111111110]
i_1                    (load             ) [ 000000000000000000000000]
icmp_ln14              (icmp             ) [ 000111111111111111111110]
add_ln14               (add              ) [ 000111111111100000000000]
br_ln14                (br               ) [ 000000000000000000000000]
br_ln14                (br               ) [ 000000000000000000000000]
store_ln14             (store            ) [ 000000000000000000000000]
br_ln14                (br               ) [ 001111111111111111111110]
trunc_ln               (partselect       ) [ 000000000000000000000000]
sext_ln14              (sext             ) [ 000000000000000000000000]
data0_addr             (getelementptr    ) [ 000101111111100000000000]
trunc_ln14_1           (partselect       ) [ 000000000000000000000000]
sext_ln14_1            (sext             ) [ 000000000000000000000000]
data1_addr             (getelementptr    ) [ 000101111111100000000000]
empty                  (readreq          ) [ 000000000000000000000000]
empty_20               (readreq          ) [ 000000000000000000000000]
data0_addr_read        (read             ) [ 000100000000010000000000]
data1_addr_read        (read             ) [ 000100000000010000000000]
icmp_ln14_1            (icmp             ) [ 000100000000011111111110]
br_ln14                (br               ) [ 000000000000000000000000]
bitcast_ln17           (bitcast          ) [ 000100000000001110000000]
bitcast_ln17_1         (bitcast          ) [ 000100000000001110000000]
trunc_ln14_2           (partselect       ) [ 000000000000000000000000]
sext_ln14_2            (sext             ) [ 000000000000000000000000]
data2_addr             (getelementptr    ) [ 000100000000000001111110]
empty_21               (writereq         ) [ 000000000000000000000000]
br_ln14                (br               ) [ 000000000000000000000000]
add                    (fadd             ) [ 000100000000000001000000]
specpipeline_ln16      (specpipeline     ) [ 000000000000000000000000]
speclooptripcount_ln14 (speclooptripcount) [ 000000000000000000000000]
specloopname_ln14      (specloopname     ) [ 000000000000000000000000]
bitcast_ln17_2         (bitcast          ) [ 000000000000000000000000]
write_ln17             (write            ) [ 000000000000000000000000]
empty_22               (writeresp        ) [ 000000000000000000000000]
br_ln14                (br               ) [ 000000000000000000000000]
ret_ln20               (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="i_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_readreq_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="12" slack="0"/>
<pin id="124" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_readreq_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="12" slack="0"/>
<pin id="131" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_20/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="data0_addr_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="8"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_addr_read/12 "/>
</bind>
</comp>

<comp id="139" class="1004" name="data1_addr_read_read_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="8"/>
<pin id="142" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data1_addr_read/12 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_writeresp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="12" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_21/16 empty_22/18 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln17_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="1"/>
<pin id="154" dir="0" index="2" bw="32" slack="0"/>
<pin id="155" dir="0" index="3" bw="1" slack="0"/>
<pin id="156" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/17 "/>
</bind>
</comp>

<comp id="160" class="1005" name="first_iter_0_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="first_iter_0_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="1" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/13 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln14_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="11" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_1_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="2"/>
<pin id="184" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln14_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="11" slack="0"/>
<pin id="187" dir="0" index="1" bw="11" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln14_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="11" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln14_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="11" slack="0"/>
<pin id="199" dir="0" index="1" bw="11" slack="2"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="trunc_ln_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="62" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="2"/>
<pin id="205" dir="0" index="2" bw="3" slack="0"/>
<pin id="206" dir="0" index="3" bw="7" slack="0"/>
<pin id="207" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="sext_ln14_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="62" slack="0"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="data0_addr_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="0"/>
<pin id="217" dir="0" index="1" bw="64" slack="0"/>
<pin id="218" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data0_addr/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="trunc_ln14_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="62" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="2"/>
<pin id="225" dir="0" index="2" bw="3" slack="0"/>
<pin id="226" dir="0" index="3" bw="7" slack="0"/>
<pin id="227" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln14_1/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="sext_ln14_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="62" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14_1/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="data1_addr_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="0"/>
<pin id="237" dir="0" index="1" bw="64" slack="0"/>
<pin id="238" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data1_addr/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln14_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="11" slack="9"/>
<pin id="244" dir="0" index="1" bw="11" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14_1/12 "/>
</bind>
</comp>

<comp id="247" class="1004" name="bitcast_ln17_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17/13 "/>
</bind>
</comp>

<comp id="251" class="1004" name="bitcast_ln17_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17_1/13 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln14_2_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="62" slack="0"/>
<pin id="257" dir="0" index="1" bw="64" slack="14"/>
<pin id="258" dir="0" index="2" bw="3" slack="0"/>
<pin id="259" dir="0" index="3" bw="7" slack="0"/>
<pin id="260" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln14_2/16 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sext_ln14_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="62" slack="0"/>
<pin id="266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14_2/16 "/>
</bind>
</comp>

<comp id="268" class="1004" name="data2_addr_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="0" index="1" bw="64" slack="0"/>
<pin id="271" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data2_addr/16 "/>
</bind>
</comp>

<comp id="275" class="1004" name="bitcast_ln17_2_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17_2/17 "/>
</bind>
</comp>

<comp id="279" class="1005" name="i_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="11" slack="0"/>
<pin id="281" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="286" class="1005" name="c_read_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="14"/>
<pin id="288" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="c_read "/>
</bind>
</comp>

<comp id="291" class="1005" name="b_read_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="2"/>
<pin id="293" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="296" class="1005" name="a_read_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="2"/>
<pin id="298" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="301" class="1005" name="icmp_ln14_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="305" class="1005" name="add_ln14_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="11" slack="9"/>
<pin id="307" dir="1" index="1" bw="11" slack="9"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

<comp id="310" class="1005" name="data0_addr_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_addr "/>
</bind>
</comp>

<comp id="316" class="1005" name="data1_addr_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data1_addr "/>
</bind>
</comp>

<comp id="322" class="1005" name="data0_addr_read_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_addr_read "/>
</bind>
</comp>

<comp id="327" class="1005" name="data1_addr_read_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data1_addr_read "/>
</bind>
</comp>

<comp id="332" class="1005" name="icmp_ln14_1_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="6"/>
<pin id="334" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14_1 "/>
</bind>
</comp>

<comp id="336" class="1005" name="bitcast_ln17_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln17 "/>
</bind>
</comp>

<comp id="341" class="1005" name="bitcast_ln17_1_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln17_1 "/>
</bind>
</comp>

<comp id="346" class="1005" name="data2_addr_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data2_addr "/>
</bind>
</comp>

<comp id="352" class="1005" name="add_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="74" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="76" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="132"><net_src comp="74" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="76" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="138"><net_src comp="78" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="78" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="80" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="76" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="92" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="94" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="159"><net_src comp="96" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="163"><net_src comp="62" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="60" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="160" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="172"><net_src comp="164" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="189"><net_src comp="182" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="64" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="182" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="66" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="68" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="70" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="210"><net_src comp="72" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="214"><net_src comp="202" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="211" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="221"><net_src comp="215" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="228"><net_src comp="68" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="70" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="230"><net_src comp="72" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="234"><net_src comp="222" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="2" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="241"><net_src comp="235" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="246"><net_src comp="64" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="247" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="254"><net_src comp="251" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="261"><net_src comp="68" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="70" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="263"><net_src comp="72" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="267"><net_src comp="255" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="4" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="264" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="268" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="282"><net_src comp="98" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="285"><net_src comp="279" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="289"><net_src comp="102" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="294"><net_src comp="108" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="299"><net_src comp="114" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="304"><net_src comp="185" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="191" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="313"><net_src comp="215" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="319"><net_src comp="235" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="325"><net_src comp="134" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="330"><net_src comp="139" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="335"><net_src comp="242" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="247" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="344"><net_src comp="251" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="349"><net_src comp="268" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="355"><net_src comp="173" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="275" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data2 | {16 17 18 19 20 21 22 }
 - Input state : 
	Port: pl_vecadd : data0 | {4 5 6 7 8 9 10 11 12 }
	Port: pl_vecadd : data1 | {4 5 6 7 8 9 10 11 12 }
	Port: pl_vecadd : a | {1 }
	Port: pl_vecadd : b | {1 }
	Port: pl_vecadd : c | {1 }
  - Chain level:
	State 1
		store_ln14 : 1
	State 2
	State 3
		icmp_ln14 : 1
		add_ln14 : 1
		br_ln14 : 2
		br_ln14 : 1
		store_ln14 : 2
	State 4
		sext_ln14 : 1
		data0_addr : 2
		sext_ln14_1 : 1
		data1_addr : 2
		empty : 3
		empty_20 : 3
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		br_ln14 : 1
	State 13
		add : 1
	State 14
	State 15
	State 16
		sext_ln14_2 : 1
		data2_addr : 2
		empty_21 : 3
	State 17
		write_ln17 : 1
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_173         |    2    |   227   |   214   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln14_fu_185      |    0    |    0    |    18   |
|          |      icmp_ln14_1_fu_242     |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|    add   |       add_ln14_fu_191       |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|          |       grp_read_fu_102       |    0    |    0    |    0    |
|          |       grp_read_fu_108       |    0    |    0    |    0    |
|   read   |       grp_read_fu_114       |    0    |    0    |    0    |
|          | data0_addr_read_read_fu_134 |    0    |    0    |    0    |
|          | data1_addr_read_read_fu_139 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_120     |    0    |    0    |    0    |
|          |      grp_readreq_fu_127     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_144    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   write_ln17_write_fu_151   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       trunc_ln_fu_202       |    0    |    0    |    0    |
|partselect|     trunc_ln14_1_fu_222     |    0    |    0    |    0    |
|          |     trunc_ln14_2_fu_255     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sext_ln14_fu_211      |    0    |    0    |    0    |
|   sext   |      sext_ln14_1_fu_231     |    0    |    0    |    0    |
|          |      sext_ln14_2_fu_264     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    2    |   227   |   268   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     a_read_reg_296    |   64   |
|    add_ln14_reg_305   |   11   |
|      add_reg_352      |   32   |
|     b_read_reg_291    |   64   |
| bitcast_ln17_1_reg_341|   32   |
|  bitcast_ln17_reg_336 |   32   |
|     c_read_reg_286    |   64   |
|data0_addr_read_reg_322|   32   |
|   data0_addr_reg_310  |   32   |
|data1_addr_read_reg_327|   32   |
|   data1_addr_reg_316  |   32   |
|   data2_addr_reg_346  |   32   |
|  first_iter_0_reg_160 |    1   |
|       i_reg_279       |   11   |
|  icmp_ln14_1_reg_332  |    1   |
|   icmp_ln14_reg_301   |    1   |
+-----------------------+--------+
|         Total         |   473  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_120  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_127  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_144 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_144 |  p1  |   2  |  32  |   64   ||    9    |
| first_iter_0_reg_160 |  p0  |   2  |   1  |    2   ||    9    |
|      grp_fu_173      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_173      |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   324  ||  2.989  ||    54   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   227  |   268  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   473  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    2   |   700  |   322  |
+-----------+--------+--------+--------+--------+
