{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 13 09:54:05 2020 " "Info: Processing started: Thu Aug 13 09:54:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab7_2 -c lab7_2 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab7_2 -c lab7_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "greenredman:comb_52\|freq_div:M1\|lpm_counter:divider_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\] " "Info: Detected ripple clock \"greenredman:comb_52\|freq_div:M1\|lpm_counter:divider_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "greenredman:comb_52\|freq_div:M1\|lpm_counter:divider_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "greenredman:comb_52\|freq_div:M2\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[10\] " "Info: Detected ripple clock \"greenredman:comb_52\|freq_div:M2\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[10\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "greenredman:comb_52\|freq_div:M2\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freq_div:comb_50\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\] " "Info: Detected ripple clock \"freq_div:comb_50\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:comb_50\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freq_div:comb_49\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] " "Info: Detected ripple clock \"freq_div:comb_49\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:comb_49\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register traffic:comb_51\|light_cnt_dn_29:comb_5\|cnt\[4\] register traffic:comb_51\|ryg_ctl:comb_4\|mode\[2\] 61.73 MHz 16.2 ns Internal " "Info: Clock \"clk\" has Internal fmax of 61.73 MHz between source register \"traffic:comb_51\|light_cnt_dn_29:comb_5\|cnt\[4\]\" and destination register \"traffic:comb_51\|ryg_ctl:comb_4\|mode\[2\]\" (period= 16.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.100 ns + Longest register register " "Info: + Longest register to register delay is 14.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns traffic:comb_51\|light_cnt_dn_29:comb_5\|cnt\[4\] 1 REG LC3_C3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_C3; Fanout = 6; REG Node = 'traffic:comb_51\|light_cnt_dn_29:comb_5\|cnt\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { traffic:comb_51|light_cnt_dn_29:comb_5|cnt[4] } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.300 ns) 2.500 ns traffic:comb_51\|ryg_ctl:comb_4\|Equal0~0 2 COMB LC1_C3 1 " "Info: 2: + IC(0.200 ns) + CELL(2.300 ns) = 2.500 ns; Loc. = LC1_C3; Fanout = 1; COMB Node = 'traffic:comb_51\|ryg_ctl:comb_4\|Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { traffic:comb_51|light_cnt_dn_29:comb_5|cnt[4] traffic:comb_51|ryg_ctl:comb_4|Equal0~0 } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(2.200 ns) 6.300 ns traffic:comb_51\|ryg_ctl:comb_4\|Equal0~1 3 COMB LC1_C2 4 " "Info: 3: + IC(1.600 ns) + CELL(2.200 ns) = 6.300 ns; Loc. = LC1_C2; Fanout = 4; COMB Node = 'traffic:comb_51\|ryg_ctl:comb_4\|Equal0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { traffic:comb_51|ryg_ctl:comb_4|Equal0~0 traffic:comb_51|ryg_ctl:comb_4|Equal0~1 } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(2.200 ns) 10.100 ns traffic:comb_51\|ryg_ctl:comb_4\|Mux3~0 4 COMB LC6_C1 1 " "Info: 4: + IC(1.600 ns) + CELL(2.200 ns) = 10.100 ns; Loc. = LC6_C1; Fanout = 1; COMB Node = 'traffic:comb_51\|ryg_ctl:comb_4\|Mux3~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { traffic:comb_51|ryg_ctl:comb_4|Equal0~1 traffic:comb_51|ryg_ctl:comb_4|Mux3~0 } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 12.500 ns traffic:comb_51\|ryg_ctl:comb_4\|Mux3~1 5 COMB LC8_C1 1 " "Info: 5: + IC(0.200 ns) + CELL(2.200 ns) = 12.500 ns; Loc. = LC8_C1; Fanout = 1; COMB Node = 'traffic:comb_51\|ryg_ctl:comb_4\|Mux3~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { traffic:comb_51|ryg_ctl:comb_4|Mux3~0 traffic:comb_51|ryg_ctl:comb_4|Mux3~1 } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.400 ns) 14.100 ns traffic:comb_51\|ryg_ctl:comb_4\|mode\[2\] 6 REG LC5_C1 17 " "Info: 6: + IC(0.200 ns) + CELL(1.400 ns) = 14.100 ns; Loc. = LC5_C1; Fanout = 17; REG Node = 'traffic:comb_51\|ryg_ctl:comb_4\|mode\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { traffic:comb_51|ryg_ctl:comb_4|Mux3~1 traffic:comb_51|ryg_ctl:comb_4|mode[2] } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.300 ns ( 73.05 % ) " "Info: Total cell delay = 10.300 ns ( 73.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.800 ns ( 26.95 % ) " "Info: Total interconnect delay = 3.800 ns ( 26.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.100 ns" { traffic:comb_51|light_cnt_dn_29:comb_5|cnt[4] traffic:comb_51|ryg_ctl:comb_4|Equal0~0 traffic:comb_51|ryg_ctl:comb_4|Equal0~1 traffic:comb_51|ryg_ctl:comb_4|Mux3~0 traffic:comb_51|ryg_ctl:comb_4|Mux3~1 traffic:comb_51|ryg_ctl:comb_4|mode[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.100 ns" { traffic:comb_51|light_cnt_dn_29:comb_5|cnt[4] {} traffic:comb_51|ryg_ctl:comb_4|Equal0~0 {} traffic:comb_51|ryg_ctl:comb_4|Equal0~1 {} traffic:comb_51|ryg_ctl:comb_4|Mux3~0 {} traffic:comb_51|ryg_ctl:comb_4|Mux3~1 {} traffic:comb_51|ryg_ctl:comb_4|mode[2] {} } { 0.000ns 0.200ns 1.600ns 1.600ns 0.200ns 0.200ns } { 0.000ns 2.300ns 2.200ns 2.200ns 2.200ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.200 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 10.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 67 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 67; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:comb_49\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC1_E25 20 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_E25; Fanout = 20; REG Node = 'freq_div:comb_49\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.900 ns) + CELL(0.000 ns) 10.200 ns traffic:comb_51\|ryg_ctl:comb_4\|mode\[2\] 3 REG LC5_C1 17 " "Info: 3: + IC(5.900 ns) + CELL(0.000 ns) = 10.200 ns; Loc. = LC5_C1; Fanout = 17; REG Node = 'traffic:comb_51\|ryg_ctl:comb_4\|mode\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_51|ryg_ctl:comb_4|mode[2] } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 20.59 % ) " "Info: Total cell delay = 2.100 ns ( 20.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.100 ns ( 79.41 % ) " "Info: Total interconnect delay = 8.100 ns ( 79.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { clk freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_51|ryg_ctl:comb_4|mode[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.200 ns" { clk {} clk~out {} freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_51|ryg_ctl:comb_4|mode[2] {} } { 0.000ns 0.000ns 2.200ns 5.900ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.200 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 10.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 67 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 67; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:comb_49\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC1_E25 20 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_E25; Fanout = 20; REG Node = 'freq_div:comb_49\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.900 ns) + CELL(0.000 ns) 10.200 ns traffic:comb_51\|light_cnt_dn_29:comb_5\|cnt\[4\] 3 REG LC3_C3 6 " "Info: 3: + IC(5.900 ns) + CELL(0.000 ns) = 10.200 ns; Loc. = LC3_C3; Fanout = 6; REG Node = 'traffic:comb_51\|light_cnt_dn_29:comb_5\|cnt\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_51|light_cnt_dn_29:comb_5|cnt[4] } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 20.59 % ) " "Info: Total cell delay = 2.100 ns ( 20.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.100 ns ( 79.41 % ) " "Info: Total interconnect delay = 8.100 ns ( 79.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { clk freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_51|light_cnt_dn_29:comb_5|cnt[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.200 ns" { clk {} clk~out {} freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_51|light_cnt_dn_29:comb_5|cnt[4] {} } { 0.000ns 0.000ns 2.200ns 5.900ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { clk freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_51|ryg_ctl:comb_4|mode[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.200 ns" { clk {} clk~out {} freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_51|ryg_ctl:comb_4|mode[2] {} } { 0.000ns 0.000ns 2.200ns 5.900ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { clk freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_51|light_cnt_dn_29:comb_5|cnt[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.200 ns" { clk {} clk~out {} freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_51|light_cnt_dn_29:comb_5|cnt[4] {} } { 0.000ns 0.000ns 2.200ns 5.900ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 54 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 89 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.100 ns" { traffic:comb_51|light_cnt_dn_29:comb_5|cnt[4] traffic:comb_51|ryg_ctl:comb_4|Equal0~0 traffic:comb_51|ryg_ctl:comb_4|Equal0~1 traffic:comb_51|ryg_ctl:comb_4|Mux3~0 traffic:comb_51|ryg_ctl:comb_4|Mux3~1 traffic:comb_51|ryg_ctl:comb_4|mode[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.100 ns" { traffic:comb_51|light_cnt_dn_29:comb_5|cnt[4] {} traffic:comb_51|ryg_ctl:comb_4|Equal0~0 {} traffic:comb_51|ryg_ctl:comb_4|Equal0~1 {} traffic:comb_51|ryg_ctl:comb_4|Mux3~0 {} traffic:comb_51|ryg_ctl:comb_4|Mux3~1 {} traffic:comb_51|ryg_ctl:comb_4|mode[2] {} } { 0.000ns 0.200ns 1.600ns 1.600ns 0.200ns 0.200ns } { 0.000ns 2.300ns 2.200ns 2.200ns 2.200ns 1.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { clk freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_51|ryg_ctl:comb_4|mode[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.200 ns" { clk {} clk~out {} freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_51|ryg_ctl:comb_4|mode[2] {} } { 0.000ns 0.000ns 2.200ns 5.900ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { clk freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_51|light_cnt_dn_29:comb_5|cnt[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.200 ns" { clk {} clk~out {} freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_51|light_cnt_dn_29:comb_5|cnt[4] {} } { 0.000ns 0.000ns 2.200ns 5.900ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "greenredman:comb_52\|idx_gen:M3\|delay\[3\] reset clk 6.600 ns register " "Info: tsu for register \"greenredman:comb_52\|idx_gen:M3\|delay\[3\]\" (data pin = \"reset\", clock pin = \"clk\") is 6.600 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.300 ns + Longest pin register " "Info: + Longest pin to register delay is 11.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns reset 1 PIN PIN_124 109 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_124; Fanout = 109; PIN Node = 'reset'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(2.200 ns) 6.200 ns greenredman:comb_52\|idx_gen:M3\|delay\[0\]~19 2 COMB LC2_D3 7 " "Info: 2: + IC(2.600 ns) + CELL(2.200 ns) = 6.200 ns; Loc. = LC2_D3; Fanout = 7; COMB Node = 'greenredman:comb_52\|idx_gen:M3\|delay\[0\]~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { reset greenredman:comb_52|idx_gen:M3|delay[0]~19 } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 396 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.000 ns) 11.300 ns greenredman:comb_52\|idx_gen:M3\|delay\[3\] 3 REG LC1_D25 3 " "Info: 3: + IC(3.100 ns) + CELL(2.000 ns) = 11.300 ns; Loc. = LC1_D25; Fanout = 3; REG Node = 'greenredman:comb_52\|idx_gen:M3\|delay\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { greenredman:comb_52|idx_gen:M3|delay[0]~19 greenredman:comb_52|idx_gen:M3|delay[3] } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 396 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.600 ns ( 49.56 % ) " "Info: Total cell delay = 5.600 ns ( 49.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.700 ns ( 50.44 % ) " "Info: Total interconnect delay = 5.700 ns ( 50.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.300 ns" { reset greenredman:comb_52|idx_gen:M3|delay[0]~19 greenredman:comb_52|idx_gen:M3|delay[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.300 ns" { reset {} reset~out {} greenredman:comb_52|idx_gen:M3|delay[0]~19 {} greenredman:comb_52|idx_gen:M3|delay[3] {} } { 0.000ns 0.000ns 2.600ns 3.100ns } { 0.000ns 1.400ns 2.200ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 396 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.100 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 67 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 67; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns greenredman:comb_52\|freq_div:M1\|lpm_counter:divider_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\] 2 REG LC5_D31 12 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC5_D31; Fanout = 12; REG Node = 'greenredman:comb_52\|freq_div:M1\|lpm_counter:divider_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk greenredman:comb_52|freq_div:M1|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[17] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.000 ns) 6.100 ns greenredman:comb_52\|idx_gen:M3\|delay\[3\] 3 REG LC1_D25 3 " "Info: 3: + IC(1.800 ns) + CELL(0.000 ns) = 6.100 ns; Loc. = LC1_D25; Fanout = 3; REG Node = 'greenredman:comb_52\|idx_gen:M3\|delay\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { greenredman:comb_52|freq_div:M1|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[17] greenredman:comb_52|idx_gen:M3|delay[3] } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 396 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 34.43 % ) " "Info: Total cell delay = 2.100 ns ( 34.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 65.57 % ) " "Info: Total interconnect delay = 4.000 ns ( 65.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { clk greenredman:comb_52|freq_div:M1|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[17] greenredman:comb_52|idx_gen:M3|delay[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { clk {} clk~out {} greenredman:comb_52|freq_div:M1|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[17] {} greenredman:comb_52|idx_gen:M3|delay[3] {} } { 0.000ns 0.000ns 2.200ns 1.800ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.300 ns" { reset greenredman:comb_52|idx_gen:M3|delay[0]~19 greenredman:comb_52|idx_gen:M3|delay[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.300 ns" { reset {} reset~out {} greenredman:comb_52|idx_gen:M3|delay[0]~19 {} greenredman:comb_52|idx_gen:M3|delay[3] {} } { 0.000ns 0.000ns 2.600ns 3.100ns } { 0.000ns 1.400ns 2.200ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { clk greenredman:comb_52|freq_div:M1|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[17] greenredman:comb_52|idx_gen:M3|delay[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { clk {} clk~out {} greenredman:comb_52|freq_div:M1|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[17] {} greenredman:comb_52|idx_gen:M3|delay[3] {} } { 0.000ns 0.000ns 2.200ns 1.800ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg7\[0\] traffic:comb_51\|ryg_ctl:comb_4\|light_mode\[1\] 39.700 ns register " "Info: tco from clock \"clk\" to destination pin \"seg7\[0\]\" through register \"traffic:comb_51\|ryg_ctl:comb_4\|light_mode\[1\]\" is 39.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.200 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 67 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 67; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:comb_49\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC1_E25 20 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_E25; Fanout = 20; REG Node = 'freq_div:comb_49\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.900 ns) + CELL(0.000 ns) 10.200 ns traffic:comb_51\|ryg_ctl:comb_4\|light_mode\[1\] 3 REG LC2_D7 15 " "Info: 3: + IC(5.900 ns) + CELL(0.000 ns) = 10.200 ns; Loc. = LC2_D7; Fanout = 15; REG Node = 'traffic:comb_51\|ryg_ctl:comb_4\|light_mode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_51|ryg_ctl:comb_4|light_mode[1] } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 20.59 % ) " "Info: Total cell delay = 2.100 ns ( 20.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.100 ns ( 79.41 % ) " "Info: Total interconnect delay = 8.100 ns ( 79.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { clk freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_51|ryg_ctl:comb_4|light_mode[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.200 ns" { clk {} clk~out {} freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_51|ryg_ctl:comb_4|light_mode[1] {} } { 0.000ns 0.000ns 2.200ns 5.900ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 89 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "28.800 ns + Longest register pin " "Info: + Longest register to pin delay is 28.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns traffic:comb_51\|ryg_ctl:comb_4\|light_mode\[1\] 1 REG LC2_D7 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_D7; Fanout = 15; REG Node = 'traffic:comb_51\|ryg_ctl:comb_4\|light_mode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { traffic:comb_51|ryg_ctl:comb_4|light_mode[1] } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(2.200 ns) 4.300 ns Equal7~0 2 COMB LC5_D3 8 " "Info: 2: + IC(2.100 ns) + CELL(2.200 ns) = 4.300 ns; Loc. = LC5_D3; Fanout = 8; COMB Node = 'Equal7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { traffic:comb_51|ryg_ctl:comb_4|light_mode[1] Equal7~0 } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(2.300 ns) 11.000 ns count_out\[1\]~20 3 COMB LC2_C35 4 " "Info: 3: + IC(4.400 ns) + CELL(2.300 ns) = 11.000 ns; Loc. = LC2_C35; Fanout = 4; COMB Node = 'count_out\[1\]~20'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { Equal7~0 count_out[1]~20 } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(2.200 ns) 15.200 ns count_out\[0\]~22 4 COMB LC6_C21 7 " "Info: 4: + IC(2.000 ns) + CELL(2.200 ns) = 15.200 ns; Loc. = LC6_C21; Fanout = 7; COMB Node = 'count_out\[0\]~22'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { count_out[1]~20 count_out[0]~22 } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(2.300 ns) 19.400 ns bcd_to_seg7_1:comb_54\|WideOr6~0 5 COMB LC3_C29 1 " "Info: 5: + IC(1.900 ns) + CELL(2.300 ns) = 19.400 ns; Loc. = LC3_C29; Fanout = 1; COMB Node = 'bcd_to_seg7_1:comb_54\|WideOr6~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { count_out[0]~22 bcd_to_seg7_1:comb_54|WideOr6~0 } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(6.300 ns) 28.800 ns seg7\[0\] 6 PIN PIN_31 0 " "Info: 6: + IC(3.100 ns) + CELL(6.300 ns) = 28.800 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'seg7\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { bcd_to_seg7_1:comb_54|WideOr6~0 seg7[0] } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.300 ns ( 53.13 % ) " "Info: Total cell delay = 15.300 ns ( 53.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.500 ns ( 46.88 % ) " "Info: Total interconnect delay = 13.500 ns ( 46.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "28.800 ns" { traffic:comb_51|ryg_ctl:comb_4|light_mode[1] Equal7~0 count_out[1]~20 count_out[0]~22 bcd_to_seg7_1:comb_54|WideOr6~0 seg7[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "28.800 ns" { traffic:comb_51|ryg_ctl:comb_4|light_mode[1] {} Equal7~0 {} count_out[1]~20 {} count_out[0]~22 {} bcd_to_seg7_1:comb_54|WideOr6~0 {} seg7[0] {} } { 0.000ns 2.100ns 4.400ns 2.000ns 1.900ns 3.100ns } { 0.000ns 2.200ns 2.300ns 2.200ns 2.300ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { clk freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_51|ryg_ctl:comb_4|light_mode[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.200 ns" { clk {} clk~out {} freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_51|ryg_ctl:comb_4|light_mode[1] {} } { 0.000ns 0.000ns 2.200ns 5.900ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "28.800 ns" { traffic:comb_51|ryg_ctl:comb_4|light_mode[1] Equal7~0 count_out[1]~20 count_out[0]~22 bcd_to_seg7_1:comb_54|WideOr6~0 seg7[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "28.800 ns" { traffic:comb_51|ryg_ctl:comb_4|light_mode[1] {} Equal7~0 {} count_out[1]~20 {} count_out[0]~22 {} bcd_to_seg7_1:comb_54|WideOr6~0 {} seg7[0] {} } { 0.000ns 2.100ns 4.400ns 2.000ns 1.900ns 3.100ns } { 0.000ns 2.200ns 2.300ns 2.200ns 2.300ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "traffic:comb_51\|ryg_ctl:comb_4\|light_led\[0\] day_night clk 0.200 ns register " "Info: th for register \"traffic:comb_51\|ryg_ctl:comb_4\|light_led\[0\]\" (data pin = \"day_night\", clock pin = \"clk\") is 0.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.200 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 67 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 67; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:comb_49\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC1_E25 20 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_E25; Fanout = 20; REG Node = 'freq_div:comb_49\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.900 ns) + CELL(0.000 ns) 10.200 ns traffic:comb_51\|ryg_ctl:comb_4\|light_led\[0\] 3 REG LC2_D11 2 " "Info: 3: + IC(5.900 ns) + CELL(0.000 ns) = 10.200 ns; Loc. = LC2_D11; Fanout = 2; REG Node = 'traffic:comb_51\|ryg_ctl:comb_4\|light_led\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_51|ryg_ctl:comb_4|light_led[0] } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 20.59 % ) " "Info: Total cell delay = 2.100 ns ( 20.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.100 ns ( 79.41 % ) " "Info: Total interconnect delay = 8.100 ns ( 79.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { clk freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_51|ryg_ctl:comb_4|light_led[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.200 ns" { clk {} clk~out {} freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_51|ryg_ctl:comb_4|light_led[0] {} } { 0.000ns 0.000ns 2.200ns 5.900ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.700 ns + " "Info: + Micro hold delay of destination is 1.700 ns" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 89 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.700 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns day_night 1 PIN PIN_47 12 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 12; PIN Node = 'day_night'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { day_night } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(1.400 ns) 11.700 ns traffic:comb_51\|ryg_ctl:comb_4\|light_led\[0\] 2 REG LC2_D11 2 " "Info: 2: + IC(4.400 ns) + CELL(1.400 ns) = 11.700 ns; Loc. = LC2_D11; Fanout = 2; REG Node = 'traffic:comb_51\|ryg_ctl:comb_4\|light_led\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { day_night traffic:comb_51|ryg_ctl:comb_4|light_led[0] } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.300 ns ( 62.39 % ) " "Info: Total cell delay = 7.300 ns ( 62.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.400 ns ( 37.61 % ) " "Info: Total interconnect delay = 4.400 ns ( 37.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.700 ns" { day_night traffic:comb_51|ryg_ctl:comb_4|light_led[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.700 ns" { day_night {} day_night~out {} traffic:comb_51|ryg_ctl:comb_4|light_led[0] {} } { 0.000ns 0.000ns 4.400ns } { 0.000ns 5.900ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { clk freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_51|ryg_ctl:comb_4|light_led[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.200 ns" { clk {} clk~out {} freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_51|ryg_ctl:comb_4|light_led[0] {} } { 0.000ns 0.000ns 2.200ns 5.900ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.700 ns" { day_night traffic:comb_51|ryg_ctl:comb_4|light_led[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.700 ns" { day_night {} day_night~out {} traffic:comb_51|ryg_ctl:comb_4|light_led[0] {} } { 0.000ns 0.000ns 4.400ns } { 0.000ns 5.900ns 1.400ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 13 09:54:06 2020 " "Info: Processing ended: Thu Aug 13 09:54:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
