LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY mux_2to1_10bit IS
 PORT (  
        s : IN STD_LOGIC ;
        x, y : IN STD_LOGIC_VECTOR(9 DOWNTO 0) ;
        m : OUT STD_LOGIC_VECTOR(9 DOWNTO 0)) ;
END mux_2to1_10bit ;


ARCHITECTURE Structure OF mux_2to1_10bit IS

COMPONENT multiplexer2to1
PORT ( x0, y0, s : IN STD_LOGIC ;
       m0 : OUT STD_LOGIC ) ;
END COMPONENT; 
BEGIN
	
	Gen_mux:
	FOR i IN 0 TO 9 GENERATE
	Mux : multiplexer2to1 PORT MAP (x0 => x(i) , y0 => y(i) , s => s, m0 => m(i));
	END GENERATE Gen_mux
	
END Structure ;
