#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Nov 18 13:03:42 2024
# Process ID: 24821
# Current directory: /home/nsh1/NSHcx203/Lab4/task3/task3.runs/synth_1
# Command line: vivado -log fourbitregBehData.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fourbitregBehData.tcl
# Log file: /home/nsh1/NSHcx203/Lab4/task3/task3.runs/synth_1/fourbitregBehData.vds
# Journal file: /home/nsh1/NSHcx203/Lab4/task3/task3.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source fourbitregBehData.tcl -notrace
Command: synth_design -top fourbitregBehData -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24842 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1777.703 ; gain = 155.719 ; free physical = 22712 ; free virtual = 35297
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fourbitregBehData' [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/new/fourbitregBehData.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fourbitregdataflow' [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/new/fourbitregdataflow.sv:23]
INFO: [Synth 8-6157] synthesizing module 'RDff' [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/sources_1/new/RDff.sv:23]
INFO: [Synth 8-6157] synthesizing module 'rDlatch' [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/sources_1/imports/new/rDlatch.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'rDlatch' (1#1) [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/sources_1/imports/new/rDlatch.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'RDff' (2#1) [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/sources_1/new/RDff.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'fourbitregdataflow' (3#1) [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/new/fourbitregdataflow.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fourbitregbehave' [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/new/fourbitregbehave.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'fourbitregbehave' (4#1) [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/new/fourbitregbehave.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sev_seg_controller' [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/src/sev_seg_controller.sv:2]
	Parameter display_speed bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'seven_seg_decoder' [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/src/sev_seg_decoder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_decoder' (5#1) [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/src/sev_seg_decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/src/decoder.sv:1]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decoder' (6#1) [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/src/decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'counter_n_bit' [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/src/counter_n_bit.sv:1]
	Parameter n bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_n_bit' (7#1) [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/src/counter_n_bit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sev_seg_controller' (8#1) [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/src/sev_seg_controller.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'fourbitregBehData' (9#1) [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/new/fourbitregBehData.sv:23]
WARNING: [Synth 8-3917] design fourbitregBehData has port DP driven by constant 1
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[15]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[14]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[13]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[12]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[11]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[10]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[9]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[8]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[7]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[6]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[5]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.453 ; gain = 210.469 ; free physical = 22643 ; free virtual = 35230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1835.422 ; gain = 213.438 ; free physical = 22653 ; free virtual = 35231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1835.422 ; gain = 213.438 ; free physical = 22653 ; free virtual = 35231
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/constrs_1/imports/Downloads/pin-assignment.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/constrs_1/imports/Downloads/pin-assignment.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/constrs_1/imports/Downloads/pin-assignment.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fourbitregBehData_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fourbitregBehData_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2000.141 ; gain = 0.000 ; free physical = 22673 ; free virtual = 35250
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2000.141 ; gain = 0.000 ; free physical = 22673 ; free virtual = 35250
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2000.141 ; gain = 378.156 ; free physical = 22679 ; free virtual = 35256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2000.141 ; gain = 378.156 ; free physical = 22679 ; free virtual = 35256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2000.141 ; gain = 378.156 ; free physical = 22679 ; free virtual = 35256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2000.141 ; gain = 378.156 ; free physical = 22680 ; free virtual = 35259
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fourbitregbehave 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module counter_n_bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design fourbitregBehData has port DP driven by constant 1
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[15]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[14]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[13]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[12]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[11]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[10]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[9]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[8]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[7]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[6]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[5]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[4]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2000.141 ; gain = 378.156 ; free physical = 22688 ; free virtual = 35263
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
