

================================================================
== Synthesis Summary Report of 'stencil_2d'
================================================================
+ General Information: 
    * Date:           Wed Mar 29 23:43:15 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        stencil2d
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck24-ubva530-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |                        Modules                        | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |           |           |     |
    |                        & Loops                        | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +-------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ stencil_2d                                           |     -|  0.34|     3930|  1.965e+04|         -|     3931|     -|        no|     -|  27 (7%)|  776 (~0%)|  1082 (1%)|    -|
    | + stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2  |     -|  0.34|     3923|  1.962e+04|         -|     3923|     -|        no|     -|  27 (7%)|  479 (~0%)|   976 (1%)|    -|
    |  o VITIS_LOOP_8_1_VITIS_LOOP_10_2                     |    II|  5.00|     3921|  1.960e+04|         7|        5|   784|       yes|     -|        -|          -|          -|    -|
    +-------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-----------------+----------+
| Interface       | Bitwidth |
+-----------------+----------+
| filter_address0 | 4        |
| filter_address1 | 4        |
| filter_q0       | 32       |
| filter_q1       | 32       |
| orig_address0   | 10       |
| orig_address1   | 10       |
| orig_q0         | 32       |
| orig_q1         | 32       |
| sol_address0    | 10       |
| sol_d0          | 32       |
+-----------------+----------+

* Other Ports
+-----------+----------+
| Interface | Bitwidth |
+-----------+----------+
| ap_return | 32       |
+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| orig     | in        | int*     |
| sol      | out       | int*     |
| filter   | in        | int*     |
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-----------------+---------+----------+
| Argument | HW Interface    | HW Type | HW Usage |
+----------+-----------------+---------+----------+
| orig     | orig_address0   | port    | offset   |
| orig     | orig_ce0        | port    |          |
| orig     | orig_q0         | port    |          |
| orig     | orig_address1   | port    | offset   |
| orig     | orig_ce1        | port    |          |
| orig     | orig_q1         | port    |          |
| sol      | sol_address0    | port    | offset   |
| sol      | sol_ce0         | port    |          |
| sol      | sol_we0         | port    |          |
| sol      | sol_d0          | port    |          |
| filter   | filter_address0 | port    | offset   |
| filter   | filter_ce0      | port    |          |
| filter   | filter_q0       | port    |          |
| filter   | filter_address1 | port    | offset   |
| filter   | filter_ce1      | port    |          |
| filter   | filter_q1       | port    |          |
| return   | ap_return       | port    |          |
+----------+-----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                                  | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-------------------------------------------------------+-----+--------+------------+-----+--------+---------+
| + stencil_2d                                          | 27  |        |            |     |        |         |
|  + stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2 | 27  |        |            |     |        |         |
|    empty_fu_292_p2                                    | -   |        | empty      | sub | fabric | 0       |
|    empty_6_fu_298_p2                                  | -   |        | empty_6    | add | fabric | 0       |
|    empty_7_fu_324_p2                                  | -   |        | empty_7    | sub | fabric | 0       |
|    empty_8_fu_330_p2                                  | -   |        | empty_8    | add | fabric | 0       |
|    empty_9_fu_356_p2                                  | -   |        | empty_9    | sub | fabric | 0       |
|    add_ln8_fu_368_p2                                  | -   |        | add_ln8    | add | fabric | 0       |
|    p_mid110_fu_407_p2                                 | -   |        | p_mid110   | add | fabric | 0       |
|    p_mid112_fu_433_p2                                 | -   |        | p_mid112   | sub | fabric | 0       |
|    add_ln17_fu_451_p2                                 | -   |        | add_ln17   | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U1                              | 3   |        | mul_ln17   | mul | auto   | 0       |
|    add_ln17_1_fu_462_p2                               | -   |        | add_ln17_1 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U2                              | 3   |        | mul_ln17_1 | mul | auto   | 0       |
|    add_ln17_2_fu_500_p2                               | -   |        | add_ln17_2 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U3                              | 3   |        | mul_ln17_2 | mul | auto   | 0       |
|    add_ln17_3_fu_473_p2                               | -   |        | add_ln17_3 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U4                              | 3   |        | mul_ln17_3 | mul | auto   | 0       |
|    add_ln17_4_fu_524_p2                               | -   |        | add_ln17_4 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U5                              | 3   |        | mul_ln17_4 | mul | auto   | 0       |
|    add_ln17_5_fu_534_p2                               | -   |        | add_ln17_5 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U6                              | 3   |        | mul_ln17_5 | mul | auto   | 0       |
|    add_ln17_6_fu_479_p2                               | -   |        | add_ln17_6 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U7                              | 3   |        | mul_ln17_6 | mul | auto   | 0       |
|    add_ln17_7_fu_558_p2                               | -   |        | add_ln17_7 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U8                              | 3   |        | mul_ln17_7 | mul | auto   | 0       |
|    add_ln17_8_fu_583_p2                               | -   |        | add_ln17_8 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U9                              | 3   |        | mul_ln17_8 | mul | auto   | 0       |
|    add_ln18_fu_617_p2                                 | -   |        | add_ln18   | add | fabric | 0       |
|    add_ln18_1_fu_593_p2                               | -   |        | add_ln18_1 | add | fabric | 0       |
|    add_ln10_fu_597_p2                                 | -   |        | add_ln10   | add | fabric | 0       |
+-------------------------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

