module mux21(a,b, out, sinal);
	input[7:0]a,b;
	input sinal;
	output reg [7:0] out;
	
	always@(*)
		begin case(sinal)
					1'b0: out = a;
					1'b1: out = b;
				endcase
		end
endmodule



