static int F_1 ( struct V_1 * V_2 , T_1 V_3 , T_1 * V_4 )\r\n{\r\nif ( V_2 -> V_5 != NULL )\r\n* V_4 = V_2 -> V_6 ;\r\nelse\r\n* V_4 = 0 ;\r\nif ( * V_4 == 0 ) {\r\nif ( F_2 ( V_3 ) >= 10 )\r\nreturn V_7 ;\r\n} else {\r\nif ( ( * V_4 >= 64 ) || ( F_2 ( V_3 ) >= 16 ) )\r\nreturn V_7 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic inline int F_3 ( unsigned char V_4 ,\r\nunsigned int V_3 , int V_8 )\r\n{\r\nT_1 V_9 ;\r\nF_4 ( V_10 , ~ V_11 ) ;\r\nif ( V_4 == 0 )\r\nV_9 = ( 1 << ( 22 + F_2 ( V_3 ) ) ) | ( 5 << 9 ) ;\r\nelse\r\nV_9 = ( V_4 << 26 ) | ( F_2 ( V_3 ) << 22 ) |\r\n( 1 << 15 ) | ( 5 << 9 ) ;\r\nF_4 ( V_12 , V_9 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_5 ( struct V_1 * V_2 , unsigned int V_3 , int V_8 ,\r\nint V_13 , T_2 * V_14 )\r\n{\r\nT_1 V_4 ;\r\nT_1 V_15 = F_6 ( V_16 ) ;\r\nT_1 V_17 ;\r\nT_1 V_18 ;\r\n* V_14 = 0xffffffffU ;\r\nif ( F_1 ( V_2 , V_3 , & V_4 ) == V_7 )\r\nreturn V_7 ;\r\nV_17 = F_7 ( V_12 ) ;\r\nif ( F_3 ( V_4 , V_3 , V_8 ) < 0 )\r\nreturn V_7 ;\r\nV_18 =\r\n* ( volatile T_1 * ) ( V_15 + ( F_8 ( V_3 ) << 8 ) +\r\n( V_8 & 0xfffffffc ) ) ;\r\nswitch ( V_13 ) {\r\ncase 1 :\r\n* V_14 = ( V_18 >> ( ( V_8 & 3 ) << 3 ) ) & 0xffU ;\r\nbreak;\r\ncase 2 :\r\n* V_14 = ( V_18 >> ( ( V_8 & 2 ) << 3 ) ) & 0xffffU ;\r\nbreak;\r\ncase 4 :\r\n* V_14 = V_18 ;\r\nbreak;\r\ndefault:\r\nF_4 ( V_12 , V_17 ) ;\r\nreturn V_19 ;\r\n}\r\nF_4 ( V_12 , V_17 ) ;\r\nif ( F_7 ( V_10 ) & V_11 )\r\nreturn V_7 ;\r\nreturn V_20 ;\r\n}\r\nstatic int F_9 ( struct V_1 * V_2 , unsigned int V_3 , int V_8 ,\r\nint V_13 , T_1 V_14 )\r\n{\r\nT_1 V_4 ;\r\nT_1 V_15 = F_6 ( V_16 ) ;\r\nT_1 V_17 ;\r\nT_1 V_18 ;\r\nint V_21 ;\r\nif ( F_1 ( V_2 , V_3 , & V_4 ) == V_7 )\r\nreturn V_7 ;\r\nV_17 = F_7 ( V_12 ) ;\r\nif ( F_3 ( V_4 , V_3 , V_8 ) < 0 )\r\nreturn V_7 ;\r\nV_18 =\r\n* ( volatile T_1 * ) ( V_15 + ( F_8 ( V_3 ) << 8 ) +\r\n( V_8 & 0xfffffffc ) ) ;\r\nswitch ( V_13 ) {\r\ncase 1 :\r\nV_21 = ( V_8 & 3 ) << 3 ;\r\nV_18 &= ~ ( 0xffU << V_21 ) ;\r\nV_18 |= ( ( V_14 & 0xffU ) << V_21 ) ;\r\nbreak;\r\ncase 2 :\r\nV_21 = ( V_8 & 2 ) << 3 ;\r\nV_18 &= ~ ( 0xffffU << V_21 ) ;\r\nV_18 |= ( ( V_14 & 0xffffU ) << V_21 ) ;\r\nbreak;\r\ncase 4 :\r\nV_18 = V_14 ;\r\nbreak;\r\ndefault:\r\nF_4 ( V_12 , V_17 ) ;\r\nreturn V_19 ;\r\n}\r\n* ( volatile T_1 * ) ( V_15 + ( F_8 ( V_3 ) << 8 ) +\r\n( V_8 & 0xfffffffc ) ) = V_18 ;\r\nF_4 ( V_12 , V_17 ) ;\r\nif ( F_7 ( V_10 ) & V_11 )\r\nreturn V_7 ;\r\nreturn V_20 ;\r\n}
