$date
	Sat Oct 31 23:43:43 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # enabled $end
$scope module U1 $end
$var wire 1 " D $end
$var wire 1 # enable $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1#
1"
1!
$end
#1
0!
0"
#5
z!
0#
#12
1!
1"
1#
#17
