# ğŸ“ Changelog

[![PyPI version](https://badge.fury.io/py/pcileech-fw-generator.svg)](https://badge.fury.io/py/pcileech-fw-generator)
[![Python Support](https://img.shields.io/pypi/pyversions/pcileech-fw-generator.svg)](https://pypi.org/project/pcileech-fw-generator/)
[![License: MIT](https://img.shields.io/badge/License-MIT-yellow.svg)](https://opensource.org/licenses/MIT)

All notable changes to the PCILeech Firmware Generator will be documented in this file.

The format is based on [Keep a Changelog](https://keepachangelog.com/en/1.0.0/),
and this project adheres to [Semantic Versioning](https://semver.org/spec/v2.0.0.html).

---

## ğŸ“‘ Table of Contents

- [Version 2.0.0 (2025-01-02)](#200---2025-01-02)
- [Version 1.0.0 (2024-12-01)](#100---2024-12-01)
- [Release Notes](#release-notes)
- [Backward Compatibility](#backward-compatibility)
- [Future Roadmap](#future-roadmap)

---

## [2.0.0] - 2025-01-02

### âœ¨ Added
- **ğŸ–¥ï¸ Interactive TUI Interface**: Complete text-based user interface with real-time monitoring
  - Visual PCIe device browser with enhanced device information
  - Guided configuration workflows with validation
  - Real-time build monitoring with progress tracking
  - System status monitoring for Podman, Vivado, USB devices
  - Intelligent error guidance with suggested fixes
  - Profile management for build configurations
- **ğŸ“¦ Enhanced Package Structure**: Professional Python packaging with pip installability
  - Console script entry points (`pcileech-generate`, `pcileech-tui`, `pcileech-build`)
  - Proper package metadata and dependency management
  - Optional TUI dependencies for lightweight installations
- **âš¡ Advanced SystemVerilog Features**: Comprehensive PCIe device controller improvements
  - Modular architecture with enhanced power management
  - Performance counters and monitoring capabilities
  - Error handling and recovery mechanisms
  - Manufacturing variance simulation for realistic behavior
- **ğŸ“Š Behavioral Profiling**: Dynamic device behavior capture and simulation
  - Real-time register access pattern analysis
  - Timing characteristic profiling
  - Device-specific behavior modeling
- **ğŸ§ª Quality Assurance**: Comprehensive testing and code quality tools
  - Unit and integration test suites
  - Code formatting with Black and isort
  - Type checking with mypy
  - Pre-commit hooks for development workflow
- **ğŸ³ Container Improvements**: Enhanced containerized build environment
  - Updated Containerfile with TUI support
  - Improved resource management and monitoring
  - Better error handling and logging

### ğŸ”„ Changed
- **ğŸ”¢ Major Version Bump**: Incremented to v2.0.0 to reflect significant TUI addition
- **ğŸ“š Improved Documentation**: Enhanced README with TUI features and installation instructions
- **ğŸ› Better Error Handling**: More informative error messages and recovery suggestions
- **ğŸ“‹ Enhanced Logging**: Improved logging throughout the application with structured output

### ğŸ”§ Technical Details
- **ğŸ“¦ Dependencies**: Added Textual, Rich, Watchdog for TUI functionality
- **ğŸ Python Support**: Requires Python 3.9+ with support through 3.12
- **ğŸ“‚ Package Structure**: Reorganized as proper Python package with setuptools/pip support
- **âŒ¨ï¸ Entry Points**: Added console scripts for easy command-line access
- **ğŸ§ª Testing**: Comprehensive test suite with pytest and coverage reporting

### ğŸš€ Installation
```bash
# Basic installation
pip install pcileech-fw-generator

# With TUI support
pip install pcileech-fw-generator[tui]

# Development installation
pip install pcileech-fw-generator[dev]
```

### ğŸ® Usage
```bash
# Command line interface (traditional)
pcileech-generate

# Interactive TUI interface (new)
pcileech-tui

# Direct build command
pcileech-build --bdf 0000:03:00.0 --board 75t
```

## [1.0.0] - 2024-12-01

### âœ¨ Added
- Initial release of PCILeech Firmware Generator
- Basic command-line interface for firmware generation
- Donor hardware analysis and configuration extraction
- Containerized build pipeline with Vivado integration
- USB-JTAG flashing support for DMA boards
- Basic SystemVerilog generation for PCIe devices
- Podman-based isolated build environment

### ğŸ¯ Features
- PCIe device enumeration and selection
- Configuration space extraction from donor hardware
- FPGA bitstream generation for Artix-7 boards
- Automated driver binding and VFIO operations
- Basic logging and error handling

---

## ğŸ“‹ Release Notes

### ğŸš€ v2.0.0 Highlights

This major release introduces a modern, interactive TUI that transforms the user experience while maintaining full backward compatibility with the original command-line interface. The TUI provides guided workflows, real-time monitoring, and intelligent error handling that makes firmware generation more accessible and reliable.

Key improvements include:
- **ğŸ¯ Zero Learning Curve**: Intuitive interface guides users through the entire process
- **ğŸ“Š Real-time Feedback**: Live monitoring of build progress and system resources
- **ğŸ›¡ï¸ Error Prevention**: Validation and checks prevent common configuration mistakes
- **ğŸ“¦ Professional Packaging**: Easy installation via pip with proper dependency management

### ğŸ”„ Backward Compatibility

All existing command-line workflows continue to work unchanged. The TUI is an optional enhancement that requires additional dependencies, ensuring lightweight installations remain possible.

### ğŸ”® Future Roadmap

- Web-based interface for remote build management
- Enhanced device compatibility and detection
- Advanced firmware customization options
- Integration with additional FPGA toolchains
- Cloud-based build services

## âš ï¸ Disclaimer

This tool is intended for educational research and legitimate PCIe development purposes only. Users are responsible for ensuring compliance with all applicable laws and regulations. The authors assume no liability for misuse of this software.

---

**Version 2.0.0** - Major release with TUI interface and professional packaging