 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mips_fsm
Version: L-2016.03-SP5-2
Date   : Tue Mar 28 14:56:06 2017
****************************************

Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top

  Startpoint: state_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[3]/CLK (DFFPOSX1)              0.00       0.00 r
  state_reg[3]/Q (DFFPOSX1)                0.29       0.29 r
  U10/Y (INVX2)                            0.16       0.45 f
  U48/Y (NAND2X1)                          0.23       0.68 r
  U47/Y (NOR2X1)                           0.27       0.95 f
  U9/Y (INVX2)                             0.13       1.09 r
  U46/Y (NOR2X1)                           0.18       1.27 f
  U42/Y (AOI22X1)                          0.14       1.41 r
  U41/Y (OAI21X1)                          0.08       1.49 f
  state_reg[2]/D (DFFPOSX1)                0.00       1.49 f
  data arrival time                                   1.49

  clock clk (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  state_reg[2]/CLK (DFFPOSX1)              0.00     100.00 r
  library setup time                      -0.30      99.70
  data required time                                 99.70
  -----------------------------------------------------------
  data required time                                 99.70
  data arrival time                                  -1.49
  -----------------------------------------------------------
  slack (MET)                                        98.21


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluop[1] (output port)
  Path Group: default
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[0]/CLK (DFFPOSX1)              0.00       0.00 r
  state_reg[0]/Q (DFFPOSX1)                0.34       0.34 f
  U15/Y (INVX2)                            0.19       0.53 r
  U58/Y (NOR2X1)                           0.34       0.87 f
  U12/Y (INVX2)                            0.15       1.02 r
  U39/Y (NOR2X1)                           0.19       1.20 f
  aluop[1] (out)                           0.00       1.20 f
  data arrival time                                   1.20

  max_delay                               25.00      25.00
  output external delay                    0.00      25.00
  data required time                                 25.00
  -----------------------------------------------------------
  data required time                                 25.00
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (MET)                                        23.80


1
