`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB
// Engineer: Huang Yifan (hyf15@mail.ustc.edu.cn)
// 
// Design Name: RV32I Core
// Module Name: Controller Decoder
// Tool Versions: Vivado 2017.4.1
// Description: Controller Decoder Module
// 
//////////////////////////////////////////////////////////////////////////////////

//  åŠŸèƒ½è¯´æ˜
    //  å¯¹æŒ‡ä»¤è¿›è¡Œè¯‘ç ï¼Œå°†å…¶ç¿»è¯‘æˆæ§åˆ¶ä¿¡å·ï¼Œä¼ è¾“ç»™å„ä¸ªéƒ¨ä»?
// è¾“å…¥
    // Inst              å¾…è¯‘ç æŒ‡ä»?
// è¾“å‡º
    // jal               jalè·³è½¬æŒ‡ä»¤
    // jalr              jalrè·³è½¬æŒ‡ä»¤
    // op2_src           ALUçš„ç¬¬äºŒä¸ªæ“ä½œæ•°æ¥æºã?‚ä¸º1æ—¶ï¼Œop2é€‰æ‹©immï¼Œä¸º0æ—¶ï¼Œop2é€‰æ‹©reg2
    // ALU_func          ALUæ‰§è¡Œçš„è¿ç®—ç±»å?
    // br_type           branchçš„åˆ¤æ–­æ¡ä»¶ï¼Œå¯ä»¥æ˜¯ä¸è¿›è¡Œbranch
    // load_npc          å†™å›å¯„å­˜å™¨çš„å€¼çš„æ¥æºï¼ˆPCæˆ–è?…ALUè®¡ç®—ç»“æœï¼?, load_npc == 1æ—¶é?‰æ‹©PC
    // wb_select         å†™å›å¯„å­˜å™¨çš„å€¼çš„æ¥æºï¼ˆCacheå†…å®¹æˆ–è?…ALUè®¡ç®—ç»“æœï¼‰ï¼Œwb_select == 1æ—¶é?‰æ‹©cacheå†…å®¹
    // load_type         loadç±»å‹
    // src_reg_en        æŒ‡ä»¤ä¸­src regçš„åœ°å?æ˜¯å¦æœ‰æ•ˆï¼Œsrc_reg_en[1] == 1è¡¨ç¤ºreg1è¢«ä½¿ç”¨åˆ°äº†ï¼Œsrc_reg_en[0]==1è¡¨ç¤ºreg2è¢«ä½¿ç”¨åˆ°äº?
    // reg_write_en      é€šç”¨å¯„å­˜å™¨å†™ä½¿èƒ½ï¼Œreg_write_en == 1è¡¨ç¤ºéœ?è¦å†™å›reg
    // cache_write_en    æŒ‰å­—èŠ‚å†™å…¥data cache
    // imm_type          æŒ‡ä»¤ä¸­ç«‹å³æ•°ç±»å‹
    // alu_src1          aluæ“ä½œæ•?1æ¥æºï¼Œalu_src1 == 0è¡¨ç¤ºæ¥è‡ªreg1ï¼Œalu_src1 == 1è¡¨ç¤ºæ¥è‡ªPC
    // alu_src2          aluæ“ä½œæ•?2æ¥æºï¼Œalu_src2 == 2â€™b00è¡¨ç¤ºæ¥è‡ªreg2ï¼Œalu_src2 == 2'b01è¡¨ç¤ºæ¥è‡ªreg2åœ°å€ï¼Œalu_src2 == 2'b10è¡¨ç¤ºæ¥è‡ªç«‹å³æ•?
// å®éªŒè¦æ±‚
    // è¡¥å…¨æ¨¡å—


`include "Parameters.v"   
module ControllerDecoder(
    input wire [31:0] inst,
    output wire jal,
    output wire jalr,
    output wire op2_src,
    output reg [3:0] ALU_func,
    output reg [2:0] br_type,
    output wire load_npc,
    output wire wb_select,
    output reg [2:0] load_type,
    output reg [1:0] src_reg_en,
    output reg reg_write_en,
    output reg [3:0] cache_write_en,
    output wire alu_src1,
    output wire [1:0] alu_src2,
    output reg [2:0] imm_type
    );
    //======================================================================
    //æŒ‡ä»¤åˆ†å—
    //åŸºæœ¬æ€è·¯ï¼šOp + Fn3 + Fn7 ç¡®å®šä¸?æ¡æŒ‡ä»?
    wire [6:0] Op, Fn7;
    wire [2:0] Fn3;
    wire [4:0] Rs2, Rs1, RD;
    assign {Fn7, Rs2, Rs1, Fn3, RD, Op} = inst;
    // TODO: Complete this module
    localparam ALUR_OP = 7'b011_0011;//ADDã€SUBã€SLLã€SRLã€SRAã€SLTã€SLTUã€XORã€ORã€AND
    localparam ALUI_OP = 7'b001_0011;//SSLIã€SRLIã€SRAIã€ADDIã€SLTIã€SLTIUã€XORIã€ORIã€ANDI
    localparam LUI_OP = 7'b011_0111;//LUI
    localparam AUIPC_OP = 7'b001_0111;//AUIPC
    localparam JALR_OP = 7'b110_0111;//JALR
    localparam JAL_OP = 7'b110_1111;//JAL
    localparam BR_OP = 7'b110_0011;//BEQã€BNEã€BLTã€BGEã€BLTUã€BGEU
    localparam LOAD_OP = 7'b000_0011;//LBã€LHã€LWã€LBUã€LHU
    localparam STORE_OP = 7'b010_0011;//SBã€SHã€SW
    //======================================================================
    //å…·ä½“ä¿¡å·
    //ç§»ä½æŒ‡ä»¤
    wire SLLI, SRLI, SRAI, SLL;
    assign SLLI = (Op == ALUI_OP) && (Fn3 == 3'b001) && (Fn7 == 7'b000_0000);
    assign SRLI = (Op == ALUI_OP) && (Fn3 == 3'b101) && (Fn7 == 7'b000_0000);
    assign SRAI = (Op == ALUI_OP) && (Fn3 == 3'b101) && (Fn7 == 7'b010_0000);
    assign SLL = (Op == ALUR_OP) && (Fn3 == 3'b001) && (Fn7 == 7'b000_0000);
    assign SRL = (Op == ALUR_OP) && (Fn3 == 3'b101) && (Fn7 == 7'b000_0000);
    assign SRA = (Op == ALUR_OP) && (Fn3 == 3'b101) && (Fn7 == 7'b010_0000);
    //è®¡ç®—æŒ‡ä»¤
    wire ADD, SUB, ADDI;
    assign ADD = (Op == ALUR_OP) && (Fn3 == 3'b000) && (Fn7 == 7'b000_0000);
    assign SUB = (Op == ALUR_OP) && (Fn3 == 3'b000) && (Fn7 == 7'b010_0000);
    assign ADDI = (Op == ALUI_OP) && (Fn3 == 3'b000);
    //æ¯”è¾ƒæŒ‡ä»¤
    wire SLT, SLTU, SLTI, SLTIU;
    assign SLT = (Op == ALUR_OP) && (Fn3 == 3'b010) && (Fn7 == 7'b000_0000);
    assign SLTU = (Op == ALUR_OP) && (Fn3 == 3'b011) && (Fn7 == 7'b000_0000);
    assign SLTI = (Op == ALUI_OP) && (Fn3 == 3'b010);
    assign SLTIU = (Op == ALUI_OP) && (Fn3 == 3'b011);
    //é€»è¾‘æŒ‡ä»¤
    wire XOR, OR, AND, XORI, ORI, ANDI;
    assign XOR = (Op == ALUR_OP) && (Fn3 == 3'b100) && (Fn7 == 7'b000_0000);
    assign OR = (Op == ALUR_OP) && (Fn3 == 3'b110) && (Fn7 == 7'b000_0000);
    assign AND = (Op == ALUR_OP) && (Fn3 == 3'b111) && (Fn7 == 7'b000_0000);
    assign XORI = (Op == ALUI_OP) && (Fn3 == 3'b100);
    assign ORI = (Op == ALUI_OP) && (Fn3 == 3'b110);
    assign ANDI = (Op == ALUI_OP) && (Fn3 == 3'b111);
    //ç«‹å³æ•°æŒ‡ä»?
    wire LUI, AUIPC;
    assign LUI = (Op == LUI_OP);
    assign AUIPC = (Op == AUIPC_OP);
    
    wire JALR, JAL, BEQ, BNE, BLT, BGE, BLTU, BGEU;
    assign JALR = (Op == JALR_OP);
    assign JAL = (Op == JAL_OP);
    assign BEQ = (Op == BR_OP) && (Fn3 == 3'b000);
    assign BNE = (Op == BR_OP) && (Fn3 == 3'b001);
    assign BLT = (Op == BR_OP) && (Fn3 == 3'b100);
    assign BGE = (Op == BR_OP) && (Fn3 == 3'b101);
    assign BLTU = (Op == BR_OP) && (Fn3 == 3'b110);
    assign BGEU = (Op == BR_OP) && (Fn3 == 3'b111);
    //LoadæŒ‡ä»¤
    wire LB, LH, LW, LBU, LHU;
    assign LB = (Op == LOAD_OP) && (Fn3 == 3'b000);
    assign LH = (Op == LOAD_OP) && (Fn3 == 3'b001);
    assign LW = (Op == LOAD_OP) && (Fn3 == 3'b010);
    assign LBU = (Op == LOAD_OP) && (Fn3 == 3'b100);
    assign LHU = (Op == LOAD_OP) && (Fn3 == 3'b101);
    //StoreæŒ‡ä»¤
    wire SB, SH, SW;
    assign SB = (Op == STORE_OP) && (Fn3 == 3'b000);
    assign SH = (Op == STORE_OP) && (Fn3 == 3'b001);
    assign SW = (Op == STORE_OP) && (Fn3 == 3'b010);

    //===============================================================================================
    // å„è¾“å‡ºä¿¡å·å¤„ç?
    //------------------- jal -------------------------
    assign jal = JAL;
    //------------------- jalr -------------------------
    assign jalr = JALR;
    //------------------- op2_src ----------------------
    assign op2_src = SLLI || SRLI || SRAI || ADDI || SLTI || SLTIU || XORI || ORI || ANDI || LUI || AUIPC || JALR || JAL || BEQ || BNE || BLT || BGE || BLTU || BGEU || LB || LH || LW || LBU || LHU || SB || SH || SW;
    //------------------- ALU_func -------------------------
    always @ (*)
        begin
            if (SLL || SLLI)        ALU_func <= `SLL;
            else if (SRL || SRLI)   ALU_func <= `SRL;
            else if (SRA || SRAI)   ALU_func <= `SRA;
            else if (ADD || ADDI || AUIPC || JALR || Op == LOAD_OP || Op == STORE_OP)   
                                    ALU_func <= `ADD;
            else if (SUB)           ALU_func <= `SUB;
            else if (XOR || XORI)   ALU_func <= `XOR;
            else if (OR || ORI)     ALU_func <= `OR;
            else if (AND || ANDI)   ALU_func <= `AND;
            else if (SLT || SLTI)   ALU_func <= `SLT;
            else if (SLTU || SLTIU) ALU_func <= `SLTU;
            else if (LUI)           ALU_func <= `LUI;
            else                    ALU_func <= 4'b1111;
        end
    //-------------------br_type-------------------------
    always @ (*)
        begin
            if (BEQ)        br_type <= `BEQ;
            else if (BNE)   br_type <= `BNE;
            else if (BLT)   br_type <= `BLT;
            else if (BLTU)  br_type <= `BLTU;
            else if (BGE)   br_type <= `BGE;
            else if (BGEU)  br_type <= `BGEU;
            else            br_type <= `NOBRANCH;  
        end
    //------------------- load_npc -------------------------
    assign load_npc = JAL || JALR;
    //------------------- wb_select -------------------------
    wire RegWD_NL = LUI || AUIPC || (Op == ALUR_OP) || (Op == ALUI_OP) || JAL || JALR;
    wire RegWD_L = LB || LH || LW || LBU || LHU;
    assign wb_select = RegWD_NL ? 1'b0 : (RegWD_L ? 1'b1 : 1'b0);
    //------------------- load_type -------------------------
    always @ (*)
        begin
            if (LB)         load_type <= `LB;
            else if (LH)    load_type <= `LH;
            else if (LW)    load_type <= `LW;
            else if (LBU)   load_type <= `LBU;
            else if (LHU)   load_type <= `LHU;
            else            load_type <= `NOREGWRITE;
        end
    //------------------- src_reg_en -------------------------
    always @ (*)
        begin
            src_reg_en[0] <= (Op == ALUR_OP) || (Op == BR_OP) || (Op == STORE_OP);
            src_reg_en[1] <= (Op == ALUI_OP) || (Op == ALUR_OP) || (Op == LOAD_OP) || (Op == STORE_OP) || (Op == BR_OP) || JALR;
        end
    //------------------- reg_write_en -------------------------
    always @ (*)
        begin 
            if(RegWD_NL || RegWD_L) reg_write_en <= 1'b1;
            else reg_write_en <= 1'b0; 
        end
    //------------------- cache_write_en -------------------------
    always @ (*)
        begin
            if (SB)         cache_write_en <= 4'b0001;
            else if (SH)    cache_write_en <= 4'b0011;
            else if (SW)    cache_write_en <= 4'b1111;
            else            cache_write_en <= 4'b0000;
        end
    //------------------- imm_type -------------------------
    always @ (*)
        begin
            if (Op == ALUR_OP)          imm_type <= `RTYPE;
            else if (Op == ALUI_OP || Op == LOAD_OP || JALR)   imm_type <= `ITYPE;
            else if (LUI || AUIPC)      imm_type <= `UTYPE;
            else if (JAL)               imm_type <= `JTYPE;
            else if (Op == BR_OP)       imm_type <= `BTYPE;
            else if (Op == STORE_OP)    imm_type <= `STYPE;
            else                        imm_type <= 3'b111;
        end
    //------------------- alu_src1 -------------------------
    assign alu_src1 = AUIPC;
    //------------------- alu_src2 -------------------------
    assign alu_src2 = (SLLI || SRLI || SRAI) ? 2'b01 : ((Op == ALUR_OP || Op == BR_OP) ? 2'b00 : 2'b10);
endmodule
