read -sv run_verilog_mid/adder_32b_12_64_572b73d1a521d0276e8543bea9e56627.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_64_572b73d1a521d0276e8543bea9e56627_yosys.v
