5 d 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd slist3.1.vcd -o slist3.1.cdd -v slist3.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" slist3.1.v 1 24 1
2 1 0 0 1 1 1008 0 0 1 9 d
2 2 0 0 1 29 1008 1 0 1 26 2
2 3 0 0 2 1 100c 0 0 1 9 b
2 4 0 0 2 29 1008 3 0 1 26 2
2 5 0 0 2 2b 1008 2 4 1 26 2
2 6 5 70008 5 45 100a 5 0 1 26 2
2 7 6 20005 2 3d 5002 0 0 1 26 2 foo
1 a 3 830004 1 0 0 0 1 25 102
1 b 3 30007 1 0 0 0 1 25 102
1 c 3 83000a 1 0 0 0 1 25 2
1 d 3 3000d 1 0 0 0 1 25 2
4 7 6 6 0
4 6 1 7 0
3 1 main.foo "main.foo" slist3.1.v 6 9 1
2 8 7 40008 2 3e 5002 0 0 1 26 2 $u0
2 9 8 40008 2 3e 5002 0 0 1 26 2 $u1
2 10 7 40009 2 3f 1002 0 0 1 26 2
4 10 0 0 0
4 9 0 10 10
4 8 11 9 9
3 1 main.foo.$u0 "main.foo.$u0" slist3.1.v 7 7 1
2 11 7 80008 2 1 100c 0 0 1 9 b
2 12 7 40004 0 1 1410 0 0 1 9 a
2 13 7 40008 2 37 1e 11 12
4 13 11 0 0
3 1 main.foo.$u1 "main.foo.$u1" slist3.1.v 8 8 1
2 14 8 80008 1 1 1008 0 0 1 9 d
2 15 8 40004 0 1 1410 0 0 1 9 c
2 16 8 40008 2 37 1a 14 15
4 16 11 0 0
3 1 main.$u2 "main.$u2" slist3.1.v 0 22 1
